#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 15 17:22:59 2020
# Process ID: 2411
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_transmit
# Command line: vivado
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.log
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 6786.547 ; gain = 193.520 ; free physical = 60641 ; free virtual = 64091
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_upstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_upstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:06 . Memory (MB): peak = 397.379 ; gain = 0.000 ; free physical = 58658 ; free virtual = 62467
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 15 17:25:47 2020...
run_program: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 7161.523 ; gain = 0.000 ; free physical = 60291 ; free virtual = 64101
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/mac_phy.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 7161.523 ; gain = 0.000 ; free physical = 60126 ; free virtual = 63951
set_param general.maxthreads 32
32
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci' is already up-to-date
[Sun Nov 15 17:26:47 2020] Launched synth_1...
Run output will be captured here: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/runme.log
[Sun Nov 15 17:26:47 2020] Launched impl_1...
Run output will be captured here: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci' is already up-to-date
[Sun Nov 15 17:37:05 2020] Launched impl_1...
Run output will be captured here: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/impl_1/runme.log
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.radio_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 7161.523 ; gain = 0.000 ; free physical = 59671 ; free virtual = 63857
relaunch_sim
suspend_sim: Time (s): cpu = 00:01:00 ; elapsed = 00:00:08 . Memory (MB): peak = 7363.305 ; gain = 0.000 ; free physical = 59708 ; free virtual = 63868
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_upstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_upstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 7363.305 ; gain = 0.000 ; free physical = 59705 ; free virtual = 63865
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 7363.305 ; gain = 0.000 ; free physical = 59705 ; free virtual = 63865
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:02:02 ; elapsed = 00:00:37 . Memory (MB): peak = 7363.305 ; gain = 0.000 ; free physical = 59636 ; free virtual = 63788
run all
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:39 ; elapsed = 00:03:25 . Memory (MB): peak = 7363.305 ; gain = 0.000 ; free physical = 59598 ; free virtual = 63765
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_upstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57703 ; free virtual = 62571
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_upstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57713 ; free virtual = 62581
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57713 ; free virtual = 62581
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:04:32 ; elapsed = 00:00:33 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57636 ; free virtual = 62501
current_wave_config {Untitled 1}
Untitled 1
remove_forces { {/tb/tpu_transmit/CLK_125MHZ_P} {/tb/tpu_transmit/CLK_125MHZ_N} {/tb/tpu_transmit/refclk_p} {/tb/tpu_transmit/refclk_n} {/tb/tpu_transmit/reset} {/tb/tpu_transmit/xphy_txp} {/tb/tpu_transmit/xphy_txn} {/tb/tpu_transmit/xphy_rxp} {/tb/tpu_transmit/xphy_rxn} {/tb/tpu_transmit/clk_250m} {/tb/tpu_transmit/clk_500m} {/tb/tpu_transmit/axis_tdata_10g} {/tb/tpu_transmit/axis_tkeep_10g} {/tb/tpu_transmit/axis_tvalid_10g} {/tb/tpu_transmit/axis_tlast_10g} {/tb/tpu_transmit/axis_tuser_10g} {/tb/tpu_transmit/axis_tready_10g} {/tb/tpu_transmit/axis_tdata_transfer} {/tb/tpu_transmit/axis_tkeep_transfer} {/tb/tpu_transmit/axis_tvalid_transfer} {/tb/tpu_transmit/axis_tlast_transfer} {/tb/tpu_transmit/axis_tuser_transfer} {/tb/tpu_transmit/axis_tready_transfer} }
current_wave_config {Untitled 1}
Untitled 1
remove_forces { {/tb/tpu_transmit/CLK_125MHZ_P} {/tb/tpu_transmit/CLK_125MHZ_N} {/tb/tpu_transmit/refclk_p} {/tb/tpu_transmit/refclk_n} {/tb/tpu_transmit/reset} {/tb/tpu_transmit/xphy_txp} {/tb/tpu_transmit/xphy_txn} {/tb/tpu_transmit/xphy_rxp} {/tb/tpu_transmit/xphy_rxn} {/tb/tpu_transmit/clk_250m} {/tb/tpu_transmit/clk_500m} {/tb/tpu_transmit/axis_tdata_10g} {/tb/tpu_transmit/axis_tkeep_10g} {/tb/tpu_transmit/axis_tvalid_10g} {/tb/tpu_transmit/axis_tlast_10g} {/tb/tpu_transmit/axis_tuser_10g} {/tb/tpu_transmit/axis_tready_10g} {/tb/tpu_transmit/axis_tdata_transfer} {/tb/tpu_transmit/axis_tkeep_transfer} {/tb/tpu_transmit/axis_tvalid_transfer} {/tb/tpu_transmit/axis_tlast_transfer} {/tb/tpu_transmit/axis_tuser_transfer} {/tb/tpu_transmit/axis_tready_transfer} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57571 ; free virtual = 62437
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/mac_phy.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57595 ; free virtual = 62461
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/tpu_transmit/tpu_upstream/m_axis_outputADI_tvalid}} {{/tb/tpu_transmit/tpu_upstream/m_axis_outputADQ_tvalid}} {{/tb/tpu_transmit/tpu_upstream/m_axis_outputADI_tlast}} {{/tb/tpu_transmit/tpu_upstream/m_axis_outputADQ_tlast}} {{/tb/tpu_transmit/tpu_upstream/m_axis_outputADI_tdata}} {{/tb/tpu_transmit/tpu_upstream/m_axis_outputADQ_tdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:01:47 ; elapsed = 00:14:06 . Memory (MB): peak = 7466.355 ; gain = 0.000 ; free physical = 57175 ; free virtual = 62403
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/tpu_transmit/m_axis_outputI_tvalid}} {{/tb/tpu_transmit/m_axis_outputI_tready}} {{/tb/tpu_transmit/m_axis_outputI_tdata}} {{/tb/tpu_transmit/m_axis_outputI_tlast}} {{/tb/tpu_transmit/m_axis_outputQ_tvalid}} {{/tb/tpu_transmit/m_axis_outputQ_tready}} {{/tb/tpu_transmit/m_axis_outputQ_tdata}} {{/tb/tpu_transmit/m_axis_outputQ_tlast}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:50 ; elapsed = 00:02:13 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57458 ; free virtual = 62397
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_upstream
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tvalid' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tvalid' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tlast' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:155]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tlast' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:156]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tdata' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:157]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tdata' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_upstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57584 ; free virtual = 62480
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
launch_simulation: Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57584 ; free virtual = 62480
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:17:21 ; elapsed = 00:00:30 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57524 ; free virtual = 62406
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb/tpu_transmit/m_axis_outputADI_tvalid}} {{/tb/tpu_transmit/m_axis_outputADQ_tvalid}} {{/tb/tpu_transmit/m_axis_outputADI_tlast}} {{/tb/tpu_transmit/m_axis_outputADQ_tlast}} {{/tb/tpu_transmit/m_axis_outputADI_tdata}} {{/tb/tpu_transmit/m_axis_outputADQ_tdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_157  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13723  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13614  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:28 ; elapsed = 00:02:29 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57508 ; free virtual = 62401
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_upstream
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tvalid' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tvalid' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tlast' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:155]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tlast' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:156]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tdata' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:157]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tdata' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_upstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57531 ; free virtual = 62455
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57531 ; free virtual = 62455
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:03:33 ; elapsed = 00:00:31 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57455 ; free virtual = 62379
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:166]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_upstream
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tvalid' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tvalid' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tlast' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:155]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tlast' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:156]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADI_tdata' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:157]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputADQ_tdata' is not allowed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_upstream.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_consts
Compiling package rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv_comp
Compiling package rs_toolbox_v9_0_8.ul_utils
Compiling package rs_toolbox_v9_0_8.util_xcc
Compiling package rs_toolbox_v9_0_8.mem_init_file_pack
Compiling package rs_toolbox_v9_0_8.mem_utils
Compiling package rs_toolbox_v9_0_8.gf_pkg
Compiling package rs_encoder_v9_0_16.rs_encoder_pkg
Compiling package rs_toolbox_v9_0_8.toolbox_comps
Compiling package rs_toolbox_v9_0_8.rs_blocks_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.c_compare_v12_0_6_viv_comp
Compiling package c_compare_v12_0_6.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package c_gate_bit_v12_0_6.pkg_gate_bit_v12_0
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.datastream_transfer_default
Compiling module xil_defaultlib.mac_block
Compiling module xil_defaultlib.crc24_calc_1bit
Compiling module xil_defaultlib.crc24_insert_1bit
Compiling module xil_defaultlib.crc_generator
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=9,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=9,afull_th...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_addsub [\rs_addsub(c_xdevicefamily="kint...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_sync_e...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=1,c_has_ce=1,c_s...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_sclr=1,c_sync_...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_has_aset=1,c_sync_...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture synth of entity c_gate_bit_v12_0_6.c_gate_bit_v12_0_6_viv [\c_gate_bit_v12_0_6_viv(c_has_o=...]
Compiling architecture struct of entity c_compare_v12_0_6.c_compare_eq_ne [\c_compare_eq_ne(c_family="kinte...]
Compiling architecture synth of entity c_compare_v12_0_6.c_compare_v12_0_6_viv [\c_compare_v12_0_6_viv(c_family=...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_compare [\rs_compare(c_family="kintexu",i...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.comp_eq [\comp_eq(c_family="kintexu",widt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_ainit_val="1",c_ha...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg_bit [\rs_reg_bit(c_sync_enable=0)(1,1...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.rs_reg [\rs_reg(c_width=8,ainit_val=(oth...]
Compiling architecture synth of entity rs_toolbox_v9_0_8.big_delay [\big_delay(c_family="kintexu",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_main [\rs_encoder_main(c_evaluation=1,...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_axi_wrapper [\rs_encoder_axi_wrapper(c_has_ar...]
Compiling architecture synth of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16_viv [\rs_encoder_v9_0_16_viv(c_has_ac...]
Compiling architecture xilinx of entity rs_encoder_v9_0_16.rs_encoder_v9_0_16 [\rs_encoder_v9_0_16(c_has_areset...]
Compiling architecture rs_encoder_arch of entity xil_defaultlib.rs_encoder [rs_encoder_default]
Compiling module xil_defaultlib.interleaver
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.qam
Compiling module xil_defaultlib.layer1_transmit_default
Compiling module xil_defaultlib.layer1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_fifo_t8
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=16,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="kintexu"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_i_arch of entity xil_defaultlib.dds_125m_i [dds_125m_i_default]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_125m_q_arch of entity xil_defaultlib.dds_125m_q [dds_125m_q_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="kintexu",...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_duc_arch of entity xil_defaultlib.mult_duc [mult_duc_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture sub_duc_arch of entity xil_defaultlib.sub_duc [sub_duc_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture add_duc_arch of entity xil_defaultlib.add_duc [add_duc_default]
Compiling module xil_defaultlib.duc_out_fifo
Compiling module xil_defaultlib.duc
Compiling module xil_defaultlib.radio_transmit_default
Compiling module xil_defaultlib.radio
Compiling module xil_defaultlib.tpu_upstream_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57531 ; free virtual = 62456
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57531 ; free virtual = 62456
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57449 ; free virtual = 62374
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57525 ; free virtual = 62452
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57525 ; free virtual = 62452
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57449 ; free virtual = 62376
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 57444 ; free virtual = 62376
add_bp {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv} 137
remove_bps -file {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv} -line 137
add_bp {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv} 137
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 32 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L c_mux_bit_v12_0_6 -L c_mux_bus_v12_0_6 -L c_gate_bit_v12_0_6 -L c_compare_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L c_shift_ram_v12_0_14 -L rs_toolbox_v9_0_8 -L rs_encoder_v9_0_16 -L xlconstant_v1_1_6 -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'event_s_input_tlast_missing' is not connected on this instance [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/layer1_transmit.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 56730 ; free virtual = 62188
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 56730 ; free virtual = 62188
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/datasource_10g/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Stopped at time : 0 fs : File "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" Line 137
relaunch_sim: Time (s): cpu = 00:01:28 ; elapsed = 00:00:14 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 56656 ; free virtual = 62114
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Stopped at time : 0 fs : File "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" Line 137
run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
Stopped at time : 75168 ns : File "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" Line 137
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 56648 ; free virtual = 62110
run all
Stopped at time : 76528 ns : File "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" Line 137
run all
Stopped at time : 108788 ns : File "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" Line 137
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 7504.371 ; gain = 0.000 ; free physical = 56470 ; free virtual = 62002
remove_bps -file {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv} -line 137
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.datasource_10g.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_159  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[0].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[1].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[2].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[3].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[4].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[5].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[6].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tI.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_tQ.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8I.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.buffer[7].axis_fifo_t8Q.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13725  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[0].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_cos.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.tpu_upstream.radio_upstream.radio_transmit.duc_transmit[1].duc.duc_out_fifo_sin.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/tpu_upstream/radio_upstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_13616  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 7506.371 ; gain = 0.000 ; free physical = 56460 ; free virtual = 61995
relaunch_sim
