verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/ec67/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/abef/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/f0b6/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/66be/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/8713/hdl" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_zynq_ultra_ps_e_0_0/sim/KRIA_KV260_DMA_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_auto_ds_0/sim/KRIA_KV260_DMA_auto_ds_0.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_auto_pc_0/sim/KRIA_KV260_DMA_auto_pc_0.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_0/sim/bd_8dbc_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/ec67/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/abef/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/f0b6/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/66be/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/8713/hdl" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_2/sim/bd_8dbc_s00mmu_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_3/sim/bd_8dbc_s00tr_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_4/sim/bd_8dbc_s00sic_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_5/sim/bd_8dbc_s00a2s_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_6/sim/bd_8dbc_sarn_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_7/sim/bd_8dbc_srn_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_8/sim/bd_8dbc_m00s2a_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/ip/ip_9/sim/bd_8dbc_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/ec67/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/abef/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/f0b6/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/66be/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/8713/hdl" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/bd_0/sim/bd_8dbc.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1/sim/KRIA_KV260_DMA_axi_smc_1.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_4189_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/ec67/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/abef/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/f0b6/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/66be/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/8713/hdl" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_4189_s00mmu_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_4189_s00tr_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_4189_s00sic_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_4189_s00a2s_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_4189_sawn_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_4189_swn_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_4189_sbn_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_4189_m00s2a_0.sv" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_4189_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/ec67/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/abef/hdl" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/f0b6/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/66be/hdl/verilog" --include "../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ipshared/8713/hdl" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/bd_0/sim/bd_4189.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axi_smc_1_0/sim/KRIA_KV260_DMA_axi_smc_1_0.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/ip/KRIA_KV260_DMA_axis_data_fifo_0_0/sim/KRIA_KV260_DMA_axis_data_fifo_0_0.v" \
"../../../../KRIA_KV260_DMA.gen/sources_1/bd/KRIA_KV260_DMA/sim/KRIA_KV260_DMA.v" \

verilog xil_defaultlib "glbl.v"

nosort
