Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/ISE Project/iuv/TBW_Full_Adder_isim_beh.exe -prj C:/ISE Project/iuv/TBW_Full_Adder_beh.prj work.TBW_Full_Adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ISE Project/iuv/ivu.vhd" into library work
Parsing VHDL file "C:/ISE Project/iuv/jlb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Full_Adder [full_adder_default]
Compiling architecture behavior of entity tbw_full_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/ISE Project/iuv/TBW_Full_Adder_isim_beh.exe
Fuse Memory Usage: 30196 KB
Fuse CPU Usage: 343 ms
