%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Education}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------


\begin{cventries}

%---------------------------------------------------------

  \cventry
    {Master of Engineering at \href{https://www.ee.ryerson.ca}{EE Department}} % Job title
    {\href{https://www.ryerson.ca}{Ryerson University}} % Organization
    {Toronto, ON} % Location
    {Sep. 2015 - Present} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
		\item \textbf{Prediction models for digit recognition, car acceptability, wine quality, \& water level}
		\\*
		{\color{awesome} Advisor: Prof. Farah Mohammadi}
		\begin{itemize}
			\item Modeled and simulated with MATLAB on different real world datasets
			\item Created a Neural Network, SVM Prediction Model, K-means clustering for image dimensionality reduction
			\\*
		\end{itemize}
		\item \textbf{Lines, \& circles detection in noisy environment with 5 pixels accuracy}
		\\*
		{\color{awesome} Advisor: Dr. Lev Kirischian}
		\begin{itemize}
			\item Blurring Process, Edge detection, and Hough transform algorithms with OpenCV
			\item Comparison of Hough transform; Fast and Random Hough transform; and efficient randomized algorithm
			\\*
		\end{itemize}
		\item \textbf{Reliability evaluation \& build in self repair of reconfigurable} \begin{flushright} {\color{awesome} Core Member} \end{flushright}
		\begin{itemize}
			 \item Reliability analysis \& comparison of hierarchical redundancy, optimal repair, coarse redundancy, Tile-based
        		\item Analysed combinational and sequential circuit test generation methods. memory, delay testing, and testability design methodology
		\end{itemize}				
		\item \textbf{Architecture analysis and high-level synthesis of ASP of a VOP buffer} \begin{flushright} {\color{awesome} Core Member} \end{flushright}
		\begin{itemize}
			 \item Analysed a fully pipelined variant of architecture to get the highest performance of ASP along with 32-bit Multi Cycle Processor design
        \item Assessed the economic aspects, power consumption, and VOP area, determined by the available memory
			bandwidth
		\end{itemize}		
		\item \textbf{Hardware-software co-design, DE2-Altera FPGA based, and Nios II SoPC Development)} \begin{flushright} {\color{awesome} Member} \end{flushright}
		\begin{itemize}
			 \item Utilized real-time scheduling techniques, concurrency, system on chip and hardware software co-design tools
        		\item Scheduled and investigated RTOS using uVision, RTX, and ARM Cortex M3
		\end{itemize}		
		\item \textbf{IEEE (Institute of Electrical & Electronics Engineers)} \begin{flushright} {\color{awesome} Member} \end{flushright}
		\begin{itemize}
			 \item Organized a project showcase for faculties, students
       		 \item Hosted events such as "Improving Communications Skills for Engineers" workshop \& Industry Night
		\end{itemize}
      \end{cvitems}
    }

%---------------------------------------------------------
  \cventry
    {Research Assistant at Electronics Lab} % Job title
    {\href{http://en.sbu.ac.ir/sitepages/home.aspx}{Shahid Beheshti University}} % Organization
    {Tehran, Iran} % Location
    {Jan. 2012 - Jul. 2015} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item \textbf{Final Project: Designing, simulating and implementing CMOS amplifier with Beta-Multiplier
        Reference}
        \\*
        {\color{awesome} Advisor: Prof. Hashemipour}
        \begin{itemize}
        \item  High gain low noise CMOS amplifier design with a BMR utilizing positive close loop feedback, novel Cascade Currant Mirrors
%		\item Reduce noise, offsets and sparks significantly, utilize Positive close loop feedback, Cascade Currant Mirrors
		\\*
        \end{itemize}
        		\item \textbf{Designing and implementing a ZigBee OEM Module Starter}
        		\\*        		
        		{\color{awesome} Advisor: Prof. Jalali}
		\begin{itemize}
			\item Designed, optimized, and implemented a ProBee ZE10 Starter using ARM Cortex M3
			\item Sigma-Delta AD Converters analysis, the highway traffic measurment analysis using GPS mobile devices
%			\item Analysis and estimation using the GPS enabled mobile devices on highway traffic measurements
		\end{itemize}
      \end{cvitems}
    }



\end{cventries}
