#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 04 18:56:50 2015
# Process ID: 5796
# Log file: C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/planAhead_run_1/planAhead.log
# Journal file: C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list INIT]]
set_property iostandard LVCMOS33 [get_ports [list OUT]]
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property iostandard LVCMOS33 [get_ports [list {LOW_LEVEL_LIMIT[6]} {LOW_LEVEL_LIMIT[5]} {LOW_LEVEL_LIMIT[4]} {LOW_LEVEL_LIMIT[3]} {LOW_LEVEL_LIMIT[2]} {LOW_LEVEL_LIMIT[1]} {LOW_LEVEL_LIMIT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {HIGH_LEVEL_LIMIT[6]} {HIGH_LEVEL_LIMIT[5]} {HIGH_LEVEL_LIMIT[4]} {HIGH_LEVEL_LIMIT[3]} {HIGH_LEVEL_LIMIT[2]} {HIGH_LEVEL_LIMIT[1]} {HIGH_LEVEL_LIMIT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {DELAY_LIMIT[6]} {DELAY_LIMIT[5]} {DELAY_LIMIT[4]} {DELAY_LIMIT[3]} {DELAY_LIMIT[2]} {DELAY_LIMIT[1]} {DELAY_LIMIT[0]}]]
startgroup
set_property package_pin E3 [get_ports CLK]
endgroup
startgroup
set_property package_pin V10 [get_ports INIT]
endgroup
set_property package_pin "" [get_ports [list  OUT]]
startgroup
set_property package_pin E16 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  {DELAY_LIMIT[6]}]]
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[5]}]]
startgroup
set_property package_pin P4 [get_ports {HIGH_LEVEL_LIMIT[6]}]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[4]}]]
startgroup
set_property package_pin P3 [get_ports {HIGH_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {HIGH_LEVEL_LIMIT[3]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {HIGH_LEVEL_LIMIT[2]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {HIGH_LEVEL_LIMIT[1]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {HIGH_LEVEL_LIMIT[0]}]
endgroup
set_property package_pin "" [get_ports [list  {LOW_LEVEL_LIMIT[6]}]]
startgroup
set_property package_pin V9 [get_ports {LOW_LEVEL_LIMIT[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports {LOW_LEVEL_LIMIT[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {LOW_LEVEL_LIMIT[1]}]
endgroup
set_property package_pin "" [get_ports [list  {LOW_LEVEL_LIMIT[3]}]]
startgroup
set_property package_pin R7 [get_ports {LOW_LEVEL_LIMIT[2]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {LOW_LEVEL_LIMIT[3]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {LOW_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {LOW_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {LOW_LEVEL_LIMIT[6]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {LOW_LEVEL_LIMIT[6]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {LOW_LEVEL_LIMIT[6]}]
endgroup
set_property package_pin "" [get_ports [list  {DELAY_LIMIT[6]}]]
set_property pulltype PULLUP [get_ports [list {DELAY_LIMIT[6]}]]
set_property pulltype NONE [get_ports [list {DELAY_LIMIT[6]}]]
save_constraints
refresh_design
startgroup
set_property package_pin E16 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  OUT]]
set_property slew FAST [get_ports [list OUT]]
set_property drive 16 [get_ports [list OUT]]
save_constraints
startgroup
set_property package_pin B13 [get_ports OUT]
endgroup
save_constraints
