-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\OFDM_Tx_HW\ofdm_tx_src_Mux2.vhd
-- Created: 2022-03-24 21:51:00
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_tx_src_Mux2
-- Source Path: OFDM_Tx_HW/OFDMTx/CPAdd/Mux2
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_tx_src_Mux2 IS
  PORT( sts_re                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        sts_im                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        stsval                            :   IN    std_logic;
        lts_re                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        lts_im                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        ltsval                            :   IN    std_logic;
        data_re                           :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_im                           :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        dataval                           :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        dataOut_im                        :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END ofdm_tx_src_Mux2;


ARCHITECTURE rtl OF ofdm_tx_src_Mux2 IS

  -- Signals
  SIGNAL sts_re_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL sts_im_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL lts_re_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL lts_im_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_re_signed                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_im_signed                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL dataOut_re_tmp                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL dataOut_im_tmp                   : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  sts_re_signed <= signed(sts_re);

  sts_im_signed <= signed(sts_im);

  lts_re_signed <= signed(lts_re);

  lts_im_signed <= signed(lts_im);

  data_re_signed <= signed(data_re);

  data_im_signed <= signed(data_im);

  Mux2_output : PROCESS (data_im_signed, data_re_signed, dataval, lts_im_signed, lts_re_signed, ltsval,
       sts_im_signed, sts_re_signed, stsval)
  BEGIN
    IF stsval = '1' THEN 
      dataOut_re_tmp <= sts_re_signed;
      dataOut_im_tmp <= sts_im_signed;
    ELSIF ltsval = '1' THEN 
      dataOut_re_tmp <= lts_re_signed;
      dataOut_im_tmp <= lts_im_signed;
    ELSIF dataval = '1' THEN 
      dataOut_re_tmp <= data_re_signed;
      dataOut_im_tmp <= data_im_signed;
    ELSE 
      dataOut_re_tmp <= to_signed(16#0000#, 16);
      dataOut_im_tmp <= to_signed(16#0000#, 16);
    END IF;
  END PROCESS Mux2_output;


  dataOut_re <= std_logic_vector(dataOut_re_tmp);

  dataOut_im <= std_logic_vector(dataOut_im_tmp);

END rtl;

