
UART_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033d8  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003584  08003584  00013584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800361c  0800361c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800361c  0800361c  0001361c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003624  08003624  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003624  08003624  00013624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003628  08003628  00013628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800362c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000078  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000e8  200000e8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009c89  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018a8  00000000  00000000  00029d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007a0  00000000  00000000  0002b5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000708  00000000  00000000  0002bd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023507  00000000  00000000  0002c480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000093d1  00000000  00000000  0004f987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3103  00000000  00000000  00058d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012be5b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002414  00000000  00000000  0012beac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000070 	.word	0x20000070
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800356c 	.word	0x0800356c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000074 	.word	0x20000074
 80001e8:	0800356c 	.word	0x0800356c

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b974 	b.w	80004ec <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468e      	mov	lr, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14d      	bne.n	80002c6 <__udivmoddi4+0xaa>
 800022a:	428a      	cmp	r2, r1
 800022c:	4694      	mov	ip, r2
 800022e:	d969      	bls.n	8000304 <__udivmoddi4+0xe8>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b152      	cbz	r2, 800024c <__udivmoddi4+0x30>
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	f1c2 0120 	rsb	r1, r2, #32
 800023e:	fa20 f101 	lsr.w	r1, r0, r1
 8000242:	fa0c fc02 	lsl.w	ip, ip, r2
 8000246:	ea41 0e03 	orr.w	lr, r1, r3
 800024a:	4094      	lsls	r4, r2
 800024c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000250:	0c21      	lsrs	r1, r4, #16
 8000252:	fbbe f6f8 	udiv	r6, lr, r8
 8000256:	fa1f f78c 	uxth.w	r7, ip
 800025a:	fb08 e316 	mls	r3, r8, r6, lr
 800025e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000262:	fb06 f107 	mul.w	r1, r6, r7
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000272:	f080 811f 	bcs.w	80004b4 <__udivmoddi4+0x298>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 811c 	bls.w	80004b4 <__udivmoddi4+0x298>
 800027c:	3e02      	subs	r6, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0f8 	udiv	r0, r3, r8
 8000288:	fb08 3310 	mls	r3, r8, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 f707 	mul.w	r7, r0, r7
 8000294:	42a7      	cmp	r7, r4
 8000296:	d90a      	bls.n	80002ae <__udivmoddi4+0x92>
 8000298:	eb1c 0404 	adds.w	r4, ip, r4
 800029c:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a0:	f080 810a 	bcs.w	80004b8 <__udivmoddi4+0x29c>
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	f240 8107 	bls.w	80004b8 <__udivmoddi4+0x29c>
 80002aa:	4464      	add	r4, ip
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002b2:	1be4      	subs	r4, r4, r7
 80002b4:	2600      	movs	r6, #0
 80002b6:	b11d      	cbz	r5, 80002c0 <__udivmoddi4+0xa4>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c5 4300 	strd	r4, r3, [r5]
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xc2>
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	f000 80ef 	beq.w	80004ae <__udivmoddi4+0x292>
 80002d0:	2600      	movs	r6, #0
 80002d2:	e9c5 0100 	strd	r0, r1, [r5]
 80002d6:	4630      	mov	r0, r6
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f683 	clz	r6, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d14a      	bne.n	800037c <__udivmoddi4+0x160>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd4>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80f9 	bhi.w	80004e2 <__udivmoddi4+0x2c6>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	469e      	mov	lr, r3
 80002fa:	2d00      	cmp	r5, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa4>
 80002fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa4>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xec>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 8092 	bne.w	8000436 <__udivmoddi4+0x21a>
 8000312:	eba1 010c 	sub.w	r1, r1, ip
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	2601      	movs	r6, #1
 8000320:	0c20      	lsrs	r0, r4, #16
 8000322:	fbb1 f3f7 	udiv	r3, r1, r7
 8000326:	fb07 1113 	mls	r1, r7, r3, r1
 800032a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800032e:	fb0e f003 	mul.w	r0, lr, r3
 8000332:	4288      	cmp	r0, r1
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x12c>
 8000336:	eb1c 0101 	adds.w	r1, ip, r1
 800033a:	f103 38ff 	add.w	r8, r3, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x12a>
 8000340:	4288      	cmp	r0, r1
 8000342:	f200 80cb 	bhi.w	80004dc <__udivmoddi4+0x2c0>
 8000346:	4643      	mov	r3, r8
 8000348:	1a09      	subs	r1, r1, r0
 800034a:	b2a4      	uxth	r4, r4
 800034c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000350:	fb07 1110 	mls	r1, r7, r0, r1
 8000354:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000358:	fb0e fe00 	mul.w	lr, lr, r0
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x156>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 31ff 	add.w	r1, r0, #4294967295
 8000368:	d202      	bcs.n	8000370 <__udivmoddi4+0x154>
 800036a:	45a6      	cmp	lr, r4
 800036c:	f200 80bb 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000370:	4608      	mov	r0, r1
 8000372:	eba4 040e 	sub.w	r4, r4, lr
 8000376:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800037a:	e79c      	b.n	80002b6 <__udivmoddi4+0x9a>
 800037c:	f1c6 0720 	rsb	r7, r6, #32
 8000380:	40b3      	lsls	r3, r6
 8000382:	fa22 fc07 	lsr.w	ip, r2, r7
 8000386:	ea4c 0c03 	orr.w	ip, ip, r3
 800038a:	fa20 f407 	lsr.w	r4, r0, r7
 800038e:	fa01 f306 	lsl.w	r3, r1, r6
 8000392:	431c      	orrs	r4, r3
 8000394:	40f9      	lsrs	r1, r7
 8000396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800039a:	fa00 f306 	lsl.w	r3, r0, r6
 800039e:	fbb1 f8f9 	udiv	r8, r1, r9
 80003a2:	0c20      	lsrs	r0, r4, #16
 80003a4:	fa1f fe8c 	uxth.w	lr, ip
 80003a8:	fb09 1118 	mls	r1, r9, r8, r1
 80003ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b0:	fb08 f00e 	mul.w	r0, r8, lr
 80003b4:	4288      	cmp	r0, r1
 80003b6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ba:	d90b      	bls.n	80003d4 <__udivmoddi4+0x1b8>
 80003bc:	eb1c 0101 	adds.w	r1, ip, r1
 80003c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003c4:	f080 8088 	bcs.w	80004d8 <__udivmoddi4+0x2bc>
 80003c8:	4288      	cmp	r0, r1
 80003ca:	f240 8085 	bls.w	80004d8 <__udivmoddi4+0x2bc>
 80003ce:	f1a8 0802 	sub.w	r8, r8, #2
 80003d2:	4461      	add	r1, ip
 80003d4:	1a09      	subs	r1, r1, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003dc:	fb09 1110 	mls	r1, r9, r0, r1
 80003e0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003e4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003e8:	458e      	cmp	lr, r1
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x1e2>
 80003ec:	eb1c 0101 	adds.w	r1, ip, r1
 80003f0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003f4:	d26c      	bcs.n	80004d0 <__udivmoddi4+0x2b4>
 80003f6:	458e      	cmp	lr, r1
 80003f8:	d96a      	bls.n	80004d0 <__udivmoddi4+0x2b4>
 80003fa:	3802      	subs	r0, #2
 80003fc:	4461      	add	r1, ip
 80003fe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000402:	fba0 9402 	umull	r9, r4, r0, r2
 8000406:	eba1 010e 	sub.w	r1, r1, lr
 800040a:	42a1      	cmp	r1, r4
 800040c:	46c8      	mov	r8, r9
 800040e:	46a6      	mov	lr, r4
 8000410:	d356      	bcc.n	80004c0 <__udivmoddi4+0x2a4>
 8000412:	d053      	beq.n	80004bc <__udivmoddi4+0x2a0>
 8000414:	b15d      	cbz	r5, 800042e <__udivmoddi4+0x212>
 8000416:	ebb3 0208 	subs.w	r2, r3, r8
 800041a:	eb61 010e 	sbc.w	r1, r1, lr
 800041e:	fa01 f707 	lsl.w	r7, r1, r7
 8000422:	fa22 f306 	lsr.w	r3, r2, r6
 8000426:	40f1      	lsrs	r1, r6
 8000428:	431f      	orrs	r7, r3
 800042a:	e9c5 7100 	strd	r7, r1, [r5]
 800042e:	2600      	movs	r6, #0
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	f1c2 0320 	rsb	r3, r2, #32
 800043a:	40d8      	lsrs	r0, r3
 800043c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000440:	fa21 f303 	lsr.w	r3, r1, r3
 8000444:	4091      	lsls	r1, r2
 8000446:	4301      	orrs	r1, r0
 8000448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044c:	fa1f fe8c 	uxth.w	lr, ip
 8000450:	fbb3 f0f7 	udiv	r0, r3, r7
 8000454:	fb07 3610 	mls	r6, r7, r0, r3
 8000458:	0c0b      	lsrs	r3, r1, #16
 800045a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800045e:	fb00 f60e 	mul.w	r6, r0, lr
 8000462:	429e      	cmp	r6, r3
 8000464:	fa04 f402 	lsl.w	r4, r4, r2
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x260>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000472:	d22f      	bcs.n	80004d4 <__udivmoddi4+0x2b8>
 8000474:	429e      	cmp	r6, r3
 8000476:	d92d      	bls.n	80004d4 <__udivmoddi4+0x2b8>
 8000478:	3802      	subs	r0, #2
 800047a:	4463      	add	r3, ip
 800047c:	1b9b      	subs	r3, r3, r6
 800047e:	b289      	uxth	r1, r1
 8000480:	fbb3 f6f7 	udiv	r6, r3, r7
 8000484:	fb07 3316 	mls	r3, r7, r6, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb06 f30e 	mul.w	r3, r6, lr
 8000490:	428b      	cmp	r3, r1
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x28a>
 8000494:	eb1c 0101 	adds.w	r1, ip, r1
 8000498:	f106 38ff 	add.w	r8, r6, #4294967295
 800049c:	d216      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d914      	bls.n	80004cc <__udivmoddi4+0x2b0>
 80004a2:	3e02      	subs	r6, #2
 80004a4:	4461      	add	r1, ip
 80004a6:	1ac9      	subs	r1, r1, r3
 80004a8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004ac:	e738      	b.n	8000320 <__udivmoddi4+0x104>
 80004ae:	462e      	mov	r6, r5
 80004b0:	4628      	mov	r0, r5
 80004b2:	e705      	b.n	80002c0 <__udivmoddi4+0xa4>
 80004b4:	4606      	mov	r6, r0
 80004b6:	e6e3      	b.n	8000280 <__udivmoddi4+0x64>
 80004b8:	4618      	mov	r0, r3
 80004ba:	e6f8      	b.n	80002ae <__udivmoddi4+0x92>
 80004bc:	454b      	cmp	r3, r9
 80004be:	d2a9      	bcs.n	8000414 <__udivmoddi4+0x1f8>
 80004c0:	ebb9 0802 	subs.w	r8, r9, r2
 80004c4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004c8:	3801      	subs	r0, #1
 80004ca:	e7a3      	b.n	8000414 <__udivmoddi4+0x1f8>
 80004cc:	4646      	mov	r6, r8
 80004ce:	e7ea      	b.n	80004a6 <__udivmoddi4+0x28a>
 80004d0:	4620      	mov	r0, r4
 80004d2:	e794      	b.n	80003fe <__udivmoddi4+0x1e2>
 80004d4:	4640      	mov	r0, r8
 80004d6:	e7d1      	b.n	800047c <__udivmoddi4+0x260>
 80004d8:	46d0      	mov	r8, sl
 80004da:	e77b      	b.n	80003d4 <__udivmoddi4+0x1b8>
 80004dc:	3b02      	subs	r3, #2
 80004de:	4461      	add	r1, ip
 80004e0:	e732      	b.n	8000348 <__udivmoddi4+0x12c>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e709      	b.n	80002fa <__udivmoddi4+0xde>
 80004e6:	4464      	add	r4, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e742      	b.n	8000372 <__udivmoddi4+0x156>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <_write>:
UART_HandleTypeDef huart3;

/* USER CODE BEGIN PV */
//printf를 사용하기 위해 _write() 함수를 재정의함.
int _write(int file, char *ptr, int len)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 500); //문자열을 보내는 것. 문자열의 주소를 받아서 문자열의 길이까지 같이 들어옴.
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	b29a      	uxth	r2, r3
 8000500:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000504:	68b9      	ldr	r1, [r7, #8]
 8000506:	4804      	ldr	r0, [pc, #16]	; (8000518 <_write+0x28>)
 8000508:	f001 fb4f 	bl	8001baa <HAL_UART_Transmit>

	return len;
 800050c:	687b      	ldr	r3, [r7, #4]
}
 800050e:	4618      	mov	r0, r3
 8000510:	3710      	adds	r7, #16
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	2000008c 	.word	0x2000008c

0800051c <_read>:
	return ch;
}

//scanf를 사용하기 위해 _read재정의
int _read(int file, char *ptr, int len)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
 8000522:	60f8      	str	r0, [r7, #12]
 8000524:	60b9      	str	r1, [r7, #8]
 8000526:	607a      	str	r2, [r7, #4]
	HAL_UART_Receive(&huart3, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	b29a      	uxth	r2, r3
 800052c:	f04f 33ff 	mov.w	r3, #4294967295
 8000530:	68b9      	ldr	r1, [r7, #8]
 8000532:	4804      	ldr	r0, [pc, #16]	; (8000544 <_read+0x28>)
 8000534:	f001 fbcb 	bl	8001cce <HAL_UART_Receive>
	return len;
 8000538:	687b      	ldr	r3, [r7, #4]
}
 800053a:	4618      	mov	r0, r3
 800053c:	3710      	adds	r7, #16
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	2000008c 	.word	0x2000008c

08000548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000548:	b5b0      	push	{r4, r5, r7, lr}
 800054a:	b0d0      	sub	sp, #320	; 0x140
 800054c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054e:	f000 fa91 	bl	8000a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000552:	f000 f853 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000556:	f000 f8e7 	bl	8000728 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800055a:	f000 f8bb 	bl	80006d4 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800055e:	f000 f8ad 	bl	80006bc <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  int count = 0;
 8000562:	2300      	movs	r3, #0
 8000564:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

  //scanf를 사용하기 위해 버퍼를 만들어 주고, standard input/output header를 include 해주어야 한다. #include "stdio.h"
  char str[256] = { 0, };
 8000568:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800056c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	3304      	adds	r3, #4
 8000576:	22fc      	movs	r2, #252	; 0xfc
 8000578:	2100      	movs	r1, #0
 800057a:	4618      	mov	r0, r3
 800057c:	f002 fba8 	bl	8002cd0 <memset>
  setvbuf(stdin, NULL, _IONBF, 0);
 8000580:	4b1a      	ldr	r3, [pc, #104]	; (80005ec <main+0xa4>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	6858      	ldr	r0, [r3, #4]
 8000586:	2300      	movs	r3, #0
 8000588:	2202      	movs	r2, #2
 800058a:	2100      	movs	r1, #0
 800058c:	f002 fba8 	bl	8002ce0 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 8000590:	4b16      	ldr	r3, [pc, #88]	; (80005ec <main+0xa4>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	6898      	ldr	r0, [r3, #8]
 8000596:	2300      	movs	r3, #0
 8000598:	2202      	movs	r2, #2
 800059a:	2100      	movs	r1, #0
 800059c:	f002 fba0 	bl	8002ce0 <setvbuf>

  uint8_t data[] = "Hello STM32F429 World!!\n\r";
 80005a0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80005a4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80005a8:	4a11      	ldr	r2, [pc, #68]	; (80005f0 <main+0xa8>)
 80005aa:	461c      	mov	r4, r3
 80005ac:	4615      	mov	r5, r2
 80005ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005b6:	c403      	stmia	r4!, {r0, r1}
 80005b8:	8022      	strh	r2, [r4, #0]
//	  printf("input data%d: %s\r\n",count++ ,str);
//	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
//	  HAL_Delay(500);

	  //echo 실습
	  if(HAL_UART_Receive(&huart3, (uint8_t *)&data, sizeof(data), 500))
 80005ba:	f107 0120 	add.w	r1, r7, #32
 80005be:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005c2:	221a      	movs	r2, #26
 80005c4:	480b      	ldr	r0, [pc, #44]	; (80005f4 <main+0xac>)
 80005c6:	f001 fb82 	bl	8001cce <HAL_UART_Receive>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d0f4      	beq.n	80005ba <main+0x72>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t *)&data, sizeof(data), 500);
 80005d0:	f107 0120 	add.w	r1, r7, #32
 80005d4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005d8:	221a      	movs	r2, #26
 80005da:	4806      	ldr	r0, [pc, #24]	; (80005f4 <main+0xac>)
 80005dc:	f001 fae5 	bl	8001baa <HAL_UART_Transmit>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80005e0:	2180      	movs	r1, #128	; 0x80
 80005e2:	4805      	ldr	r0, [pc, #20]	; (80005f8 <main+0xb0>)
 80005e4:	f000 fe21 	bl	800122a <HAL_GPIO_TogglePin>
	  if(HAL_UART_Receive(&huart3, (uint8_t *)&data, sizeof(data), 500))
 80005e8:	e7e7      	b.n	80005ba <main+0x72>
 80005ea:	bf00      	nop
 80005ec:	2000000c 	.word	0x2000000c
 80005f0:	08003584 	.word	0x08003584
 80005f4:	2000008c 	.word	0x2000008c
 80005f8:	40020400 	.word	0x40020400

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b094      	sub	sp, #80	; 0x50
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	2230      	movs	r2, #48	; 0x30
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f002 fb60 	bl	8002cd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	4b23      	ldr	r3, [pc, #140]	; (80006b4 <SystemClock_Config+0xb8>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a22      	ldr	r2, [pc, #136]	; (80006b4 <SystemClock_Config+0xb8>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b20      	ldr	r3, [pc, #128]	; (80006b4 <SystemClock_Config+0xb8>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <SystemClock_Config+0xbc>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000648:	4a1b      	ldr	r2, [pc, #108]	; (80006b8 <SystemClock_Config+0xbc>)
 800064a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800064e:	6013      	str	r3, [r2, #0]
 8000650:	4b19      	ldr	r3, [pc, #100]	; (80006b8 <SystemClock_Config+0xbc>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065c:	2302      	movs	r3, #2
 800065e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000664:	2310      	movs	r3, #16
 8000666:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000668:	2300      	movs	r3, #0
 800066a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	f107 0320 	add.w	r3, r7, #32
 8000670:	4618      	mov	r0, r3
 8000672:	f000 fdf5 	bl	8001260 <HAL_RCC_OscConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800067c:	f000 f8b4 	bl	80007e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	230f      	movs	r3, #15
 8000682:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f001 f858 	bl	8001750 <HAL_RCC_ClockConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006a6:	f000 f89f 	bl	80007e8 <Error_Handler>
  }
}
 80006aa:	bf00      	nop
 80006ac:	3750      	adds	r7, #80	; 0x50
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40007000 	.word	0x40007000

080006bc <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2100      	movs	r1, #0
 80006c4:	2027      	movs	r0, #39	; 0x27
 80006c6:	f000 fb22 	bl	8000d0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 80006ca:	2027      	movs	r0, #39	; 0x27
 80006cc:	f000 fb3b 	bl	8000d46 <HAL_NVIC_EnableIRQ>
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80006d8:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 80006da:	4a12      	ldr	r2, [pc, #72]	; (8000724 <MX_USART3_UART_Init+0x50>)
 80006dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80006de:	4b10      	ldr	r3, [pc, #64]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 80006e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	; (8000720 <MX_USART3_UART_Init+0x4c>)
 800070c:	f001 fa00 	bl	8001b10 <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000716:	f000 f867 	bl	80007e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000008c 	.word	0x2000008c
 8000724:	40004800 	.word	0x40004800

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	; 0x28
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	4b27      	ldr	r3, [pc, #156]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a26      	ldr	r2, [pc, #152]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b24      	ldr	r3, [pc, #144]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	613b      	str	r3, [r7, #16]
 8000758:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	4b20      	ldr	r3, [pc, #128]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a1f      	ldr	r2, [pc, #124]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b1d      	ldr	r3, [pc, #116]	; (80007e0 <MX_GPIO_Init+0xb8>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	60bb      	str	r3, [r7, #8]
 800077a:	4b19      	ldr	r3, [pc, #100]	; (80007e0 <MX_GPIO_Init+0xb8>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a18      	ldr	r2, [pc, #96]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000780:	f043 0302 	orr.w	r3, r3, #2
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0302 	and.w	r3, r3, #2
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <MX_GPIO_Init+0xb8>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a11      	ldr	r2, [pc, #68]	; (80007e0 <MX_GPIO_Init+0xb8>)
 800079c:	f043 0308 	orr.w	r3, r3, #8
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b0f      	ldr	r3, [pc, #60]	; (80007e0 <MX_GPIO_Init+0xb8>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0308 	and.w	r3, r3, #8
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	f244 0181 	movw	r1, #16513	; 0x4081
 80007b4:	480b      	ldr	r0, [pc, #44]	; (80007e4 <MX_GPIO_Init+0xbc>)
 80007b6:	f000 fd1f 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80007ba:	f244 0381 	movw	r3, #16513	; 0x4081
 80007be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	4804      	ldr	r0, [pc, #16]	; (80007e4 <MX_GPIO_Init+0xbc>)
 80007d4:	f000 fb64 	bl	8000ea0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	; 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40020400 	.word	0x40020400

080007e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ec:	b672      	cpsid	i
}
 80007ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <Error_Handler+0x8>
	...

080007f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	607b      	str	r3, [r7, #4]
 80007fe:	4b10      	ldr	r3, [pc, #64]	; (8000840 <HAL_MspInit+0x4c>)
 8000800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000802:	4a0f      	ldr	r2, [pc, #60]	; (8000840 <HAL_MspInit+0x4c>)
 8000804:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000808:	6453      	str	r3, [r2, #68]	; 0x44
 800080a:	4b0d      	ldr	r3, [pc, #52]	; (8000840 <HAL_MspInit+0x4c>)
 800080c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	603b      	str	r3, [r7, #0]
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <HAL_MspInit+0x4c>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081e:	4a08      	ldr	r2, [pc, #32]	; (8000840 <HAL_MspInit+0x4c>)
 8000820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000824:	6413      	str	r3, [r2, #64]	; 0x40
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <HAL_MspInit+0x4c>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000832:	bf00      	nop
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800

08000844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08a      	sub	sp, #40	; 0x28
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a19      	ldr	r2, [pc, #100]	; (80008c8 <HAL_UART_MspInit+0x84>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d12c      	bne.n	80008c0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]
 800086a:	4b18      	ldr	r3, [pc, #96]	; (80008cc <HAL_UART_MspInit+0x88>)
 800086c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086e:	4a17      	ldr	r2, [pc, #92]	; (80008cc <HAL_UART_MspInit+0x88>)
 8000870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000874:	6413      	str	r3, [r2, #64]	; 0x40
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <HAL_UART_MspInit+0x88>)
 8000878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800087a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	4b11      	ldr	r3, [pc, #68]	; (80008cc <HAL_UART_MspInit+0x88>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a10      	ldr	r2, [pc, #64]	; (80008cc <HAL_UART_MspInit+0x88>)
 800088c:	f043 0308 	orr.w	r3, r3, #8
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <HAL_UART_MspInit+0x88>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800089e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ac:	2303      	movs	r3, #3
 80008ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008b0:	2307      	movs	r3, #7
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4619      	mov	r1, r3
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <HAL_UART_MspInit+0x8c>)
 80008bc:	f000 faf0 	bl	8000ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80008c0:	bf00      	nop
 80008c2:	3728      	adds	r7, #40	; 0x28
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40004800 	.word	0x40004800
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020c00 	.word	0x40020c00

080008d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <NMI_Handler+0x4>

080008da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008de:	e7fe      	b.n	80008de <HardFault_Handler+0x4>

080008e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <MemManage_Handler+0x4>

080008e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <BusFault_Handler+0x4>

080008ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <UsageFault_Handler+0x4>

080008f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000904:	bf00      	nop
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr

0800090e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000912:	bf00      	nop
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr

0800091c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000920:	f000 f8fa 	bl	8000b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}

08000928 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800092c:	4802      	ldr	r0, [pc, #8]	; (8000938 <USART3_IRQHandler+0x10>)
 800092e:	f001 fa71 	bl	8001e14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	2000008c 	.word	0x2000008c

0800093c <_close>:
  }
  return len;
}

int _close(int file)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000948:	4618      	mov	r0, r3
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000964:	605a      	str	r2, [r3, #4]
  return 0;
 8000966:	2300      	movs	r3, #0
}
 8000968:	4618      	mov	r0, r3
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	3714      	adds	r7, #20
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
	...

08000990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000998:	4a14      	ldr	r2, [pc, #80]	; (80009ec <_sbrk+0x5c>)
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <_sbrk+0x60>)
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d102      	bne.n	80009b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <_sbrk+0x64>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <_sbrk+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d207      	bcs.n	80009d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c0:	f002 f95c 	bl	8002c7c <__errno>
 80009c4:	4603      	mov	r3, r0
 80009c6:	220c      	movs	r2, #12
 80009c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	e009      	b.n	80009e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <_sbrk+0x64>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d6:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <_sbrk+0x64>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4413      	add	r3, r2
 80009de:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <_sbrk+0x64>)
 80009e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e2:	68fb      	ldr	r3, [r7, #12]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20030000 	.word	0x20030000
 80009f0:	00000400 	.word	0x00000400
 80009f4:	200000d0 	.word	0x200000d0
 80009f8:	200000e8 	.word	0x200000e8

080009fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <SystemInit+0x20>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a06:	4a05      	ldr	r2, [pc, #20]	; (8000a1c <SystemInit+0x20>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000a20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a58 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a24:	480d      	ldr	r0, [pc, #52]	; (8000a5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a26:	490e      	ldr	r1, [pc, #56]	; (8000a60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a28:	4a0e      	ldr	r2, [pc, #56]	; (8000a64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a2c:	e002      	b.n	8000a34 <LoopCopyDataInit>

08000a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a32:	3304      	adds	r3, #4

08000a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a38:	d3f9      	bcc.n	8000a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	; (8000a68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a3c:	4c0b      	ldr	r4, [pc, #44]	; (8000a6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a40:	e001      	b.n	8000a46 <LoopFillZerobss>

08000a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a44:	3204      	adds	r2, #4

08000a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a48:	d3fb      	bcc.n	8000a42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a4a:	f7ff ffd7 	bl	80009fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a4e:	f002 f91b 	bl	8002c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a52:	f7ff fd79 	bl	8000548 <main>
  bx  lr    
 8000a56:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000a58:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a60:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a64:	0800362c 	.word	0x0800362c
  ldr r2, =_sbss
 8000a68:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a6c:	200000e8 	.word	0x200000e8

08000a70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a70:	e7fe      	b.n	8000a70 <ADC_IRQHandler>
	...

08000a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a78:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <HAL_Init+0x40>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a0d      	ldr	r2, [pc, #52]	; (8000ab4 <HAL_Init+0x40>)
 8000a7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a84:	4b0b      	ldr	r3, [pc, #44]	; (8000ab4 <HAL_Init+0x40>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a0a      	ldr	r2, [pc, #40]	; (8000ab4 <HAL_Init+0x40>)
 8000a8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a90:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <HAL_Init+0x40>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a07      	ldr	r2, [pc, #28]	; (8000ab4 <HAL_Init+0x40>)
 8000a96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a9c:	2003      	movs	r0, #3
 8000a9e:	f000 f92b 	bl	8000cf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aa2:	200f      	movs	r0, #15
 8000aa4:	f000 f808 	bl	8000ab8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aa8:	f7ff fea4 	bl	80007f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40023c00 	.word	0x40023c00

08000ab8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ac0:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <HAL_InitTick+0x54>)
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <HAL_InitTick+0x58>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ace:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 f943 	bl	8000d62 <HAL_SYSTICK_Config>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e00e      	b.n	8000b04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b0f      	cmp	r3, #15
 8000aea:	d80a      	bhi.n	8000b02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aec:	2200      	movs	r2, #0
 8000aee:	6879      	ldr	r1, [r7, #4]
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	f000 f90b 	bl	8000d0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000af8:	4a06      	ldr	r2, [pc, #24]	; (8000b14 <HAL_InitTick+0x5c>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000afe:	2300      	movs	r3, #0
 8000b00:	e000      	b.n	8000b04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	20000008 	.word	0x20000008
 8000b14:	20000004 	.word	0x20000004

08000b18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_IncTick+0x20>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_IncTick+0x24>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4413      	add	r3, r2
 8000b28:	4a04      	ldr	r2, [pc, #16]	; (8000b3c <HAL_IncTick+0x24>)
 8000b2a:	6013      	str	r3, [r2, #0]
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000008 	.word	0x20000008
 8000b3c:	200000d4 	.word	0x200000d4

08000b40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  return uwTick;
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_GetTick+0x14>)
 8000b46:	681b      	ldr	r3, [r3, #0]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	200000d4 	.word	0x200000d4

08000b58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b6e:	68ba      	ldr	r2, [r7, #8]
 8000b70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b74:	4013      	ands	r3, r2
 8000b76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b8a:	4a04      	ldr	r2, [pc, #16]	; (8000b9c <__NVIC_SetPriorityGrouping+0x44>)
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	60d3      	str	r3, [r2, #12]
}
 8000b90:	bf00      	nop
 8000b92:	3714      	adds	r7, #20
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	0a1b      	lsrs	r3, r3, #8
 8000baa:	f003 0307 	and.w	r3, r3, #7
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	db0b      	blt.n	8000be6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	f003 021f 	and.w	r2, r3, #31
 8000bd4:	4907      	ldr	r1, [pc, #28]	; (8000bf4 <__NVIC_EnableIRQ+0x38>)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	095b      	lsrs	r3, r3, #5
 8000bdc:	2001      	movs	r0, #1
 8000bde:	fa00 f202 	lsl.w	r2, r0, r2
 8000be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000e100 	.word	0xe000e100

08000bf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6039      	str	r1, [r7, #0]
 8000c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	db0a      	blt.n	8000c22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	490c      	ldr	r1, [pc, #48]	; (8000c44 <__NVIC_SetPriority+0x4c>)
 8000c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c16:	0112      	lsls	r2, r2, #4
 8000c18:	b2d2      	uxtb	r2, r2
 8000c1a:	440b      	add	r3, r1
 8000c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c20:	e00a      	b.n	8000c38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	b2da      	uxtb	r2, r3
 8000c26:	4908      	ldr	r1, [pc, #32]	; (8000c48 <__NVIC_SetPriority+0x50>)
 8000c28:	79fb      	ldrb	r3, [r7, #7]
 8000c2a:	f003 030f 	and.w	r3, r3, #15
 8000c2e:	3b04      	subs	r3, #4
 8000c30:	0112      	lsls	r2, r2, #4
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	440b      	add	r3, r1
 8000c36:	761a      	strb	r2, [r3, #24]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000e100 	.word	0xe000e100
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	f1c3 0307 	rsb	r3, r3, #7
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	bf28      	it	cs
 8000c6a:	2304      	movcs	r3, #4
 8000c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	3304      	adds	r3, #4
 8000c72:	2b06      	cmp	r3, #6
 8000c74:	d902      	bls.n	8000c7c <NVIC_EncodePriority+0x30>
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3b03      	subs	r3, #3
 8000c7a:	e000      	b.n	8000c7e <NVIC_EncodePriority+0x32>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	f04f 32ff 	mov.w	r2, #4294967295
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43da      	mvns	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	401a      	ands	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c94:	f04f 31ff 	mov.w	r1, #4294967295
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9e:	43d9      	mvns	r1, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca4:	4313      	orrs	r3, r2
         );
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3724      	adds	r7, #36	; 0x24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
	...

08000cb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cc4:	d301      	bcc.n	8000cca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e00f      	b.n	8000cea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cca:	4a0a      	ldr	r2, [pc, #40]	; (8000cf4 <SysTick_Config+0x40>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cd2:	210f      	movs	r1, #15
 8000cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd8:	f7ff ff8e 	bl	8000bf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <SysTick_Config+0x40>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce2:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <SysTick_Config+0x40>)
 8000ce4:	2207      	movs	r2, #7
 8000ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	e000e010 	.word	0xe000e010

08000cf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff ff29 	bl	8000b58 <__NVIC_SetPriorityGrouping>
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b086      	sub	sp, #24
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	4603      	mov	r3, r0
 8000d16:	60b9      	str	r1, [r7, #8]
 8000d18:	607a      	str	r2, [r7, #4]
 8000d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d20:	f7ff ff3e 	bl	8000ba0 <__NVIC_GetPriorityGrouping>
 8000d24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	68b9      	ldr	r1, [r7, #8]
 8000d2a:	6978      	ldr	r0, [r7, #20]
 8000d2c:	f7ff ff8e 	bl	8000c4c <NVIC_EncodePriority>
 8000d30:	4602      	mov	r2, r0
 8000d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d36:	4611      	mov	r1, r2
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ff5d 	bl	8000bf8 <__NVIC_SetPriority>
}
 8000d3e:	bf00      	nop
 8000d40:	3718      	adds	r7, #24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff ff31 	bl	8000bbc <__NVIC_EnableIRQ>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff ffa2 	bl	8000cb4 <SysTick_Config>
 8000d70:	4603      	mov	r3, r0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b084      	sub	sp, #16
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d86:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000d88:	f7ff feda 	bl	8000b40 <HAL_GetTick>
 8000d8c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d008      	beq.n	8000dac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2200      	movs	r2, #0
 8000da4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	e052      	b.n	8000e52 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f022 0216 	bic.w	r2, r2, #22
 8000dba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	695a      	ldr	r2, [r3, #20]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000dca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d103      	bne.n	8000ddc <HAL_DMA_Abort+0x62>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d007      	beq.n	8000dec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f022 0208 	bic.w	r2, r2, #8
 8000dea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000dfc:	e013      	b.n	8000e26 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000dfe:	f7ff fe9f 	bl	8000b40 <HAL_GetTick>
 8000e02:	4602      	mov	r2, r0
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	2b05      	cmp	r3, #5
 8000e0a:	d90c      	bls.n	8000e26 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2220      	movs	r2, #32
 8000e10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2203      	movs	r2, #3
 8000e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e015      	b.n	8000e52 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 0301 	and.w	r3, r3, #1
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1e4      	bne.n	8000dfe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e38:	223f      	movs	r2, #63	; 0x3f
 8000e3a:	409a      	lsls	r2, r3
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2201      	movs	r2, #1
 8000e44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	b083      	sub	sp, #12
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d004      	beq.n	8000e78 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2280      	movs	r2, #128	; 0x80
 8000e72:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e00c      	b.n	8000e92 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2205      	movs	r2, #5
 8000e7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f022 0201 	bic.w	r2, r2, #1
 8000e8e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	; 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
 8000eba:	e177      	b.n	80011ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	f040 8166 	bne.w	80011a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 0303 	and.w	r3, r3, #3
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d005      	beq.n	8000ef2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d130      	bne.n	8000f54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	2203      	movs	r2, #3
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4013      	ands	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	68da      	ldr	r2, [r3, #12]
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	091b      	lsrs	r3, r3, #4
 8000f3e:	f003 0201 	and.w	r2, r3, #1
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 0303 	and.w	r3, r3, #3
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	d017      	beq.n	8000f90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	4013      	ands	r3, r2
 8000f76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d123      	bne.n	8000fe4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	08da      	lsrs	r2, r3, #3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3208      	adds	r2, #8
 8000fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	f003 0307 	and.w	r3, r3, #7
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	691a      	ldr	r2, [r3, #16]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	08da      	lsrs	r2, r3, #3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3208      	adds	r2, #8
 8000fde:	69b9      	ldr	r1, [r7, #24]
 8000fe0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0203 	and.w	r2, r3, #3
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001020:	2b00      	cmp	r3, #0
 8001022:	f000 80c0 	beq.w	80011a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b66      	ldr	r3, [pc, #408]	; (80011c4 <HAL_GPIO_Init+0x324>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	4a65      	ldr	r2, [pc, #404]	; (80011c4 <HAL_GPIO_Init+0x324>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001034:	6453      	str	r3, [r2, #68]	; 0x44
 8001036:	4b63      	ldr	r3, [pc, #396]	; (80011c4 <HAL_GPIO_Init+0x324>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001042:	4a61      	ldr	r2, [pc, #388]	; (80011c8 <HAL_GPIO_Init+0x328>)
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	089b      	lsrs	r3, r3, #2
 8001048:	3302      	adds	r3, #2
 800104a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f003 0303 	and.w	r3, r3, #3
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	220f      	movs	r2, #15
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a58      	ldr	r2, [pc, #352]	; (80011cc <HAL_GPIO_Init+0x32c>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d037      	beq.n	80010de <HAL_GPIO_Init+0x23e>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a57      	ldr	r2, [pc, #348]	; (80011d0 <HAL_GPIO_Init+0x330>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d031      	beq.n	80010da <HAL_GPIO_Init+0x23a>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a56      	ldr	r2, [pc, #344]	; (80011d4 <HAL_GPIO_Init+0x334>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d02b      	beq.n	80010d6 <HAL_GPIO_Init+0x236>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a55      	ldr	r2, [pc, #340]	; (80011d8 <HAL_GPIO_Init+0x338>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d025      	beq.n	80010d2 <HAL_GPIO_Init+0x232>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a54      	ldr	r2, [pc, #336]	; (80011dc <HAL_GPIO_Init+0x33c>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d01f      	beq.n	80010ce <HAL_GPIO_Init+0x22e>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a53      	ldr	r2, [pc, #332]	; (80011e0 <HAL_GPIO_Init+0x340>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d019      	beq.n	80010ca <HAL_GPIO_Init+0x22a>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a52      	ldr	r2, [pc, #328]	; (80011e4 <HAL_GPIO_Init+0x344>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d013      	beq.n	80010c6 <HAL_GPIO_Init+0x226>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a51      	ldr	r2, [pc, #324]	; (80011e8 <HAL_GPIO_Init+0x348>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d00d      	beq.n	80010c2 <HAL_GPIO_Init+0x222>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a50      	ldr	r2, [pc, #320]	; (80011ec <HAL_GPIO_Init+0x34c>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d007      	beq.n	80010be <HAL_GPIO_Init+0x21e>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a4f      	ldr	r2, [pc, #316]	; (80011f0 <HAL_GPIO_Init+0x350>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d101      	bne.n	80010ba <HAL_GPIO_Init+0x21a>
 80010b6:	2309      	movs	r3, #9
 80010b8:	e012      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010ba:	230a      	movs	r3, #10
 80010bc:	e010      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010be:	2308      	movs	r3, #8
 80010c0:	e00e      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010c2:	2307      	movs	r3, #7
 80010c4:	e00c      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010c6:	2306      	movs	r3, #6
 80010c8:	e00a      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010ca:	2305      	movs	r3, #5
 80010cc:	e008      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010ce:	2304      	movs	r3, #4
 80010d0:	e006      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010d2:	2303      	movs	r3, #3
 80010d4:	e004      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010d6:	2302      	movs	r3, #2
 80010d8:	e002      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010da:	2301      	movs	r3, #1
 80010dc:	e000      	b.n	80010e0 <HAL_GPIO_Init+0x240>
 80010de:	2300      	movs	r3, #0
 80010e0:	69fa      	ldr	r2, [r7, #28]
 80010e2:	f002 0203 	and.w	r2, r2, #3
 80010e6:	0092      	lsls	r2, r2, #2
 80010e8:	4093      	lsls	r3, r2
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010f0:	4935      	ldr	r1, [pc, #212]	; (80011c8 <HAL_GPIO_Init+0x328>)
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	089b      	lsrs	r3, r3, #2
 80010f6:	3302      	adds	r3, #2
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010fe:	4b3d      	ldr	r3, [pc, #244]	; (80011f4 <HAL_GPIO_Init+0x354>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	43db      	mvns	r3, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4013      	ands	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d003      	beq.n	8001122 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	4313      	orrs	r3, r2
 8001120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001122:	4a34      	ldr	r2, [pc, #208]	; (80011f4 <HAL_GPIO_Init+0x354>)
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001128:	4b32      	ldr	r3, [pc, #200]	; (80011f4 <HAL_GPIO_Init+0x354>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d003      	beq.n	800114c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	4313      	orrs	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800114c:	4a29      	ldr	r2, [pc, #164]	; (80011f4 <HAL_GPIO_Init+0x354>)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001152:	4b28      	ldr	r3, [pc, #160]	; (80011f4 <HAL_GPIO_Init+0x354>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001176:	4a1f      	ldr	r2, [pc, #124]	; (80011f4 <HAL_GPIO_Init+0x354>)
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800117c:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <HAL_GPIO_Init+0x354>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	43db      	mvns	r3, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d003      	beq.n	80011a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011a0:	4a14      	ldr	r2, [pc, #80]	; (80011f4 <HAL_GPIO_Init+0x354>)
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3301      	adds	r3, #1
 80011aa:	61fb      	str	r3, [r7, #28]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	2b0f      	cmp	r3, #15
 80011b0:	f67f ae84 	bls.w	8000ebc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	3724      	adds	r7, #36	; 0x24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40013800 	.word	0x40013800
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40020400 	.word	0x40020400
 80011d4:	40020800 	.word	0x40020800
 80011d8:	40020c00 	.word	0x40020c00
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40021400 	.word	0x40021400
 80011e4:	40021800 	.word	0x40021800
 80011e8:	40021c00 	.word	0x40021c00
 80011ec:	40022000 	.word	0x40022000
 80011f0:	40022400 	.word	0x40022400
 80011f4:	40013c00 	.word	0x40013c00

080011f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	807b      	strh	r3, [r7, #2]
 8001204:	4613      	mov	r3, r2
 8001206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001208:	787b      	ldrb	r3, [r7, #1]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800120e:	887a      	ldrh	r2, [r7, #2]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001214:	e003      	b.n	800121e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001216:	887b      	ldrh	r3, [r7, #2]
 8001218:	041a      	lsls	r2, r3, #16
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	619a      	str	r2, [r3, #24]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800122a:	b480      	push	{r7}
 800122c:	b085      	sub	sp, #20
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	460b      	mov	r3, r1
 8001234:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800123c:	887a      	ldrh	r2, [r7, #2]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4013      	ands	r3, r2
 8001242:	041a      	lsls	r2, r3, #16
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	43d9      	mvns	r1, r3
 8001248:	887b      	ldrh	r3, [r7, #2]
 800124a:	400b      	ands	r3, r1
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	619a      	str	r2, [r3, #24]
}
 8001252:	bf00      	nop
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e267      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b00      	cmp	r3, #0
 800127c:	d075      	beq.n	800136a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800127e:	4b88      	ldr	r3, [pc, #544]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
 8001286:	2b04      	cmp	r3, #4
 8001288:	d00c      	beq.n	80012a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800128a:	4b85      	ldr	r3, [pc, #532]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001292:	2b08      	cmp	r3, #8
 8001294:	d112      	bne.n	80012bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001296:	4b82      	ldr	r3, [pc, #520]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800129e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012a2:	d10b      	bne.n	80012bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a4:	4b7e      	ldr	r3, [pc, #504]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d05b      	beq.n	8001368 <HAL_RCC_OscConfig+0x108>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d157      	bne.n	8001368 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e242      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c4:	d106      	bne.n	80012d4 <HAL_RCC_OscConfig+0x74>
 80012c6:	4b76      	ldr	r3, [pc, #472]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a75      	ldr	r2, [pc, #468]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	e01d      	b.n	8001310 <HAL_RCC_OscConfig+0xb0>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012dc:	d10c      	bne.n	80012f8 <HAL_RCC_OscConfig+0x98>
 80012de:	4b70      	ldr	r3, [pc, #448]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a6f      	ldr	r2, [pc, #444]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	4b6d      	ldr	r3, [pc, #436]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a6c      	ldr	r2, [pc, #432]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e00b      	b.n	8001310 <HAL_RCC_OscConfig+0xb0>
 80012f8:	4b69      	ldr	r3, [pc, #420]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a68      	ldr	r2, [pc, #416]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80012fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001302:	6013      	str	r3, [r2, #0]
 8001304:	4b66      	ldr	r3, [pc, #408]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a65      	ldr	r2, [pc, #404]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 800130a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800130e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d013      	beq.n	8001340 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001318:	f7ff fc12 	bl	8000b40 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001320:	f7ff fc0e 	bl	8000b40 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b64      	cmp	r3, #100	; 0x64
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e207      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001332:	4b5b      	ldr	r3, [pc, #364]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d0f0      	beq.n	8001320 <HAL_RCC_OscConfig+0xc0>
 800133e:	e014      	b.n	800136a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001340:	f7ff fbfe 	bl	8000b40 <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001348:	f7ff fbfa 	bl	8000b40 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b64      	cmp	r3, #100	; 0x64
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e1f3      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800135a:	4b51      	ldr	r3, [pc, #324]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1f0      	bne.n	8001348 <HAL_RCC_OscConfig+0xe8>
 8001366:	e000      	b.n	800136a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d063      	beq.n	800143e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001376:	4b4a      	ldr	r3, [pc, #296]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 030c 	and.w	r3, r3, #12
 800137e:	2b00      	cmp	r3, #0
 8001380:	d00b      	beq.n	800139a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001382:	4b47      	ldr	r3, [pc, #284]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800138a:	2b08      	cmp	r3, #8
 800138c:	d11c      	bne.n	80013c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800138e:	4b44      	ldr	r3, [pc, #272]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d116      	bne.n	80013c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800139a:	4b41      	ldr	r3, [pc, #260]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d005      	beq.n	80013b2 <HAL_RCC_OscConfig+0x152>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d001      	beq.n	80013b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e1c7      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b2:	4b3b      	ldr	r3, [pc, #236]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	4937      	ldr	r1, [pc, #220]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80013c2:	4313      	orrs	r3, r2
 80013c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c6:	e03a      	b.n	800143e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d020      	beq.n	8001412 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013d0:	4b34      	ldr	r3, [pc, #208]	; (80014a4 <HAL_RCC_OscConfig+0x244>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d6:	f7ff fbb3 	bl	8000b40 <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013dc:	e008      	b.n	80013f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013de:	f7ff fbaf 	bl	8000b40 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e1a8      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f0:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d0f0      	beq.n	80013de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013fc:	4b28      	ldr	r3, [pc, #160]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	00db      	lsls	r3, r3, #3
 800140a:	4925      	ldr	r1, [pc, #148]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 800140c:	4313      	orrs	r3, r2
 800140e:	600b      	str	r3, [r1, #0]
 8001410:	e015      	b.n	800143e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001412:	4b24      	ldr	r3, [pc, #144]	; (80014a4 <HAL_RCC_OscConfig+0x244>)
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001418:	f7ff fb92 	bl	8000b40 <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001420:	f7ff fb8e 	bl	8000b40 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b02      	cmp	r3, #2
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e187      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f0      	bne.n	8001420 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	2b00      	cmp	r3, #0
 8001448:	d036      	beq.n	80014b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d016      	beq.n	8001480 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001452:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <HAL_RCC_OscConfig+0x248>)
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001458:	f7ff fb72 	bl	8000b40 <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001460:	f7ff fb6e 	bl	8000b40 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e167      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <HAL_RCC_OscConfig+0x240>)
 8001474:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0f0      	beq.n	8001460 <HAL_RCC_OscConfig+0x200>
 800147e:	e01b      	b.n	80014b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001480:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <HAL_RCC_OscConfig+0x248>)
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001486:	f7ff fb5b 	bl	8000b40 <HAL_GetTick>
 800148a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800148c:	e00e      	b.n	80014ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148e:	f7ff fb57 	bl	8000b40 <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d907      	bls.n	80014ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e150      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
 80014a0:	40023800 	.word	0x40023800
 80014a4:	42470000 	.word	0x42470000
 80014a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ac:	4b88      	ldr	r3, [pc, #544]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80014ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1ea      	bne.n	800148e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	f000 8097 	beq.w	80015f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014c6:	2300      	movs	r3, #0
 80014c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ca:	4b81      	ldr	r3, [pc, #516]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d10f      	bne.n	80014f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	4b7d      	ldr	r3, [pc, #500]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	4a7c      	ldr	r2, [pc, #496]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80014e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e4:	6413      	str	r3, [r2, #64]	; 0x40
 80014e6:	4b7a      	ldr	r3, [pc, #488]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014f2:	2301      	movs	r3, #1
 80014f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f6:	4b77      	ldr	r3, [pc, #476]	; (80016d4 <HAL_RCC_OscConfig+0x474>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d118      	bne.n	8001534 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001502:	4b74      	ldr	r3, [pc, #464]	; (80016d4 <HAL_RCC_OscConfig+0x474>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a73      	ldr	r2, [pc, #460]	; (80016d4 <HAL_RCC_OscConfig+0x474>)
 8001508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800150c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800150e:	f7ff fb17 	bl	8000b40 <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001514:	e008      	b.n	8001528 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001516:	f7ff fb13 	bl	8000b40 <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	2b02      	cmp	r3, #2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e10c      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001528:	4b6a      	ldr	r3, [pc, #424]	; (80016d4 <HAL_RCC_OscConfig+0x474>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001530:	2b00      	cmp	r3, #0
 8001532:	d0f0      	beq.n	8001516 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d106      	bne.n	800154a <HAL_RCC_OscConfig+0x2ea>
 800153c:	4b64      	ldr	r3, [pc, #400]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 800153e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001540:	4a63      	ldr	r2, [pc, #396]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6713      	str	r3, [r2, #112]	; 0x70
 8001548:	e01c      	b.n	8001584 <HAL_RCC_OscConfig+0x324>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b05      	cmp	r3, #5
 8001550:	d10c      	bne.n	800156c <HAL_RCC_OscConfig+0x30c>
 8001552:	4b5f      	ldr	r3, [pc, #380]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001556:	4a5e      	ldr	r2, [pc, #376]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	6713      	str	r3, [r2, #112]	; 0x70
 800155e:	4b5c      	ldr	r3, [pc, #368]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001562:	4a5b      	ldr	r2, [pc, #364]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6713      	str	r3, [r2, #112]	; 0x70
 800156a:	e00b      	b.n	8001584 <HAL_RCC_OscConfig+0x324>
 800156c:	4b58      	ldr	r3, [pc, #352]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a57      	ldr	r2, [pc, #348]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001572:	f023 0301 	bic.w	r3, r3, #1
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
 8001578:	4b55      	ldr	r3, [pc, #340]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 800157a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157c:	4a54      	ldr	r2, [pc, #336]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 800157e:	f023 0304 	bic.w	r3, r3, #4
 8001582:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d015      	beq.n	80015b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800158c:	f7ff fad8 	bl	8000b40 <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001592:	e00a      	b.n	80015aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001594:	f7ff fad4 	bl	8000b40 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d901      	bls.n	80015aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e0cb      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015aa:	4b49      	ldr	r3, [pc, #292]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80015ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d0ee      	beq.n	8001594 <HAL_RCC_OscConfig+0x334>
 80015b6:	e014      	b.n	80015e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b8:	f7ff fac2 	bl	8000b40 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015be:	e00a      	b.n	80015d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c0:	f7ff fabe 	bl	8000b40 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e0b5      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d6:	4b3e      	ldr	r3, [pc, #248]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80015d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1ee      	bne.n	80015c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015e2:	7dfb      	ldrb	r3, [r7, #23]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d105      	bne.n	80015f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015e8:	4b39      	ldr	r3, [pc, #228]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80015ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ec:	4a38      	ldr	r2, [pc, #224]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80015ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80a1 	beq.w	8001740 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015fe:	4b34      	ldr	r3, [pc, #208]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	2b08      	cmp	r3, #8
 8001608:	d05c      	beq.n	80016c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d141      	bne.n	8001696 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001612:	4b31      	ldr	r3, [pc, #196]	; (80016d8 <HAL_RCC_OscConfig+0x478>)
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001618:	f7ff fa92 	bl	8000b40 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001620:	f7ff fa8e 	bl	8000b40 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e087      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001632:	4b27      	ldr	r3, [pc, #156]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1f0      	bne.n	8001620 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69da      	ldr	r2, [r3, #28]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a1b      	ldr	r3, [r3, #32]
 8001646:	431a      	orrs	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	019b      	lsls	r3, r3, #6
 800164e:	431a      	orrs	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001654:	085b      	lsrs	r3, r3, #1
 8001656:	3b01      	subs	r3, #1
 8001658:	041b      	lsls	r3, r3, #16
 800165a:	431a      	orrs	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001660:	061b      	lsls	r3, r3, #24
 8001662:	491b      	ldr	r1, [pc, #108]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 8001664:	4313      	orrs	r3, r2
 8001666:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001668:	4b1b      	ldr	r3, [pc, #108]	; (80016d8 <HAL_RCC_OscConfig+0x478>)
 800166a:	2201      	movs	r2, #1
 800166c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166e:	f7ff fa67 	bl	8000b40 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001676:	f7ff fa63 	bl	8000b40 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e05c      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001688:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x416>
 8001694:	e054      	b.n	8001740 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <HAL_RCC_OscConfig+0x478>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff fa50 	bl	8000b40 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a4:	f7ff fa4c 	bl	8000b40 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e045      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_RCC_OscConfig+0x470>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0x444>
 80016c2:	e03d      	b.n	8001740 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d107      	bne.n	80016dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e038      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40007000 	.word	0x40007000
 80016d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <HAL_RCC_OscConfig+0x4ec>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d028      	beq.n	800173c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d121      	bne.n	800173c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001702:	429a      	cmp	r2, r3
 8001704:	d11a      	bne.n	800173c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800170c:	4013      	ands	r3, r2
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001712:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001714:	4293      	cmp	r3, r2
 8001716:	d111      	bne.n	800173c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	3b01      	subs	r3, #1
 8001726:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001728:	429a      	cmp	r2, r3
 800172a:	d107      	bne.n	800173c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001738:	429a      	cmp	r2, r3
 800173a:	d001      	beq.n	8001740 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e000      	b.n	8001742 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800

08001750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e0cc      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001764:	4b68      	ldr	r3, [pc, #416]	; (8001908 <HAL_RCC_ClockConfig+0x1b8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 030f 	and.w	r3, r3, #15
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d90c      	bls.n	800178c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001772:	4b65      	ldr	r3, [pc, #404]	; (8001908 <HAL_RCC_ClockConfig+0x1b8>)
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800177a:	4b63      	ldr	r3, [pc, #396]	; (8001908 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d001      	beq.n	800178c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e0b8      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d020      	beq.n	80017da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d005      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017a4:	4b59      	ldr	r3, [pc, #356]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	4a58      	ldr	r2, [pc, #352]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0308 	and.w	r3, r3, #8
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017bc:	4b53      	ldr	r3, [pc, #332]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	4a52      	ldr	r2, [pc, #328]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c8:	4b50      	ldr	r3, [pc, #320]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	494d      	ldr	r1, [pc, #308]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017d6:	4313      	orrs	r3, r2
 80017d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d044      	beq.n	8001870 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d107      	bne.n	80017fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ee:	4b47      	ldr	r3, [pc, #284]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d119      	bne.n	800182e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e07f      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d003      	beq.n	800180e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800180a:	2b03      	cmp	r3, #3
 800180c:	d107      	bne.n	800181e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800180e:	4b3f      	ldr	r3, [pc, #252]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d109      	bne.n	800182e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e06f      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800181e:	4b3b      	ldr	r3, [pc, #236]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e067      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800182e:	4b37      	ldr	r3, [pc, #220]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f023 0203 	bic.w	r2, r3, #3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	4934      	ldr	r1, [pc, #208]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	4313      	orrs	r3, r2
 800183e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001840:	f7ff f97e 	bl	8000b40 <HAL_GetTick>
 8001844:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001846:	e00a      	b.n	800185e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001848:	f7ff f97a 	bl	8000b40 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	f241 3288 	movw	r2, #5000	; 0x1388
 8001856:	4293      	cmp	r3, r2
 8001858:	d901      	bls.n	800185e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e04f      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185e:	4b2b      	ldr	r3, [pc, #172]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 020c 	and.w	r2, r3, #12
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	429a      	cmp	r2, r3
 800186e:	d1eb      	bne.n	8001848 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001870:	4b25      	ldr	r3, [pc, #148]	; (8001908 <HAL_RCC_ClockConfig+0x1b8>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 030f 	and.w	r3, r3, #15
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	429a      	cmp	r2, r3
 800187c:	d20c      	bcs.n	8001898 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187e:	4b22      	ldr	r3, [pc, #136]	; (8001908 <HAL_RCC_ClockConfig+0x1b8>)
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	b2d2      	uxtb	r2, r2
 8001884:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001886:	4b20      	ldr	r3, [pc, #128]	; (8001908 <HAL_RCC_ClockConfig+0x1b8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d001      	beq.n	8001898 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e032      	b.n	80018fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d008      	beq.n	80018b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018a4:	4b19      	ldr	r3, [pc, #100]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	4916      	ldr	r1, [pc, #88]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d009      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018c2:	4b12      	ldr	r3, [pc, #72]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	691b      	ldr	r3, [r3, #16]
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	490e      	ldr	r1, [pc, #56]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018d6:	f000 f821 	bl	800191c <HAL_RCC_GetSysClockFreq>
 80018da:	4602      	mov	r2, r0
 80018dc:	4b0b      	ldr	r3, [pc, #44]	; (800190c <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	091b      	lsrs	r3, r3, #4
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	490a      	ldr	r1, [pc, #40]	; (8001910 <HAL_RCC_ClockConfig+0x1c0>)
 80018e8:	5ccb      	ldrb	r3, [r1, r3]
 80018ea:	fa22 f303 	lsr.w	r3, r2, r3
 80018ee:	4a09      	ldr	r2, [pc, #36]	; (8001914 <HAL_RCC_ClockConfig+0x1c4>)
 80018f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <HAL_RCC_ClockConfig+0x1c8>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff f8de 	bl	8000ab8 <HAL_InitTick>

  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023c00 	.word	0x40023c00
 800190c:	40023800 	.word	0x40023800
 8001910:	080035a0 	.word	0x080035a0
 8001914:	20000000 	.word	0x20000000
 8001918:	20000004 	.word	0x20000004

0800191c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800191c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001920:	b090      	sub	sp, #64	; 0x40
 8001922:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	637b      	str	r3, [r7, #52]	; 0x34
 8001928:	2300      	movs	r3, #0
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800192c:	2300      	movs	r3, #0
 800192e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001930:	2300      	movs	r3, #0
 8001932:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001934:	4b59      	ldr	r3, [pc, #356]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f003 030c 	and.w	r3, r3, #12
 800193c:	2b08      	cmp	r3, #8
 800193e:	d00d      	beq.n	800195c <HAL_RCC_GetSysClockFreq+0x40>
 8001940:	2b08      	cmp	r3, #8
 8001942:	f200 80a1 	bhi.w	8001a88 <HAL_RCC_GetSysClockFreq+0x16c>
 8001946:	2b00      	cmp	r3, #0
 8001948:	d002      	beq.n	8001950 <HAL_RCC_GetSysClockFreq+0x34>
 800194a:	2b04      	cmp	r3, #4
 800194c:	d003      	beq.n	8001956 <HAL_RCC_GetSysClockFreq+0x3a>
 800194e:	e09b      	b.n	8001a88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001950:	4b53      	ldr	r3, [pc, #332]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001952:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001954:	e09b      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001956:	4b53      	ldr	r3, [pc, #332]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001958:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800195a:	e098      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800195c:	4b4f      	ldr	r3, [pc, #316]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x180>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001964:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001966:	4b4d      	ldr	r3, [pc, #308]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d028      	beq.n	80019c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001972:	4b4a      	ldr	r3, [pc, #296]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	099b      	lsrs	r3, r3, #6
 8001978:	2200      	movs	r2, #0
 800197a:	623b      	str	r3, [r7, #32]
 800197c:	627a      	str	r2, [r7, #36]	; 0x24
 800197e:	6a3b      	ldr	r3, [r7, #32]
 8001980:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001984:	2100      	movs	r1, #0
 8001986:	4b47      	ldr	r3, [pc, #284]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001988:	fb03 f201 	mul.w	r2, r3, r1
 800198c:	2300      	movs	r3, #0
 800198e:	fb00 f303 	mul.w	r3, r0, r3
 8001992:	4413      	add	r3, r2
 8001994:	4a43      	ldr	r2, [pc, #268]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001996:	fba0 1202 	umull	r1, r2, r0, r2
 800199a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800199c:	460a      	mov	r2, r1
 800199e:	62ba      	str	r2, [r7, #40]	; 0x28
 80019a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019a2:	4413      	add	r3, r2
 80019a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a8:	2200      	movs	r2, #0
 80019aa:	61bb      	str	r3, [r7, #24]
 80019ac:	61fa      	str	r2, [r7, #28]
 80019ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019b6:	f7fe fc19 	bl	80001ec <__aeabi_uldivmod>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4613      	mov	r3, r2
 80019c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019c2:	e053      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c4:	4b35      	ldr	r3, [pc, #212]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x180>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	099b      	lsrs	r3, r3, #6
 80019ca:	2200      	movs	r2, #0
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	617a      	str	r2, [r7, #20]
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80019d6:	f04f 0b00 	mov.w	fp, #0
 80019da:	4652      	mov	r2, sl
 80019dc:	465b      	mov	r3, fp
 80019de:	f04f 0000 	mov.w	r0, #0
 80019e2:	f04f 0100 	mov.w	r1, #0
 80019e6:	0159      	lsls	r1, r3, #5
 80019e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019ec:	0150      	lsls	r0, r2, #5
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	ebb2 080a 	subs.w	r8, r2, sl
 80019f6:	eb63 090b 	sbc.w	r9, r3, fp
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a0e:	ebb2 0408 	subs.w	r4, r2, r8
 8001a12:	eb63 0509 	sbc.w	r5, r3, r9
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	00eb      	lsls	r3, r5, #3
 8001a20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a24:	00e2      	lsls	r2, r4, #3
 8001a26:	4614      	mov	r4, r2
 8001a28:	461d      	mov	r5, r3
 8001a2a:	eb14 030a 	adds.w	r3, r4, sl
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	eb45 030b 	adc.w	r3, r5, fp
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a42:	4629      	mov	r1, r5
 8001a44:	028b      	lsls	r3, r1, #10
 8001a46:	4621      	mov	r1, r4
 8001a48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	028a      	lsls	r2, r1, #10
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a56:	2200      	movs	r2, #0
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	60fa      	str	r2, [r7, #12]
 8001a5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a60:	f7fe fbc4 	bl	80001ec <__aeabi_uldivmod>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4613      	mov	r3, r2
 8001a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	0c1b      	lsrs	r3, r3, #16
 8001a72:	f003 0303 	and.w	r3, r3, #3
 8001a76:	3301      	adds	r3, #1
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001a7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a84:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a86:	e002      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a8a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3740      	adds	r7, #64	; 0x40
 8001a94:	46bd      	mov	sp, r7
 8001a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	00f42400 	.word	0x00f42400
 8001aa4:	017d7840 	.word	0x017d7840

08001aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aac:	4b03      	ldr	r3, [pc, #12]	; (8001abc <HAL_RCC_GetHCLKFreq+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000000 	.word	0x20000000

08001ac0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ac4:	f7ff fff0 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	0a9b      	lsrs	r3, r3, #10
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	4903      	ldr	r1, [pc, #12]	; (8001ae4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ad6:	5ccb      	ldrb	r3, [r1, r3]
 8001ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	080035b0 	.word	0x080035b0

08001ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001aec:	f7ff ffdc 	bl	8001aa8 <HAL_RCC_GetHCLKFreq>
 8001af0:	4602      	mov	r2, r0
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	0b5b      	lsrs	r3, r3, #13
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	4903      	ldr	r1, [pc, #12]	; (8001b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001afe:	5ccb      	ldrb	r3, [r1, r3]
 8001b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	080035b0 	.word	0x080035b0

08001b10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e03f      	b.n	8001ba2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d106      	bne.n	8001b3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7fe fe84 	bl	8000844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2224      	movs	r2, #36	; 0x24
 8001b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f000 fe1d 	bl	8002794 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	691a      	ldr	r2, [r3, #16]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	695a      	ldr	r2, [r3, #20]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2220      	movs	r2, #32
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2220      	movs	r2, #32
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b08a      	sub	sp, #40	; 0x28
 8001bae:	af02      	add	r7, sp, #8
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	603b      	str	r3, [r7, #0]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b20      	cmp	r3, #32
 8001bc8:	d17c      	bne.n	8001cc4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <HAL_UART_Transmit+0x2c>
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e075      	b.n	8001cc6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d101      	bne.n	8001be8 <HAL_UART_Transmit+0x3e>
 8001be4:	2302      	movs	r3, #2
 8001be6:	e06e      	b.n	8001cc6 <HAL_UART_Transmit+0x11c>
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2221      	movs	r2, #33	; 0x21
 8001bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bfe:	f7fe ff9f 	bl	8000b40 <HAL_GetTick>
 8001c02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	88fa      	ldrh	r2, [r7, #6]
 8001c08:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	88fa      	ldrh	r2, [r7, #6]
 8001c0e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c18:	d108      	bne.n	8001c2c <HAL_UART_Transmit+0x82>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d104      	bne.n	8001c2c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	e003      	b.n	8001c34 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001c3c:	e02a      	b.n	8001c94 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	2200      	movs	r2, #0
 8001c46:	2180      	movs	r1, #128	; 0x80
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	f000 fb9b 	bl	8002384 <UART_WaitOnFlagUntilTimeout>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e036      	b.n	8001cc6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10b      	bne.n	8001c76 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	461a      	mov	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	3302      	adds	r3, #2
 8001c72:	61bb      	str	r3, [r7, #24]
 8001c74:	e007      	b.n	8001c86 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	781a      	ldrb	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	3301      	adds	r3, #1
 8001c84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1cf      	bne.n	8001c3e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2140      	movs	r1, #64	; 0x40
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f000 fb6b 	bl	8002384 <UART_WaitOnFlagUntilTimeout>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e006      	b.n	8001cc6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	e000      	b.n	8001cc6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001cc4:	2302      	movs	r3, #2
  }
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3720      	adds	r7, #32
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b08a      	sub	sp, #40	; 0x28
 8001cd2:	af02      	add	r7, sp, #8
 8001cd4:	60f8      	str	r0, [r7, #12]
 8001cd6:	60b9      	str	r1, [r7, #8]
 8001cd8:	603b      	str	r3, [r7, #0]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b20      	cmp	r3, #32
 8001cec:	f040 808c 	bne.w	8001e08 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d002      	beq.n	8001cfc <HAL_UART_Receive+0x2e>
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e084      	b.n	8001e0a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d101      	bne.n	8001d0e <HAL_UART_Receive+0x40>
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	e07d      	b.n	8001e0a <HAL_UART_Receive+0x13c>
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2201      	movs	r2, #1
 8001d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2222      	movs	r2, #34	; 0x22
 8001d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d2a:	f7fe ff09 	bl	8000b40 <HAL_GetTick>
 8001d2e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	88fa      	ldrh	r2, [r7, #6]
 8001d34:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	88fa      	ldrh	r2, [r7, #6]
 8001d3a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d44:	d108      	bne.n	8001d58 <HAL_UART_Receive+0x8a>
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d104      	bne.n	8001d58 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	61bb      	str	r3, [r7, #24]
 8001d56:	e003      	b.n	8001d60 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001d68:	e043      	b.n	8001df2 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	2200      	movs	r2, #0
 8001d72:	2120      	movs	r1, #32
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f000 fb05 	bl	8002384 <UART_WaitOnFlagUntilTimeout>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e042      	b.n	8001e0a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10c      	bne.n	8001da4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	3302      	adds	r3, #2
 8001da0:	61bb      	str	r3, [r7, #24]
 8001da2:	e01f      	b.n	8001de4 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dac:	d007      	beq.n	8001dbe <HAL_UART_Receive+0xf0>
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10a      	bne.n	8001dcc <HAL_UART_Receive+0xfe>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d106      	bne.n	8001dcc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	701a      	strb	r2, [r3, #0]
 8001dca:	e008      	b.n	8001dde <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3301      	adds	r3, #1
 8001de2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1b6      	bne.n	8001d6a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2220      	movs	r2, #32
 8001e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	e000      	b.n	8001e0a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8001e08:	2302      	movs	r3, #2
  }
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
	...

08001e14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b0ba      	sub	sp, #232	; 0xe8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001e40:	2300      	movs	r3, #0
 8001e42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001e52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10f      	bne.n	8001e7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d009      	beq.n	8001e7a <HAL_UART_IRQHandler+0x66>
 8001e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001e6a:	f003 0320 	and.w	r3, r3, #32
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 fbd3 	bl	800261e <UART_Receive_IT>
      return;
 8001e78:	e256      	b.n	8002328 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001e7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 80de 	beq.w	8002040 <HAL_UART_IRQHandler+0x22c>
 8001e84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d106      	bne.n	8001e9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001e94:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	f000 80d1 	beq.w	8002040 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d00b      	beq.n	8001ec2 <HAL_UART_IRQHandler+0xae>
 8001eaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d005      	beq.n	8001ec2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	f043 0201 	orr.w	r2, r3, #1
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00b      	beq.n	8001ee6 <HAL_UART_IRQHandler+0xd2>
 8001ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d005      	beq.n	8001ee6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f043 0202 	orr.w	r2, r3, #2
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00b      	beq.n	8001f0a <HAL_UART_IRQHandler+0xf6>
 8001ef2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d005      	beq.n	8001f0a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	f043 0204 	orr.w	r2, r3, #4
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f0e:	f003 0308 	and.w	r3, r3, #8
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d011      	beq.n	8001f3a <HAL_UART_IRQHandler+0x126>
 8001f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f1a:	f003 0320 	and.w	r3, r3, #32
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d105      	bne.n	8001f2e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d005      	beq.n	8001f3a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f043 0208 	orr.w	r2, r3, #8
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f000 81ed 	beq.w	800231e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d008      	beq.n	8001f62 <HAL_UART_IRQHandler+0x14e>
 8001f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f54:	f003 0320 	and.w	r3, r3, #32
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 fb5e 	bl	800261e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	695b      	ldr	r3, [r3, #20]
 8001f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f6c:	2b40      	cmp	r3, #64	; 0x40
 8001f6e:	bf0c      	ite	eq
 8001f70:	2301      	moveq	r3, #1
 8001f72:	2300      	movne	r3, #0
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f003 0308 	and.w	r3, r3, #8
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d103      	bne.n	8001f8e <HAL_UART_IRQHandler+0x17a>
 8001f86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d04f      	beq.n	800202e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 fa66 	bl	8002460 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f9e:	2b40      	cmp	r3, #64	; 0x40
 8001fa0:	d141      	bne.n	8002026 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	3314      	adds	r3, #20
 8001fa8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001fb0:	e853 3f00 	ldrex	r3, [r3]
 8001fb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001fb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001fbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001fc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	3314      	adds	r3, #20
 8001fca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001fce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001fd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001fda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001fde:	e841 2300 	strex	r3, r2, [r1]
 8001fe2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001fe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1d9      	bne.n	8001fa2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d013      	beq.n	800201e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffa:	4a7d      	ldr	r2, [pc, #500]	; (80021f0 <HAL_UART_IRQHandler+0x3dc>)
 8001ffc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe ff29 	bl	8000e5a <HAL_DMA_Abort_IT>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d016      	beq.n	800203c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002018:	4610      	mov	r0, r2
 800201a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800201c:	e00e      	b.n	800203c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f99a 	bl	8002358 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002024:	e00a      	b.n	800203c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f996 	bl	8002358 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800202c:	e006      	b.n	800203c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f992 	bl	8002358 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800203a:	e170      	b.n	800231e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800203c:	bf00      	nop
    return;
 800203e:	e16e      	b.n	800231e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002044:	2b01      	cmp	r3, #1
 8002046:	f040 814a 	bne.w	80022de <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800204a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 8143 	beq.w	80022de <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800205c:	f003 0310 	and.w	r3, r3, #16
 8002060:	2b00      	cmp	r3, #0
 8002062:	f000 813c 	beq.w	80022de <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002066:	2300      	movs	r3, #0
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002086:	2b40      	cmp	r3, #64	; 0x40
 8002088:	f040 80b4 	bne.w	80021f4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002098:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 8140 	beq.w	8002322 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80020a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80020aa:	429a      	cmp	r2, r3
 80020ac:	f080 8139 	bcs.w	8002322 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80020b6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020c2:	f000 8088 	beq.w	80021d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	330c      	adds	r3, #12
 80020cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80020d4:	e853 3f00 	ldrex	r3, [r3]
 80020d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80020dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80020e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	330c      	adds	r3, #12
 80020ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80020f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80020f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80020fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002102:	e841 2300 	strex	r3, r2, [r1]
 8002106:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800210a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1d9      	bne.n	80020c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3314      	adds	r3, #20
 8002118:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800211a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800211c:	e853 3f00 	ldrex	r3, [r3]
 8002120:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002122:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002124:	f023 0301 	bic.w	r3, r3, #1
 8002128:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	3314      	adds	r3, #20
 8002132:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002136:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800213a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800213c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800213e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002142:	e841 2300 	strex	r3, r2, [r1]
 8002146:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002148:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1e1      	bne.n	8002112 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	3314      	adds	r3, #20
 8002154:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002156:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002158:	e853 3f00 	ldrex	r3, [r3]
 800215c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800215e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002160:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002164:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	3314      	adds	r3, #20
 800216e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002172:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002174:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002176:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002178:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800217a:	e841 2300 	strex	r3, r2, [r1]
 800217e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002180:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1e3      	bne.n	800214e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2220      	movs	r2, #32
 800218a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	330c      	adds	r3, #12
 800219a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800219c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800219e:	e853 3f00 	ldrex	r3, [r3]
 80021a2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80021a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021a6:	f023 0310 	bic.w	r3, r3, #16
 80021aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	330c      	adds	r3, #12
 80021b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80021b8:	65ba      	str	r2, [r7, #88]	; 0x58
 80021ba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80021be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021c0:	e841 2300 	strex	r3, r2, [r1]
 80021c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80021c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1e3      	bne.n	8002194 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7fe fdd2 	bl	8000d7a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021de:	b29b      	uxth	r3, r3
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	4619      	mov	r1, r3
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f8c0 	bl	800236c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80021ec:	e099      	b.n	8002322 <HAL_UART_IRQHandler+0x50e>
 80021ee:	bf00      	nop
 80021f0:	08002527 	.word	0x08002527
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002208:	b29b      	uxth	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 808b 	beq.w	8002326 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002210:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 8086 	beq.w	8002326 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	330c      	adds	r3, #12
 8002220:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002224:	e853 3f00 	ldrex	r3, [r3]
 8002228:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800222a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800222c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002230:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	330c      	adds	r3, #12
 800223a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800223e:	647a      	str	r2, [r7, #68]	; 0x44
 8002240:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002242:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002244:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002246:	e841 2300 	strex	r3, r2, [r1]
 800224a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800224c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1e3      	bne.n	800221a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	3314      	adds	r3, #20
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800225a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225c:	e853 3f00 	ldrex	r3, [r3]
 8002260:	623b      	str	r3, [r7, #32]
   return(result);
 8002262:	6a3b      	ldr	r3, [r7, #32]
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	3314      	adds	r3, #20
 8002272:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002276:	633a      	str	r2, [r7, #48]	; 0x30
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800227a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800227c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800227e:	e841 2300 	strex	r3, r2, [r1]
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1e3      	bne.n	8002252 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2220      	movs	r2, #32
 800228e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	330c      	adds	r3, #12
 800229e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	e853 3f00 	ldrex	r3, [r3]
 80022a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f023 0310 	bic.w	r3, r3, #16
 80022ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	330c      	adds	r3, #12
 80022b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80022bc:	61fa      	str	r2, [r7, #28]
 80022be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022c0:	69b9      	ldr	r1, [r7, #24]
 80022c2:	69fa      	ldr	r2, [r7, #28]
 80022c4:	e841 2300 	strex	r3, r2, [r1]
 80022c8:	617b      	str	r3, [r7, #20]
   return(result);
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1e3      	bne.n	8002298 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80022d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80022d4:	4619      	mov	r1, r3
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f848 	bl	800236c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80022dc:	e023      	b.n	8002326 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80022de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d009      	beq.n	80022fe <HAL_UART_IRQHandler+0x4ea>
 80022ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f929 	bl	800254e <UART_Transmit_IT>
    return;
 80022fc:	e014      	b.n	8002328 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80022fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00e      	beq.n	8002328 <HAL_UART_IRQHandler+0x514>
 800230a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800230e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002312:	2b00      	cmp	r3, #0
 8002314:	d008      	beq.n	8002328 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f969 	bl	80025ee <UART_EndTransmit_IT>
    return;
 800231c:	e004      	b.n	8002328 <HAL_UART_IRQHandler+0x514>
    return;
 800231e:	bf00      	nop
 8002320:	e002      	b.n	8002328 <HAL_UART_IRQHandler+0x514>
      return;
 8002322:	bf00      	nop
 8002324:	e000      	b.n	8002328 <HAL_UART_IRQHandler+0x514>
      return;
 8002326:	bf00      	nop
  }
}
 8002328:	37e8      	adds	r7, #232	; 0xe8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop

08002330 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b090      	sub	sp, #64	; 0x40
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	603b      	str	r3, [r7, #0]
 8002390:	4613      	mov	r3, r2
 8002392:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002394:	e050      	b.n	8002438 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002396:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239c:	d04c      	beq.n	8002438 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800239e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d007      	beq.n	80023b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80023a4:	f7fe fbcc 	bl	8000b40 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d241      	bcs.n	8002438 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	330c      	adds	r3, #12
 80023ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023be:	e853 3f00 	ldrex	r3, [r3]
 80023c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80023c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80023ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	330c      	adds	r3, #12
 80023d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023d4:	637a      	str	r2, [r7, #52]	; 0x34
 80023d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80023da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023dc:	e841 2300 	strex	r3, r2, [r1]
 80023e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80023e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1e5      	bne.n	80023b4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3314      	adds	r3, #20
 80023ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	e853 3f00 	ldrex	r3, [r3]
 80023f6:	613b      	str	r3, [r7, #16]
   return(result);
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	f023 0301 	bic.w	r3, r3, #1
 80023fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	3314      	adds	r3, #20
 8002406:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002408:	623a      	str	r2, [r7, #32]
 800240a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800240c:	69f9      	ldr	r1, [r7, #28]
 800240e:	6a3a      	ldr	r2, [r7, #32]
 8002410:	e841 2300 	strex	r3, r2, [r1]
 8002414:	61bb      	str	r3, [r7, #24]
   return(result);
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e5      	bne.n	80023e8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2220      	movs	r2, #32
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2220      	movs	r2, #32
 8002428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e00f      	b.n	8002458 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	4013      	ands	r3, r2
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	429a      	cmp	r2, r3
 8002446:	bf0c      	ite	eq
 8002448:	2301      	moveq	r3, #1
 800244a:	2300      	movne	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	461a      	mov	r2, r3
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	429a      	cmp	r2, r3
 8002454:	d09f      	beq.n	8002396 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3740      	adds	r7, #64	; 0x40
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002460:	b480      	push	{r7}
 8002462:	b095      	sub	sp, #84	; 0x54
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	330c      	adds	r3, #12
 800246e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002472:	e853 3f00 	ldrex	r3, [r3]
 8002476:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800247e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	330c      	adds	r3, #12
 8002486:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002488:	643a      	str	r2, [r7, #64]	; 0x40
 800248a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800248c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800248e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002490:	e841 2300 	strex	r3, r2, [r1]
 8002494:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1e5      	bne.n	8002468 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	3314      	adds	r3, #20
 80024a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	e853 3f00 	ldrex	r3, [r3]
 80024aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f023 0301 	bic.w	r3, r3, #1
 80024b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	3314      	adds	r3, #20
 80024ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024c4:	e841 2300 	strex	r3, r2, [r1]
 80024c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1e5      	bne.n	800249c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d119      	bne.n	800250c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	330c      	adds	r3, #12
 80024de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	e853 3f00 	ldrex	r3, [r3]
 80024e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	f023 0310 	bic.w	r3, r3, #16
 80024ee:	647b      	str	r3, [r7, #68]	; 0x44
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	330c      	adds	r3, #12
 80024f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80024f8:	61ba      	str	r2, [r7, #24]
 80024fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fc:	6979      	ldr	r1, [r7, #20]
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	e841 2300 	strex	r3, r2, [r1]
 8002504:	613b      	str	r3, [r7, #16]
   return(result);
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1e5      	bne.n	80024d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	631a      	str	r2, [r3, #48]	; 0x30
}
 800251a:	bf00      	nop
 800251c:	3754      	adds	r7, #84	; 0x54
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002532:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f7ff ff09 	bl	8002358 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002546:	bf00      	nop
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800254e:	b480      	push	{r7}
 8002550:	b085      	sub	sp, #20
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b21      	cmp	r3, #33	; 0x21
 8002560:	d13e      	bne.n	80025e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800256a:	d114      	bne.n	8002596 <UART_Transmit_IT+0x48>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d110      	bne.n	8002596 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002588:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	1c9a      	adds	r2, r3, #2
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	621a      	str	r2, [r3, #32]
 8002594:	e008      	b.n	80025a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	1c59      	adds	r1, r3, #1
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	6211      	str	r1, [r2, #32]
 80025a0:	781a      	ldrb	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	3b01      	subs	r3, #1
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4619      	mov	r1, r3
 80025b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10f      	bne.n	80025dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68da      	ldr	r2, [r3, #12]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80025dc:	2300      	movs	r3, #0
 80025de:	e000      	b.n	80025e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80025e0:	2302      	movs	r3, #2
  }
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3714      	adds	r7, #20
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b082      	sub	sp, #8
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002604:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff fe8e 	bl	8002330 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b08c      	sub	sp, #48	; 0x30
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b22      	cmp	r3, #34	; 0x22
 8002630:	f040 80ab 	bne.w	800278a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800263c:	d117      	bne.n	800266e <UART_Receive_IT+0x50>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d113      	bne.n	800266e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002646:	2300      	movs	r3, #0
 8002648:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	b29b      	uxth	r3, r3
 8002658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800265c:	b29a      	uxth	r2, r3
 800265e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002660:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002666:	1c9a      	adds	r2, r3, #2
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	629a      	str	r2, [r3, #40]	; 0x28
 800266c:	e026      	b.n	80026bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002672:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002674:	2300      	movs	r3, #0
 8002676:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002680:	d007      	beq.n	8002692 <UART_Receive_IT+0x74>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10a      	bne.n	80026a0 <UART_Receive_IT+0x82>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d106      	bne.n	80026a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800269c:	701a      	strb	r2, [r3, #0]
 800269e:	e008      	b.n	80026b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	4619      	mov	r1, r3
 80026ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d15a      	bne.n	8002786 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0220 	bic.w	r2, r2, #32
 80026de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	695a      	ldr	r2, [r3, #20]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0201 	bic.w	r2, r2, #1
 80026fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270c:	2b01      	cmp	r3, #1
 800270e:	d135      	bne.n	800277c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	330c      	adds	r3, #12
 800271c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	e853 3f00 	ldrex	r3, [r3]
 8002724:	613b      	str	r3, [r7, #16]
   return(result);
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	f023 0310 	bic.w	r3, r3, #16
 800272c:	627b      	str	r3, [r7, #36]	; 0x24
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	330c      	adds	r3, #12
 8002734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002736:	623a      	str	r2, [r7, #32]
 8002738:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800273a:	69f9      	ldr	r1, [r7, #28]
 800273c:	6a3a      	ldr	r2, [r7, #32]
 800273e:	e841 2300 	strex	r3, r2, [r1]
 8002742:	61bb      	str	r3, [r7, #24]
   return(result);
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1e5      	bne.n	8002716 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0310 	and.w	r3, r3, #16
 8002754:	2b10      	cmp	r3, #16
 8002756:	d10a      	bne.n	800276e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff fdf9 	bl	800236c <HAL_UARTEx_RxEventCallback>
 800277a:	e002      	b.n	8002782 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f7ff fde1 	bl	8002344 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e002      	b.n	800278c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002786:	2300      	movs	r3, #0
 8002788:	e000      	b.n	800278c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800278a:	2302      	movs	r3, #2
  }
}
 800278c:	4618      	mov	r0, r3
 800278e:	3730      	adds	r7, #48	; 0x30
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002798:	b0c0      	sub	sp, #256	; 0x100
 800279a:	af00      	add	r7, sp, #0
 800279c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b0:	68d9      	ldr	r1, [r3, #12]
 80027b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	ea40 0301 	orr.w	r3, r0, r1
 80027bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	431a      	orrs	r2, r3
 80027cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	431a      	orrs	r2, r3
 80027d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80027e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80027ec:	f021 010c 	bic.w	r1, r1, #12
 80027f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80027fa:	430b      	orrs	r3, r1
 80027fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800280a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800280e:	6999      	ldr	r1, [r3, #24]
 8002810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	ea40 0301 	orr.w	r3, r0, r1
 800281a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800281c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	4b8f      	ldr	r3, [pc, #572]	; (8002a60 <UART_SetConfig+0x2cc>)
 8002824:	429a      	cmp	r2, r3
 8002826:	d005      	beq.n	8002834 <UART_SetConfig+0xa0>
 8002828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	4b8d      	ldr	r3, [pc, #564]	; (8002a64 <UART_SetConfig+0x2d0>)
 8002830:	429a      	cmp	r2, r3
 8002832:	d104      	bne.n	800283e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002834:	f7ff f958 	bl	8001ae8 <HAL_RCC_GetPCLK2Freq>
 8002838:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800283c:	e003      	b.n	8002846 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800283e:	f7ff f93f 	bl	8001ac0 <HAL_RCC_GetPCLK1Freq>
 8002842:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002850:	f040 810c 	bne.w	8002a6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002858:	2200      	movs	r2, #0
 800285a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800285e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002862:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002866:	4622      	mov	r2, r4
 8002868:	462b      	mov	r3, r5
 800286a:	1891      	adds	r1, r2, r2
 800286c:	65b9      	str	r1, [r7, #88]	; 0x58
 800286e:	415b      	adcs	r3, r3
 8002870:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002872:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002876:	4621      	mov	r1, r4
 8002878:	eb12 0801 	adds.w	r8, r2, r1
 800287c:	4629      	mov	r1, r5
 800287e:	eb43 0901 	adc.w	r9, r3, r1
 8002882:	f04f 0200 	mov.w	r2, #0
 8002886:	f04f 0300 	mov.w	r3, #0
 800288a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800288e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002892:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002896:	4690      	mov	r8, r2
 8002898:	4699      	mov	r9, r3
 800289a:	4623      	mov	r3, r4
 800289c:	eb18 0303 	adds.w	r3, r8, r3
 80028a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028a4:	462b      	mov	r3, r5
 80028a6:	eb49 0303 	adc.w	r3, r9, r3
 80028aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80028ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80028be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80028c2:	460b      	mov	r3, r1
 80028c4:	18db      	adds	r3, r3, r3
 80028c6:	653b      	str	r3, [r7, #80]	; 0x50
 80028c8:	4613      	mov	r3, r2
 80028ca:	eb42 0303 	adc.w	r3, r2, r3
 80028ce:	657b      	str	r3, [r7, #84]	; 0x54
 80028d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80028d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80028d8:	f7fd fc88 	bl	80001ec <__aeabi_uldivmod>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4b61      	ldr	r3, [pc, #388]	; (8002a68 <UART_SetConfig+0x2d4>)
 80028e2:	fba3 2302 	umull	r2, r3, r3, r2
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	011c      	lsls	r4, r3, #4
 80028ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028ee:	2200      	movs	r2, #0
 80028f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80028f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80028fc:	4642      	mov	r2, r8
 80028fe:	464b      	mov	r3, r9
 8002900:	1891      	adds	r1, r2, r2
 8002902:	64b9      	str	r1, [r7, #72]	; 0x48
 8002904:	415b      	adcs	r3, r3
 8002906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002908:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800290c:	4641      	mov	r1, r8
 800290e:	eb12 0a01 	adds.w	sl, r2, r1
 8002912:	4649      	mov	r1, r9
 8002914:	eb43 0b01 	adc.w	fp, r3, r1
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002924:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002928:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800292c:	4692      	mov	sl, r2
 800292e:	469b      	mov	fp, r3
 8002930:	4643      	mov	r3, r8
 8002932:	eb1a 0303 	adds.w	r3, sl, r3
 8002936:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800293a:	464b      	mov	r3, r9
 800293c:	eb4b 0303 	adc.w	r3, fp, r3
 8002940:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002950:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002954:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002958:	460b      	mov	r3, r1
 800295a:	18db      	adds	r3, r3, r3
 800295c:	643b      	str	r3, [r7, #64]	; 0x40
 800295e:	4613      	mov	r3, r2
 8002960:	eb42 0303 	adc.w	r3, r2, r3
 8002964:	647b      	str	r3, [r7, #68]	; 0x44
 8002966:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800296a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800296e:	f7fd fc3d 	bl	80001ec <__aeabi_uldivmod>
 8002972:	4602      	mov	r2, r0
 8002974:	460b      	mov	r3, r1
 8002976:	4611      	mov	r1, r2
 8002978:	4b3b      	ldr	r3, [pc, #236]	; (8002a68 <UART_SetConfig+0x2d4>)
 800297a:	fba3 2301 	umull	r2, r3, r3, r1
 800297e:	095b      	lsrs	r3, r3, #5
 8002980:	2264      	movs	r2, #100	; 0x64
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	1acb      	subs	r3, r1, r3
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800298e:	4b36      	ldr	r3, [pc, #216]	; (8002a68 <UART_SetConfig+0x2d4>)
 8002990:	fba3 2302 	umull	r2, r3, r3, r2
 8002994:	095b      	lsrs	r3, r3, #5
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800299c:	441c      	add	r4, r3
 800299e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029a2:	2200      	movs	r2, #0
 80029a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80029ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80029b0:	4642      	mov	r2, r8
 80029b2:	464b      	mov	r3, r9
 80029b4:	1891      	adds	r1, r2, r2
 80029b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80029b8:	415b      	adcs	r3, r3
 80029ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80029c0:	4641      	mov	r1, r8
 80029c2:	1851      	adds	r1, r2, r1
 80029c4:	6339      	str	r1, [r7, #48]	; 0x30
 80029c6:	4649      	mov	r1, r9
 80029c8:	414b      	adcs	r3, r1
 80029ca:	637b      	str	r3, [r7, #52]	; 0x34
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80029d8:	4659      	mov	r1, fp
 80029da:	00cb      	lsls	r3, r1, #3
 80029dc:	4651      	mov	r1, sl
 80029de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029e2:	4651      	mov	r1, sl
 80029e4:	00ca      	lsls	r2, r1, #3
 80029e6:	4610      	mov	r0, r2
 80029e8:	4619      	mov	r1, r3
 80029ea:	4603      	mov	r3, r0
 80029ec:	4642      	mov	r2, r8
 80029ee:	189b      	adds	r3, r3, r2
 80029f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80029f4:	464b      	mov	r3, r9
 80029f6:	460a      	mov	r2, r1
 80029f8:	eb42 0303 	adc.w	r3, r2, r3
 80029fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a14:	460b      	mov	r3, r1
 8002a16:	18db      	adds	r3, r3, r3
 8002a18:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	eb42 0303 	adc.w	r3, r2, r3
 8002a20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a2a:	f7fd fbdf 	bl	80001ec <__aeabi_uldivmod>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <UART_SetConfig+0x2d4>)
 8002a34:	fba3 1302 	umull	r1, r3, r3, r2
 8002a38:	095b      	lsrs	r3, r3, #5
 8002a3a:	2164      	movs	r1, #100	; 0x64
 8002a3c:	fb01 f303 	mul.w	r3, r1, r3
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	3332      	adds	r3, #50	; 0x32
 8002a46:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <UART_SetConfig+0x2d4>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	095b      	lsrs	r3, r3, #5
 8002a4e:	f003 0207 	and.w	r2, r3, #7
 8002a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4422      	add	r2, r4
 8002a5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a5c:	e105      	b.n	8002c6a <UART_SetConfig+0x4d6>
 8002a5e:	bf00      	nop
 8002a60:	40011000 	.word	0x40011000
 8002a64:	40011400 	.word	0x40011400
 8002a68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a70:	2200      	movs	r2, #0
 8002a72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002a76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002a7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002a7e:	4642      	mov	r2, r8
 8002a80:	464b      	mov	r3, r9
 8002a82:	1891      	adds	r1, r2, r2
 8002a84:	6239      	str	r1, [r7, #32]
 8002a86:	415b      	adcs	r3, r3
 8002a88:	627b      	str	r3, [r7, #36]	; 0x24
 8002a8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a8e:	4641      	mov	r1, r8
 8002a90:	1854      	adds	r4, r2, r1
 8002a92:	4649      	mov	r1, r9
 8002a94:	eb43 0501 	adc.w	r5, r3, r1
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	00eb      	lsls	r3, r5, #3
 8002aa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aa6:	00e2      	lsls	r2, r4, #3
 8002aa8:	4614      	mov	r4, r2
 8002aaa:	461d      	mov	r5, r3
 8002aac:	4643      	mov	r3, r8
 8002aae:	18e3      	adds	r3, r4, r3
 8002ab0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ab4:	464b      	mov	r3, r9
 8002ab6:	eb45 0303 	adc.w	r3, r5, r3
 8002aba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002aca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ace:	f04f 0200 	mov.w	r2, #0
 8002ad2:	f04f 0300 	mov.w	r3, #0
 8002ad6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002ada:	4629      	mov	r1, r5
 8002adc:	008b      	lsls	r3, r1, #2
 8002ade:	4621      	mov	r1, r4
 8002ae0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	008a      	lsls	r2, r1, #2
 8002ae8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002aec:	f7fd fb7e 	bl	80001ec <__aeabi_uldivmod>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4b60      	ldr	r3, [pc, #384]	; (8002c78 <UART_SetConfig+0x4e4>)
 8002af6:	fba3 2302 	umull	r2, r3, r3, r2
 8002afa:	095b      	lsrs	r3, r3, #5
 8002afc:	011c      	lsls	r4, r3, #4
 8002afe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b02:	2200      	movs	r2, #0
 8002b04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b10:	4642      	mov	r2, r8
 8002b12:	464b      	mov	r3, r9
 8002b14:	1891      	adds	r1, r2, r2
 8002b16:	61b9      	str	r1, [r7, #24]
 8002b18:	415b      	adcs	r3, r3
 8002b1a:	61fb      	str	r3, [r7, #28]
 8002b1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b20:	4641      	mov	r1, r8
 8002b22:	1851      	adds	r1, r2, r1
 8002b24:	6139      	str	r1, [r7, #16]
 8002b26:	4649      	mov	r1, r9
 8002b28:	414b      	adcs	r3, r1
 8002b2a:	617b      	str	r3, [r7, #20]
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b38:	4659      	mov	r1, fp
 8002b3a:	00cb      	lsls	r3, r1, #3
 8002b3c:	4651      	mov	r1, sl
 8002b3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b42:	4651      	mov	r1, sl
 8002b44:	00ca      	lsls	r2, r1, #3
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4642      	mov	r2, r8
 8002b4e:	189b      	adds	r3, r3, r2
 8002b50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b54:	464b      	mov	r3, r9
 8002b56:	460a      	mov	r2, r1
 8002b58:	eb42 0303 	adc.w	r3, r2, r3
 8002b5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002b78:	4649      	mov	r1, r9
 8002b7a:	008b      	lsls	r3, r1, #2
 8002b7c:	4641      	mov	r1, r8
 8002b7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b82:	4641      	mov	r1, r8
 8002b84:	008a      	lsls	r2, r1, #2
 8002b86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b8a:	f7fd fb2f 	bl	80001ec <__aeabi_uldivmod>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	460b      	mov	r3, r1
 8002b92:	4b39      	ldr	r3, [pc, #228]	; (8002c78 <UART_SetConfig+0x4e4>)
 8002b94:	fba3 1302 	umull	r1, r3, r3, r2
 8002b98:	095b      	lsrs	r3, r3, #5
 8002b9a:	2164      	movs	r1, #100	; 0x64
 8002b9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	3332      	adds	r3, #50	; 0x32
 8002ba6:	4a34      	ldr	r2, [pc, #208]	; (8002c78 <UART_SetConfig+0x4e4>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	095b      	lsrs	r3, r3, #5
 8002bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bb2:	441c      	add	r4, r3
 8002bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bb8:	2200      	movs	r2, #0
 8002bba:	673b      	str	r3, [r7, #112]	; 0x70
 8002bbc:	677a      	str	r2, [r7, #116]	; 0x74
 8002bbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002bc2:	4642      	mov	r2, r8
 8002bc4:	464b      	mov	r3, r9
 8002bc6:	1891      	adds	r1, r2, r2
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	415b      	adcs	r3, r3
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bd2:	4641      	mov	r1, r8
 8002bd4:	1851      	adds	r1, r2, r1
 8002bd6:	6039      	str	r1, [r7, #0]
 8002bd8:	4649      	mov	r1, r9
 8002bda:	414b      	adcs	r3, r1
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002bea:	4659      	mov	r1, fp
 8002bec:	00cb      	lsls	r3, r1, #3
 8002bee:	4651      	mov	r1, sl
 8002bf0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bf4:	4651      	mov	r1, sl
 8002bf6:	00ca      	lsls	r2, r1, #3
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	4642      	mov	r2, r8
 8002c00:	189b      	adds	r3, r3, r2
 8002c02:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c04:	464b      	mov	r3, r9
 8002c06:	460a      	mov	r2, r1
 8002c08:	eb42 0303 	adc.w	r3, r2, r3
 8002c0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	663b      	str	r3, [r7, #96]	; 0x60
 8002c18:	667a      	str	r2, [r7, #100]	; 0x64
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	f04f 0300 	mov.w	r3, #0
 8002c22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c26:	4649      	mov	r1, r9
 8002c28:	008b      	lsls	r3, r1, #2
 8002c2a:	4641      	mov	r1, r8
 8002c2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c30:	4641      	mov	r1, r8
 8002c32:	008a      	lsls	r2, r1, #2
 8002c34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002c38:	f7fd fad8 	bl	80001ec <__aeabi_uldivmod>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4b0d      	ldr	r3, [pc, #52]	; (8002c78 <UART_SetConfig+0x4e4>)
 8002c42:	fba3 1302 	umull	r1, r3, r3, r2
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	2164      	movs	r1, #100	; 0x64
 8002c4a:	fb01 f303 	mul.w	r3, r1, r3
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	3332      	adds	r3, #50	; 0x32
 8002c54:	4a08      	ldr	r2, [pc, #32]	; (8002c78 <UART_SetConfig+0x4e4>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	095b      	lsrs	r3, r3, #5
 8002c5c:	f003 020f 	and.w	r2, r3, #15
 8002c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4422      	add	r2, r4
 8002c68:	609a      	str	r2, [r3, #8]
}
 8002c6a:	bf00      	nop
 8002c6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c70:	46bd      	mov	sp, r7
 8002c72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c76:	bf00      	nop
 8002c78:	51eb851f 	.word	0x51eb851f

08002c7c <__errno>:
 8002c7c:	4b01      	ldr	r3, [pc, #4]	; (8002c84 <__errno+0x8>)
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	2000000c 	.word	0x2000000c

08002c88 <__libc_init_array>:
 8002c88:	b570      	push	{r4, r5, r6, lr}
 8002c8a:	4d0d      	ldr	r5, [pc, #52]	; (8002cc0 <__libc_init_array+0x38>)
 8002c8c:	4c0d      	ldr	r4, [pc, #52]	; (8002cc4 <__libc_init_array+0x3c>)
 8002c8e:	1b64      	subs	r4, r4, r5
 8002c90:	10a4      	asrs	r4, r4, #2
 8002c92:	2600      	movs	r6, #0
 8002c94:	42a6      	cmp	r6, r4
 8002c96:	d109      	bne.n	8002cac <__libc_init_array+0x24>
 8002c98:	4d0b      	ldr	r5, [pc, #44]	; (8002cc8 <__libc_init_array+0x40>)
 8002c9a:	4c0c      	ldr	r4, [pc, #48]	; (8002ccc <__libc_init_array+0x44>)
 8002c9c:	f000 fc66 	bl	800356c <_init>
 8002ca0:	1b64      	subs	r4, r4, r5
 8002ca2:	10a4      	asrs	r4, r4, #2
 8002ca4:	2600      	movs	r6, #0
 8002ca6:	42a6      	cmp	r6, r4
 8002ca8:	d105      	bne.n	8002cb6 <__libc_init_array+0x2e>
 8002caa:	bd70      	pop	{r4, r5, r6, pc}
 8002cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb0:	4798      	blx	r3
 8002cb2:	3601      	adds	r6, #1
 8002cb4:	e7ee      	b.n	8002c94 <__libc_init_array+0xc>
 8002cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cba:	4798      	blx	r3
 8002cbc:	3601      	adds	r6, #1
 8002cbe:	e7f2      	b.n	8002ca6 <__libc_init_array+0x1e>
 8002cc0:	08003624 	.word	0x08003624
 8002cc4:	08003624 	.word	0x08003624
 8002cc8:	08003624 	.word	0x08003624
 8002ccc:	08003628 	.word	0x08003628

08002cd0 <memset>:
 8002cd0:	4402      	add	r2, r0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d100      	bne.n	8002cda <memset+0xa>
 8002cd8:	4770      	bx	lr
 8002cda:	f803 1b01 	strb.w	r1, [r3], #1
 8002cde:	e7f9      	b.n	8002cd4 <memset+0x4>

08002ce0 <setvbuf>:
 8002ce0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002ce4:	461d      	mov	r5, r3
 8002ce6:	4b5d      	ldr	r3, [pc, #372]	; (8002e5c <setvbuf+0x17c>)
 8002ce8:	681f      	ldr	r7, [r3, #0]
 8002cea:	4604      	mov	r4, r0
 8002cec:	460e      	mov	r6, r1
 8002cee:	4690      	mov	r8, r2
 8002cf0:	b127      	cbz	r7, 8002cfc <setvbuf+0x1c>
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	b913      	cbnz	r3, 8002cfc <setvbuf+0x1c>
 8002cf6:	4638      	mov	r0, r7
 8002cf8:	f000 f9d2 	bl	80030a0 <__sinit>
 8002cfc:	4b58      	ldr	r3, [pc, #352]	; (8002e60 <setvbuf+0x180>)
 8002cfe:	429c      	cmp	r4, r3
 8002d00:	d167      	bne.n	8002dd2 <setvbuf+0xf2>
 8002d02:	687c      	ldr	r4, [r7, #4]
 8002d04:	f1b8 0f02 	cmp.w	r8, #2
 8002d08:	d006      	beq.n	8002d18 <setvbuf+0x38>
 8002d0a:	f1b8 0f01 	cmp.w	r8, #1
 8002d0e:	f200 809f 	bhi.w	8002e50 <setvbuf+0x170>
 8002d12:	2d00      	cmp	r5, #0
 8002d14:	f2c0 809c 	blt.w	8002e50 <setvbuf+0x170>
 8002d18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d1a:	07db      	lsls	r3, r3, #31
 8002d1c:	d405      	bmi.n	8002d2a <setvbuf+0x4a>
 8002d1e:	89a3      	ldrh	r3, [r4, #12]
 8002d20:	0598      	lsls	r0, r3, #22
 8002d22:	d402      	bmi.n	8002d2a <setvbuf+0x4a>
 8002d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d26:	f000 fa59 	bl	80031dc <__retarget_lock_acquire_recursive>
 8002d2a:	4621      	mov	r1, r4
 8002d2c:	4638      	mov	r0, r7
 8002d2e:	f000 f923 	bl	8002f78 <_fflush_r>
 8002d32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d34:	b141      	cbz	r1, 8002d48 <setvbuf+0x68>
 8002d36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d3a:	4299      	cmp	r1, r3
 8002d3c:	d002      	beq.n	8002d44 <setvbuf+0x64>
 8002d3e:	4638      	mov	r0, r7
 8002d40:	f000 fa7c 	bl	800323c <_free_r>
 8002d44:	2300      	movs	r3, #0
 8002d46:	6363      	str	r3, [r4, #52]	; 0x34
 8002d48:	2300      	movs	r3, #0
 8002d4a:	61a3      	str	r3, [r4, #24]
 8002d4c:	6063      	str	r3, [r4, #4]
 8002d4e:	89a3      	ldrh	r3, [r4, #12]
 8002d50:	0619      	lsls	r1, r3, #24
 8002d52:	d503      	bpl.n	8002d5c <setvbuf+0x7c>
 8002d54:	6921      	ldr	r1, [r4, #16]
 8002d56:	4638      	mov	r0, r7
 8002d58:	f000 fa70 	bl	800323c <_free_r>
 8002d5c:	89a3      	ldrh	r3, [r4, #12]
 8002d5e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002d62:	f023 0303 	bic.w	r3, r3, #3
 8002d66:	f1b8 0f02 	cmp.w	r8, #2
 8002d6a:	81a3      	strh	r3, [r4, #12]
 8002d6c:	d06c      	beq.n	8002e48 <setvbuf+0x168>
 8002d6e:	ab01      	add	r3, sp, #4
 8002d70:	466a      	mov	r2, sp
 8002d72:	4621      	mov	r1, r4
 8002d74:	4638      	mov	r0, r7
 8002d76:	f000 fa33 	bl	80031e0 <__swhatbuf_r>
 8002d7a:	89a3      	ldrh	r3, [r4, #12]
 8002d7c:	4318      	orrs	r0, r3
 8002d7e:	81a0      	strh	r0, [r4, #12]
 8002d80:	2d00      	cmp	r5, #0
 8002d82:	d130      	bne.n	8002de6 <setvbuf+0x106>
 8002d84:	9d00      	ldr	r5, [sp, #0]
 8002d86:	4628      	mov	r0, r5
 8002d88:	f000 fa50 	bl	800322c <malloc>
 8002d8c:	4606      	mov	r6, r0
 8002d8e:	2800      	cmp	r0, #0
 8002d90:	d155      	bne.n	8002e3e <setvbuf+0x15e>
 8002d92:	f8dd 9000 	ldr.w	r9, [sp]
 8002d96:	45a9      	cmp	r9, r5
 8002d98:	d14a      	bne.n	8002e30 <setvbuf+0x150>
 8002d9a:	f04f 35ff 	mov.w	r5, #4294967295
 8002d9e:	2200      	movs	r2, #0
 8002da0:	60a2      	str	r2, [r4, #8]
 8002da2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002da6:	6022      	str	r2, [r4, #0]
 8002da8:	6122      	str	r2, [r4, #16]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002db0:	6162      	str	r2, [r4, #20]
 8002db2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	07d2      	lsls	r2, r2, #31
 8002dba:	81a3      	strh	r3, [r4, #12]
 8002dbc:	d405      	bmi.n	8002dca <setvbuf+0xea>
 8002dbe:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002dc2:	d102      	bne.n	8002dca <setvbuf+0xea>
 8002dc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002dc6:	f000 fa0a 	bl	80031de <__retarget_lock_release_recursive>
 8002dca:	4628      	mov	r0, r5
 8002dcc:	b003      	add	sp, #12
 8002dce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002dd2:	4b24      	ldr	r3, [pc, #144]	; (8002e64 <setvbuf+0x184>)
 8002dd4:	429c      	cmp	r4, r3
 8002dd6:	d101      	bne.n	8002ddc <setvbuf+0xfc>
 8002dd8:	68bc      	ldr	r4, [r7, #8]
 8002dda:	e793      	b.n	8002d04 <setvbuf+0x24>
 8002ddc:	4b22      	ldr	r3, [pc, #136]	; (8002e68 <setvbuf+0x188>)
 8002dde:	429c      	cmp	r4, r3
 8002de0:	bf08      	it	eq
 8002de2:	68fc      	ldreq	r4, [r7, #12]
 8002de4:	e78e      	b.n	8002d04 <setvbuf+0x24>
 8002de6:	2e00      	cmp	r6, #0
 8002de8:	d0cd      	beq.n	8002d86 <setvbuf+0xa6>
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	b913      	cbnz	r3, 8002df4 <setvbuf+0x114>
 8002dee:	4638      	mov	r0, r7
 8002df0:	f000 f956 	bl	80030a0 <__sinit>
 8002df4:	f1b8 0f01 	cmp.w	r8, #1
 8002df8:	bf08      	it	eq
 8002dfa:	89a3      	ldrheq	r3, [r4, #12]
 8002dfc:	6026      	str	r6, [r4, #0]
 8002dfe:	bf04      	itt	eq
 8002e00:	f043 0301 	orreq.w	r3, r3, #1
 8002e04:	81a3      	strheq	r3, [r4, #12]
 8002e06:	89a2      	ldrh	r2, [r4, #12]
 8002e08:	f012 0308 	ands.w	r3, r2, #8
 8002e0c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002e10:	d01c      	beq.n	8002e4c <setvbuf+0x16c>
 8002e12:	07d3      	lsls	r3, r2, #31
 8002e14:	bf41      	itttt	mi
 8002e16:	2300      	movmi	r3, #0
 8002e18:	426d      	negmi	r5, r5
 8002e1a:	60a3      	strmi	r3, [r4, #8]
 8002e1c:	61a5      	strmi	r5, [r4, #24]
 8002e1e:	bf58      	it	pl
 8002e20:	60a5      	strpl	r5, [r4, #8]
 8002e22:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002e24:	f015 0501 	ands.w	r5, r5, #1
 8002e28:	d115      	bne.n	8002e56 <setvbuf+0x176>
 8002e2a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002e2e:	e7c8      	b.n	8002dc2 <setvbuf+0xe2>
 8002e30:	4648      	mov	r0, r9
 8002e32:	f000 f9fb 	bl	800322c <malloc>
 8002e36:	4606      	mov	r6, r0
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d0ae      	beq.n	8002d9a <setvbuf+0xba>
 8002e3c:	464d      	mov	r5, r9
 8002e3e:	89a3      	ldrh	r3, [r4, #12]
 8002e40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e44:	81a3      	strh	r3, [r4, #12]
 8002e46:	e7d0      	b.n	8002dea <setvbuf+0x10a>
 8002e48:	2500      	movs	r5, #0
 8002e4a:	e7a8      	b.n	8002d9e <setvbuf+0xbe>
 8002e4c:	60a3      	str	r3, [r4, #8]
 8002e4e:	e7e8      	b.n	8002e22 <setvbuf+0x142>
 8002e50:	f04f 35ff 	mov.w	r5, #4294967295
 8002e54:	e7b9      	b.n	8002dca <setvbuf+0xea>
 8002e56:	2500      	movs	r5, #0
 8002e58:	e7b7      	b.n	8002dca <setvbuf+0xea>
 8002e5a:	bf00      	nop
 8002e5c:	2000000c 	.word	0x2000000c
 8002e60:	080035dc 	.word	0x080035dc
 8002e64:	080035fc 	.word	0x080035fc
 8002e68:	080035bc 	.word	0x080035bc

08002e6c <__sflush_r>:
 8002e6c:	898a      	ldrh	r2, [r1, #12]
 8002e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e72:	4605      	mov	r5, r0
 8002e74:	0710      	lsls	r0, r2, #28
 8002e76:	460c      	mov	r4, r1
 8002e78:	d458      	bmi.n	8002f2c <__sflush_r+0xc0>
 8002e7a:	684b      	ldr	r3, [r1, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	dc05      	bgt.n	8002e8c <__sflush_r+0x20>
 8002e80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	dc02      	bgt.n	8002e8c <__sflush_r+0x20>
 8002e86:	2000      	movs	r0, #0
 8002e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002e8e:	2e00      	cmp	r6, #0
 8002e90:	d0f9      	beq.n	8002e86 <__sflush_r+0x1a>
 8002e92:	2300      	movs	r3, #0
 8002e94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002e98:	682f      	ldr	r7, [r5, #0]
 8002e9a:	602b      	str	r3, [r5, #0]
 8002e9c:	d032      	beq.n	8002f04 <__sflush_r+0x98>
 8002e9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ea0:	89a3      	ldrh	r3, [r4, #12]
 8002ea2:	075a      	lsls	r2, r3, #29
 8002ea4:	d505      	bpl.n	8002eb2 <__sflush_r+0x46>
 8002ea6:	6863      	ldr	r3, [r4, #4]
 8002ea8:	1ac0      	subs	r0, r0, r3
 8002eaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002eac:	b10b      	cbz	r3, 8002eb2 <__sflush_r+0x46>
 8002eae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002eb0:	1ac0      	subs	r0, r0, r3
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002eb8:	6a21      	ldr	r1, [r4, #32]
 8002eba:	4628      	mov	r0, r5
 8002ebc:	47b0      	blx	r6
 8002ebe:	1c43      	adds	r3, r0, #1
 8002ec0:	89a3      	ldrh	r3, [r4, #12]
 8002ec2:	d106      	bne.n	8002ed2 <__sflush_r+0x66>
 8002ec4:	6829      	ldr	r1, [r5, #0]
 8002ec6:	291d      	cmp	r1, #29
 8002ec8:	d82c      	bhi.n	8002f24 <__sflush_r+0xb8>
 8002eca:	4a2a      	ldr	r2, [pc, #168]	; (8002f74 <__sflush_r+0x108>)
 8002ecc:	40ca      	lsrs	r2, r1
 8002ece:	07d6      	lsls	r6, r2, #31
 8002ed0:	d528      	bpl.n	8002f24 <__sflush_r+0xb8>
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	6062      	str	r2, [r4, #4]
 8002ed6:	04d9      	lsls	r1, r3, #19
 8002ed8:	6922      	ldr	r2, [r4, #16]
 8002eda:	6022      	str	r2, [r4, #0]
 8002edc:	d504      	bpl.n	8002ee8 <__sflush_r+0x7c>
 8002ede:	1c42      	adds	r2, r0, #1
 8002ee0:	d101      	bne.n	8002ee6 <__sflush_r+0x7a>
 8002ee2:	682b      	ldr	r3, [r5, #0]
 8002ee4:	b903      	cbnz	r3, 8002ee8 <__sflush_r+0x7c>
 8002ee6:	6560      	str	r0, [r4, #84]	; 0x54
 8002ee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002eea:	602f      	str	r7, [r5, #0]
 8002eec:	2900      	cmp	r1, #0
 8002eee:	d0ca      	beq.n	8002e86 <__sflush_r+0x1a>
 8002ef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ef4:	4299      	cmp	r1, r3
 8002ef6:	d002      	beq.n	8002efe <__sflush_r+0x92>
 8002ef8:	4628      	mov	r0, r5
 8002efa:	f000 f99f 	bl	800323c <_free_r>
 8002efe:	2000      	movs	r0, #0
 8002f00:	6360      	str	r0, [r4, #52]	; 0x34
 8002f02:	e7c1      	b.n	8002e88 <__sflush_r+0x1c>
 8002f04:	6a21      	ldr	r1, [r4, #32]
 8002f06:	2301      	movs	r3, #1
 8002f08:	4628      	mov	r0, r5
 8002f0a:	47b0      	blx	r6
 8002f0c:	1c41      	adds	r1, r0, #1
 8002f0e:	d1c7      	bne.n	8002ea0 <__sflush_r+0x34>
 8002f10:	682b      	ldr	r3, [r5, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0c4      	beq.n	8002ea0 <__sflush_r+0x34>
 8002f16:	2b1d      	cmp	r3, #29
 8002f18:	d001      	beq.n	8002f1e <__sflush_r+0xb2>
 8002f1a:	2b16      	cmp	r3, #22
 8002f1c:	d101      	bne.n	8002f22 <__sflush_r+0xb6>
 8002f1e:	602f      	str	r7, [r5, #0]
 8002f20:	e7b1      	b.n	8002e86 <__sflush_r+0x1a>
 8002f22:	89a3      	ldrh	r3, [r4, #12]
 8002f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f28:	81a3      	strh	r3, [r4, #12]
 8002f2a:	e7ad      	b.n	8002e88 <__sflush_r+0x1c>
 8002f2c:	690f      	ldr	r7, [r1, #16]
 8002f2e:	2f00      	cmp	r7, #0
 8002f30:	d0a9      	beq.n	8002e86 <__sflush_r+0x1a>
 8002f32:	0793      	lsls	r3, r2, #30
 8002f34:	680e      	ldr	r6, [r1, #0]
 8002f36:	bf08      	it	eq
 8002f38:	694b      	ldreq	r3, [r1, #20]
 8002f3a:	600f      	str	r7, [r1, #0]
 8002f3c:	bf18      	it	ne
 8002f3e:	2300      	movne	r3, #0
 8002f40:	eba6 0807 	sub.w	r8, r6, r7
 8002f44:	608b      	str	r3, [r1, #8]
 8002f46:	f1b8 0f00 	cmp.w	r8, #0
 8002f4a:	dd9c      	ble.n	8002e86 <__sflush_r+0x1a>
 8002f4c:	6a21      	ldr	r1, [r4, #32]
 8002f4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002f50:	4643      	mov	r3, r8
 8002f52:	463a      	mov	r2, r7
 8002f54:	4628      	mov	r0, r5
 8002f56:	47b0      	blx	r6
 8002f58:	2800      	cmp	r0, #0
 8002f5a:	dc06      	bgt.n	8002f6a <__sflush_r+0xfe>
 8002f5c:	89a3      	ldrh	r3, [r4, #12]
 8002f5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f62:	81a3      	strh	r3, [r4, #12]
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295
 8002f68:	e78e      	b.n	8002e88 <__sflush_r+0x1c>
 8002f6a:	4407      	add	r7, r0
 8002f6c:	eba8 0800 	sub.w	r8, r8, r0
 8002f70:	e7e9      	b.n	8002f46 <__sflush_r+0xda>
 8002f72:	bf00      	nop
 8002f74:	20400001 	.word	0x20400001

08002f78 <_fflush_r>:
 8002f78:	b538      	push	{r3, r4, r5, lr}
 8002f7a:	690b      	ldr	r3, [r1, #16]
 8002f7c:	4605      	mov	r5, r0
 8002f7e:	460c      	mov	r4, r1
 8002f80:	b913      	cbnz	r3, 8002f88 <_fflush_r+0x10>
 8002f82:	2500      	movs	r5, #0
 8002f84:	4628      	mov	r0, r5
 8002f86:	bd38      	pop	{r3, r4, r5, pc}
 8002f88:	b118      	cbz	r0, 8002f92 <_fflush_r+0x1a>
 8002f8a:	6983      	ldr	r3, [r0, #24]
 8002f8c:	b90b      	cbnz	r3, 8002f92 <_fflush_r+0x1a>
 8002f8e:	f000 f887 	bl	80030a0 <__sinit>
 8002f92:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <_fflush_r+0x6c>)
 8002f94:	429c      	cmp	r4, r3
 8002f96:	d11b      	bne.n	8002fd0 <_fflush_r+0x58>
 8002f98:	686c      	ldr	r4, [r5, #4]
 8002f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0ef      	beq.n	8002f82 <_fflush_r+0xa>
 8002fa2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002fa4:	07d0      	lsls	r0, r2, #31
 8002fa6:	d404      	bmi.n	8002fb2 <_fflush_r+0x3a>
 8002fa8:	0599      	lsls	r1, r3, #22
 8002faa:	d402      	bmi.n	8002fb2 <_fflush_r+0x3a>
 8002fac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002fae:	f000 f915 	bl	80031dc <__retarget_lock_acquire_recursive>
 8002fb2:	4628      	mov	r0, r5
 8002fb4:	4621      	mov	r1, r4
 8002fb6:	f7ff ff59 	bl	8002e6c <__sflush_r>
 8002fba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002fbc:	07da      	lsls	r2, r3, #31
 8002fbe:	4605      	mov	r5, r0
 8002fc0:	d4e0      	bmi.n	8002f84 <_fflush_r+0xc>
 8002fc2:	89a3      	ldrh	r3, [r4, #12]
 8002fc4:	059b      	lsls	r3, r3, #22
 8002fc6:	d4dd      	bmi.n	8002f84 <_fflush_r+0xc>
 8002fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002fca:	f000 f908 	bl	80031de <__retarget_lock_release_recursive>
 8002fce:	e7d9      	b.n	8002f84 <_fflush_r+0xc>
 8002fd0:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <_fflush_r+0x70>)
 8002fd2:	429c      	cmp	r4, r3
 8002fd4:	d101      	bne.n	8002fda <_fflush_r+0x62>
 8002fd6:	68ac      	ldr	r4, [r5, #8]
 8002fd8:	e7df      	b.n	8002f9a <_fflush_r+0x22>
 8002fda:	4b04      	ldr	r3, [pc, #16]	; (8002fec <_fflush_r+0x74>)
 8002fdc:	429c      	cmp	r4, r3
 8002fde:	bf08      	it	eq
 8002fe0:	68ec      	ldreq	r4, [r5, #12]
 8002fe2:	e7da      	b.n	8002f9a <_fflush_r+0x22>
 8002fe4:	080035dc 	.word	0x080035dc
 8002fe8:	080035fc 	.word	0x080035fc
 8002fec:	080035bc 	.word	0x080035bc

08002ff0 <std>:
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	b510      	push	{r4, lr}
 8002ff4:	4604      	mov	r4, r0
 8002ff6:	e9c0 3300 	strd	r3, r3, [r0]
 8002ffa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ffe:	6083      	str	r3, [r0, #8]
 8003000:	8181      	strh	r1, [r0, #12]
 8003002:	6643      	str	r3, [r0, #100]	; 0x64
 8003004:	81c2      	strh	r2, [r0, #14]
 8003006:	6183      	str	r3, [r0, #24]
 8003008:	4619      	mov	r1, r3
 800300a:	2208      	movs	r2, #8
 800300c:	305c      	adds	r0, #92	; 0x5c
 800300e:	f7ff fe5f 	bl	8002cd0 <memset>
 8003012:	4b05      	ldr	r3, [pc, #20]	; (8003028 <std+0x38>)
 8003014:	6263      	str	r3, [r4, #36]	; 0x24
 8003016:	4b05      	ldr	r3, [pc, #20]	; (800302c <std+0x3c>)
 8003018:	62a3      	str	r3, [r4, #40]	; 0x28
 800301a:	4b05      	ldr	r3, [pc, #20]	; (8003030 <std+0x40>)
 800301c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800301e:	4b05      	ldr	r3, [pc, #20]	; (8003034 <std+0x44>)
 8003020:	6224      	str	r4, [r4, #32]
 8003022:	6323      	str	r3, [r4, #48]	; 0x30
 8003024:	bd10      	pop	{r4, pc}
 8003026:	bf00      	nop
 8003028:	0800341d 	.word	0x0800341d
 800302c:	0800343f 	.word	0x0800343f
 8003030:	08003477 	.word	0x08003477
 8003034:	0800349b 	.word	0x0800349b

08003038 <_cleanup_r>:
 8003038:	4901      	ldr	r1, [pc, #4]	; (8003040 <_cleanup_r+0x8>)
 800303a:	f000 b8af 	b.w	800319c <_fwalk_reent>
 800303e:	bf00      	nop
 8003040:	08002f79 	.word	0x08002f79

08003044 <__sfmoreglue>:
 8003044:	b570      	push	{r4, r5, r6, lr}
 8003046:	2268      	movs	r2, #104	; 0x68
 8003048:	1e4d      	subs	r5, r1, #1
 800304a:	4355      	muls	r5, r2
 800304c:	460e      	mov	r6, r1
 800304e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003052:	f000 f95f 	bl	8003314 <_malloc_r>
 8003056:	4604      	mov	r4, r0
 8003058:	b140      	cbz	r0, 800306c <__sfmoreglue+0x28>
 800305a:	2100      	movs	r1, #0
 800305c:	e9c0 1600 	strd	r1, r6, [r0]
 8003060:	300c      	adds	r0, #12
 8003062:	60a0      	str	r0, [r4, #8]
 8003064:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003068:	f7ff fe32 	bl	8002cd0 <memset>
 800306c:	4620      	mov	r0, r4
 800306e:	bd70      	pop	{r4, r5, r6, pc}

08003070 <__sfp_lock_acquire>:
 8003070:	4801      	ldr	r0, [pc, #4]	; (8003078 <__sfp_lock_acquire+0x8>)
 8003072:	f000 b8b3 	b.w	80031dc <__retarget_lock_acquire_recursive>
 8003076:	bf00      	nop
 8003078:	200000d9 	.word	0x200000d9

0800307c <__sfp_lock_release>:
 800307c:	4801      	ldr	r0, [pc, #4]	; (8003084 <__sfp_lock_release+0x8>)
 800307e:	f000 b8ae 	b.w	80031de <__retarget_lock_release_recursive>
 8003082:	bf00      	nop
 8003084:	200000d9 	.word	0x200000d9

08003088 <__sinit_lock_acquire>:
 8003088:	4801      	ldr	r0, [pc, #4]	; (8003090 <__sinit_lock_acquire+0x8>)
 800308a:	f000 b8a7 	b.w	80031dc <__retarget_lock_acquire_recursive>
 800308e:	bf00      	nop
 8003090:	200000da 	.word	0x200000da

08003094 <__sinit_lock_release>:
 8003094:	4801      	ldr	r0, [pc, #4]	; (800309c <__sinit_lock_release+0x8>)
 8003096:	f000 b8a2 	b.w	80031de <__retarget_lock_release_recursive>
 800309a:	bf00      	nop
 800309c:	200000da 	.word	0x200000da

080030a0 <__sinit>:
 80030a0:	b510      	push	{r4, lr}
 80030a2:	4604      	mov	r4, r0
 80030a4:	f7ff fff0 	bl	8003088 <__sinit_lock_acquire>
 80030a8:	69a3      	ldr	r3, [r4, #24]
 80030aa:	b11b      	cbz	r3, 80030b4 <__sinit+0x14>
 80030ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030b0:	f7ff bff0 	b.w	8003094 <__sinit_lock_release>
 80030b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80030b8:	6523      	str	r3, [r4, #80]	; 0x50
 80030ba:	4b13      	ldr	r3, [pc, #76]	; (8003108 <__sinit+0x68>)
 80030bc:	4a13      	ldr	r2, [pc, #76]	; (800310c <__sinit+0x6c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80030c2:	42a3      	cmp	r3, r4
 80030c4:	bf04      	itt	eq
 80030c6:	2301      	moveq	r3, #1
 80030c8:	61a3      	streq	r3, [r4, #24]
 80030ca:	4620      	mov	r0, r4
 80030cc:	f000 f820 	bl	8003110 <__sfp>
 80030d0:	6060      	str	r0, [r4, #4]
 80030d2:	4620      	mov	r0, r4
 80030d4:	f000 f81c 	bl	8003110 <__sfp>
 80030d8:	60a0      	str	r0, [r4, #8]
 80030da:	4620      	mov	r0, r4
 80030dc:	f000 f818 	bl	8003110 <__sfp>
 80030e0:	2200      	movs	r2, #0
 80030e2:	60e0      	str	r0, [r4, #12]
 80030e4:	2104      	movs	r1, #4
 80030e6:	6860      	ldr	r0, [r4, #4]
 80030e8:	f7ff ff82 	bl	8002ff0 <std>
 80030ec:	68a0      	ldr	r0, [r4, #8]
 80030ee:	2201      	movs	r2, #1
 80030f0:	2109      	movs	r1, #9
 80030f2:	f7ff ff7d 	bl	8002ff0 <std>
 80030f6:	68e0      	ldr	r0, [r4, #12]
 80030f8:	2202      	movs	r2, #2
 80030fa:	2112      	movs	r1, #18
 80030fc:	f7ff ff78 	bl	8002ff0 <std>
 8003100:	2301      	movs	r3, #1
 8003102:	61a3      	str	r3, [r4, #24]
 8003104:	e7d2      	b.n	80030ac <__sinit+0xc>
 8003106:	bf00      	nop
 8003108:	080035b8 	.word	0x080035b8
 800310c:	08003039 	.word	0x08003039

08003110 <__sfp>:
 8003110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003112:	4607      	mov	r7, r0
 8003114:	f7ff ffac 	bl	8003070 <__sfp_lock_acquire>
 8003118:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <__sfp+0x84>)
 800311a:	681e      	ldr	r6, [r3, #0]
 800311c:	69b3      	ldr	r3, [r6, #24]
 800311e:	b913      	cbnz	r3, 8003126 <__sfp+0x16>
 8003120:	4630      	mov	r0, r6
 8003122:	f7ff ffbd 	bl	80030a0 <__sinit>
 8003126:	3648      	adds	r6, #72	; 0x48
 8003128:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800312c:	3b01      	subs	r3, #1
 800312e:	d503      	bpl.n	8003138 <__sfp+0x28>
 8003130:	6833      	ldr	r3, [r6, #0]
 8003132:	b30b      	cbz	r3, 8003178 <__sfp+0x68>
 8003134:	6836      	ldr	r6, [r6, #0]
 8003136:	e7f7      	b.n	8003128 <__sfp+0x18>
 8003138:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800313c:	b9d5      	cbnz	r5, 8003174 <__sfp+0x64>
 800313e:	4b16      	ldr	r3, [pc, #88]	; (8003198 <__sfp+0x88>)
 8003140:	60e3      	str	r3, [r4, #12]
 8003142:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003146:	6665      	str	r5, [r4, #100]	; 0x64
 8003148:	f000 f847 	bl	80031da <__retarget_lock_init_recursive>
 800314c:	f7ff ff96 	bl	800307c <__sfp_lock_release>
 8003150:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003154:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003158:	6025      	str	r5, [r4, #0]
 800315a:	61a5      	str	r5, [r4, #24]
 800315c:	2208      	movs	r2, #8
 800315e:	4629      	mov	r1, r5
 8003160:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003164:	f7ff fdb4 	bl	8002cd0 <memset>
 8003168:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800316c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003170:	4620      	mov	r0, r4
 8003172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003174:	3468      	adds	r4, #104	; 0x68
 8003176:	e7d9      	b.n	800312c <__sfp+0x1c>
 8003178:	2104      	movs	r1, #4
 800317a:	4638      	mov	r0, r7
 800317c:	f7ff ff62 	bl	8003044 <__sfmoreglue>
 8003180:	4604      	mov	r4, r0
 8003182:	6030      	str	r0, [r6, #0]
 8003184:	2800      	cmp	r0, #0
 8003186:	d1d5      	bne.n	8003134 <__sfp+0x24>
 8003188:	f7ff ff78 	bl	800307c <__sfp_lock_release>
 800318c:	230c      	movs	r3, #12
 800318e:	603b      	str	r3, [r7, #0]
 8003190:	e7ee      	b.n	8003170 <__sfp+0x60>
 8003192:	bf00      	nop
 8003194:	080035b8 	.word	0x080035b8
 8003198:	ffff0001 	.word	0xffff0001

0800319c <_fwalk_reent>:
 800319c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031a0:	4606      	mov	r6, r0
 80031a2:	4688      	mov	r8, r1
 80031a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80031a8:	2700      	movs	r7, #0
 80031aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031ae:	f1b9 0901 	subs.w	r9, r9, #1
 80031b2:	d505      	bpl.n	80031c0 <_fwalk_reent+0x24>
 80031b4:	6824      	ldr	r4, [r4, #0]
 80031b6:	2c00      	cmp	r4, #0
 80031b8:	d1f7      	bne.n	80031aa <_fwalk_reent+0xe>
 80031ba:	4638      	mov	r0, r7
 80031bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031c0:	89ab      	ldrh	r3, [r5, #12]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d907      	bls.n	80031d6 <_fwalk_reent+0x3a>
 80031c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031ca:	3301      	adds	r3, #1
 80031cc:	d003      	beq.n	80031d6 <_fwalk_reent+0x3a>
 80031ce:	4629      	mov	r1, r5
 80031d0:	4630      	mov	r0, r6
 80031d2:	47c0      	blx	r8
 80031d4:	4307      	orrs	r7, r0
 80031d6:	3568      	adds	r5, #104	; 0x68
 80031d8:	e7e9      	b.n	80031ae <_fwalk_reent+0x12>

080031da <__retarget_lock_init_recursive>:
 80031da:	4770      	bx	lr

080031dc <__retarget_lock_acquire_recursive>:
 80031dc:	4770      	bx	lr

080031de <__retarget_lock_release_recursive>:
 80031de:	4770      	bx	lr

080031e0 <__swhatbuf_r>:
 80031e0:	b570      	push	{r4, r5, r6, lr}
 80031e2:	460e      	mov	r6, r1
 80031e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031e8:	2900      	cmp	r1, #0
 80031ea:	b096      	sub	sp, #88	; 0x58
 80031ec:	4614      	mov	r4, r2
 80031ee:	461d      	mov	r5, r3
 80031f0:	da08      	bge.n	8003204 <__swhatbuf_r+0x24>
 80031f2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80031f6:	2200      	movs	r2, #0
 80031f8:	602a      	str	r2, [r5, #0]
 80031fa:	061a      	lsls	r2, r3, #24
 80031fc:	d410      	bmi.n	8003220 <__swhatbuf_r+0x40>
 80031fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003202:	e00e      	b.n	8003222 <__swhatbuf_r+0x42>
 8003204:	466a      	mov	r2, sp
 8003206:	f000 f96f 	bl	80034e8 <_fstat_r>
 800320a:	2800      	cmp	r0, #0
 800320c:	dbf1      	blt.n	80031f2 <__swhatbuf_r+0x12>
 800320e:	9a01      	ldr	r2, [sp, #4]
 8003210:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003214:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003218:	425a      	negs	r2, r3
 800321a:	415a      	adcs	r2, r3
 800321c:	602a      	str	r2, [r5, #0]
 800321e:	e7ee      	b.n	80031fe <__swhatbuf_r+0x1e>
 8003220:	2340      	movs	r3, #64	; 0x40
 8003222:	2000      	movs	r0, #0
 8003224:	6023      	str	r3, [r4, #0]
 8003226:	b016      	add	sp, #88	; 0x58
 8003228:	bd70      	pop	{r4, r5, r6, pc}
	...

0800322c <malloc>:
 800322c:	4b02      	ldr	r3, [pc, #8]	; (8003238 <malloc+0xc>)
 800322e:	4601      	mov	r1, r0
 8003230:	6818      	ldr	r0, [r3, #0]
 8003232:	f000 b86f 	b.w	8003314 <_malloc_r>
 8003236:	bf00      	nop
 8003238:	2000000c 	.word	0x2000000c

0800323c <_free_r>:
 800323c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800323e:	2900      	cmp	r1, #0
 8003240:	d044      	beq.n	80032cc <_free_r+0x90>
 8003242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003246:	9001      	str	r0, [sp, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	f1a1 0404 	sub.w	r4, r1, #4
 800324e:	bfb8      	it	lt
 8003250:	18e4      	addlt	r4, r4, r3
 8003252:	f000 f96d 	bl	8003530 <__malloc_lock>
 8003256:	4a1e      	ldr	r2, [pc, #120]	; (80032d0 <_free_r+0x94>)
 8003258:	9801      	ldr	r0, [sp, #4]
 800325a:	6813      	ldr	r3, [r2, #0]
 800325c:	b933      	cbnz	r3, 800326c <_free_r+0x30>
 800325e:	6063      	str	r3, [r4, #4]
 8003260:	6014      	str	r4, [r2, #0]
 8003262:	b003      	add	sp, #12
 8003264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003268:	f000 b968 	b.w	800353c <__malloc_unlock>
 800326c:	42a3      	cmp	r3, r4
 800326e:	d908      	bls.n	8003282 <_free_r+0x46>
 8003270:	6825      	ldr	r5, [r4, #0]
 8003272:	1961      	adds	r1, r4, r5
 8003274:	428b      	cmp	r3, r1
 8003276:	bf01      	itttt	eq
 8003278:	6819      	ldreq	r1, [r3, #0]
 800327a:	685b      	ldreq	r3, [r3, #4]
 800327c:	1949      	addeq	r1, r1, r5
 800327e:	6021      	streq	r1, [r4, #0]
 8003280:	e7ed      	b.n	800325e <_free_r+0x22>
 8003282:	461a      	mov	r2, r3
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	b10b      	cbz	r3, 800328c <_free_r+0x50>
 8003288:	42a3      	cmp	r3, r4
 800328a:	d9fa      	bls.n	8003282 <_free_r+0x46>
 800328c:	6811      	ldr	r1, [r2, #0]
 800328e:	1855      	adds	r5, r2, r1
 8003290:	42a5      	cmp	r5, r4
 8003292:	d10b      	bne.n	80032ac <_free_r+0x70>
 8003294:	6824      	ldr	r4, [r4, #0]
 8003296:	4421      	add	r1, r4
 8003298:	1854      	adds	r4, r2, r1
 800329a:	42a3      	cmp	r3, r4
 800329c:	6011      	str	r1, [r2, #0]
 800329e:	d1e0      	bne.n	8003262 <_free_r+0x26>
 80032a0:	681c      	ldr	r4, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	6053      	str	r3, [r2, #4]
 80032a6:	4421      	add	r1, r4
 80032a8:	6011      	str	r1, [r2, #0]
 80032aa:	e7da      	b.n	8003262 <_free_r+0x26>
 80032ac:	d902      	bls.n	80032b4 <_free_r+0x78>
 80032ae:	230c      	movs	r3, #12
 80032b0:	6003      	str	r3, [r0, #0]
 80032b2:	e7d6      	b.n	8003262 <_free_r+0x26>
 80032b4:	6825      	ldr	r5, [r4, #0]
 80032b6:	1961      	adds	r1, r4, r5
 80032b8:	428b      	cmp	r3, r1
 80032ba:	bf04      	itt	eq
 80032bc:	6819      	ldreq	r1, [r3, #0]
 80032be:	685b      	ldreq	r3, [r3, #4]
 80032c0:	6063      	str	r3, [r4, #4]
 80032c2:	bf04      	itt	eq
 80032c4:	1949      	addeq	r1, r1, r5
 80032c6:	6021      	streq	r1, [r4, #0]
 80032c8:	6054      	str	r4, [r2, #4]
 80032ca:	e7ca      	b.n	8003262 <_free_r+0x26>
 80032cc:	b003      	add	sp, #12
 80032ce:	bd30      	pop	{r4, r5, pc}
 80032d0:	200000dc 	.word	0x200000dc

080032d4 <sbrk_aligned>:
 80032d4:	b570      	push	{r4, r5, r6, lr}
 80032d6:	4e0e      	ldr	r6, [pc, #56]	; (8003310 <sbrk_aligned+0x3c>)
 80032d8:	460c      	mov	r4, r1
 80032da:	6831      	ldr	r1, [r6, #0]
 80032dc:	4605      	mov	r5, r0
 80032de:	b911      	cbnz	r1, 80032e6 <sbrk_aligned+0x12>
 80032e0:	f000 f88c 	bl	80033fc <_sbrk_r>
 80032e4:	6030      	str	r0, [r6, #0]
 80032e6:	4621      	mov	r1, r4
 80032e8:	4628      	mov	r0, r5
 80032ea:	f000 f887 	bl	80033fc <_sbrk_r>
 80032ee:	1c43      	adds	r3, r0, #1
 80032f0:	d00a      	beq.n	8003308 <sbrk_aligned+0x34>
 80032f2:	1cc4      	adds	r4, r0, #3
 80032f4:	f024 0403 	bic.w	r4, r4, #3
 80032f8:	42a0      	cmp	r0, r4
 80032fa:	d007      	beq.n	800330c <sbrk_aligned+0x38>
 80032fc:	1a21      	subs	r1, r4, r0
 80032fe:	4628      	mov	r0, r5
 8003300:	f000 f87c 	bl	80033fc <_sbrk_r>
 8003304:	3001      	adds	r0, #1
 8003306:	d101      	bne.n	800330c <sbrk_aligned+0x38>
 8003308:	f04f 34ff 	mov.w	r4, #4294967295
 800330c:	4620      	mov	r0, r4
 800330e:	bd70      	pop	{r4, r5, r6, pc}
 8003310:	200000e0 	.word	0x200000e0

08003314 <_malloc_r>:
 8003314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003318:	1ccd      	adds	r5, r1, #3
 800331a:	f025 0503 	bic.w	r5, r5, #3
 800331e:	3508      	adds	r5, #8
 8003320:	2d0c      	cmp	r5, #12
 8003322:	bf38      	it	cc
 8003324:	250c      	movcc	r5, #12
 8003326:	2d00      	cmp	r5, #0
 8003328:	4607      	mov	r7, r0
 800332a:	db01      	blt.n	8003330 <_malloc_r+0x1c>
 800332c:	42a9      	cmp	r1, r5
 800332e:	d905      	bls.n	800333c <_malloc_r+0x28>
 8003330:	230c      	movs	r3, #12
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	2600      	movs	r6, #0
 8003336:	4630      	mov	r0, r6
 8003338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800333c:	4e2e      	ldr	r6, [pc, #184]	; (80033f8 <_malloc_r+0xe4>)
 800333e:	f000 f8f7 	bl	8003530 <__malloc_lock>
 8003342:	6833      	ldr	r3, [r6, #0]
 8003344:	461c      	mov	r4, r3
 8003346:	bb34      	cbnz	r4, 8003396 <_malloc_r+0x82>
 8003348:	4629      	mov	r1, r5
 800334a:	4638      	mov	r0, r7
 800334c:	f7ff ffc2 	bl	80032d4 <sbrk_aligned>
 8003350:	1c43      	adds	r3, r0, #1
 8003352:	4604      	mov	r4, r0
 8003354:	d14d      	bne.n	80033f2 <_malloc_r+0xde>
 8003356:	6834      	ldr	r4, [r6, #0]
 8003358:	4626      	mov	r6, r4
 800335a:	2e00      	cmp	r6, #0
 800335c:	d140      	bne.n	80033e0 <_malloc_r+0xcc>
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	4631      	mov	r1, r6
 8003362:	4638      	mov	r0, r7
 8003364:	eb04 0803 	add.w	r8, r4, r3
 8003368:	f000 f848 	bl	80033fc <_sbrk_r>
 800336c:	4580      	cmp	r8, r0
 800336e:	d13a      	bne.n	80033e6 <_malloc_r+0xd2>
 8003370:	6821      	ldr	r1, [r4, #0]
 8003372:	3503      	adds	r5, #3
 8003374:	1a6d      	subs	r5, r5, r1
 8003376:	f025 0503 	bic.w	r5, r5, #3
 800337a:	3508      	adds	r5, #8
 800337c:	2d0c      	cmp	r5, #12
 800337e:	bf38      	it	cc
 8003380:	250c      	movcc	r5, #12
 8003382:	4629      	mov	r1, r5
 8003384:	4638      	mov	r0, r7
 8003386:	f7ff ffa5 	bl	80032d4 <sbrk_aligned>
 800338a:	3001      	adds	r0, #1
 800338c:	d02b      	beq.n	80033e6 <_malloc_r+0xd2>
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	442b      	add	r3, r5
 8003392:	6023      	str	r3, [r4, #0]
 8003394:	e00e      	b.n	80033b4 <_malloc_r+0xa0>
 8003396:	6822      	ldr	r2, [r4, #0]
 8003398:	1b52      	subs	r2, r2, r5
 800339a:	d41e      	bmi.n	80033da <_malloc_r+0xc6>
 800339c:	2a0b      	cmp	r2, #11
 800339e:	d916      	bls.n	80033ce <_malloc_r+0xba>
 80033a0:	1961      	adds	r1, r4, r5
 80033a2:	42a3      	cmp	r3, r4
 80033a4:	6025      	str	r5, [r4, #0]
 80033a6:	bf18      	it	ne
 80033a8:	6059      	strne	r1, [r3, #4]
 80033aa:	6863      	ldr	r3, [r4, #4]
 80033ac:	bf08      	it	eq
 80033ae:	6031      	streq	r1, [r6, #0]
 80033b0:	5162      	str	r2, [r4, r5]
 80033b2:	604b      	str	r3, [r1, #4]
 80033b4:	4638      	mov	r0, r7
 80033b6:	f104 060b 	add.w	r6, r4, #11
 80033ba:	f000 f8bf 	bl	800353c <__malloc_unlock>
 80033be:	f026 0607 	bic.w	r6, r6, #7
 80033c2:	1d23      	adds	r3, r4, #4
 80033c4:	1af2      	subs	r2, r6, r3
 80033c6:	d0b6      	beq.n	8003336 <_malloc_r+0x22>
 80033c8:	1b9b      	subs	r3, r3, r6
 80033ca:	50a3      	str	r3, [r4, r2]
 80033cc:	e7b3      	b.n	8003336 <_malloc_r+0x22>
 80033ce:	6862      	ldr	r2, [r4, #4]
 80033d0:	42a3      	cmp	r3, r4
 80033d2:	bf0c      	ite	eq
 80033d4:	6032      	streq	r2, [r6, #0]
 80033d6:	605a      	strne	r2, [r3, #4]
 80033d8:	e7ec      	b.n	80033b4 <_malloc_r+0xa0>
 80033da:	4623      	mov	r3, r4
 80033dc:	6864      	ldr	r4, [r4, #4]
 80033de:	e7b2      	b.n	8003346 <_malloc_r+0x32>
 80033e0:	4634      	mov	r4, r6
 80033e2:	6876      	ldr	r6, [r6, #4]
 80033e4:	e7b9      	b.n	800335a <_malloc_r+0x46>
 80033e6:	230c      	movs	r3, #12
 80033e8:	603b      	str	r3, [r7, #0]
 80033ea:	4638      	mov	r0, r7
 80033ec:	f000 f8a6 	bl	800353c <__malloc_unlock>
 80033f0:	e7a1      	b.n	8003336 <_malloc_r+0x22>
 80033f2:	6025      	str	r5, [r4, #0]
 80033f4:	e7de      	b.n	80033b4 <_malloc_r+0xa0>
 80033f6:	bf00      	nop
 80033f8:	200000dc 	.word	0x200000dc

080033fc <_sbrk_r>:
 80033fc:	b538      	push	{r3, r4, r5, lr}
 80033fe:	4d06      	ldr	r5, [pc, #24]	; (8003418 <_sbrk_r+0x1c>)
 8003400:	2300      	movs	r3, #0
 8003402:	4604      	mov	r4, r0
 8003404:	4608      	mov	r0, r1
 8003406:	602b      	str	r3, [r5, #0]
 8003408:	f7fd fac2 	bl	8000990 <_sbrk>
 800340c:	1c43      	adds	r3, r0, #1
 800340e:	d102      	bne.n	8003416 <_sbrk_r+0x1a>
 8003410:	682b      	ldr	r3, [r5, #0]
 8003412:	b103      	cbz	r3, 8003416 <_sbrk_r+0x1a>
 8003414:	6023      	str	r3, [r4, #0]
 8003416:	bd38      	pop	{r3, r4, r5, pc}
 8003418:	200000e4 	.word	0x200000e4

0800341c <__sread>:
 800341c:	b510      	push	{r4, lr}
 800341e:	460c      	mov	r4, r1
 8003420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003424:	f000 f890 	bl	8003548 <_read_r>
 8003428:	2800      	cmp	r0, #0
 800342a:	bfab      	itete	ge
 800342c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800342e:	89a3      	ldrhlt	r3, [r4, #12]
 8003430:	181b      	addge	r3, r3, r0
 8003432:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003436:	bfac      	ite	ge
 8003438:	6563      	strge	r3, [r4, #84]	; 0x54
 800343a:	81a3      	strhlt	r3, [r4, #12]
 800343c:	bd10      	pop	{r4, pc}

0800343e <__swrite>:
 800343e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003442:	461f      	mov	r7, r3
 8003444:	898b      	ldrh	r3, [r1, #12]
 8003446:	05db      	lsls	r3, r3, #23
 8003448:	4605      	mov	r5, r0
 800344a:	460c      	mov	r4, r1
 800344c:	4616      	mov	r6, r2
 800344e:	d505      	bpl.n	800345c <__swrite+0x1e>
 8003450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003454:	2302      	movs	r3, #2
 8003456:	2200      	movs	r2, #0
 8003458:	f000 f858 	bl	800350c <_lseek_r>
 800345c:	89a3      	ldrh	r3, [r4, #12]
 800345e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003462:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003466:	81a3      	strh	r3, [r4, #12]
 8003468:	4632      	mov	r2, r6
 800346a:	463b      	mov	r3, r7
 800346c:	4628      	mov	r0, r5
 800346e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003472:	f000 b817 	b.w	80034a4 <_write_r>

08003476 <__sseek>:
 8003476:	b510      	push	{r4, lr}
 8003478:	460c      	mov	r4, r1
 800347a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800347e:	f000 f845 	bl	800350c <_lseek_r>
 8003482:	1c43      	adds	r3, r0, #1
 8003484:	89a3      	ldrh	r3, [r4, #12]
 8003486:	bf15      	itete	ne
 8003488:	6560      	strne	r0, [r4, #84]	; 0x54
 800348a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800348e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003492:	81a3      	strheq	r3, [r4, #12]
 8003494:	bf18      	it	ne
 8003496:	81a3      	strhne	r3, [r4, #12]
 8003498:	bd10      	pop	{r4, pc}

0800349a <__sclose>:
 800349a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800349e:	f000 b813 	b.w	80034c8 <_close_r>
	...

080034a4 <_write_r>:
 80034a4:	b538      	push	{r3, r4, r5, lr}
 80034a6:	4d07      	ldr	r5, [pc, #28]	; (80034c4 <_write_r+0x20>)
 80034a8:	4604      	mov	r4, r0
 80034aa:	4608      	mov	r0, r1
 80034ac:	4611      	mov	r1, r2
 80034ae:	2200      	movs	r2, #0
 80034b0:	602a      	str	r2, [r5, #0]
 80034b2:	461a      	mov	r2, r3
 80034b4:	f7fd f81c 	bl	80004f0 <_write>
 80034b8:	1c43      	adds	r3, r0, #1
 80034ba:	d102      	bne.n	80034c2 <_write_r+0x1e>
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	b103      	cbz	r3, 80034c2 <_write_r+0x1e>
 80034c0:	6023      	str	r3, [r4, #0]
 80034c2:	bd38      	pop	{r3, r4, r5, pc}
 80034c4:	200000e4 	.word	0x200000e4

080034c8 <_close_r>:
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	4d06      	ldr	r5, [pc, #24]	; (80034e4 <_close_r+0x1c>)
 80034cc:	2300      	movs	r3, #0
 80034ce:	4604      	mov	r4, r0
 80034d0:	4608      	mov	r0, r1
 80034d2:	602b      	str	r3, [r5, #0]
 80034d4:	f7fd fa32 	bl	800093c <_close>
 80034d8:	1c43      	adds	r3, r0, #1
 80034da:	d102      	bne.n	80034e2 <_close_r+0x1a>
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	b103      	cbz	r3, 80034e2 <_close_r+0x1a>
 80034e0:	6023      	str	r3, [r4, #0]
 80034e2:	bd38      	pop	{r3, r4, r5, pc}
 80034e4:	200000e4 	.word	0x200000e4

080034e8 <_fstat_r>:
 80034e8:	b538      	push	{r3, r4, r5, lr}
 80034ea:	4d07      	ldr	r5, [pc, #28]	; (8003508 <_fstat_r+0x20>)
 80034ec:	2300      	movs	r3, #0
 80034ee:	4604      	mov	r4, r0
 80034f0:	4608      	mov	r0, r1
 80034f2:	4611      	mov	r1, r2
 80034f4:	602b      	str	r3, [r5, #0]
 80034f6:	f7fd fa2d 	bl	8000954 <_fstat>
 80034fa:	1c43      	adds	r3, r0, #1
 80034fc:	d102      	bne.n	8003504 <_fstat_r+0x1c>
 80034fe:	682b      	ldr	r3, [r5, #0]
 8003500:	b103      	cbz	r3, 8003504 <_fstat_r+0x1c>
 8003502:	6023      	str	r3, [r4, #0]
 8003504:	bd38      	pop	{r3, r4, r5, pc}
 8003506:	bf00      	nop
 8003508:	200000e4 	.word	0x200000e4

0800350c <_lseek_r>:
 800350c:	b538      	push	{r3, r4, r5, lr}
 800350e:	4d07      	ldr	r5, [pc, #28]	; (800352c <_lseek_r+0x20>)
 8003510:	4604      	mov	r4, r0
 8003512:	4608      	mov	r0, r1
 8003514:	4611      	mov	r1, r2
 8003516:	2200      	movs	r2, #0
 8003518:	602a      	str	r2, [r5, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	f7fd fa2a 	bl	8000974 <_lseek>
 8003520:	1c43      	adds	r3, r0, #1
 8003522:	d102      	bne.n	800352a <_lseek_r+0x1e>
 8003524:	682b      	ldr	r3, [r5, #0]
 8003526:	b103      	cbz	r3, 800352a <_lseek_r+0x1e>
 8003528:	6023      	str	r3, [r4, #0]
 800352a:	bd38      	pop	{r3, r4, r5, pc}
 800352c:	200000e4 	.word	0x200000e4

08003530 <__malloc_lock>:
 8003530:	4801      	ldr	r0, [pc, #4]	; (8003538 <__malloc_lock+0x8>)
 8003532:	f7ff be53 	b.w	80031dc <__retarget_lock_acquire_recursive>
 8003536:	bf00      	nop
 8003538:	200000d8 	.word	0x200000d8

0800353c <__malloc_unlock>:
 800353c:	4801      	ldr	r0, [pc, #4]	; (8003544 <__malloc_unlock+0x8>)
 800353e:	f7ff be4e 	b.w	80031de <__retarget_lock_release_recursive>
 8003542:	bf00      	nop
 8003544:	200000d8 	.word	0x200000d8

08003548 <_read_r>:
 8003548:	b538      	push	{r3, r4, r5, lr}
 800354a:	4d07      	ldr	r5, [pc, #28]	; (8003568 <_read_r+0x20>)
 800354c:	4604      	mov	r4, r0
 800354e:	4608      	mov	r0, r1
 8003550:	4611      	mov	r1, r2
 8003552:	2200      	movs	r2, #0
 8003554:	602a      	str	r2, [r5, #0]
 8003556:	461a      	mov	r2, r3
 8003558:	f7fc ffe0 	bl	800051c <_read>
 800355c:	1c43      	adds	r3, r0, #1
 800355e:	d102      	bne.n	8003566 <_read_r+0x1e>
 8003560:	682b      	ldr	r3, [r5, #0]
 8003562:	b103      	cbz	r3, 8003566 <_read_r+0x1e>
 8003564:	6023      	str	r3, [r4, #0]
 8003566:	bd38      	pop	{r3, r4, r5, pc}
 8003568:	200000e4 	.word	0x200000e4

0800356c <_init>:
 800356c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800356e:	bf00      	nop
 8003570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003572:	bc08      	pop	{r3}
 8003574:	469e      	mov	lr, r3
 8003576:	4770      	bx	lr

08003578 <_fini>:
 8003578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357a:	bf00      	nop
 800357c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800357e:	bc08      	pop	{r3}
 8003580:	469e      	mov	lr, r3
 8003582:	4770      	bx	lr
