# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv 
# -- Compiling module select_adder
# -- Compiling module select_strcut
# -- Compiling module four_bit_adder
# -- Compiling module select_FA
# 
# Top level modules:
# 	select_adder
# End time: 11:45:46 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:45:46 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 11:45:46 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 11:45:46 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:45:47 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 11:45:47 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/Lab4 {C:/Users/cozyn/Desktop/ECE 385/Lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/Lab4" C:/Users/cozyn/Desktop/ECE 385/Lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:45:47 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:45:47 on Sep 17,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.adder2
# Loading work.control
# Loading work.router
# Loading work.reg_17
# Loading work.select_adder
# Loading work.four_bit_adder
# Loading work.select_FA
# Loading work.select_strcut
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/adders/ss1/for_0 File: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv
# ** Warning: (vsim-3015) C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/adders/ss1/for_1 File: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv
# ** Warning: (vsim-3015) C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/adders/ss2/for_0 File: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv
# ** Warning: (vsim-3015) C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/adders/ss2/for_1 File: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv
# ** Warning: (vsim-3015) C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(37): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/adders/ss3/for_0 File: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv
# ** Warning: (vsim-3015) C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(38): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv(68).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/adders/ss3/for_1 File: C:/Users/cozyn/Desktop/ECE 385/Lab4/select_adder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(135): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(127): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(119): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(111): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(103): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(96): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(88): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(80): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(72): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(64): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(56): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(48): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(40): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(33): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(17): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/control.sv(19): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/run_once
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(127): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(119): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(111): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(103): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(96): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/router.sv(88): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/route
# ** Warning: (vsim-8315) C:/Users/cozyn/Desktop/ECE 385/Lab4/control.sv(19): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/tp/run_once
add wave -position insertpoint  \
sim:/testbench/tp/S
run
run -al
# End time: 11:46:27 on Sep 17,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 31
