library IEEE;
use.STD_LOGIC_1164.all;

entity PRE_RAM is
	port(		en		:	in	std_logic;
				sw0	:	in	std_logic;
				sw1	:	in	std_logic;
				sw2	:	in	std_logic;
				sw3	:	in	std_logic;
				sw4	:	in	std_logic;
				sw5	:	in	std_logic;
				sw6	:	in	std_logic;
				sw7	:	in	std_logic;
				word	:	out std_logic_vector(3 downto 0));

end PRE_RAM;

architecture Behavioral of PRE_RAM is

		signal s_word	:	unsigned(std_logic_vector(3 downto 0);

begin
		
		process(sw0,sw1,sw2,sw3,sw4,sw5,sw6,sw7)
		
		begin
		
				case(sw0,sw1,sw2,sw3,sw4,sw5,sw6,sw7) is
				
				when (sw0='1') =>
					s_word<="0000";
				
				when (sw1='1') =>
					s_word<="0000";
				
				when (sw2='1') =>
					s_word<="0000";
				
				when (sw3='1') =>
					s_word<="0000";
				
				when (sw4='1') =>
					s_word<="0000";
				
				when (sw5='1') =>
					s_word<="0000";
				
				when (sw6='1') =>
					s_word<="0000";
				
				when (sw7='1') =>
					s_word<="0000";
					
				end case;
		end process;

end Behavioral;
					
				