<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SPIRV/SPIRVModuleAnalysis.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ac3785bb61599da224f3f094ecb2eaf7.html">SPIRV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPIRVModuleAnalysis.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SPIRVModuleAnalysis_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SPIRVModuleAnalysis.h - analysis of global instrs &amp; regs -*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// The analysis collects instructions that should be output at the module level</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// and performs the global register numbering.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_SPIRV_SPIRVMODULEANALYSIS_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_SPIRV_SPIRVMODULEANALYSIS_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVBaseInfo_8h.html">MCTargetDesc/SPIRVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVGlobalRegistry_8h.html">SPIRVGlobalRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVUtils_8h.html">SPIRVUtils.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ADT_2StringMap_8h.html">llvm/ADT/StringMap.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>SPIRVSubtarget;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MachineModuleInfo;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span>SPIRV {</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// The enum contains logical module sections for the instruction collection.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1b">   32</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1b">ModuleSectionType</a> {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="comment">//  MB_Capabilities, MB_Extensions, MB_ExtInstImports, MB_MemoryModel,</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1baea37977cca9860f19a9776b4ad6e8db9">   34</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1baea37977cca9860f19a9776b4ad6e8db9">MB_EntryPoints</a>, <span class="comment">// All OpEntryPoint instructions (if any).</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="comment">//  MB_ExecutionModes, MB_DebugSourceAndStrings,</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bab6dfa3080138274f2b58fc615f737ec3">   36</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bab6dfa3080138274f2b58fc615f737ec3">MB_DebugNames</a>,           <span class="comment">// All OpName and OpMemberName intrs.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1ba29e82652bcf93f6b3ffe2d4f08ea123b">   37</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1ba29e82652bcf93f6b3ffe2d4f08ea123b">MB_DebugModuleProcessed</a>, <span class="comment">// All OpModuleProcessed instructions.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1ba3c09c5b4b8345d2c1b8ae49e23fdb37a">   38</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1ba3c09c5b4b8345d2c1b8ae49e23fdb37a">MB_Annotations</a>,          <span class="comment">// OpDecorate, OpMemberDecorate etc.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bab45db00a8b7c110dfe9e2e9be8a1cec1">   39</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bab45db00a8b7c110dfe9e2e9be8a1cec1">MB_TypeConstVars</a>,        <span class="comment">// OpTypeXXX, OpConstantXXX, and global OpVariables.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bad434d9cb6c56f35f9521b2c973790233">   40</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bad434d9cb6c56f35f9521b2c973790233">MB_ExtFuncDecls</a>,         <span class="comment">// OpFunction etc. to declare for external funcs.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bacb972633c1f797f661b9bc9b5f134add">   41</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bacb972633c1f797f661b9bc9b5f134add">NUM_MODULE_SECTIONS</a>      <span class="comment">// Total number of sections requiring basic blocks.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;};</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html">   44</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html">Requirements</a> {</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#a88459336f3352d1f3d53e280d46f6ee2">   45</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a88459336f3352d1f3d53e280d46f6ee2">IsSatisfiable</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">   46</a></span>&#160;  <span class="keyword">const</span> std::optional&lt;Capability::Capability&gt; <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">Cap</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#afe1bfd34ce9baed069d0e76ea09f0a4c">   47</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">ExtensionList</a> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#afe1bfd34ce9baed069d0e76ea09f0a4c">Exts</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#a1e4cbd9afd5b34579abd19285d2a700a">   48</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a1e4cbd9afd5b34579abd19285d2a700a">MinVer</a>; <span class="comment">// 0 if no min version is required.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#adf20c5e08f39f097b9e5cc32819c0d8f">   49</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#adf20c5e08f39f097b9e5cc32819c0d8f">MaxVer</a>; <span class="comment">// 0 if no max version is required.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#ab1fff6d2504981645af976fc612473bf">   51</a></span>&#160;  <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#ab1fff6d2504981645af976fc612473bf">Requirements</a>(<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a88459336f3352d1f3d53e280d46f6ee2">IsSatisfiable</a> = <span class="keyword">false</span>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;               std::optional&lt;Capability::Capability&gt; <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">Cap</a> = {},</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;               <a class="code" href="classllvm_1_1SmallVector.html">ExtensionList</a> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#afe1bfd34ce9baed069d0e76ea09f0a4c">Exts</a> = {}, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a1e4cbd9afd5b34579abd19285d2a700a">MinVer</a> = 0,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;               <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#adf20c5e08f39f097b9e5cc32819c0d8f">MaxVer</a> = 0)</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      : <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a88459336f3352d1f3d53e280d46f6ee2">IsSatisfiable</a>(<a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a88459336f3352d1f3d53e280d46f6ee2">IsSatisfiable</a>), <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">Cap</a>(<a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">Cap</a>), <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#afe1bfd34ce9baed069d0e76ea09f0a4c">Exts</a>(<a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#afe1bfd34ce9baed069d0e76ea09f0a4c">Exts</a>), <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a1e4cbd9afd5b34579abd19285d2a700a">MinVer</a>(<a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#a1e4cbd9afd5b34579abd19285d2a700a">MinVer</a>),</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#adf20c5e08f39f097b9e5cc32819c0d8f">MaxVer</a>(<a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#adf20c5e08f39f097b9e5cc32819c0d8f">MaxVer</a>) {}</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1Requirements.html#aeab31b3ffa3defb1ff662bd838b9d1bb">   57</a></span>&#160;  <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#aeab31b3ffa3defb1ff662bd838b9d1bb">Requirements</a>(Capability::Capability <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">Cap</a>) : <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html">Requirements</a>(<a class="code" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, {<a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">Cap</a>}) {}</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html">   60</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html">RequirementHandler</a> {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">CapabilityList</a> MinimalCaps;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Capability::Capability, 8&gt;</a> AllCaps;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Extension::Extension, 4&gt;</a> AllExtensions;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">unsigned</span> MinVersion; <span class="comment">// 0 if no min version is defined.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">unsigned</span> MaxVersion; <span class="comment">// 0 if no max version is defined.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> AvailableCaps;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// Remove a list of capabilities from dedupedCaps and add them to AllCaps,</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// recursing through their implicitly declared capabilities too.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">void</span> pruneCapabilities(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">CapabilityList</a> &amp;ToPrune);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a0df0a1abbeaf3fcc9b9dcfbbf8839ffe">   73</a></span>&#160;  <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a0df0a1abbeaf3fcc9b9dcfbbf8839ffe">RequirementHandler</a>() : MinVersion(0), MaxVersion(0) {}</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a96b8c6b4f93f8ac91131fb3f55dbd6d4">   74</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a96b8c6b4f93f8ac91131fb3f55dbd6d4">clear</a>() {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    MinimalCaps.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    AllCaps.<a class="code" href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">clear</a>();</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    AvailableCaps.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a1fbf4d66a9eeaa9ade03e8febee097ee">clear</a>();</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    AllExtensions.<a class="code" href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">clear</a>();</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    MinVersion = 0;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    MaxVersion = 0;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  }</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a429aad6c761eefa45e971e6e03319461">   82</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a429aad6c761eefa45e971e6e03319461">getMinVersion</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MinVersion; }</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a3300d8410b2d3d3f7b38f052a6f57b54">   83</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a3300d8410b2d3d3f7b38f052a6f57b54">getMaxVersion</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MaxVersion; }</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#add0542ba26b361d2e830058c47f8f6ba">   84</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">CapabilityList</a> &amp;<a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#add0542ba26b361d2e830058c47f8f6ba">getMinimalCapabilities</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MinimalCaps; }</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#aa671b36ca024a82dd8674d5ac64d57c7">   85</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Extension::Extension, 4&gt;</a> &amp;<a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#aa671b36ca024a82dd8674d5ac64d57c7">getExtensions</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">return</span> AllExtensions;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  }</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Add a list of capabilities, ensuring AllCaps captures all the implicitly</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// declared capabilities, and MinimalCaps has the minimal set of required</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// capabilities (so all implicitly declared ones are removed).</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a03e9e9711e88943ba1fc4ec17815155e">addCapabilities</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">CapabilityList</a> &amp;ToAdd);</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a8e809ea30076107903b18dcacdd74ed9">   92</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a8e809ea30076107903b18dcacdd74ed9">addCapability</a>(Capability::Capability ToAdd) { <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a03e9e9711e88943ba1fc4ec17815155e">addCapabilities</a>({ToAdd}); }</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a4d5fe47ba4a3c6cbc8d9655eafdb13f2">   93</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a4d5fe47ba4a3c6cbc8d9655eafdb13f2">addExtensions</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">ExtensionList</a> &amp;ToAdd) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    AllExtensions.<a class="code" href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">insert</a>(ToAdd.begin(), ToAdd.end());</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a76ba7ea9a0c026dca295bca66c0db878">   96</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a76ba7ea9a0c026dca295bca66c0db878">addExtension</a>(Extension::Extension ToAdd) { AllExtensions.<a class="code" href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">insert</a>(ToAdd); }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Add the given requirements to the lists. If constraints conflict, or these</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// requirements cannot be satisfied, then abort the compilation.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#ad9d818719af482a01e274720df3a89cb">addRequirements</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1SPIRV_1_1Requirements.html">Requirements</a> &amp;Req);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// Get requirement and add it to the list.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a6159bd1e92189d78460c749a6f0a39fb">getAndAddRequirements</a>(SPIRV::OperandCategory::OperandCategory Category,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                             <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVSubtarget.html">SPIRVSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// Check if all the requirements can be satisfied for the given subtarget, and</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// if not abort compilation.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a526f8fec6542091d032cc70a4f1bf84e">checkSatisfiable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVSubtarget.html">SPIRVSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a77146847c9ebeb13c90fb4f23acfe4c1">initAvailableCapabilities</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVSubtarget.html">SPIRVSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Add the given capabilities to available and all their implicitly defined</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// capabilities too.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a91c1307c498a571a4404494e050f0ab8">addAvailableCaps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">CapabilityList</a> &amp;ToAdd);</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a34a74a90bd3f29c1143ce77b9f78461f">  110</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a34a74a90bd3f29c1143ce77b9f78461f">isCapabilityAvailable</a>(Capability::Capability Cap)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">return</span> AvailableCaps.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#ad409c2de8502b94c8a0b1193307c63b6">contains</a>(Cap);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  }</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a2337541bc5463462ac9dd28b96875f45">  115</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1SmallVector.html">InstrList</a> = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *&gt;</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// Maps a local register to the corresponding global alias.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a0dbd62086c145f5acfef18b19cf4563a">  117</a></span>&#160;<span class="keyword">using</span> <a class="code" href="namespacellvm_1_1SPIRV.html#a0dbd62086c145f5acfef18b19cf4563a">LocalToGlobalRegTable</a> = std::map&lt;Register, Register&gt;;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">using</span> <a class="code" href="namespacellvm_1_1SPIRV.html#a0af72f766025588a8b84f102cc873f4d">RegisterAliasMapTy</a> =</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SPIRV.html#a0af72f766025588a8b84f102cc873f4d">  119</a></span>&#160;    std::map&lt;const MachineFunction *, LocalToGlobalRegTable&gt;;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// The struct contains results of the module analysis and methods</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// to access them.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html">  123</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html">ModuleAnalysisInfo</a> {</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a36f2f69ecaab952430005d4d661c7f4b">  124</a></span>&#160;  <a class="code" href="structllvm_1_1SPIRV_1_1RequirementHandler.html">RequirementHandler</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a36f2f69ecaab952430005d4d661c7f4b">Reqs</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a7696ee6cb7a16bce834ca0663fdf7750">  125</a></span>&#160;  MemoryModel::MemoryModel <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a7696ee6cb7a16bce834ca0663fdf7750">Mem</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ab12e2f7caf864b2502203ba633d011e0">  126</a></span>&#160;  AddressingModel::AddressingModel <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ab12e2f7caf864b2502203ba633d011e0">Addr</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ac51010ad431bba8addce754ac5da46a5">  127</a></span>&#160;  <a class="code" href="namespacellvm_1_1dwarf.html#a78f32f1cfba451a8c3691f00768da230">SourceLanguage::SourceLanguage</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ac51010ad431bba8addce754ac5da46a5">SrcLang</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a1a937bb04a43f4184758b70f8d2318ba">  128</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a1a937bb04a43f4184758b70f8d2318ba">SrcLangVersion</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ac4843cd1dc9203513b4217f05af9fc4d">  129</a></span>&#160;  <a class="code" href="classllvm_1_1StringSet.html">StringSet&lt;&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ac4843cd1dc9203513b4217f05af9fc4d">SrcExt</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// Maps ExtInstSet to corresponding ID register.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#af0cfb97837c2333b3dd1d7107b27e383">  131</a></span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, Register&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#af0cfb97837c2333b3dd1d7107b27e383">ExtInstSetMap</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// Contains the list of all global OpVariables in the module.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a0ff00b0f6237cdf288aa3b3cb6be7c4a">  133</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a0ff00b0f6237cdf288aa3b3cb6be7c4a">GlobalVarList</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Maps functions to corresponding function ID registers.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a3819418706e3999fdab38f3ed191fc6c">  135</a></span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;const Function *, Register&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a3819418706e3999fdab38f3ed191fc6c">FuncMap</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// The set contains machine instructions which are necessary</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// for correct MIR but will not be emitted in function bodies.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf9e83b695858432b89d86bf2f858351">  138</a></span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;MachineInstr *&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf9e83b695858432b89d86bf2f858351">InstrsToDelete</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// The set contains machine basic blocks which are necessary</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// for correct MIR but will not be emitted.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a50369808aefb342b645bd2af93902e5e">  141</a></span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;MachineBasicBlock *&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a50369808aefb342b645bd2af93902e5e">MBBsToSkip</a>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// The table contains global aliases of local registers for each machine</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// function. The aliases are used to substitute local registers during</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// code emission.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">  145</a></span>&#160;  <a class="code" href="namespacellvm_1_1SPIRV.html#a0af72f766025588a8b84f102cc873f4d">RegisterAliasMapTy</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// The counter holds the maximum ID we have in the module.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a38d60ccaa2c3ca9e0a541877e6b6ae95">  147</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a38d60ccaa2c3ca9e0a541877e6b6ae95">MaxID</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// The array contains lists of MIs for each module section.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#aad1be5bc5d04bdd4d750cd899727f5fa">  149</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstrList</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#aad1be5bc5d04bdd4d750cd899727f5fa">MS</a>[<a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bacb972633c1f797f661b9bc9b5f134add">NUM_MODULE_SECTIONS</a>];</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// The table maps MBB number to SPIR-V unique ID register.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">  151</a></span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;int, Register&gt;</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">BBNumToRegMap</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf7cd68bf3ebca5b731b601c8bba1d64">  153</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf7cd68bf3ebca5b731b601c8bba1d64">getFuncReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &amp;&amp; <span class="stringliteral">&quot;Function is null&quot;</span>);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keyword">auto</span> FuncPtrRegPair = <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a3819418706e3999fdab38f3ed191fc6c">FuncMap</a>.find(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FuncPtrRegPair != <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a3819418706e3999fdab38f3ed191fc6c">FuncMap</a>.end() &amp;&amp; <span class="stringliteral">&quot;Cannot find function ID&quot;</span>);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> FuncPtrRegPair-&gt;second;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a270157673d9c13e1821ae2d7df6e58cf">  159</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a270157673d9c13e1821ae2d7df6e58cf">getExtInstSetReg</a>(<span class="keywordtype">unsigned</span> SetNum) { <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#af0cfb97837c2333b3dd1d7107b27e383">ExtInstSetMap</a>[SetNum]; }</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5feaa84c0ad696a7df7e725e8fe924d9">  160</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstrList</a> &amp;<a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5feaa84c0ad696a7df7e725e8fe924d9">getMSInstrs</a>(<span class="keywordtype">unsigned</span> MSType) { <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#aad1be5bc5d04bdd4d750cd899727f5fa">MS</a>[MSType]; }</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ab62ac505decbf70d6ffb066cb116207e">  161</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ab62ac505decbf70d6ffb066cb116207e">setSkipEmission</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) { <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf9e83b695858432b89d86bf2f858351">InstrsToDelete</a>.insert(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); }</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a756cfb66e84af5b6d5c53411ac489e75">  162</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a756cfb66e84af5b6d5c53411ac489e75">getSkipEmission</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf9e83b695858432b89d86bf2f858351">InstrsToDelete</a>.contains(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a52e7a8b8ec3fbcb44ed9431abe93e1f4">  165</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a52e7a8b8ec3fbcb44ed9431abe93e1f4">setRegisterAlias</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                        <a class="code" href="classllvm_1_1Register.html">Register</a> AliasReg) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>[MF][<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = AliasReg;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a042607ec02c65862f1bddded07e23082">  169</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a042607ec02c65862f1bddded07e23082">getRegisterAlias</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keyword">auto</span> RI = <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>[MF].find(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">if</span> (RI == <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>[MF].<a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>()) {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html">Register</a>(0);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>[MF][<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>];</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a546a43f3fc0c25ab7fa23070cd633601">  176</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a546a43f3fc0c25ab7fa23070cd633601">hasRegisterAlias</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>.find(MF) != <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>.end() &amp;&amp;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;           <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>[MF].find(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) != <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">RegisterAliasTable</a>[MF].end();</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a4c962fb16f10d6b02ed22c3884663c9c">  180</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a4c962fb16f10d6b02ed22c3884663c9c">getNextID</a>() { <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a38d60ccaa2c3ca9e0a541877e6b6ae95">MaxID</a>++; }</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a2bf4971bc2c811343ab9c312b178f400">  181</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a2bf4971bc2c811343ab9c312b178f400">hasMBBRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">BBNumToRegMap</a>.find(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.getNumber()) != <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">BBNumToRegMap</a>.end();</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  }</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// Convert MBB&#39;s number to corresponding ID register.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a636ee8de87b2754d3a2a3d0733e0120f">  185</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a636ee8de87b2754d3a2a3d0733e0120f">getOrCreateMBBRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keyword">auto</span> <a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a> = <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">BBNumToRegMap</a>.find(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.getNumber());</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a> != <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">BBNumToRegMap</a>.end())</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a>-&gt;second;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg = <a class="code" href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">Register::index2VirtReg</a>(<a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a4c962fb16f10d6b02ed22c3884663c9c">getNextID</a>());</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">BBNumToRegMap</a>[<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.getNumber()] = NewReg;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> NewReg;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;};</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;} <span class="comment">// namespace SPIRV</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRVModuleAnalysis.html">  196</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SPIRVModuleAnalysis.html">SPIRVModuleAnalysis</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ModulePass.html">ModulePass</a> {</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRVModuleAnalysis.html#a85d97104caab75779fd4dfd2bb6c9082">  197</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="structllvm_1_1SPIRVModuleAnalysis.html#a85d97104caab75779fd4dfd2bb6c9082">ID</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRVModuleAnalysis.html#ac0bdc2df91498e19e70388f998f64e8d">  200</a></span>&#160;  <a class="code" href="structllvm_1_1SPIRVModuleAnalysis.html#ac0bdc2df91498e19e70388f998f64e8d">SPIRVModuleAnalysis</a>() : <a class="code" href="classllvm_1_1ModulePass.html">ModulePass</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>) {}</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SPIRVModuleAnalysis.html#a8eae6ad023f13a78b20df1ac5fd511fd">runOnModule</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SPIRVModuleAnalysis.html#afe9d9cf2f96394c702e785deb75af8c4">getAnalysisUsage</a>(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structllvm_1_1SPIRVModuleAnalysis.html#a05886598201aad1f7d78d80510ea352c">  204</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html">SPIRV::ModuleAnalysisInfo</a> <a class="code" href="structllvm_1_1SPIRVModuleAnalysis.html#a05886598201aad1f7d78d80510ea352c">MAI</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">void</span> setBaseInfo(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">void</span> collectGlobalEntities(</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keyword">const</span> std::vector&lt;SPIRV::DTSortableEntry *&gt; &amp;DepsGraph,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <a class="code" href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1b">SPIRV::ModuleSectionType</a> MSType,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <a class="code" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt;<span class="keywordtype">bool</span>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRV_1_1DTSortableEntry.html">SPIRV::DTSortableEntry</a> *)&gt; Pred,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordtype">bool</span> UsePreOrder);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">void</span> processDefInstrs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordtype">void</span> collectFuncNames(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordtype">void</span> processOtherInstrs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordtype">void</span> numberRegistersGlobally(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVSubtarget.html">SPIRVSubtarget</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1SPIRVGlobalRegistry.html">SPIRVGlobalRegistry</a> *GR;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">SPIRVInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1MachineModuleInfo.html">MachineModuleInfo</a> *MMI;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;};</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_SPIRV_SPIRVMODULEANALYSIS_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a52e7a8b8ec3fbcb44ed9431abe93e1f4"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a52e7a8b8ec3fbcb44ed9431abe93e1f4">llvm::SPIRV::ModuleAnalysisInfo::setRegisterAlias</a></div><div class="ttdeci">void setRegisterAlias(const MachineFunction *MF, Register Reg, Register AliasReg)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00165">SPIRVModuleAnalysis.h:165</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1b"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1b">llvm::SPIRV::ModuleSectionType</a></div><div class="ttdeci">ModuleSectionType</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00032">SPIRVModuleAnalysis.h:32</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a3300d8410b2d3d3f7b38f052a6f57b54"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a3300d8410b2d3d3f7b38f052a6f57b54">llvm::SPIRV::RequirementHandler::getMaxVersion</a></div><div class="ttdeci">unsigned getMaxVersion() const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00083">SPIRVModuleAnalysis.h:83</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1ModulePass_html"><div class="ttname"><a href="classllvm_1_1ModulePass.html">llvm::ModulePass</a></div><div class="ttdoc">ModulePass class - This class is used to implement unstructured interprocedural optimizations and ana...</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00248">Pass.h:248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1bab45db00a8b7c110dfe9e2e9be8a1cec1"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bab45db00a8b7c110dfe9e2e9be8a1cec1">llvm::SPIRV::MB_TypeConstVars</a></div><div class="ttdeci">@ MB_TypeConstVars</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00039">SPIRVModuleAnalysis.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1bacb972633c1f797f661b9bc9b5f134add"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bacb972633c1f797f661b9bc9b5f134add">llvm::SPIRV::NUM_MODULE_SECTIONS</a></div><div class="ttdeci">@ NUM_MODULE_SECTIONS</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00041">SPIRVModuleAnalysis.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a77146847c9ebeb13c90fb4f23acfe4c1"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a77146847c9ebeb13c90fb4f23acfe4c1">llvm::SPIRV::RequirementHandler::initAvailableCapabilities</a></div><div class="ttdeci">void initAvailableCapabilities(const SPIRVSubtarget &amp;ST)</div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a4d5fe47ba4a3c6cbc8d9655eafdb13f2"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a4d5fe47ba4a3c6cbc8d9655eafdb13f2">llvm::SPIRV::RequirementHandler::addExtensions</a></div><div class="ttdeci">void addExtensions(const ExtensionList &amp;ToAdd)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00093">SPIRVModuleAnalysis.h:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_afe1bfd34ce9baed069d0e76ea09f0a4c"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#afe1bfd34ce9baed069d0e76ea09f0a4c">llvm::SPIRV::Requirements::Exts</a></div><div class="ttdeci">const ExtensionList Exts</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00047">SPIRVModuleAnalysis.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_abc409d16a2f697af8d421bbaad63ee26"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#abc409d16a2f697af8d421bbaad63ee26">llvm::SPIRV::Requirements::Cap</a></div><div class="ttdeci">const std::optional&lt; Capability::Capability &gt; Cap</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00046">SPIRVModuleAnalysis.h:46</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path.</div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00235">Path.cpp:235</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_acf7cd68bf3ebca5b731b601c8bba1d64"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf7cd68bf3ebca5b731b601c8bba1d64">llvm::SPIRV::ModuleAnalysisInfo::getFuncReg</a></div><div class="ttdeci">Register getFuncReg(const Function *F)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00153">SPIRVModuleAnalysis.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVSubtarget_html"><div class="ttname"><a href="classllvm_1_1SPIRVSubtarget.html">llvm::SPIRVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVSubtarget_8h_source.html#l00035">SPIRVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet&lt; Capability::Capability, 8 &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a0dbd62086c145f5acfef18b19cf4563a"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a0dbd62086c145f5acfef18b19cf4563a">llvm::SPIRV::LocalToGlobalRegTable</a></div><div class="ttdeci">std::map&lt; Register, Register &gt; LocalToGlobalRegTable</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00117">SPIRVModuleAnalysis.h:117</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a38d60ccaa2c3ca9e0a541877e6b6ae95"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a38d60ccaa2c3ca9e0a541877e6b6ae95">llvm::SPIRV::ModuleAnalysisInfo::MaxID</a></div><div class="ttdeci">unsigned MaxID</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00147">SPIRVModuleAnalysis.h:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a1979c563289f871907832e419889f979"><div class="ttname"><a href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static Register index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00084">Register.h:84</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html">llvm::SPIRV::ModuleAnalysisInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00123">SPIRVModuleAnalysis.h:123</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_ac4843cd1dc9203513b4217f05af9fc4d"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ac4843cd1dc9203513b4217f05af9fc4d">llvm::SPIRV::ModuleAnalysisInfo::SrcExt</a></div><div class="ttdeci">StringSet SrcExt</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00129">SPIRVModuleAnalysis.h:129</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a5feaa84c0ad696a7df7e725e8fe924d9"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5feaa84c0ad696a7df7e725e8fe924d9">llvm::SPIRV::ModuleAnalysisInfo::getMSInstrs</a></div><div class="ttdeci">InstrList &amp; getMSInstrs(unsigned MSType)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00160">SPIRVModuleAnalysis.h:160</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRV_1_1DTSortableEntry_html"><div class="ttname"><a href="classllvm_1_1SPIRV_1_1DTSortableEntry.html">llvm::SPIRV::DTSortableEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVDuplicatesTracker_8h_source.html#l00031">SPIRVDuplicatesTracker.h:31</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_ab62ac505decbf70d6ffb066cb116207e"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ab62ac505decbf70d6ffb066cb116207e">llvm::SPIRV::ModuleAnalysisInfo::setSkipEmission</a></div><div class="ttdeci">void setSkipEmission(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00161">SPIRVModuleAnalysis.h:161</a></div></div>
<div class="ttc" id="ainclude_2llvm_2Demangle_2README_8txt_html_a9d56f6c541a0ab888755f9bc198b8eca"><div class="ttname"><a href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f</a></div><div class="ttdeci">Itanium Name Demangler i e convert the string _Z1fv into f()&quot;. You can also use the CRTP base ManglingParser to perform some simple analysis on the mangled name</div></div>
<div class="ttc" id="aSPIRVBaseInfo_8h_html"><div class="ttname"><a href="SPIRVBaseInfo_8h.html">SPIRVBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00047">PassAnalysisSupport.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html">llvm::SPIRV::RequirementHandler</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00060">SPIRVModuleAnalysis.h:60</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRVModuleAnalysis_html_a05886598201aad1f7d78d80510ea352c"><div class="ttname"><a href="structllvm_1_1SPIRVModuleAnalysis.html#a05886598201aad1f7d78d80510ea352c">llvm::SPIRVModuleAnalysis::MAI</a></div><div class="ttdeci">static struct SPIRV::ModuleAnalysisInfo MAI</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00204">SPIRVModuleAnalysis.h:204</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a4c962fb16f10d6b02ed22c3884663c9c"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a4c962fb16f10d6b02ed22c3884663c9c">llvm::SPIRV::ModuleAnalysisInfo::getNextID</a></div><div class="ttdeci">unsigned getNextID()</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00180">SPIRVModuleAnalysis.h:180</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineModuleInfo_html"><div class="ttname"><a href="classllvm_1_1MachineModuleInfo.html">llvm::MachineModuleInfo</a></div><div class="ttdoc">This class contains meta information specific to a module.</div><div class="ttdef"><b>Definition:</b> <a href="MachineModuleInfo_8h_source.html#l00074">MachineModuleInfo.h:74</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a1a937bb04a43f4184758b70f8d2318ba"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a1a937bb04a43f4184758b70f8d2318ba">llvm::SPIRV::ModuleAnalysisInfo::SrcLangVersion</a></div><div class="ttdeci">unsigned SrcLangVersion</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00128">SPIRVModuleAnalysis.h:128</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html"><div class="ttname"><a href="SPIRVUtils_8h.html">SPIRVUtils.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1ba3c09c5b4b8345d2c1b8ae49e23fdb37a"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1ba3c09c5b4b8345d2c1b8ae49e23fdb37a">llvm::SPIRV::MB_Annotations</a></div><div class="ttdeci">@ MB_Annotations</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00038">SPIRVModuleAnalysis.h:38</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a3819418706e3999fdab38f3ed191fc6c"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a3819418706e3999fdab38f3ed191fc6c">llvm::SPIRV::ModuleAnalysisInfo::FuncMap</a></div><div class="ttdeci">DenseMap&lt; const Function *, Register &gt; FuncMap</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00135">SPIRVModuleAnalysis.h:135</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a5e1b647159e336844bbe70f6f6daa139"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a5e1b647159e336844bbe70f6f6daa139">llvm::SPIRV::ModuleAnalysisInfo::RegisterAliasTable</a></div><div class="ttdeci">RegisterAliasMapTy RegisterAliasTable</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00145">SPIRVModuleAnalysis.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1ba29e82652bcf93f6b3ffe2d4f08ea123b"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1ba29e82652bcf93f6b3ffe2d4f08ea123b">llvm::SPIRV::MB_DebugModuleProcessed</a></div><div class="ttdeci">@ MB_DebugModuleProcessed</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00037">SPIRVModuleAnalysis.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_adf20c5e08f39f097b9e5cc32819c0d8f"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#adf20c5e08f39f097b9e5cc32819c0d8f">llvm::SPIRV::Requirements::MaxVer</a></div><div class="ttdeci">const unsigned MaxVer</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00049">SPIRVModuleAnalysis.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a50369808aefb342b645bd2af93902e5e"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a50369808aefb342b645bd2af93902e5e">llvm::SPIRV::ModuleAnalysisInfo::MBBsToSkip</a></div><div class="ttdeci">DenseSet&lt; MachineBasicBlock * &gt; MBBsToSkip</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00141">SPIRVModuleAnalysis.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a756cfb66e84af5b6d5c53411ac489e75"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a756cfb66e84af5b6d5c53411ac489e75">llvm::SPIRV::ModuleAnalysisInfo::getSkipEmission</a></div><div class="ttdeci">bool getSkipEmission(const MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00162">SPIRVModuleAnalysis.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1bad434d9cb6c56f35f9521b2c973790233"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bad434d9cb6c56f35f9521b2c973790233">llvm::SPIRV::MB_ExtFuncDecls</a></div><div class="ttdeci">@ MB_ExtFuncDecls</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00040">SPIRVModuleAnalysis.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a546a43f3fc0c25ab7fa23070cd633601"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a546a43f3fc0c25ab7fa23070cd633601">llvm::SPIRV::ModuleAnalysisInfo::hasRegisterAlias</a></div><div class="ttdeci">bool hasRegisterAlias(const MachineFunction *MF, Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00176">SPIRVModuleAnalysis.h:176</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a0df0a1abbeaf3fcc9b9dcfbbf8839ffe"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a0df0a1abbeaf3fcc9b9dcfbbf8839ffe">llvm::SPIRV::RequirementHandler::RequirementHandler</a></div><div class="ttdeci">RequirementHandler()</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00073">SPIRVModuleAnalysis.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseSet_html"><div class="ttname"><a href="classllvm_1_1DenseSet.html">llvm::DenseSet&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_af0cfb97837c2333b3dd1d7107b27e383"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#af0cfb97837c2333b3dd1d7107b27e383">llvm::SPIRV::ModuleAnalysisInfo::ExtInstSetMap</a></div><div class="ttdeci">DenseMap&lt; unsigned, Register &gt; ExtInstSetMap</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00131">SPIRVModuleAnalysis.h:131</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRVModuleAnalysis_html_a85d97104caab75779fd4dfd2bb6c9082"><div class="ttname"><a href="structllvm_1_1SPIRVModuleAnalysis.html#a85d97104caab75779fd4dfd2bb6c9082">llvm::SPIRVModuleAnalysis::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00197">SPIRVModuleAnalysis.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aSPIRVGlobalRegistry_8h_html"><div class="ttname"><a href="SPIRVGlobalRegistry_8h.html">SPIRVGlobalRegistry.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a0ff00b0f6237cdf288aa3b3cb6be7c4a"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a0ff00b0f6237cdf288aa3b3cb6be7c4a">llvm::SPIRV::ModuleAnalysisInfo::GlobalVarList</a></div><div class="ttdeci">SmallVector&lt; MachineInstr *, 4 &gt; GlobalVarList</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00133">SPIRVModuleAnalysis.h:133</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a03e9e9711e88943ba1fc4ec17815155e"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a03e9e9711e88943ba1fc4ec17815155e">llvm::SPIRV::RequirementHandler::addCapabilities</a></div><div class="ttdeci">void addCapabilities(const CapabilityList &amp;ToAdd)</div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00714">DenseMap.h:714</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a8e809ea30076107903b18dcacdd74ed9"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a8e809ea30076107903b18dcacdd74ed9">llvm::SPIRV::RequirementHandler::addCapability</a></div><div class="ttdeci">void addCapability(Capability::Capability ToAdd)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00092">SPIRVModuleAnalysis.h:92</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_af6d5cafbdfc5313e65d990120021a3ec"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01804">BasicAliasAnalysis.cpp:1804</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_aeab31b3ffa3defb1ff662bd838b9d1bb"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#aeab31b3ffa3defb1ff662bd838b9d1bb">llvm::SPIRV::Requirements::Requirements</a></div><div class="ttdeci">Requirements(Capability::Capability Cap)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00057">SPIRVModuleAnalysis.h:57</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_a88459336f3352d1f3d53e280d46f6ee2"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#a88459336f3352d1f3d53e280d46f6ee2">llvm::SPIRV::Requirements::IsSatisfiable</a></div><div class="ttdeci">const bool IsSatisfiable</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00045">SPIRVModuleAnalysis.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_aad1be5bc5d04bdd4d750cd899727f5fa"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#aad1be5bc5d04bdd4d750cd899727f5fa">llvm::SPIRV::ModuleAnalysisInfo::MS</a></div><div class="ttdeci">InstrList MS[NUM_MODULE_SECTIONS]</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00149">SPIRVModuleAnalysis.h:149</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a96b8c6b4f93f8ac91131fb3f55dbd6d4"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a96b8c6b4f93f8ac91131fb3f55dbd6d4">llvm::SPIRV::RequirementHandler::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00074">SPIRVModuleAnalysis.h:74</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_aa671b36ca024a82dd8674d5ac64d57c7"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#aa671b36ca024a82dd8674d5ac64d57c7">llvm::SPIRV::RequirementHandler::getExtensions</a></div><div class="ttdeci">const SmallSet&lt; Extension::Extension, 4 &gt; &amp; getExtensions() const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00085">SPIRVModuleAnalysis.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1bab6dfa3080138274f2b58fc615f737ec3"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1bab6dfa3080138274f2b58fc615f737ec3">llvm::SPIRV::MB_DebugNames</a></div><div class="ttdeci">@ MB_DebugNames</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00036">SPIRVModuleAnalysis.h:36</a></div></div>
<div class="ttc" id="aMemDepPrinter_8cpp_html_a470d8721ad7c3b718e9daeabdaeb4700"><div class="ttname"><a href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">function</a></div><div class="ttdeci">print Print MemDeps of function</div><div class="ttdef"><b>Definition:</b> <a href="MemDepPrinter_8cpp_source.html#l00082">MemDepPrinter.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVGlobalRegistry_html"><div class="ttname"><a href="classllvm_1_1SPIRVGlobalRegistry.html">llvm::SPIRVGlobalRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVGlobalRegistry_8h_source.html#l00027">SPIRVGlobalRegistry.h:27</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a76ba7ea9a0c026dca295bca66c0db878"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a76ba7ea9a0c026dca295bca66c0db878">llvm::SPIRV::RequirementHandler::addExtension</a></div><div class="ttdeci">void addExtension(Extension::Extension ToAdd)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00096">SPIRVModuleAnalysis.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a2bf4971bc2c811343ab9c312b178f400"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a2bf4971bc2c811343ab9c312b178f400">llvm::SPIRV::ModuleAnalysisInfo::hasMBBRegister</a></div><div class="ttdeci">bool hasMBBRegister(const MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00181">SPIRVModuleAnalysis.h:181</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_a1e4cbd9afd5b34579abd19285d2a700a"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#a1e4cbd9afd5b34579abd19285d2a700a">llvm::SPIRV::Requirements::MinVer</a></div><div class="ttdeci">const unsigned MinVer</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00048">SPIRVModuleAnalysis.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1detail_1_1DenseSetImpl_html_a1fbf4d66a9eeaa9ade03e8febee097ee"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#a1fbf4d66a9eeaa9ade03e8febee097ee">llvm::detail::DenseSetImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00092">DenseSet.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a78f32f1cfba451a8c3691f00768da230"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a78f32f1cfba451a8c3691f00768da230">llvm::dwarf::SourceLanguage</a></div><div class="ttdeci">SourceLanguage</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00199">Dwarf.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringSet_html"><div class="ttname"><a href="classllvm_1_1StringSet.html">llvm::StringSet</a></div><div class="ttdoc">StringSet - A wrapper for StringMap that provides set-like functionality.</div><div class="ttdef"><b>Definition:</b> <a href="StringSet_8h_source.html#l00023">StringSet.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SPIRVInstrInfo.html">llvm::SPIRVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVInstrInfo_8h_source.html#l00024">SPIRVInstrInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1detail_1_1DenseSetImpl_html_ad409c2de8502b94c8a0b1193307c63b6"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#ad409c2de8502b94c8a0b1193307c63b6">llvm::detail::DenseSetImpl::contains</a></div><div class="ttdeci">bool contains(const_arg_type_t&lt; ValueT &gt; V) const</div><div class="ttdoc">Check if the set contains the given element.</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00185">DenseSet.h:185</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRVModuleAnalysis_html"><div class="ttname"><a href="structllvm_1_1SPIRVModuleAnalysis.html">llvm::SPIRVModuleAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00196">SPIRVModuleAnalysis.h:196</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a042607ec02c65862f1bddded07e23082"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a042607ec02c65862f1bddded07e23082">llvm::SPIRV::ModuleAnalysisInfo::getRegisterAlias</a></div><div class="ttdeci">Register getRegisterAlias(const MachineFunction *MF, Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00169">SPIRVModuleAnalysis.h:169</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a270157673d9c13e1821ae2d7df6e58cf"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a270157673d9c13e1821ae2d7df6e58cf">llvm::SPIRV::ModuleAnalysisInfo::getExtInstSetReg</a></div><div class="ttdeci">Register getExtInstSetReg(unsigned SetNum)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00159">SPIRVModuleAnalysis.h:159</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a34a74a90bd3f29c1143ce77b9f78461f"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a34a74a90bd3f29c1143ce77b9f78461f">llvm::SPIRV::RequirementHandler::isCapabilityAvailable</a></div><div class="ttdeci">bool isCapabilityAvailable(Capability::Capability Cap) const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00110">SPIRVModuleAnalysis.h:110</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html_ab1fff6d2504981645af976fc612473bf"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html#ab1fff6d2504981645af976fc612473bf">llvm::SPIRV::Requirements::Requirements</a></div><div class="ttdeci">Requirements(bool IsSatisfiable=false, std::optional&lt; Capability::Capability &gt; Cap={}, ExtensionList Exts={}, unsigned MinVer=0, unsigned MaxVer=0)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00051">SPIRVModuleAnalysis.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a91c1307c498a571a4404494e050f0ab8"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a91c1307c498a571a4404494e050f0ab8">llvm::SPIRV::RequirementHandler::addAvailableCaps</a></div><div class="ttdeci">void addAvailableCaps(const CapabilityList &amp;ToAdd)</div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRVModuleAnalysis_html_ac0bdc2df91498e19e70388f998f64e8d"><div class="ttname"><a href="structllvm_1_1SPIRVModuleAnalysis.html#ac0bdc2df91498e19e70388f998f64e8d">llvm::SPIRVModuleAnalysis::SPIRVModuleAnalysis</a></div><div class="ttdeci">SPIRVModuleAnalysis()</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00200">SPIRVModuleAnalysis.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00614">SmallVector.h:614</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_ab12e2f7caf864b2502203ba633d011e0"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ab12e2f7caf864b2502203ba633d011e0">llvm::SPIRV::ModuleAnalysisInfo::Addr</a></div><div class="ttdeci">AddressingModel::AddressingModel Addr</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00126">SPIRVModuleAnalysis.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a1679469af9bb8ccfbe98441fb8228c79"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a1679469af9bb8ccfbe98441fb8228c79">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; const_iterator, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn't already there.</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00177">SmallSet.h:177</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a9d88794e0eb24ad5d19fc75a89026c7a"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a9d88794e0eb24ad5d19fc75a89026c7a">llvm::SPIRV::ModuleAnalysisInfo::BBNumToRegMap</a></div><div class="ttdeci">DenseMap&lt; int, Register &gt; BBNumToRegMap</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00151">SPIRVModuleAnalysis.h:151</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a526f8fec6542091d032cc70a4f1bf84e"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a526f8fec6542091d032cc70a4f1bf84e">llvm::SPIRV::RequirementHandler::checkSatisfiable</a></div><div class="ttdeci">void checkSatisfiable(const SPIRVSubtarget &amp;ST) const</div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a2cef054c0c3ca62b709eb640501e0d1baea37977cca9860f19a9776b4ad6e8db9"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a2cef054c0c3ca62b709eb640501e0d1baea37977cca9860f19a9776b4ad6e8db9">llvm::SPIRV::MB_EntryPoints</a></div><div class="ttdeci">@ MB_EntryPoints</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00034">SPIRVModuleAnalysis.h:34</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRVModuleAnalysis_html_a8eae6ad023f13a78b20df1ac5fd511fd"><div class="ttname"><a href="structllvm_1_1SPIRVModuleAnalysis.html#a8eae6ad023f13a78b20df1ac5fd511fd">llvm::SPIRVModuleAnalysis::runOnModule</a></div><div class="ttdeci">bool runOnModule(Module &amp;M) override</div><div class="ttdoc">runOnModule - Virtual method overriden by subclasses to process the module being operated on.</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8cpp_source.html#l01008">SPIRVModuleAnalysis.cpp:1008</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html_a76b3fc7c102561fb5210d5151531e409"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">llvm::SmallSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00216">SmallSet.h:216</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a7696ee6cb7a16bce834ca0663fdf7750"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a7696ee6cb7a16bce834ca0663fdf7750">llvm::SPIRV::ModuleAnalysisInfo::Mem</a></div><div class="ttdeci">MemoryModel::MemoryModel Mem</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00125">SPIRVModuleAnalysis.h:125</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a429aad6c761eefa45e971e6e03319461"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a429aad6c761eefa45e971e6e03319461">llvm::SPIRV::RequirementHandler::getMinVersion</a></div><div class="ttdeci">unsigned getMinVersion() const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00082">SPIRVModuleAnalysis.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1Requirements_html"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1Requirements.html">llvm::SPIRV::Requirements</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00044">SPIRVModuleAnalysis.h:44</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_ac51010ad431bba8addce754ac5da46a5"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#ac51010ad431bba8addce754ac5da46a5">llvm::SPIRV::ModuleAnalysisInfo::SrcLang</a></div><div class="ttdeci">SourceLanguage::SourceLanguage SrcLang</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00127">SPIRVModuleAnalysis.h:127</a></div></div>
<div class="ttc" id="aADT_2StringMap_8h_html"><div class="ttname"><a href="ADT_2StringMap_8h.html">StringMap.h</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_a6159bd1e92189d78460c749a6f0a39fb"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#a6159bd1e92189d78460c749a6f0a39fb">llvm::SPIRV::RequirementHandler::getAndAddRequirements</a></div><div class="ttdeci">void getAndAddRequirements(SPIRV::OperandCategory::OperandCategory Category, uint32_t i, const SPIRVSubtarget &amp;ST)</div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_ad9d818719af482a01e274720df3a89cb"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#ad9d818719af482a01e274720df3a89cb">llvm::SPIRV::RequirementHandler::addRequirements</a></div><div class="ttdeci">void addRequirements(const Requirements &amp;Req)</div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_acf9e83b695858432b89d86bf2f858351"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#acf9e83b695858432b89d86bf2f858351">llvm::SPIRV::ModuleAnalysisInfo::InstrsToDelete</a></div><div class="ttdeci">DenseSet&lt; MachineInstr * &gt; InstrsToDelete</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00138">SPIRVModuleAnalysis.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a0af72f766025588a8b84f102cc873f4d"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a0af72f766025588a8b84f102cc873f4d">llvm::SPIRV::RegisterAliasMapTy</a></div><div class="ttdeci">std::map&lt; const MachineFunction *, LocalToGlobalRegTable &gt; RegisterAliasMapTy</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00119">SPIRVModuleAnalysis.h:119</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1RequirementHandler_html_add0542ba26b361d2e830058c47f8f6ba"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1RequirementHandler.html#add0542ba26b361d2e830058c47f8f6ba">llvm::SPIRV::RequirementHandler::getMinimalCapabilities</a></div><div class="ttdeci">const CapabilityList &amp; getMinimalCapabilities() const</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00084">SPIRVModuleAnalysis.h:84</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRVModuleAnalysis_html_afe9d9cf2f96394c702e785deb75af8c4"><div class="ttname"><a href="structllvm_1_1SPIRVModuleAnalysis.html#afe9d9cf2f96394c702e785deb75af8c4">llvm::SPIRVModuleAnalysis::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - This function should be overriden by passes that need analysis information to do t...</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8cpp_source.html#l01003">SPIRVModuleAnalysis.cpp:1003</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a636ee8de87b2754d3a2a3d0733e0120f"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a636ee8de87b2754d3a2a3d0733e0120f">llvm::SPIRV::ModuleAnalysisInfo::getOrCreateMBBRegister</a></div><div class="ttdeci">Register getOrCreateMBBRegister(const MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00185">SPIRVModuleAnalysis.h:185</a></div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="astructllvm_1_1SPIRV_1_1ModuleAnalysisInfo_html_a36f2f69ecaab952430005d4d661c7f4b"><div class="ttname"><a href="structllvm_1_1SPIRV_1_1ModuleAnalysisInfo.html#a36f2f69ecaab952430005d4d661c7f4b">llvm::SPIRV::ModuleAnalysisInfo::Reqs</a></div><div class="ttdeci">RequirementHandler Reqs</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVModuleAnalysis_8h_source.html#l00124">SPIRVModuleAnalysis.h:124</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
