// Seed: 2633813478
module module_0;
  wire id_1 = id_1 - -1;
  assign id_1 = {-1, -1};
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input tri1 _id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input wand id_7,
    output tri0 id_8
);
  logic [id_0 : 1] id_10;
  wire id_11;
  wire id_12;
  logic id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [-1 : -1] id_4;
  logic [-1 'b0 : id_3] id_5;
  ;
  always @*;
  assign id_1 = id_5;
endmodule
