gn.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 77 in '../alu.ucf': Could not find net(s) 'CI<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 78 in '../alu.ucf': Could not find net(s) 'CI<26>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 79 in '../alu.ucf': Could not find net(s) 'CI<25>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 80 in '../alu.ucf': Could not find net(s) 'CI<24>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 81 in '../alu.ucf': Could not find net(s) 'CI<23>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 82 in '../alu.ucf': Could not find net(s) 'CI<22>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 83 in '../alu.ucf': Could not find net(s) 'CI<21>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 84 in '../alu.ucf': Could not find net(s) 'CI<20>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 85 in '../alu.ucf': Could not find net(s) 'CI<19>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 86 in '../alu.ucf': Could not find net(s) 'CI<18>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 87 in '../alu.ucf': Could not find net(s) 'CI<17>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 88 in '../alu.ucf': Could not find net(s) 'CI<16>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 89 in '../alu.ucf': Could not find net(s) 'CI<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 90 in '../alu.ucf': Could not find net(s) 'CI<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 91 in '../alu.ucf': Could not find net(s) 'CI<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 92 in '../alu.ucf': Could not find net(s) 'CI<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 93 in '../alu.ucf': Could not find net(s) 'CI<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 94 in '../alu.ucf': Could not find net(s) 'CI<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '../alu.ucf': Could not find net(s) 'CI<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '../alu.ucf': Could not find net(s) 'CI<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '../alu.ucf': Could not find net(s) 'CI<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '../alu.ucf': Could not find net(s) 'CI<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '../alu.ucf': Could not find net(s) 'CI<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '../alu.ucf': Could not find net(s) 'CI<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '../alu.ucf': Could not find net(s) 'CI<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '../alu.ucf': Could not find net(s) 'CI<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '../alu.ucf': Could not find net(s) 'CI<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '../alu.ucf': Could not find net(s) 'CI<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '../alu.ucf': Could not find net(s) 'MRD' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '../alu.ucf': Could not find net(s) 'IOW' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '../alu.ucf': Could not find net(s) 'IOR' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '../alu.ucf': Could not find net(s) 'CTRL4' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '../alu.ucf': Could not find net(s) 'CTRL3' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '../alu.ucf': Could not find net(s) 'CTRL2' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 112 in '../alu.ucf': Could not find net(s) 'CTRL1' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 113 in '../alu.ucf': Could not find net(s) 'MWR' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "../alu.ucf".

Writing NGDBUILD log file "pc16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 15-bit adder for signal <$n0041> created at line 249.
    Found 16-bit comparator greater for signal <$n0087> created at line 113.
    Found 17-bit subtractor for signal <$n0089> created at line 147.
    Found 16-bit adder carry out for signal <$n0115> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 6
  2-to-1 multiplexer               : 5
  16-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.56 / 2.72 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 56252 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 15-bit adder for signal <$n0041> created at line 249.
    Found 16-bit comparator greater for signal <$n0087> created at line 113.
    Found 17-bit subtractor for signal <$n0089> created at line 147.
    Found 16-bit adder carry out for signal <$n0115> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <sal<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sal<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sal<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sal<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sal<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sal<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sal<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 6
  2-to-1 multiplexer               : 5
  16-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <r0_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <cy> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_15> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <cy_ren> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r7_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r6_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r3_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r0_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r1_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_13> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_12> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_11> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_10> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_9> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_8> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_7> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_6> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_5> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_4> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_3> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_2> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_1> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r5_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r2_14> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <r4_14> is constant in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1290 - Hierarchical block <Mmux_muxspout> is unconnected in block <pc16>.
   It will be removed from the design.
WARNING:Xst:1291 - FF/Latch <sp_ren_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_12> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_11> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_10> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_12> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_11> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_10> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_ren_2> is unconnected in block <pc16>.

Process interrupted by the user.
Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 15-bit adder for signal <$n0041> created at line 249.
    Found 16-bit comparator greater for signal <$n0087> created at line 113.
    Found 17-bit subtractor for signal <$n0089> created at line 147.
    Found 16-bit adder carry out for signal <$n0115> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 6
  2-to-1 multiplexer               : 5
  16-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.19 / 2.34 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 56252 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <sma>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0068> created at line 113.
    Found 17-bit subtractor for signal <$n0070> created at line 147.
    Found 16-bit adder carry out for signal <$n0077> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <sma<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sma<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxspout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_10> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1293 - FF/Latch  <cy_ren> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <cy> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_13_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_15_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_14_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_0_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_1_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_2_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_12_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_11_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_10_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_9_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_8_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_7_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_6_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_5_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_4_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_3_0> is constant in block <pc16>.

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                      34  out of   1728     1%  
 Number of Slice Flip Flops:            25  out of   3456     0%  
 Number of 4 input LUTs:                61  out of   3456     1%  
 Number of bonded IOBs:                 37  out of    144    25%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 24    |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.725ns (Maximum Frequency: 78.585MHz)
   Minimum input arrival time before clock: 7.665ns
   Maximum output required time after clock: 14.546ns
   Maximum combinational path delay: No path found

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...
ERROR:NgdBuild:755 - Line 37 in '../alu.ucf': Could not find net(s) 'MUX<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 38 in '../alu.ucf': Could not find net(s) 'MUX<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 39 in '../alu.ucf': Could not find net(s) 'MUX<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 73 in '../alu.ucf': Could not find net(s) 'CI<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '../alu.ucf': Could not find net(s) 'CI<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '../alu.ucf': Could not find net(s) 'CI<29>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 76 in '../alu.ucf': Could not find net(s) 'CI<28>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 77 in '../alu.ucf': Could not find net(s) 'CI<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 78 in '../alu.ucf': Could not find net(s) 'CI<26>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 79 in '../alu.ucf': Could not find net(s) 'CI<25>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 80 in '../alu.ucf': Could not find net(s) 'CI<24>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 81 in '../alu.ucf': Could not find net(s) 'CI<23>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 82 in '../alu.ucf': Could not find net(s) 'CI<22>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 83 in '../alu.ucf': Could not find net(s) 'CI<21>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 84 in '../alu.ucf': Could not find net(s) 'CI<20>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 85 in '../alu.ucf': Could not find net(s) 'CI<19>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 86 in '../alu.ucf': Could not find net(s) 'CI<18>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 87 in '../alu.ucf': Could not find net(s) 'CI<17>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 88 in '../alu.ucf': Could not find net(s) 'CI<16>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 89 in '../alu.ucf': Could not find net(s) 'CI<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 90 in '../alu.ucf': Could not find net(s) 'CI<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 91 in '../alu.ucf': Could not find net(s) 'CI<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 92 in '../alu.ucf': Could not find net(s) 'CI<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 93 in '../alu.ucf': Could not find net(s) 'CI<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 94 in '../alu.ucf': Could not find net(s) 'CI<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '../alu.ucf': Could not find net(s) 'CI<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '../alu.ucf': Could not find net(s) 'CI<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '../alu.ucf': Could not find net(s) 'CI<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '../alu.ucf': Could not find net(s) 'CI<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '../alu.ucf': Could not find net(s) 'CI<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '../alu.ucf': Could not find net(s) 'CI<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '../alu.ucf': Could not find net(s) 'CI<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '../alu.ucf': Could not find net(s) 'CI<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '../alu.ucf': Could not find net(s) 'CI<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '../alu.ucf': Could not find net(s) 'CI<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '../alu.ucf': Could not find net(s) 'MRD' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '../alu.ucf': Could not find net(s) 'IOW' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '../alu.ucf': Could not find net(s) 'IOR' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '../alu.ucf': Could not find net(s) 'CTRL4' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '../alu.ucf': Could not find net(s) 'CTRL3' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '../alu.ucf': Could not find net(s) 'CTRL2' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 112 in '../alu.ucf': Could not find net(s) 'CTRL1' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 113 in '../alu.ucf': Could not find net(s) 'MWR' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "../alu.ucf".

Writing NGDBUILD log file "pc16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 15-bit adder for signal <$n0041> created at line 249.
    Found 16-bit comparator greater for signal <$n0087> created at line 113.
    Found 17-bit subtractor for signal <$n0089> created at line 147.
    Found 16-bit adder carry out for signal <$n0115> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 6
  2-to-1 multiplexer               : 5
  16-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.59 / 2.75 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 56252 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 15-bit adder for signal <$n0041> created at line 249.
    Found 16-bit comparator greater for signal <$n0085> created at line 113.
    Found 17-bit subtractor for signal <$n0087> created at line 147.
    Found 16-bit adder carry out for signal <$n0109> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 6
  2-to-1 multiplexer               : 5
  16-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.83 / 3.00 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 56316 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0085> created at line 113.
    Found 17-bit subtractor for signal <$n0087> created at line 147.
    Found 16-bit adder carry out for signal <$n0106> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.97 / 2.14 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 54652 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0083> created at line 113.
    Found 17-bit subtractor for signal <$n0085> created at line 147.
    Found 16-bit adder carry out for signal <$n0100> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.58 / 2.73 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 54652 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0082> created at line 113.
    Found 17-bit subtractor for signal <$n0084> created at line 147.
    Found 16-bit adder carry out for signal <$n0095> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.09 / 2.25 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 54652 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0082> created at line 113.
    Found 17-bit subtractor for signal <$n0084> created at line 147.
    Found 16-bit adder carry out for signal <$n0095> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.08 / 2.23 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 54652 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <r_outa> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <muxspout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:646 - Signal <sma> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0035> created at line 249.
    Found 16-bit comparator greater for signal <$n0064> created at line 113.
    Found 17-bit adder for signal <$n0065> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 3-bit register for signal <t>.
    Found 32 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 163 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  16-bit register                  : 10
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 2
  2-to-1 multiplexer               : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 2
  15-bit adder                     : 1
  17-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_10> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_2> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1293 - FF/Latch  <cy_ren> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_13_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <cy> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_15_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_14_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_0_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_1_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_2_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_3_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_4_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_12_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_11_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_10_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_9_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_8_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_7_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_6_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_5_0> is constant in block <pc16>.

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                      34  out of   1728     1%  
 Number of Slice Flip Flops:            25  out of   3456     0%  
 Number of 4 input LUTs:                61  out of   3456     1%  
 Number of bonded IOBs:                 37  out of    144    25%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
mclk:q                             | NONE                   | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 12.725ns (Maximum Frequency: 78.585MHz)
   Minimum input arrival time before clock: 7.665ns
   Maximum output required time after clock: 14.546ns
   Maximum combinational path delay: No path found

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...
ERROR:NgdBuild:755 - Line 37 in '../alu.ucf': Could not find net(s) 'MUX<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 38 in '../alu.ucf': Could not find net(s) 'MUX<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 39 in '../alu.ucf': Could not find net(s) 'MUX<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 73 in '../alu.ucf': Could not find net(s) 'CI<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 74 in '../alu.ucf': Could not find net(s) 'CI<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '../alu.ucf': Could not find net(s) 'CI<29>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 76 in '../alu.ucf': Could not find net(s) 'CI<28>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 77 in '../alu.ucf': Could not find net(s) 'CI<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 78 in '../alu.ucf': Could not find net(s) 'CI<26>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 79 in '../alu.ucf': Could not find net(s) 'CI<25>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 80 in '../alu.ucf': Could not find net(s) 'CI<24>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 81 in '../alu.ucf': Could not find net(s) 'CI<23>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 82 in '../alu.ucf': Could not find net(s) 'CI<22>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 83 in '../alu.ucf': Could not find net(s) 'CI<21>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 84 in '../alu.ucf': Could not find net(s) 'CI<20>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 85 in '../alu.ucf': Could not find net(s) 'CI<19>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 86 in '../alu.ucf': Could not find net(s) 'CI<18>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 87 in '../alu.ucf': Could not find net(s) 'CI<17>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 88 in '../alu.ucf': Could not find net(s) 'CI<16>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 89 in '../alu.ucf': Could not find net(s) 'CI<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 90 in '../alu.ucf': Could not find net(s) 'CI<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 91 in '../alu.ucf': Could not find net(s) 'CI<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 92 in '../alu.ucf': Could not find net(s) 'CI<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 93 in '../alu.ucf': Could not find net(s) 'CI<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 94 in '../alu.ucf': Could not find net(s) 'CI<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '../alu.ucf': Could not find net(s) 'CI<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '../alu.ucf': Could not find net(s) 'CI<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '../alu.ucf': Could not find net(s) 'CI<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '../alu.ucf': Could not find net(s) 'CI<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 99 in '../alu.ucf': Could not find net(s) 'CI<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '../alu.ucf': Could not find net(s) 'CI<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '../alu.ucf': Could not find net(s) 'CI<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '../alu.ucf': Could not find net(s) 'CI<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '../alu.ucf': Could not find net(s) 'CI<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '../alu.ucf': Could not find net(s) 'CI<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '../alu.ucf': Could not find net(s) 'MRD' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '../alu.ucf': Could not find net(s) 'IOW' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '../alu.ucf': Could not find net(s) 'IOR' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '../alu.ucf': Could not find net(s) 'CTRL4' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '../alu.ucf': Could not find net(s) 'CTRL3' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 111 in '../alu.ucf': Could not find net(s) 'CTRL2' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 112 in '../alu.ucf': Could not find net(s) 'CTRL1' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 113 in '../alu.ucf': Could not find net(s) 'MWR' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "../alu.ucf".

Writing NGDBUILD log file "pc16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0082> created at line 113.
    Found 17-bit subtractor for signal <$n0084> created at line 147.
    Found 16-bit adder carry out for signal <$n0095> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.14 / 2.31 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 54652 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <sma>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0069> created at line 113.
    Found 17-bit subtractor for signal <$n0071> created at line 147.
    Found 16-bit adder carry out for signal <$n0078> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:646 - Signal <sma<11>> is assigned but never used.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxspout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_10> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1293 - FF/Latch  <dout_13_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_15_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_14_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_0_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_1_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_2_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_3_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_4_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_5_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_6_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_7_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_8_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_9_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_10_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_11_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_12_0> is constant in block <pc16>.
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.77 / 1.94 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 52604 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <sma>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0068> created at line 113.
    Found 17-bit subtractor for signal <$n0070> created at line 147.
    Found 16-bit adder carry out for signal <$n0077> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:646 - Signal <sma<11>> is assigned but never used.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxspout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_10> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1293 - FF/Latch  <dout_13_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_15_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_14_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_0_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_1_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_2_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_3_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_4_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_5_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_6_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_7_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_8_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_9_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_10_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_11_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_12_0> is constant in block <pc16>.
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.76 / 1.92 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 51580 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <muxspout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:646 - Signal <sma> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0036> created at line 249.
    Found 16-bit comparator greater for signal <$n0065> created at line 113.
    Found 17-bit subtractor for signal <$n0067> created at line 147.
    Found 16-bit adder carry out for signal <$n0074> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 3-bit register for signal <t>.
    Found 48 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 163 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  16-bit register                  : 10
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 3
  2-to-1 multiplexer               : 3
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_10> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_2> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1293 - FF/Latch  <dout_13_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_15_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_14_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_0_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_1_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_2_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_3_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_4_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_5_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_6_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_7_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_8_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_9_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_10_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_11_0> is constant in block <pc16>.
WARNING:Xst:1293 - FF/Latch  <dout_12_0> is constant in block <pc16>.
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.63 / 1.80 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 51644 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <smb>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Using one-hot encoding for signal <sal>.
    Using one-hot encoding for signal <smd>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 15-bit adder for signal <$n0039> created at line 249.
    Found 16-bit comparator greater for signal <$n0083> created at line 113.
    Found 17-bit subtractor for signal <$n0085> created at line 147.
    Found 16-bit adder carry out for signal <$n0100> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:1306 - Output <mrd> is never assigned.
WARNING:Xst:1306 - Output <iow> is never assigned.
WARNING:Xst:1306 - Output <ior> is never assigned.
WARNING:Xst:1306 - Output <ctrl4> is never assigned.
WARNING:Xst:1306 - Output <ctrl3> is never assigned.
WARNING:Xst:1306 - Output <ctrl2> is never assigned.
WARNING:Xst:1306 - Output <ctrl1> is never assigned.
WARNING:Xst:1306 - Output <mwr> is never assigned.
WARNING:Xst:653 - Signal <smb<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smb<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
WARNING:Xst:653 - Signal <shtp<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <shtp<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <cck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <nck> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dng> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <dtg> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wre> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <smd<2>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  15-bit adder                     : 1
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <ir_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <ir_1> is unconnected in block <pc16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.14 / 2.30 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 54652 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0036> created at line 147.
    Found 15-bit adder for signal <$n0048> created at line 249.
    Found 16-bit comparator greater for signal <$n0100> created at line 113.
    Found 16-bit adder carry out for signal <$n0130> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.06 / 2.22 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 59324 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Architecture behavioral of Entity pc16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0036> created at line 147.
    Found 15-bit adder for signal <$n0048> created at line 249.
    Found 16-bit comparator greater for signal <$n0100> created at line 113.
    Found 16-bit adder carry out for signal <$n0130> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.05 / 2.22 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 59324 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0036> created at line 147.
    Found 15-bit adder for signal <$n0048> created at line 249.
    Found 16-bit comparator greater for signal <$n0100> created at line 113.
    Found 16-bit adder carry out for signal <$n0130> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
ERROR:Xst:415 - Synthesis failed
CPU : 3.17 / 3.33 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 59324 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0036> created at line 147.
    Found 15-bit adder for signal <$n0048> created at line 249.
    Found 16-bit comparator greater for signal <$n0100> created at line 113.
    Found 16-bit adder carry out for signal <$n0130> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.53 / 2.70 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 59324 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0030>.
    Found 17-bit subtractor for signal <$n0035> created at line 147.
    Found 15-bit adder for signal <$n0047> created at line 237.
    Found 16-bit comparator greater for signal <$n0099> created at line 113.
    Found 16-bit adder carry out for signal <$n0129> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.52 / 2.69 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 59324 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0030>.
    Found 17-bit subtractor for signal <$n0032> created at line 146.
    Found 15-bit adder for signal <$n0044> created at line 236.
    Found 16-bit comparator greater for signal <$n0082> created at line 111.
    Found 16-bit adder carry out for signal <$n0137> created at line 146.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.52 / 2.69 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 58492 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0030>.
    Found 17-bit subtractor for signal <$n0032> created at line 146.
    Found 15-bit adder for signal <$n0044> created at line 236.
    Found 16-bit comparator greater for signal <$n0082> created at line 111.
    Found 16-bit adder carry out for signal <$n0137> created at line 146.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_9> not replaced by logic
Sources are: sp_ren_9:Q, sp_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_1> not replaced by logic
Sources are: sp_ren_1:Q, sp_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_12> not replaced by logic
Sources are: sp_ren_12:Q, sp_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_11> not replaced by logic
Sources are: sp_ren_11:Q, sp_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_10> not replaced by logic
Sources are: sp_ren_10:Q, sp_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_2> not replaced by logic
Sources are: sp_ren_2:Q, sp_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_8> not replaced by logic
Sources are: sp_ren_8:Q, sp_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_6> not replaced by logic
Sources are: sp_ren_6:Q, sp_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_15> not replaced by logic
Sources are: sp_ren_15:Q, sp_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_13> not replaced by logic
Sources are: sp_ren_13:Q, sp_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_7> not replaced by logic
Sources are: sp_ren_7:Q, sp_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_14> not replaced by logic
Sources are: sp_ren_14:Q, sp_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_0> not replaced by logic
Sources are: sp_ren_0:Q, sp_0:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_5> not replaced by logic
Sources are: sp_ren_5:Q, sp_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_4> not replaced by logic
Sources are: sp_ren_4:Q, sp_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_3> not replaced by logic
Sources are: sp_ren_3:Q, sp_3:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.55 / 2.72 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 58492 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0029>.
    Found 17-bit subtractor for signal <$n0031> created at line 146.
    Found 15-bit adder for signal <$n0042> created at line 227.
    Found 16-bit comparator greater for signal <$n0079> created at line 111.
    Found 16-bit adder carry out for signal <$n0132> created at line 146.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 163 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  16-bit register                  : 10
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 38
  2-to-1 multiplexer               : 4
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.45 / 2.61 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 58300 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:3313 - E:/16bit/16ARM/../16bit.vhd Line 178. Undefined symbol 'sp'.  Should it be: ps?
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0029>.
    Found 17-bit subtractor for signal <$n0031> created at line 146.
    Found 15-bit adder for signal <$n0042> created at line 227.
    Found 16-bit comparator greater for signal <$n0079> created at line 111.
    Found 16-bit adder carry out for signal <$n0132> created at line 146.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 3-bit register for signal <t>.
    Found 64 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 179 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 15
  16-bit register                  : 11
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 38
  2-to-1 multiplexer               : 4
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 23.
FlipFlop mclk has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     313  out of   1728    18%  
 Number of Slice Flip Flops:           200  out of   3456     5%  
 Number of 4 input LUTs:               590  out of   3456    17%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00241:o                          | NONE(*)(dout_4_0)      | 16    |
clk                                | IBUF                   | 3     |
mclk:q                             | NONE                   | 35    |
mclk_2:q                           | NONE                   | 73    |
mclk_1:q                           | NONE                   | 73    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.811ns (Maximum Frequency: 41.997MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 27.423ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                374 out of  1,728   21%
   Number of Slices containing
      unrelated logic:                0 out of    374    0%
   Number of Slice Flip Flops:      168 out of  3,456    4%
   Total Number 4 input LUTs:       582 out of  3,456   16%
      Number used as LUTs:                        573
      Number used as a route-thru:                  9
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 16
Total equivalent gate count for design:  5,642
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  58 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 569
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  374 out of 1728   21%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e27) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.............
Phase 5.8 (Checksum:b3a541) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2656 unrouted;       REAL time: 0 secs 

Phase 2: 2591 unrouted;       REAL time: 0 secs 

Phase 3: 914 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  3.793      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   53   |  1.466     |  3.996      |
+----------------------------+----------+--------+------------+-------------+
|            _n0024          |   Local  |   16   |  1.438     |  3.108      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   37   |  2.016     |  3.534      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   44   |  2.821     |  4.243      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 12:52:10 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Tue Jun 02 12:52:11 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0024 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0033>.
    Found 17-bit subtractor for signal <$n0038> created at line 147.
    Found 16-bit subtractor for signal <$n0045> created at line 217.
    Found 15-bit adder for signal <$n0051> created at line 249.
    Found 16-bit comparator greater for signal <$n0102> created at line 113.
    Found 16-bit adder carry out for signal <$n0132> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 96 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <lr<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smm> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 40
  2-to-1 multiplexer               : 6
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_69> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_86> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_9> not replaced by logic
Sources are: sp_9:Q, sp_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_7> not replaced by logic
Sources are: sp_7:Q, sp_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_8> not replaced by logic
Sources are: sp_8:Q, sp_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_6> not replaced by logic
Sources are: sp_6:Q, sp_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_10> not replaced by logic
Sources are: sp_10:Q, sp_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_14> not replaced by logic
Sources are: sp_14:Q, sp_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_5> not replaced by logic
Sources are: sp_5:Q, sp_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_13> not replaced by logic
Sources are: sp_13:Q, sp_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_4> not replaced by logic
Sources are: sp_4:Q, sp_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_3> not replaced by logic
Sources are: sp_3:Q, sp_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_2> not replaced by logic
Sources are: sp_2:Q, sp_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_12> not replaced by logic
Sources are: sp_12:Q, sp_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_1> not replaced by logic
Sources are: sp_1:Q, sp_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_11> not replaced by logic
Sources are: sp_11:Q, sp_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_15> not replaced by logic
Sources are: sp_15:Q, sp_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <sp_ren_0> not replaced by logic
Sources are: sp_0:Q, sp_ren_0:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.73 / 2.89 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 60348 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0033>.
    Found 17-bit subtractor for signal <$n0038> created at line 147.
    Found 16-bit subtractor for signal <$n0045> created at line 217.
    Found 15-bit adder for signal <$n0051> created at line 249.
    Found 16-bit comparator greater for signal <$n0102> created at line 113.
    Found 16-bit adder carry out for signal <$n0132> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 96 1-bit 2-to-1 multiplexers.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smm> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 40
  2-to-1 multiplexer               : 6
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_52> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_69> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_86> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy_ren> not replaced by logic
Sources are: cy:Q, cy_ren:Q
ERROR:Xst:415 - Synthesis failed
CPU : 3.31 / 3.48 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 60348 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0033>.
    Found 17-bit subtractor for signal <$n0035> created at line 147.
    Found 16-bit subtractor for signal <$n0042> created at line 217.
    Found 15-bit adder for signal <$n0048> created at line 249.
    Found 16-bit comparator greater for signal <$n0085> created at line 111.
    Found 16-bit adder carry out for signal <$n0140> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 96 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smm> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 40
  2-to-1 multiplexer               : 6
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  16-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.56 / 2.73 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 60348 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 249.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <ny> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <cy> not replaced by logic
Sources are: cy_ren:Q, cy:Q
ERROR:Xst:415 - Synthesis failed
CPU : 2.34 / 2.52 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 59324 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 249.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 4
  16-bit latch                     : 4
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 23.
FlipFlop mclk has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     331  out of   1728    19%  
 Number of Slice Flip Flops:           216  out of   3456     6%  
 Number of 4 input LUTs:               624  out of   3456    18%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_2:q                           | NONE                   | 79    |
mclk_1:q                           | NONE                   | 78    |
clk                                | IBUF                   | 3     |
mclk:q                             | NONE                   | 40    |
_n00261:o                          | NONE(*)(dout_8_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 25.444ns (Maximum Frequency: 39.302MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 26.038ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                368 out of  1,728   21%
   Number of Slices containing
      unrelated logic:                0 out of    368    0%
   Number of Slice Flip Flops:      168 out of  3,456    4%
   Total Number 4 input LUTs:       566 out of  3,456   16%
      Number used as LUTs:                        557
      Number used as a route-thru:                  9
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 16
Total equivalent gate count for design:  5,498
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  58 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 569
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  368 out of 1728   21%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e09) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.............
Phase 5.8 (Checksum:b3fc8f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2578 unrouted;       REAL time: 0 secs 

Phase 2: 2440 unrouted;       REAL time: 0 secs 

Phase 3: 820 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   56   |  0.405     |  5.188      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  3.635      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   32   |  0.818     |  4.840      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |Low-Skew  |   47   |  0.929     |  4.960      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  3.682     |  5.283      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 12:58:06 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Tue Jun 02 12:58:07 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 5
  16-bit latch                     : 5
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 24.
FlipFlop mclk has been replicated 2 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     331  out of   1728    19%  
 Number of Slice Flip Flops:           248  out of   3456     7%  
 Number of 4 input LUTs:               623  out of   3456    18%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 3     |
mclk:q                             | NONE                   | 61    |
mclk_1:q                           | NONE                   | 68    |
mclk_2:q                           | NONE                   | 68    |
_n00261:o                          | NONE(*)(dout_11_0)     | 16    |
_n00271:o                          | NONE(*)(adr_10_0)      | 32    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 25.059ns (Maximum Frequency: 39.906MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 25.479ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    2
   Number of Slices:                367 out of  1,728   21%
   Number of Slices containing
      unrelated logic:                0 out of    367    0%
   Total Number Slice Registers:    184 out of  3,456    5%
      Number used as Flip Flops:                  168
      Number used as Latches:                      16
   Total Number 4 input LUTs:       558 out of  3,456   16%
      Number used as LUTs:                        542
      Number used as a route-thru:                 16
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  5,571
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  58 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 569
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  367 out of 1728   21%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e04) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:b70ae2) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2523 unrouted;       REAL time: 0 secs 

Phase 2: 2401 unrouted;       REAL time: 0 secs 

Phase 3: 780 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   39   |  0.428     |  4.954      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  3.449      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   27   |  0.813     |  4.818      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |Low-Skew  |   37   |  0.742     |  4.937      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  2.589     |  3.716      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  1.144     |  3.734      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 12:58:41 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Tue Jun 02 12:58:41 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 2 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <simm<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mmux_muxsout> of the block <LPM_MUX2_16> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shc> of the block <LPM_LATCH_35> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <shb> of the block <LPM_LATCH_18> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <sha> of the block <LPM_LATCH_1> are unconnected in block <pc16>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 23.
WARNING:Xst:1291 - FF/Latch <lr_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_5> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_12> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_12> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_11> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_11> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_10> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_10> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_9> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_8> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_7> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_6> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_6> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     302  out of   1728    17%  
 Number of Slice Flip Flops:           231  out of   3456     6%  
 Number of 4 input LUTs:               570  out of   3456    16%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00271:o                          | NONE(*)(adr_9_0)       | 32    |
_n00261:o                          | NONE(*)(dout_2_0)      | 16    |
mclk:q                             | NONE                   | 79    |
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 86    |
_n0071:o                           | NONE(*)(muxdout_8_0)   | 16    |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 23.701ns (Maximum Frequency: 42.192MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 26.613ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                381 out of  1,728   22%
   Number of Slices containing
      unrelated logic:                0 out of    381    0%
   Total Number Slice Registers:    199 out of  3,456    5%
      Number used as Flip Flops:                  167
      Number used as Latches:                      32
   Total Number 4 input LUTs:       555 out of  3,456   16%
      Number used as LUTs:                        539
      Number used as a route-thru:                 16
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  5,619
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  58 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 569
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  381 out of 1728   22%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e4a) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....
Phase 5.8 (Checksum:b51953) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2533 unrouted;       REAL time: 0 secs 

Phase 2: 2438 unrouted;       REAL time: 0 secs 

Phase 3: 832 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  3.749      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   58   |  2.986     |  4.009      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  2.821     |  3.701      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  2.231     |  4.379      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   44   |  2.292     |  3.654      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |   Local  |   27   |  3.722     |  4.622      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 12:59:13 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Tue Jun 02 12:59:14 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 3 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 338. or can not have such operands in this context.
ERROR:HDLParsers:3384 - E:/16bit/16ARM/../16bit.vhd Line 339. String Literal "11" is not of size 3.
ERROR:HDLParsers:3384 - E:/16bit/16ARM/../16bit.vhd Line 340. String Literal "00" is not of size 3.
ERROR:HDLParsers:3384 - E:/16bit/16ARM/../16bit.vhd Line 339. String Literal "11" is not of size 3.
ERROR:HDLParsers:3384 - E:/16bit/16ARM/../16bit.vhd Line 340. String Literal "00" is not of size 3.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 338. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 338. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 339. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 339. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 339. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 339. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 338. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:808 - E:/16bit/16ARM/../16bit.vhd Line 338. or can not have such operands in this context.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <simm<3>> is assigned but never used.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 30.
FlipFlop mclk has been replicated 2 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     415  out of   1728    24%  
 Number of Slice Flip Flops:           312  out of   3456     9%  
 Number of 4 input LUTs:               789  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 61    |
clk                                | IBUF                   | 3     |
mclk_1:q                           | NONE                   | 68    |
_n00271:o                          | NONE(*)(adr_8_0_1)     | 32    |
_n00761:o                          | NONE(*)(shc_13_0)      | 48    |
mclk_2:q                           | NONE                   | 68    |
_n00711:o                          | NONE(*)(muxdout_11_0)  | 16    |
_n00261:o                          | NONE(*)(dout_13_0)     | 16    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 36.975ns (Maximum Frequency: 27.045MHz)
   Minimum input arrival time before clock: 9.852ns
   Maximum output required time after clock: 36.048ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                465 out of  1,728   26%
   Number of Slices containing
      unrelated logic:                0 out of    465    0%
   Total Number Slice Registers:    248 out of  3,456    7%
      Number used as Flip Flops:                  168
      Number used as Latches:                      80
   Total Number 4 input LUTs:       746 out of  3,456   21%
      Number used as LUTs:                        737
      Number used as a route-thru:                  9
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,268
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 569
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  465 out of 1728   26%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a141) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:bd249f) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 3203 unrouted;       REAL time: 2 secs 

Phase 2: 2971 unrouted;       REAL time: 2 secs 

Phase 3: 895 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted;       REAL time: 3 secs 

Finished Router          REAL time: 3 secs 

Total REAL time to router completion: 3 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   39   |  0.535     |  4.837      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |Low-Skew  |   16   |  0.690     |  4.838      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  3.449      |
+----------------------------+----------+--------+------------+-------------+
|            _n0076          |Low-Skew  |   81   |  0.587     |  4.542      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |Low-Skew  |   37   |  1.084     |  5.466      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   27   |  0.692     |  4.793      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  2.127     |  3.716      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |   Local  |   27   |  1.999     |  2.972      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 3 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 13:41:25 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Tue Jun 02 13:41:26 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0076 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:3313 - E:/16bit/16ARM/../16bit.vhd Line 338. Undefined symbol 'andi'.  Should it be: addi?
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <simm<3>> is assigned but never used.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 30.
WARNING:Xst:1291 - FF/Latch <lr_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     402  out of   1728    23%  
 Number of Slice Flip Flops:           301  out of   3456     8%  
 Number of 4 input LUTs:               764  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 90    |
_n00761:o                          | NONE(*)(sha_13_0)      | 48    |
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 97    |
_n00261:o                          | NONE(*)(dout_13_0)     | 16    |
_n00271:o                          | NONE(*)(adr_13_0)      | 32    |
_n00711:o                          | NONE(*)(muxdout_6_0)   | 16    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 36.327ns (Maximum Frequency: 27.528MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 35.400ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                461 out of  1,728   26%
   Number of Slices containing
      unrelated logic:                0 out of    461    0%
   Total Number Slice Registers:    247 out of  3,456    7%
      Number used as Flip Flops:                  167
      Number used as Latches:                      80
   Total Number 4 input LUTs:       738 out of  3,456   21%
      Number used as LUTs:                        728
      Number used as a route-thru:                 10
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,197
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 569
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  461 out of 1728   26%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a129) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.............
Phase 5.8 (Checksum:ba4c07) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3165 unrouted;       REAL time: 0 secs 

Phase 2: 2976 unrouted;       REAL time: 0 secs 

Phase 3: 994 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   59   |  0.653     |  5.016      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.186     |  3.648      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   44   |  2.914     |  4.720      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  3.174     |  4.054      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  1.266     |  3.115      |
+----------------------------+----------+--------+------------+-------------+
|            _n0076          |   Local  |   80   |  0.686     |  3.425      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |   Local  |   27   |  2.217     |  3.172      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 13:42:16 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Tue Jun 02 13:42:16 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0076 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:804 - E:/16bit/16ARM/../16bit.vhd Line 145. Size of concat operation is different than size of the target.
ERROR:HDLParsers:804 - E:/16bit/16ARM/../16bit.vhd Line 145. Size of concat operation is different than size of the target.
--> 

Total memory usage is 45664 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <r_outb>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0035> created at line 147.
    Found 15-bit adder for signal <$n0047> created at line 249.
    Found 16-bit comparator greater for signal <$n0085> created at line 111.
    Found 16-bit adder carry out for signal <$n0141> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <sms> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <simm<3>> is assigned but never used.
WARNING:Xst:653 - Signal <mir<1>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 7
  16-bit latch                     : 7
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 32.
FlipFlop mclk has been replicated 2 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     419  out of   1728    24%  
 Number of Slice Flip Flops:           328  out of   3456     9%  
 Number of 4 input LUTs:               787  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00271:o                          | NONE(*)(adr_5_0_1)     | 32    |
clk                                | IBUF                   | 3     |
_n00721:o                          | NONE(*)(muxdout_10_0)  | 16    |
_n00261:o                          | NONE(*)(dout_13_0)     | 16    |
_n01451:o                          | NONE(*)(r_outb_13_0)   | 16    |
mclk:q                             | NONE                   | 61    |
_n00771:o                          | NONE(*)(shc_13_0)      | 48    |
mclk_1:q                           | NONE                   | 68    |
mclk_2:q                           | NONE                   | 68    |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.987ns (Maximum Frequency: 34.498MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 28.665ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    5
   Number of Slices:                469 out of  1,728   27%
   Number of Slices containing
      unrelated logic:                0 out of    469    0%
   Total Number Slice Registers:    264 out of  3,456    7%
      Number used as Flip Flops:                  168
      Number used as Latches:                      96
   Total Number 4 input LUTs:       747 out of  3,456   21%
      Number used as LUTs:                        739
      Number used as a route-thru:                  8
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,351
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  469 out of 1728   27%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a159) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.............
Phase 5.8 (Checksum:be21c4) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 2 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 2 secs 

Phase 1: 3238 unrouted;       REAL time: 2 secs 

Phase 2: 3073 unrouted;       REAL time: 2 secs 

Phase 3: 1038 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   40   |  2.390     |  4.935      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.027     |  4.161      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  2.793     |  4.009      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  3.280     |  4.538      |
+----------------------------+----------+--------+------------+-------------+
|            _n0077          |   Local  |   58   |  1.874     |  3.073      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   37   |  1.506     |  3.345      |
+----------------------------+----------+--------+------------+-------------+
|            _n0072          |   Local  |   27   |  0.115     |  2.972      |
+----------------------------+----------+--------+------------+-------------+
|            _n0145          |   Local  |   22   |  2.099     |  2.971      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   27   |  3.198     |  4.270      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 3 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 12:02:59 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 12:03:01 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0077 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0072 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0145 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:804 - E:/16bit/16ARM/../16bit.vhd Line 145. Size of concat operation is different than size of the target.
ERROR:HDLParsers:804 - E:/16bit/16ARM/../16bit.vhd Line 145. Size of concat operation is different than size of the target.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <r_outb>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0035> created at line 147.
    Found 15-bit adder for signal <$n0047> created at line 249.
    Found 16-bit comparator greater for signal <$n0085> created at line 111.
    Found 16-bit adder carry out for signal <$n0141> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <simm<3>> is assigned but never used.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 7
  16-bit latch                     : 7
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 32.
FlipFlop mclk has been replicated 2 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     421  out of   1728    24%  
 Number of Slice Flip Flops:           328  out of   3456     9%  
 Number of 4 input LUTs:               797  out of   3456    23%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00771:o                          | NONE(*)(shb_13_0)      | 48    |
mclk_1:q                           | NONE                   | 68    |
mclk_2:q                           | NONE                   | 68    |
_n00271:o                          | NONE(*)(adr_13_0)      | 32    |
_n00261:o                          | NONE(*)(dout_13_0)     | 16    |
_n00721:o                          | NONE(*)(muxdout_9_0)   | 16    |
_n01451:o                          | NONE(*)(r_outb_13_0)   | 16    |
clk                                | IBUF                   | 3     |
mclk:q                             | NONE                   | 61    |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 27.097ns (Maximum Frequency: 36.904MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 28.665ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".




Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    5
   Number of Slices:                473 out of  1,728   27%
   Number of Slices containing
      unrelated logic:                0 out of    473    0%
   Total Number Slice Registers:    264 out of  3,456    7%
      Number used as Flip Flops:                  168
      Number used as Latches:                      96
   Total Number 4 input LUTs:       757 out of  3,456   21%
      Number used as LUTs:                        749
      Number used as a route-thru:                  8
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,534
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  473 out of 1728   27%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a171) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..................
Phase 5.8 (Checksum:bff378) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3335 unrouted;       REAL time: 0 secs 

Phase 2: 3148 unrouted;       REAL time: 0 secs 

Phase 3: 1052 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   40   |  0.728     |  5.193      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  4.062      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |Low-Skew  |   37   |  2.471     |  4.642      |
+----------------------------+----------+--------+------------+-------------+
|            _n0145          |Low-Skew  |   22   |  0.543     |  4.307      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  3.291     |  4.122      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  2.059     |  3.159      |
+----------------------------+----------+--------+------------+-------------+
|            _n0077          |   Local  |   72   |  2.037     |  3.197      |
+----------------------------+----------+--------+------------+-------------+
|            _n0072          |   Local  |   27   |  0.586     |  2.917      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   27   |  2.738     |  4.086      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 12:26:05 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 12:26:06 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0077 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0072 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0145 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 31.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_3> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     407  out of   1728    23%  
 Number of Slice Flip Flops:           301  out of   3456     8%  
 Number of 4 input LUTs:               776  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00761:o                          | NONE(*)(shb_13_0)      | 48    |
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 97    |
_n00271:o                          | NONE(*)(adr_13_0)      | 32    |
_n00261:o                          | NONE(*)(dout_13_0)     | 16    |
_n00711:o                          | NONE(*)(muxdout_3_0)   | 16    |
mclk:q                             | NONE                   | 90    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 38.050ns (Maximum Frequency: 26.281MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 37.585ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                468 out of  1,728   27%
   Number of Slices containing
      unrelated logic:                0 out of    468    0%
   Total Number Slice Registers:    247 out of  3,456    7%
      Number used as Flip Flops:                  167
      Number used as Latches:                      80
   Total Number 4 input LUTs:       750 out of  3,456   21%
      Number used as LUTs:                        740
      Number used as a route-thru:                 10
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,275
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  60 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  468 out of 1728   27%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a153) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:bd7968) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3209 unrouted;       REAL time: 0 secs 

Phase 2: 3038 unrouted;       REAL time: 0 secs 

Phase 3: 966 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.114     |  3.649      |
+----------------------------+----------+--------+------------+-------------+
|            _n0076          |Low-Skew  |   92   |  0.704     |  4.668      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   59   |  2.686     |  4.097      |
+----------------------------+----------+--------+------------+-------------+
|            _n0027          |   Local  |   32   |  2.583     |  3.856      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   16   |  1.158     |  3.294      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |   Local  |   30   |  1.305     |  2.977      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   44   |  2.189     |  3.354      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 3 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 12:47:39 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 12:47:40 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0027 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0076 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <_n0081> not replaced by logic
Sources are: _n0081:_n0081, _n0070:_n0070
ERROR:Xst:415 - Synthesis failed
CPU : 4.05 / 4.22 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 63932 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <_n0081> not replaced by logic
Sources are: _n0081:_n0081, _n0070:_n0070
ERROR:Xst:415 - Synthesis failed
CPU : 2.80 / 2.97 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 63932 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0032>.
    Found 17-bit subtractor for signal <$n0034> created at line 147.
    Found 15-bit adder for signal <$n0046> created at line 249.
    Found 16-bit comparator greater for signal <$n0084> created at line 111.
    Found 16-bit adder carry out for signal <$n0139> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 31.
WARNING:Xst:1291 - FF/Latch <sp_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     409  out of   1728    23%  
 Number of Slice Flip Flops:           302  out of   3456     8%  
 Number of 4 input LUTs:               779  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00761:o                          | NONE(*)(shb_13_0)      | 48    |
mclk_1:q                           | NONE                   | 98    |
mclk:q                             | NONE                   | 90    |
_n00711:o                          | NONE(*)(muxdout_13_0)  | 16    |
_n00271:o                          | NONE(*)(adr_13_0)      | 32    |
_n00261:o                          | NONE(*)(dout_13_0)     | 16    |
clk                                | IBUF                   | 2     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 38.104ns (Maximum Frequency: 26.244MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 37.639ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 237.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <pc16> on signal <_n0080> not replaced by logic
Sources are: _n0080:_n0080, _n0069:_n0069
ERROR:Xst:415 - Synthesis failed
CPU : 2.48 / 2.66 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 63932 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:3313 - E:/16bit/16ARM/../16bit.vhd Line 351. Undefined symbol 'cck'.  Should it be: ack or clk?
ERROR:HDLParsers:3313 - E:/16bit/16ARM/../16bit.vhd Line 353. Undefined symbol 'nck'.  Should it be: ack or nak?
ERROR:HDLParsers:1209 - E:/16bit/16ARM/../16bit.vhd Line 380. cck: Undefined symbol (last report in this block)
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
ERROR:HDLParsers:3313 - E:/16bit/16ARM/../16bit.vhd Line 377. Undefined symbol 'cck'.  Should it be: ack or clk?
ERROR:HDLParsers:1209 - E:/16bit/16ARM/../16bit.vhd Line 377. cck: Undefined symbol (last report in this block)
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 239.
    Found 16-bit comparator greater for signal <$n0082> created at line 111.
    Found 16-bit adder carry out for signal <$n0137> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 31.
WARNING:Xst:1291 - FF/Latch <lr_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     409  out of   1728    23%  
 Number of Slice Flip Flops:           301  out of   3456     8%  
 Number of 4 input LUTs:               780  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n00751:o                          | NONE(*)(shb_6_0)       | 48    |
mclk_1:q                           | NONE                   | 97    |
mclk:q                             | NONE                   | 90    |
clk                                | IBUF                   | 2     |
_n00711:o                          | NONE(*)(muxdout_15_0)  | 16    |
_n00261:o                          | NONE(*)(adr_7_0)       | 32    |
_n00251:o                          | NONE(*)(dout_3_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 38.140ns (Maximum Frequency: 26.219MHz)
   Minimum input arrival time before clock: 9.366ns
   Maximum output required time after clock: 37.675ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                470 out of  1,728   27%
   Number of Slices containing
      unrelated logic:                0 out of    470    0%
   Total Number Slice Registers:    247 out of  3,456    7%
      Number used as Flip Flops:                  167
      Number used as Latches:                      80
   Total Number 4 input LUTs:       754 out of  3,456   21%
      Number used as LUTs:                        744
      Number used as a route-thru:                 10
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,308
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  470 out of 1728   27%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a15f) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:bbaf70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3243 unrouted;       REAL time: 0 secs 

Phase 2: 3050 unrouted;       REAL time: 2 secs 

Phase 3: 957 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   59   |  0.882     |  5.232      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.038     |  4.110      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   32   |  2.146     |  3.265      |
+----------------------------+----------+--------+------------+-------------+
|            _n0025          |   Local  |   16   |  1.521     |  3.068      |
+----------------------------+----------+--------+------------+-------------+
|            _n0075          |   Local  |   97   |  1.309     |  3.604      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |   Local  |   27   |  2.158     |  3.146      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   44   |  2.285     |  3.545      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 13:09:48 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 13:09:50 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0025 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0075 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 239.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 31.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     413  out of   1728    23%  
 Number of Slice Flip Flops:           305  out of   3456     8%  
 Number of 4 input LUTs:               786  out of   3456    22%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 99    |
_n00711:o                          | NONE(*)(muxdout_6_0)   | 16    |
_n00761:o                          | NONE(*)(shc_13_0)      | 48    |
mclk:q                             | NONE                   | 92    |
_n00261:o                          | NONE(*)(adr_13_0)      | 32    |
_n00251:o                          | NONE(*)(dout_13_0)     | 16    |
clk                                | IBUF                   | 2     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 39.064ns (Maximum Frequency: 25.599MHz)
   Minimum input arrival time before clock: 10.950ns
   Maximum output required time after clock: 38.540ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                473 out of  1,728   27%
   Number of Slices containing
      unrelated logic:                0 out of    473    0%
   Total Number Slice Registers:    247 out of  3,456    7%
      Number used as Flip Flops:                  167
      Number used as Latches:                      80
   Total Number 4 input LUTs:       761 out of  3,456   22%
      Number used as LUTs:                        751
      Number used as a route-thru:                 10
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,350
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  473 out of 1728   27%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a171) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
................
Phase 5.8 (Checksum:bba327) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3235 unrouted;       REAL time: 0 secs 

Phase 2: 3005 unrouted;       REAL time: 0 secs 

Phase 3: 895 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   59   |  0.769     |  4.943      |
+----------------------------+----------+--------+------------+-------------+
|            _n0025          |Low-Skew  |   16   |  0.705     |  4.827      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.183     |  3.745      |
+----------------------------+----------+--------+------------+-------------+
|            _n0076          |Low-Skew  |   72   |  0.610     |  4.508      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |Low-Skew  |   31   |  0.264     |  4.837      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |Low-Skew  |   44   |  0.625     |  4.709      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   32   |  2.459     |  3.414      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 13:16:16 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 13:16:17 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0025 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0076 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 239.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 32.
WARNING:Xst:1291 - FF/Latch <lr_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     421  out of   1728    24%  
 Number of Slice Flip Flops:           297  out of   3456     8%  
 Number of 4 input LUTs:               801  out of   3456    23%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
mclk_1:q                           | NONE                   | 95    |
_n00761:o                          | NONE(*)(shb_13_0)      | 48    |
_n00261:o                          | NONE(*)(adr_13_0)      | 32    |
_n00711:o                          | NONE(*)(muxdout_5_0)   | 16    |
_n00251:o                          | NONE(*)(dout_13_0)     | 16    |
mclk:q                             | NONE                   | 88    |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 37.475ns (Maximum Frequency: 26.684MHz)
   Minimum input arrival time before clock: 10.950ns
   Maximum output required time after clock: 37.100ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    4
   Number of Slices:                489 out of  1,728   28%
   Number of Slices containing
      unrelated logic:                0 out of    489    0%
   Total Number Slice Registers:    247 out of  3,456    7%
      Number used as Flip Flops:                  167
      Number used as Latches:                      80
   Total Number 4 input LUTs:       782 out of  3,456   22%
      Number used as LUTs:                        767
      Number used as a route-thru:                 15
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,440
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  489 out of 1728   28%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a1d1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...............
Phase 5.8 (Checksum:bfe018) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3329 unrouted;       REAL time: 0 secs 

Phase 2: 3125 unrouted;       REAL time: 0 secs 

Phase 3: 977 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |Low-Skew  |   58   |  0.593     |  4.930      |
+----------------------------+----------+--------+------------+-------------+
|            _n0025          |Low-Skew  |   16   |  2.827     |  4.840      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  4.079      |
+----------------------------+----------+--------+------------+-------------+
|            _n0071          |Low-Skew  |   29   |  0.389     |  5.009      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   32   |  3.406     |  4.237      |
+----------------------------+----------+--------+------------+-------------+
|            _n0076          |   Local  |   85   |  1.176     |  3.372      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   44   |  3.375     |  4.862      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 13:34:17 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 13:34:18 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0025 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0076 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0071 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 4 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    e:\16bit\16bit.vhd
Scanning    e:\16bit\16bit.vhd
Writing 16bit.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   563 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/16bit/16ARM/../16bit.vhd in Library work.
Entity <pc16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <pc16> (Architecture <behavioral>).
WARNING:Xst:819 - E:/16bit/16ARM/../16bit.vhd line 108: The following signals are missing in the process sensitivity list:
   muxbout<13>, muxbout<11>, muxbout<9>, muxbout<7>, muxbout<5>, muxbout<3>, muxbout<1>, muxbout.
Entity <pc16> analyzed. Unit <pc16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc16>.
    Related source file is E:/16bit/16ARM/../16bit.vhd.
WARNING:Xst:646 - Signal <muxmout> is assigned but never used.
WARNING:Xst:646 - Signal <nop> is assigned but never used.
WARNING:Xst:737 - Found 16-bit latch for signal <sha>.
WARNING:Xst:737 - Found 16-bit latch for signal <shb>.
WARNING:Xst:737 - Found 16-bit latch for signal <shc>.
WARNING:Xst:737 - Found 16-bit latch for signal <dout>.
WARNING:Xst:737 - Found 16-bit latch for signal <adr>.
    Using one-hot encoding for signal <shtp>.
    Using one-hot encoding for signal <simm>.
WARNING:Xst:737 - Found 16-bit latch for signal <muxdout>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 17-bit subtractor for signal <$n0033> created at line 147.
    Found 15-bit adder for signal <$n0045> created at line 239.
    Found 16-bit comparator greater for signal <$n0083> created at line 111.
    Found 16-bit adder carry out for signal <$n0138> created at line 147.
    Found 1-bit register for signal <cy>.
    Found 17-bit 8-to-1 multiplexer for signal <ff>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <ny>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <sp>.
    Found 3-bit register for signal <t>.
    Found 80 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <shtp<2>> is assigned but never used.
WARNING:Xst:653 - Signal <wlr> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <wsp> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <smsp> is used but never assigned. Tied to value 0.
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <pc16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 16
  16-bit register                  : 12
  1-bit register                   : 3
  3-bit register                   : 1
# Latches                          : 6
  16-bit latch                     : 6
# Multiplexers                     : 39
  2-to-1 multiplexer               : 5
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 1
  17-bit 8-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 3
  16-bit adder carry out           : 1
  17-bit subtractor                : 1
  15-bit adder                     : 1
# Comparators                      : 1
  16-bit comparator greater        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1294 - Latch <muxdout_15_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_14_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_0_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_1_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_2_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_3_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_4_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_5_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_6_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_7_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_8_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_9_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_10_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_11_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_12_0> is equivalent to a wire in block <pc16>.
WARNING:Xst:1294 - Latch <muxdout_13_0> is equivalent to a wire in block <pc16>.

Optimizing unit <pc16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc16, actual ratio is 33.
WARNING:Xst:1291 - FF/Latch <lr_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_4> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_3> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_14> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_13> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_2> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_1> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_0> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <sp_15> is unconnected in block <pc16>.
WARNING:Xst:1291 - FF/Latch <lr_15> is unconnected in block <pc16>.
FlipFlop mclk has been replicated 1 time(s)
Latch adr_15_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_14_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_13_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_12_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_11_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_10_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_9_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_8_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_7_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_6_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_5_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_4_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_3_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_2_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_1_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch adr_0_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     424  out of   1728    24%  
 Number of Slice Flip Flops:           281  out of   3456     8%  
 Number of 4 input LUTs:               804  out of   3456    23%  
 Number of bonded IOBs:                 81  out of    144    56%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 2     |
_n00761:o                          | NONE(*)(sha_12_0)      | 48    |
mclk:q                             | NONE                   | 88    |
_n00251:o                          | NONE(*)(dout_4_0)      | 16    |
_n00261:o                          | NONE(*)(adr_12_0)      | 32    |
mclk_1:q                           | NONE                   | 95    |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 36.871ns (Maximum Frequency: 27.122MHz)
   Minimum input arrival time before clock: 10.950ns
   Maximum output required time after clock: 36.347ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd e:\16bit\16arm/_ngo -uc ../alu.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 pc16.ngc pc16.ngd 

Reading NGO file "E:/16bit/16ARM/pc16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "../alu.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "pc16.ngd" ...

Writing NGDBUILD log file "pc16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    3
   Number of Slices:                475 out of  1,728   27%
   Number of Slices containing
      unrelated logic:                0 out of    475    0%
   Total Number Slice Registers:    231 out of  3,456    6%
      Number used as Flip Flops:                  167
      Number used as Latches:                      64
   Total Number 4 input LUTs:       785 out of  3,456   22%
      Number used as LUTs:                        770
      Number used as a route-thru:                 15
   Number of bonded IOBs:            81 out of    140   57%
      IOB Latches:                                 32
Total equivalent gate count for design:  7,378
Additional JTAG gate count for IOBs:  3,888
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "pc16_map.mrp" for details.

Completed process "Map".

Mapping Module pc16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o pc16_map.ncd pc16.ngd pc16.pcf
Mapping Module pc16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: pc16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 563
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "pc16_map.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            81 out of 140    57%
      Number of LOCed External IOBs   81 out of 81    100%

   Number of SLICEs                  475 out of 1728   27%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a17d) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...............
Phase 5.8 (Checksum:be992e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file pc16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 3324 unrouted;       REAL time: 0 secs 

Phase 2: 3191 unrouted;       REAL time: 0 secs 

Phase 3: 1103 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Finished Router          REAL time: 2 secs 

Total REAL time to router completion: 2 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |Low-Skew  |    2   |  0.000     |  4.383      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   59   |  2.646     |  4.026      |
+----------------------------+----------+--------+------------+-------------+
|            _n0026          |   Local  |   32   |  2.381     |  3.434      |
+----------------------------+----------+--------+------------+-------------+
|            _n0025          |   Local  |   16   |  0.232     |  3.073      |
+----------------------------+----------+--------+------------+-------------+
|            _n0076          |   Local  |   87   |  1.660     |  3.253      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   43   |  2.490     |  3.499      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 2 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file pc16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Mon Jun 08 14:19:18 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module pc16 . . .
PAR command line: par -w -ol 2 -t 1 pc16_map.ncd pc16.ncd pc16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "pc16.ncd".
   "pc16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file pc16.pcf.

Mon Jun 08 14:19:19 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0026 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0025 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net _n0076 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 3 warnings.
Creating bit map...
Saving bit stream in "pc16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".


