-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_write_result_Pipeline_VITIS_LOOP_23_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln23 : IN STD_LOGIC_VECTOR (57 downto 0);
    out_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_ce0 : OUT STD_LOGIC;
    out_buf_q0 : IN STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of alveo_hls4ml_write_result_Pipeline_VITIS_LOOP_23_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv495_lc_1 : STD_LOGIC_VECTOR (494 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1EE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln27_reg_233 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_233_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln23_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem1_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln23_reg_224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_fu_137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_buf_load_reg_243 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln23_fu_128_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal phi_ln27_fu_64 : STD_LOGIC_VECTOR (494 downto 0);
    signal select_ln27_fu_192_p3 : STD_LOGIC_VECTOR (494 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_68 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln23_fu_122_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln23_fu_133_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln_fu_156_p4 : STD_LOGIC_VECTOR (510 downto 0);
    signal tmp_fu_173_p4 : STD_LOGIC_VECTOR (478 downto 0);
    signal tmp_1_fu_183_p4 : STD_LOGIC_VECTOR (494 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component alveo_hls4ml_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln23_fu_116_p2 = ap_const_lv1_0))) then 
                    i_fu_68 <= add_ln23_fu_122_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_68 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    phi_ln27_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    phi_ln27_fu_64(0) <= '0';
                    phi_ln27_fu_64(1) <= '0';
                    phi_ln27_fu_64(2) <= '0';
                    phi_ln27_fu_64(3) <= '0';
                    phi_ln27_fu_64(4) <= '0';
                    phi_ln27_fu_64(5) <= '0';
                    phi_ln27_fu_64(6) <= '0';
                    phi_ln27_fu_64(7) <= '0';
                    phi_ln27_fu_64(8) <= '0';
                    phi_ln27_fu_64(9) <= '0';
                    phi_ln27_fu_64(10) <= '0';
                    phi_ln27_fu_64(11) <= '0';
                    phi_ln27_fu_64(12) <= '0';
                    phi_ln27_fu_64(13) <= '0';
                    phi_ln27_fu_64(14) <= '0';
                    phi_ln27_fu_64(16) <= '0';
                    phi_ln27_fu_64(17) <= '0';
                    phi_ln27_fu_64(18) <= '0';
                    phi_ln27_fu_64(19) <= '0';
                    phi_ln27_fu_64(20) <= '0';
                    phi_ln27_fu_64(21) <= '0';
                    phi_ln27_fu_64(22) <= '0';
                    phi_ln27_fu_64(23) <= '0';
                    phi_ln27_fu_64(24) <= '0';
                    phi_ln27_fu_64(25) <= '0';
                    phi_ln27_fu_64(26) <= '0';
                    phi_ln27_fu_64(27) <= '0';
                    phi_ln27_fu_64(28) <= '0';
                    phi_ln27_fu_64(29) <= '0';
                    phi_ln27_fu_64(30) <= '0';
                    phi_ln27_fu_64(32) <= '0';
                    phi_ln27_fu_64(33) <= '0';
                    phi_ln27_fu_64(34) <= '0';
                    phi_ln27_fu_64(35) <= '0';
                    phi_ln27_fu_64(36) <= '0';
                    phi_ln27_fu_64(37) <= '0';
                    phi_ln27_fu_64(38) <= '0';
                    phi_ln27_fu_64(39) <= '0';
                    phi_ln27_fu_64(40) <= '0';
                    phi_ln27_fu_64(41) <= '0';
                    phi_ln27_fu_64(42) <= '0';
                    phi_ln27_fu_64(43) <= '0';
                    phi_ln27_fu_64(44) <= '0';
                    phi_ln27_fu_64(45) <= '0';
                    phi_ln27_fu_64(46) <= '0';
                    phi_ln27_fu_64(48) <= '0';
                    phi_ln27_fu_64(49) <= '0';
                    phi_ln27_fu_64(50) <= '0';
                    phi_ln27_fu_64(51) <= '0';
                    phi_ln27_fu_64(52) <= '0';
                    phi_ln27_fu_64(53) <= '0';
                    phi_ln27_fu_64(54) <= '0';
                    phi_ln27_fu_64(55) <= '0';
                    phi_ln27_fu_64(56) <= '0';
                    phi_ln27_fu_64(57) <= '0';
                    phi_ln27_fu_64(58) <= '0';
                    phi_ln27_fu_64(59) <= '0';
                    phi_ln27_fu_64(60) <= '0';
                    phi_ln27_fu_64(61) <= '0';
                    phi_ln27_fu_64(62) <= '0';
                    phi_ln27_fu_64(64) <= '0';
                    phi_ln27_fu_64(65) <= '0';
                    phi_ln27_fu_64(66) <= '0';
                    phi_ln27_fu_64(67) <= '0';
                    phi_ln27_fu_64(68) <= '0';
                    phi_ln27_fu_64(69) <= '0';
                    phi_ln27_fu_64(70) <= '0';
                    phi_ln27_fu_64(71) <= '0';
                    phi_ln27_fu_64(72) <= '0';
                    phi_ln27_fu_64(73) <= '0';
                    phi_ln27_fu_64(74) <= '0';
                    phi_ln27_fu_64(75) <= '0';
                    phi_ln27_fu_64(76) <= '0';
                    phi_ln27_fu_64(77) <= '0';
                    phi_ln27_fu_64(78) <= '0';
                    phi_ln27_fu_64(80) <= '0';
                    phi_ln27_fu_64(81) <= '0';
                    phi_ln27_fu_64(82) <= '0';
                    phi_ln27_fu_64(83) <= '0';
                    phi_ln27_fu_64(84) <= '0';
                    phi_ln27_fu_64(85) <= '0';
                    phi_ln27_fu_64(86) <= '0';
                    phi_ln27_fu_64(87) <= '0';
                    phi_ln27_fu_64(88) <= '0';
                    phi_ln27_fu_64(89) <= '0';
                    phi_ln27_fu_64(90) <= '0';
                    phi_ln27_fu_64(91) <= '0';
                    phi_ln27_fu_64(92) <= '0';
                    phi_ln27_fu_64(93) <= '0';
                    phi_ln27_fu_64(94) <= '0';
                    phi_ln27_fu_64(96) <= '0';
                    phi_ln27_fu_64(97) <= '0';
                    phi_ln27_fu_64(98) <= '0';
                    phi_ln27_fu_64(99) <= '0';
                    phi_ln27_fu_64(100) <= '0';
                    phi_ln27_fu_64(101) <= '0';
                    phi_ln27_fu_64(102) <= '0';
                    phi_ln27_fu_64(103) <= '0';
                    phi_ln27_fu_64(104) <= '0';
                    phi_ln27_fu_64(105) <= '0';
                    phi_ln27_fu_64(106) <= '0';
                    phi_ln27_fu_64(107) <= '0';
                    phi_ln27_fu_64(108) <= '0';
                    phi_ln27_fu_64(109) <= '0';
                    phi_ln27_fu_64(110) <= '0';
                    phi_ln27_fu_64(112) <= '0';
                    phi_ln27_fu_64(113) <= '0';
                    phi_ln27_fu_64(114) <= '0';
                    phi_ln27_fu_64(115) <= '0';
                    phi_ln27_fu_64(116) <= '0';
                    phi_ln27_fu_64(117) <= '0';
                    phi_ln27_fu_64(118) <= '0';
                    phi_ln27_fu_64(119) <= '0';
                    phi_ln27_fu_64(120) <= '0';
                    phi_ln27_fu_64(121) <= '0';
                    phi_ln27_fu_64(122) <= '0';
                    phi_ln27_fu_64(123) <= '0';
                    phi_ln27_fu_64(124) <= '0';
                    phi_ln27_fu_64(125) <= '0';
                    phi_ln27_fu_64(126) <= '0';
                    phi_ln27_fu_64(128) <= '0';
                    phi_ln27_fu_64(129) <= '0';
                    phi_ln27_fu_64(130) <= '0';
                    phi_ln27_fu_64(131) <= '0';
                    phi_ln27_fu_64(132) <= '0';
                    phi_ln27_fu_64(133) <= '0';
                    phi_ln27_fu_64(134) <= '0';
                    phi_ln27_fu_64(135) <= '0';
                    phi_ln27_fu_64(136) <= '0';
                    phi_ln27_fu_64(137) <= '0';
                    phi_ln27_fu_64(138) <= '0';
                    phi_ln27_fu_64(139) <= '0';
                    phi_ln27_fu_64(140) <= '0';
                    phi_ln27_fu_64(141) <= '0';
                    phi_ln27_fu_64(142) <= '0';
                    phi_ln27_fu_64(144) <= '0';
                    phi_ln27_fu_64(145) <= '0';
                    phi_ln27_fu_64(146) <= '0';
                    phi_ln27_fu_64(147) <= '0';
                    phi_ln27_fu_64(148) <= '0';
                    phi_ln27_fu_64(149) <= '0';
                    phi_ln27_fu_64(150) <= '0';
                    phi_ln27_fu_64(151) <= '0';
                    phi_ln27_fu_64(152) <= '0';
                    phi_ln27_fu_64(153) <= '0';
                    phi_ln27_fu_64(154) <= '0';
                    phi_ln27_fu_64(155) <= '0';
                    phi_ln27_fu_64(156) <= '0';
                    phi_ln27_fu_64(157) <= '0';
                    phi_ln27_fu_64(158) <= '0';
                    phi_ln27_fu_64(160) <= '0';
                    phi_ln27_fu_64(161) <= '0';
                    phi_ln27_fu_64(162) <= '0';
                    phi_ln27_fu_64(163) <= '0';
                    phi_ln27_fu_64(164) <= '0';
                    phi_ln27_fu_64(165) <= '0';
                    phi_ln27_fu_64(166) <= '0';
                    phi_ln27_fu_64(167) <= '0';
                    phi_ln27_fu_64(168) <= '0';
                    phi_ln27_fu_64(169) <= '0';
                    phi_ln27_fu_64(170) <= '0';
                    phi_ln27_fu_64(171) <= '0';
                    phi_ln27_fu_64(172) <= '0';
                    phi_ln27_fu_64(173) <= '0';
                    phi_ln27_fu_64(174) <= '0';
                    phi_ln27_fu_64(176) <= '0';
                    phi_ln27_fu_64(177) <= '0';
                    phi_ln27_fu_64(178) <= '0';
                    phi_ln27_fu_64(179) <= '0';
                    phi_ln27_fu_64(180) <= '0';
                    phi_ln27_fu_64(181) <= '0';
                    phi_ln27_fu_64(182) <= '0';
                    phi_ln27_fu_64(183) <= '0';
                    phi_ln27_fu_64(184) <= '0';
                    phi_ln27_fu_64(185) <= '0';
                    phi_ln27_fu_64(186) <= '0';
                    phi_ln27_fu_64(187) <= '0';
                    phi_ln27_fu_64(188) <= '0';
                    phi_ln27_fu_64(189) <= '0';
                    phi_ln27_fu_64(190) <= '0';
                    phi_ln27_fu_64(192) <= '0';
                    phi_ln27_fu_64(193) <= '0';
                    phi_ln27_fu_64(194) <= '0';
                    phi_ln27_fu_64(195) <= '0';
                    phi_ln27_fu_64(196) <= '0';
                    phi_ln27_fu_64(197) <= '0';
                    phi_ln27_fu_64(198) <= '0';
                    phi_ln27_fu_64(199) <= '0';
                    phi_ln27_fu_64(200) <= '0';
                    phi_ln27_fu_64(201) <= '0';
                    phi_ln27_fu_64(202) <= '0';
                    phi_ln27_fu_64(203) <= '0';
                    phi_ln27_fu_64(204) <= '0';
                    phi_ln27_fu_64(205) <= '0';
                    phi_ln27_fu_64(206) <= '0';
                    phi_ln27_fu_64(208) <= '0';
                    phi_ln27_fu_64(209) <= '0';
                    phi_ln27_fu_64(210) <= '0';
                    phi_ln27_fu_64(211) <= '0';
                    phi_ln27_fu_64(212) <= '0';
                    phi_ln27_fu_64(213) <= '0';
                    phi_ln27_fu_64(214) <= '0';
                    phi_ln27_fu_64(215) <= '0';
                    phi_ln27_fu_64(216) <= '0';
                    phi_ln27_fu_64(217) <= '0';
                    phi_ln27_fu_64(218) <= '0';
                    phi_ln27_fu_64(219) <= '0';
                    phi_ln27_fu_64(220) <= '0';
                    phi_ln27_fu_64(221) <= '0';
                    phi_ln27_fu_64(222) <= '0';
                    phi_ln27_fu_64(224) <= '0';
                    phi_ln27_fu_64(225) <= '0';
                    phi_ln27_fu_64(226) <= '0';
                    phi_ln27_fu_64(227) <= '0';
                    phi_ln27_fu_64(228) <= '0';
                    phi_ln27_fu_64(229) <= '0';
                    phi_ln27_fu_64(230) <= '0';
                    phi_ln27_fu_64(231) <= '0';
                    phi_ln27_fu_64(232) <= '0';
                    phi_ln27_fu_64(233) <= '0';
                    phi_ln27_fu_64(234) <= '0';
                    phi_ln27_fu_64(235) <= '0';
                    phi_ln27_fu_64(236) <= '0';
                    phi_ln27_fu_64(237) <= '0';
                    phi_ln27_fu_64(238) <= '0';
                    phi_ln27_fu_64(240) <= '0';
                    phi_ln27_fu_64(241) <= '0';
                    phi_ln27_fu_64(242) <= '0';
                    phi_ln27_fu_64(243) <= '0';
                    phi_ln27_fu_64(244) <= '0';
                    phi_ln27_fu_64(245) <= '0';
                    phi_ln27_fu_64(246) <= '0';
                    phi_ln27_fu_64(247) <= '0';
                    phi_ln27_fu_64(248) <= '0';
                    phi_ln27_fu_64(249) <= '0';
                    phi_ln27_fu_64(250) <= '0';
                    phi_ln27_fu_64(251) <= '0';
                    phi_ln27_fu_64(252) <= '0';
                    phi_ln27_fu_64(253) <= '0';
                    phi_ln27_fu_64(254) <= '0';
                    phi_ln27_fu_64(256) <= '0';
                    phi_ln27_fu_64(257) <= '0';
                    phi_ln27_fu_64(258) <= '0';
                    phi_ln27_fu_64(259) <= '0';
                    phi_ln27_fu_64(260) <= '0';
                    phi_ln27_fu_64(261) <= '0';
                    phi_ln27_fu_64(262) <= '0';
                    phi_ln27_fu_64(263) <= '0';
                    phi_ln27_fu_64(264) <= '0';
                    phi_ln27_fu_64(265) <= '0';
                    phi_ln27_fu_64(266) <= '0';
                    phi_ln27_fu_64(267) <= '0';
                    phi_ln27_fu_64(268) <= '0';
                    phi_ln27_fu_64(269) <= '0';
                    phi_ln27_fu_64(270) <= '0';
                    phi_ln27_fu_64(272) <= '0';
                    phi_ln27_fu_64(273) <= '0';
                    phi_ln27_fu_64(274) <= '0';
                    phi_ln27_fu_64(275) <= '0';
                    phi_ln27_fu_64(276) <= '0';
                    phi_ln27_fu_64(277) <= '0';
                    phi_ln27_fu_64(278) <= '0';
                    phi_ln27_fu_64(279) <= '0';
                    phi_ln27_fu_64(280) <= '0';
                    phi_ln27_fu_64(281) <= '0';
                    phi_ln27_fu_64(282) <= '0';
                    phi_ln27_fu_64(283) <= '0';
                    phi_ln27_fu_64(284) <= '0';
                    phi_ln27_fu_64(285) <= '0';
                    phi_ln27_fu_64(286) <= '0';
                    phi_ln27_fu_64(288) <= '0';
                    phi_ln27_fu_64(289) <= '0';
                    phi_ln27_fu_64(290) <= '0';
                    phi_ln27_fu_64(291) <= '0';
                    phi_ln27_fu_64(292) <= '0';
                    phi_ln27_fu_64(293) <= '0';
                    phi_ln27_fu_64(294) <= '0';
                    phi_ln27_fu_64(295) <= '0';
                    phi_ln27_fu_64(296) <= '0';
                    phi_ln27_fu_64(297) <= '0';
                    phi_ln27_fu_64(298) <= '0';
                    phi_ln27_fu_64(299) <= '0';
                    phi_ln27_fu_64(300) <= '0';
                    phi_ln27_fu_64(301) <= '0';
                    phi_ln27_fu_64(302) <= '0';
                    phi_ln27_fu_64(304) <= '0';
                    phi_ln27_fu_64(305) <= '0';
                    phi_ln27_fu_64(306) <= '0';
                    phi_ln27_fu_64(307) <= '0';
                    phi_ln27_fu_64(308) <= '0';
                    phi_ln27_fu_64(309) <= '0';
                    phi_ln27_fu_64(310) <= '0';
                    phi_ln27_fu_64(311) <= '0';
                    phi_ln27_fu_64(312) <= '0';
                    phi_ln27_fu_64(313) <= '0';
                    phi_ln27_fu_64(314) <= '0';
                    phi_ln27_fu_64(315) <= '0';
                    phi_ln27_fu_64(316) <= '0';
                    phi_ln27_fu_64(317) <= '0';
                    phi_ln27_fu_64(318) <= '0';
                    phi_ln27_fu_64(320) <= '0';
                    phi_ln27_fu_64(321) <= '0';
                    phi_ln27_fu_64(322) <= '0';
                    phi_ln27_fu_64(323) <= '0';
                    phi_ln27_fu_64(324) <= '0';
                    phi_ln27_fu_64(325) <= '0';
                    phi_ln27_fu_64(326) <= '0';
                    phi_ln27_fu_64(327) <= '0';
                    phi_ln27_fu_64(328) <= '0';
                    phi_ln27_fu_64(329) <= '0';
                    phi_ln27_fu_64(330) <= '0';
                    phi_ln27_fu_64(331) <= '0';
                    phi_ln27_fu_64(332) <= '0';
                    phi_ln27_fu_64(333) <= '0';
                    phi_ln27_fu_64(334) <= '0';
                    phi_ln27_fu_64(336) <= '0';
                    phi_ln27_fu_64(337) <= '0';
                    phi_ln27_fu_64(338) <= '0';
                    phi_ln27_fu_64(339) <= '0';
                    phi_ln27_fu_64(340) <= '0';
                    phi_ln27_fu_64(341) <= '0';
                    phi_ln27_fu_64(342) <= '0';
                    phi_ln27_fu_64(343) <= '0';
                    phi_ln27_fu_64(344) <= '0';
                    phi_ln27_fu_64(345) <= '0';
                    phi_ln27_fu_64(346) <= '0';
                    phi_ln27_fu_64(347) <= '0';
                    phi_ln27_fu_64(348) <= '0';
                    phi_ln27_fu_64(349) <= '0';
                    phi_ln27_fu_64(350) <= '0';
                    phi_ln27_fu_64(352) <= '0';
                    phi_ln27_fu_64(353) <= '0';
                    phi_ln27_fu_64(354) <= '0';
                    phi_ln27_fu_64(355) <= '0';
                    phi_ln27_fu_64(356) <= '0';
                    phi_ln27_fu_64(357) <= '0';
                    phi_ln27_fu_64(358) <= '0';
                    phi_ln27_fu_64(359) <= '0';
                    phi_ln27_fu_64(360) <= '0';
                    phi_ln27_fu_64(361) <= '0';
                    phi_ln27_fu_64(362) <= '0';
                    phi_ln27_fu_64(363) <= '0';
                    phi_ln27_fu_64(364) <= '0';
                    phi_ln27_fu_64(365) <= '0';
                    phi_ln27_fu_64(366) <= '0';
                    phi_ln27_fu_64(368) <= '0';
                    phi_ln27_fu_64(369) <= '0';
                    phi_ln27_fu_64(370) <= '0';
                    phi_ln27_fu_64(371) <= '0';
                    phi_ln27_fu_64(372) <= '0';
                    phi_ln27_fu_64(373) <= '0';
                    phi_ln27_fu_64(374) <= '0';
                    phi_ln27_fu_64(375) <= '0';
                    phi_ln27_fu_64(376) <= '0';
                    phi_ln27_fu_64(377) <= '0';
                    phi_ln27_fu_64(378) <= '0';
                    phi_ln27_fu_64(379) <= '0';
                    phi_ln27_fu_64(380) <= '0';
                    phi_ln27_fu_64(381) <= '0';
                    phi_ln27_fu_64(382) <= '0';
                    phi_ln27_fu_64(384) <= '0';
                    phi_ln27_fu_64(385) <= '0';
                    phi_ln27_fu_64(386) <= '0';
                    phi_ln27_fu_64(387) <= '0';
                    phi_ln27_fu_64(388) <= '0';
                    phi_ln27_fu_64(389) <= '0';
                    phi_ln27_fu_64(390) <= '0';
                    phi_ln27_fu_64(391) <= '0';
                    phi_ln27_fu_64(392) <= '0';
                    phi_ln27_fu_64(393) <= '0';
                    phi_ln27_fu_64(394) <= '0';
                    phi_ln27_fu_64(395) <= '0';
                    phi_ln27_fu_64(396) <= '0';
                    phi_ln27_fu_64(397) <= '0';
                    phi_ln27_fu_64(398) <= '0';
                    phi_ln27_fu_64(400) <= '0';
                    phi_ln27_fu_64(401) <= '0';
                    phi_ln27_fu_64(402) <= '0';
                    phi_ln27_fu_64(403) <= '0';
                    phi_ln27_fu_64(404) <= '0';
                    phi_ln27_fu_64(405) <= '0';
                    phi_ln27_fu_64(406) <= '0';
                    phi_ln27_fu_64(407) <= '0';
                    phi_ln27_fu_64(408) <= '0';
                    phi_ln27_fu_64(409) <= '0';
                    phi_ln27_fu_64(410) <= '0';
                    phi_ln27_fu_64(411) <= '0';
                    phi_ln27_fu_64(412) <= '0';
                    phi_ln27_fu_64(413) <= '0';
                    phi_ln27_fu_64(414) <= '0';
                    phi_ln27_fu_64(416) <= '0';
                    phi_ln27_fu_64(417) <= '0';
                    phi_ln27_fu_64(418) <= '0';
                    phi_ln27_fu_64(419) <= '0';
                    phi_ln27_fu_64(420) <= '0';
                    phi_ln27_fu_64(421) <= '0';
                    phi_ln27_fu_64(422) <= '0';
                    phi_ln27_fu_64(423) <= '0';
                    phi_ln27_fu_64(424) <= '0';
                    phi_ln27_fu_64(425) <= '0';
                    phi_ln27_fu_64(426) <= '0';
                    phi_ln27_fu_64(427) <= '0';
                    phi_ln27_fu_64(428) <= '0';
                    phi_ln27_fu_64(429) <= '0';
                    phi_ln27_fu_64(430) <= '0';
                    phi_ln27_fu_64(432) <= '0';
                    phi_ln27_fu_64(433) <= '0';
                    phi_ln27_fu_64(434) <= '0';
                    phi_ln27_fu_64(435) <= '0';
                    phi_ln27_fu_64(436) <= '0';
                    phi_ln27_fu_64(437) <= '0';
                    phi_ln27_fu_64(438) <= '0';
                    phi_ln27_fu_64(439) <= '0';
                    phi_ln27_fu_64(440) <= '0';
                    phi_ln27_fu_64(441) <= '0';
                    phi_ln27_fu_64(442) <= '0';
                    phi_ln27_fu_64(443) <= '0';
                    phi_ln27_fu_64(444) <= '0';
                    phi_ln27_fu_64(445) <= '0';
                    phi_ln27_fu_64(446) <= '0';
                    phi_ln27_fu_64(448) <= '0';
                    phi_ln27_fu_64(449) <= '0';
                    phi_ln27_fu_64(450) <= '0';
                    phi_ln27_fu_64(451) <= '0';
                    phi_ln27_fu_64(452) <= '0';
                    phi_ln27_fu_64(453) <= '0';
                    phi_ln27_fu_64(454) <= '0';
                    phi_ln27_fu_64(455) <= '0';
                    phi_ln27_fu_64(456) <= '0';
                    phi_ln27_fu_64(457) <= '0';
                    phi_ln27_fu_64(458) <= '0';
                    phi_ln27_fu_64(459) <= '0';
                    phi_ln27_fu_64(460) <= '0';
                    phi_ln27_fu_64(461) <= '0';
                    phi_ln27_fu_64(462) <= '0';
                    phi_ln27_fu_64(464) <= '0';
                    phi_ln27_fu_64(465) <= '0';
                    phi_ln27_fu_64(466) <= '0';
                    phi_ln27_fu_64(467) <= '0';
                    phi_ln27_fu_64(468) <= '0';
                    phi_ln27_fu_64(469) <= '0';
                    phi_ln27_fu_64(470) <= '0';
                    phi_ln27_fu_64(471) <= '0';
                    phi_ln27_fu_64(472) <= '0';
                    phi_ln27_fu_64(473) <= '0';
                    phi_ln27_fu_64(474) <= '0';
                    phi_ln27_fu_64(475) <= '0';
                    phi_ln27_fu_64(476) <= '0';
                    phi_ln27_fu_64(477) <= '0';
                    phi_ln27_fu_64(478) <= '0';
                    phi_ln27_fu_64(480) <= '0';
                    phi_ln27_fu_64(481) <= '0';
                    phi_ln27_fu_64(482) <= '0';
                    phi_ln27_fu_64(483) <= '0';
                    phi_ln27_fu_64(484) <= '0';
                    phi_ln27_fu_64(485) <= '0';
                    phi_ln27_fu_64(486) <= '0';
                    phi_ln27_fu_64(487) <= '0';
                    phi_ln27_fu_64(488) <= '0';
                    phi_ln27_fu_64(489) <= '0';
                    phi_ln27_fu_64(490) <= '0';
                    phi_ln27_fu_64(491) <= '0';
                    phi_ln27_fu_64(492) <= '0';
                    phi_ln27_fu_64(493) <= '0';
                    phi_ln27_fu_64(494) <= '0';
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                                        phi_ln27_fu_64(14 downto 0) <= select_ln27_fu_192_p3(14 downto 0);                    phi_ln27_fu_64(30 downto 16) <= select_ln27_fu_192_p3(30 downto 16);                    phi_ln27_fu_64(46 downto 32) <= select_ln27_fu_192_p3(46 downto 32);                    phi_ln27_fu_64(62 downto 48) <= select_ln27_fu_192_p3(62 downto 48);                    phi_ln27_fu_64(78 downto 64) <= select_ln27_fu_192_p3(78 downto 64);                    phi_ln27_fu_64(94 downto 80) <= select_ln27_fu_192_p3(94 downto 80);                    phi_ln27_fu_64(110 downto 96) <= select_ln27_fu_192_p3(110 downto 96);                    phi_ln27_fu_64(126 downto 112) <= select_ln27_fu_192_p3(126 downto 112);                    phi_ln27_fu_64(142 downto 128) <= select_ln27_fu_192_p3(142 downto 128);                    phi_ln27_fu_64(158 downto 144) <= select_ln27_fu_192_p3(158 downto 144);                    phi_ln27_fu_64(174 downto 160) <= select_ln27_fu_192_p3(174 downto 160);                    phi_ln27_fu_64(190 downto 176) <= select_ln27_fu_192_p3(190 downto 176);                    phi_ln27_fu_64(206 downto 192) <= select_ln27_fu_192_p3(206 downto 192);                    phi_ln27_fu_64(222 downto 208) <= select_ln27_fu_192_p3(222 downto 208);                    phi_ln27_fu_64(238 downto 224) <= select_ln27_fu_192_p3(238 downto 224);                    phi_ln27_fu_64(254 downto 240) <= select_ln27_fu_192_p3(254 downto 240);                    phi_ln27_fu_64(270 downto 256) <= select_ln27_fu_192_p3(270 downto 256);                    phi_ln27_fu_64(286 downto 272) <= select_ln27_fu_192_p3(286 downto 272);                    phi_ln27_fu_64(302 downto 288) <= select_ln27_fu_192_p3(302 downto 288);                    phi_ln27_fu_64(318 downto 304) <= select_ln27_fu_192_p3(318 downto 304);                    phi_ln27_fu_64(334 downto 320) <= select_ln27_fu_192_p3(334 downto 320);                    phi_ln27_fu_64(350 downto 336) <= select_ln27_fu_192_p3(350 downto 336);                    phi_ln27_fu_64(366 downto 352) <= select_ln27_fu_192_p3(366 downto 352);                    phi_ln27_fu_64(382 downto 368) <= select_ln27_fu_192_p3(382 downto 368);                    phi_ln27_fu_64(398 downto 384) <= select_ln27_fu_192_p3(398 downto 384);                    phi_ln27_fu_64(414 downto 400) <= select_ln27_fu_192_p3(414 downto 400);                    phi_ln27_fu_64(430 downto 416) <= select_ln27_fu_192_p3(430 downto 416);                    phi_ln27_fu_64(446 downto 432) <= select_ln27_fu_192_p3(446 downto 432);                    phi_ln27_fu_64(462 downto 448) <= select_ln27_fu_192_p3(462 downto 448);                    phi_ln27_fu_64(478 downto 464) <= select_ln27_fu_192_p3(478 downto 464);                    phi_ln27_fu_64(494 downto 480) <= select_ln27_fu_192_p3(494 downto 480);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln23_reg_224 <= icmp_ln23_fu_116_p2;
                icmp_ln27_reg_233_pp0_iter1_reg <= icmp_ln27_reg_233;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln23_fu_116_p2 = ap_const_lv1_0))) then
                icmp_ln27_reg_233 <= icmp_ln27_fu_137_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln23_reg_224 = ap_const_lv1_0))) then
                out_buf_load_reg_243 <= out_buf_q0;
            end if;
        end if;
    end process;
    phi_ln27_fu_64(15) <= '0';
    phi_ln27_fu_64(31 downto 31) <= "0";
    phi_ln27_fu_64(47 downto 47) <= "0";
    phi_ln27_fu_64(63 downto 63) <= "0";
    phi_ln27_fu_64(79 downto 79) <= "0";
    phi_ln27_fu_64(95 downto 95) <= "0";
    phi_ln27_fu_64(111 downto 111) <= "0";
    phi_ln27_fu_64(127 downto 127) <= "0";
    phi_ln27_fu_64(143 downto 143) <= "0";
    phi_ln27_fu_64(159 downto 159) <= "0";
    phi_ln27_fu_64(175 downto 175) <= "0";
    phi_ln27_fu_64(191 downto 191) <= "0";
    phi_ln27_fu_64(207 downto 207) <= "0";
    phi_ln27_fu_64(223 downto 223) <= "0";
    phi_ln27_fu_64(239 downto 239) <= "0";
    phi_ln27_fu_64(255 downto 255) <= "0";
    phi_ln27_fu_64(271 downto 271) <= "0";
    phi_ln27_fu_64(287 downto 287) <= "0";
    phi_ln27_fu_64(303 downto 303) <= "0";
    phi_ln27_fu_64(319 downto 319) <= "0";
    phi_ln27_fu_64(335 downto 335) <= "0";
    phi_ln27_fu_64(351 downto 351) <= "0";
    phi_ln27_fu_64(367 downto 367) <= "0";
    phi_ln27_fu_64(383 downto 383) <= "0";
    phi_ln27_fu_64(399 downto 399) <= "0";
    phi_ln27_fu_64(415 downto 415) <= "0";
    phi_ln27_fu_64(431 downto 431) <= "0";
    phi_ln27_fu_64(447 downto 447) <= "0";
    phi_ln27_fu_64(463 downto 463) <= "0";
    phi_ln27_fu_64(479) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln23_fu_122_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv14_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_gmem1_WREADY, icmp_ln27_reg_233_pp0_iter1_reg)
    begin
                ap_block_state3_io <= ((icmp_ln27_reg_233_pp0_iter1_reg = ap_const_lv1_1) and (m_axi_gmem1_WREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln23_fu_116_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln23_fu_116_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln23_reg_224)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln23_reg_224 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_68)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_68;
        end if; 
    end process;


    gmem1_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem1_WREADY, icmp_ln27_reg_233_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln27_reg_233_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            gmem1_blk_n_W <= m_axi_gmem1_WREADY;
        else 
            gmem1_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln23_fu_116_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv14_2000) else "0";
    icmp_ln27_fu_137_p2 <= "1" when (trunc_ln23_fu_133_p1 = ap_const_lv5_1F) else "0";
    m_axi_gmem1_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv32_0;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= ap_const_logic_0;
    m_axi_gmem1_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_156_p4),512));
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv64_FFFFFFFFFFFFFFFF;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;

    m_axi_gmem1_WVALID_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln27_reg_233_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln27_reg_233_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            m_axi_gmem1_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_156_p4 <= ((out_buf_load_reg_243 & ap_const_lv1_0) & phi_ln27_fu_64);
    out_buf_address0 <= zext_ln23_fu_128_p1(13 - 1 downto 0);

    out_buf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_buf_ce0 <= ap_const_logic_1;
        else 
            out_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln27_fu_192_p3 <= 
        ap_const_lv495_lc_1 when (icmp_ln27_reg_233_pp0_iter1_reg(0) = '1') else 
        tmp_1_fu_183_p4;
    tmp_1_fu_183_p4 <= ((out_buf_load_reg_243 & ap_const_lv1_0) & tmp_fu_173_p4);
    tmp_fu_173_p4 <= phi_ln27_fu_64(494 downto 16);
    trunc_ln23_fu_133_p1 <= ap_sig_allocacmp_i_1(5 - 1 downto 0);
    zext_ln23_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_1),64));
end behav;
