// Seed: 3096518739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd48
) (
    output uwire id_0
);
  wire _id_2;
  supply1 id_3 = 1;
  logic [(  1  ==  1  ) : id_2  +  -1 'b0] id_4;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
endmodule
