module full_adder_sync(
input clk,
input rst,
input a,b,cin,
output reg S,
output reg Cout
);
 always @(posedge clk or posedge rst) begin
 	if(rst)begin
		S<=1'b0;
	     Cout<=1'b0;

  end else begin
	S<=a^b^cin;
	Cout<=(a & b) | (b & cin) | (a & cin);
    end
  end
endmodule
