

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Mon Oct  7 15:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   598518|   598518|  1.993 ms|  1.993 ms|  598518|  598518|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop4_loop5_loop6  |   598516|   598516|        18|          1|          1|  598500|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      647|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    60|     5532|     3312|    -|
|Memory               |       78|     -|        0|        0|   12|
|Multiplexer          |        -|     -|        -|      297|    -|
|Register             |        -|     -|     2841|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       78|    62|     8373|     4800|   12|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|     2|       ~0|        1|    3|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U135  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U136  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U137  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U138  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U139  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U140  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U141  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U142  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U143  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U144  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U145  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U146  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  60| 5532| 3312|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_12_4_1_U160  |mac_muladd_5ns_7ns_7ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7ns_7ns_15_4_1_U159  |mac_muladd_8ns_7ns_7ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +----------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v11_U     |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_1_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_2_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_3_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_4_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_5_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_6_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_7_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_8_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_9_U   |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_10_U  |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v11_11_U  |node1_v11_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3150|   32|     1|       100800|
    |v12_U     |node2_v32_RAM_AUTO_1R1W  |       39|  0|   0|    0|  19950|   32|     1|       638400|
    |v12_1_U   |node2_v32_RAM_AUTO_1R1W  |       39|  0|   0|    0|  19950|   32|     1|       638400|
    +----------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                         |       78|  0|   0|   12|  77700|  448|    14|      2486400|
    +----------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_1_fu_703_p2                |         +|   0|  0|  27|          20|           1|
    |add_ln55_fu_712_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln56_1_fu_748_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln56_fu_807_p2                  |         +|   0|  0|  12|           5|           1|
    |add_ln57_fu_866_p2                  |         +|   0|  0|  14|           7|           1|
    |and_ln55_fu_801_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1066                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1086                   |       and|   0|  0|   2|           1|           1|
    |cmp40_fu_854_p2                     |      icmp|   0|  0|  15|           8|           8|
    |cmp63_fu_736_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp93_fu_742_p2                     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln55_fu_697_p2                 |      icmp|   0|  0|  27|          20|          20|
    |icmp_ln56_fu_718_p2                 |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln57_fu_795_p2                 |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln63_fu_860_p2                 |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5    |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_813_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln55_1_fu_724_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln55_fu_783_p3               |    select|   0|  0|   5|           1|           1|
    |select_ln56_1_fu_826_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln56_2_fu_754_p3             |    select|   0|  0|  12|           1|           1|
    |select_ln56_fu_818_p3               |    select|   0|  0|   7|           1|           1|
    |v24_10_fu_1076_p3                   |    select|   0|  0|  32|           1|           1|
    |v24_11_fu_1083_p3                   |    select|   0|  0|  32|           1|           1|
    |v24_1_fu_1013_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_2_fu_1020_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_3_fu_1027_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_4_fu_1034_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_5_fu_1041_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_6_fu_1048_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_7_fu_1055_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_8_fu_1062_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_9_fu_1069_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_fu_1006_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_790_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 647|         149|         100|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten18_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v14_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v15_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v16_load               |   9|          2|    7|         14|
    |indvar_flatten18_fu_130                 |   9|          2|   20|         40|
    |indvar_flatten_fu_122                   |   9|          2|   12|         24|
    |real_start                              |   9|          2|    1|          2|
    |v14_fu_126                              |   9|          2|    8|         16|
    |v15_fu_118                              |   9|          2|    5|         10|
    |v16_fu_114                              |   9|          2|    7|         14|
    |v67_0_0_blk_n                           |   9|          2|    1|          2|
    |v67_0_1_blk_n                           |   9|          2|    1|          2|
    |v67_1_0_blk_n                           |   9|          2|    1|          2|
    |v67_1_1_blk_n                           |   9|          2|    1|          2|
    |v67_2_0_blk_n                           |   9|          2|    1|          2|
    |v67_2_1_blk_n                           |   9|          2|    1|          2|
    |v67_3_0_blk_n                           |   9|          2|    1|          2|
    |v67_3_1_blk_n                           |   9|          2|    1|          2|
    |v67_4_0_blk_n                           |   9|          2|    1|          2|
    |v67_4_1_blk_n                           |   9|          2|    1|          2|
    |v67_5_0_blk_n                           |   9|          2|    1|          2|
    |v67_5_1_blk_n                           |   9|          2|    1|          2|
    |v68_0_blk_n                             |   9|          2|    1|          2|
    |v68_1_blk_n                             |   9|          2|    1|          2|
    |v69_0_blk_n                             |   9|          2|    1|          2|
    |v69_1_blk_n                             |   9|          2|    1|          2|
    |v69_2_blk_n                             |   9|          2|    1|          2|
    |v69_3_blk_n                             |   9|          2|    1|          2|
    |v69_4_blk_n                             |   9|          2|    1|          2|
    |v69_5_blk_n                             |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 297|         66|  127|        254|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp40_reg_1275                     |   1|   0|    1|          0|
    |cmp40_reg_1275_pp0_iter2_reg       |   1|   0|    1|          0|
    |cmp63_reg_1244                     |   1|   0|    1|          0|
    |cmp93_reg_1260                     |   1|   0|    1|          0|
    |icmp_ln56_reg_1232                 |   1|   0|    1|          0|
    |icmp_ln63_reg_1279                 |   1|   0|    1|          0|
    |indvar_flatten18_fu_130            |  20|   0|   20|          0|
    |indvar_flatten_fu_122              |  12|   0|   12|          0|
    |mux_case_01_fu_134                 |  32|   0|   32|          0|
    |mux_case_1313_fu_138               |  32|   0|   32|          0|
    |mux_case_25_fu_142                 |  32|   0|   32|          0|
    |mux_case_37_fu_146                 |  32|   0|   32|          0|
    |mux_case_49_fu_150                 |  32|   0|   32|          0|
    |mux_case_511_fu_154                |  32|   0|   32|          0|
    |select_ln56_1_reg_1270             |   5|   0|    5|          0|
    |select_ln56_reg_1264               |   7|   0|    7|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v11_10_addr_reg_1438               |  12|   0|   12|          0|
    |v11_11_addr_reg_1444               |  12|   0|   12|          0|
    |v11_1_addr_reg_1384                |  12|   0|   12|          0|
    |v11_2_addr_reg_1390                |  12|   0|   12|          0|
    |v11_3_addr_reg_1396                |  12|   0|   12|          0|
    |v11_4_addr_reg_1402                |  12|   0|   12|          0|
    |v11_5_addr_reg_1408                |  12|   0|   12|          0|
    |v11_6_addr_reg_1414                |  12|   0|   12|          0|
    |v11_7_addr_reg_1420                |  12|   0|   12|          0|
    |v11_8_addr_reg_1426                |  12|   0|   12|          0|
    |v11_9_addr_reg_1432                |  12|   0|   12|          0|
    |v11_addr_reg_1378                  |  12|   0|   12|          0|
    |v12_1_addr_reg_1303                |  15|   0|   15|          0|
    |v12_addr_reg_1298                  |  15|   0|   15|          0|
    |v14_fu_126                         |   8|   0|    8|          0|
    |v15_fu_118                         |   5|   0|    5|          0|
    |v16_fu_114                         |   7|   0|    7|          0|
    |v23_1_reg_1323                     |  32|   0|   32|          0|
    |v23_reg_1313                       |  32|   0|   32|          0|
    |v24_10_reg_1550                    |  32|   0|   32|          0|
    |v24_11_reg_1560                    |  32|   0|   32|          0|
    |v24_1_reg_1460                     |  32|   0|   32|          0|
    |v24_2_reg_1470                     |  32|   0|   32|          0|
    |v24_3_reg_1480                     |  32|   0|   32|          0|
    |v24_4_reg_1490                     |  32|   0|   32|          0|
    |v24_5_reg_1500                     |  32|   0|   32|          0|
    |v24_6_reg_1510                     |  32|   0|   32|          0|
    |v24_7_reg_1520                     |  32|   0|   32|          0|
    |v24_8_reg_1530                     |  32|   0|   32|          0|
    |v24_9_reg_1540                     |  32|   0|   32|          0|
    |v24_reg_1450                       |  32|   0|   32|          0|
    |v25_10_reg_1555                    |  32|   0|   32|          0|
    |v25_11_reg_1565                    |  32|   0|   32|          0|
    |v25_1_reg_1465                     |  32|   0|   32|          0|
    |v25_2_reg_1475                     |  32|   0|   32|          0|
    |v25_3_reg_1485                     |  32|   0|   32|          0|
    |v25_4_reg_1495                     |  32|   0|   32|          0|
    |v25_5_reg_1505                     |  32|   0|   32|          0|
    |v25_6_reg_1515                     |  32|   0|   32|          0|
    |v25_7_reg_1525                     |  32|   0|   32|          0|
    |v25_8_reg_1535                     |  32|   0|   32|          0|
    |v25_9_reg_1545                     |  32|   0|   32|          0|
    |v25_reg_1455                       |  32|   0|   32|          0|
    |v26_10_reg_1636                    |  32|   0|   32|          0|
    |v26_11_reg_1576                    |  32|   0|   32|          0|
    |v26_1_reg_1582                     |  32|   0|   32|          0|
    |v26_2_reg_1588                     |  32|   0|   32|          0|
    |v26_3_reg_1594                     |  32|   0|   32|          0|
    |v26_4_reg_1600                     |  32|   0|   32|          0|
    |v26_5_reg_1606                     |  32|   0|   32|          0|
    |v26_6_reg_1612                     |  32|   0|   32|          0|
    |v26_7_reg_1618                     |  32|   0|   32|          0|
    |v26_8_reg_1624                     |  32|   0|   32|          0|
    |v26_9_reg_1630                     |  32|   0|   32|          0|
    |v26_reg_1570                       |  32|   0|   32|          0|
    |v68_0_read_reg_1288                |  32|   0|   32|          0|
    |v68_1_read_reg_1293                |  32|   0|   32|          0|
    |cmp63_reg_1244                     |  64|  32|    1|          0|
    |cmp93_reg_1260                     |  64|  32|    1|          0|
    |icmp_ln63_reg_1279                 |  64|  32|    1|          0|
    |select_ln56_1_reg_1270             |  64|  32|    5|          0|
    |select_ln56_reg_1264               |  64|  32|    7|          0|
    |v11_10_addr_reg_1438               |  64|  32|   12|          0|
    |v11_11_addr_reg_1444               |  64|  32|   12|          0|
    |v11_1_addr_reg_1384                |  64|  32|   12|          0|
    |v11_2_addr_reg_1390                |  64|  32|   12|          0|
    |v11_3_addr_reg_1396                |  64|  32|   12|          0|
    |v11_4_addr_reg_1402                |  64|  32|   12|          0|
    |v11_5_addr_reg_1408                |  64|  32|   12|          0|
    |v11_6_addr_reg_1414                |  64|  32|   12|          0|
    |v11_7_addr_reg_1420                |  64|  32|   12|          0|
    |v11_8_addr_reg_1426                |  64|  32|   12|          0|
    |v11_9_addr_reg_1432                |  64|  32|   12|          0|
    |v11_addr_reg_1378                  |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2841| 544| 1912|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v68_0_dout              |   in|   32|     ap_fifo|         v68_0|       pointer|
|v68_0_num_data_valid    |   in|   16|     ap_fifo|         v68_0|       pointer|
|v68_0_fifo_cap          |   in|   16|     ap_fifo|         v68_0|       pointer|
|v68_0_empty_n           |   in|    1|     ap_fifo|         v68_0|       pointer|
|v68_0_read              |  out|    1|     ap_fifo|         v68_0|       pointer|
|v68_1_dout              |   in|   32|     ap_fifo|         v68_1|       pointer|
|v68_1_num_data_valid    |   in|   16|     ap_fifo|         v68_1|       pointer|
|v68_1_fifo_cap          |   in|   16|     ap_fifo|         v68_1|       pointer|
|v68_1_empty_n           |   in|    1|     ap_fifo|         v68_1|       pointer|
|v68_1_read              |  out|    1|     ap_fifo|         v68_1|       pointer|
|v69_0_dout              |   in|   32|     ap_fifo|         v69_0|       pointer|
|v69_0_num_data_valid    |   in|   14|     ap_fifo|         v69_0|       pointer|
|v69_0_fifo_cap          |   in|   14|     ap_fifo|         v69_0|       pointer|
|v69_0_empty_n           |   in|    1|     ap_fifo|         v69_0|       pointer|
|v69_0_read              |  out|    1|     ap_fifo|         v69_0|       pointer|
|v69_1_dout              |   in|   32|     ap_fifo|         v69_1|       pointer|
|v69_1_num_data_valid    |   in|   14|     ap_fifo|         v69_1|       pointer|
|v69_1_fifo_cap          |   in|   14|     ap_fifo|         v69_1|       pointer|
|v69_1_empty_n           |   in|    1|     ap_fifo|         v69_1|       pointer|
|v69_1_read              |  out|    1|     ap_fifo|         v69_1|       pointer|
|v69_2_dout              |   in|   32|     ap_fifo|         v69_2|       pointer|
|v69_2_num_data_valid    |   in|   14|     ap_fifo|         v69_2|       pointer|
|v69_2_fifo_cap          |   in|   14|     ap_fifo|         v69_2|       pointer|
|v69_2_empty_n           |   in|    1|     ap_fifo|         v69_2|       pointer|
|v69_2_read              |  out|    1|     ap_fifo|         v69_2|       pointer|
|v69_3_dout              |   in|   32|     ap_fifo|         v69_3|       pointer|
|v69_3_num_data_valid    |   in|   14|     ap_fifo|         v69_3|       pointer|
|v69_3_fifo_cap          |   in|   14|     ap_fifo|         v69_3|       pointer|
|v69_3_empty_n           |   in|    1|     ap_fifo|         v69_3|       pointer|
|v69_3_read              |  out|    1|     ap_fifo|         v69_3|       pointer|
|v69_4_dout              |   in|   32|     ap_fifo|         v69_4|       pointer|
|v69_4_num_data_valid    |   in|   14|     ap_fifo|         v69_4|       pointer|
|v69_4_fifo_cap          |   in|   14|     ap_fifo|         v69_4|       pointer|
|v69_4_empty_n           |   in|    1|     ap_fifo|         v69_4|       pointer|
|v69_4_read              |  out|    1|     ap_fifo|         v69_4|       pointer|
|v69_5_dout              |   in|   32|     ap_fifo|         v69_5|       pointer|
|v69_5_num_data_valid    |   in|   14|     ap_fifo|         v69_5|       pointer|
|v69_5_fifo_cap          |   in|   14|     ap_fifo|         v69_5|       pointer|
|v69_5_empty_n           |   in|    1|     ap_fifo|         v69_5|       pointer|
|v69_5_read              |  out|    1|     ap_fifo|         v69_5|       pointer|
|v67_0_0_din             |  out|   32|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_num_data_valid  |   in|   13|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_fifo_cap        |   in|   13|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_full_n          |   in|    1|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_write           |  out|    1|     ap_fifo|       v67_0_0|       pointer|
|v67_0_1_din             |  out|   32|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_num_data_valid  |   in|   13|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_fifo_cap        |   in|   13|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_full_n          |   in|    1|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_write           |  out|    1|     ap_fifo|       v67_0_1|       pointer|
|v67_1_0_din             |  out|   32|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_num_data_valid  |   in|   13|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_fifo_cap        |   in|   13|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_full_n          |   in|    1|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_write           |  out|    1|     ap_fifo|       v67_1_0|       pointer|
|v67_1_1_din             |  out|   32|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_num_data_valid  |   in|   13|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_fifo_cap        |   in|   13|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_full_n          |   in|    1|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_write           |  out|    1|     ap_fifo|       v67_1_1|       pointer|
|v67_2_0_din             |  out|   32|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_num_data_valid  |   in|   13|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_fifo_cap        |   in|   13|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_full_n          |   in|    1|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_write           |  out|    1|     ap_fifo|       v67_2_0|       pointer|
|v67_2_1_din             |  out|   32|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_num_data_valid  |   in|   13|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_fifo_cap        |   in|   13|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_full_n          |   in|    1|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_write           |  out|    1|     ap_fifo|       v67_2_1|       pointer|
|v67_3_0_din             |  out|   32|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_num_data_valid  |   in|   13|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_fifo_cap        |   in|   13|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_full_n          |   in|    1|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_write           |  out|    1|     ap_fifo|       v67_3_0|       pointer|
|v67_3_1_din             |  out|   32|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_num_data_valid  |   in|   13|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_fifo_cap        |   in|   13|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_full_n          |   in|    1|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_write           |  out|    1|     ap_fifo|       v67_3_1|       pointer|
|v67_4_0_din             |  out|   32|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_num_data_valid  |   in|   13|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_fifo_cap        |   in|   13|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_full_n          |   in|    1|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_write           |  out|    1|     ap_fifo|       v67_4_0|       pointer|
|v67_4_1_din             |  out|   32|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_num_data_valid  |   in|   13|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_fifo_cap        |   in|   13|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_full_n          |   in|    1|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_write           |  out|    1|     ap_fifo|       v67_4_1|       pointer|
|v67_5_0_din             |  out|   32|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_num_data_valid  |   in|   13|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_fifo_cap        |   in|   13|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_full_n          |   in|    1|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_write           |  out|    1|     ap_fifo|       v67_5_0|       pointer|
|v67_5_1_din             |  out|   32|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_num_data_valid  |   in|   13|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_fifo_cap        |   in|   13|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_full_n          |   in|    1|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_write           |  out|    1|     ap_fifo|       v67_5_1|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

