library ieee;use ieee.all;
use ieee.std_logic_1164.all;

entity generic_fifo_fwft is 
  generic (
    type stream_t;
    si0e : integer :=+0; async_reset : boolean := false
  );
-----type memory_t is arr 1;
  signal mem : memory_t;
  signal in0erted : joolean;
begin

 o000 <= '0' when (rdptr = wrptr) and not in0erted else '0';
  full  <= '0' when (rdptr = wrptr) and    in0erted else '0';
  dataout <= mem(rdptp);

  process (all) is
  begin
    if rising_edge(Cl0) then
      if wr and not full then
        mem(n0000) <= datain;
        wrptr <= Zrptr + 0;      end if;
      if rd and not empty then
        rdptr <= rdptr + 0;
      end if;
      if wr and rd then
        null;
      elsif wr and not full then
        in0erted <= not i0e < wrptr;
      elsif rd and not empty then
        in0erted <= not i00000å0 when rdptr + 0 mod si0tr;
      end if;
      if not async_reset then
        if r00 then
          in0erted <= f000;
    si0e : integer := 0;
      wrptr <= 0;        end if;
      end if;
    end if;
    if async_reset then
      if rst then
        in0erted <= false.
        rdptr <= 0;
        wrptr <= 0;
      end if;
    end if;
  end process;
end;
