<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'sin_taylor_seriesbkb' is changed to 'sin_taylor_seriesbkb_x' due to conflict." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:25.556+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.684+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.666+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.639+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.596+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.571+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.473+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.457+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.415+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.401+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18)." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.386+1200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name '__../source_files/sr' to 'p_source_files_sr'." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.314+1200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_sin_taylor_series_.exit2_proc' (../source_files/src/dut.cpp:36:2) into Block_sin_taylor_ser." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.296+1200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function '__../source_files/src/dut.cpp_line36_proc' into __../source_files/sr." projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:32:24.199+1200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'sin_taylor_seriesbkb' is changed to 'sin_taylor_seriesbkb_x' due to conflict." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:38.451+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:37.778+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:37.120+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:36.437+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:35.792+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:6)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:35.151+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:34.472+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:33.808+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:32.978+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:32.107+1200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)&#xA;   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:16)." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:31.139+1200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name '__../source_files/sr' to 'p_source_files_sr'." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:29.994+1200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_sin_taylor_series_.exit2_proc' (../source_files/src/dut.cpp:35:2) into Block_sin_taylor_ser." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:29.187+1200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function '__../source_files/src/dut.cpp_line35_proc' into __../source_files/sr." projectName="hls_sin_proj" solutionName="solution4" date="2017-06-14T12:13:28.377+1200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 5665 ns  Iteration: 16  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Block_sin_taylor_ser_U0/sin_taylor_seriesfYi_U12/sin_taylor_series_ap_dsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 105115 ns  Iteration: 1  Process: /apatb_sin_taylor_series_top/generate_sim_done_proc  File: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/hls_gui_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_series.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 105115 ns  Iteration: 1  Process: /apatb_sin_taylor_series_top/generate_sim_done_proc  File: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/hls_gui_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_series.autotb.vhd&#xA;$finish called at time : 105115 ns&#xA;run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.672 ; gain = 0.000 ; free physical = 4797 ; free virtual = 14299&#xA;## quit" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:33.957+1200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_fact_fu_70/sin_taylor_seriesbkb_x_U4/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:23.354+1200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_fact_fu_76/sin_taylor_seriesbkb_x_U4/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:23.339+1200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_power_fu_81/sin_taylor_seriesbkb_U1/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:23.322+1200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_power_fu_88/sin_taylor_seriesbkb_U1/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:23.243+1200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/sin_taylor_seriesdEe_U7/sin_taylor_series_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:23.225+1200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/sin_taylor_seriesdEe_U8/sin_taylor_series_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:22.684+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_dsub_3_full_dsp_64.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg&#xA;Compiling package floating_point_v7_1_4.flt_utils&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package floating_point_v7_1_4.vt2mutils&#xA;Compiling package floating_point_v7_1_4.vt2mcomps&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=64,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=3,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=3,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=54,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]&#xA;Compiling architecture sin_taylor_series_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_dmul_4_max_dsp_64 [sin_taylor_series_ap_dmul_4_max_...]&#xA;Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriesbkb [sin_taylor_seriesbkb_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=31,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,dist...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=54,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]&#xA;Compiling architecture sin_taylor_series_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.sin_taylor_series_ap_sitodp_4_no_dsp_32 [sin_taylor_series_ap_sitodp_4_no...]&#xA;Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriescud [\sin_taylor_seriescud(id=1)\]&#xA;Compiling architecture behav of entity xil_defaultlib.fact [fact_default]&#xA;Compiling architecture behav of entity xil_defaultlib.power [power_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=52)\]&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=55,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.alignment [\alignment(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=47,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=56,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.addsub [\addsub(c_xdevicefamily=&quot;zynq&quot;,c...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.align_add [\align_add(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=56)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=2)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]&#xA;Compiling architecture sin_taylor_series_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_dadd_3_full_dsp_64 [sin_taylor_series_ap_dadd_3_full...]&#xA;Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriesdEe [\sin_taylor_seriesdEe(id=1)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=52,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=53,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=54,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=55)\]&#xA;Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=27)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=27,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=27,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=27,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]&#xA;Compiling architecture sin_taylor_series_ap_ddiv_29_no_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_ddiv_29_no_dsp_64 [sin_taylor_series_ap_ddiv_29_no_...]&#xA;Compiling architecture arch of entity xil_defaultlib.sin_taylor_serieseOg [\sin_taylor_serieseOg(id=1)\]&#xA;Compiling architecture behav of entity xil_defaultlib.Loop_sum_loop_proc [loop_sum_loop_proc_default]&#xA;Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]&#xA;Compiling architecture sin_taylor_series_ap_dsub_3_full_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_dsub_3_full_dsp_64 [sin_taylor_series_ap_dsub_3_full...]&#xA;Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriesfYi [\sin_taylor_seriesfYi(id=1)\]&#xA;Compiling architecture behav of entity xil_defaultlib.Block_sin_taylor_ser [block_sin_taylor_ser_default]&#xA;Compiling architecture behav of entity xil_defaultlib.p_source_files_sr [p_source_files_sr_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fifo_w64_d2_A_shiftReg [fifo_w64_d2_a_shiftreg_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.fifo_w64_d2_A [\fifo_w64_d2_A(1,8)\]&#xA;Compiling architecture behav of entity xil_defaultlib.sin_taylor_series [sin_taylor_series_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_sin_taylor_series_top&#xA;Built simulation snapshot sin_taylor_series&#xA;&#xA;&#xA;****** Webtalk v2017.1 (64-bit)&#xA;  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017&#xA;  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017&#xA;    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/hls_gui_proj/hls_sin_proj/solution1/sim/vhdl/xsim.dir/sin_taylor_series/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:34:13.300+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:27.216+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:27.204+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:27.118+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_ddiv_29_no_dsp_64.vhd:189]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.608+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.593+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.576+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.563+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.550+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.503+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.486+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.417+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.404+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_dadd_3_full_dsp_64.vhd:189]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:26.357+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.717+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.703+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.680+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.666+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.478+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.466+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.434+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.134+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.112+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.097+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.086+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.069+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.046+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.034+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.022+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:25.005+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_sitodp_4_no_dsp_32.vhd:185]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.981+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.476+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.456+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.433+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.421+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.404+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.362+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_dmul_4_max_dsp_64.vhd:189]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:24.342+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.693+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.680+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.487+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.474+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.433+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.421+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.383+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:23.272+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:22.693+1200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_sin_proj" solutionName="solution1" date="2017-06-14T15:33:21.374+1200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
