FPGA_OBJ=iob_axistream_out.edif
FPGA_LOG=vivado.log

CLKBUF_WRAPPER:=xilinx
CONSTRAINTS:=$(wildcard *.xdc)

FPGA_SERVER=$(VIVADO_SERVER)
FPGA_USER=$(VIVADO_USER)

include ../../fpga.mk

post-build:

