- 👋 Hi, I’m @Aditya892001
- 👀 I’m interested in VLSI Design and Verification
- 🌱 I’m currently learning Verilog HDL, SystemVerilog, UVM, FPGA, CMOS
- 💞️ I’m looking to collaborate on RTL Coding, Testbench and Testcase creation
- 📫 How to reach me https://www.linkedin.com/in/aditya-remella-188875198/

<!---
Aditya892001/Aditya892001 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
