Analysis & Synthesis report for DE1_TOP
Tue Nov 04 13:06:35 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |DE1_TOP|I2C_CCD_Config:I2C_Config|mSetup_ST
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 16. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
 17. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
 18. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
 19. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
 20. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
 21. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
 22. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
 23. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
 24. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
 25. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
 26. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
 27. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
 28. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 29. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
 30. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
 32. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
 33. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
 34. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
 35. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
 36. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
 37. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
 38. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
 39. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
 40. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
 41. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
 42. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
 43. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 44. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
 45. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
 47. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
 49. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
 50. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
 51. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
 52. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
 53. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
 54. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
 55. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
 56. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
 57. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
 58. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 59. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
 60. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 61. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated
 62. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p
 63. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp
 64. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram
 65. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5
 66. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr
 67. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp
 68. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp
 69. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
 70. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9
 71. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp
 72. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp
 73. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 74. Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13
 75. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 76. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 77. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 78. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 79. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 80. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 81. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 82. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 83. Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 84. Parameter Settings for User Entity Instance: I2C_CCD_Config:I2C_Config
 85. Parameter Settings for User Entity Instance: sdram_pll:SDRAM_PLL|altpll:altpll_component
 86. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER
 87. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1
 89. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|sdr_data_path:data_path1
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component
 95. Parameter Settings for User Entity Instance: YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component
 96. Parameter Settings for User Entity Instance: YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component
 97. Parameter Settings for User Entity Instance: VGA_Controller:VGA_DISPLAY
 98. altpll Parameter Settings by Entity Instance
 99. dcfifo Parameter Settings by Entity Instance
100. altmult_add Parameter Settings by Entity Instance
101. Port Connectivity Checks: "VGA_Controller:VGA_DISPLAY"
102. Port Connectivity Checks: "YCbCr2RGB:YUV2RGB|MAC_3:u2"
103. Port Connectivity Checks: "YCbCr2RGB:YUV2RGB|MAC_3:u1"
104. Port Connectivity Checks: "YCbCr2RGB:YUV2RGB|MAC_3:u0"
105. Port Connectivity Checks: "YCbCr2RGB:YUV2RGB"
106. Port Connectivity Checks: "YUV422_to_444:YUV422to444"
107. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2"
108. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1"
109. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2"
110. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1"
111. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|sdr_data_path:data_path1"
112. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1"
113. Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER"
114. Port Connectivity Checks: "sdram_pll:SDRAM_PLL"
115. Port Connectivity Checks: "CCD_Capture:CAMERA_DECODER"
116. Port Connectivity Checks: "I2C_CCD_Config:I2C_Config|I2C_Controller:u0"
117. Port Connectivity Checks: "I2C_CCD_Config:I2C_Config"
118. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 04 13:06:35 2014        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; DE1_TOP                                      ;
; Top-level Entity Name              ; DE1_TOP                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 975                                          ;
;     Total combinational functions  ; 707                                          ;
;     Dedicated logic registers      ; 706                                          ;
; Total registers                    ; 706                                          ;
; Total pins                         ; 196                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 32,768                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C20F484C7       ;                    ;
; Top-level entity name                                        ; DE1_TOP            ; DE1_TOP            ;
; Family name                                                  ; Cyclone II         ; Stratix            ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                      ; -1                 ; -1                 ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Maximum Number of M4K/M9K Memory Blocks                      ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; SRC/MAC_3.v                                   ; yes             ; User Wizard-Generated File   ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/MAC_3.v                                   ;
; SRC/YCbCr2RGB.v                               ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YCbCr2RGB.v                               ;
; SRC/YUV422_to_444.v                           ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/YUV422_to_444.v                           ;
; SRC/I2C/I2C_Controller.v                      ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_Controller.v                      ;
; SRC/I2C/I2C_CCD_Config.v                      ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/I2C_CCD_Config.v                      ;
; SRC/I2C/CCD_Capture.v                         ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/I2C/CCD_Capture.v                         ;
; SRC/sdram_pll.v                               ; yes             ; User Wizard-Generated File   ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/sdram_pll.v                               ;
; SRC/Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File   ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_FIFO.v          ;
; SRC/Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; SRC/Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/sdr_data_path.v       ;
; SRC/Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/control_interface.v   ;
; SRC/Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/command.v             ;
; SRC/Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Reset_Delay.v                             ;
; SRC/VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/VGA_Controller.v                          ;
; SRC/Sdram_Control_4Port/Sdram_Params.h        ; yes             ; Auto-Found Unspecified File  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/Sdram_Control_4Port/Sdram_Params.h        ;
; DE1_TOP.v                                     ; yes             ; Auto-Found Verilog HDL File  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/DE1_TOP.v                                     ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf                                              ;
; aglobal90.inc                                 ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                           ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_pll.inc                                         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;
; dcfifo.tdf                                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo.tdf                                              ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc                                         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                            ;
; a_graycounter.inc                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_graycounter.inc                                       ;
; a_fefifo.inc                                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_fefifo.inc                                            ;
; a_gray2bin.inc                                ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_gray2bin.inc                                          ;
; dffpipe.inc                                   ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/dffpipe.inc                                             ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_sync_fifo.inc                                       ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc                                         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram_fifo.inc                                     ;
; db/dcfifo_l6o1.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dcfifo_l6o1.tdf                            ;
; db/a_gray2bin_ldb.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_gray2bin_ldb.tdf                         ;
; db/a_graycounter_p96.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_p96.tdf                      ;
; db/a_graycounter_ggc.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_ggc.tdf                      ;
; db/a_graycounter_fgc.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/a_graycounter_fgc.tdf                      ;
; db/altsyncram_hn81.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_hn81.tdf                        ;
; db/altsyncram_ttg1.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/altsyncram_ttg1.tdf                        ;
; db/dffpipe_ngh.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_ngh.tdf                            ;
; db/dffpipe_lec.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_lec.tdf                            ;
; db/alt_synch_pipe_sdb.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_sdb.tdf                     ;
; db/dffpipe_qe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_qe9.tdf                            ;
; db/dffpipe_pe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_pe9.tdf                            ;
; db/alt_synch_pipe_0e8.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/alt_synch_pipe_0e8.tdf                     ;
; db/dffpipe_re9.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_re9.tdf                            ;
; db/cmpr_636.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/cmpr_636.tdf                               ;
; altmult_add.tdf                               ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf                                         ;
; stratix_mac_mult.inc                          ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_mac_mult.inc                                    ;
; stratix_mac_out.inc                           ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_mac_out.inc                                     ;
; db/mult_add_4f74.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/mult_add_4f74.tdf                          ;
; db/ded_mult_ob91.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/ded_mult_ob91.tdf                          ;
; db/dffpipe_b3c.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/db/dffpipe_b3c.tdf                            ;
+-----------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 975                                               ;
;                                             ;                                                   ;
; Total combinational functions               ; 707                                               ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 242                                               ;
;     -- 3 input functions                    ; 211                                               ;
;     -- <=2 input functions                  ; 254                                               ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 445                                               ;
;     -- arithmetic mode                      ; 262                                               ;
;                                             ;                                                   ;
; Total registers                             ; 706                                               ;
;     -- Dedicated logic registers            ; 706                                               ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 196                                               ;
; Total memory bits                           ; 32768                                             ;
; Total PLLs                                  ; 1                                                 ;
; Maximum fan-out node                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 483                                               ;
; Total fan-out                               ; 5051                                              ;
; Average fan-out                             ; 3.08                                              ;
+---------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_TOP                                         ; 707 (1)           ; 706 (10)     ; 32768       ; 0            ; 0       ; 0         ; 196  ; 0            ; |DE1_TOP                                                                                                                                                                       ; work         ;
;    |CCD_Capture:CAMERA_DECODER|                  ; 37 (37)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|CCD_Capture:CAMERA_DECODER                                                                                                                                            ; work         ;
;    |Reset_Delay:u2|                              ; 53 (53)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Reset_Delay:u2                                                                                                                                                        ; work         ;
;    |Sdram_Control_4Port:SDRAM_FRAME_BUFFER|      ; 578 (208)         ; 589 (122)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER                                                                                                                                ; work         ;
;       |Sdram_FIFO:read_fifo1|                    ; 69 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 69 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_l6o1:auto_generated|         ; 69 (13)           ; 110 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                                                       ; work         ;
;                |a_gray2bin_ldb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_ldb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin                       ; work         ;
;                |a_graycounter_fgc:wrptr_gp|      ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp                            ; work         ;
;                |a_graycounter_p96:rdptr_g1p|     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                   |dffpipe_re9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13      ; work         ;
;                |alt_synch_pipe_sdb:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp                            ; work         ;
;                   |dffpipe_qe9:dffpipe9|         ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9       ; work         ;
;                |cmpr_636:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp                              ; work         ;
;                |cmpr_636:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp                               ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;                |dffpipe_pe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp                                    ; work         ;
;                |dffpipe_pe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp                                    ; work         ;
;       |Sdram_FIFO:read_fifo2|                    ; 70 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 70 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_l6o1:auto_generated|         ; 70 (14)           ; 110 (23)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                                                       ; work         ;
;                |a_gray2bin_ldb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_ldb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin                       ; work         ;
;                |a_graycounter_fgc:wrptr_gp|      ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp                            ; work         ;
;                |a_graycounter_p96:rdptr_g1p|     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                   |dffpipe_re9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13      ; work         ;
;                |alt_synch_pipe_sdb:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp                            ; work         ;
;                   |dffpipe_qe9:dffpipe9|         ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9       ; work         ;
;                |cmpr_636:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp                              ; work         ;
;                |cmpr_636:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp                               ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;                |dffpipe_pe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp                                    ; work         ;
;                |dffpipe_pe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp                                    ; work         ;
;       |Sdram_FIFO:write_fifo1|                   ; 71 (0)            ; 110 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|               ; 71 (0)            ; 110 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                 ; work         ;
;             |dcfifo_l6o1:auto_generated|         ; 71 (15)           ; 110 (23)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                                                      ; work         ;
;                |a_gray2bin_ldb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin                      ; work         ;
;                |a_gray2bin_ldb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin                      ; work         ;
;                |a_graycounter_fgc:wrptr_gp|      ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp                           ; work         ;
;                |a_graycounter_p96:rdptr_g1p|     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p                          ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                           ; work         ;
;                   |dffpipe_re9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13     ; work         ;
;                |alt_synch_pipe_sdb:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp                           ; work         ;
;                   |dffpipe_qe9:dffpipe9|         ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9      ; work         ;
;                |altsyncram_hn81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram                             ; work         ;
;                   |altsyncram_ttg1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5 ; work         ;
;                |cmpr_636:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp                             ; work         ;
;                |cmpr_636:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp                              ; work         ;
;                |dffpipe_lec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp                                   ; work         ;
;                |dffpipe_lec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp                                   ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr                                   ; work         ;
;       |Sdram_FIFO:write_fifo2|                   ; 36 (0)            ; 34 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|               ; 36 (0)            ; 34 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                 ; work         ;
;             |dcfifo_l6o1:auto_generated|         ; 36 (12)           ; 34 (12)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                                                      ; work         ;
;                |a_gray2bin_ldb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin                      ; work         ;
;                |a_graycounter_p96:rdptr_g1p|     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p                          ; work         ;
;                |altsyncram_hn81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram                             ; work         ;
;                   |altsyncram_ttg1:altsyncram5|  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5 ; work         ;
;                |cmpr_636:rdempty_eq_comp|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp                             ; work         ;
;                |dffpipe_lec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp                                   ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr                                   ; work         ;
;       |command:command1|                         ; 61 (61)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1                                                                                                               ; work         ;
;       |control_interface:control1|               ; 63 (63)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1                                                                                                     ; work         ;
;    |VGA_Controller:VGA_DISPLAY|                  ; 38 (38)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|VGA_Controller:VGA_DISPLAY                                                                                                                                            ; work         ;
;    |sdram_pll:SDRAM_PLL|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|sdram_pll:SDRAM_PLL                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|sdram_pll:SDRAM_PLL|altpll:altpll_component                                                                                                                           ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ALTSYNCRAM ; M4K  ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ALTSYNCRAM ; M4K  ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_TOP|I2C_CCD_Config:I2C_Config|mSetup_ST      ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr|dffe7a[0]  ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; YUV422_to_444:YUV422to444|mCr[0..7]                                                                                                                                             ; Lost fanout                                                     ;
; YUV422_to_444:YUV422to444|mCb[0..7]                                                                                                                                             ; Lost fanout                                                     ;
; YUV422_to_444:YUV422to444|mY[0..7]                                                                                                                                              ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[0..15]                                                                                                                          ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_LENGTH[8]                                                                                                                           ; Stuck at VCC due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_LENGTH[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_LENGTH[8]                                                                                                                           ; Stuck at VCC due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_LENGTH[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_LENGTH[8]                                                                                                                           ; Stuck at VCC due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_LENGTH[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_LENGTH[8]                                                                                                                           ; Stuck at VCC due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_LENGTH[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[0]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[0]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[1]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[1]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[2]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[2]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[3]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[3]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[4]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[4]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[5]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[6]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[7]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[7]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[8]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[8]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[9]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[9]    ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[10]   ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[10]   ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[0..10]                                         ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[0..10] ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[0..10] ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[10]                                  ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[0..10]                  ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity_ff                           ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0                       ; Stuck at VCC due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9                       ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10                      ; Stuck at GND due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff                          ; Stuck at VCC due to stuck port clock                            ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CKE                                                                                                                     ; Stuck at VCC due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CKE                                                                                                                                      ; Stuck at VCC due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[0..9]                                ; Stuck at GND due to stuck port data_in                          ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff                           ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9                        ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff                           ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9                       ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10                      ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff                          ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[9..10]                               ; Lost fanout                                                     ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[0..6]                                                                                                                          ; Merged with Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[7] ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[0..6]                                                                                                                          ; Merged with Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[7] ;
; Total Number of Removed Registers = 315                                                                                                                                         ;                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[10]                                          ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[10], ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[10], ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[10],                               ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[9],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[8],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[7],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[6],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[5],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[4],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[3],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[2],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[10],                               ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[9],                                ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[7],                                                                                                                              ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[7]                                                                                                    ;
; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|END                                                                                                                               ; Lost Fanouts              ; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|SD_COUNTER[0],                                                                                                                    ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|SD_COUNTER[1],                                                                                                                    ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|SD_COUNTER[2],                                                                                                                    ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|SD_COUNTER[3],                                                                                                                    ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|SD_COUNTER[4],                                                                                                                    ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|I2C_Controller:u0|SD_COUNTER[5],                                                                                                                    ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|mI2C_GO                                                                                                                                             ;
; I2C_CCD_Config:I2C_Config|LUT_INDEX[9]                                                                                                                                        ; Lost Fanouts              ; I2C_CCD_Config:I2C_Config|LUT_INDEX[5], I2C_CCD_Config:I2C_Config|LUT_INDEX[4],                                                                                               ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|LUT_INDEX[3], I2C_CCD_Config:I2C_Config|LUT_INDEX[2],                                                                                               ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|LUT_INDEX[1], I2C_CCD_Config:I2C_Config|LUT_INDEX[0]                                                                                                ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[8]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[8],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[8],  ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[1]                                 ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[7]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[7],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[7],  ;
;                                                                                                                                                                               ;                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[0]                                 ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[9]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[9],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[9]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[6]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[6],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[6]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[5]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[5],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[5]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[4]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[4],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[4]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[3]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[3],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[3]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[2]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[2],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[2]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[1]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[1],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[1]   ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[0]                                           ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[0],  ;
;                                                                                                                                                                               ; due to stuck port clock   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[0]   ;
; I2C_CCD_Config:I2C_Config|mSetup_ST~25                                                                                                                                        ; Lost Fanouts              ; I2C_CCD_Config:I2C_Config|mI2C_CTRL_CLK,                                                                                                                                      ;
;                                                                                                                                                                               ;                           ; I2C_CCD_Config:I2C_Config|mI2C_CLK_DIV[15]                                                                                                                                    ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_LENGTH[8]                                                                                                                         ; Stuck at VCC              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mLENGTH[8]                                                                                                                             ;
;                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                               ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_LENGTH[7]                                                                                                                         ; Stuck at GND              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mLENGTH[7]                                                                                                                             ;
;                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                               ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[0]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[0]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[1]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[1]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[2]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[2]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[3]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[3]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[4]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[4]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[5]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[6]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[7]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[7]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[8]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[8]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[9]  ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[9]  ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[10] ; Lost Fanouts              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[10] ;
; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CKE                                                                                                                   ; Stuck at VCC              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CKE                                                                                                                                    ;
;                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 706   ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 454   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; VGA_Controller:VGA_DISPLAY|oVGA_HS     ; 14      ;
; VGA_Controller:VGA_DISPLAY|oVGA_VS     ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|SA[3]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[11] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_delay[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_TOP|CCD_Capture:CAMERA_DECODER|YCbCr[10]                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_TOP|CCD_Capture:CAMERA_DECODER|X_Cont[7]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE1_TOP|CCD_Capture:CAMERA_DECODER|YCbCr[5]                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[19]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[11]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[19]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[10]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_done             ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CMD[1]                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mRD                                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_TOP|Sdram_Control_4Port:SDRAM_FRAME_BUFFER|ST[9]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                            ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                            ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                             ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                               ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                 ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated                             ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                              ; From            ; To                        ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                               ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                               ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe13|dffe14a*         ; -               ; -                         ;
; CUT                             ; ON                                                                                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a*  ; -               ; -                         ;
+---------------------------------+------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                               ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                 ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                     ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                         ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                          ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:I2C_Config ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                             ;
; I2C_Freq       ; 20000    ; Signed Integer                             ;
; LUT_SIZE       ; 166      ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:SDRAM_PLL|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------+
; Parameter Name                ; Value             ; Type                                 ;
+-------------------------------+-------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                              ;
; PLL_TYPE                      ; AUTO              ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 41666             ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                              ;
; LOCK_LOW                      ; 1                 ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                              ;
; SKIP_VCO                      ; OFF               ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                              ;
; BANDWIDTH                     ; 0                 ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; -2604             ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                              ;
; VCO_MIN                       ; 0                 ; Untyped                              ;
; VCO_MAX                       ; 0                 ; Untyped                              ;
; VCO_CENTER                    ; 0                 ; Untyped                              ;
; PFD_MIN                       ; 0                 ; Untyped                              ;
; PFD_MAX                       ; 0                 ; Untyped                              ;
; M_INITIAL                     ; 0                 ; Untyped                              ;
; M                             ; 0                 ; Untyped                              ;
; N                             ; 1                 ; Untyped                              ;
; M2                            ; 1                 ; Untyped                              ;
; N2                            ; 1                 ; Untyped                              ;
; SS                            ; 1                 ; Untyped                              ;
; C0_HIGH                       ; 0                 ; Untyped                              ;
; C1_HIGH                       ; 0                 ; Untyped                              ;
; C2_HIGH                       ; 0                 ; Untyped                              ;
; C3_HIGH                       ; 0                 ; Untyped                              ;
; C4_HIGH                       ; 0                 ; Untyped                              ;
; C5_HIGH                       ; 0                 ; Untyped                              ;
; C6_HIGH                       ; 0                 ; Untyped                              ;
; C7_HIGH                       ; 0                 ; Untyped                              ;
; C8_HIGH                       ; 0                 ; Untyped                              ;
; C9_HIGH                       ; 0                 ; Untyped                              ;
; C0_LOW                        ; 0                 ; Untyped                              ;
; C1_LOW                        ; 0                 ; Untyped                              ;
; C2_LOW                        ; 0                 ; Untyped                              ;
; C3_LOW                        ; 0                 ; Untyped                              ;
; C4_LOW                        ; 0                 ; Untyped                              ;
; C5_LOW                        ; 0                 ; Untyped                              ;
; C6_LOW                        ; 0                 ; Untyped                              ;
; C7_LOW                        ; 0                 ; Untyped                              ;
; C8_LOW                        ; 0                 ; Untyped                              ;
; C9_LOW                        ; 0                 ; Untyped                              ;
; C0_INITIAL                    ; 0                 ; Untyped                              ;
; C1_INITIAL                    ; 0                 ; Untyped                              ;
; C2_INITIAL                    ; 0                 ; Untyped                              ;
; C3_INITIAL                    ; 0                 ; Untyped                              ;
; C4_INITIAL                    ; 0                 ; Untyped                              ;
; C5_INITIAL                    ; 0                 ; Untyped                              ;
; C6_INITIAL                    ; 0                 ; Untyped                              ;
; C7_INITIAL                    ; 0                 ; Untyped                              ;
; C8_INITIAL                    ; 0                 ; Untyped                              ;
; C9_INITIAL                    ; 0                 ; Untyped                              ;
; C0_MODE                       ; BYPASS            ; Untyped                              ;
; C1_MODE                       ; BYPASS            ; Untyped                              ;
; C2_MODE                       ; BYPASS            ; Untyped                              ;
; C3_MODE                       ; BYPASS            ; Untyped                              ;
; C4_MODE                       ; BYPASS            ; Untyped                              ;
; C5_MODE                       ; BYPASS            ; Untyped                              ;
; C6_MODE                       ; BYPASS            ; Untyped                              ;
; C7_MODE                       ; BYPASS            ; Untyped                              ;
; C8_MODE                       ; BYPASS            ; Untyped                              ;
; C9_MODE                       ; BYPASS            ; Untyped                              ;
; C0_PH                         ; 0                 ; Untyped                              ;
; C1_PH                         ; 0                 ; Untyped                              ;
; C2_PH                         ; 0                 ; Untyped                              ;
; C3_PH                         ; 0                 ; Untyped                              ;
; C4_PH                         ; 0                 ; Untyped                              ;
; C5_PH                         ; 0                 ; Untyped                              ;
; C6_PH                         ; 0                 ; Untyped                              ;
; C7_PH                         ; 0                 ; Untyped                              ;
; C8_PH                         ; 0                 ; Untyped                              ;
; C9_PH                         ; 0                 ; Untyped                              ;
; L0_HIGH                       ; 1                 ; Untyped                              ;
; L1_HIGH                       ; 1                 ; Untyped                              ;
; G0_HIGH                       ; 1                 ; Untyped                              ;
; G1_HIGH                       ; 1                 ; Untyped                              ;
; G2_HIGH                       ; 1                 ; Untyped                              ;
; G3_HIGH                       ; 1                 ; Untyped                              ;
; E0_HIGH                       ; 1                 ; Untyped                              ;
; E1_HIGH                       ; 1                 ; Untyped                              ;
; E2_HIGH                       ; 1                 ; Untyped                              ;
; E3_HIGH                       ; 1                 ; Untyped                              ;
; L0_LOW                        ; 1                 ; Untyped                              ;
; L1_LOW                        ; 1                 ; Untyped                              ;
; G0_LOW                        ; 1                 ; Untyped                              ;
; G1_LOW                        ; 1                 ; Untyped                              ;
; G2_LOW                        ; 1                 ; Untyped                              ;
; G3_LOW                        ; 1                 ; Untyped                              ;
; E0_LOW                        ; 1                 ; Untyped                              ;
; E1_LOW                        ; 1                 ; Untyped                              ;
; E2_LOW                        ; 1                 ; Untyped                              ;
; E3_LOW                        ; 1                 ; Untyped                              ;
; L0_INITIAL                    ; 1                 ; Untyped                              ;
; L1_INITIAL                    ; 1                 ; Untyped                              ;
; G0_INITIAL                    ; 1                 ; Untyped                              ;
; G1_INITIAL                    ; 1                 ; Untyped                              ;
; G2_INITIAL                    ; 1                 ; Untyped                              ;
; G3_INITIAL                    ; 1                 ; Untyped                              ;
; E0_INITIAL                    ; 1                 ; Untyped                              ;
; E1_INITIAL                    ; 1                 ; Untyped                              ;
; E2_INITIAL                    ; 1                 ; Untyped                              ;
; E3_INITIAL                    ; 1                 ; Untyped                              ;
; L0_MODE                       ; BYPASS            ; Untyped                              ;
; L1_MODE                       ; BYPASS            ; Untyped                              ;
; G0_MODE                       ; BYPASS            ; Untyped                              ;
; G1_MODE                       ; BYPASS            ; Untyped                              ;
; G2_MODE                       ; BYPASS            ; Untyped                              ;
; G3_MODE                       ; BYPASS            ; Untyped                              ;
; E0_MODE                       ; BYPASS            ; Untyped                              ;
; E1_MODE                       ; BYPASS            ; Untyped                              ;
; E2_MODE                       ; BYPASS            ; Untyped                              ;
; E3_MODE                       ; BYPASS            ; Untyped                              ;
; L0_PH                         ; 0                 ; Untyped                              ;
; L1_PH                         ; 0                 ; Untyped                              ;
; G0_PH                         ; 0                 ; Untyped                              ;
; G1_PH                         ; 0                 ; Untyped                              ;
; G2_PH                         ; 0                 ; Untyped                              ;
; G3_PH                         ; 0                 ; Untyped                              ;
; E0_PH                         ; 0                 ; Untyped                              ;
; E1_PH                         ; 0                 ; Untyped                              ;
; E2_PH                         ; 0                 ; Untyped                              ;
; E3_PH                         ; 0                 ; Untyped                              ;
; M_PH                          ; 0                 ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                             ;
; REF_PER        ; 1024  ; Signed Integer                                             ;
; SC_CL          ; 3     ; Signed Integer                                             ;
; SC_RCD         ; 3     ; Signed Integer                                             ;
; SC_RRD         ; 7     ; Signed Integer                                             ;
; SC_PM          ; 1     ; Signed Integer                                             ;
; SC_BL          ; 1     ; Signed Integer                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                              ;
; REF_PER        ; 1024  ; Signed Integer                                                              ;
; SC_CL          ; 3     ; Signed Integer                                                              ;
; SC_RCD         ; 3     ; Signed Integer                                                              ;
; SC_RRD         ; 7     ; Signed Integer                                                              ;
; SC_PM          ; 1     ; Signed Integer                                                              ;
; SC_BL          ; 1     ; Signed Integer                                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|sdr_data_path:data_path1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_l6o1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_l6o1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_l6o1 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_l6o1 ; Untyped                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                          ;
+---------------------------------------+-------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                       ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                       ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                       ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                       ;
; ACCUMULATOR                           ; NO                ; Untyped                                       ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                       ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                       ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                       ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                       ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                       ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                       ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                       ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                       ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                       ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                       ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                       ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                       ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                       ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                       ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                       ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                       ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                       ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                       ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                       ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                       ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                       ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                       ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                       ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                       ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                       ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                       ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                       ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                       ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                       ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                       ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                       ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                       ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                       ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                       ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                       ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                       ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                       ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                       ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                       ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                       ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                       ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                       ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                       ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                       ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                       ;
; WIDTH_MSB                             ; 17                ; Untyped                                       ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                       ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                       ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                       ;
; SHIFT_MODE                            ; NO                ; Untyped                                       ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                       ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                       ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                       ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                       ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                       ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                       ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                       ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                       ;
; WIDTH_A                               ; 8                 ; Signed Integer                                ;
; WIDTH_B                               ; 17                ; Signed Integer                                ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                       ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                                ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                       ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                       ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                       ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                       ;
+---------------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                          ;
+---------------------------------------+-------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                       ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                       ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                       ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                       ;
; ACCUMULATOR                           ; NO                ; Untyped                                       ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                       ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                       ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                       ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                       ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                       ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                       ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                       ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                       ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                       ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                       ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                       ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                       ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                       ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                       ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                       ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                       ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                       ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                       ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                       ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                       ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                       ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                       ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                       ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                       ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                       ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                       ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                       ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                       ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                       ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                       ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                       ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                       ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                       ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                       ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                       ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                       ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                       ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                       ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                       ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                       ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                       ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                       ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                       ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                       ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                       ;
; WIDTH_MSB                             ; 17                ; Untyped                                       ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                       ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                       ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                       ;
; SHIFT_MODE                            ; NO                ; Untyped                                       ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                       ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                       ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                       ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                       ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                       ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                       ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                       ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                       ;
; WIDTH_A                               ; 8                 ; Signed Integer                                ;
; WIDTH_B                               ; 17                ; Signed Integer                                ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                       ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                                ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                       ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                       ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                       ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                       ;
+---------------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                        ; Value             ; Type                                          ;
+---------------------------------------+-------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                       ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                       ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                       ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                       ;
; ACCUMULATOR                           ; NO                ; Untyped                                       ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                       ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                       ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                       ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                       ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                       ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                       ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                       ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                       ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                       ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                       ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                       ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                       ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                       ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                       ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                       ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                       ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                       ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                       ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                       ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                       ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                       ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                       ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                       ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                       ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                       ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                       ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                       ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                       ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                       ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                       ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                       ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                       ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                                ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                       ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                       ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                       ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                       ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                       ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                       ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                       ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                       ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                       ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                       ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                       ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                       ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                       ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                       ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                       ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                       ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                       ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                       ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                       ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                       ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                       ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                       ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                       ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                       ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                       ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                       ;
; WIDTH_MSB                             ; 17                ; Untyped                                       ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                       ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                       ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                       ;
; SHIFT_MODE                            ; NO                ; Untyped                                       ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                       ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                       ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                       ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                       ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                       ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                       ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                       ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                       ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                       ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                       ;
; WIDTH_A                               ; 8                 ; Signed Integer                                ;
; WIDTH_B                               ; 17                ; Signed Integer                                ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                       ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                                ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                       ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                       ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                       ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                       ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                       ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                       ;
+---------------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_DISPLAY ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                                 ;
; H_SYNC         ; 96    ; Signed Integer                                 ;
; H_BACK         ; 48    ; Signed Integer                                 ;
; H_ACT          ; 640   ; Signed Integer                                 ;
; H_BLANK        ; 160   ; Signed Integer                                 ;
; H_TOTAL        ; 800   ; Signed Integer                                 ;
; V_FRONT        ; 11    ; Signed Integer                                 ;
; V_SYNC         ; 2     ; Signed Integer                                 ;
; V_BACK         ; 31    ; Signed Integer                                 ;
; V_ACT          ; 480   ; Signed Integer                                 ;
; V_BLANK        ; 44    ; Signed Integer                                 ;
; V_TOTAL        ; 524   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; sdram_pll:SDRAM_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                    ;
+---------------------------------------+--------------------------------------------------------------+
; Name                                  ; Value                                                        ;
+---------------------------------------+--------------------------------------------------------------+
; Number of entity instances            ; 3                                                            ;
; Entity Instance                       ; YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                            ;
;     -- port_signa                     ; PORT_UNUSED                                                  ;
;     -- port_signb                     ; PORT_UNUSED                                                  ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                       ;
;     -- WIDTH_A                        ; 8                                                            ;
;     -- WIDTH_B                        ; 17                                                           ;
;     -- WIDTH_RESULT                   ; 27                                                           ;
; Entity Instance                       ; YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                            ;
;     -- port_signa                     ; PORT_UNUSED                                                  ;
;     -- port_signb                     ; PORT_UNUSED                                                  ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                       ;
;     -- WIDTH_A                        ; 8                                                            ;
;     -- WIDTH_B                        ; 17                                                           ;
;     -- WIDTH_RESULT                   ; 27                                                           ;
; Entity Instance                       ; YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                            ;
;     -- port_signa                     ; PORT_UNUSED                                                  ;
;     -- port_signb                     ; PORT_UNUSED                                                  ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                     ;
;     -- REPRESENTATION_B               ; SIGNED                                                       ;
;     -- WIDTH_A                        ; 8                                                            ;
;     -- WIDTH_B                        ; 17                                                           ;
;     -- WIDTH_RESULT                   ; 27                                                           ;
+---------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:VGA_DISPLAY"                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oVGA_R     ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "oVGA_R[9..1]" have no fanouts                                                       ;
; oVGA_R     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; oVGA_G     ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "oVGA_G[9..1]" have no fanouts                                                       ;
; oVGA_G     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; oVGA_B     ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "oVGA_B[9..1]" have no fanouts                                                       ;
; oVGA_B     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iCLK       ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oCurrent_X ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; oCurrent_Y ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; oAddress   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; oVGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; oVGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:YUV2RGB|MAC_3:u2" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND      ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND      ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND      ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC      ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC      ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND      ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC      ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND      ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC      ;
; datab_1[16..11] ; Input ; Info     ; Stuck at GND      ;
; datab_1[9..4]   ; Input ; Info     ; Stuck at GND      ;
; datab_1[2..1]   ; Input ; Info     ; Stuck at GND      ;
; datab_1[10]     ; Input ; Info     ; Stuck at VCC      ;
; datab_1[3]      ; Input ; Info     ; Stuck at VCC      ;
; datab_1[0]      ; Input ; Info     ; Stuck at VCC      ;
; datab_2         ; Input ; Info     ; Stuck at GND      ;
+-----------------+-------+----------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:YUV2RGB|MAC_3:u1"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[16..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[16..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[16..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:YUV2RGB|MAC_3:u0" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND      ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND      ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND      ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC      ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC      ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND      ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC      ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND      ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC      ;
; datab_1         ; Input ; Info     ; Stuck at GND      ;
; datab_2[9..8]   ; Input ; Info     ; Stuck at VCC      ;
; datab_2[5..4]   ; Input ; Info     ; Stuck at VCC      ;
; datab_2[16..10] ; Input ; Info     ; Stuck at GND      ;
; datab_2[7..6]   ; Input ; Info     ; Stuck at GND      ;
; datab_2[3..1]   ; Input ; Info     ; Stuck at GND      ;
; datab_2[0]      ; Input ; Info     ; Stuck at VCC      ;
+-----------------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:YUV2RGB"                                                                                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oDVAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iCLK  ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YUV422_to_444:YUV422to444"                                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iYCbCr ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "iYCbCr[15..1]" will be connected to GND.                                 ;
; iX     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iX[9..1]" will be connected to GND.                                      ;
; iCLK   ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2"                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1"                                                                  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2"                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1"                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|sdr_data_path:data_path1"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1"                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:SDRAM_FRAME_BUFFER"                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "RD1_DATA[15..1]" have no fanouts                                                      ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_CLK              ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; RD2_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "RD2_DATA[15..1]" have no fanouts                                                      ;
; RD2_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_CLK              ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:SDRAM_PLL"                                                                                                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inclk0 ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:CAMERA_DECODER"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oDATA2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oX_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:I2C_Config|I2C_Controller:u0"                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:I2C_Config"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_SCLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I2C_SDAT ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 04 13:06:20 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_OV7670 -c DE1_TOP
Info: Found 1 design units, including 1 entities, in source file SRC/Line_Buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file SRC/MAC_3.v
    Info: Found entity 1: MAC_3
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(136): truncated literal to match 17 bits
Info: Found 1 design units, including 1 entities, in source file SRC/YCbCr2RGB.v
    Info: Found entity 1: YCbCr2RGB
Info: Found 1 design units, including 1 entities, in source file SRC/YUV422_to_444.v
    Info: Found entity 1: YUV422_to_444
Info: Found 1 design units, including 1 entities, in source file SRC/delay.v
    Info: Found entity 1: delay
Info: Found 1 design units, including 1 entities, in source file SRC/I2C/I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file SRC/I2C/I2C_CCD_Config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file SRC/I2C/CCD_Capture.v
    Info: Found entity 1: CCD_Capture
Info: Found 1 design units, including 1 entities, in source file SRC/sdram_pll.v
    Info: Found entity 1: sdram_pll
Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/Sdram_FIFO.v
    Info: Found entity 1: Sdram_FIFO
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/Sdram_Control_4Port.v
    Info: Found entity 1: Sdram_Control_4Port
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file SRC/Sdram_Control_4Port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file SRC/Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(137): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(144): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(151): truncated literal to match 10 bits
Warning (10229): Verilog HDL Expression warning at VGA_Controller.v(157): truncated literal to match 10 bits
Info: Found 1 design units, including 1 entities, in source file SRC/VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Warning: Can't analyze file -- file D:/document/source_code/verilog/de1_ov7670/DE1_CAMERA_new/SRC/RGB2HSV.v is missing
Warning (10037): Verilog HDL or VHDL warning at I2C_CCD_Config.v(99): conditional expression evaluates to a constant
Warning: Using design file DE1_TOP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DE1_TOP
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(257): created implicit net for "PCLK2"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(260): created implicit net for "READ_DATA1"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(261): created implicit net for "VGA_Read"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(269): created implicit net for "READ_DATA2"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(309): created implicit net for "VGA_X"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(330): created implicit net for "mDVAL"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(345): created implicit net for "oVGA_R"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(346): created implicit net for "oVGA_G"
Warning (10236): Verilog HDL Implicit Net warning at DE1_TOP.v(347): created implicit net for "oVGA_B"
Info: Elaborating entity "DE1_TOP" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_TOP.v(139): truncated value with size 2 to match size of target (1)
Warning (10034): Output port "LEDG[7]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[6]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[5]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[4]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[3]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[2]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[1]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDG[0]" at DE1_TOP.v(84) has no driver
Warning (10034): Output port "LEDR[9]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[8]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[7]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[6]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[5]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[4]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[3]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[2]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[1]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "LEDR[0]" at DE1_TOP.v(85) has no driver
Warning (10034): Output port "UART_TXD" at DE1_TOP.v(87) has no driver
Warning (10034): Output port "TDO" at DE1_TOP.v(106) has no driver
Warning (10034): Output port "VGA_R[3]" at DE1_TOP.v(110) has no driver
Warning (10034): Output port "VGA_R[2]" at DE1_TOP.v(110) has no driver
Warning (10034): Output port "VGA_R[1]" at DE1_TOP.v(110) has no driver
Warning (10034): Output port "VGA_R[0]" at DE1_TOP.v(110) has no driver
Warning (10034): Output port "VGA_G[3]" at DE1_TOP.v(111) has no driver
Warning (10034): Output port "VGA_G[2]" at DE1_TOP.v(111) has no driver
Warning (10034): Output port "VGA_G[1]" at DE1_TOP.v(111) has no driver
Warning (10034): Output port "VGA_G[0]" at DE1_TOP.v(111) has no driver
Warning (10034): Output port "VGA_B[3]" at DE1_TOP.v(112) has no driver
Warning (10034): Output port "VGA_B[2]" at DE1_TOP.v(112) has no driver
Warning (10034): Output port "VGA_B[1]" at DE1_TOP.v(112) has no driver
Warning (10034): Output port "VGA_B[0]" at DE1_TOP.v(112) has no driver
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:I2C_Config"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(59): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(107): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:I2C_Config|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:CAMERA_DECODER"
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(110): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(114): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "sdram_pll" for hierarchy "sdram_pll:SDRAM_PLL"
Info: Elaborating entity "altpll" for hierarchy "sdram_pll:SDRAM_PLL|altpll:altpll_component"
Info: Elaborated megafunction instantiation "sdram_pll:SDRAM_PLL|altpll:altpll_component"
Info: Instantiated megafunction "sdram_pll:SDRAM_PLL|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "-2604"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "41666"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_l6o1.tdf
    Info: Found entity 1: dcfifo_l6o1
Info: Elaborating entity "dcfifo_l6o1" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf
    Info: Found entity 1: a_gray2bin_ldb
Info: Elaborating entity "a_gray2bin_ldb" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf
    Info: Found entity 1: a_graycounter_p96
Info: Elaborating entity "a_graycounter_p96" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf
    Info: Found entity 1: a_graycounter_ggc
Info: Elaborating entity "a_graycounter_ggc" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hn81.tdf
    Info: Found entity 1: altsyncram_hn81
Info: Elaborating entity "altsyncram_hn81" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ttg1.tdf
    Info: Found entity 1: altsyncram_ttg1
Info: Elaborating entity "altsyncram_ttg1" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf
    Info: Found entity 1: dffpipe_lec
Info: Elaborating entity "dffpipe_lec" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf
    Info: Found entity 1: alt_synch_pipe_sdb
Info: Elaborating entity "alt_synch_pipe_sdb" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf
    Info: Found entity 1: cmpr_636
Info: Elaborating entity "cmpr_636" for hierarchy "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:rdempty_eq_comp"
Info: Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:YUV422to444"
Info: Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:YUV2RGB"
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(124): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(125): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(126): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "MAC_3" for hierarchy "YCbCr2RGB:YUV2RGB|MAC_3:u0"
Info: Elaborating entity "altmult_add" for hierarchy "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info: Elaborated megafunction instantiation "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info: Instantiated megafunction "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info: Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info: Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info: Parameter "input_aclr_a0" = "ACLR0"
    Info: Parameter "input_aclr_a1" = "ACLR0"
    Info: Parameter "input_aclr_a2" = "ACLR0"
    Info: Parameter "input_aclr_b0" = "ACLR0"
    Info: Parameter "input_aclr_b1" = "ACLR0"
    Info: Parameter "input_aclr_b2" = "ACLR0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "input_register_a1" = "CLOCK0"
    Info: Parameter "input_register_a2" = "CLOCK0"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "input_register_b1" = "CLOCK0"
    Info: Parameter "input_register_b2" = "CLOCK0"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_a1" = "DATAA"
    Info: Parameter "input_source_a2" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "input_source_b1" = "DATAB"
    Info: Parameter "input_source_b2" = "DATAB"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_aclr1" = "ACLR0"
    Info: Parameter "multiplier_aclr2" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "multiplier_register1" = "CLOCK0"
    Info: Parameter "multiplier_register2" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "3"
    Info: Parameter "output_aclr" = "ACLR0"
    Info: Parameter "output_register" = "CLOCK0"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "signed_aclr_a" = "ACLR0"
    Info: Parameter "signed_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "CLOCK0"
    Info: Parameter "signed_register_b" = "CLOCK0"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "17"
    Info: Parameter "width_result" = "27"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf
    Info: Found entity 1: mult_add_4f74
Info: Elaborating entity "mult_add_4f74" for hierarchy "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf
    Info: Found entity 1: ded_mult_ob91
Info: Elaborating entity "ded_mult_ob91" for hierarchy "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info: Found entity 1: dffpipe_b3c
Info: Elaborating entity "dffpipe_b3c" for hierarchy "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_DISPLAY"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(73): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(126): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(131): truncated value with size 32 to match size of target (11)
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[15]"
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|mac_out10"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9"
        Warning (14320): Synthesized away node "YCbCr2RGB:YUV2RGB|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_out10"
Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "GPIO_0[0]" has no driver
    Warning: Bidir "GPIO_0[1]" has no driver
    Warning: Bidir "GPIO_0[2]" has no driver
    Warning: Bidir "GPIO_0[3]" has no driver
    Warning: Bidir "GPIO_0[4]" has no driver
    Warning: Bidir "GPIO_0[5]" has no driver
    Warning: Bidir "GPIO_0[6]" has no driver
    Warning: Bidir "GPIO_0[7]" has no driver
    Warning: Bidir "GPIO_0[8]" has no driver
    Warning: Bidir "GPIO_0[9]" has no driver
    Warning: Bidir "GPIO_0[10]" has no driver
    Warning: Bidir "GPIO_0[11]" has no driver
    Warning: Bidir "GPIO_0[12]" has no driver
    Warning: Bidir "GPIO_0[13]" has no driver
    Warning: Bidir "GPIO_0[14]" has no driver
    Warning: Bidir "GPIO_0[15]" has no driver
    Warning: Bidir "GPIO_0[16]" has no driver
    Warning: Bidir "GPIO_0[17]" has no driver
    Warning: Bidir "GPIO_0[18]" has no driver
    Warning: Bidir "GPIO_0[19]" has no driver
    Warning: Bidir "GPIO_0[20]" has no driver
    Warning: Bidir "GPIO_0[21]" has no driver
    Warning: Bidir "GPIO_0[22]" has no driver
    Warning: Bidir "GPIO_0[23]" has no driver
    Warning: Bidir "GPIO_0[24]" has no driver
    Warning: Bidir "GPIO_0[25]" has no driver
    Warning: Bidir "GPIO_0[26]" has no driver
    Warning: Bidir "GPIO_0[27]" has no driver
    Warning: Bidir "GPIO_0[28]" has no driver
    Warning: Bidir "GPIO_0[29]" has no driver
    Warning: Bidir "GPIO_0[30]" has no driver
    Warning: Bidir "GPIO_0[31]" has no driver
    Warning: Bidir "GPIO_0[32]" has no driver
    Warning: Bidir "GPIO_0[33]" has no driver
    Warning: Bidir "GPIO_0[34]" has no driver
    Warning: Bidir "GPIO_0[35]" has no driver
    Warning: Bidir "GPIO_1[14]" has no driver
    Warning: Bidir "GPIO_1[15]" has no driver
    Warning: Bidir "GPIO_1[16]" has no driver
    Warning: Bidir "GPIO_1[17]" has no driver
    Warning: Bidir "GPIO_1[18]" has no driver
    Warning: Bidir "GPIO_1[19]" has no driver
    Warning: Bidir "GPIO_1[20]" has no driver
    Warning: Bidir "GPIO_1[21]" has no driver
    Warning: Bidir "GPIO_1[22]" has no driver
    Warning: Bidir "GPIO_1[23]" has no driver
    Warning: Bidir "GPIO_1[24]" has no driver
    Warning: Bidir "GPIO_1[25]" has no driver
    Warning: Bidir "GPIO_1[26]" has no driver
    Warning: Bidir "GPIO_1[27]" has no driver
    Warning: Bidir "GPIO_1[28]" has no driver
    Warning: Bidir "GPIO_1[29]" has no driver
    Warning: Bidir "GPIO_1[30]" has no driver
    Warning: Bidir "GPIO_1[31]" has no driver
    Warning: Bidir "GPIO_1[32]" has no driver
    Warning: Bidir "GPIO_1[33]" has no driver
    Warning: Bidir "GPIO_1[34]" has no driver
    Warning: Bidir "GPIO_1[35]" has no driver
    Warning: Bidir "GPIO_1[0]" has no driver
    Warning: Bidir "GPIO_1[1]" has no driver
    Warning: Bidir "GPIO_1[2]" has no driver
    Warning: Bidir "GPIO_1[3]" has no driver
    Warning: Bidir "GPIO_1[5]" has no driver
    Warning: Bidir "GPIO_1[6]" has no driver
    Warning: Bidir "GPIO_1[7]" has no driver
    Warning: Bidir "GPIO_1[8]" has no driver
    Warning: Bidir "GPIO_1[9]" has no driver
    Warning: Bidir "GPIO_1[10]" has no driver
    Warning: Bidir "GPIO_1[11]" has no driver
    Warning: Bidir "GPIO_1[12]" has no driver
    Warning: Bidir "GPIO_1[13]" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO_1[4]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
Info: 152 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "YUV422_to_444:YUV422to444|mCr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[0]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[1]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[2]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[3]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[4]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[5]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[6]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mCb[7]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[0]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[1]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[2]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[3]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[4]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[5]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[6]" lost all its fanouts during netlist optimizations.
    Info: Register "YUV422_to_444:YUV422to444|mY[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mDATAOUT[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe14a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa9" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|counter_ffa10" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_ggc:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Warning: Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
Info: Implemented 1229 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 84 output pins
    Info: Implemented 88 bidirectional pins
    Info: Implemented 1000 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 ClockLock PLLs
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a0" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a1" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a2" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a3" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a4" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a5" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a6" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a7" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a9" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a10" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a11" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a13" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a14" has a port clk1 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a15" has a port clk1 that is stuck at GND
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 310 warnings
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Tue Nov 04 13:06:35 2014
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


