<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='554' ll='561' type='unsigned int llvm::MCInstrDesc::getNumImplicitDefs() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='426' u='c' c='_ZNK4llvm12MachineInstr10getNumDefsEv'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='553'>/// Return the number of implicit defs this instruct has.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='123' u='c' c='_ZN4llvm12MachineInstrC1ERNS_15MachineFunctionERKNS_11MCInstrDescENS_8DebugLocEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='841' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/MC/MCParser/AsmParser.cpp' l='5823' u='c' c='_ZN12_GLOBAL__N_19AsmParser16parseMSInlineAsmEPvRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERjS9_RN4llvm15SmallVectorImplISt4pairIS1_bEEERNSB15439826'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='634' u='c' c='_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='170' u='c' c='_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='356' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='358' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses4initERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='412' u='c' c='_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE'/>
