#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  5 19:35:25 2023
# Process ID: 23224
# Current directory: E:/Škola/DE1/Project_MorseCode/MorseCode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19304 E:\Škola\DE1\Project_MorseCode\MorseCode\MorseCode.xpr
# Log file: E:/Škola/DE1/Project_MorseCode/MorseCode/vivado.log
# Journal file: E:/Škola/DE1/Project_MorseCode/MorseCode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/240617/Project_MorseCode/MorseCode' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.gen/sources_1', nor could it be found using path 'C:/Users/240617/Project_MorseCode/MorseCode/MorseCode.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.ip_user_files', nor could it be found using path 'C:/Users/240617/Project_MorseCode/MorseCode/MorseCode.ip_user_files'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/clk_enable.vhd w ]
add_files E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/clk_enable.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/constrs_1/new/nexys-a7-50t.xdc
export_ip_user_files -of_objects  [get_files E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/key_to_morse.vhd] -no_script -reset -force -quiet
remove_files  E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/key_to_morse.vhd
set_property used_in_simulation false [get_files  E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/clk_enable.vhd]
file mkdir E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd w ]
add_files -fileset sim_1 E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_to_morse' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_to_morse_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_to_morse'
ERROR: [VRFC 10-2987] 'abc_to_morse' is not compiled in library 'xil_defaultlib' [E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd:49]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd:39]
INFO: [VRFC 10-3070] VHDL file 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sim_1/new/tb_abc_to_morse.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.926 ; gain = 244.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/clk_enable.vhd:41]
	Parameter g_MAX bound to: 1000000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/clk_enable.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [E:/Škola/DE1/Project_MorseCode/MorseCode/MorseCode.srcs/sources_1/new/top.vhd:52]
