Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Dec  2 22:34:12 2025
| Host         : Ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
| Design       : TopLevelModule
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    71 |
|    Minimum number of control sets                        |    71 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    71 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           32 |
| No           | No                    | Yes                    |              27 |            8 |
| No           | Yes                   | No                     |              83 |           41 |
| Yes          | No                    | No                     |             248 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             388 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                             Enable Signal                                                                             |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                          | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                          | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_2_n_0                                         | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                            |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                         | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_start_addr_align[1]_i_1_n_0                                   | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                            | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              2 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0] |                2 |              2 |         1.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                   |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr[2]_i_1_n_0                                               | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                          | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0 |                                                                                                                                                          |                1 |              3 |         3.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                    | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                           | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                           | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0 |                                                                                                                                                          |                1 |              3 |         3.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                            | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |         4.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              4 |         4.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                             | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                           |                                                                                                                                                          |                2 |              4 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                             |                3 |              4 |         1.33 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |         4.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                           | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_gpio_0/U0/gpio_core_1/reg1[31]                                                                                                           |                1 |              5 |         5.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                           | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              5 |         2.50 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                           | starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                 |                1 |              6 |         6.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                           | starter_kit/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                 |                1 |              6 |         6.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              6 |         3.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                               | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              8 |         2.67 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                          | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              8 |         4.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/narrow_beats                                                     | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              8 |         8.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0   |                                                                                                                                                          |                3 |             10 |         3.33 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |             10 |         3.33 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                8 |             10 |         1.25 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                          | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                   |                3 |             11 |         3.67 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |             11 |         2.75 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                             | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |             12 |         3.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                9 |             12 |         1.33 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                               | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             12 |         1.71 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                      | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |             16 |         8.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                     | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                5 |             16 |         3.20 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                          |                2 |             16 |         8.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                          |                5 |             16 |         3.20 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                5 |             19 |         3.80 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                           | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                9 |             23 |         2.56 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       | starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                     |                8 |             27 |         3.38 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                        | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                8 |             32 |         4.00 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                        | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             32 |         4.57 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0   |                                                                                                                                                          |               12 |             32 |         2.67 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                        | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                9 |             32 |         3.56 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                       | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               10 |             32 |         3.20 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                      |                                                                                                                                                          |               10 |             41 |         4.10 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                       |                                                                                                                                                          |                9 |             41 |         4.56 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                      |                                                                                                                                                          |                9 |             41 |         4.56 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                    |                                                                                                                                                          |               11 |             41 |         3.73 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                         | starter_kit/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               19 |             55 |         2.89 |
|  starter_kit/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                       |                                                                                                                                                          |               33 |            109 |         3.30 |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


