// Seed: 1291979865
module module_0 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7
);
  assign id_6 = (1);
  assign id_3 = 1;
  assign id_1 = -1;
  logic id_9;
  ;
  id_10 :
  assert property (@(posedge id_2 ==? -1) id_0)
  else;
  for (id_11 = id_5; id_5; id_9 = 1 == id_9) begin : LABEL_0
    wire id_12 = id_0;
  end
  assign module_1.id_3 = 0;
  assign id_9 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    input wand id_7,
    output wor id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output supply1 id_12
);
  assign {id_9, id_9} = id_11;
  module_0 modCall_1 (
      id_11,
      id_0,
      id_6,
      id_12,
      id_11,
      id_9,
      id_8,
      id_10
  );
endmodule
