# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.000128 1024 0.62 3360 179712 13.3879 8.45824 614.465 261.883 898.336 898.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.000128 1024 0.62 3360 179712 13.3645 8.48192 744.502 261.336 1027.82 1027.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.000128 1024 0.62 3360 179840 13.3767 8.48077 774.359 262.028 1058.38 1058.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.000128 1024 0.62 3360 179712 13.3469 8.46512 722.394 262.134 1006.48 1006.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.000128 1024 0.62 3360 180000 13.4466 8.49744 731.404 262.284 1015.77 1015.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.000128 1024 0.62 3360 179200 13.3263 8.45005 749.092 261.298 1032.3 1032.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.000128 1024 0.62 3360 179520 13.397 8.48275 752.158 261.904 1036.08 1036.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.000128 1024 0.62 3360 179200 13.3194 8.448 725.272 261.283 1008.46 1008.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.000128 1024 0.62 3360 179712 13.3686 8.46842 738.149 262.01 1022.14 1022.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.000128 1024 0.62 3360 177600 13.3661 8.43786 785.868 260.301 1068.11 1068.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.000128 1024 0.62 3360 178176 13.3858 8.45405 914.978 261.451 1198.41 1198.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 0.000128 1024 0.62 3360 179712 13.3553 8.45706 633.652 261.791 917.396 917.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 0.000128 1024 0.62 3360 179840 13.4381 8.48454 641.846 261.983 925.894 926.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.000128 1024 0.62 3360 179712 13.3866 8.47267 636.908 261.751 920.662 920.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.000128 1024 0.62 3360 179648 13.3907 8.48419 653.446 261.824 937.282 937.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.000128 1024 0.62 3360 179712 13.3819 8.46234 633.389 262.089 917.458 917.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.000128 1024 0.62 3360 179136 13.3944 8.47005 756.646 261.588 1040.24 1040.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.000128 1024 0.62 3360 179840 13.3817 8.47872 741.525 262.222 1025.75 1025.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.000128 1024 0.62 3360 179712 13.3499 8.50944 791.566 262.109 1075.67 1075.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.000128 1024 0.62 3360 180000 13.4287 8.50179 787.401 262.247 1071.72 1071.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.000128 1024 0.62 3360 179200 13.3126 8.45235 786.479 261.292 1069.67 1069.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.000128 1024 0.62 3360 179520 13.3878 8.4776 773.753 261.699 1057.46 1057.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.000128 1024 0.62 3360 179200 13.3182 8.44982 740.016 261.467 1023.4 1023.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.000128 1024 0.62 3360 179712 13.3689 8.46643 871.714 262.05 1155.74 1155.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.000128 1024 0.62 3360 177600 13.3668 8.44403 868.183 260.067 1150.2 1150.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.000128 1024 0.62 3360 178176 13.3909 8.50874 787.622 261.428 1071.09 1071.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 0.000128 1024 0.62 3360 179712 13.355 8.45619 599.7 261.801 883.454 883.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.000128 1024 0.62 3360 179840 13.4264 8.48803 676.653 262.167 960.873 960.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.000128 1024 0.62 3360 179712 13.3811 8.47667 630.128 262.04 914.169 914.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.000128 1024 0.62 3360 179648 13.395 8.47462 640.875 261.786 924.667 924.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.000128 1024 0.62 3360 179712 13.3568 8.45901 611.859 261.786 895.597 895.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.000128 1024 0.62 3360 179136 13.3821 8.48115 798.439 261.339 1081.78 1081.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.000128 1024 0.62 3360 178560 13.3801 8.45994 555.458 261.436 838.869 838.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.000128 1024 0.62 3360 179840 13.376 8.49082 769.057 262.026 1053.09 1053.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.000128 1024 0.62 3360 179200 13.3004 8.44691 539.162 261.277 822.326 822.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.000128 1024 0.62 3360 179712 13.339 8.46486 718.238 262.144 1002.33 1002.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.000128 1024 0.62 3360 179712 13.3716 8.47443 518.742 262.008 802.741 802.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.000128 1024 0.62 3360 180000 13.4354 8.49824 753.593 262.31 1037.97 1038.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.000128 1024 0.62 3360 177600 13.3718 8.43366 525.752 260.091 807.781 807.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.000128 1024 0.62 3360 179200 13.3085 8.45498 956.429 261.259 1239.59 1239.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.000128 1024 0.62 3360 177408 13.308 8.41853 620.403 260.196 902.463 902.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.000128 1024 0.62 3360 179520 13.3963 8.47491 918.402 261.657 1202.07 1202.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.000128 1024 0.62 3360 178560 13.3052 8.43459 619.45 260.782 902.105 902.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.000128 1024 0.62 3360 179200 13.3228 8.4521 887.302 261.46 1170.67 1170.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.000128 1024 0.62 3360 178176 13.3899 8.45216 596.53 261.64 880.147 880.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.000128 1024 0.62 3360 179712 13.377 8.46848 777.99 262.382 1062.35 1062.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.000128 1024 0.62 3360 178176 13.2761 8.41933 546.117 260.429 828.38 828.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.000128 1024 0.62 3360 177600 13.366 8.43814 805.17 260.007 1087.12 1087.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.000128 1024 0.62 3360 176000 13.2179 8.36339 576.417 258.108 856.242 856.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 0.000128 1024 0.62 3360 179712 13.3419 8.45414 591.319 261.839 875.095 875.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.000128 1024 0.62 3360 179840 13.4237 8.48326 629.313 262.226 913.584 913.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.000128 1024 0.62 3360 179712 13.3775 8.47894 622.307 262.064 906.373 906.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.000128 1024 0.62 3360 179712 13.3474 8.46848 401.428 261.89 685.272 685.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.000128 1024 0.62 3360 179648 13.3836 8.48458 715.013 261.77 998.787 998.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.000128 1024 0.62 3360 179200 13.3101 8.45443 456.047 261.267 739.215 739.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.000128 1024 0.62 3360 179712 13.3516 8.45846 656.948 261.836 940.726 940.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.000128 1024 0.62 3360 179200 13.3128 8.44714 423.638 261.459 706.99 707.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.000128 1024 0.62 3360 179136 13.3791 8.47667 761.419 261.582 1045 1045.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.000128 1024 0.62 3360 178560 13.3769 8.46157 534.688 261.683 818.344 818.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.000128 1024 0.62 3360 179840 13.3776 8.48266 724.493 262.257 1008.75 1008.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.000128 1024 0.62 3360 179200 13.3115 8.44822 521.164 261.24 804.305 804.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.000128 1024 0.62 3360 179712 13.3419 8.46611 928.682 261.874 1212.51 1212.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.000128 1024 0.62 3360 179712 13.3781 8.47258 598.947 262.019 882.953 883.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.000128 1024 0.62 3360 180000 13.4306 8.4992 918.005 262.053 1202.13 1202.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.000128 1024 0.62 3360 177600 13.3688 8.4375 613.262 260.089 895.302 895.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.000128 1024 0.62 3360 179200 13.3184 8.48758 891.5 261.292 1174.74 1174.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.000128 1024 0.62 3360 177408 13.3055 8.41296 586.859 260.001 868.718 868.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.000128 1024 0.62 3360 179520 13.3923 8.47667 872.571 261.903 1156.48 1156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.000128 1024 0.62 3360 178560 13.2971 8.43789 563.725 260.72 846.315 846.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.000128 1024 0.62 3360 179200 13.3182 8.44736 829.418 261.4 1112.72 1112.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.000128 1024 0.62 3360 178176 13.3851 8.44995 557.726 261.355 841.056 841.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 0.000128 1024 0.62 3375 179712 13.3373 8.46387 675.12 261.971 959.031 959.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.000128 1024 0.62 3375 179840 13.4327 8.48989 607.595 261.983 891.643 891.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 0.000128 1024 0.62 3375 179840 13.3831 8.4865 393.772 262.045 677.823 677.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.000128 1024 0.62 3375 179712 13.3679 8.47306 645.856 262.039 929.872 929.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.000128 1024 0.62 3375 179712 13.3484 8.46816 417.115 261.883 700.953 701.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.000128 1024 0.62 3375 179200 13.4042 8.47491 687.132 261.763 970.912 971.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.000128 1024 0.62 3375 178304 13.3738 8.45002 437.32 261.235 720.512 720.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.000128 1024 0.62 3375 179712 13.3569 8.46058 684.872 262.091 968.913 969.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.000128 1024 0.62 3375 179200 13.3218 8.46042 441.432 261.461 724.815 724.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.000128 1024 0.62 3375 179136 13.3819 8.5343 765.458 261.603 1049.12 1049.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.000128 1024 0.62 3375 178560 13.3751 8.54035 549.977 261.655 833.688 833.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.000128 1024 0.62 3375 179840 13.3692 8.48144 745.513 262.04 1029.54 1029.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.000128 1024 0.62 3375 179200 13.3073 8.44976 524.702 261.257 807.854 807.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.000128 1024 0.62 3375 179712 13.3342 8.46643 909.064 261.88 1192.88 1192.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.000128 1024 0.62 3375 179712 13.3754 8.46848 609.321 262.23 893.531 893.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.000128 1024 0.62 3375 179200 13.4683 8.49536 904.972 262.055 1189.12 1189.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.000128 1024 0.62 3375 177600 13.3655 8.42848 600.652 260.093 882.676 882.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.000128 1024 0.62 3375 178304 13.3751 8.45043 870.528 261.045 1153.54 1153.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.000128 1024 0.62 3375 177408 13.3146 8.40957 573.636 260.24 855.737 855.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.000128 1024 0.62 3375 179520 13.3909 8.47546 852.13 261.912 1136.05 1136.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.000128 1024 0.62 3375 178560 13.2964 8.43802 565.916 260.723 848.511 848.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.000128 1024 0.62 3375 179200 13.3242 8.4521 817.57 261.237 1100.73 1100.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.000128 1024 0.62 3375 178176 13.386 8.45837 572.805 261.35 856.138 856.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 0.000128 1024 0.62 3360 179456 13.3714 8.45619 589.53 261.761 873.259 873.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 0.000128 1024 0.62 3360 179200 13.4002 8.45824 380.409 261.842 664.251 664.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.000128 1024 0.62 3360 179520 13.4382 8.48954 603.87 262.198 888.14 888.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 0.000128 1024 0.62 3360 179200 13.4159 8.48077 388.039 262.035 672.111 672.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.000128 1024 0.62 3360 179328 13.3796 8.47245 648.971 261.858 932.824 932.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.000128 1024 0.62 3360 178944 13.3887 8.46842 421.356 261.886 705.24 705.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.000128 1024 0.62 3360 179200 13.4068 8.47795 645.856 261.817 929.694 929.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.000128 1024 0.62 3360 178304 13.3701 8.46163 411.124 261.031 694.124 694.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.000128 1024 0.62 3360 178752 13.4449 8.47821 338.917 261.945 622.92 623.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.000128 1024 0.62 3360 179200 13.3892 8.46278 622.616 262.07 906.682 906.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.000128 1024 0.62 3360 178176 13.3634 8.45008 398.139 261.21 681.302 681.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.000128 1024 0.62 3360 178176 13.4684 8.47027 334.437 262.232 618.749 618.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.000128 1024 0.62 3360 179136 13.3827 8.48448 928.936 261.534 1212.47 1212.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.000128 1024 0.62 3360 178560 13.3851 8.46051 590.725 261.643 874.355 874.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.000128 1024 0.62 3360 177984 13.3335 8.43107 490.004 260.23 772.142 772.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.000128 1024 0.62 3360 179200 13.4119 8.47824 868.388 262.037 1152.46 1152.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.000128 1024 0.62 3360 177920 13.3774 8.44896 579.654 261.532 863.148 863.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.000128 1024 0.62 3360 176640 13.3921 8.43776 483.869 260.78 766.618 766.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.000128 1024 0.62 3360 178944 13.39 8.46365 820.188 261.882 1104.06 1104.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.000128 1024 0.62 3360 178176 13.4595 8.46848 535.315 264.574 821.949 822.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.000128 1024 0.62 3360 177408 13.3097 8.41728 463.654 260.33 745.848 745.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.000128 1024 0.62 3360 179200 13.4737 8.50214 814.555 262.315 1098.99 1099.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.000128 1024 0.62 3360 177600 13.3507 8.43802 560.614 260.272 842.813 842.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.000128 1024 0.62 3360 177600 13.4838 8.48445 468.286 261.258 751.647 751.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.000128 1024 0.62 3360 178304 13.3628 8.46602 783.153 261.047 1066.16 1066.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.000128 1024 0.62 3360 177408 13.3036 8.41277 546.03 260.247 828.129 828.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.000128 1024 0.62 3360 177408 13.3482 8.47053 452.992 260.616 735.561 735.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.000128 1024 0.62 3360 178560 13.4412 8.47872 762.361 261.874 1046.3 1046.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.000128 1024 0.62 3360 176640 13.4001 8.43904 547.103 260.664 829.743 829.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.000128 1024 0.62 3360 175680 13.3861 8.41514 452.617 259.595 734.152 734.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.000128 1024 0.62 3360 178176 13.379 8.4521 775.287 261.245 1058.51 1058.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.000128 1024 0.62 3360 178176 13.378 8.45005 528.796 261.451 812.217 812.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.000128 1024 0.62 3360 175104 13.4439 8.41712 464.908 260.18 747.088 747.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 0.000128 1024 0.62 3360 179712 13.3361 8.45898 601.923 261.802 885.653 885.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 0.000128 1024 0.62 3360 179712 13.366 8.46029 386.665 261.846 670.476 670.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.000128 1024 0.62 3360 179840 13.4039 8.65939 675.12 262.178 959.501 959.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.000128 1024 0.62 3360 179840 13.3832 8.47584 438.274 262.293 722.56 722.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 0.000128 1024 0.62 3360 179520 13.394 8.47965 359.773 261.848 643.627 643.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.000128 1024 0.62 3360 179712 13.3729 8.46848 629.895 262.07 913.944 914.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.000128 1024 0.62 3360 179712 13.3443 8.46474 414.127 262.136 698.213 698.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.000128 1024 0.62 3360 178560 13.3829 8.46832 341.017 261.624 624.633 624.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.000128 1024 0.62 3360 179648 13.3789 8.47632 916.779 261.789 1200.57 1200.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.000128 1024 0.62 3360 179200 13.3215 8.45616 572.098 261.268 855.278 855.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.000128 1024 0.62 3360 178752 13.4385 8.48086 464.585 261.97 748.614 748.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.000128 1024 0.62 3360 179712 13.3521 8.46531 838.29 262.036 1122.29 1122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.000128 1024 0.62 3360 179200 13.3218 8.45568 514.749 261.492 798.156 798.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.000128 1024 0.62 3360 179712 13.3704 8.47005 422.514 262.234 706.728 706.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.000128 1024 0.62 3360 179136 13.3774 8.47462 867.421 261.341 1150.76 1150.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.000128 1024 0.62 3360 178560 13.3804 8.46234 563.2 261.651 846.83 846.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.000128 1024 0.62 3360 177984 13.3389 8.43571 492.137 260.162 774.215 774.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.000128 1024 0.62 3360 177408 13.3285 8.41709 437.6 260.085 719.573 719.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.000128 1024 0.62 3360 179840 13.3694 8.47936 815.526 262.021 1099.53 1099.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.000128 1024 0.62 3360 179200 13.3075 8.4521 551.967 261.47 835.335 835.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.000128 1024 0.62 3360 178560 13.2897 8.43549 463.168 260.76 745.794 745.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.000128 1024 0.62 3360 179200 13.3393 8.46029 450.989 261.503 734.431 734.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.000128 1024 0.62 3360 179712 13.3465 8.47174 760.917 262.096 1044.97 1045.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.000128 1024 0.62 3360 179712 13.3665 8.46922 544.759 262.261 828.993 829.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.000128 1024 0.62 3360 177408 13.3284 8.41478 446.085 260.298 728.261 728.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.000128 1024 0.62 3360 178176 13.2868 8.41933 421.444 260.218 703.508 703.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.000128 1024 0.62 3360 180000 13.4307 8.49725 794.074 262.097 1078.24 1078.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.000128 1024 0.62 3360 177600 13.3719 8.43776 538.565 260.304 820.82 820.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.000128 1024 0.62 3360 177600 13.5011 8.47443 465.915 261.234 749.26 749.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.000128 1024 0.62 3360 176000 13.2173 8.36547 424.025 258.381 704.124 704.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 0.000128 1024 0.62 3360 179456 13.3397 8.46067 644.288 261.797 928.031 928.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 0.000128 1024 0.62 3360 179200 13.3863 8.46288 420.082 262.089 704.155 704.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 0.000128 1024 0.62 3360 178944 13.3859 8.46848 347.584 261.921 631.495 631.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.000128 1024 0.62 3360 179520 13.429 8.48541 629.361 261.981 913.397 913.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.000128 1024 0.62 3360 179200 13.4151 8.48448 413.36 262.254 697.648 697.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 0.000128 1024 0.62 3360 178560 13.4467 8.48058 339.395 261.905 623.364 623.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.000128 1024 0.62 3360 179328 13.3766 8.47331 892.868 261.866 1176.72 1176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.000128 1024 0.62 3360 178944 13.3844 8.46605 556.646 261.838 840.472 840.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.000128 1024 0.62 3360 178560 13.3811 8.4624 449.422 261.652 733.056 733.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.000128 1024 0.62 3360 178176 13.4731 8.47248 380.138 262.318 664.537 664.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.000128 1024 0.62 3360 179200 13.3995 8.48486 825.944 261.821 1109.79 1109.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.000128 1024 0.62 3360 178304 13.3715 8.4519 517.658 261.294 800.916 801.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.000128 1024 0.62 3360 178752 13.4287 8.48234 425.435 261.967 709.446 709.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.000128 1024 0.62 3360 177408 13.3209 8.41322 380.964 260.208 663.041 663.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.000128 1024 0.62 3360 179200 13.3858 8.58138 773.337 264.355 1059.8 1059.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.000128 1024 0.62 3360 178176 13.3752 8.448 487.432 261.234 770.627 770.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.000128 1024 0.62 3360 178176 13.4642 8.46509 397.982 262.015 682.071 682.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.000128 1024 0.62 3360 178176 13.3961 8.4505 352.363 261.602 635.951 636.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.000128 1024 0.62 3360 179136 13.3921 8.4753 766.568 261.535 1050.11 1050.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.000128 1024 0.62 3360 178560 13.3816 8.4639 540.537 261.475 823.998 824.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.000128 1024 0.62 3360 177984 13.325 8.43184 455.594 260.022 737.507 737.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.000128 1024 0.62 3360 177408 13.3283 8.42317 452.27 260.126 734.285 734.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.000128 1024 0.62 3360 179200 13.4149 8.48176 759.875 262.016 1043.93 1044.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.000128 1024 0.62 3360 177920 13.384 8.44931 543.483 261.328 826.79 826.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.000128 1024 0.62 3360 176640 13.4063 8.44259 449.635 260.473 732.093 732.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.000128 1024 0.62 3360 176640 13.4719 8.45229 420.513 261.759 704.337 704.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 0.000128 1024 0.62 3400 179456 13.3374 8.46438 675.764 261.803 959.504 959.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 0.000128 1024 0.62 3400 179200 13.3962 8.4592 438.276 262.005 722.275 722.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 0.000128 1024 0.62 3400 178944 13.3972 8.47258 361.197 261.886 645.091 645.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.000128 1024 0.62 3400 179520 13.4262 8.48694 639.203 261.984 923.238 923.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.000128 1024 0.62 3400 179200 13.4156 8.47872 411.108 262.247 695.384 695.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 0.000128 1024 0.62 3400 178560 13.4471 8.47872 343.224 261.703 626.986 627.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 0.000128 1024 0.62 3400 177920 13.3819 8.44973 294.237 261.246 577.452 577.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.000128 1024 0.62 3400 179328 13.3806 8.46845 883.15 261.829 1166.96 1167.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.000128 1024 0.62 3400 178944 13.3837 8.46758 545.836 261.915 829.737 829.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.000128 1024 0.62 3400 178560 13.3922 8.46179 444.248 261.459 727.699 727.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.000128 1024 0.62 3400 178176 13.4682 8.47258 378.92 262.007 663.01 663.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.000128 1024 0.62 3400 179200 13.4028 8.47872 812.553 261.76 1096.33 1096.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.000128 1024 0.62 3400 178304 13.3815 8.4521 512.419 261.259 795.651 795.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.000128 1024 0.62 3400 178752 13.4389 8.4841 420.745 261.972 704.779 704.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.000128 1024 0.62 3400 177408 13.324 8.448 375.626 259.985 657.517 657.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.000128 1024 0.62 3400 179200 13.3905 8.45885 780.212 261.783 1063.98 1064.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.000128 1024 0.62 3400 178176 13.3724 8.44173 500.49 261.493 783.935 784.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.000128 1024 0.62 3400 178176 13.4741 8.47322 414.099 262.01 698.195 698.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.000128 1024 0.62 3400 178176 13.4041 8.44595 361.188 261.353 644.53 644.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.000128 1024 0.62 3400 179136 13.3787 8.47651 812.097 261.371 1095.46 1095.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.000128 1024 0.62 3400 178560 13.3853 8.46186 576.173 261.425 859.58 859.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.000128 1024 0.62 3400 177984 13.3284 8.42803 475.84 260.201 757.933 758.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.000128 1024 0.62 3400 177408 13.316 8.4135 450.172 260.266 732.303 732.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.000128 1024 0.62 3400 175680 13.3964 8.41594 411.199 259.444 692.591 692.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.000128 1024 0.62 3400 179200 13.4111 8.48186 787.219 262.006 1071.25 1071.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.000128 1024 0.62 3400 177920 13.3852 8.4552 541.219 261.483 824.678 824.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.000128 1024 0.62 3400 176640 13.4048 8.43971 456.902 260.752 739.637 739.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.000128 1024 0.62 3400 176640 13.4877 8.45523 421.633 261.528 705.243 705.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.000128 1024 0.62 3400 176000 13.222 8.36688 404.226 258.362 684.308 684.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 0.000128 1024 0.62 3360 179712 13.3315 8.4521 624.92 261.97 908.806 908.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 0.000128 1024 0.62 3360 179712 13.352 8.4583 412.095 261.845 695.885 695.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 0.000128 1024 0.62 3360 179712 13.3522 8.51328 337.043 262.099 621.143 621.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 0.000128 1024 0.62 3360 179200 13.318 8.4529 290.592 261.457 573.955 574.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.000128 1024 0.62 3360 179840 13.4163 8.4847 880.538 262.195 1164.77 1164.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.000128 1024 0.62 3360 179840 13.381 8.52227 544.954 262 829.004 829.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 0.000128 1024 0.62 3360 179520 13.4028 8.47818 443.214 261.691 726.925 727.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 0.000128 1024 0.62 3360 179200 13.3168 8.45133 376.58 261.331 659.814 659.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.000128 1024 0.62 3360 179712 13.3731 8.47622 808.879 261.83 1092.7 1092.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.000128 1024 0.62 3360 179712 13.3399 8.46374 508.191 261.882 792.012 792.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.000128 1024 0.62 3360 178560 13.3802 8.45907 412.8 261.63 696.403 696.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.000128 1024 0.62 3360 179712 13.3839 8.46534 372.904 262.005 656.9 657.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 0.000128 1024 0.62 3360 178560 13.3081 8.44336 323.27 260.535 605.692 605.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.000128 1024 0.62 3360 179200 13.3956 8.47667 764.239 261.577 1047.82 1047.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.000128 1024 0.62 3360 178304 13.3821 8.44493 482.349 261.046 765.359 765.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.000128 1024 0.62 3360 178752 13.4343 8.47987 407.464 261.943 691.456 691.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.000128 1024 0.62 3360 177408 13.338 8.41392 356.007 260.188 638.084 638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.000128 1024 0.62 3360 179200 13.4594 8.5591 317.941 261.869 601.966 602.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.000128 1024 0.62 3360 179712 13.3551 8.46045 705.355 262.067 989.375 989.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.000128 1024 0.62 3360 179200 13.3347 8.44797 465.586 261.433 748.938 749.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.000128 1024 0.62 3360 179712 13.3819 8.46643 385.68 262.208 669.872 669.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.000128 1024 0.62 3360 178176 13.3973 8.45213 342.779 261.63 626.401 626.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.000128 1024 0.62 3360 179200 13.3611 8.66016 316.324 261.49 599.977 600.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 0.000128 1024 0.62 3392 179456 13.3476 8.4521 621.178 261.746 904.862 904.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 0.000128 1024 0.62 3392 179200 13.3874 8.46106 400.315 261.841 684.142 684.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 0.000128 1024 0.62 3392 178944 13.4038 8.46778 331.595 261.879 615.485 615.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 0.000128 1024 0.62 3392 178176 13.3724 8.45197 285.128 261.461 568.554 568.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.000128 1024 0.62 3392 179520 13.4147 8.48656 847.214 262.154 1131.41 1131.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.000128 1024 0.62 3392 179200 13.4154 8.48698 520.104 262.284 804.426 804.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.000128 1024 0.62 3392 178560 13.449 8.47258 423.869 261.66 707.585 707.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 0.000128 1024 0.62 3392 177920 13.3956 8.45315 364.804 261.32 648.104 648.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 0.000128 1024 0.62 3392 177600 13.3838 8.43434 330.954 260.242 613.153 613.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.000128 1024 0.62 3392 179328 13.3784 8.47232 785.491 261.808 1069.29 1069.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.000128 1024 0.62 3392 178944 13.3972 8.46637 492.011 261.931 775.944 776.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.000128 1024 0.62 3392 178560 13.3809 8.46704 401.391 261.653 685.031 685.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.000128 1024 0.62 3392 178176 13.4827 8.47053 353.949 262.206 638.246 638.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.000128 1024 0.62 3392 176640 13.416 8.44186 309.502 260.686 592.184 592.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.000128 1024 0.62 3392 179200 13.4065 8.47741 731.325 261.769 1015.11 1015.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.000128 1024 0.62 3392 178304 13.3732 8.45261 462.156 261.091 745.213 745.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.000128 1024 0.62 3392 178752 13.4432 8.47542 392.12 261.76 675.936 676.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.000128 1024 0.62 3392 177408 13.3325 8.42138 344.485 260.185 626.564 626.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.000128 1024 0.62 3392 179200 13.4503 8.48672 307.152 262.044 591.268 591.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.000128 1024 0.62 3392 179200 13.382 8.46848 701.651 262.097 985.737 985.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.000128 1024 0.62 3392 178176 13.377 8.448 451.93 261.458 735.355 735.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.000128 1024 0.62 3392 178176 13.4754 8.4704 372.053 262.224 656.367 656.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.000128 1024 0.62 3392 178176 13.4001 8.4584 334.55 261.774 618.323 618.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.000128 1024 0.62 3392 176640 13.4867 8.45594 304.75 261.68 588.517 588.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.000128 1024 0.62 3392 175104 13.4519 8.4192 277.559 260.209 559.774 559.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1460 0.000128 1024 0.62 3456 179328 13.4046 8.48077 629.031 262.572 913.631 913.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 0.000128 1024 0.62 3456 179200 13.3572 8.46067 720.153 261.803 1003.91 1004.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 0.000128 1024 0.62 3456 179200 13.3923 8.46304 467.324 262.063 751.385 751.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 0.000128 1024 0.62 3456 178944 13.3959 8.46611 377.757 261.92 661.671 661.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 0.000128 1024 0.62 3456 178176 13.3818 8.44755 336.648 261.237 619.859 619.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 0.000128 1024 0.62 3456 177920 13.4106 8.45421 308.978 261.262 592.253 592.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 0.000128 1024 0.62 3456 178176 13.4742 8.47053 285.3 262.053 569.433 569.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 0.000128 1024 0.62 3456 177408 13.3176 8.41011 267.888 260.213 549.965 550.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 0.000128 1024 0.62 3456 178176 13.3971 8.448 254.725 261.41 538.118 538.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1460 0.000128 1024 0.62 3360 177408 13.3118 8.41523 239.803 260.219 521.884 521.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 0.000128 1024 0.62 3392 177408 13.31 8.42518 236.579 260.152 518.605 518.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1460 0.000128 1024 0.62 3400 179200 13.4382 8.48282 245.939 261.909 529.909 530.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1460 0.000128 1024 0.62 3360 179200 13.4392 8.4889 243.13 261.905 527.101 527.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1460 0.000128 1024 0.62 3360 178176 13.3878 8.56144 273.131 261.459 556.676 556.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 0.000128 1024 0.62 3360 172800 13.3694 8.35146 404.903 258.466 685.223 685.333
