// Seed: 3942814177
module module_0 ();
  wire id_1;
  assign id_2 = id_1;
  assign module_1.type_0 = 0;
  wire id_3, id_4, id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wor id_12,
    input wor id_13,
    output supply1 id_14,
    output wire id_15,
    input tri1 id_16,
    input uwire id_17
);
  wire id_19, id_20;
  xor primCall (id_1, id_10, id_12, id_13, id_16, id_17, id_19, id_20, id_4, id_5, id_7, id_8);
  module_0 modCall_1 ();
endmodule
