Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Jan 22 04:32:35 2020
| Host         : vagrant-eCTF running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   610 |
| Unused register locations in slices containing registers |  1573 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1371 |          459 |
| No           | No                    | Yes                    |              76 |           25 |
| No           | Yes                   | No                     |            1838 |          721 |
| Yes          | No                    | No                     |            3688 |          884 |
| Yes          | No                    | Yes                    |             163 |           51 |
| Yes          | Yes                   | No                     |            4227 |         1216 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                                                                                                   |                1 |              1 |
| ~system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                            | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_5                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                        |                                                                                                                                                                                                                                              |                1 |              1 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_41_out                                                                                                                                                                                      | system_i/mdm_0/U0/MDM_Core_I1/dbgreg_force_lock                                                                                                                                                                                              |                1 |              1 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_41_out                                                                                                                                                                                      | system_i/mdm_0/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/flush_pipe                                                                                                                                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                 |                1 |              1 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                 |                1 |              1 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0                                                                               |                1 |              1 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                          |                1 |              1 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Capture_0                                                                                                                                                                                                 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                       |                1 |              1 |
| ~system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                           |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                                                                      | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                             | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                  |                1 |              1 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/update_i                          |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/update_reset                                                                                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_reg                                                                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/mdm_0/U0/Use_E2.BSCAN_I/drck_i                            |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Dbg_Reg_Access.update_reset_reg                                                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                              | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[4]_i_1__0_n_0                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/reset                                                                                                                          |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/gen_master_slots[7].reg_slice_mi/reset                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[4]_i_1__0_n_0                                                                                                                      |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                          |                                                                                                                                                                                                                                              |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                 |                                                                                                                                                                                                                                              |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1__4_n_0                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                              | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[4]_i_1_n_0                                                                                                                         |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                          | system_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                               | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                     | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                              | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]_0[0]                                                                                                | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                          | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/int_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | system_i/int_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/int_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | system_i/int_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                                                                        |                                                                                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                           | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                           | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1__3_n_0                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1__5_n_0                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                               | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                               | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                    | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                  | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                             |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                          | system_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                        | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                         | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                          |                4 |              4 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/p_36_out                                                                                                                                                                                                                     | system_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
| ~system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                       |                1 |              4 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[2][0]                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1_n_0                                                                                                                                                                                         | system_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                         | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                        | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/branch_count_reg[3]_2[0]                                                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0]_0[0]                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                              |                2 |              4 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 |                                                                                                                                                                                                                                                            | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                   |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                   |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                 | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                     | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Has_Trace.MUXCY_Trace/E[0]                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                           | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/int_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[24][0]                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[0]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                              |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         |                                                                                                                                                                                                                                              |                1 |              5 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_78_out                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                                          | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                              |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                                                                                    | system_i/mdm_0/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                          |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                                                                        | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Using_FPGA.Native                                                                                                                                                                        | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                                                                               | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                   | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              5 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                          |                                                                                                                                                                                                                                              |                3 |              5 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                             |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                             |                                                                                                                                                                                                                                              |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_8                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_11                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_10                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_9                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_6                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_7                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                  | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |                2 |              6 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                             |                                                                                                                                                                                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                            |                3 |              6 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0]_0[0]                                                                           | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |                2 |              6 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][1]                                                                                                                                    |                                                                                                                                                                                                                                              |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                    | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |              6 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                              |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                  |                                                                                                                                                                                                                                              |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                            |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                      |                                                                                                                                                                                                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                            |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                              |                3 |              7 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                                   |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              |                                                                                                                                                                                                                                              |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][15]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][23]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][23]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                              |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[0]_i_1_n_0                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[2]_i_1_n_0                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][31]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][7]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][31]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[4][7]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[5][15]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                              |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                         | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                              |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                                 | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                        | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                                             | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                                  | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                                   | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                              |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                             | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                             | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                             | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                 | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                                                                                                               | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                                                                                                                | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
| ~system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                         |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                            | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/CI                                                                                                                                                                 |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I/CI                                                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                3 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0                                                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.rd_wr_excl_reg[0]                                                                                                                                                          |                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                                            | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                         |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                   |                                                                                                                                                                                                                                              |                7 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                   |                                                                                                                                                                                                                                              |                7 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                   |                                                                                                                                                                                                                                              |                7 |              8 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                   |                                                                                                                                                                                                                                              |                7 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                        | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                                            | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                                            | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                               | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                         |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                         |                                                                                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                                                                        | system_i/mdm_0/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                          |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[2]_i_1_n_0                                                                                             |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_64_in                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                       |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/E[0]                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                |                5 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/MDM_Core_I1/FSM_onehot_Use_Dbg_Reg_Access.state[9]_i_2_n_0                                                                                                                                                                               | system_i/mdm_0/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                          |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]                                                                                                                | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                                                                            |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                      |                2 |             10 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 |                                                                                                                                                                                                                                                            | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                             |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/p_0_in[0]                                                                                                                                           | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]                                                                                                               |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/p_0_in[0]                                                                                                                                           | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]                                                                                                               |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                  | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/WrChnl_BRAM_Addr_Rst                                                                                                                                |                3 |             10 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                                                    |                                                                                                                                                                                                                                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                   |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                              | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                5 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                        | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                5 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[4][4]                                                                                                                                                    | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                6 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[4][2]                                                                                                                                                    | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                5 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[4][3]                                                                                                                                                    | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[14]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                                                                                             | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                     |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                   | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_payload_i[14]_i_1__6_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_Halted                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[12]_i_1_n_0                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                              |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                   |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                              |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[12]_i_1_n_0                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                              |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                       |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                              |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                              |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                           | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]_0                                                                                                                                                                                      |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_wen_keep                                                                                                    |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                              |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                                                                                 |                                                                                                                                                                                                                                              |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                              |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                   |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                           | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                    |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                   |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                              | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[14]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[14]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[14]_i_1__4_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                          | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                     | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[47]_i_1__6_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             15 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                   |                                                                                                                                                                                                                                              |               15 |             16 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                   |                                                                                                                                                                                                                                              |               15 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                           |                4 |             16 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                   |                                                                                                                                                                                                                                              |               15 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                5 |             16 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                   |                                                                                                                                                                                                                                              |               15 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                    |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/int_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                             |                5 |             16 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 | system_i/i2s_output_1/U0/p_0_in1_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                              |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                              |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                               |                6 |             16 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 | system_i/i2s_output_1/U0/p_0_in[15]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                              |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/of_write_imm_reg                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                              |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                            |                                                                                                                                                                                                                                              |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                                                                                                                          |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                          |                                                                                                                                                                                                                                              |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[162]_i_1_n_0                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                8 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[144]_i_1_n_0                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                8 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                9 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[180]_i_1_n_0                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                          |                                                                                                                                                                                                                                              |                4 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                         |                                                                                                                                                                                                                                              |                4 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[15]_i_2_n_0                                                                                                                    | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[15]_i_1_n_0                                                                                                      |                6 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                              |                3 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | system_i/mdm_0/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                          |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                              |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                |               17 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                   |                7 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                              |                9 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                  |                                                                                                                                                                                                                                              |                9 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                          |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                          |                                                                                                                                                                                                                                              |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                              |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                              |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                              |                5 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                          |                                                                                                                                                                                                                                              |                4 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                          |                                                                                                                                                                                                                                              |                4 |             23 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                  |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                              |                4 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                          |                                                                                                                                                                                                                                              |                5 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                5 |             24 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                      | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                             |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |               13 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                  |                                                                                                                                                                                                                                              |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                              |               12 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                              |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                  |                                                                                                                                                                                                                                              |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                           | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |               14 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                              |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                   |                                                                                                                                                                                                                                              |                5 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                              |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                9 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_1                                                                                                             | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                   |                4 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/R                                                                                                                                                              |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                       | system_i/rgb_PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                  |               19 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/error_d1_reg                                                                                                                                                                   |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/saved_pc_reg[31][0]                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   |                                                                                                                                                                                                                                              |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                    | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                               |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   |                                                                                                                                                                                                                                              |               19 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[1].FDRE_I/CI                                                                                                                                                                |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[4].FDRE_I/CI                                                                                                                                                               |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                  | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                    | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                          |                6 |             32 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                       |                                                                                                                                                                                                                                              |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                         |                                                                                                                                                                                                                                              |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                  | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                              |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                                 |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/IF_PC_Write                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                              |                6 |             32 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input_reg[31][0]                                                                                                                                                           |                                                                                                                                                                                                                                              |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                              |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/D[390]                                                                                                                                                                                         |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                        | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                    | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               22 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                          |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                   | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                         |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                      | system_i/dma_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                             |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/rgb_PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                             | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                 | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                              |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                  |                                                                                                                                                                                                                                              |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                                                                                |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                              |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |                6 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |                9 |             33 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                                |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                               | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i[47]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                              |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rready[5]                                                                                                                                       |                                                                                                                                                                                                                                              |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                              |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                            | system_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                         |               16 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               14 |             35 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_77_out                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                                     |               15 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__4_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rready[5]                                                                                                                              |                                                                                                                                                                                                                                              |                8 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__6_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                5 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                                              |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                                              |                                                                                                                                                                                                                                              |                8 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rready[4]                                                                                                                              |                                                                                                                                                                                                                                              |               10 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                              |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                              |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__3_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[11]                                                                            | system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                               |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                              |               11 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_axi_rready[6]                                                                                                                              |                                                                                                                                                                                                                                              |                5 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[37]_i_1__5_n_0                                                                                                                   |                                                                                                                                                                                                                                              |                8 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                              |                                                                                                                                                                                                                                              |                6 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                                            | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |               10 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |               13 |             42 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                              |               13 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/share_axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |               25 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/fifo_count_axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |               14 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                                                                     | system_i/mdm_0/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/Using_FPGA.Native_0                                                                                                                                 |                7 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                                                       |                                                                                                                                                                                                                                              |               12 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[47]_i_1__5_n_0                                                                                                                            |                                                                                                                                                                                                                                              |               10 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                                                       |                                                                                                                                                                                                                                              |               12 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[47]_i_1__4_n_0                                                                                                                            |                                                                                                                                                                                                                                              |                9 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                              |                7 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                              |                7 |             45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                       |                                                                                                                                                                                                                                              |               11 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[47]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                              |                9 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                              |               10 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                              |               11 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/share_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                 |               27 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                 | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               23 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_dma_axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |               28 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                 | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               23 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               13 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               13 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               11 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |               12 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mdm_0/U0/MDM_Core_I1/SR[0]                                                                                                                                                                                                          |               34 |             57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |               14 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |               15 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |               17 |             60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               13 |             61 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                   | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |               21 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                          |               15 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/mb_axi_mem_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               30 |             74 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                   |                                                                                                                                                                                                                                              |               10 |             75 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   | system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Capture_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                              |               20 |             86 |
|  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |               30 |             99 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               34 |            102 |
|  system_i/clk_wiz_25M/inst/clk_out1                                 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |               29 |            102 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |               24 |            115 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/D[117]                                                                                                                                                                                         |                                                                                                                                                                                                                                              |               16 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                  |                                                                                                                                                                                                                                              |               31 |            135 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/rgb_PWM_0/inst/genblk1[0].duty_reg_latch[0][31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                              |               43 |            192 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               79 |            235 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |               75 |            300 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                        |              203 |            445 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                       |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |              413 |           1194 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                    27 |
| 3      |                    10 |
| 4      |                   110 |
| 5      |                    16 |
| 6      |                    17 |
| 7      |                    13 |
| 8      |                    87 |
| 9      |                     5 |
| 10     |                    14 |
| 11     |                     6 |
| 12     |                    27 |
| 13     |                    10 |
| 14     |                    14 |
| 15     |                    20 |
| 16+    |                   217 |
+--------+-----------------------+


