Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 30 03:00:25 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.542        0.000                      0                 3854        0.117        0.000                      0                 3854        3.000        0.000                       0                  1585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_in1_0                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.542        0.000                      0                 3854        0.117        0.000                      0                 3854        3.750        0.000                       0                  1581  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 3.302ns (38.188%)  route 5.345ns (61.812%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 7.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.313ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.781    -1.313    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.141 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/DOADO[11]
                         net (fo=9, routed)           1.915     3.056    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_41[47]
    SLICE_X16Y36         LUT5 (Prop_lut5_I2_O)        0.124     3.180 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/p_Result_s_reg_3069[47]_i_1/O
                         net (fo=2, routed)           0.493     3.674    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/p_Result_s_reg_3069_reg[63][47]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.798 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_i_174/O
                         net (fo=1, routed)           0.780     4.577    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_i_174_n_0
    SLICE_X17Y31         LUT3 (Prop_lut3_I2_O)        0.150     4.727 f  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_i_159/O
                         net (fo=2, routed)           0.630     5.357    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/tmp_64_reg_3343_reg[47]
    SLICE_X23Y30         LUT5 (Prop_lut5_I4_O)        0.326     5.683 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1_i_79/O
                         net (fo=1, routed)           0.710     6.394    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1_i_79_n_0
    SLICE_X24Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.518 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1_i_17__0/O
                         net (fo=1, routed)           0.816     7.334    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/buddy_tree_V_0_d0[47]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.608     7.988    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.699     8.687    
                         clock uncertainty           -0.074     8.613    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.737     7.876    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 3.304ns (38.304%)  route 5.322ns (61.696%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 7.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.313ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.781    -1.313    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     1.141 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/DOADO[24]
                         net (fo=9, routed)           1.876     3.017    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_41[60]
    SLICE_X19Y35         LUT5 (Prop_lut5_I2_O)        0.124     3.141 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/p_Result_s_reg_3069[60]_i_1/O
                         net (fo=2, routed)           0.363     3.504    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/p_Result_s_reg_3069_reg[63][60]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124     3.628 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_i_163/O
                         net (fo=1, routed)           0.807     4.435    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_i_163_n_0
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.150     4.585 f  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_1_i_147/O
                         net (fo=2, routed)           0.626     5.211    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/tmp_64_reg_3343_reg[60]
    SLICE_X23Y29         LUT5 (Prop_lut5_I4_O)        0.328     5.539 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1_i_62/O
                         net (fo=1, routed)           0.902     6.441    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1_i_62_n_0
    SLICE_X25Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.565 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1_i_4__0/O
                         net (fo=1, routed)           0.748     7.313    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/buddy_tree_V_0_d0[60]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.608     7.988    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.699     8.687    
                         clock uncertainty           -0.074     8.613    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.737     7.876    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 1.899ns (21.654%)  route 6.871ns (78.346%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 7.983 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.656     4.963    design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/alloc_addr_ap_ack
    SLICE_X12Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.087 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_0_i_216/O
                         net (fo=71, routed)          0.687     5.774    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ap_NS_fsm157_out
    SLICE_X9Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.898 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_0_i_83/O
                         net (fo=1, routed)           0.343     6.242    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_0_i_83_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.366 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_0_i_1__0/O
                         net (fo=2, routed)           1.050     7.416    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/buddy_tree_V_1_ce0
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.603     7.983    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.640     8.623    
                         clock uncertainty           -0.074     8.549    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.106    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.894ns (22.361%)  route 6.576ns (77.639%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.119     6.781 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_31_0_0_i_2__0/O
                         net (fo=4, routed)           0.335     7.116    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/WE
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.649     8.030    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/WCLK
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.640     8.670    
                         clock uncertainty           -0.074     8.595    
    SLICE_X2Y16          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741     7.854    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.894ns (22.361%)  route 6.576ns (77.639%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.119     6.781 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_31_0_0_i_2__0/O
                         net (fo=4, routed)           0.335     7.116    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/WE
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.649     8.030    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/WCLK
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
                         clock pessimism              0.640     8.670    
                         clock uncertainty           -0.074     8.595    
    SLICE_X2Y16          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741     7.854    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.894ns (22.361%)  route 6.576ns (77.639%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.119     6.781 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_31_0_0_i_2__0/O
                         net (fo=4, routed)           0.335     7.116    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/WE
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.649     8.030    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/WCLK
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/SP/CLK
                         clock pessimism              0.640     8.670    
                         clock uncertainty           -0.074     8.595    
    SLICE_X2Y16          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741     7.854    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/SP
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.894ns (22.361%)  route 6.576ns (77.639%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 8.030 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.119     6.781 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_31_0_0_i_2__0/O
                         net (fo=4, routed)           0.335     7.116    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/WE
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.649     8.030    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/WCLK
    SLICE_X2Y16          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/SP/CLK
                         clock pessimism              0.640     8.670    
                         clock uncertainty           -0.074     8.595    
    SLICE_X2Y16          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741     7.854    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/SP
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.899ns (21.930%)  route 6.761ns (78.070%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 8.031 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.786 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519     7.305    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/WE
    SLICE_X2Y15          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.650     8.031    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/WCLK
    SLICE_X2Y15          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.640     8.671    
                         clock uncertainty           -0.074     8.596    
    SLICE_X2Y15          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.063    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.899ns (21.930%)  route 6.761ns (78.070%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 8.031 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.786 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519     7.305    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/WE
    SLICE_X2Y15          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.650     8.031    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/WCLK
    SLICE_X2Y15          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
                         clock pessimism              0.640     8.671    
                         clock uncertainty           -0.074     8.596    
    SLICE_X2Y15          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.063    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.899ns (21.930%)  route 6.761ns (78.070%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 8.031 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.740    -1.354    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X17Y20         FDRE                                         r  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.898 f  design_1_i/HTA128_theta_0/inst/tmp_V_1_reg_3403_reg[6]/Q
                         net (fo=13, routed)          0.820    -0.079    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/tmp_V_1_reg_3403_reg[63][6]
    SLICE_X16Y21         LUT4 (Prop_lut4_I1_O)        0.124     0.045 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.562     0.607    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_15_n_0
    SLICE_X16Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.731 f  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9/O
                         net (fo=1, routed)           0.590     1.321    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_9_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.445 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.607     2.052    design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_3_n_0
    SLICE_X16Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.176 r  design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/alloc_addr[13]_INST_0_i_1/O
                         net (fo=10, routed)          0.718     2.893    design_1_i/HTA128_theta_0/inst/tmp_22_fu_2119_p2
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.119     3.012 r  design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3/O
                         net (fo=9, routed)           0.423     3.435    design_1_i/HTA128_theta_0/inst/alloc_addr[6]_INST_0_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.332     3.767 r  design_1_i/HTA128_theta_0/inst/alloc_addr_ap_vld_INST_0/O
                         net (fo=3, routed)           0.416     4.183    design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_vld
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.307 r  design_1_i/acc128_128_mau_0/inst/grp_HLS_malloc_1_s_fu_81/alloc_1_addr_ap_ack_INST_0/O
                         net (fo=18, routed)          0.780     5.087    design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/alloc_addr_ap_ack
    SLICE_X7Y18          LUT3 (Prop_lut3_I2_O)        0.124     5.211 r  design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/r_V_11_reg_3501[6]_i_1/O
                         net (fo=13, routed)          0.752     5.963    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/E[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.087 f  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0_i_9/O
                         net (fo=6, routed)           0.575     6.662    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/tmp_101_reg_3465_reg[0]
    SLICE_X3Y15          LUT3 (Prop_lut3_I2_O)        0.124     6.786 r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519     7.305    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/WE
    SLICE_X2Y15          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        1.650     8.031    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/WCLK
    SLICE_X2Y15          RAMS32                                       r  design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
                         clock pessimism              0.640     8.671    
                         clock uncertainty           -0.074     8.596    
    SLICE_X2Y15          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     8.063    design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  0.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/p_03180_1_reg_1102_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/rhs_V_4_fu_252_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.589    -0.612    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X11Y16         FDRE                                         r  design_1_i/HTA128_theta_0/inst/p_03180_1_reg_1102_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  design_1_i/HTA128_theta_0/inst/p_03180_1_reg_1102_reg[15]/Q
                         net (fo=2, routed)           0.065    -0.406    design_1_i/HTA128_theta_0/inst/p_03180_1_reg_1102[15]
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.361 r  design_1_i/HTA128_theta_0/inst/rhs_V_4_fu_252[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    design_1_i/HTA128_theta_0/inst/rhs_V_4_fu_252[15]_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  design_1_i/HTA128_theta_0/inst/rhs_V_4_fu_252_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.856    -0.850    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/HTA128_theta_0/inst/rhs_V_4_fu_252_reg[15]/C
                         clock pessimism              0.251    -0.599    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.121    -0.478    design_1_i/HTA128_theta_0/inst/rhs_V_4_fu_252_reg[15]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.624    -0.577    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y0           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.380    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X1Y0           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.894    -0.812    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y0           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.577    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.075    -0.502    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.619    -0.582    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[41]/Q
                         net (fo=1, routed)           0.080    -0.361    design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202[41]
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.049    -0.312 r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[41]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.886    -0.820    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X6Y34          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[41]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.131    -0.438    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[41]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/reg_844_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.435%)  route 0.322ns (71.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.581    -0.620    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X15Y24         FDRE                                         r  design_1_i/HTA128_theta_0/inst/reg_844_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  design_1_i/HTA128_theta_0/inst/reg_844_reg[7]/Q
                         net (fo=21, routed)          0.322    -0.170    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/reg_844_reg[7][7]
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.893    -0.812    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.540    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.297    design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.624    -0.577    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.349    design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec0__0
    SLICE_X0Y1           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.894    -0.812    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X0Y1           FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.248    -0.564    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.121    -0.443    design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.618    -0.583    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X5Y33          FDRE                                         r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.355    design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202[10]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.045    -0.310 r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[10]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.885    -0.821    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X4Y33          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[10]/C
                         clock pessimism              0.251    -0.570    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.120    -0.450    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.618    -0.583    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X3Y33          FDRE                                         r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.355    design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202[14]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.045    -0.310 r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[14]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.886    -0.820    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[14]/C
                         clock pessimism              0.250    -0.570    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.450    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[14]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.619    -0.582    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.354    design_1_i/HTA128_theta_0/inst/r_V_24_reg_3202[17]
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.045    -0.309 r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834[17]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.886    -0.820    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X6Y34          FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[17]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.120    -0.449    design_1_i/HTA128_theta_0/inst/TMP_0_V_3_reg_834_reg[17]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[36]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.624    -0.577    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X7Y1           FDRE                                         r  design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg[36]/Q
                         net (fo=1, routed)           0.087    -0.349    design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg_n_0_[36]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.045    -0.304 r  design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293[36]_i_1_n_0
    SLICE_X6Y1           FDSE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.893    -0.813    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X6Y1           FDSE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[36]/C
                         clock pessimism              0.249    -0.564    
    SLICE_X6Y1           FDSE (Hold_fdse_C_D)         0.120    -0.444    design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[36]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.624    -0.577    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X5Y2           FDRE                                         r  design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg[29]/Q
                         net (fo=1, routed)           0.097    -0.339    design_1_i/HTA128_theta_0/inst/p_03180_4_reg_896_reg_n_0_[29]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.045    -0.294 r  design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/HTA128_theta_0/inst/TMP_0_V_4_fu_1899_p2[29]
    SLICE_X6Y2           FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1579, routed)        0.893    -0.813    design_1_i/HTA128_theta_0/inst/ap_clk
    SLICE_X6Y2           FDRE                                         r  design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[29]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.121    -0.440    design_1_i/HTA128_theta_0/inst/TMP_0_V_4_reg_3293_reg[29]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      design_1_i/acc128_128_mau_0/inst/i_reg_70_reg_rep__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      design_1_i/acc128_128_mau_0/inst/i_reg_70_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/HTA128_theta_0/inst/buddy_tree_V_0_U/HTA128_theta_buddg8j_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     design_1_i/HTA128_theta_0/inst/addr_tree_map_V_U/HTA128_theta_addribs_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      design_1_i/HTA128_theta_0/inst/buddy_tree_V_1_U/HTA128_theta_buddfYi_ram_U/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_0_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16      design_1_i/HTA128_theta_0/inst/group_tree_V_1_U/HTA128_theta_groubkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



