// Seed: 931150657
module module_0 ();
  parameter id_1 = -1'b0;
endmodule
program module_1 (
    inout logic id_0
);
  assign id_0 = $realtime;
  assign id_0 = id_0;
  logic id_2;
  always id_0 = id_2;
  wire [1 : (  -1  )] id_3;
  union packed {
    logic   id_4;
    integer id_5;
  } id_6;
  always begin : LABEL_0
    id_0 = 1 + 1;
  end
  integer id_7[1 : 1];
  module_0 modCall_1 ();
endprogram
module module_2 #(
    parameter id_12 = 32'd28,
    parameter id_13 = 32'd71
) (
    id_1,
    id_2[1 : id_12],
    id_3,
    id_4[id_13 :-1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13[1'b0 : id_13],
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output logic [7:0] _id_13;
  inout wire _id_12;
  input wire id_11;
  inout logic [7:0] id_10;
  input wire id_9;
  and primCall (id_10, id_11, id_14, id_15, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input logic [7:0] id_2;
  input wire id_1;
  wire id_16, id_17, id_18;
  always id_10[-1][1'b0] <= id_10;
endmodule
