--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml prng_toplevel.twx prng_toplevel.ncd -o prng_toplevel.twr
prng_toplevel.pcf -ucf prng_toplevel.ucf

Design file:              prng_toplevel.ncd
Physical constraint file: prng_toplevel.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
baud_sel<0> |    5.527(R)|   -1.318(R)|clk_BUFGP         |   0.000|
baud_sel<1> |    5.056(R)|   -1.024(R)|clk_BUFGP         |   0.000|
baud_sel<2> |    6.200(R)|   -1.523(R)|clk_BUFGP         |   0.000|
start       |    1.238(R)|    0.352(R)|clk_BUFGP         |   0.000|
test_byte_TX|    2.784(R)|    0.446(R)|clk_BUFGP         |   0.000|
test_word_TX|    6.965(R)|    0.338(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock reset
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
seed_sel<0> |   -0.150(F)|    3.095(F)|reset_IBUF        |   0.000|
seed_sel<1> |    0.196(F)|    2.503(F)|reset_IBUF        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
PRNG_busy        |    7.380(R)|clk_BUFGP         |   0.000|
UA_TX_ready      |   13.581(R)|clk_BUFGP         |   0.000|
bit_out          |   15.894(R)|clk_BUFGP         |   0.000|
prng_seed_out<0> |    7.807(R)|clk_BUFGP         |   0.000|
prng_seed_out<1> |    7.387(R)|clk_BUFGP         |   0.000|
prng_seed_out<2> |    7.098(R)|clk_BUFGP         |   0.000|
prng_seed_out<3> |    7.041(R)|clk_BUFGP         |   0.000|
prng_seed_out<4> |    8.388(R)|clk_BUFGP         |   0.000|
prng_seed_out<5> |    8.184(R)|clk_BUFGP         |   0.000|
prng_seed_out<6> |    7.928(R)|clk_BUFGP         |   0.000|
prng_seed_out<7> |    7.927(R)|clk_BUFGP         |   0.000|
prng_seed_out<8> |    7.710(R)|clk_BUFGP         |   0.000|
prng_seed_out<9> |    7.531(R)|clk_BUFGP         |   0.000|
prng_seed_out<10>|    7.906(R)|clk_BUFGP         |   0.000|
prng_seed_out<11>|    7.267(R)|clk_BUFGP         |   0.000|
prng_seed_out<12>|    6.870(R)|clk_BUFGP         |   0.000|
prng_seed_out<13>|    6.869(R)|clk_BUFGP         |   0.000|
prng_seed_out<14>|    7.670(R)|clk_BUFGP         |   0.000|
prng_seed_out<15>|    7.396(R)|clk_BUFGP         |   0.000|
prng_seed_out<16>|    6.862(R)|clk_BUFGP         |   0.000|
prng_seed_out<17>|    7.168(R)|clk_BUFGP         |   0.000|
prng_seed_out<18>|    7.360(R)|clk_BUFGP         |   0.000|
prng_seed_out<19>|    7.897(R)|clk_BUFGP         |   0.000|
prng_seed_out<20>|    7.376(R)|clk_BUFGP         |   0.000|
prng_seed_out<21>|    7.903(R)|clk_BUFGP         |   0.000|
prng_seed_out<22>|    6.876(R)|clk_BUFGP         |   0.000|
prng_seed_out<23>|    7.097(R)|clk_BUFGP         |   0.000|
prng_seed_out<24>|    7.936(R)|clk_BUFGP         |   0.000|
prng_seed_out<25>|    7.920(R)|clk_BUFGP         |   0.000|
prng_seed_out<26>|    7.926(R)|clk_BUFGP         |   0.000|
prng_seed_out<27>|    7.908(R)|clk_BUFGP         |   0.000|
prng_seed_out<28>|    8.284(R)|clk_BUFGP         |   0.000|
prng_seed_out<29>|    7.470(R)|clk_BUFGP         |   0.000|
prng_seed_out<30>|    7.698(R)|clk_BUFGP         |   0.000|
prng_seed_out<31>|    7.432(R)|clk_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.315|    8.982|   10.038|         |
reset          |    5.077|    5.077|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 18 13:57:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



