
*** Running vivado
    with args -log geofence.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source geofence.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source geofence.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 483.031 ; gain = 177.379
Command: synth_design -top geofence -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13896
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 933.410 ; gain = 446.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'geofence' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:1]
INFO: [Synth 8-6157] synthesizing module 'DW_sqrt_inst' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v:1]
	Parameter radicand_width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DW_sqrt' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v:29]
	Parameter width bound to: 32 - type: integer 
	Parameter tc_mode bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DW_sqrt' (0#1) [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v:29]
INFO: [Synth 8-6155] done synthesizing module 'DW_sqrt_inst' (0#1) [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:135]
INFO: [Synth 8-6155] done synthesizing module 'geofence' (0#1) [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:1]
WARNING: [Synth 8-7129] Port a[31] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module DW_sqrt is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module DW_sqrt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.035 ; gain = 561.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.035 ; gain = 561.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.035 ; gain = 561.031
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sa_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:257]
WARNING: [Synth 8-327] inferring latch for variable 'bc_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:258]
WARNING: [Synth 8-327] inferring latch for variable 'sqrt1_in_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'sqrt2_in_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:66]
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.035 ; gain = 561.031
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   20 Bit       Adders := 4     
	   2 Input   20 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 13    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	               55 Bit	(5 X 11 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	  14 Input   20 Bit        Muxes := 1     
	  15 Input   11 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 16    
	  15 Input   10 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 31    
	   2 Input    4 Bit        Muxes := 2     
	  15 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP cross_result1, operation Mode is: A*B.
DSP Report: operator cross_result1 is absorbed into DSP cross_result1.
DSP Report: Generating DSP cross_result_reg, operation Mode is: (C-A*B)'.
DSP Report: register cross_result_reg is absorbed into DSP cross_result_reg.
DSP Report: operator cross_result0 is absorbed into DSP cross_result_reg.
DSP Report: operator cross_result1 is absorbed into DSP cross_result_reg.
DSP Report: Generating DSP polygon_area1, operation Mode is: A*B2.
DSP Report: register x_pos_reg[0] is absorbed into DSP polygon_area1.
DSP Report: operator polygon_area1 is absorbed into DSP polygon_area1.
DSP Report: Generating DSP polygon_area1, operation Mode is: A*B.
DSP Report: operator polygon_area1 is absorbed into DSP polygon_area1.
DSP Report: Generating DSP p_2_out, operation Mode is: C+A*B+1.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_0_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP tri_area_reg, operation Mode is: (P+A*B)'.
DSP Report: register tri_area_reg is absorbed into DSP tri_area_reg.
DSP Report: operator tri_area0 is absorbed into DSP tri_area_reg.
DSP Report: operator tri_area1 is absorbed into DSP tri_area_reg.
DSP Report: Generating DSP sqrt1_in1, operation Mode is: A*B.
DSP Report: operator sqrt1_in1 is absorbed into DSP sqrt1_in1.
DSP Report: Generating DSP pre_c20, operation Mode is: A*B.
DSP Report: operator pre_c20 is absorbed into DSP pre_c20.
DSP Report: operator pre_c20 is absorbed into DSP pre_c20.
DSP Report: Generating DSP pre_c20, operation Mode is: A*B.
DSP Report: operator pre_c20 is absorbed into DSP pre_c20.
DSP Report: operator pre_c20 is absorbed into DSP pre_c20.
DSP Report: Generating DSP pre_c10, operation Mode is: A*B.
DSP Report: operator pre_c10 is absorbed into DSP pre_c10.
DSP Report: operator pre_c10 is absorbed into DSP pre_c10.
DSP Report: Generating DSP pre_c10, operation Mode is: A*B.
DSP Report: operator pre_c10 is absorbed into DSP pre_c10.
DSP Report: operator pre_c10 is absorbed into DSP pre_c10.
DSP Report: Generating DSP sqrt2_in1, operation Mode is: A*B.
DSP Report: operator sqrt2_in1 is absorbed into DSP sqrt2_in1.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[31]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[30]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[29]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[28]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[27]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[26]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[25]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[24]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[23]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[22]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[21]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[20]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[19]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[18]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[17]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[16]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[15]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[14]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[13]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[12]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[11]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[10]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[9]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[8]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[7]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[6]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[5]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[4]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[3]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[2]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[1]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt1_in_reg[0]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[31]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[30]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[29]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[28]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[27]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[26]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[25]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[24]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[23]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[22]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[21]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[20]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[19]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[18]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[17]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[16]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[15]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[14]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[13]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (sqrt2_in_reg[12]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[10]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[9]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[8]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[7]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[6]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[5]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[4]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[3]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[2]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[1]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (a_reg[0]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[12]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[11]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[10]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[9]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[8]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[7]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[6]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[5]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[4]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[3]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[2]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[1]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (s_reg[0]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[10]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[9]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[6]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[5]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[4]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[2]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[1]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[10]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[9]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[8]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[7]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[6]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[5]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[4]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[3]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[2]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (b_reg[0]) is unused and will be removed from module geofence.
WARNING: [Synth 8-3332] Sequential element (bc_reg[15]) is unused and will be removed from module geofence.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1233.211 ; gain = 746.207
---------------------------------------------------------------------------------
 Sort Area is  pre_c10_c : 0 0 : 3022 3022 : Used 1 time 0
 Sort Area is  pre_c10_e : 0 0 : 3022 3022 : Used 1 time 0
 Sort Area is  pre_c20_10 : 0 0 : 3022 3022 : Used 1 time 0
 Sort Area is  pre_c20_f : 0 0 : 3022 3022 : Used 1 time 0
 Sort Area is  tri_area_reg_4 : 0 0 : 2105 2105 : Used 1 time 0
 Sort Area is  sqrt1_in1_11 : 0 0 : 1118 1118 : Used 1 time 0
 Sort Area is  cross_result_reg_2 : 0 0 : 1078 1078 : Used 1 time 0
 Sort Area is  sqrt2_in1_13 : 0 0 : 1052 1052 : Used 1 time 0
 Sort Area is  cross_result1_0 : 0 0 : 912 912 : Used 1 time 0
 Sort Area is  p_2_out_a : 0 0 : 782 782 : Used 1 time 0
 Sort Area is  polygon_area1_8 : 0 0 : 733 733 : Used 1 time 0
 Sort Area is  polygon_area1_6 : 0 0 : 723 723 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|geofence    | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | (C-A*B)'    | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|geofence    | A*B2        | 10     | 10     | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|geofence    | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | C+A*B+1     | 10     | 10     | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|geofence    | (P+A*B)'    | 16     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|geofence    | A*B         | 13     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | A*B         | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|geofence    | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1233.211 ; gain = 746.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |     3|
|6     |LUT6 |    11|
|7     |FDCE |     4|
|8     |FDRE |     7|
|9     |IBUF |     2|
|10    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.180 ; gain = 752.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1241.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系統找不到指定的路徑。
Synth Design complete | Checksum: 1e9e4c36
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1332.793 ; gain = 849.762
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/IC_Compete_Sync/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.runs/synth_1/geofence.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file geofence_utilization_synth.rpt -pb geofence_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 11:10:42 2024...
