
---------- Begin Simulation Statistics ----------
simSeconds                                   0.124182                       # Number of seconds simulated (Second)
simTicks                                 124182322031                       # Number of ticks simulated (Tick)
finalTick                                124182322031                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     53.90                       # Real time elapsed on the host (Second)
hostTickRate                               2304145788                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8669180                       # Number of bytes of host memory used (Byte)
simInsts                                     12147927                       # Number of instructions simulated (Count)
simOps                                       23111553                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   225399                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     428815                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          9313908                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.766708                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.304278                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        27030015                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    12286                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       25570533                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  89711                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3930738                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7742427                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 433                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9279800                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.755505                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.769932                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3488176     37.59%     37.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    863363      9.30%     46.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    696959      7.51%     54.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    618471      6.66%     61.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    503314      5.42%     66.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    716250      7.72%     74.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1277724     13.77%     87.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    727355      7.84%     95.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    388188      4.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9279800                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1128027     93.66%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   4875      0.40%     94.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     94.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    239      0.02%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    18      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   13      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     94.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  38788      3.22%     97.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 27903      2.32%     99.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2847      0.24%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1619      0.13%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       146561      0.57%      0.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20901148     81.74%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        19119      0.07%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        252833      0.99%     83.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        34622      0.14%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1700      0.01%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7634      0.03%     83.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        54884      0.21%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        26240      0.10%     83.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        29244      0.11%     83.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4888      0.02%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4802      0.02%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            6      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     84.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3081377     12.05%     96.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       917436      3.59%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        55438      0.22%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        32588      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       25570533                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.745414                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1204332                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.047098                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 61191537                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30654547                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25063710                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    523372                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   321805                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           249688                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    26362170                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       266134                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    177254                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            6056                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           34108                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3200747                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1023329                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        89211                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        60660                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         8004      0.22%      0.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         78396      2.17%      2.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        95542      2.65%      5.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1354      0.04%      5.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      3088614     85.56%     90.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       297634      8.25%     98.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        40147      1.11%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3609691                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         7679      0.94%      0.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         6496      0.79%      1.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        24259      2.96%      4.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          732      0.09%      4.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       724587     88.49%     93.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        47703      5.83%     99.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7420      0.91%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        818876                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          451      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           69      0.07%      0.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          979      1.03%      1.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          245      0.26%      1.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        90982     95.82%     97.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          850      0.90%     98.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1371      1.44%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        94947                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          325      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        71899      2.58%      2.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        71282      2.55%      5.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          622      0.02%      5.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2364027     84.71%     89.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       249931      8.96%     98.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        32727      1.17%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2790813                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          325      0.35%      0.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           54      0.06%      0.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          638      0.69%      1.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          230      0.25%      1.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        88955     96.78%     98.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          407      0.44%     98.58% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.58% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1306      1.42%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        91915                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1463962     40.56%     40.56% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2034454     56.36%     96.92% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        78396      2.17%     99.09% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        32879      0.91%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3609691                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        51397     59.95%     59.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        34112     39.79%     99.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           69      0.08%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          151      0.18%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        85729                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           3096618                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1652706                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             94947                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2179                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        53437                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         41510                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3609691                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                51301                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2613526                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.724030                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3074                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           41501                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              32879                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8622                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         8004      0.22%      0.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        78396      2.17%      2.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        95542      2.65%      5.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1354      0.04%      5.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      3088614     85.56%     90.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       297634      8.25%     98.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        40147      1.11%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3609691                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          433      0.04%      0.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        78392      7.87%      7.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1542      0.15%      8.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1354      0.14%      8.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       873130     87.65%     95.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1167      0.12%     95.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        40147      4.03%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        996165                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          979      1.91%      1.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        49472     96.43%     98.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          850      1.66%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        51301                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          979      1.91%      1.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        49472     96.43%     98.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          850      1.66%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        51301                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        41501                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        32879                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         8622                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1616                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        43117                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               103392                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 103387                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              31487                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  71899                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               71845                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                54                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         3917900                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           11853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             92484                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8744935                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.642850                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.110337                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3644240     41.67%     41.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1056019     12.08%     53.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          633707      7.25%     60.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          815351      9.32%     70.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          292766      3.35%     73.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          177381      2.03%     75.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          198853      2.27%     77.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          321964      3.68%     81.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1604654     18.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8744935                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        7284                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 71904                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       124148      0.54%      0.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     18856295     81.59%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        18796      0.08%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       210906      0.91%     83.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        26795      0.12%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1632      0.01%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6830      0.03%     83.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        51957      0.22%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        23742      0.10%     83.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        28194      0.12%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2170      0.01%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4802      0.02%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2813956     12.18%     95.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       862245      3.73%     99.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        47667      0.21%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        31406      0.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     23111553                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1604654                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             12147927                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               23111553                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       12147927                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         23111553                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.766708                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.304278                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3755274                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             229203                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          22793474                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2861623                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          893651                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       124148      0.54%      0.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     18856295     81.59%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        18796      0.08%     82.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       210906      0.91%     83.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        26795      0.12%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.01%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6830      0.03%     83.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        51957      0.22%     83.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     83.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        23742      0.10%     83.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        28194      0.12%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2170      0.01%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4802      0.02%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            4      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2813956     12.18%     95.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       862245      3.73%     99.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        47667      0.21%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        31406      0.14%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     23111553                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2790813                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2685240                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       105248                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2364027                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       426461                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        71904                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        71899                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  3650820                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1243589                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3915393                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                374325                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  95673                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1909249                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2758                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               28236922                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 14739                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            25393279                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2977446                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3120503                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         938498                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.726383                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       15336645                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      10207080                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         306319                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        199204                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      30981333                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     19139360                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4059001                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     10025999                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2145729                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5584752                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  196758                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  317                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2987                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2248678                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 26837                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9279800                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.158649                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.475073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4496211     48.45%     48.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   235206      2.53%     50.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   310897      3.35%     54.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   295974      3.19%     57.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   363764      3.92%     61.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   423841      4.57%     66.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   411253      4.43%     70.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   416303      4.49%     74.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2326351     25.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9279800                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              14892400                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.598942                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3609691                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.387559                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      3593365                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     95673                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     546929                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    14775                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               27042301                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1505                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3200747                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1023329                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  4708                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7770                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2874                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3320                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          43372                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        58707                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               102079                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 25364107                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                25313398                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  19403978                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  31557647                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.717806                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.614874                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           3661882                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              3661882                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          3661882                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             3661882                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          269031                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             269031                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         269031                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            269031                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  57964604181                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   57964604181                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  57964604181                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  57964604181                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       3930913                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          3930913                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      3930913                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         3930913                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.068440                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.068440                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.068440                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.068440                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 215456.970316                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 215456.970316                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 215456.970316                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 215456.970316                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            200                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           65                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             59                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.389831                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              13                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           36805                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                36805                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        132843                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           132843                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       132843                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          132843                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       136188                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         136188                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       136188                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        136188                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  28341464778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  28341464778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  28341464778                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  28341464778                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.034645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.034645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.034645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.034645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 208105.448189                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 208105.448189                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 208105.448189                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 208105.448189                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    136207                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         3552                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         3552                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           90                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           90                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     18266210                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     18266210                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         3642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         3642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.024712                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.024712                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 202957.888889                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 202957.888889                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           90                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           90                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    322391940                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    322391940                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.024712                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.024712                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 3582132.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 3582132.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         3642                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         3642                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         3642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         3642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         2800126                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            2800126                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        240768                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           240768                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  52367877437                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  52367877437                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      3040894                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        3040894                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.079177                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.079177                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 217503.478191                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 217503.478191                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       132707                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         132707                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       108061                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       108061                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  23149247921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  23149247921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.035536                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.035536                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 214223.891330                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 214223.891330                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         861756                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            861756                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        28263                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           28263                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   5596726744                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   5596726744                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       890019                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        890019                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.031756                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.031756                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 198023.095354                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 198023.095354                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          136                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           136                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        28127                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        28127                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   5192216857                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   5192216857                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.031603                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.031603                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 184599.027874                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 184599.027874                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.996042                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 3794283                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                136207                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 27.856740                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.996042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              18                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               8012665                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              8012665                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           1982138                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              1982138                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          1982138                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             1982138                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          266540                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             266540                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         266540                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            266540                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  54083821204                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   54083821204                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  54083821204                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  54083821204                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2248678                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2248678                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2248678                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2248678                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.118532                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.118532                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.118532                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.118532                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 202910.712103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 202910.712103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 202910.712103                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 202910.712103                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         13298                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            13298                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        13298                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           13298                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       253242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         253242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       253242                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        253242                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  49728516756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  49728516756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  49728516756                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  49728516756                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.112618                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.112618                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.112618                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.112618                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 196367.572346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 196367.572346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 196367.572346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 196367.572346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    253170                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         1982138                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            1982138                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        266540                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           266540                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  54083821204                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  54083821204                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2248678                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2248678                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.118532                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.118532                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 202910.712103                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 202910.712103                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        13298                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          13298                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       253242                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       253242                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  49728516756                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  49728516756                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.112618                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.112618                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 196367.572346                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 196367.572346                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.963121                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 2226590                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                253177                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  8.794598                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.963121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              40                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               4750597                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              4750597                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       74485                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  339123                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   85                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3320                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 129677                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2861623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.453248                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.156856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2664781     93.12%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               146982      5.14%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                45160      1.58%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4145      0.14%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  532      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               55                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2861623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3120659                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  938520                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3410                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2392                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2249034                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       786                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  95673                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3809654                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  653379                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14209                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4095582                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                611303                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               27795004                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 15846                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 428291                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  51360                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34747                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             402                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            52411768                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    99480921                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 35877535                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    355473                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              43520218                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8891543                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     996                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 985                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1501960                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         34160504                       # The number of ROB reads (Count)
system.cpu.rob.writes                        54594614                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12147927                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   23111553                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   122                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     18973.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    253235.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    113608.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.009972816094                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1054                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1054                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               801981                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               17923                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       389508                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       36805                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     389508                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     36805                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   22665                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  17832                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 389508                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 36805                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   343875                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    21394                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1407                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      137                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1015                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1046                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1058                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1059                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1056                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1058                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1056                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1056                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1057                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1056                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1054                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      348.004744                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      71.247323                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     846.838170                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            848     80.46%     80.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511           65      6.17%     86.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767           32      3.04%     89.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            8      0.76%     90.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279            7      0.66%     91.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            8      0.76%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            5      0.47%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            4      0.38%     92.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303           10      0.95%     93.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559           11      1.04%     94.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815           13      1.23%     95.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071           12      1.14%     97.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327            6      0.57%     97.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            7      0.66%     98.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            3      0.28%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            3      0.28%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            6      0.57%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            1      0.09%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            2      0.19%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            3      0.28%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.970588                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.966913                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.356846                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                20      1.90%      1.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                20      1.90%      3.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               988     93.74%     97.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                23      2.18%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1450560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 24928512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2355520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               200741229.44630572                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               18968239.29103198                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   124182135369                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      291293.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     16207040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7270912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1212224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 130510041.485246092081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58550298.312065228820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 9761647.070002354681                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       253237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       136271                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        36805                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   6913902054                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   4020654215                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3002794730321                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27302.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29504.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  81586597.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     16207168                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      8721344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        24928512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     16207168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     16207168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2355520                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2355520                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        253237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        136271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           389508                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        36805                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           36805                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       130511072                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        70230157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          200741229                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    130511072                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      130511072                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     18968239                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          18968239                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     18968239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      130511072                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       70230157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         219709469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                366843                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                18941                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          9578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         11612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3350                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          6269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         96449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         47130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         51010                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         54554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         16274                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         8777                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        13910                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        16612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        17477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4961                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4056250019                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1834215000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         10934556269                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11057.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29807.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               235631                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               16754                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             64.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.45                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       133389                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   185.090405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   124.217622                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   203.151623                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        67880     50.89%     50.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        33728     25.29%     76.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        10778      8.08%     84.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8137      6.10%     90.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4927      3.69%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3039      2.28%     96.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1723      1.29%     97.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1533      1.15%     98.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1644      1.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       133389                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           23477952                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1212224                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               189.060340                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.761647                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                65.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        397169640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        211081695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1642678380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       55258920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 9802278720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  48940708440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6472783680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    67521959475                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    543.732460                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  16414273054                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4146480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 103621568977                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        555299220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        295129560                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       976580640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       43613100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 9802278720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  43481452500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  11070051840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    66224405580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    533.283679                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  28395443959                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4146480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  91640398072                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              361287                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         36805                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            352572                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              28226                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             28226                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         361287                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       408756                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       408756                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       759649                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       759649                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1168405                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     11076864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     11076864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     16207168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     16207168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 27284032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                5                       # Total snoops (Count)
system.membus.snoopTraffic                        320                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             389520                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001481                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.038459                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   388943     99.85%     99.85% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      577      0.15%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               389520                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124182322031                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         12347917961                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9254969796                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        17263408395                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         778897                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       389378                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          576                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.808385                       # Number of seconds simulated (Second)
simTicks                                 808384616546                       # Number of ticks simulated (Tick)
finalTick                                932566938577                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    566.56                       # Real time elapsed on the host (Second)
hostTickRate                               1426822284                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8730620                       # Number of bytes of host memory used (Byte)
simInsts                                    198156297                       # Number of instructions simulated (Count)
simOps                                      315328813                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   349751                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     556563                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         60630362                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.325955                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               3.067908                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       299434943                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    13029                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      296318464                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 241155                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7230695                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          13840251                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1319                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            60623844                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.887820                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.463344                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4192677      6.92%      6.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3021990      4.98%     11.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4129666      6.81%     18.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5643941      9.31%     28.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   8823532     14.55%     42.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   7625453     12.58%     55.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   8130911     13.41%     68.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   6546932     10.80%     79.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  12508742     20.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              60623844                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1028112     16.31%     16.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     16.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     16.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   971      0.02%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     13      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  33219      0.53%     16.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 75078      1.19%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           2539311     40.28%     58.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     58.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                30      0.00%     58.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 7      0.00%     58.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     58.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     58.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult          1969707     31.25%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                2      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     89.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 170396      2.70%     92.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                202519      3.21%     95.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            281880      4.47%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2566      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1573093      0.53%      0.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     133592647     45.08%     45.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       394687      0.13%     45.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          7799      0.00%     45.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     24032053      8.11%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          192      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          302      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     53.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5762755      1.94%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          242      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      8122922      2.74%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           35      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     37397290     12.62%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        38468      0.01%     71.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      4166907      1.41%     72.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1961434      0.66%     73.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     31944564     10.78%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt      1616246      0.55%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5078069      1.71%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2748022      0.93%     87.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     29405643      9.92%     97.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      8475094      2.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      296318464                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.887295                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             6303811                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.021274                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                284250443                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               117413971                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       110743381                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 375555287                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                189268292                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        184917092                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   110816897                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    190232285                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    435735                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1445                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            6518                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       34787853                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11385468                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1862192                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1864730                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           20      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        996925      7.37%      7.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1033450      7.64%     15.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          194      0.00%     15.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     10372297     76.72%     91.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       122820      0.91%     92.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     92.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       993215      7.35%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       13518921                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           18      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         9382      0.99%      0.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        46069      4.87%      5.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           32      0.00%      5.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       836879     88.55%     94.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        21521      2.28%     96.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        31190      3.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        945091                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           60      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          530      0.23%      0.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           56      0.02%      0.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       227360     99.42%     99.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          294      0.13%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          378      0.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       228683                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       987543      7.85%      7.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       987381      7.85%     15.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          162      0.00%     15.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      9535417     75.84%     91.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       101299      0.81%     92.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     92.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       962025      7.65%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     12573829                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           56      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          354      0.16%      0.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           55      0.02%      0.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       221657     99.56%     99.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          180      0.08%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          343      0.15%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       222647                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5799198     42.90%     42.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      5731538     42.40%     85.29% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       996925      7.37%     92.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       991260      7.33%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     13518921                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        69814     34.08%     34.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       134918     65.86%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           60      0.03%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           57      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       204849                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          10372317                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      4580642                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            228683                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1078                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        83844                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        144839                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             13518921                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                83345                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 7976042                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.589991                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1297                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          993409                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             991260                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2149                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           20      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       996925      7.37%      7.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1033450      7.64%     15.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          194      0.00%     15.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     10372297     76.72%     91.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       122820      0.91%     92.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     92.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       993215      7.35%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     13518921                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           12      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       996925     17.99%     17.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          797      0.01%     18.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          194      0.00%     18.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      3551306     64.07%     82.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          430      0.01%     82.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     82.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       993215     17.92%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       5542879                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          530      0.64%      0.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.64% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        82521     99.01%     99.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          294      0.35%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        83345                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          530      0.64%      0.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        82521     99.01%     99.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          294      0.35%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        83345                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       993409                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       991260                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2149                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          434                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       993843                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1043026                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1043026                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              55483                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 987543                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              987487                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                56                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         7218019                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           11710                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            218190                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     59635502                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.900055                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.190591                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10018306     16.80%     16.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4022990      6.75%     23.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2593708      4.35%     27.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5031957      8.44%     36.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5681722      9.53%     45.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2423599      4.06%     49.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2064227      3.46%     53.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1711206      2.87%     56.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        26087787     43.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     59635502                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        7722                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                987543                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1537964      0.53%      0.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    130771116     44.75%     45.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       351551      0.12%     45.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         6952      0.00%     45.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     23619406      8.08%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          192      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          298      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5698824      1.95%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          232      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      8109243      2.78%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     37379424     12.79%     71.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        38450      0.01%     71.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      4161213      1.42%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1961267      0.67%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     31872537     10.91%     84.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt      1610399      0.55%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     84.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4896360      1.68%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2685007      0.92%     87.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     29068200      9.95%     97.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      8448611      2.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    292217260                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      26087787                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            186008370                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              292217260                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      186008370                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        292217260                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.325955                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  3.067908                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           45098178                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          184054456                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         150833795                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         33964560                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        11133618                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1537964      0.53%      0.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    130771116     44.75%     45.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       351551      0.12%     45.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         6952      0.00%     45.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     23619406      8.08%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          192      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          298      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5698824      1.95%     55.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     55.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          232      0.00%     55.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      8109243      2.78%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     37379424     12.79%     71.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        38450      0.01%     71.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      4161213      1.42%     72.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1961267      0.67%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     31872537     10.91%     84.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt      1610399      0.55%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     84.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4896360      1.68%     86.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2685007      0.92%     87.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     29068200      9.95%     97.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      8448611      2.89%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    292217260                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     12573829                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10624097                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1949730                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9535417                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3038410                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       987543                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       987543                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  5458614                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13285586                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  33968523                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7688831                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 222290                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5513668                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 10570                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              303820566                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 47944                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           295882721                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         12733465                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        34384837                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       11193304                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            4.880108                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       71214123                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      60220591                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      318371007                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     170003449                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     170979454                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     91393213                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          45578141                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     77982847                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          108                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            7719723                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      59604945                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  465676                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           656                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  19725039                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8327                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           60623844                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.072480                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.247706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11705176     19.31%     19.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2208182      3.64%     22.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2546176      4.20%     27.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4998628      8.25%     35.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2543053      4.19%     39.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3283273      5.42%     45.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3359719      5.54%     50.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1367171      2.26%     52.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 28612466     47.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             60623844                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             195498105                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.224426                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           13518921                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.222973                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       785334                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    222290                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1052381                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   198114                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              299447972                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                39508                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 34787853                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                11385468                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  4439                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     52258                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   108747                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3615                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         168985                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        77687                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               246672                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                295788853                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               295660473                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 224812025                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 419554895                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.876442                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.535835                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          36535067                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             36535067                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         36535067                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            36535067                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         8363985                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            8363985                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        8363985                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           8363985                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1650526589137                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1650526589137                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1650526589137                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1650526589137                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      44899052                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         44899052                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     44899052                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        44899052                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.186284                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.186284                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.186284                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.186284                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 197337.344476                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 197337.344476                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 197337.344476                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 197337.344476                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           5503                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           12                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           1271                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          4.329662                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets               6                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          982419                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               982419                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       5572529                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          5572529                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      5572529                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         5572529                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      2791456                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        2791456                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      2791456                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       2791456                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 575609502736                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 575609502736                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 575609502736                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 575609502736                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.062172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.062172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.062172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.062172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 206204.039303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 206204.039303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 206204.039303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 206204.039303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   2791493                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         3823                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         3823                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           38                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           38                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      7773139                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      7773139                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         3861                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         3861                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.009842                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.009842                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 204556.289474                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 204556.289474                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    325618526                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    325618526                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.009842                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.009842                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 8568908.578947                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 8568908.578947                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         3861                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         3861                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         3861                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         3861                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        25700744                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           25700744                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       8068539                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          8068539                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1592190794235                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1592190794235                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     33769283                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       33769283                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.238931                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.238931                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 197333.221570                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 197333.221570                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      5572396                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        5572396                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      2496143                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      2496143                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 521238768705                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 521238768705                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.073918                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.073918                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 208817.671385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 208817.671385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       10834323                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          10834323                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       295446                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          295446                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  58335794902                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  58335794902                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     11129769                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      11129769                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.026546                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.026546                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 197449.939759                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 197449.939759                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          133                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           133                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       295313                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       295313                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  54370734031                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  54370734031                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.026534                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.026534                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 184112.226793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 184112.226793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                39342742                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               2791493                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 14.093799                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              92605041                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             92605041                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          19677545                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             19677545                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         19677545                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            19677545                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           47494                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              47494                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          47494                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             47494                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   9837820715                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    9837820715                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   9837820715                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   9837820715                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      19725039                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         19725039                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     19725039                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        19725039                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.002408                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.002408                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.002408                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.002408                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 207138.179875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 207138.179875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 207138.179875                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 207138.179875                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          3478                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             3478                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         3478                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            3478                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        44016                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          44016                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        44016                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         44016                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   9059706835                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   9059706835                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   9059706835                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   9059706835                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.002231                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.002231                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.002231                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.002231                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 205827.581675                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 205827.581675                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 205827.581675                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 205827.581675                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     44015                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        19677545                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           19677545                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         47494                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            47494                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   9837820715                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   9837820715                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     19725039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       19725039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.002408                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.002408                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 207138.179875                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 207138.179875                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         3478                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           3478                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        44016                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        44016                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   9059706835                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   9059706835                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.002231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.002231                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 205827.581675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 205827.581675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                19730218                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 44015                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                448.261229                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              35                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              39494093                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             39494093                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      609850                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  823291                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   71                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3615                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 251845                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   59                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    818                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           33964560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.820056                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.453714                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               27025787     79.57%     79.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              4634976     13.65%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2129825      6.27%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               149212      0.44%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                23431      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1245      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   73      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               74                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             33964560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                34383116                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11193316                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1017                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     12547                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                19725135                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       374                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 222290                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  8641081                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2029011                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1569                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  38341158                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11388735                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              302332966                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                171402                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6267717                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  59106                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2370207                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              39                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           425411554                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   851349893                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                177394257                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 323435455                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             407035309                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18376228                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     113                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 113                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  33965648                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        332973751                       # The number of ROB reads (Count)
system.cpu.rob.writes                       599859392                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                186008370                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  292217260                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    83                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    864227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     44015.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2535744.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.017367651632                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         48760                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         48760                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              6321611                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              817775                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2835508                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      982419                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2835508                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    982419                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  255749                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 118192                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2835508                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                982419                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2347223                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   212066                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    17636                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2334                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      332                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      118                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       38                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   39844                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   42943                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   48744                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   48888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   48879                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   48897                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   48887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   48910                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   48861                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   48837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   48821                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   48796                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   48781                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   48775                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   48774                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   48770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   48766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   48761                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        48760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       52.905660                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      39.054991                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     373.965027                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047         48741     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143            4      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          48760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        48760                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.724282                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.707514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.754149                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              6874     14.10%     14.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1795      3.68%     17.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             38014     77.96%     95.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              2057      4.22%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                18      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          48760                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 16367936                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                181472512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              62874816                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               224487834.48574391                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               77778343.02271411                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   808384776542                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      211733.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      2816960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    162287616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     55311104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 3484677.890131157357                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 200755448.184317648411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 68421767.148821786046                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        44015                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2791493                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       982419                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   1321285705                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  69682318157                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 19355338020965                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30018.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24962.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  19701713.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      2816896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    178655552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       181472448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      2816896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      2816896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     62874816                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     62874816                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         44014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2791493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2835507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       982419                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          982419                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         3484599                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       221003157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          224487755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      3484599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        3484599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     77778343                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          77778343                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     77778343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        3484599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      221003157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         302266098                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2579759                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               864236                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        242449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        256063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        203332                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        213140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        230067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        162695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        163106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        145332                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        109407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        112776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       190988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       192576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16416                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        25884                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       117073                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       198455                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         83818                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        178540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         34087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         42414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         40801                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         48815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         52261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         60244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         58855                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         61749                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        60027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        49552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         5924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        18245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        34250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        34654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              22633122612                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            12898795000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         71003603862                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8773.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27523.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2121447                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              781845                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       540702                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   407.647244                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   236.063705                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   381.000555                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       169258     31.30%     31.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       105896     19.58%     50.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        47377      8.76%     59.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        33610      6.22%     65.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        21391      3.96%     69.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        22182      4.10%     73.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        14631      2.71%     76.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        14817      2.74%     79.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       111540     20.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       540702                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          165104576                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        55311104                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               204.240126                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                68.421767                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2622664800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1393975605                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     11539553760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2823915600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 63813154080.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 279999823770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  74630367360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   436823454975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    540.365868                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 190981828834                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  26993720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 590409067712                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1237954620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        657988485                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      6879925500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1687396320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 63813154080.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 203563841220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 138997510560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   416837770785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    515.642879                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 359232593712                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  26993720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 422158302834                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2540127                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        982419                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1853089                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             295380                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            295380                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2540128                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      8374479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      8374479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       132044                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       132044                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8506523                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    241530368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    241530368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      2816896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      2816896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                244347264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2835508                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000032                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.005634                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2835418    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       90      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2835508                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 808384616546                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        128006026436                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       189594008615                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         3024263465                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5671016                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2835507                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           91                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001451                       # Number of seconds simulated (Second)
simTicks                                   1450537069                       # Number of ticks simulated (Tick)
finalTick                                934017475646                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.60                       # Real time elapsed on the host (Second)
hostTickRate                               2403429616                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8734716                       # Number of bytes of host memory used (Byte)
simInsts                                    198245060                       # Number of instructions simulated (Count)
simOps                                      315480977                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                328420939                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  522633598                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           108793                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.225657                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.815889                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          220447                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2443                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         197284                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1039                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                70589                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            120571                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 584                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              108260                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.822317                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.429197                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     54563     50.40%     50.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     12709     11.74%     62.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      8050      7.44%     69.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      6929      6.40%     75.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      7062      6.52%     82.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      6244      5.77%     88.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      5028      4.64%     92.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      3348      3.09%     96.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      4327      4.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                108260                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1507     27.48%     27.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     27.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     27.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     27.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     27.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.02%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     27.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.02%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     27.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2102     38.33%     65.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1456     26.55%     92.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               403      7.35%     99.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               14      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4052      2.05%      2.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        123523     62.61%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          428      0.22%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           236      0.12%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         7172      3.64%     68.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          156      0.08%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           26      0.01%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1072      0.54%     69.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           64      0.03%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           86      0.04%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4812      2.44%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     71.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        28947     14.67%     86.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        15741      7.98%     94.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         5749      2.91%     97.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         5214      2.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         197284                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.813389                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                5484                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027797                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   460048                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  254062                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          167894                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     49305                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    39712                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            23455                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      173919                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        24797                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      2655                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             143                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             533                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          40043                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         25553                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        11219                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         7417                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          2284      9.93%      9.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         2416     10.51%     20.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          208      0.90%     21.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        15813     68.77%     90.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          847      3.68%     93.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     93.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1426      6.20%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          22994                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          654      6.45%      6.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          882      8.70%     15.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          112      1.10%     16.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         6882     67.90%     84.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          444      4.38%     88.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     88.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1162     11.46%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         10136                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.29%      0.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          143     10.40%     10.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           66      4.80%     15.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          917     66.69%     82.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           85      6.18%     88.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     88.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          160     11.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1375                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1631     12.71%     12.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1535     11.96%     24.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           96      0.75%     25.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         8903     69.38%     94.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          403      3.14%     97.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          264      2.06%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        12832                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.17%      0.17% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           73      6.23%      6.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           62      5.29%     11.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          841     71.76%     83.45% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           52      4.44%     87.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     87.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          142     12.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1172                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        10114     43.99%     43.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        10397     45.22%     89.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         2284      9.93%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          199      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        22994                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          879     64.49%     64.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          473     34.70%     99.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.29%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1363                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             15813                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         8319                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            296                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          921                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           454                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                22994                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  691                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   12889                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.560538                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             370                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1634                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                199                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1435                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         2284      9.93%      9.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         2416     10.51%     20.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          208      0.90%     21.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        15813     68.77%     90.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          847      3.68%     93.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     93.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1426      6.20%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        22994                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         2283     22.59%     22.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          198      1.96%     24.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          208      2.06%     26.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         5867     58.06%     84.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          123      1.22%     85.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     85.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1426     14.11%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         10105                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          143     20.69%     20.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     20.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          463     67.00%     87.70% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           85     12.30%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          691                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          143     20.69%     20.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          463     67.00%     87.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           85     12.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          691                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1634                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          199                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1435                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          226                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1860                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3278                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3278                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1648                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1631                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1629                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           70289                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1859                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1167                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        98319                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.547656                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.620424                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           61476     62.53%     62.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            8093      8.23%     70.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            6613      6.73%     77.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            5814      5.91%     83.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            2229      2.27%     85.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1038      1.06%     86.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1903      1.94%     88.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1345      1.37%     90.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            9808      9.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        98319                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1156                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1631                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1905      1.25%      1.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        94246     61.94%     63.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          414      0.27%     63.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          134      0.09%     63.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         4898      3.22%     66.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          144      0.09%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           26      0.02%     66.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          464      0.30%     67.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           64      0.04%     67.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           82      0.05%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4801      3.16%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        21860     14.37%     84.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12756      8.38%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         5171      3.40%     96.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         5195      3.41%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       152164                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          9808                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                88763                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 152164                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          88763                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           152164                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.225657                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.815889                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              44982                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              20870                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            138818                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            27031                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           17951                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1905      1.25%      1.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        94246     61.94%     63.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          414      0.27%     63.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          134      0.09%     63.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         4898      3.22%     66.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     66.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          144      0.09%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           26      0.02%     66.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          464      0.30%     67.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     67.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           64      0.04%     67.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           82      0.05%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4801      3.16%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        21860     14.37%     84.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12756      8.38%     93.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         5171      3.40%     96.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         5195      3.41%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       152164                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        12832                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        10841                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1991                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         8903                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3929                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1631                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1631                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    27955                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 45888                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     25630                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7318                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1469                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 9260                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   250                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 238787                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1221                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              194631                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            15615                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           33971                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          20510                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.789003                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          56057                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         52860                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          22371                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         18085                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        196829                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       123955                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             54481                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        88177                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           81                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              12880                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         79873                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           406                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     14379                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   498                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             108260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.485720                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.393703                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    65800     60.78%     60.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1756      1.62%     62.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1632      1.51%     63.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     3806      3.52%     67.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2450      2.26%     69.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4073      3.76%     73.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     2145      1.98%     75.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     3153      2.91%     78.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    23445     21.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               108260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                158196                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.454101                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              22994                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.211356                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        26223                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1469                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      20904                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      904                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 222890                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  241                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    40043                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   25553                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   910                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       363                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      104                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            297                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            495                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          815                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1310                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   192422                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  191349                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    125081                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    197466                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.758836                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.633431                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             38077                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                38077                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            38077                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               38077                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           11322                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              11322                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          11322                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             11322                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   3199626674                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    3199626674                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   3199626674                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   3199626674                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         49399                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            49399                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        49399                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           49399                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.229195                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.229195                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.229195                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.229195                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 282602.603250                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 282602.603250                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 282602.603250                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 282602.603250                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            159                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             40                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.975000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            1947                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 1947                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          6037                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             6037                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         6037                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            6037                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         5285                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           5285                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         5285                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          5285                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   1336393256                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   1336393256                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   1336393256                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   1336393256                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.106986                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.106986                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.106986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.106986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 252865.327531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 252865.327531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 252865.327531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 252865.327531                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      5312                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          551                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          551                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      5119872                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      5119872                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          578                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          578                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.046713                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.046713                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 189624.888889                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 189624.888889                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     56145263                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     56145263                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.046713                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.046713                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2079454.185185                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 2079454.185185                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          578                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          578                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          578                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          578                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           21894                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              21894                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         10132                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            10132                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   2919127020                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   2919127020                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        32026                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          32026                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.316368                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.316368                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 288109.654560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 288109.654560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         6034                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           6034                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         4098                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         4098                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   1072239860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   1072239860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.127959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.127959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 261649.551000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 261649.551000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          16183                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             16183                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         1190                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            1190                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    280499654                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    280499654                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        17373                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         17373                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.068497                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.068497                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 235713.994958                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 235713.994958                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         1187                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         1187                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    264153396                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    264153396                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.068324                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.068324                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 222538.665543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 222538.665543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   47107                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  5376                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  8.762463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                106422                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               106422                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             12374                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                12374                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            12374                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               12374                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2005                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2005                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2005                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2005                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    427202653                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     427202653                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    427202653                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    427202653                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         14379                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            14379                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        14379                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           14379                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.139439                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.139439                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.139439                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.139439                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 213068.654863                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 213068.654863                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 213068.654863                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 213068.654863                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            68                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               68                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           68                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              68                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         1937                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           1937                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         1937                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          1937                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    395843437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    395843437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    395843437                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    395843437                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.134710                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.134710                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.134710                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.134710                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 204359.027878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 204359.027878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 204359.027878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 204359.027878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1938                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           12374                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              12374                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2005                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2005                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    427202653                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    427202653                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        14379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          14379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.139439                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.139439                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 213068.654863                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 213068.654863                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           68                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             68                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         1937                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         1937                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    395843437                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    395843437                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.134710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.134710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 204359.027878                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 204359.027878                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.996296                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   14444                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2003                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  7.211183                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.996296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              22                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              42                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 30697                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                30697                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1302                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   13015                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 297                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   7608                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     21                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              27031                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.771004                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.667938                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  19080     70.59%     70.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2540      9.40%     79.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3594     13.30%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1588      5.87%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  200      0.74%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   15      0.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   13      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               70                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                27031                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   33943                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   20510                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       206                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        20                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   14429                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       193                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1469                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    31238                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   28446                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1108                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     29220                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 16779                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 232455                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    67                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  10683                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2151                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2692                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              344477                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      721150                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   245667                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     32215                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                227397                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   116864                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      82                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     34214                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           310704                       # The number of ROB reads (Count)
system.cpu.rob.writes                          455023                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    88763                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     152164                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      1543.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1937.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      4385.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000451781206                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            86                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            86                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                14922                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1465                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7249                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1947                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7249                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1947                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     927                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    404                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.93                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   7249                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1947                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4879                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1237                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      153                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       28                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           86                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       74.965116                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      58.777860                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      63.277437                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31             13     15.12%     15.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47             28     32.56%     47.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63             15     17.44%     65.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79             10     11.63%     76.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95              1      1.16%     77.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-111             3      3.49%     81.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            4      4.65%     86.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-143            1      1.16%     87.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-159            1      1.16%     88.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::176-191            2      2.33%     90.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-207            2      2.33%     93.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::208-223            1      1.16%     94.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-239            2      2.33%     96.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::240-255            2      2.33%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-335            1      1.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             86                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.034884                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.032685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.284819                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      2.33%      2.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                79     91.86%     94.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      5.81%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             86                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    59328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   463936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                124608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               319837396.72357178                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               85904733.26262854                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1450403739                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      157721.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       123968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       280640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        99264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 85463517.375301226974                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 193473166.593028306961                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 68432584.124466806650                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1937                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         5312                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1947                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     61488038                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    135939164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  36055224892                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31743.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25590.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  18518348.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       124032                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       339968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          464000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       124032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       124032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       124608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       124608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1938                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          5312                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7250                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1947                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1947                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        85507639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       234373879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          319881518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     85507639                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       85507639                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     85904733                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          85904733                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     85904733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       85507639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      234373879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         405786252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  6322                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1551                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           876                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           377                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          217                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            96                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 78889702                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               31610000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           197427202                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12478.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31228.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4156                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1370                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2351                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   214.431306                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   142.386360                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   233.403392                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          967     41.13%     41.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          745     31.69%     72.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          237     10.08%     82.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          146      6.21%     89.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           69      2.93%     92.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           47      2.00%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           28      1.19%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           35      1.49%     96.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           77      3.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2351                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             404608                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           99264                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               278.936684                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                68.432584                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                70.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          8896440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4732365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        26389440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        6190920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 114937680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    623935110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     31587360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      816669315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    563.011682                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     76796678                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     48620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1325120391                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          7861140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4189680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        18749640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1905300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 114937680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    578813340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     69584640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      796041420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    548.790815                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    175838009                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     48620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1226079060                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6038                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1947                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5303                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1213                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1213                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6037                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        15937                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        15937                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         5814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         5814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   21751                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       464576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       464576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       124032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       124032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   588608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7251                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003034                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.055003                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7229     99.70%     99.70% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       22      0.30%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7251                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1450537069                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           297179237                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          359110978                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          132213176                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14501                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7251                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
