// -----------------------------------------------------------------------------
// (c) Copyright 2010 Cadence Design Systems, Inc. All rights reserved worldwide.
// -----------------------------------------------------------------------------

// HDL file for Lib - D_CELLS_JI3V ,Cell - BUJI3VX0, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/BUJI3VX0/functional/verilog.v lib:D_CELLS_JI3V cell:BUJI3VX0 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - BUJI3VX16, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/BUJI3VX16/functional/verilog.v lib:D_CELLS_JI3V cell:BUJI3VX16 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - ON211JI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/ON211JI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:ON211JI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DLY1JI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DLY1JI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:DLY1JI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - AN21JI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/AN21JI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:AN21JI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - AN22JI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/AN22JI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:AN22JI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - EN2JI3VX0, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/EN2JI3VX0/functional/verilog.v lib:D_CELLS_JI3V cell:EN2JI3VX0 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - NO2JI3VX0, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/NO2JI3VX0/functional/verilog.v lib:D_CELLS_JI3V cell:NO2JI3VX0 view:functional"

// HDL file for Lib - VLG_PRIMITIVES ,Cell - u1_fd5, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0/VLG_PRIMITIVES/u1_fd5/functional/verilog.v lib:VLG_PRIMITIVES cell:u1_fd5 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - BUJI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/BUJI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:BUJI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DECAP25JI3V, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DECAP25JI3V/functional/verilog.v lib:D_CELLS_JI3V cell:DECAP25JI3V view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DECAP15JI3V, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DECAP15JI3V/functional/verilog.v lib:D_CELLS_JI3V cell:DECAP15JI3V view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DECAP10JI3V, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DECAP10JI3V/functional/verilog.v lib:D_CELLS_JI3V cell:DECAP10JI3V view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DECAP7JI3V, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DECAP7JI3V/functional/verilog.v lib:D_CELLS_JI3V cell:DECAP7JI3V view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DECAP5JI3V, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DECAP5JI3V/functional/verilog.v lib:D_CELLS_JI3V cell:DECAP5JI3V view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - BUJI3VX2, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/BUJI3VX2/functional/verilog.v lib:D_CELLS_JI3V cell:BUJI3VX2 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DLY2JI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DLY2JI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:DLY2JI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - INJI3VX0, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/INJI3VX0/functional/verilog.v lib:D_CELLS_JI3V cell:INJI3VX0 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - NA2JI3VX0, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/NA2JI3VX0/functional/verilog.v lib:D_CELLS_JI3V cell:NA2JI3VX0 view:functional"

// HDL file for Lib - VLG_PRIMITIVES ,Cell - check_buf, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0/VLG_PRIMITIVES/check_buf/functional/verilog.v lib:VLG_PRIMITIVES cell:check_buf view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DFRQJI3VX1, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DFRQJI3VX1/functional/verilog.v lib:D_CELLS_JI3V cell:DFRQJI3VX1 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DFRQJI3VX2, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DFRQJI3VX2/functional/verilog.v lib:D_CELLS_JI3V cell:DFRQJI3VX2 view:functional"

// HDL file for Lib - D_CELLS_JI3V ,Cell - DFRQJI3VX4, View - functional
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/cadence_IC61/v2_1_2/D_CELLS_JI3V/DFRQJI3VX4/functional/verilog.v lib:D_CELLS_JI3V cell:DFRQJI3VX4 view:functional"

// HDL file for Lib - COUNTER_JI3 ,Cell - counter_stimulus, View - verilogams
-amscompilefile "file:${IC_INVOKE_DIR}/COUNTER_JI3/counter_stimulus/verilogams/verilog.vams lib:COUNTER_JI3 cell:counter_stimulus view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - APR00DPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/APR00DPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:APR00DPC view:verilogams"

// HDL file for Lib - VLG_PRIMITIVES ,Cell - resistor_ams, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0/VLG_PRIMITIVES/resistor_ams/verilogams/verilog.vams lib:VLG_PRIMITIVES cell:resistor_ams view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - PWRCUTDCPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/PWRCUTDCPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:PWRCUTDCPC view:verilogams"

// HDL file for Lib - VLG_PRIMITIVES ,Cell - check_vdd, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0/VLG_PRIMITIVES/check_vdd/verilogams/verilog.vams lib:VLG_PRIMITIVES cell:check_vdd view:verilogams"

// HDL file for Lib - VLG_PRIMITIVES ,Cell - check_gnd, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0/VLG_PRIMITIVES/check_gnd/verilogams/verilog.vams lib:VLG_PRIMITIVES cell:check_gnd view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - GNDPADPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/GNDPADPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:GNDPADPC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - PSUBPADPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/PSUBPADPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:PSUBPADPC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - GNDORPADPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/GNDORPADPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:GNDORPADPC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - VDDPADPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/VDDPADPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:VDDPADPC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - VDDORPADPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/VDDORPADPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:VDDORPADPC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - ICPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/ICPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:ICPC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - BT4PC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/BT4PC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:BT4PC view:verilogams"

// HDL file for Lib - IO_CELLS_JIC3V ,Cell - APR04DPC, View - verilogams
-amscompilefile "file:/home/saul/pkg/xfab/XKIT/xh018/diglibs/IO_CELLS_JIC3V/v1_0/cadence_IC61/v1_0_0/IO_CELLS_JIC3V/APR04DPC/verilogams/verilog.vams lib:IO_CELLS_JIC3V cell:APR04DPC view:verilogams"

// Create required libraries 
-makelib TOP 
-makelib INV_HV 
-makelib INV_LP 
-makelib IORING 
-makelib HV_CELLS 
-endlib 
