Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 27 14:59:43 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_2_timing_summary_routed.rpt -pb lab7_2_timing_summary_routed.pb -rpx lab7_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hint (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: op2/signal_single_pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: op3/signal_single_pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: op4/signal_single_pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: op5/signal_single_pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[32]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[33]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[34]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[35]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[36]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[37]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[38]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[39]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[40]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[41]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[42]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[43]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[44]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[45]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[46]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[47]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[48]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[49]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[50]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[51]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[52]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[53]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[54]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[55]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[56]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[57]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[58]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[59]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[60]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[61]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[62]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: puzzle_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 733 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.565        0.000                      0                   37        0.069        0.000                      0                   37        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.565        0.000                      0                   37        0.069        0.000                      0                   37        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.016ns (45.427%)  route 2.422ns (54.573%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.076 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_wiz_0_inst/num_reg[12]_i_1_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.190 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.190    clk_wiz_0_inst/num_reg[16]_i_1_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.524 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.524    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X37Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.905ns (44.027%)  route 2.422ns (55.973%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.076 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_wiz_0_inst/num_reg[12]_i_1_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.190 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.190    clk_wiz_0_inst/num_reg[16]_i_1_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.413 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.413    clk_wiz_0_inst/num_reg[20]_i_1_n_8
    SLICE_X37Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.902ns (43.988%)  route 2.422ns (56.012%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.076 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_wiz_0_inst/num_reg[12]_i_1_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.410 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.410    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.881ns (43.715%)  route 2.422ns (56.285%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.076 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_wiz_0_inst/num_reg[12]_i_1_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.389 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.389    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.807ns (42.730%)  route 2.422ns (57.270%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.076 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_wiz_0_inst/num_reg[12]_i_1_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.315 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.315    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.791ns (42.512%)  route 2.422ns (57.488%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.076 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.076    clk_wiz_0_inst/num_reg[12]_i_1_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.299 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.299    clk_wiz_0_inst/num_reg[16]_i_1_n_8
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.788ns (42.471%)  route 2.422ns (57.529%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.296 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.296    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.767ns (42.183%)  route 2.422ns (57.817%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.275 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.275    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.693ns (41.143%)  route 2.422ns (58.857%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.201    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.677ns (40.913%)  route 2.422ns (59.087%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.565     5.086    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.709     6.251    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.347 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.713     8.060    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.734 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.734    clk_wiz_0_inst/num_reg[0]_i_1_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.848 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    clk_wiz_0_inst/num_reg[4]_i_1_n_1
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.962 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.962    clk_wiz_0_inst/num_reg[8]_i_1_n_1
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.185 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.185    clk_wiz_0_inst/num_reg[12]_i_1_n_8
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.446    14.787    clk_wiz_0_inst/CLK
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 db3/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    db3/CLK
    SLICE_X28Y45         FDRE                                         r  db3/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db3/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.271     1.858    db3/shift_reg[0]
    SLICE_X30Y50         FDRE                                         r  db3/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    db3/CLK
    SLICE_X30Y50         FDRE                                         r  db3/shift_reg_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.075     1.789    db3/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 db5/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.641%)  route 0.369ns (72.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    db5/CLK
    SLICE_X28Y46         FDRE                                         r  db5/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db5/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.369     1.956    db5/shift_reg[0]
    SLICE_X30Y50         FDRE                                         r  db5/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    db5/CLK
    SLICE_X30Y50         FDRE                                         r  db5/shift_reg_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.063     1.777    db5/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 db1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.107%)  route 0.379ns (72.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    db1/CLK
    SLICE_X32Y47         FDRE                                         r  db1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  db1/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.379     1.967    db1/shift_reg[0]
    SLICE_X33Y50         FDRE                                         r  db1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    db1/CLK
    SLICE_X33Y50         FDRE                                         r  db1/shift_reg_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.070     1.784    db1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    clk_wiz_0_inst/CLK
    SLICE_X37Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.695    clk_wiz_0_inst/num_reg_n_1_[11]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_wiz_0_inst/num_reg[8]_i_1_n_5
    SLICE_X37Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    clk_wiz_0_inst/CLK
    SLICE_X37Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    clk_wiz_0_inst/CLK
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    clk_wiz_0_inst/num_reg_n_1_[15]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.833     1.960    clk_wiz_0_inst/CLK
    SLICE_X37Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    clk_wiz_0_inst/CLK
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[19]/Q
                         net (fo=1, routed)           0.108     1.696    clk_wiz_0_inst/num_reg_n_1_[19]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.833     1.960    clk_wiz_0_inst/CLK
    SLICE_X37Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.695    clk_wiz_0_inst/num_reg_n_1_[3]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_wiz_0_inst/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_wiz_0_inst/num_reg[0]_i_1_n_5
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    clk_wiz_0_inst/CLK
    SLICE_X37Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    clk_wiz_0_inst/CLK
    SLICE_X37Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[7]/Q
                         net (fo=1, routed)           0.108     1.695    clk_wiz_0_inst/num_reg_n_1_[7]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_wiz_0_inst/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_wiz_0_inst/num_reg[4]_i_1_n_5
    SLICE_X37Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    clk_wiz_0_inst/CLK
    SLICE_X37Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    clk_wiz_0_inst/CLK
    SLICE_X37Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[4]/Q
                         net (fo=1, routed)           0.105     1.692    clk_wiz_0_inst/num_reg_n_1_[4]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  clk_wiz_0_inst/num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    clk_wiz_0_inst/num_reg[4]_i_1_n_8
    SLICE_X37Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    clk_wiz_0_inst/CLK
    SLICE_X37Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.563     1.446    clk_wiz_0_inst/CLK
    SLICE_X37Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[8]/Q
                         net (fo=1, routed)           0.105     1.692    clk_wiz_0_inst/num_reg_n_1_[8]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  clk_wiz_0_inst/num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    clk_wiz_0_inst/num_reg[8]_i_1_n_8
    SLICE_X37Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.832     1.959    clk_wiz_0_inst/CLK
    SLICE_X37Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_wiz_0_inst/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_wiz_0_inst/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_wiz_0_inst/num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_wiz_0_inst/num_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   db1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   db1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   db1/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   db3/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   db3/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   db3/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   db5/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   db5/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   db5/shift_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clk_wiz_0_inst/num_reg[0]/C



