# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VivadoKeytar.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../VivadoKeytar.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "/opt/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../VivadoKeytar.srcs/sources_1/new/RGBTest.v" \
"../../../../VivadoKeytar.srcs/sources_1/SynthTesting/WaveGen16.v" \
"../../../../VivadoKeytar.srcs/sources_1/SynthTesting/BuzzerTest.v" \
"../../../../VivadoKeytar.srcs/sources_1/Synth/Channel.v" \
"../../../../VivadoKeytar.srcs/sources_1/Synth/WaveGen.v" \
"../../../../VivadoKeytar.srcs/sources_1/Synth/Math.v" \
"../../../../VivadoKeytar.srcs/sources_1/Synth/Synth.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_RGBTest_0_0/sim/system_RGBTest_0_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ipshared/646e/Breakout.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_APBSlave_Breakout_0_2/sim/system_APBSlave_Breakout_0_2.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_BuzzerTest_0_0/sim/system_BuzzerTest_0_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_Synth_0_0/sim/system_Synth_0_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_APBSlave_Breakout_0_4/sim/system_APBSlave_Breakout_0_4.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../VivadoKeytar.ip_user_files/bd/system/sim/system.v" \
"../../../../VivadoKeytar.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
