
SYNTH_RTOS_STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007910  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08007ab0  08007ab0  00008ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ef4  08007ef4  00009084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ef4  08007ef4  00008ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007efc  08007efc  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007efc  08007efc  00008efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f00  08007f00  00008f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08007f04  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008448  20000084  08007f88  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200084cc  08007f88  000094cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c10  00000000  00000000  000090b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039a8  00000000  00000000  00020cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  00024670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fcc  00000000  00000000  00025af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003b16  00000000  00000000  00026ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179f8  00000000  00000000  0002a5da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000989c5  00000000  00000000  00041fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da997  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b14  00000000  00000000  000da9dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000e04f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007a98 	.word	0x08007a98

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	08007a98 	.word	0x08007a98

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	@ 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__aeabi_d2uiz>:
 800097c:	004a      	lsls	r2, r1, #1
 800097e:	d211      	bcs.n	80009a4 <__aeabi_d2uiz+0x28>
 8000980:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000984:	d211      	bcs.n	80009aa <__aeabi_d2uiz+0x2e>
 8000986:	d50d      	bpl.n	80009a4 <__aeabi_d2uiz+0x28>
 8000988:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800098c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000990:	d40e      	bmi.n	80009b0 <__aeabi_d2uiz+0x34>
 8000992:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000996:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800099a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099e:	fa23 f002 	lsr.w	r0, r3, r2
 80009a2:	4770      	bx	lr
 80009a4:	f04f 0000 	mov.w	r0, #0
 80009a8:	4770      	bx	lr
 80009aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ae:	d102      	bne.n	80009b6 <__aeabi_d2uiz+0x3a>
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295
 80009b4:	4770      	bx	lr
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	4770      	bx	lr

080009bc <__aeabi_uldivmod>:
 80009bc:	b953      	cbnz	r3, 80009d4 <__aeabi_uldivmod+0x18>
 80009be:	b94a      	cbnz	r2, 80009d4 <__aeabi_uldivmod+0x18>
 80009c0:	2900      	cmp	r1, #0
 80009c2:	bf08      	it	eq
 80009c4:	2800      	cmpeq	r0, #0
 80009c6:	bf1c      	itt	ne
 80009c8:	f04f 31ff 	movne.w	r1, #4294967295
 80009cc:	f04f 30ff 	movne.w	r0, #4294967295
 80009d0:	f000 b988 	b.w	8000ce4 <__aeabi_idiv0>
 80009d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009dc:	f000 f806 	bl	80009ec <__udivmoddi4>
 80009e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e8:	b004      	add	sp, #16
 80009ea:	4770      	bx	lr

080009ec <__udivmoddi4>:
 80009ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009f0:	9d08      	ldr	r5, [sp, #32]
 80009f2:	468e      	mov	lr, r1
 80009f4:	4604      	mov	r4, r0
 80009f6:	4688      	mov	r8, r1
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d14a      	bne.n	8000a92 <__udivmoddi4+0xa6>
 80009fc:	428a      	cmp	r2, r1
 80009fe:	4617      	mov	r7, r2
 8000a00:	d962      	bls.n	8000ac8 <__udivmoddi4+0xdc>
 8000a02:	fab2 f682 	clz	r6, r2
 8000a06:	b14e      	cbz	r6, 8000a1c <__udivmoddi4+0x30>
 8000a08:	f1c6 0320 	rsb	r3, r6, #32
 8000a0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000a10:	fa20 f303 	lsr.w	r3, r0, r3
 8000a14:	40b7      	lsls	r7, r6
 8000a16:	ea43 0808 	orr.w	r8, r3, r8
 8000a1a:	40b4      	lsls	r4, r6
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	fa1f fc87 	uxth.w	ip, r7
 8000a24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a28:	0c23      	lsrs	r3, r4, #16
 8000a2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a32:	fb01 f20c 	mul.w	r2, r1, ip
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d909      	bls.n	8000a4e <__udivmoddi4+0x62>
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a40:	f080 80ea 	bcs.w	8000c18 <__udivmoddi4+0x22c>
 8000a44:	429a      	cmp	r2, r3
 8000a46:	f240 80e7 	bls.w	8000c18 <__udivmoddi4+0x22c>
 8000a4a:	3902      	subs	r1, #2
 8000a4c:	443b      	add	r3, r7
 8000a4e:	1a9a      	subs	r2, r3, r2
 8000a50:	b2a3      	uxth	r3, r4
 8000a52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a62:	459c      	cmp	ip, r3
 8000a64:	d909      	bls.n	8000a7a <__udivmoddi4+0x8e>
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a6c:	f080 80d6 	bcs.w	8000c1c <__udivmoddi4+0x230>
 8000a70:	459c      	cmp	ip, r3
 8000a72:	f240 80d3 	bls.w	8000c1c <__udivmoddi4+0x230>
 8000a76:	443b      	add	r3, r7
 8000a78:	3802      	subs	r0, #2
 8000a7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a7e:	eba3 030c 	sub.w	r3, r3, ip
 8000a82:	2100      	movs	r1, #0
 8000a84:	b11d      	cbz	r5, 8000a8e <__udivmoddi4+0xa2>
 8000a86:	40f3      	lsrs	r3, r6
 8000a88:	2200      	movs	r2, #0
 8000a8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d905      	bls.n	8000aa2 <__udivmoddi4+0xb6>
 8000a96:	b10d      	cbz	r5, 8000a9c <__udivmoddi4+0xb0>
 8000a98:	e9c5 0100 	strd	r0, r1, [r5]
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4608      	mov	r0, r1
 8000aa0:	e7f5      	b.n	8000a8e <__udivmoddi4+0xa2>
 8000aa2:	fab3 f183 	clz	r1, r3
 8000aa6:	2900      	cmp	r1, #0
 8000aa8:	d146      	bne.n	8000b38 <__udivmoddi4+0x14c>
 8000aaa:	4573      	cmp	r3, lr
 8000aac:	d302      	bcc.n	8000ab4 <__udivmoddi4+0xc8>
 8000aae:	4282      	cmp	r2, r0
 8000ab0:	f200 8105 	bhi.w	8000cbe <__udivmoddi4+0x2d2>
 8000ab4:	1a84      	subs	r4, r0, r2
 8000ab6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000aba:	2001      	movs	r0, #1
 8000abc:	4690      	mov	r8, r2
 8000abe:	2d00      	cmp	r5, #0
 8000ac0:	d0e5      	beq.n	8000a8e <__udivmoddi4+0xa2>
 8000ac2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ac6:	e7e2      	b.n	8000a8e <__udivmoddi4+0xa2>
 8000ac8:	2a00      	cmp	r2, #0
 8000aca:	f000 8090 	beq.w	8000bee <__udivmoddi4+0x202>
 8000ace:	fab2 f682 	clz	r6, r2
 8000ad2:	2e00      	cmp	r6, #0
 8000ad4:	f040 80a4 	bne.w	8000c20 <__udivmoddi4+0x234>
 8000ad8:	1a8a      	subs	r2, r1, r2
 8000ada:	0c03      	lsrs	r3, r0, #16
 8000adc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ae0:	b280      	uxth	r0, r0
 8000ae2:	b2bc      	uxth	r4, r7
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000aea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000af2:	fb04 f20c 	mul.w	r2, r4, ip
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d907      	bls.n	8000b0a <__udivmoddi4+0x11e>
 8000afa:	18fb      	adds	r3, r7, r3
 8000afc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b00:	d202      	bcs.n	8000b08 <__udivmoddi4+0x11c>
 8000b02:	429a      	cmp	r2, r3
 8000b04:	f200 80e0 	bhi.w	8000cc8 <__udivmoddi4+0x2dc>
 8000b08:	46c4      	mov	ip, r8
 8000b0a:	1a9b      	subs	r3, r3, r2
 8000b0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b18:	fb02 f404 	mul.w	r4, r2, r4
 8000b1c:	429c      	cmp	r4, r3
 8000b1e:	d907      	bls.n	8000b30 <__udivmoddi4+0x144>
 8000b20:	18fb      	adds	r3, r7, r3
 8000b22:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x142>
 8000b28:	429c      	cmp	r4, r3
 8000b2a:	f200 80ca 	bhi.w	8000cc2 <__udivmoddi4+0x2d6>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	1b1b      	subs	r3, r3, r4
 8000b32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b36:	e7a5      	b.n	8000a84 <__udivmoddi4+0x98>
 8000b38:	f1c1 0620 	rsb	r6, r1, #32
 8000b3c:	408b      	lsls	r3, r1
 8000b3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000b42:	431f      	orrs	r7, r3
 8000b44:	fa0e f401 	lsl.w	r4, lr, r1
 8000b48:	fa20 f306 	lsr.w	r3, r0, r6
 8000b4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b54:	4323      	orrs	r3, r4
 8000b56:	fa00 f801 	lsl.w	r8, r0, r1
 8000b5a:	fa1f fc87 	uxth.w	ip, r7
 8000b5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000b62:	0c1c      	lsrs	r4, r3, #16
 8000b64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b70:	45a6      	cmp	lr, r4
 8000b72:	fa02 f201 	lsl.w	r2, r2, r1
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x1a0>
 8000b78:	193c      	adds	r4, r7, r4
 8000b7a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b7e:	f080 809c 	bcs.w	8000cba <__udivmoddi4+0x2ce>
 8000b82:	45a6      	cmp	lr, r4
 8000b84:	f240 8099 	bls.w	8000cba <__udivmoddi4+0x2ce>
 8000b88:	3802      	subs	r0, #2
 8000b8a:	443c      	add	r4, r7
 8000b8c:	eba4 040e 	sub.w	r4, r4, lr
 8000b90:	fa1f fe83 	uxth.w	lr, r3
 8000b94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b98:	fb09 4413 	mls	r4, r9, r3, r4
 8000b9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ba0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d908      	bls.n	8000bba <__udivmoddi4+0x1ce>
 8000ba8:	193c      	adds	r4, r7, r4
 8000baa:	f103 3eff 	add.w	lr, r3, #4294967295
 8000bae:	f080 8082 	bcs.w	8000cb6 <__udivmoddi4+0x2ca>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	d97f      	bls.n	8000cb6 <__udivmoddi4+0x2ca>
 8000bb6:	3b02      	subs	r3, #2
 8000bb8:	443c      	add	r4, r7
 8000bba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000bbe:	eba4 040c 	sub.w	r4, r4, ip
 8000bc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000bc6:	4564      	cmp	r4, ip
 8000bc8:	4673      	mov	r3, lr
 8000bca:	46e1      	mov	r9, ip
 8000bcc:	d362      	bcc.n	8000c94 <__udivmoddi4+0x2a8>
 8000bce:	d05f      	beq.n	8000c90 <__udivmoddi4+0x2a4>
 8000bd0:	b15d      	cbz	r5, 8000bea <__udivmoddi4+0x1fe>
 8000bd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000bd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000bda:	fa04 f606 	lsl.w	r6, r4, r6
 8000bde:	fa22 f301 	lsr.w	r3, r2, r1
 8000be2:	431e      	orrs	r6, r3
 8000be4:	40cc      	lsrs	r4, r1
 8000be6:	e9c5 6400 	strd	r6, r4, [r5]
 8000bea:	2100      	movs	r1, #0
 8000bec:	e74f      	b.n	8000a8e <__udivmoddi4+0xa2>
 8000bee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000bf2:	0c01      	lsrs	r1, r0, #16
 8000bf4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000bf8:	b280      	uxth	r0, r0
 8000bfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bfe:	463b      	mov	r3, r7
 8000c00:	4638      	mov	r0, r7
 8000c02:	463c      	mov	r4, r7
 8000c04:	46b8      	mov	r8, r7
 8000c06:	46be      	mov	lr, r7
 8000c08:	2620      	movs	r6, #32
 8000c0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c0e:	eba2 0208 	sub.w	r2, r2, r8
 8000c12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c16:	e766      	b.n	8000ae6 <__udivmoddi4+0xfa>
 8000c18:	4601      	mov	r1, r0
 8000c1a:	e718      	b.n	8000a4e <__udivmoddi4+0x62>
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	e72c      	b.n	8000a7a <__udivmoddi4+0x8e>
 8000c20:	f1c6 0220 	rsb	r2, r6, #32
 8000c24:	fa2e f302 	lsr.w	r3, lr, r2
 8000c28:	40b7      	lsls	r7, r6
 8000c2a:	40b1      	lsls	r1, r6
 8000c2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c34:	430a      	orrs	r2, r1
 8000c36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c3a:	b2bc      	uxth	r4, r7
 8000c3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c40:	0c11      	lsrs	r1, r2, #16
 8000c42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c46:	fb08 f904 	mul.w	r9, r8, r4
 8000c4a:	40b0      	lsls	r0, r6
 8000c4c:	4589      	cmp	r9, r1
 8000c4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c52:	b280      	uxth	r0, r0
 8000c54:	d93e      	bls.n	8000cd4 <__udivmoddi4+0x2e8>
 8000c56:	1879      	adds	r1, r7, r1
 8000c58:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c5c:	d201      	bcs.n	8000c62 <__udivmoddi4+0x276>
 8000c5e:	4589      	cmp	r9, r1
 8000c60:	d81f      	bhi.n	8000ca2 <__udivmoddi4+0x2b6>
 8000c62:	eba1 0109 	sub.w	r1, r1, r9
 8000c66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6a:	fb09 f804 	mul.w	r8, r9, r4
 8000c6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c72:	b292      	uxth	r2, r2
 8000c74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c78:	4542      	cmp	r2, r8
 8000c7a:	d229      	bcs.n	8000cd0 <__udivmoddi4+0x2e4>
 8000c7c:	18ba      	adds	r2, r7, r2
 8000c7e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c82:	d2c4      	bcs.n	8000c0e <__udivmoddi4+0x222>
 8000c84:	4542      	cmp	r2, r8
 8000c86:	d2c2      	bcs.n	8000c0e <__udivmoddi4+0x222>
 8000c88:	f1a9 0102 	sub.w	r1, r9, #2
 8000c8c:	443a      	add	r2, r7
 8000c8e:	e7be      	b.n	8000c0e <__udivmoddi4+0x222>
 8000c90:	45f0      	cmp	r8, lr
 8000c92:	d29d      	bcs.n	8000bd0 <__udivmoddi4+0x1e4>
 8000c94:	ebbe 0302 	subs.w	r3, lr, r2
 8000c98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c9c:	3801      	subs	r0, #1
 8000c9e:	46e1      	mov	r9, ip
 8000ca0:	e796      	b.n	8000bd0 <__udivmoddi4+0x1e4>
 8000ca2:	eba7 0909 	sub.w	r9, r7, r9
 8000ca6:	4449      	add	r1, r9
 8000ca8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000cac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cb0:	fb09 f804 	mul.w	r8, r9, r4
 8000cb4:	e7db      	b.n	8000c6e <__udivmoddi4+0x282>
 8000cb6:	4673      	mov	r3, lr
 8000cb8:	e77f      	b.n	8000bba <__udivmoddi4+0x1ce>
 8000cba:	4650      	mov	r0, sl
 8000cbc:	e766      	b.n	8000b8c <__udivmoddi4+0x1a0>
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e6fd      	b.n	8000abe <__udivmoddi4+0xd2>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3a02      	subs	r2, #2
 8000cc6:	e733      	b.n	8000b30 <__udivmoddi4+0x144>
 8000cc8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ccc:	443b      	add	r3, r7
 8000cce:	e71c      	b.n	8000b0a <__udivmoddi4+0x11e>
 8000cd0:	4649      	mov	r1, r9
 8000cd2:	e79c      	b.n	8000c0e <__udivmoddi4+0x222>
 8000cd4:	eba1 0109 	sub.w	r1, r1, r9
 8000cd8:	46c4      	mov	ip, r8
 8000cda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cde:	fb09 f804 	mul.w	r8, r9, r4
 8000ce2:	e7c4      	b.n	8000c6e <__udivmoddi4+0x282>

08000ce4 <__aeabi_idiv0>:
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000cec:	f000 fd9e 	bl	800182c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000cf0:	f000 f81c 	bl	8000d2c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000cf4:	f000 f8d6 	bl	8000ea4 <MX_GPIO_Init>
	MX_DMA_Init();
 8000cf8:	f000 f8b4 	bl	8000e64 <MX_DMA_Init>
	MX_I2S1_Init();
 8000cfc:	f000 f884 	bl	8000e08 <MX_I2S1_Init>
	/* USER CODE BEGIN 2 */
	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8000d00:	f003 f9c0 	bl	8004084 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 8000d04:	4a06      	ldr	r2, [pc, #24]	@ (8000d20 <main+0x38>)
 8000d06:	2100      	movs	r1, #0
 8000d08:	4806      	ldr	r0, [pc, #24]	@ (8000d24 <main+0x3c>)
 8000d0a:	f003 fa05 	bl	8004118 <osThreadNew>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	4a05      	ldr	r2, [pc, #20]	@ (8000d28 <main+0x40>)
 8000d12:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	InitTasks();
 8000d14:	f000 fb7e 	bl	8001414 <InitTasks>
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 8000d18:	f003 f9d8 	bl	80040cc <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <main+0x34>
 8000d20:	08007ae0 	.word	0x08007ae0
 8000d24:	08000f11 	.word	0x08000f11
 8000d28:	20000148 	.word	0x20000148

08000d2c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b094      	sub	sp, #80	@ 0x50
 8000d30:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000d32:	f107 0320 	add.w	r3, r7, #32
 8000d36:	2230      	movs	r2, #48	@ 0x30
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f006 f88c 	bl	8006e58 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d40:	f107 030c 	add.w	r3, r7, #12
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]

	/** Macro to configure the PLL multiplication factor
	 */
	__HAL_RCC_PLL_PLLM_CONFIG(16);
 8000d50:	4b2b      	ldr	r3, [pc, #172]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d58:	4a29      	ldr	r2, [pc, #164]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d5a:	f043 0310 	orr.w	r3, r3, #16
 8000d5e:	6053      	str	r3, [r2, #4]

	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000d60:	4b27      	ldr	r3, [pc, #156]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	4a26      	ldr	r2, [pc, #152]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d66:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000d6a:	6053      	str	r3, [r2, #4]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	4b23      	ldr	r3, [pc, #140]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d74:	4a22      	ldr	r2, [pc, #136]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d7c:	4b20      	ldr	r3, [pc, #128]	@ (8000e00 <SystemClock_Config+0xd4>)
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d88:	2300      	movs	r3, #0
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e04 <SystemClock_Config+0xd8>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a1c      	ldr	r2, [pc, #112]	@ (8000e04 <SystemClock_Config+0xd8>)
 8000d92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d96:	6013      	str	r3, [r2, #0]
 8000d98:	4b1a      	ldr	r3, [pc, #104]	@ (8000e04 <SystemClock_Config+0xd8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000da4:	2302      	movs	r3, #2
 8000da6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da8:	2301      	movs	r3, #1
 8000daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dac:	2310      	movs	r3, #16
 8000dae:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000db4:	2300      	movs	r3, #0
 8000db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000db8:	f107 0320 	add.w	r3, r7, #32
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f002 f8e7 	bl	8002f90 <HAL_RCC_OscConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <SystemClock_Config+0xa0>
		Error_Handler();
 8000dc8:	f000 f8bc 	bl	8000f44 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000dcc:	230f      	movs	r3, #15
 8000dce:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f002 fb4a 	bl	8003480 <HAL_RCC_ClockConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0xca>
		Error_Handler();
 8000df2:	f000 f8a7 	bl	8000f44 <Error_Handler>
	}
}
 8000df6:	bf00      	nop
 8000df8:	3750      	adds	r7, #80	@ 0x50
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40007000 	.word	0x40007000

08000e08 <MX_I2S1_Init>:
/**
 * @brief I2S1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S1_Init(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	/* USER CODE END I2S1_Init 0 */

	/* USER CODE BEGIN I2S1_Init 1 */

	/* USER CODE END I2S1_Init 1 */
	hi2s1.Instance = SPI1;
 8000e0c:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e0e:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <MX_I2S1_Init+0x58>)
 8000e10:	601a      	str	r2, [r3, #0]
	hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e18:	605a      	str	r2, [r3, #4]
	hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000e1a:	4b10      	ldr	r3, [pc, #64]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
	hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000e20:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
	hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000e26:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
	hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e2e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000e32:	615a      	str	r2, [r3, #20]
	hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000e34:	4b09      	ldr	r3, [pc, #36]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	619a      	str	r2, [r3, #24]
	hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8000e3a:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	61da      	str	r2, [r3, #28]
	hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s1) != HAL_OK) {
 8000e46:	4805      	ldr	r0, [pc, #20]	@ (8000e5c <MX_I2S1_Init+0x54>)
 8000e48:	f001 fb08 	bl	800245c <HAL_I2S_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_I2S1_Init+0x4e>
		Error_Handler();
 8000e52:	f000 f877 	bl	8000f44 <Error_Handler>
	}
	/* USER CODE BEGIN I2S1_Init 2 */

	/* USER CODE END I2S1_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200000a0 	.word	0x200000a0
 8000e60:	40013000 	.word	0x40013000

08000e64 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <MX_DMA_Init+0x3c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a0b      	ldr	r2, [pc, #44]	@ (8000ea0 <MX_DMA_Init+0x3c>)
 8000e74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <MX_DMA_Init+0x3c>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2105      	movs	r1, #5
 8000e8a:	203a      	movs	r0, #58	@ 0x3a
 8000e8c:	f000 fdc8 	bl	8001a20 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e90:	203a      	movs	r0, #58	@ 0x3a
 8000e92:	f000 fde1 	bl	8001a58 <HAL_NVIC_EnableIRQ>

}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800

08000ea4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a16      	ldr	r2, [pc, #88]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b14      	ldr	r3, [pc, #80]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	4b10      	ldr	r3, [pc, #64]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a0f      	ldr	r2, [pc, #60]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000ed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	4a08      	ldr	r2, [pc, #32]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <MX_GPIO_Init+0x68>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	607b      	str	r3, [r7, #4]
 8000efc:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800

08000f10 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
		Test();
 8000f18:	f000 fa94 	bl	8001444 <Test>
 8000f1c:	e7fc      	b.n	8000f18 <StartDefaultTask+0x8>
	...

08000f20 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a04      	ldr	r2, [pc, #16]	@ (8000f40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d101      	bne.n	8000f36 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000f32:	f000 fc9d 	bl	8001870 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40010000 	.word	0x40010000

08000f44 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f48:	b672      	cpsid	i
}
 8000f4a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <Error_Handler+0x8>

08000f50 <NoteOn>:
		.decay_steps = 4410,     // 0.1s
		.sustain_level = 0.5f,   // 50% volume
		.release_steps = 13230,  // 0.3s
		.state = ADSR_IDLE, .current_level = 0.0f, .step_val = 0.0f };

void NoteOn(void) {
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
	adsr.state = ADSR_ATTACK;
 8000f54:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <NoteOn+0x38>)
 8000f56:	2201      	movs	r2, #1
 8000f58:	741a      	strb	r2, [r3, #16]
	// 0.0 1.0    
	//        (1.0 - ) / steps
	adsr.step_val = (1.0f - adsr.current_level) / (float) adsr.attack_steps;
 8000f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f88 <NoteOn+0x38>)
 8000f5c:	edd3 7a05 	vldr	s15, [r3, #20]
 8000f60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f64:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <NoteOn+0x38>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <NoteOn+0x38>)
 8000f7a:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8000f7e:	bf00      	nop
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	20000008 	.word	0x20000008

08000f8c <NoteOff>:

void NoteOff(void) {
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
	adsr.state = ADSR_RELEASE;
 8000f90:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <NoteOff+0x30>)
 8000f92:	2204      	movs	r2, #4
 8000f94:	741a      	strb	r2, [r3, #16]
	//   0.0   
	adsr.step_val = adsr.current_level / (float) adsr.release_steps;
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <NoteOff+0x30>)
 8000f98:	edd3 6a05 	vldr	s13, [r3, #20]
 8000f9c:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <NoteOff+0x30>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	ee07 3a90 	vmov	s15, r3
 8000fa4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fac:	4b03      	ldr	r3, [pc, #12]	@ (8000fbc <NoteOff+0x30>)
 8000fae:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	20000008 	.word	0x20000008

08000fc0 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af02      	add	r7, sp, #8
 8000fc6:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001008 <HAL_I2S_TxHalfCpltCallback+0x48>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d014      	beq.n	8000ffe <HAL_I2S_TxHalfCpltCallback+0x3e>
		//    (Bit 0 )
		xTaskNotifyFromISR(audioTaskHandle, 0x01, eSetBits,
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <HAL_I2S_TxHalfCpltCallback+0x48>)
 8000fd6:	6818      	ldr	r0, [r3, #0]
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	f004 fe62 	bl	8005cac <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //    
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d007      	beq.n	8000ffe <HAL_I2S_TxHalfCpltCallback+0x3e>
 8000fee:	4b07      	ldr	r3, [pc, #28]	@ (800100c <HAL_I2S_TxHalfCpltCallback+0x4c>)
 8000ff0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	f3bf 8f4f 	dsb	sy
 8000ffa:	f3bf 8f6f 	isb	sy
	}
}
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20003954 	.word	0x20003954
 800100c:	e000ed04 	.word	0xe000ed04

08001010 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af02      	add	r7, sp, #8
 8001016:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 800101c:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <HAL_I2S_TxCpltCallback+0x48>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d014      	beq.n	800104e <HAL_I2S_TxCpltCallback+0x3e>
		//    (Bit 1 )
		xTaskNotifyFromISR(audioTaskHandle, 0x02, eSetBits,
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <HAL_I2S_TxCpltCallback+0x48>)
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2300      	movs	r3, #0
 8001030:	2201      	movs	r2, #1
 8001032:	2102      	movs	r1, #2
 8001034:	f004 fe3a 	bl	8005cac <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d007      	beq.n	800104e <HAL_I2S_TxCpltCallback+0x3e>
 800103e:	4b07      	ldr	r3, [pc, #28]	@ (800105c <HAL_I2S_TxCpltCallback+0x4c>)
 8001040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	f3bf 8f4f 	dsb	sy
 800104a:	f3bf 8f6f 	isb	sy
	}
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20003954 	.word	0x20003954
 800105c:	e000ed04 	.word	0xe000ed04

08001060 <Init_All_LUTs>:

void Init_All_LUTs(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	ed2d 8b02 	vpush	{d8}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
	int16_t amplitude = 10000;
 800106a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800106e:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < LUT_SIZE; i++) {
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e061      	b.n	800113a <Init_All_LUTs+0xda>
		// 1. Sine Wave ( )
		sine_lut[i] = (int16_t) (amplitude
				* sinf(2.0f * 3.141592f * (float) i / (float) LUT_SIZE));
 8001076:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800107a:	ee07 3a90 	vmov	s15, r3
 800107e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001150 <Init_All_LUTs+0xf0>
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001154 <Init_All_LUTs+0xf4>
 8001098:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800109c:	eeb0 0a47 	vmov.f32	s0, s14
 80010a0:	f005 ffca 	bl	8007038 <sinf>
 80010a4:	eef0 7a40 	vmov.f32	s15, s0
 80010a8:	ee68 7a27 	vmul.f32	s15, s16, s15
		sine_lut[i] = (int16_t) (amplitude
 80010ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010b0:	ee17 3a90 	vmov	r3, s15
 80010b4:	b219      	sxth	r1, r3
 80010b6:	4a28      	ldr	r2, [pc, #160]	@ (8001158 <Init_All_LUTs+0xf8>)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 2. Sawtooth Wave (: -Amp ~ +Amp  )
		// : -Amp + (2 * Amp * i / Size)
		float saw_val = -amplitude + (2.0f * amplitude * i / (float) LUT_SIZE);
 80010be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010c2:	425b      	negs	r3, r3
 80010c4:	ee07 3a90 	vmov	s15, r3
 80010c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010d0:	ee07 3a90 	vmov	s15, r3
 80010d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010d8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80010ea:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8001154 <Init_All_LUTs+0xf4>
 80010ee:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80010f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f6:	edc7 7a01 	vstr	s15, [r7, #4]
		saw_lut[i] = (int16_t) saw_val;
 80010fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80010fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001102:	ee17 3a90 	vmov	r3, s15
 8001106:	b219      	sxth	r1, r3
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <Init_All_LUTs+0xfc>)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 3. Square Wave (:  +Amp,  -Amp)
		if (i < LUT_SIZE / 2) {
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001116:	da05      	bge.n	8001124 <Init_All_LUTs+0xc4>
			square_lut[i] = amplitude;
 8001118:	4911      	ldr	r1, [pc, #68]	@ (8001160 <Init_All_LUTs+0x100>)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	897a      	ldrh	r2, [r7, #10]
 800111e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8001122:	e007      	b.n	8001134 <Init_All_LUTs+0xd4>
		} else {
			square_lut[i] = -amplitude;
 8001124:	897b      	ldrh	r3, [r7, #10]
 8001126:	425b      	negs	r3, r3
 8001128:	b29b      	uxth	r3, r3
 800112a:	b219      	sxth	r1, r3
 800112c:	4a0c      	ldr	r2, [pc, #48]	@ (8001160 <Init_All_LUTs+0x100>)
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < LUT_SIZE; i++) {
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	3301      	adds	r3, #1
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001140:	db99      	blt.n	8001076 <Init_All_LUTs+0x16>
		}
	}
}
 8001142:	bf00      	nop
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	ecbd 8b02 	vpop	{d8}
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40c90fd8 	.word	0x40c90fd8
 8001154:	44800000 	.word	0x44800000
 8001158:	2000214c 	.word	0x2000214c
 800115c:	2000294c 	.word	0x2000294c
 8001160:	2000314c 	.word	0x2000314c
 8001164:	00000000 	.word	0x00000000

08001168 <Calc_Wave_LUT>:

void Calc_Wave_LUT(int16_t *buffer, int length) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
	tuning_word = (uint32_t) ((double) target_freq * 4294967296.0
 8001172:	4b83      	ldr	r3, [pc, #524]	@ (8001380 <Calc_Wave_LUT+0x218>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f996 	bl	80004a8 <__aeabi_f2d>
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	4b80      	ldr	r3, [pc, #512]	@ (8001384 <Calc_Wave_LUT+0x21c>)
 8001182:	f7ff f9e9 	bl	8000558 <__aeabi_dmul>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4610      	mov	r0, r2
 800118c:	4619      	mov	r1, r3
			/ (double) SAMPLE_RATE);
 800118e:	a37a      	add	r3, pc, #488	@ (adr r3, 8001378 <Calc_Wave_LUT+0x210>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	f7ff fb0a 	bl	80007ac <__aeabi_ddiv>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
	tuning_word = (uint32_t) ((double) target_freq * 4294967296.0
 800119c:	4610      	mov	r0, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	f7ff fbec 	bl	800097c <__aeabi_d2uiz>
 80011a4:	4603      	mov	r3, r0
 80011a6:	4a78      	ldr	r2, [pc, #480]	@ (8001388 <Calc_Wave_LUT+0x220>)
 80011a8:	6013      	str	r3, [r2, #0]

	for (int i = 0; i < length; i += 2) {
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	e0d6      	b.n	800135e <Calc_Wave_LUT+0x1f6>
		// --- [1] ADSR    ---
		switch (adsr.state) {
 80011b0:	4b76      	ldr	r3, [pc, #472]	@ (800138c <Calc_Wave_LUT+0x224>)
 80011b2:	7c1b      	ldrb	r3, [r3, #16]
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	f200 8081 	bhi.w	80012bc <Calc_Wave_LUT+0x154>
 80011ba:	a201      	add	r2, pc, #4	@ (adr r2, 80011c0 <Calc_Wave_LUT+0x58>)
 80011bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c0:	080011d5 	.word	0x080011d5
 80011c4:	080011df 	.word	0x080011df
 80011c8:	0800123f 	.word	0x0800123f
 80011cc:	080012bd 	.word	0x080012bd
 80011d0:	08001285 	.word	0x08001285
		case ADSR_IDLE:
			adsr.current_level = 0.0f;
 80011d4:	4b6d      	ldr	r3, [pc, #436]	@ (800138c <Calc_Wave_LUT+0x224>)
 80011d6:	f04f 0200 	mov.w	r2, #0
 80011da:	615a      	str	r2, [r3, #20]
			break;
 80011dc:	e06e      	b.n	80012bc <Calc_Wave_LUT+0x154>

		case ADSR_ATTACK:
			adsr.current_level += adsr.step_val;
 80011de:	4b6b      	ldr	r3, [pc, #428]	@ (800138c <Calc_Wave_LUT+0x224>)
 80011e0:	ed93 7a05 	vldr	s14, [r3, #20]
 80011e4:	4b69      	ldr	r3, [pc, #420]	@ (800138c <Calc_Wave_LUT+0x224>)
 80011e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80011ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ee:	4b67      	ldr	r3, [pc, #412]	@ (800138c <Calc_Wave_LUT+0x224>)
 80011f0:	edc3 7a05 	vstr	s15, [r3, #20]
			if (adsr.current_level >= 1.0f) {
 80011f4:	4b65      	ldr	r3, [pc, #404]	@ (800138c <Calc_Wave_LUT+0x224>)
 80011f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80011fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001206:	da00      	bge.n	800120a <Calc_Wave_LUT+0xa2>
				adsr.state = ADSR_DECAY;
				// Decay  : (1.0 - Sustain) / DecayTime
				adsr.step_val = (1.0f - adsr.sustain_level)
						/ (float) adsr.decay_steps;
			}
			break;
 8001208:	e058      	b.n	80012bc <Calc_Wave_LUT+0x154>
				adsr.current_level = 1.0f;
 800120a:	4b60      	ldr	r3, [pc, #384]	@ (800138c <Calc_Wave_LUT+0x224>)
 800120c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001210:	615a      	str	r2, [r3, #20]
				adsr.state = ADSR_DECAY;
 8001212:	4b5e      	ldr	r3, [pc, #376]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001214:	2202      	movs	r2, #2
 8001216:	741a      	strb	r2, [r3, #16]
				adsr.step_val = (1.0f - adsr.sustain_level)
 8001218:	4b5c      	ldr	r3, [pc, #368]	@ (800138c <Calc_Wave_LUT+0x224>)
 800121a:	edd3 7a02 	vldr	s15, [r3, #8]
 800121e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001222:	ee77 6a67 	vsub.f32	s13, s14, s15
						/ (float) adsr.decay_steps;
 8001226:	4b59      	ldr	r3, [pc, #356]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001232:	eec6 7a87 	vdiv.f32	s15, s13, s14
				adsr.step_val = (1.0f - adsr.sustain_level)
 8001236:	4b55      	ldr	r3, [pc, #340]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001238:	edc3 7a06 	vstr	s15, [r3, #24]
			break;
 800123c:	e03e      	b.n	80012bc <Calc_Wave_LUT+0x154>

		case ADSR_DECAY:
			adsr.current_level -= adsr.step_val;
 800123e:	4b53      	ldr	r3, [pc, #332]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001240:	ed93 7a05 	vldr	s14, [r3, #20]
 8001244:	4b51      	ldr	r3, [pc, #324]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001246:	edd3 7a06 	vldr	s15, [r3, #24]
 800124a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800124e:	4b4f      	ldr	r3, [pc, #316]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001250:	edc3 7a05 	vstr	s15, [r3, #20]
			if (adsr.current_level <= adsr.sustain_level) {
 8001254:	4b4d      	ldr	r3, [pc, #308]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001256:	ed93 7a05 	vldr	s14, [r3, #20]
 800125a:	4b4c      	ldr	r3, [pc, #304]	@ (800138c <Calc_Wave_LUT+0x224>)
 800125c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001268:	d900      	bls.n	800126c <Calc_Wave_LUT+0x104>
				adsr.current_level = adsr.sustain_level;
				adsr.state = ADSR_SUSTAIN;
				adsr.step_val = 0.0f;
			}
			break;
 800126a:	e027      	b.n	80012bc <Calc_Wave_LUT+0x154>
				adsr.current_level = adsr.sustain_level;
 800126c:	4b47      	ldr	r3, [pc, #284]	@ (800138c <Calc_Wave_LUT+0x224>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	4a46      	ldr	r2, [pc, #280]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001272:	6153      	str	r3, [r2, #20]
				adsr.state = ADSR_SUSTAIN;
 8001274:	4b45      	ldr	r3, [pc, #276]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001276:	2203      	movs	r2, #3
 8001278:	741a      	strb	r2, [r3, #16]
				adsr.step_val = 0.0f;
 800127a:	4b44      	ldr	r3, [pc, #272]	@ (800138c <Calc_Wave_LUT+0x224>)
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	619a      	str	r2, [r3, #24]
			break;
 8001282:	e01b      	b.n	80012bc <Calc_Wave_LUT+0x154>
		case ADSR_SUSTAIN:
			//   ( )
			break;

		case ADSR_RELEASE:
			adsr.current_level -= adsr.step_val;
 8001284:	4b41      	ldr	r3, [pc, #260]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001286:	ed93 7a05 	vldr	s14, [r3, #20]
 800128a:	4b40      	ldr	r3, [pc, #256]	@ (800138c <Calc_Wave_LUT+0x224>)
 800128c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001290:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001294:	4b3d      	ldr	r3, [pc, #244]	@ (800138c <Calc_Wave_LUT+0x224>)
 8001296:	edc3 7a05 	vstr	s15, [r3, #20]
			if (adsr.current_level <= 0.0f) {
 800129a:	4b3c      	ldr	r3, [pc, #240]	@ (800138c <Calc_Wave_LUT+0x224>)
 800129c:	edd3 7a05 	vldr	s15, [r3, #20]
 80012a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	d900      	bls.n	80012ac <Calc_Wave_LUT+0x144>
				adsr.current_level = 0.0f;
				adsr.state = ADSR_IDLE;
			}
			break;
 80012aa:	e006      	b.n	80012ba <Calc_Wave_LUT+0x152>
				adsr.current_level = 0.0f;
 80012ac:	4b37      	ldr	r3, [pc, #220]	@ (800138c <Calc_Wave_LUT+0x224>)
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	615a      	str	r2, [r3, #20]
				adsr.state = ADSR_IDLE;
 80012b4:	4b35      	ldr	r3, [pc, #212]	@ (800138c <Calc_Wave_LUT+0x224>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	741a      	strb	r2, [r3, #16]
			break;
 80012ba:	bf00      	nop
		}

		// --- [2]      ---

		//       ()
		if (adsr.current_level <= 0.0001f) {
 80012bc:	4b33      	ldr	r3, [pc, #204]	@ (800138c <Calc_Wave_LUT+0x224>)
 80012be:	edd3 7a05 	vldr	s15, [r3, #20]
 80012c2:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001390 <Calc_Wave_LUT+0x228>
 80012c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ce:	d814      	bhi.n	80012fa <Calc_Wave_LUT+0x192>
			buffer[i] = 0;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	4413      	add	r3, r2
 80012d8:	2200      	movs	r2, #0
 80012da:	801a      	strh	r2, [r3, #0]
			buffer[i + 1] = 0;
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	3301      	adds	r3, #1
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	2200      	movs	r2, #0
 80012e8:	801a      	strh	r2, [r3, #0]
			//          
			phase_accumulator += tuning_word;
 80012ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001394 <Calc_Wave_LUT+0x22c>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4b26      	ldr	r3, [pc, #152]	@ (8001388 <Calc_Wave_LUT+0x220>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a27      	ldr	r2, [pc, #156]	@ (8001394 <Calc_Wave_LUT+0x22c>)
 80012f6:	6013      	str	r3, [r2, #0]
			continue;
 80012f8:	e02e      	b.n	8001358 <Calc_Wave_LUT+0x1f0>
		}

		uint32_t index = phase_accumulator >> LUT_SHIFT;
 80012fa:	4b26      	ldr	r3, [pc, #152]	@ (8001394 <Calc_Wave_LUT+0x22c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	0d9b      	lsrs	r3, r3, #22
 8001300:	613b      	str	r3, [r7, #16]
		int16_t raw_val = current_lut[index];
 8001302:	4b25      	ldr	r3, [pc, #148]	@ (8001398 <Calc_Wave_LUT+0x230>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	4413      	add	r3, r2
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	81fb      	strh	r3, [r7, #14]

		// []   * ADSR 
		int16_t final_val = (int16_t) ((float) raw_val * adsr.current_level);
 8001310:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001314:	ee07 3a90 	vmov	s15, r3
 8001318:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <Calc_Wave_LUT+0x224>)
 800131e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001326:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800132a:	ee17 3a90 	vmov	r3, s15
 800132e:	81bb      	strh	r3, [r7, #12]

		buffer[i] = final_val;
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	4413      	add	r3, r2
 8001338:	89ba      	ldrh	r2, [r7, #12]
 800133a:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] = final_val;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	89ba      	ldrh	r2, [r7, #12]
 8001348:	801a      	strh	r2, [r3, #0]

		phase_accumulator += tuning_word;
 800134a:	4b12      	ldr	r3, [pc, #72]	@ (8001394 <Calc_Wave_LUT+0x22c>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <Calc_Wave_LUT+0x220>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4413      	add	r3, r2
 8001354:	4a0f      	ldr	r2, [pc, #60]	@ (8001394 <Calc_Wave_LUT+0x22c>)
 8001356:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < length; i += 2) {
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	3302      	adds	r3, #2
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	f6ff af24 	blt.w	80011b0 <Calc_Wave_LUT+0x48>
	}
}
 8001368:	bf00      	nop
 800136a:	bf00      	nop
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	f3af 8000 	nop.w
 8001378:	00000000 	.word	0x00000000
 800137c:	40e58880 	.word	0x40e58880
 8001380:	20000004 	.word	0x20000004
 8001384:	41f00000 	.word	0x41f00000
 8001388:	20003950 	.word	0x20003950
 800138c:	20000008 	.word	0x20000008
 8001390:	38d1b717 	.word	0x38d1b717
 8001394:	2000394c 	.word	0x2000394c
 8001398:	20000000 	.word	0x20000000

0800139c <StartAudioTask>:

void StartAudioTask(void *argument) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	audioTaskHandle = xTaskGetCurrentTaskHandle();
 80013a4:	f004 fb84 	bl	8005ab0 <xTaskGetCurrentTaskHandle>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a16      	ldr	r2, [pc, #88]	@ (8001404 <StartAudioTask+0x68>)
 80013ac:	6013      	str	r3, [r2, #0]

	Init_All_LUTs(); //  
 80013ae:	f7ff fe57 	bl	8001060 <Init_All_LUTs>

	Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE); //  
 80013b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013b6:	4814      	ldr	r0, [pc, #80]	@ (8001408 <StartAudioTask+0x6c>)
 80013b8:	f7ff fed6 	bl	8001168 <Calc_Wave_LUT>

	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) i2s_buffer, BUFFER_SIZE);
 80013bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c0:	4911      	ldr	r1, [pc, #68]	@ (8001408 <StartAudioTask+0x6c>)
 80013c2:	4812      	ldr	r0, [pc, #72]	@ (800140c <StartAudioTask+0x70>)
 80013c4:	f001 f98a 	bl	80026dc <HAL_I2S_Transmit_DMA>

	uint32_t ulNotificationValue;

	for (;;) {
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 80013c8:	f107 020c 	add.w	r2, r7, #12
 80013cc:	f04f 33ff 	mov.w	r3, #4294967295
 80013d0:	f04f 31ff 	mov.w	r1, #4294967295
 80013d4:	2000      	movs	r0, #0
 80013d6:	f004 fc09 	bl	8005bec <xTaskNotifyWait>

		if ((ulNotificationValue & 0x01) != 0) {
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f003 0301 	and.w	r3, r3, #1
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d004      	beq.n	80013ee <StartAudioTask+0x52>
			Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE / 2); //  
 80013e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013e8:	4807      	ldr	r0, [pc, #28]	@ (8001408 <StartAudioTask+0x6c>)
 80013ea:	f7ff febd 	bl	8001168 <Calc_Wave_LUT>
		}

		if ((ulNotificationValue & 0x02) != 0) {
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d0e7      	beq.n	80013c8 <StartAudioTask+0x2c>
			Calc_Wave_LUT(&i2s_buffer[BUFFER_SIZE / 2], BUFFER_SIZE / 2); //  
 80013f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013fc:	4804      	ldr	r0, [pc, #16]	@ (8001410 <StartAudioTask+0x74>)
 80013fe:	f7ff feb3 	bl	8001168 <Calc_Wave_LUT>
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 8001402:	e7e1      	b.n	80013c8 <StartAudioTask+0x2c>
 8001404:	20003954 	.word	0x20003954
 8001408:	2000014c 	.word	0x2000014c
 800140c:	200000a0 	.word	0x200000a0
 8001410:	2000114c 	.word	0x2000114c

08001414 <InitTasks>:
		}
	}
}

void InitTasks(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af02      	add	r7, sp, #8
	xTaskCreate(StartAudioTask, "AudioTask", 256, NULL, 52, &audioTaskHandle);
 800141a:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <InitTasks+0x24>)
 800141c:	9301      	str	r3, [sp, #4]
 800141e:	2334      	movs	r3, #52	@ 0x34
 8001420:	9300      	str	r3, [sp, #0]
 8001422:	2300      	movs	r3, #0
 8001424:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001428:	4904      	ldr	r1, [pc, #16]	@ (800143c <InitTasks+0x28>)
 800142a:	4805      	ldr	r0, [pc, #20]	@ (8001440 <InitTasks+0x2c>)
 800142c:	f003 fd48 	bl	8004ec0 <xTaskCreate>
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20003954 	.word	0x20003954
 800143c:	08007abc 	.word	0x08007abc
 8001440:	0800139d 	.word	0x0800139d

08001444 <Test>:

void Test(void) {
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	current_lut = square_lut;
 8001448:	4b18      	ldr	r3, [pc, #96]	@ (80014ac <Test+0x68>)
 800144a:	4a19      	ldr	r2, [pc, #100]	@ (80014b0 <Test+0x6c>)
 800144c:	601a      	str	r2, [r3, #0]
	// 1. (C4) 
	target_freq = FREQ_C4;
 800144e:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <Test+0x70>)
 8001450:	4a19      	ldr	r2, [pc, #100]	@ (80014b8 <Test+0x74>)
 8001452:	601a      	str	r2, [r3, #0]
	NoteOn();
 8001454:	f7ff fd7c 	bl	8000f50 <NoteOn>
	vTaskDelay(pdMS_TO_TICKS(1000));
 8001458:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800145c:	f003 fe8e 	bl	800517c <vTaskDelay>

	// 2. 
	NoteOff();
 8001460:	f7ff fd94 	bl	8000f8c <NoteOff>
	vTaskDelay(pdMS_TO_TICKS(1000));
 8001464:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001468:	f003 fe88 	bl	800517c <vTaskDelay>

	// 3. (E4) 
	target_freq = FREQ_E4;
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <Test+0x70>)
 800146e:	4a13      	ldr	r2, [pc, #76]	@ (80014bc <Test+0x78>)
 8001470:	601a      	str	r2, [r3, #0]
	NoteOn();
 8001472:	f7ff fd6d 	bl	8000f50 <NoteOn>
	vTaskDelay(pdMS_TO_TICKS(2000));
 8001476:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800147a:	f003 fe7f 	bl	800517c <vTaskDelay>

	// 4. 
	NoteOff();
 800147e:	f7ff fd85 	bl	8000f8c <NoteOff>
	vTaskDelay(pdMS_TO_TICKS(1000));
 8001482:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001486:	f003 fe79 	bl	800517c <vTaskDelay>

	// 5. (G4)
	target_freq = FREQ_G4;
 800148a:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <Test+0x70>)
 800148c:	4a0c      	ldr	r2, [pc, #48]	@ (80014c0 <Test+0x7c>)
 800148e:	601a      	str	r2, [r3, #0]
	NoteOn();
 8001490:	f7ff fd5e 	bl	8000f50 <NoteOn>
	vTaskDelay(pdMS_TO_TICKS(3000));
 8001494:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001498:	f003 fe70 	bl	800517c <vTaskDelay>
	NoteOff();
 800149c:	f7ff fd76 	bl	8000f8c <NoteOff>
	vTaskDelay(pdMS_TO_TICKS(1000));
 80014a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a4:	f003 fe6a 	bl	800517c <vTaskDelay>
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000000 	.word	0x20000000
 80014b0:	2000314c 	.word	0x2000314c
 80014b4:	20000004 	.word	0x20000004
 80014b8:	4382d0a4 	.word	0x4382d0a4
 80014bc:	43a4d0a4 	.word	0x43a4d0a4
 80014c0:	43c40000 	.word	0x43c40000

080014c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <HAL_MspInit+0x54>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d2:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <HAL_MspInit+0x54>)
 80014d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014da:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <HAL_MspInit+0x54>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	603b      	str	r3, [r7, #0]
 80014ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <HAL_MspInit+0x54>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001518 <HAL_MspInit+0x54>)
 80014f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f6:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <HAL_MspInit+0x54>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014fe:	603b      	str	r3, [r7, #0]
 8001500:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	210f      	movs	r1, #15
 8001506:	f06f 0001 	mvn.w	r0, #1
 800150a:	f000 fa89 	bl	8001a20 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800

0800151c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b090      	sub	sp, #64	@ 0x40
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
 8001544:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI1)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a3f      	ldr	r2, [pc, #252]	@ (8001648 <HAL_I2S_MspInit+0x12c>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d176      	bne.n	800163e <HAL_I2S_MspInit+0x122>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001550:	2301      	movs	r3, #1
 8001552:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001554:	23c0      	movs	r3, #192	@ 0xc0
 8001556:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8001558:	2310      	movs	r3, #16
 800155a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800155c:	2302      	movs	r3, #2
 800155e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4618      	mov	r0, r3
 8001566:	f002 f989 	bl	800387c <HAL_RCCEx_PeriphCLKConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8001570:	f7ff fce8 	bl	8000f44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	4b34      	ldr	r3, [pc, #208]	@ (800164c <HAL_I2S_MspInit+0x130>)
 800157a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157c:	4a33      	ldr	r2, [pc, #204]	@ (800164c <HAL_I2S_MspInit+0x130>)
 800157e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001582:	6453      	str	r3, [r2, #68]	@ 0x44
 8001584:	4b31      	ldr	r3, [pc, #196]	@ (800164c <HAL_I2S_MspInit+0x130>)
 8001586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001588:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	4b2d      	ldr	r3, [pc, #180]	@ (800164c <HAL_I2S_MspInit+0x130>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001598:	4a2c      	ldr	r2, [pc, #176]	@ (800164c <HAL_I2S_MspInit+0x130>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a0:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <HAL_I2S_MspInit+0x130>)
 80015a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80015ac:	23b0      	movs	r3, #176	@ 0xb0
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b0:	2302      	movs	r3, #2
 80015b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b8:	2300      	movs	r3, #0
 80015ba:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015bc:	2305      	movs	r3, #5
 80015be:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015c4:	4619      	mov	r1, r3
 80015c6:	4822      	ldr	r0, [pc, #136]	@ (8001650 <HAL_I2S_MspInit+0x134>)
 80015c8:	f000 fdc4 	bl	8002154 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 80015cc:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015ce:	4a22      	ldr	r2, [pc, #136]	@ (8001658 <HAL_I2S_MspInit+0x13c>)
 80015d0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80015d2:	4b20      	ldr	r3, [pc, #128]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015d4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80015d8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015da:	4b1e      	ldr	r3, [pc, #120]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015dc:	2240      	movs	r2, #64	@ 0x40
 80015de:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015ec:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015ee:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015f4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015f6:	4b17      	ldr	r3, [pc, #92]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 80015f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015fc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 8001600:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001604:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001606:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 8001608:	2200      	movs	r2, #0
 800160a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 800160e:	2200      	movs	r2, #0
 8001610:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001612:	4810      	ldr	r0, [pc, #64]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 8001614:	f000 fa2e 	bl	8001a74 <HAL_DMA_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 800161e:	f7ff fc91 	bl	8000f44 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a0b      	ldr	r2, [pc, #44]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 8001626:	639a      	str	r2, [r3, #56]	@ 0x38
 8001628:	4a0a      	ldr	r2, [pc, #40]	@ (8001654 <HAL_I2S_MspInit+0x138>)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2105      	movs	r1, #5
 8001632:	2023      	movs	r0, #35	@ 0x23
 8001634:	f000 f9f4 	bl	8001a20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001638:	2023      	movs	r0, #35	@ 0x23
 800163a:	f000 fa0d 	bl	8001a58 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800163e:	bf00      	nop
 8001640:	3740      	adds	r7, #64	@ 0x40
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40013000 	.word	0x40013000
 800164c:	40023800 	.word	0x40023800
 8001650:	40020000 	.word	0x40020000
 8001654:	200000e8 	.word	0x200000e8
 8001658:	40026440 	.word	0x40026440

0800165c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08c      	sub	sp, #48	@ 0x30
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001668:	2300      	movs	r3, #0
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <HAL_InitTick+0xd0>)
 8001672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001674:	4a2d      	ldr	r2, [pc, #180]	@ (800172c <HAL_InitTick+0xd0>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6453      	str	r3, [r2, #68]	@ 0x44
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <HAL_InitTick+0xd0>)
 800167e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001688:	f107 020c 	add.w	r2, r7, #12
 800168c:	f107 0310 	add.w	r3, r7, #16
 8001690:	4611      	mov	r1, r2
 8001692:	4618      	mov	r0, r3
 8001694:	f002 f8c0 	bl	8003818 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001698:	f002 f8aa 	bl	80037f0 <HAL_RCC_GetPCLK2Freq>
 800169c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800169e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016a0:	4a23      	ldr	r2, [pc, #140]	@ (8001730 <HAL_InitTick+0xd4>)
 80016a2:	fba2 2303 	umull	r2, r3, r2, r3
 80016a6:	0c9b      	lsrs	r3, r3, #18
 80016a8:	3b01      	subs	r3, #1
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016ac:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <HAL_InitTick+0xd8>)
 80016ae:	4a22      	ldr	r2, [pc, #136]	@ (8001738 <HAL_InitTick+0xdc>)
 80016b0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016b2:	4b20      	ldr	r3, [pc, #128]	@ (8001734 <HAL_InitTick+0xd8>)
 80016b4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016b8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80016ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001734 <HAL_InitTick+0xd8>)
 80016bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016be:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80016c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001734 <HAL_InitTick+0xd8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001734 <HAL_InitTick+0xd8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016cc:	4b19      	ldr	r3, [pc, #100]	@ (8001734 <HAL_InitTick+0xd8>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80016d2:	4818      	ldr	r0, [pc, #96]	@ (8001734 <HAL_InitTick+0xd8>)
 80016d4:	f002 fa24 	bl	8003b20 <HAL_TIM_Base_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80016de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d11b      	bne.n	800171e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80016e6:	4813      	ldr	r0, [pc, #76]	@ (8001734 <HAL_InitTick+0xd8>)
 80016e8:	f002 fa74 	bl	8003bd4 <HAL_TIM_Base_Start_IT>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d111      	bne.n	800171e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016fa:	2019      	movs	r0, #25
 80016fc:	f000 f9ac 	bl	8001a58 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b0f      	cmp	r3, #15
 8001704:	d808      	bhi.n	8001718 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001706:	2200      	movs	r2, #0
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	2019      	movs	r0, #25
 800170c:	f000 f988 	bl	8001a20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001710:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <HAL_InitTick+0xe0>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6013      	str	r3, [r2, #0]
 8001716:	e002      	b.n	800171e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800171e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001722:	4618      	mov	r0, r3
 8001724:	3730      	adds	r7, #48	@ 0x30
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40023800 	.word	0x40023800
 8001730:	431bde83 	.word	0x431bde83
 8001734:	20003958 	.word	0x20003958
 8001738:	40010000 	.word	0x40010000
 800173c:	20000028 	.word	0x20000028

08001740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <NMI_Handler+0x4>

08001748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <HardFault_Handler+0x4>

08001750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <MemManage_Handler+0x4>

08001758 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <BusFault_Handler+0x4>

08001760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <UsageFault_Handler+0x4>

08001768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
	...

08001778 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800177c:	4802      	ldr	r0, [pc, #8]	@ (8001788 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800177e:	f002 fa8b 	bl	8003c98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20003958 	.word	0x20003958

0800178c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8001790:	4802      	ldr	r0, [pc, #8]	@ (800179c <SPI1_IRQHandler+0x10>)
 8001792:	f001 f847 	bl	8002824 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200000a0 	.word	0x200000a0

080017a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <DMA2_Stream2_IRQHandler+0x10>)
 80017a6:	f000 fa6b 	bl	8001c80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200000e8 	.word	0x200000e8

080017b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b8:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <SystemInit+0x20>)
 80017ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017be:	4a05      	ldr	r2, [pc, #20]	@ (80017d4 <SystemInit+0x20>)
 80017c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001810 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017dc:	f7ff ffea 	bl	80017b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017e0:	480c      	ldr	r0, [pc, #48]	@ (8001814 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017e2:	490d      	ldr	r1, [pc, #52]	@ (8001818 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017e4:	4a0d      	ldr	r2, [pc, #52]	@ (800181c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e8:	e002      	b.n	80017f0 <LoopCopyDataInit>

080017ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ee:	3304      	adds	r3, #4

080017f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f4:	d3f9      	bcc.n	80017ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001820 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001824 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017fc:	e001      	b.n	8001802 <LoopFillZerobss>

080017fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001800:	3204      	adds	r2, #4

08001802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001804:	d3fb      	bcc.n	80017fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001806:	f005 fb8d 	bl	8006f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800180a:	f7ff fa6d 	bl	8000ce8 <main>
  bx  lr    
 800180e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001810:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001814:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001818:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800181c:	08007f04 	.word	0x08007f04
  ldr r2, =_sbss
 8001820:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001824:	200084cc 	.word	0x200084cc

08001828 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001828:	e7fe      	b.n	8001828 <ADC_IRQHandler>
	...

0800182c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001830:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <HAL_Init+0x40>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0d      	ldr	r2, [pc, #52]	@ (800186c <HAL_Init+0x40>)
 8001836:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800183a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800183c:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_Init+0x40>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a0a      	ldr	r2, [pc, #40]	@ (800186c <HAL_Init+0x40>)
 8001842:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001846:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001848:	4b08      	ldr	r3, [pc, #32]	@ (800186c <HAL_Init+0x40>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a07      	ldr	r2, [pc, #28]	@ (800186c <HAL_Init+0x40>)
 800184e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001852:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001854:	2003      	movs	r0, #3
 8001856:	f000 f8d8 	bl	8001a0a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800185a:	200f      	movs	r0, #15
 800185c:	f7ff fefe 	bl	800165c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001860:	f7ff fe30 	bl	80014c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023c00 	.word	0x40023c00

08001870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <HAL_IncTick+0x20>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <HAL_IncTick+0x24>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a04      	ldr	r2, [pc, #16]	@ (8001894 <HAL_IncTick+0x24>)
 8001882:	6013      	str	r3, [r2, #0]
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	2000002c 	.word	0x2000002c
 8001894:	200039a0 	.word	0x200039a0

08001898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return uwTick;
 800189c:	4b03      	ldr	r3, [pc, #12]	@ (80018ac <HAL_GetTick+0x14>)
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	200039a0 	.word	0x200039a0

080018b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018cc:	4013      	ands	r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e2:	4a04      	ldr	r2, [pc, #16]	@ (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	60d3      	str	r3, [r2, #12]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018fc:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <__NVIC_GetPriorityGrouping+0x18>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	f003 0307 	and.w	r3, r3, #7
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	2b00      	cmp	r3, #0
 8001924:	db0b      	blt.n	800193e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	f003 021f 	and.w	r2, r3, #31
 800192c:	4907      	ldr	r1, [pc, #28]	@ (800194c <__NVIC_EnableIRQ+0x38>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	095b      	lsrs	r3, r3, #5
 8001934:	2001      	movs	r0, #1
 8001936:	fa00 f202 	lsl.w	r2, r0, r2
 800193a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000e100 	.word	0xe000e100

08001950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	6039      	str	r1, [r7, #0]
 800195a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800195c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001960:	2b00      	cmp	r3, #0
 8001962:	db0a      	blt.n	800197a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	b2da      	uxtb	r2, r3
 8001968:	490c      	ldr	r1, [pc, #48]	@ (800199c <__NVIC_SetPriority+0x4c>)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	0112      	lsls	r2, r2, #4
 8001970:	b2d2      	uxtb	r2, r2
 8001972:	440b      	add	r3, r1
 8001974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001978:	e00a      	b.n	8001990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	b2da      	uxtb	r2, r3
 800197e:	4908      	ldr	r1, [pc, #32]	@ (80019a0 <__NVIC_SetPriority+0x50>)
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	f003 030f 	and.w	r3, r3, #15
 8001986:	3b04      	subs	r3, #4
 8001988:	0112      	lsls	r2, r2, #4
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	440b      	add	r3, r1
 800198e:	761a      	strb	r2, [r3, #24]
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000e100 	.word	0xe000e100
 80019a0:	e000ed00 	.word	0xe000ed00

080019a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b089      	sub	sp, #36	@ 0x24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	f1c3 0307 	rsb	r3, r3, #7
 80019be:	2b04      	cmp	r3, #4
 80019c0:	bf28      	it	cs
 80019c2:	2304      	movcs	r3, #4
 80019c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	3304      	adds	r3, #4
 80019ca:	2b06      	cmp	r3, #6
 80019cc:	d902      	bls.n	80019d4 <NVIC_EncodePriority+0x30>
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3b03      	subs	r3, #3
 80019d2:	e000      	b.n	80019d6 <NVIC_EncodePriority+0x32>
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d8:	f04f 32ff 	mov.w	r2, #4294967295
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43da      	mvns	r2, r3
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	401a      	ands	r2, r3
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019ec:	f04f 31ff 	mov.w	r1, #4294967295
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	fa01 f303 	lsl.w	r3, r1, r3
 80019f6:	43d9      	mvns	r1, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019fc:	4313      	orrs	r3, r2
         );
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3724      	adds	r7, #36	@ 0x24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b082      	sub	sp, #8
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff ff4c 	bl	80018b0 <__NVIC_SetPriorityGrouping>
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a32:	f7ff ff61 	bl	80018f8 <__NVIC_GetPriorityGrouping>
 8001a36:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	6978      	ldr	r0, [r7, #20]
 8001a3e:	f7ff ffb1 	bl	80019a4 <NVIC_EncodePriority>
 8001a42:	4602      	mov	r2, r0
 8001a44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ff80 	bl	8001950 <__NVIC_SetPriority>
}
 8001a50:	bf00      	nop
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff ff54 	bl	8001914 <__NVIC_EnableIRQ>
}
 8001a6c:	bf00      	nop
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a80:	f7ff ff0a 	bl	8001898 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e099      	b.n	8001bc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 0201 	bic.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ab0:	e00f      	b.n	8001ad2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ab2:	f7ff fef1 	bl	8001898 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b05      	cmp	r3, #5
 8001abe:	d908      	bls.n	8001ad2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2203      	movs	r2, #3
 8001aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e078      	b.n	8001bc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1e8      	bne.n	8001ab2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	4b38      	ldr	r3, [pc, #224]	@ (8001bcc <HAL_DMA_Init+0x158>)
 8001aec:	4013      	ands	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d107      	bne.n	8001b3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b34:	4313      	orrs	r3, r2
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f023 0307 	bic.w	r3, r3, #7
 8001b52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d117      	bne.n	8001b96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00e      	beq.n	8001b96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 fa6f 	bl	800205c <DMA_CheckFifoParam>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d008      	beq.n	8001b96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2240      	movs	r2, #64	@ 0x40
 8001b88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b92:	2301      	movs	r3, #1
 8001b94:	e016      	b.n	8001bc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 fa26 	bl	8001ff0 <DMA_CalcBaseAndBitshift>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bac:	223f      	movs	r2, #63	@ 0x3f
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	f010803f 	.word	0xf010803f

08001bd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
 8001bdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bde:	2300      	movs	r3, #0
 8001be0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_DMA_Start_IT+0x26>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e040      	b.n	8001c78 <HAL_DMA_Start_IT+0xa8>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d12f      	bne.n	8001c6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 f9b8 	bl	8001f94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c28:	223f      	movs	r2, #63	@ 0x3f
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f042 0216 	orr.w	r2, r2, #22
 8001c3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d007      	beq.n	8001c58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0208 	orr.w	r2, r2, #8
 8001c56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0201 	orr.w	r2, r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e005      	b.n	8001c76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c72:	2302      	movs	r3, #2
 8001c74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c8c:	4b8e      	ldr	r3, [pc, #568]	@ (8001ec8 <HAL_DMA_IRQHandler+0x248>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a8e      	ldr	r2, [pc, #568]	@ (8001ecc <HAL_DMA_IRQHandler+0x24c>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	0a9b      	lsrs	r3, r3, #10
 8001c98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001caa:	2208      	movs	r2, #8
 8001cac:	409a      	lsls	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d01a      	beq.n	8001cec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d013      	beq.n	8001cec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0204 	bic.w	r2, r2, #4
 8001cd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd8:	2208      	movs	r2, #8
 8001cda:	409a      	lsls	r2, r3
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce4:	f043 0201 	orr.w	r2, r3, #1
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d012      	beq.n	8001d22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d00b      	beq.n	8001d22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0e:	2201      	movs	r2, #1
 8001d10:	409a      	lsls	r2, r3
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d1a:	f043 0202 	orr.w	r2, r3, #2
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d26:	2204      	movs	r2, #4
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d012      	beq.n	8001d58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00b      	beq.n	8001d58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d44:	2204      	movs	r2, #4
 8001d46:	409a      	lsls	r2, r3
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d50:	f043 0204 	orr.w	r2, r3, #4
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	409a      	lsls	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d043      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d03c      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d7a:	2210      	movs	r2, #16
 8001d7c:	409a      	lsls	r2, r3
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d018      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d108      	bne.n	8001db0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d024      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4798      	blx	r3
 8001dae:	e01f      	b.n	8001df0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d01b      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	4798      	blx	r3
 8001dc0:	e016      	b.n	8001df0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d107      	bne.n	8001de0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0208 	bic.w	r2, r2, #8
 8001dde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df4:	2220      	movs	r2, #32
 8001df6:	409a      	lsls	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 808f 	beq.w	8001f20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0310 	and.w	r3, r3, #16
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 8087 	beq.w	8001f20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e16:	2220      	movs	r2, #32
 8001e18:	409a      	lsls	r2, r3
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b05      	cmp	r3, #5
 8001e28:	d136      	bne.n	8001e98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f022 0216 	bic.w	r2, r2, #22
 8001e38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	695a      	ldr	r2, [r3, #20]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d103      	bne.n	8001e5a <HAL_DMA_IRQHandler+0x1da>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d007      	beq.n	8001e6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0208 	bic.w	r2, r2, #8
 8001e68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6e:	223f      	movs	r2, #63	@ 0x3f
 8001e70:	409a      	lsls	r2, r3
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d07e      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	4798      	blx	r3
        }
        return;
 8001e96:	e079      	b.n	8001f8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d01d      	beq.n	8001ee2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d10d      	bne.n	8001ed0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d031      	beq.n	8001f20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	4798      	blx	r3
 8001ec4:	e02c      	b.n	8001f20 <HAL_DMA_IRQHandler+0x2a0>
 8001ec6:	bf00      	nop
 8001ec8:	20000024 	.word	0x20000024
 8001ecc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d023      	beq.n	8001f20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	4798      	blx	r3
 8001ee0:	e01e      	b.n	8001f20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d10f      	bne.n	8001f10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f022 0210 	bic.w	r2, r2, #16
 8001efe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d032      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d022      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2205      	movs	r2, #5
 8001f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 0201 	bic.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	60bb      	str	r3, [r7, #8]
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d307      	bcc.n	8001f68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f2      	bne.n	8001f4c <HAL_DMA_IRQHandler+0x2cc>
 8001f66:	e000      	b.n	8001f6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d005      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	4798      	blx	r3
 8001f8a:	e000      	b.n	8001f8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f8c:	bf00      	nop
    }
  }
}
 8001f8e:	3718      	adds	r7, #24
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
 8001fa0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001fb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	2b40      	cmp	r3, #64	@ 0x40
 8001fc0:	d108      	bne.n	8001fd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001fd2:	e007      	b.n	8001fe4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	60da      	str	r2, [r3, #12]
}
 8001fe4:	bf00      	nop
 8001fe6:	3714      	adds	r7, #20
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	3b10      	subs	r3, #16
 8002000:	4a14      	ldr	r2, [pc, #80]	@ (8002054 <DMA_CalcBaseAndBitshift+0x64>)
 8002002:	fba2 2303 	umull	r2, r3, r2, r3
 8002006:	091b      	lsrs	r3, r3, #4
 8002008:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800200a:	4a13      	ldr	r2, [pc, #76]	@ (8002058 <DMA_CalcBaseAndBitshift+0x68>)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4413      	add	r3, r2
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2b03      	cmp	r3, #3
 800201c:	d909      	bls.n	8002032 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002026:	f023 0303 	bic.w	r3, r3, #3
 800202a:	1d1a      	adds	r2, r3, #4
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002030:	e007      	b.n	8002042 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800203a:	f023 0303 	bic.w	r3, r3, #3
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002046:	4618      	mov	r0, r3
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	aaaaaaab 	.word	0xaaaaaaab
 8002058:	08007b1c 	.word	0x08007b1c

0800205c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d11f      	bne.n	80020b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	2b03      	cmp	r3, #3
 800207a:	d856      	bhi.n	800212a <DMA_CheckFifoParam+0xce>
 800207c:	a201      	add	r2, pc, #4	@ (adr r2, 8002084 <DMA_CheckFifoParam+0x28>)
 800207e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002082:	bf00      	nop
 8002084:	08002095 	.word	0x08002095
 8002088:	080020a7 	.word	0x080020a7
 800208c:	08002095 	.word	0x08002095
 8002090:	0800212b 	.word	0x0800212b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d046      	beq.n	800212e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020a4:	e043      	b.n	800212e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80020ae:	d140      	bne.n	8002132 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020b4:	e03d      	b.n	8002132 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020be:	d121      	bne.n	8002104 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d837      	bhi.n	8002136 <DMA_CheckFifoParam+0xda>
 80020c6:	a201      	add	r2, pc, #4	@ (adr r2, 80020cc <DMA_CheckFifoParam+0x70>)
 80020c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020cc:	080020dd 	.word	0x080020dd
 80020d0:	080020e3 	.word	0x080020e3
 80020d4:	080020dd 	.word	0x080020dd
 80020d8:	080020f5 	.word	0x080020f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
      break;
 80020e0:	e030      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d025      	beq.n	800213a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020f2:	e022      	b.n	800213a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80020fc:	d11f      	bne.n	800213e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002102:	e01c      	b.n	800213e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d903      	bls.n	8002112 <DMA_CheckFifoParam+0xb6>
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	2b03      	cmp	r3, #3
 800210e:	d003      	beq.n	8002118 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002110:	e018      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	73fb      	strb	r3, [r7, #15]
      break;
 8002116:	e015      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00e      	beq.n	8002142 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
      break;
 8002128:	e00b      	b.n	8002142 <DMA_CheckFifoParam+0xe6>
      break;
 800212a:	bf00      	nop
 800212c:	e00a      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      break;
 800212e:	bf00      	nop
 8002130:	e008      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      break;
 8002132:	bf00      	nop
 8002134:	e006      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      break;
 8002136:	bf00      	nop
 8002138:	e004      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      break;
 800213a:	bf00      	nop
 800213c:	e002      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      break;   
 800213e:	bf00      	nop
 8002140:	e000      	b.n	8002144 <DMA_CheckFifoParam+0xe8>
      break;
 8002142:	bf00      	nop
    }
  } 
  
  return status; 
 8002144:	7bfb      	ldrb	r3, [r7, #15]
}
 8002146:	4618      	mov	r0, r3
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop

08002154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002154:	b480      	push	{r7}
 8002156:	b089      	sub	sp, #36	@ 0x24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002166:	2300      	movs	r3, #0
 8002168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800216a:	2300      	movs	r3, #0
 800216c:	61fb      	str	r3, [r7, #28]
 800216e:	e159      	b.n	8002424 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002170:	2201      	movs	r2, #1
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	429a      	cmp	r2, r3
 800218a:	f040 8148 	bne.w	800241e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	2b01      	cmp	r3, #1
 8002198:	d005      	beq.n	80021a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d130      	bne.n	8002208 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	2203      	movs	r2, #3
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	43db      	mvns	r3, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4013      	ands	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021dc:	2201      	movs	r2, #1
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	091b      	lsrs	r3, r3, #4
 80021f2:	f003 0201 	and.w	r2, r3, #1
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 0303 	and.w	r3, r3, #3
 8002210:	2b03      	cmp	r3, #3
 8002212:	d017      	beq.n	8002244 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	2203      	movs	r2, #3
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0303 	and.w	r3, r3, #3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d123      	bne.n	8002298 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	08da      	lsrs	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3208      	adds	r2, #8
 8002258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	220f      	movs	r2, #15
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	08da      	lsrs	r2, r3, #3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	3208      	adds	r2, #8
 8002292:	69b9      	ldr	r1, [r7, #24]
 8002294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	2203      	movs	r2, #3
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 0203 	and.w	r2, r3, #3
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 80a2 	beq.w	800241e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	4b57      	ldr	r3, [pc, #348]	@ (800243c <HAL_GPIO_Init+0x2e8>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	4a56      	ldr	r2, [pc, #344]	@ (800243c <HAL_GPIO_Init+0x2e8>)
 80022e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ea:	4b54      	ldr	r3, [pc, #336]	@ (800243c <HAL_GPIO_Init+0x2e8>)
 80022ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022f6:	4a52      	ldr	r2, [pc, #328]	@ (8002440 <HAL_GPIO_Init+0x2ec>)
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	089b      	lsrs	r3, r3, #2
 80022fc:	3302      	adds	r3, #2
 80022fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	220f      	movs	r2, #15
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a49      	ldr	r2, [pc, #292]	@ (8002444 <HAL_GPIO_Init+0x2f0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d019      	beq.n	8002356 <HAL_GPIO_Init+0x202>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a48      	ldr	r2, [pc, #288]	@ (8002448 <HAL_GPIO_Init+0x2f4>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <HAL_GPIO_Init+0x1fe>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a47      	ldr	r2, [pc, #284]	@ (800244c <HAL_GPIO_Init+0x2f8>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00d      	beq.n	800234e <HAL_GPIO_Init+0x1fa>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a46      	ldr	r2, [pc, #280]	@ (8002450 <HAL_GPIO_Init+0x2fc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d007      	beq.n	800234a <HAL_GPIO_Init+0x1f6>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a45      	ldr	r2, [pc, #276]	@ (8002454 <HAL_GPIO_Init+0x300>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <HAL_GPIO_Init+0x1f2>
 8002342:	2304      	movs	r3, #4
 8002344:	e008      	b.n	8002358 <HAL_GPIO_Init+0x204>
 8002346:	2307      	movs	r3, #7
 8002348:	e006      	b.n	8002358 <HAL_GPIO_Init+0x204>
 800234a:	2303      	movs	r3, #3
 800234c:	e004      	b.n	8002358 <HAL_GPIO_Init+0x204>
 800234e:	2302      	movs	r3, #2
 8002350:	e002      	b.n	8002358 <HAL_GPIO_Init+0x204>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <HAL_GPIO_Init+0x204>
 8002356:	2300      	movs	r3, #0
 8002358:	69fa      	ldr	r2, [r7, #28]
 800235a:	f002 0203 	and.w	r2, r2, #3
 800235e:	0092      	lsls	r2, r2, #2
 8002360:	4093      	lsls	r3, r2
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002368:	4935      	ldr	r1, [pc, #212]	@ (8002440 <HAL_GPIO_Init+0x2ec>)
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	089b      	lsrs	r3, r3, #2
 800236e:	3302      	adds	r3, #2
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002376:	4b38      	ldr	r3, [pc, #224]	@ (8002458 <HAL_GPIO_Init+0x304>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800239a:	4a2f      	ldr	r2, [pc, #188]	@ (8002458 <HAL_GPIO_Init+0x304>)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002458 <HAL_GPIO_Init+0x304>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	43db      	mvns	r3, r3
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	4013      	ands	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c4:	4a24      	ldr	r2, [pc, #144]	@ (8002458 <HAL_GPIO_Init+0x304>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023ca:	4b23      	ldr	r3, [pc, #140]	@ (8002458 <HAL_GPIO_Init+0x304>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	43db      	mvns	r3, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4013      	ands	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002458 <HAL_GPIO_Init+0x304>)
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f4:	4b18      	ldr	r3, [pc, #96]	@ (8002458 <HAL_GPIO_Init+0x304>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	43db      	mvns	r3, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4013      	ands	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d003      	beq.n	8002418 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002418:	4a0f      	ldr	r2, [pc, #60]	@ (8002458 <HAL_GPIO_Init+0x304>)
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3301      	adds	r3, #1
 8002422:	61fb      	str	r3, [r7, #28]
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	2b0f      	cmp	r3, #15
 8002428:	f67f aea2 	bls.w	8002170 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	3724      	adds	r7, #36	@ 0x24
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800
 8002440:	40013800 	.word	0x40013800
 8002444:	40020000 	.word	0x40020000
 8002448:	40020400 	.word	0x40020400
 800244c:	40020800 	.word	0x40020800
 8002450:	40020c00 	.word	0x40020c00
 8002454:	40021000 	.word	0x40021000
 8002458:	40013c00 	.word	0x40013c00

0800245c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e128      	b.n	80026c0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d109      	bne.n	800248e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a90      	ldr	r2, [pc, #576]	@ (80026c8 <HAL_I2S_Init+0x26c>)
 8002486:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff f847 	bl	800151c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2202      	movs	r2, #2
 8002492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80024a4:	f023 030f 	bic.w	r3, r3, #15
 80024a8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2202      	movs	r2, #2
 80024b0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d060      	beq.n	800257c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d102      	bne.n	80024c8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80024c2:	2310      	movs	r3, #16
 80024c4:	617b      	str	r3, [r7, #20]
 80024c6:	e001      	b.n	80024cc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80024c8:	2320      	movs	r3, #32
 80024ca:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	2b20      	cmp	r3, #32
 80024d2:	d802      	bhi.n	80024da <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80024da:	2001      	movs	r0, #1
 80024dc:	f001 fabe 	bl	8003a5c <HAL_RCCEx_GetPeriphCLKFreq>
 80024e0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024ea:	d125      	bne.n	8002538 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d010      	beq.n	8002516 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80024fe:	4613      	mov	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	4413      	add	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	461a      	mov	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	695b      	ldr	r3, [r3, #20]
 800250c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002510:	3305      	adds	r3, #5
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	e01f      	b.n	8002556 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	461a      	mov	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002532:	3305      	adds	r3, #5
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	e00e      	b.n	8002556 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	461a      	mov	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002552:	3305      	adds	r3, #5
 8002554:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	4a5c      	ldr	r2, [pc, #368]	@ (80026cc <HAL_I2S_Init+0x270>)
 800255a:	fba2 2303 	umull	r2, r3, r2, r3
 800255e:	08db      	lsrs	r3, r3, #3
 8002560:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	085b      	lsrs	r3, r3, #1
 8002572:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	61bb      	str	r3, [r7, #24]
 800257a:	e003      	b.n	8002584 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800257c:	2302      	movs	r3, #2
 800257e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d902      	bls.n	8002590 <HAL_I2S_Init+0x134>
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	2bff      	cmp	r3, #255	@ 0xff
 800258e:	d907      	bls.n	80025a0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002594:	f043 0210 	orr.w	r2, r3, #16
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e08f      	b.n	80026c0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	ea42 0103 	orr.w	r1, r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	69db      	ldr	r3, [r3, #28]
 80025ba:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80025be:	f023 030f 	bic.w	r3, r3, #15
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6851      	ldr	r1, [r2, #4]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6892      	ldr	r2, [r2, #8]
 80025ca:	4311      	orrs	r1, r2
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	68d2      	ldr	r2, [r2, #12]
 80025d0:	4311      	orrs	r1, r2
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	6992      	ldr	r2, [r2, #24]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	431a      	orrs	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025e2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d161      	bne.n	80026b0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a38      	ldr	r2, [pc, #224]	@ (80026d0 <HAL_I2S_Init+0x274>)
 80025f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a37      	ldr	r2, [pc, #220]	@ (80026d4 <HAL_I2S_Init+0x278>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d101      	bne.n	8002600 <HAL_I2S_Init+0x1a4>
 80025fc:	4b36      	ldr	r3, [pc, #216]	@ (80026d8 <HAL_I2S_Init+0x27c>)
 80025fe:	e001      	b.n	8002604 <HAL_I2S_Init+0x1a8>
 8002600:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	4932      	ldr	r1, [pc, #200]	@ (80026d4 <HAL_I2S_Init+0x278>)
 800260c:	428a      	cmp	r2, r1
 800260e:	d101      	bne.n	8002614 <HAL_I2S_Init+0x1b8>
 8002610:	4a31      	ldr	r2, [pc, #196]	@ (80026d8 <HAL_I2S_Init+0x27c>)
 8002612:	e001      	b.n	8002618 <HAL_I2S_Init+0x1bc>
 8002614:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002618:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800261c:	f023 030f 	bic.w	r3, r3, #15
 8002620:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a2b      	ldr	r2, [pc, #172]	@ (80026d4 <HAL_I2S_Init+0x278>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d101      	bne.n	8002630 <HAL_I2S_Init+0x1d4>
 800262c:	4b2a      	ldr	r3, [pc, #168]	@ (80026d8 <HAL_I2S_Init+0x27c>)
 800262e:	e001      	b.n	8002634 <HAL_I2S_Init+0x1d8>
 8002630:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002634:	2202      	movs	r2, #2
 8002636:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a25      	ldr	r2, [pc, #148]	@ (80026d4 <HAL_I2S_Init+0x278>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d101      	bne.n	8002646 <HAL_I2S_Init+0x1ea>
 8002642:	4b25      	ldr	r3, [pc, #148]	@ (80026d8 <HAL_I2S_Init+0x27c>)
 8002644:	e001      	b.n	800264a <HAL_I2S_Init+0x1ee>
 8002646:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002656:	d003      	beq.n	8002660 <HAL_I2S_Init+0x204>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d103      	bne.n	8002668 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002660:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	e001      	b.n	800266c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002668:	2300      	movs	r3, #0
 800266a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002676:	4313      	orrs	r3, r2
 8002678:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002680:	4313      	orrs	r3, r2
 8002682:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800268a:	4313      	orrs	r3, r2
 800268c:	b29a      	uxth	r2, r3
 800268e:	897b      	ldrh	r3, [r7, #10]
 8002690:	4313      	orrs	r3, r2
 8002692:	b29b      	uxth	r3, r3
 8002694:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002698:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <HAL_I2S_Init+0x278>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d101      	bne.n	80026a8 <HAL_I2S_Init+0x24c>
 80026a4:	4b0c      	ldr	r3, [pc, #48]	@ (80026d8 <HAL_I2S_Init+0x27c>)
 80026a6:	e001      	b.n	80026ac <HAL_I2S_Init+0x250>
 80026a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80026ac:	897a      	ldrh	r2, [r7, #10]
 80026ae:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3720      	adds	r7, #32
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	080029c9 	.word	0x080029c9
 80026cc:	cccccccd 	.word	0xcccccccd
 80026d0:	08002add 	.word	0x08002add
 80026d4:	40003800 	.word	0x40003800
 80026d8:	40003400 	.word	0x40003400

080026dc <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	4613      	mov	r3, r2
 80026e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d002      	beq.n	80026f6 <HAL_I2S_Transmit_DMA+0x1a>
 80026f0:	88fb      	ldrh	r3, [r7, #6]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e08a      	b.n	8002810 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d001      	beq.n	800270a <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8002706:	2302      	movs	r3, #2
 8002708:	e082      	b.n	8002810 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_I2S_Transmit_DMA+0x3e>
 8002716:	2302      	movs	r3, #2
 8002718:	e07a      	b.n	8002810 <HAL_I2S_Transmit_DMA+0x134>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2203      	movs	r2, #3
 8002726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	f003 0307 	and.w	r3, r3, #7
 8002740:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	2b03      	cmp	r3, #3
 8002746:	d002      	beq.n	800274e <HAL_I2S_Transmit_DMA+0x72>
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	2b05      	cmp	r3, #5
 800274c:	d10a      	bne.n	8002764 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002762:	e005      	b.n	8002770 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	88fa      	ldrh	r2, [r7, #6]
 8002768:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	88fa      	ldrh	r2, [r7, #6]
 800276e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002774:	4a28      	ldr	r2, [pc, #160]	@ (8002818 <HAL_I2S_Transmit_DMA+0x13c>)
 8002776:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800277c:	4a27      	ldr	r2, [pc, #156]	@ (800281c <HAL_I2S_Transmit_DMA+0x140>)
 800277e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002784:	4a26      	ldr	r2, [pc, #152]	@ (8002820 <HAL_I2S_Transmit_DMA+0x144>)
 8002786:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002790:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002798:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800279e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80027a0:	f7ff fa16 	bl	8001bd0 <HAL_DMA_Start_IT>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00f      	beq.n	80027ca <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	f043 0208 	orr.w	r2, r3, #8
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e022      	b.n	8002810 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d107      	bne.n	80027f0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0202 	orr.w	r2, r2, #2
 80027ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d107      	bne.n	800280e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	69da      	ldr	r2, [r3, #28]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800280c:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3718      	adds	r7, #24
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	080028a7 	.word	0x080028a7
 800281c:	08002865 	.word	0x08002865
 8002820:	080028c3 	.word	0x080028c3

08002824 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	4798      	blx	r3
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002870:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10e      	bne.n	8002898 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 0202 	bic.w	r2, r2, #2
 8002888:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7fe fbb9 	bl	8001010 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f7fe fb83 	bl	8000fc0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80028ba:	bf00      	nop
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b084      	sub	sp, #16
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ce:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0203 	bic.w	r2, r2, #3
 80028de:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f8:	f043 0208 	orr.w	r2, r3, #8
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f7ff ffa5 	bl	8002850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b082      	sub	sp, #8
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	881a      	ldrh	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	1c9a      	adds	r2, r3, #2
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002930:	b29b      	uxth	r3, r3
 8002932:	3b01      	subs	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293e:	b29b      	uxth	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10e      	bne.n	8002962 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002952:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7fe fb57 	bl	8001010 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b082      	sub	sp, #8
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68da      	ldr	r2, [r3, #12]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297c:	b292      	uxth	r2, r2
 800297e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002984:	1c9a      	adds	r2, r3, #2
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800298e:	b29b      	uxth	r3, r3
 8002990:	3b01      	subs	r3, #1
 8002992:	b29a      	uxth	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800299c:	b29b      	uxth	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10e      	bne.n	80029c0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029b0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff ff3e 	bl	800283c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b04      	cmp	r3, #4
 80029e2:	d13a      	bne.n	8002a5a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d109      	bne.n	8002a02 <I2S_IRQHandler+0x3a>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f8:	2b40      	cmp	r3, #64	@ 0x40
 80029fa:	d102      	bne.n	8002a02 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ffb4 	bl	800296a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a08:	2b40      	cmp	r3, #64	@ 0x40
 8002a0a:	d126      	bne.n	8002a5a <I2S_IRQHandler+0x92>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b20      	cmp	r3, #32
 8002a18:	d11f      	bne.n	8002a5a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a28:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	f043 0202 	orr.w	r2, r3, #2
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff fefb 	bl	8002850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	d136      	bne.n	8002ad4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d109      	bne.n	8002a84 <I2S_IRQHandler+0xbc>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a7a:	2b80      	cmp	r3, #128	@ 0x80
 8002a7c:	d102      	bne.n	8002a84 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff ff45 	bl	800290e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b08      	cmp	r3, #8
 8002a8c:	d122      	bne.n	8002ad4 <I2S_IRQHandler+0x10c>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0320 	and.w	r3, r3, #32
 8002a98:	2b20      	cmp	r3, #32
 8002a9a:	d11b      	bne.n	8002ad4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002aaa:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002aac:	2300      	movs	r3, #0
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac6:	f043 0204 	orr.w	r2, r3, #4
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7ff febe 	bl	8002850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ad4:	bf00      	nop
 8002ad6:	3718      	adds	r7, #24
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b088      	sub	sp, #32
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a92      	ldr	r2, [pc, #584]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d101      	bne.n	8002afa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002af6:	4b92      	ldr	r3, [pc, #584]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002af8:	e001      	b.n	8002afe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002afa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a8b      	ldr	r2, [pc, #556]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d101      	bne.n	8002b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002b14:	4b8a      	ldr	r3, [pc, #552]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b16:	e001      	b.n	8002b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002b18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b28:	d004      	beq.n	8002b34 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f040 8099 	bne.w	8002c66 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d107      	bne.n	8002b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d002      	beq.n	8002b4e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 f925 	bl	8002d98 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d107      	bne.n	8002b68 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f9c8 	bl	8002ef8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b6e:	2b40      	cmp	r3, #64	@ 0x40
 8002b70:	d13a      	bne.n	8002be8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	f003 0320 	and.w	r3, r3, #32
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d035      	beq.n	8002be8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a6e      	ldr	r2, [pc, #440]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d101      	bne.n	8002b8a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002b86:	4b6e      	ldr	r3, [pc, #440]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b88:	e001      	b.n	8002b8e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002b8a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4969      	ldr	r1, [pc, #420]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b96:	428b      	cmp	r3, r1
 8002b98:	d101      	bne.n	8002b9e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002b9a:	4b69      	ldr	r3, [pc, #420]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b9c:	e001      	b.n	8002ba2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002b9e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ba2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ba6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002bb6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bda:	f043 0202 	orr.w	r2, r3, #2
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff fe34 	bl	8002850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b08      	cmp	r3, #8
 8002bf0:	f040 80c3 	bne.w	8002d7a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f003 0320 	and.w	r3, r3, #32
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80bd 	beq.w	8002d7a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c0e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a49      	ldr	r2, [pc, #292]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d101      	bne.n	8002c1e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002c1a:	4b49      	ldr	r3, [pc, #292]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c1c:	e001      	b.n	8002c22 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002c1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4944      	ldr	r1, [pc, #272]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c2a:	428b      	cmp	r3, r1
 8002c2c:	d101      	bne.n	8002c32 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002c2e:	4b44      	ldr	r3, [pc, #272]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c30:	e001      	b.n	8002c36 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002c32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c36:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c3a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	60bb      	str	r3, [r7, #8]
 8002c48:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c56:	f043 0204 	orr.w	r2, r3, #4
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7ff fdf6 	bl	8002850 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c64:	e089      	b.n	8002d7a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d107      	bne.n	8002c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d002      	beq.n	8002c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f8be 	bl	8002dfc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d107      	bne.n	8002c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f8fd 	bl	8002e94 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ca0:	2b40      	cmp	r3, #64	@ 0x40
 8002ca2:	d12f      	bne.n	8002d04 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d02a      	beq.n	8002d04 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cbc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cca:	e001      	b.n	8002cd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002ccc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4919      	ldr	r1, [pc, #100]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cd8:	428b      	cmp	r3, r1
 8002cda:	d101      	bne.n	8002ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002cdc:	4b18      	ldr	r3, [pc, #96]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cde:	e001      	b.n	8002ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002ce0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ce4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ce8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf6:	f043 0202 	orr.w	r2, r3, #2
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff fda6 	bl	8002850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d136      	bne.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	f003 0320 	and.w	r3, r3, #32
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d031      	beq.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a07      	ldr	r2, [pc, #28]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d101      	bne.n	8002d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002d22:	4b07      	ldr	r3, [pc, #28]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d24:	e001      	b.n	8002d2a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002d26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4902      	ldr	r1, [pc, #8]	@ (8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d32:	428b      	cmp	r3, r1
 8002d34:	d106      	bne.n	8002d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002d36:	4b02      	ldr	r3, [pc, #8]	@ (8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d38:	e006      	b.n	8002d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002d3a:	bf00      	nop
 8002d3c:	40003800 	.word	0x40003800
 8002d40:	40003400 	.word	0x40003400
 8002d44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d48:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d4c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d5c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f043 0204 	orr.w	r2, r3, #4
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff fd6c 	bl	8002850 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d78:	e000      	b.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d7a:	bf00      	nop
}
 8002d7c:	bf00      	nop
 8002d7e:	3720      	adds	r7, #32
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da4:	1c99      	adds	r1, r3, #2
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	6251      	str	r1, [r2, #36]	@ 0x24
 8002daa:	881a      	ldrh	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	3b01      	subs	r3, #1
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d113      	bne.n	8002df2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002dd8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d106      	bne.n	8002df2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f7ff ffc9 	bl	8002d84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
	...

08002dfc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	1c99      	adds	r1, r3, #2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6251      	str	r1, [r2, #36]	@ 0x24
 8002e0e:	8819      	ldrh	r1, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a1d      	ldr	r2, [pc, #116]	@ (8002e8c <I2SEx_TxISR_I2SExt+0x90>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d101      	bne.n	8002e1e <I2SEx_TxISR_I2SExt+0x22>
 8002e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8002e90 <I2SEx_TxISR_I2SExt+0x94>)
 8002e1c:	e001      	b.n	8002e22 <I2SEx_TxISR_I2SExt+0x26>
 8002e1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e22:	460a      	mov	r2, r1
 8002e24:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d121      	bne.n	8002e82 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a12      	ldr	r2, [pc, #72]	@ (8002e8c <I2SEx_TxISR_I2SExt+0x90>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d101      	bne.n	8002e4c <I2SEx_TxISR_I2SExt+0x50>
 8002e48:	4b11      	ldr	r3, [pc, #68]	@ (8002e90 <I2SEx_TxISR_I2SExt+0x94>)
 8002e4a:	e001      	b.n	8002e50 <I2SEx_TxISR_I2SExt+0x54>
 8002e4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	490d      	ldr	r1, [pc, #52]	@ (8002e8c <I2SEx_TxISR_I2SExt+0x90>)
 8002e58:	428b      	cmp	r3, r1
 8002e5a:	d101      	bne.n	8002e60 <I2SEx_TxISR_I2SExt+0x64>
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e90 <I2SEx_TxISR_I2SExt+0x94>)
 8002e5e:	e001      	b.n	8002e64 <I2SEx_TxISR_I2SExt+0x68>
 8002e60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e64:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e68:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d106      	bne.n	8002e82 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff ff81 	bl	8002d84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40003800 	.word	0x40003800
 8002e90:	40003400 	.word	0x40003400

08002e94 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68d8      	ldr	r0, [r3, #12]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea6:	1c99      	adds	r1, r3, #2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002eac:	b282      	uxth	r2, r0
 8002eae:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d113      	bne.n	8002ef0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ed6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff ff4a 	bl	8002d84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ef0:	bf00      	nop
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a20      	ldr	r2, [pc, #128]	@ (8002f88 <I2SEx_RxISR_I2SExt+0x90>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d101      	bne.n	8002f0e <I2SEx_RxISR_I2SExt+0x16>
 8002f0a:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <I2SEx_RxISR_I2SExt+0x94>)
 8002f0c:	e001      	b.n	8002f12 <I2SEx_RxISR_I2SExt+0x1a>
 8002f0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f12:	68d8      	ldr	r0, [r3, #12]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	1c99      	adds	r1, r3, #2
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002f1e:	b282      	uxth	r2, r0
 8002f20:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d121      	bne.n	8002f7e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a12      	ldr	r2, [pc, #72]	@ (8002f88 <I2SEx_RxISR_I2SExt+0x90>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d101      	bne.n	8002f48 <I2SEx_RxISR_I2SExt+0x50>
 8002f44:	4b11      	ldr	r3, [pc, #68]	@ (8002f8c <I2SEx_RxISR_I2SExt+0x94>)
 8002f46:	e001      	b.n	8002f4c <I2SEx_RxISR_I2SExt+0x54>
 8002f48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	490d      	ldr	r1, [pc, #52]	@ (8002f88 <I2SEx_RxISR_I2SExt+0x90>)
 8002f54:	428b      	cmp	r3, r1
 8002f56:	d101      	bne.n	8002f5c <I2SEx_RxISR_I2SExt+0x64>
 8002f58:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <I2SEx_RxISR_I2SExt+0x94>)
 8002f5a:	e001      	b.n	8002f60 <I2SEx_RxISR_I2SExt+0x68>
 8002f5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f64:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d106      	bne.n	8002f7e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7ff ff03 	bl	8002d84 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40003800 	.word	0x40003800
 8002f8c:	40003400 	.word	0x40003400

08002f90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e267      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d075      	beq.n	800309a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fae:	4b88      	ldr	r3, [pc, #544]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	d00c      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fba:	4b85      	ldr	r3, [pc, #532]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d112      	bne.n	8002fec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fc6:	4b82      	ldr	r3, [pc, #520]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fd2:	d10b      	bne.n	8002fec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd4:	4b7e      	ldr	r3, [pc, #504]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d05b      	beq.n	8003098 <HAL_RCC_OscConfig+0x108>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d157      	bne.n	8003098 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e242      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff4:	d106      	bne.n	8003004 <HAL_RCC_OscConfig+0x74>
 8002ff6:	4b76      	ldr	r3, [pc, #472]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a75      	ldr	r2, [pc, #468]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	e01d      	b.n	8003040 <HAL_RCC_OscConfig+0xb0>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800300c:	d10c      	bne.n	8003028 <HAL_RCC_OscConfig+0x98>
 800300e:	4b70      	ldr	r3, [pc, #448]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a6f      	ldr	r2, [pc, #444]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003014:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	4b6d      	ldr	r3, [pc, #436]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a6c      	ldr	r2, [pc, #432]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	e00b      	b.n	8003040 <HAL_RCC_OscConfig+0xb0>
 8003028:	4b69      	ldr	r3, [pc, #420]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a68      	ldr	r2, [pc, #416]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800302e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003032:	6013      	str	r3, [r2, #0]
 8003034:	4b66      	ldr	r3, [pc, #408]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a65      	ldr	r2, [pc, #404]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800303a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800303e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d013      	beq.n	8003070 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003048:	f7fe fc26 	bl	8001898 <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003050:	f7fe fc22 	bl	8001898 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b64      	cmp	r3, #100	@ 0x64
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e207      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	4b5b      	ldr	r3, [pc, #364]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0f0      	beq.n	8003050 <HAL_RCC_OscConfig+0xc0>
 800306e:	e014      	b.n	800309a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003070:	f7fe fc12 	bl	8001898 <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003078:	f7fe fc0e 	bl	8001898 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b64      	cmp	r3, #100	@ 0x64
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e1f3      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308a:	4b51      	ldr	r3, [pc, #324]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f0      	bne.n	8003078 <HAL_RCC_OscConfig+0xe8>
 8003096:	e000      	b.n	800309a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d063      	beq.n	800316e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030a6:	4b4a      	ldr	r3, [pc, #296]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 030c 	and.w	r3, r3, #12
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00b      	beq.n	80030ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030b2:	4b47      	ldr	r3, [pc, #284]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030ba:	2b08      	cmp	r3, #8
 80030bc:	d11c      	bne.n	80030f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030be:	4b44      	ldr	r3, [pc, #272]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d116      	bne.n	80030f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ca:	4b41      	ldr	r3, [pc, #260]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_RCC_OscConfig+0x152>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d001      	beq.n	80030e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e1c7      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e2:	4b3b      	ldr	r3, [pc, #236]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4937      	ldr	r1, [pc, #220]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f6:	e03a      	b.n	800316e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d020      	beq.n	8003142 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003100:	4b34      	ldr	r3, [pc, #208]	@ (80031d4 <HAL_RCC_OscConfig+0x244>)
 8003102:	2201      	movs	r2, #1
 8003104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003106:	f7fe fbc7 	bl	8001898 <HAL_GetTick>
 800310a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310c:	e008      	b.n	8003120 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800310e:	f7fe fbc3 	bl	8001898 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e1a8      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003120:	4b2b      	ldr	r3, [pc, #172]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d0f0      	beq.n	800310e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312c:	4b28      	ldr	r3, [pc, #160]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	4925      	ldr	r1, [pc, #148]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 800313c:	4313      	orrs	r3, r2
 800313e:	600b      	str	r3, [r1, #0]
 8003140:	e015      	b.n	800316e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003142:	4b24      	ldr	r3, [pc, #144]	@ (80031d4 <HAL_RCC_OscConfig+0x244>)
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003148:	f7fe fba6 	bl	8001898 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003150:	f7fe fba2 	bl	8001898 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e187      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003162:	4b1b      	ldr	r3, [pc, #108]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1f0      	bne.n	8003150 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d036      	beq.n	80031e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d016      	beq.n	80031b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003182:	4b15      	ldr	r3, [pc, #84]	@ (80031d8 <HAL_RCC_OscConfig+0x248>)
 8003184:	2201      	movs	r2, #1
 8003186:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003188:	f7fe fb86 	bl	8001898 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003190:	f7fe fb82 	bl	8001898 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b02      	cmp	r3, #2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e167      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a2:	4b0b      	ldr	r3, [pc, #44]	@ (80031d0 <HAL_RCC_OscConfig+0x240>)
 80031a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d0f0      	beq.n	8003190 <HAL_RCC_OscConfig+0x200>
 80031ae:	e01b      	b.n	80031e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031b0:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_OscConfig+0x248>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031b6:	f7fe fb6f 	bl	8001898 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031bc:	e00e      	b.n	80031dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031be:	f7fe fb6b 	bl	8001898 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d907      	bls.n	80031dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e150      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
 80031d0:	40023800 	.word	0x40023800
 80031d4:	42470000 	.word	0x42470000
 80031d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031dc:	4b88      	ldr	r3, [pc, #544]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80031de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1ea      	bne.n	80031be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0304 	and.w	r3, r3, #4
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 8097 	beq.w	8003324 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031f6:	2300      	movs	r3, #0
 80031f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031fa:	4b81      	ldr	r3, [pc, #516]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10f      	bne.n	8003226 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	60bb      	str	r3, [r7, #8]
 800320a:	4b7d      	ldr	r3, [pc, #500]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	4a7c      	ldr	r2, [pc, #496]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003214:	6413      	str	r3, [r2, #64]	@ 0x40
 8003216:	4b7a      	ldr	r3, [pc, #488]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800321e:	60bb      	str	r3, [r7, #8]
 8003220:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003222:	2301      	movs	r3, #1
 8003224:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003226:	4b77      	ldr	r3, [pc, #476]	@ (8003404 <HAL_RCC_OscConfig+0x474>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322e:	2b00      	cmp	r3, #0
 8003230:	d118      	bne.n	8003264 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003232:	4b74      	ldr	r3, [pc, #464]	@ (8003404 <HAL_RCC_OscConfig+0x474>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a73      	ldr	r2, [pc, #460]	@ (8003404 <HAL_RCC_OscConfig+0x474>)
 8003238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800323c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800323e:	f7fe fb2b 	bl	8001898 <HAL_GetTick>
 8003242:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003246:	f7fe fb27 	bl	8001898 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e10c      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003258:	4b6a      	ldr	r3, [pc, #424]	@ (8003404 <HAL_RCC_OscConfig+0x474>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0f0      	beq.n	8003246 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d106      	bne.n	800327a <HAL_RCC_OscConfig+0x2ea>
 800326c:	4b64      	ldr	r3, [pc, #400]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 800326e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003270:	4a63      	ldr	r2, [pc, #396]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003272:	f043 0301 	orr.w	r3, r3, #1
 8003276:	6713      	str	r3, [r2, #112]	@ 0x70
 8003278:	e01c      	b.n	80032b4 <HAL_RCC_OscConfig+0x324>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	2b05      	cmp	r3, #5
 8003280:	d10c      	bne.n	800329c <HAL_RCC_OscConfig+0x30c>
 8003282:	4b5f      	ldr	r3, [pc, #380]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003286:	4a5e      	ldr	r2, [pc, #376]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003288:	f043 0304 	orr.w	r3, r3, #4
 800328c:	6713      	str	r3, [r2, #112]	@ 0x70
 800328e:	4b5c      	ldr	r3, [pc, #368]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003292:	4a5b      	ldr	r2, [pc, #364]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003294:	f043 0301 	orr.w	r3, r3, #1
 8003298:	6713      	str	r3, [r2, #112]	@ 0x70
 800329a:	e00b      	b.n	80032b4 <HAL_RCC_OscConfig+0x324>
 800329c:	4b58      	ldr	r3, [pc, #352]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 800329e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a0:	4a57      	ldr	r2, [pc, #348]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80032a2:	f023 0301 	bic.w	r3, r3, #1
 80032a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a8:	4b55      	ldr	r3, [pc, #340]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80032aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ac:	4a54      	ldr	r2, [pc, #336]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80032ae:	f023 0304 	bic.w	r3, r3, #4
 80032b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d015      	beq.n	80032e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032bc:	f7fe faec 	bl	8001898 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c2:	e00a      	b.n	80032da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c4:	f7fe fae8 	bl	8001898 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e0cb      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032da:	4b49      	ldr	r3, [pc, #292]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80032dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0ee      	beq.n	80032c4 <HAL_RCC_OscConfig+0x334>
 80032e6:	e014      	b.n	8003312 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e8:	f7fe fad6 	bl	8001898 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ee:	e00a      	b.n	8003306 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f0:	f7fe fad2 	bl	8001898 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032fe:	4293      	cmp	r3, r2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e0b5      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003306:	4b3e      	ldr	r3, [pc, #248]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1ee      	bne.n	80032f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003312:	7dfb      	ldrb	r3, [r7, #23]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d105      	bne.n	8003324 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003318:	4b39      	ldr	r3, [pc, #228]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 800331a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331c:	4a38      	ldr	r2, [pc, #224]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 800331e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003322:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 80a1 	beq.w	8003470 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800332e:	4b34      	ldr	r3, [pc, #208]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 030c 	and.w	r3, r3, #12
 8003336:	2b08      	cmp	r3, #8
 8003338:	d05c      	beq.n	80033f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d141      	bne.n	80033c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003342:	4b31      	ldr	r3, [pc, #196]	@ (8003408 <HAL_RCC_OscConfig+0x478>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003348:	f7fe faa6 	bl	8001898 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003350:	f7fe faa2 	bl	8001898 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e087      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003362:	4b27      	ldr	r3, [pc, #156]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69da      	ldr	r2, [r3, #28]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	019b      	lsls	r3, r3, #6
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003384:	085b      	lsrs	r3, r3, #1
 8003386:	3b01      	subs	r3, #1
 8003388:	041b      	lsls	r3, r3, #16
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	061b      	lsls	r3, r3, #24
 8003392:	491b      	ldr	r1, [pc, #108]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 8003394:	4313      	orrs	r3, r2
 8003396:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003398:	4b1b      	ldr	r3, [pc, #108]	@ (8003408 <HAL_RCC_OscConfig+0x478>)
 800339a:	2201      	movs	r2, #1
 800339c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339e:	f7fe fa7b 	bl	8001898 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a4:	e008      	b.n	80033b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a6:	f7fe fa77 	bl	8001898 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e05c      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b8:	4b11      	ldr	r3, [pc, #68]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d0f0      	beq.n	80033a6 <HAL_RCC_OscConfig+0x416>
 80033c4:	e054      	b.n	8003470 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c6:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <HAL_RCC_OscConfig+0x478>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033cc:	f7fe fa64 	bl	8001898 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d4:	f7fe fa60 	bl	8001898 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e045      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e6:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_OscConfig+0x470>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x444>
 80033f2:	e03d      	b.n	8003470 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d107      	bne.n	800340c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e038      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
 8003400:	40023800 	.word	0x40023800
 8003404:	40007000 	.word	0x40007000
 8003408:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800340c:	4b1b      	ldr	r3, [pc, #108]	@ (800347c <HAL_RCC_OscConfig+0x4ec>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d028      	beq.n	800346c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003424:	429a      	cmp	r2, r3
 8003426:	d121      	bne.n	800346c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003432:	429a      	cmp	r2, r3
 8003434:	d11a      	bne.n	800346c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800343c:	4013      	ands	r3, r2
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003442:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003444:	4293      	cmp	r3, r2
 8003446:	d111      	bne.n	800346c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	085b      	lsrs	r3, r3, #1
 8003454:	3b01      	subs	r3, #1
 8003456:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d107      	bne.n	800346c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003468:	429a      	cmp	r2, r3
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40023800 	.word	0x40023800

08003480 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0cc      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003494:	4b68      	ldr	r3, [pc, #416]	@ (8003638 <HAL_RCC_ClockConfig+0x1b8>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d90c      	bls.n	80034bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a2:	4b65      	ldr	r3, [pc, #404]	@ (8003638 <HAL_RCC_ClockConfig+0x1b8>)
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	b2d2      	uxtb	r2, r2
 80034a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034aa:	4b63      	ldr	r3, [pc, #396]	@ (8003638 <HAL_RCC_ClockConfig+0x1b8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0b8      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d020      	beq.n	800350a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034d4:	4b59      	ldr	r3, [pc, #356]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	4a58      	ldr	r2, [pc, #352]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034ec:	4b53      	ldr	r3, [pc, #332]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	4a52      	ldr	r2, [pc, #328]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f8:	4b50      	ldr	r3, [pc, #320]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	494d      	ldr	r1, [pc, #308]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	4313      	orrs	r3, r2
 8003508:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b00      	cmp	r3, #0
 8003514:	d044      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d107      	bne.n	800352e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351e:	4b47      	ldr	r3, [pc, #284]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d119      	bne.n	800355e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e07f      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d003      	beq.n	800353e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800353a:	2b03      	cmp	r3, #3
 800353c:	d107      	bne.n	800354e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800353e:	4b3f      	ldr	r3, [pc, #252]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d109      	bne.n	800355e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e06f      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354e:	4b3b      	ldr	r3, [pc, #236]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e067      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800355e:	4b37      	ldr	r3, [pc, #220]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f023 0203 	bic.w	r2, r3, #3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	4934      	ldr	r1, [pc, #208]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 800356c:	4313      	orrs	r3, r2
 800356e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003570:	f7fe f992 	bl	8001898 <HAL_GetTick>
 8003574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003576:	e00a      	b.n	800358e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003578:	f7fe f98e 	bl	8001898 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003586:	4293      	cmp	r3, r2
 8003588:	d901      	bls.n	800358e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e04f      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358e:	4b2b      	ldr	r3, [pc, #172]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 020c 	and.w	r2, r3, #12
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	429a      	cmp	r2, r3
 800359e:	d1eb      	bne.n	8003578 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035a0:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <HAL_RCC_ClockConfig+0x1b8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d20c      	bcs.n	80035c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ae:	4b22      	ldr	r3, [pc, #136]	@ (8003638 <HAL_RCC_ClockConfig+0x1b8>)
 80035b0:	683a      	ldr	r2, [r7, #0]
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b6:	4b20      	ldr	r3, [pc, #128]	@ (8003638 <HAL_RCC_ClockConfig+0x1b8>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d001      	beq.n	80035c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e032      	b.n	800362e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d008      	beq.n	80035e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d4:	4b19      	ldr	r3, [pc, #100]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	4916      	ldr	r1, [pc, #88]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d009      	beq.n	8003606 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035f2:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	490e      	ldr	r1, [pc, #56]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	4313      	orrs	r3, r2
 8003604:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003606:	f000 f821 	bl	800364c <HAL_RCC_GetSysClockFreq>
 800360a:	4602      	mov	r2, r0
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	490a      	ldr	r1, [pc, #40]	@ (8003640 <HAL_RCC_ClockConfig+0x1c0>)
 8003618:	5ccb      	ldrb	r3, [r1, r3]
 800361a:	fa22 f303 	lsr.w	r3, r2, r3
 800361e:	4a09      	ldr	r2, [pc, #36]	@ (8003644 <HAL_RCC_ClockConfig+0x1c4>)
 8003620:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003622:	4b09      	ldr	r3, [pc, #36]	@ (8003648 <HAL_RCC_ClockConfig+0x1c8>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe f818 	bl	800165c <HAL_InitTick>

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40023c00 	.word	0x40023c00
 800363c:	40023800 	.word	0x40023800
 8003640:	08007b04 	.word	0x08007b04
 8003644:	20000024 	.word	0x20000024
 8003648:	20000028 	.word	0x20000028

0800364c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800364c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003650:	b090      	sub	sp, #64	@ 0x40
 8003652:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003664:	4b59      	ldr	r3, [pc, #356]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 030c 	and.w	r3, r3, #12
 800366c:	2b08      	cmp	r3, #8
 800366e:	d00d      	beq.n	800368c <HAL_RCC_GetSysClockFreq+0x40>
 8003670:	2b08      	cmp	r3, #8
 8003672:	f200 80a1 	bhi.w	80037b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <HAL_RCC_GetSysClockFreq+0x34>
 800367a:	2b04      	cmp	r3, #4
 800367c:	d003      	beq.n	8003686 <HAL_RCC_GetSysClockFreq+0x3a>
 800367e:	e09b      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003680:	4b53      	ldr	r3, [pc, #332]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003682:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003684:	e09b      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003686:	4b53      	ldr	r3, [pc, #332]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003688:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800368a:	e098      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800368c:	4b4f      	ldr	r3, [pc, #316]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x180>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003694:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003696:	4b4d      	ldr	r3, [pc, #308]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d028      	beq.n	80036f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a2:	4b4a      	ldr	r3, [pc, #296]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x180>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	099b      	lsrs	r3, r3, #6
 80036a8:	2200      	movs	r2, #0
 80036aa:	623b      	str	r3, [r7, #32]
 80036ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036b4:	2100      	movs	r1, #0
 80036b6:	4b47      	ldr	r3, [pc, #284]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80036b8:	fb03 f201 	mul.w	r2, r3, r1
 80036bc:	2300      	movs	r3, #0
 80036be:	fb00 f303 	mul.w	r3, r0, r3
 80036c2:	4413      	add	r3, r2
 80036c4:	4a43      	ldr	r2, [pc, #268]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80036c6:	fba0 1202 	umull	r1, r2, r0, r2
 80036ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036cc:	460a      	mov	r2, r1
 80036ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80036d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036d2:	4413      	add	r3, r2
 80036d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036d8:	2200      	movs	r2, #0
 80036da:	61bb      	str	r3, [r7, #24]
 80036dc:	61fa      	str	r2, [r7, #28]
 80036de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80036e6:	f7fd f969 	bl	80009bc <__aeabi_uldivmod>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	4613      	mov	r3, r2
 80036f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036f2:	e053      	b.n	800379c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f4:	4b35      	ldr	r3, [pc, #212]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x180>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	099b      	lsrs	r3, r3, #6
 80036fa:	2200      	movs	r2, #0
 80036fc:	613b      	str	r3, [r7, #16]
 80036fe:	617a      	str	r2, [r7, #20]
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003706:	f04f 0b00 	mov.w	fp, #0
 800370a:	4652      	mov	r2, sl
 800370c:	465b      	mov	r3, fp
 800370e:	f04f 0000 	mov.w	r0, #0
 8003712:	f04f 0100 	mov.w	r1, #0
 8003716:	0159      	lsls	r1, r3, #5
 8003718:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800371c:	0150      	lsls	r0, r2, #5
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	ebb2 080a 	subs.w	r8, r2, sl
 8003726:	eb63 090b 	sbc.w	r9, r3, fp
 800372a:	f04f 0200 	mov.w	r2, #0
 800372e:	f04f 0300 	mov.w	r3, #0
 8003732:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003736:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800373a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800373e:	ebb2 0408 	subs.w	r4, r2, r8
 8003742:	eb63 0509 	sbc.w	r5, r3, r9
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	00eb      	lsls	r3, r5, #3
 8003750:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003754:	00e2      	lsls	r2, r4, #3
 8003756:	4614      	mov	r4, r2
 8003758:	461d      	mov	r5, r3
 800375a:	eb14 030a 	adds.w	r3, r4, sl
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	eb45 030b 	adc.w	r3, r5, fp
 8003764:	607b      	str	r3, [r7, #4]
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003772:	4629      	mov	r1, r5
 8003774:	028b      	lsls	r3, r1, #10
 8003776:	4621      	mov	r1, r4
 8003778:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800377c:	4621      	mov	r1, r4
 800377e:	028a      	lsls	r2, r1, #10
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003786:	2200      	movs	r2, #0
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	60fa      	str	r2, [r7, #12]
 800378c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003790:	f7fd f914 	bl	80009bc <__aeabi_uldivmod>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4613      	mov	r3, r2
 800379a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800379c:	4b0b      	ldr	r3, [pc, #44]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x180>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	0c1b      	lsrs	r3, r3, #16
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	3301      	adds	r3, #1
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80037ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037b6:	e002      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4b05      	ldr	r3, [pc, #20]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80037ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3740      	adds	r7, #64	@ 0x40
 80037c4:	46bd      	mov	sp, r7
 80037c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037ca:	bf00      	nop
 80037cc:	40023800 	.word	0x40023800
 80037d0:	00f42400 	.word	0x00f42400
 80037d4:	017d7840 	.word	0x017d7840

080037d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037dc:	4b03      	ldr	r3, [pc, #12]	@ (80037ec <HAL_RCC_GetHCLKFreq+0x14>)
 80037de:	681b      	ldr	r3, [r3, #0]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	20000024 	.word	0x20000024

080037f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037f4:	f7ff fff0 	bl	80037d8 <HAL_RCC_GetHCLKFreq>
 80037f8:	4602      	mov	r2, r0
 80037fa:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	0b5b      	lsrs	r3, r3, #13
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	4903      	ldr	r1, [pc, #12]	@ (8003814 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003806:	5ccb      	ldrb	r3, [r1, r3]
 8003808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800380c:	4618      	mov	r0, r3
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40023800 	.word	0x40023800
 8003814:	08007b14 	.word	0x08007b14

08003818 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	220f      	movs	r2, #15
 8003826:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003828:	4b12      	ldr	r3, [pc, #72]	@ (8003874 <HAL_RCC_GetClockConfig+0x5c>)
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f003 0203 	and.w	r2, r3, #3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003834:	4b0f      	ldr	r3, [pc, #60]	@ (8003874 <HAL_RCC_GetClockConfig+0x5c>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003840:	4b0c      	ldr	r3, [pc, #48]	@ (8003874 <HAL_RCC_GetClockConfig+0x5c>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800384c:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_GetClockConfig+0x5c>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	08db      	lsrs	r3, r3, #3
 8003852:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800385a:	4b07      	ldr	r3, [pc, #28]	@ (8003878 <HAL_RCC_GetClockConfig+0x60>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0207 	and.w	r2, r3, #7
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	601a      	str	r2, [r3, #0]
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800
 8003878:	40023c00 	.word	0x40023c00

0800387c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003888:	2300      	movs	r3, #0
 800388a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b00      	cmp	r3, #0
 8003896:	d105      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d038      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038a4:	4b68      	ldr	r3, [pc, #416]	@ (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038aa:	f7fd fff5 	bl	8001898 <HAL_GetTick>
 80038ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038b0:	e008      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038b2:	f7fd fff1 	bl	8001898 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e0bd      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038c4:	4b61      	ldr	r3, [pc, #388]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f0      	bne.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	019b      	lsls	r3, r3, #6
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	071b      	lsls	r3, r3, #28
 80038e2:	495a      	ldr	r1, [pc, #360]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038ea:	4b57      	ldr	r3, [pc, #348]	@ (8003a48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038ec:	2201      	movs	r2, #1
 80038ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038f0:	f7fd ffd2 	bl	8001898 <HAL_GetTick>
 80038f4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038f6:	e008      	b.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038f8:	f7fd ffce 	bl	8001898 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e09a      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800390a:	4b50      	ldr	r3, [pc, #320]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8083 	beq.w	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003924:	2300      	movs	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]
 8003928:	4b48      	ldr	r3, [pc, #288]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	4a47      	ldr	r2, [pc, #284]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800392e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003932:	6413      	str	r3, [r2, #64]	@ 0x40
 8003934:	4b45      	ldr	r3, [pc, #276]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003938:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003940:	4b43      	ldr	r3, [pc, #268]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a42      	ldr	r2, [pc, #264]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800394a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800394c:	f7fd ffa4 	bl	8001898 <HAL_GetTick>
 8003950:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003954:	f7fd ffa0 	bl	8001898 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e06c      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003966:	4b3a      	ldr	r3, [pc, #232]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396e:	2b00      	cmp	r3, #0
 8003970:	d0f0      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003972:	4b36      	ldr	r3, [pc, #216]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003976:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800397a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d02f      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	429a      	cmp	r2, r3
 800398e:	d028      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003990:	4b2e      	ldr	r3, [pc, #184]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003994:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003998:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800399a:	4b2e      	ldr	r3, [pc, #184]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800399c:	2201      	movs	r2, #1
 800399e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80039a6:	4a29      	ldr	r2, [pc, #164]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039ac:	4b27      	ldr	r3, [pc, #156]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d114      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80039b8:	f7fd ff6e 	bl	8001898 <HAL_GetTick>
 80039bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039be:	e00a      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039c0:	f7fd ff6a 	bl	8001898 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e034      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039d6:	4b1d      	ldr	r3, [pc, #116]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0ee      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039ee:	d10d      	bne.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x190>
 80039f0:	4b16      	ldr	r3, [pc, #88]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a04:	4911      	ldr	r1, [pc, #68]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	608b      	str	r3, [r1, #8]
 8003a0a:	e005      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	4a0e      	ldr	r2, [pc, #56]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a12:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a16:	6093      	str	r3, [r2, #8]
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a1a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a24:	4909      	ldr	r1, [pc, #36]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	7d1a      	ldrb	r2, [r3, #20]
 8003a3a:	4b07      	ldr	r3, [pc, #28]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003a3c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3718      	adds	r7, #24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	42470068 	.word	0x42470068
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	40007000 	.word	0x40007000
 8003a54:	42470e40 	.word	0x42470e40
 8003a58:	424711e0 	.word	0x424711e0

08003a5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d141      	bne.n	8003afe <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003a7a:	4b25      	ldr	r3, [pc, #148]	@ (8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a82:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d006      	beq.n	8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a90:	d131      	bne.n	8003af6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003a92:	4b20      	ldr	r3, [pc, #128]	@ (8003b14 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003a94:	617b      	str	r3, [r7, #20]
          break;
 8003a96:	e031      	b.n	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003a98:	4b1d      	ldr	r3, [pc, #116]	@ (8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003aa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003aa4:	d109      	bne.n	8003aba <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003aa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ab0:	4a19      	ldr	r2, [pc, #100]	@ (8003b18 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab6:	613b      	str	r3, [r7, #16]
 8003ab8:	e008      	b.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003aba:	4b15      	ldr	r3, [pc, #84]	@ (8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003abc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ac4:	4a15      	ldr	r2, [pc, #84]	@ (8003b1c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003acc:	4b10      	ldr	r3, [pc, #64]	@ (8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ad2:	099b      	lsrs	r3, r3, #6
 8003ad4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	fb02 f303 	mul.w	r3, r2, r3
 8003ade:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ae6:	0f1b      	lsrs	r3, r3, #28
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af2:	617b      	str	r3, [r7, #20]
          break;
 8003af4:	e002      	b.n	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
          break;
 8003afa:	bf00      	nop
        }
      }
      break;
 8003afc:	e000      	b.n	8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8003afe:	bf00      	nop
    }
  }
  return frequency;
 8003b00:	697b      	ldr	r3, [r7, #20]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	371c      	adds	r7, #28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	40023800 	.word	0x40023800
 8003b14:	00bb8000 	.word	0x00bb8000
 8003b18:	017d7840 	.word	0x017d7840
 8003b1c:	00f42400 	.word	0x00f42400

08003b20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e041      	b.n	8003bb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d106      	bne.n	8003b4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f839 	bl	8003bbe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4610      	mov	r0, r2
 8003b60:	f000 f9b2 	bl	8003ec8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
	...

08003bd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d001      	beq.n	8003bec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e044      	b.n	8003c76 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68da      	ldr	r2, [r3, #12]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a1e      	ldr	r2, [pc, #120]	@ (8003c84 <HAL_TIM_Base_Start_IT+0xb0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d018      	beq.n	8003c40 <HAL_TIM_Base_Start_IT+0x6c>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c16:	d013      	beq.n	8003c40 <HAL_TIM_Base_Start_IT+0x6c>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8003c88 <HAL_TIM_Base_Start_IT+0xb4>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d00e      	beq.n	8003c40 <HAL_TIM_Base_Start_IT+0x6c>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a19      	ldr	r2, [pc, #100]	@ (8003c8c <HAL_TIM_Base_Start_IT+0xb8>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d009      	beq.n	8003c40 <HAL_TIM_Base_Start_IT+0x6c>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a17      	ldr	r2, [pc, #92]	@ (8003c90 <HAL_TIM_Base_Start_IT+0xbc>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d004      	beq.n	8003c40 <HAL_TIM_Base_Start_IT+0x6c>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a16      	ldr	r2, [pc, #88]	@ (8003c94 <HAL_TIM_Base_Start_IT+0xc0>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d111      	bne.n	8003c64 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0307 	and.w	r3, r3, #7
 8003c4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b06      	cmp	r3, #6
 8003c50:	d010      	beq.n	8003c74 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f042 0201 	orr.w	r2, r2, #1
 8003c60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c62:	e007      	b.n	8003c74 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 0201 	orr.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	40010000 	.word	0x40010000
 8003c88:	40000400 	.word	0x40000400
 8003c8c:	40000800 	.word	0x40000800
 8003c90:	40000c00 	.word	0x40000c00
 8003c94:	40014000 	.word	0x40014000

08003c98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d020      	beq.n	8003cfc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d01b      	beq.n	8003cfc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f06f 0202 	mvn.w	r2, #2
 8003ccc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f8d2 	bl	8003e8c <HAL_TIM_IC_CaptureCallback>
 8003ce8:	e005      	b.n	8003cf6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 f8c4 	bl	8003e78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 f8d5 	bl	8003ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f003 0304 	and.w	r3, r3, #4
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d020      	beq.n	8003d48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d01b      	beq.n	8003d48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f06f 0204 	mvn.w	r2, #4
 8003d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f8ac 	bl	8003e8c <HAL_TIM_IC_CaptureCallback>
 8003d34:	e005      	b.n	8003d42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f89e 	bl	8003e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 f8af 	bl	8003ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d020      	beq.n	8003d94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f003 0308 	and.w	r3, r3, #8
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d01b      	beq.n	8003d94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f06f 0208 	mvn.w	r2, #8
 8003d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2204      	movs	r2, #4
 8003d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f003 0303 	and.w	r3, r3, #3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 f886 	bl	8003e8c <HAL_TIM_IC_CaptureCallback>
 8003d80:	e005      	b.n	8003d8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 f878 	bl	8003e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 f889 	bl	8003ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	f003 0310 	and.w	r3, r3, #16
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d020      	beq.n	8003de0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f003 0310 	and.w	r3, r3, #16
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d01b      	beq.n	8003de0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f06f 0210 	mvn.w	r2, #16
 8003db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2208      	movs	r2, #8
 8003db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f860 	bl	8003e8c <HAL_TIM_IC_CaptureCallback>
 8003dcc:	e005      	b.n	8003dda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f852 	bl	8003e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 f863 	bl	8003ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00c      	beq.n	8003e04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f06f 0201 	mvn.w	r2, #1
 8003dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fd f88e 	bl	8000f20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d007      	beq.n	8003e28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f8e0 	bl	8003fe8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00c      	beq.n	8003e4c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d007      	beq.n	8003e4c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f834 	bl	8003eb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00c      	beq.n	8003e70 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f003 0320 	and.w	r3, r3, #32
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f06f 0220 	mvn.w	r2, #32
 8003e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f8b2 	bl	8003fd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e70:	bf00      	nop
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a37      	ldr	r2, [pc, #220]	@ (8003fb8 <TIM_Base_SetConfig+0xf0>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00f      	beq.n	8003f00 <TIM_Base_SetConfig+0x38>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ee6:	d00b      	beq.n	8003f00 <TIM_Base_SetConfig+0x38>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a34      	ldr	r2, [pc, #208]	@ (8003fbc <TIM_Base_SetConfig+0xf4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d007      	beq.n	8003f00 <TIM_Base_SetConfig+0x38>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a33      	ldr	r2, [pc, #204]	@ (8003fc0 <TIM_Base_SetConfig+0xf8>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d003      	beq.n	8003f00 <TIM_Base_SetConfig+0x38>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a32      	ldr	r2, [pc, #200]	@ (8003fc4 <TIM_Base_SetConfig+0xfc>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d108      	bne.n	8003f12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a28      	ldr	r2, [pc, #160]	@ (8003fb8 <TIM_Base_SetConfig+0xf0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d01b      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f20:	d017      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a25      	ldr	r2, [pc, #148]	@ (8003fbc <TIM_Base_SetConfig+0xf4>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d013      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a24      	ldr	r2, [pc, #144]	@ (8003fc0 <TIM_Base_SetConfig+0xf8>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00f      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a23      	ldr	r2, [pc, #140]	@ (8003fc4 <TIM_Base_SetConfig+0xfc>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d00b      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a22      	ldr	r2, [pc, #136]	@ (8003fc8 <TIM_Base_SetConfig+0x100>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d007      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a21      	ldr	r2, [pc, #132]	@ (8003fcc <TIM_Base_SetConfig+0x104>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d003      	beq.n	8003f52 <TIM_Base_SetConfig+0x8a>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a20      	ldr	r2, [pc, #128]	@ (8003fd0 <TIM_Base_SetConfig+0x108>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d108      	bne.n	8003f64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a0c      	ldr	r2, [pc, #48]	@ (8003fb8 <TIM_Base_SetConfig+0xf0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d103      	bne.n	8003f92 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	691a      	ldr	r2, [r3, #16]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f043 0204 	orr.w	r2, r3, #4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	601a      	str	r2, [r3, #0]
}
 8003faa:	bf00      	nop
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	40000400 	.word	0x40000400
 8003fc0:	40000800 	.word	0x40000800
 8003fc4:	40000c00 	.word	0x40000c00
 8003fc8:	40014000 	.word	0x40014000
 8003fcc:	40014400 	.word	0x40014400
 8003fd0:	40014800 	.word	0x40014800

08003fd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <__NVIC_SetPriority>:
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	6039      	str	r1, [r7, #0]
 8004006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400c:	2b00      	cmp	r3, #0
 800400e:	db0a      	blt.n	8004026 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	b2da      	uxtb	r2, r3
 8004014:	490c      	ldr	r1, [pc, #48]	@ (8004048 <__NVIC_SetPriority+0x4c>)
 8004016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401a:	0112      	lsls	r2, r2, #4
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	440b      	add	r3, r1
 8004020:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004024:	e00a      	b.n	800403c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	b2da      	uxtb	r2, r3
 800402a:	4908      	ldr	r1, [pc, #32]	@ (800404c <__NVIC_SetPriority+0x50>)
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	f003 030f 	and.w	r3, r3, #15
 8004032:	3b04      	subs	r3, #4
 8004034:	0112      	lsls	r2, r2, #4
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	440b      	add	r3, r1
 800403a:	761a      	strb	r2, [r3, #24]
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	e000e100 	.word	0xe000e100
 800404c:	e000ed00 	.word	0xe000ed00

08004050 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004054:	4b05      	ldr	r3, [pc, #20]	@ (800406c <SysTick_Handler+0x1c>)
 8004056:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004058:	f001 fd3a 	bl	8005ad0 <xTaskGetSchedulerState>
 800405c:	4603      	mov	r3, r0
 800405e:	2b01      	cmp	r3, #1
 8004060:	d001      	beq.n	8004066 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004062:	f002 fc79 	bl	8006958 <xPortSysTickHandler>
  }
}
 8004066:	bf00      	nop
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	e000e010 	.word	0xe000e010

08004070 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004074:	2100      	movs	r1, #0
 8004076:	f06f 0004 	mvn.w	r0, #4
 800407a:	f7ff ffbf 	bl	8003ffc <__NVIC_SetPriority>
#endif
}
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800408a:	f3ef 8305 	mrs	r3, IPSR
 800408e:	603b      	str	r3, [r7, #0]
  return(result);
 8004090:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004096:	f06f 0305 	mvn.w	r3, #5
 800409a:	607b      	str	r3, [r7, #4]
 800409c:	e00c      	b.n	80040b8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800409e:	4b0a      	ldr	r3, [pc, #40]	@ (80040c8 <osKernelInitialize+0x44>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d105      	bne.n	80040b2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80040a6:	4b08      	ldr	r3, [pc, #32]	@ (80040c8 <osKernelInitialize+0x44>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	607b      	str	r3, [r7, #4]
 80040b0:	e002      	b.n	80040b8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80040b2:	f04f 33ff 	mov.w	r3, #4294967295
 80040b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80040b8:	687b      	ldr	r3, [r7, #4]
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	200039a4 	.word	0x200039a4

080040cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040d2:	f3ef 8305 	mrs	r3, IPSR
 80040d6:	603b      	str	r3, [r7, #0]
  return(result);
 80040d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80040de:	f06f 0305 	mvn.w	r3, #5
 80040e2:	607b      	str	r3, [r7, #4]
 80040e4:	e010      	b.n	8004108 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80040e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004114 <osKernelStart+0x48>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d109      	bne.n	8004102 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80040ee:	f7ff ffbf 	bl	8004070 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80040f2:	4b08      	ldr	r3, [pc, #32]	@ (8004114 <osKernelStart+0x48>)
 80040f4:	2202      	movs	r2, #2
 80040f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80040f8:	f001 f876 	bl	80051e8 <vTaskStartScheduler>
      stat = osOK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	607b      	str	r3, [r7, #4]
 8004100:	e002      	b.n	8004108 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004102:	f04f 33ff 	mov.w	r3, #4294967295
 8004106:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004108:	687b      	ldr	r3, [r7, #4]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	200039a4 	.word	0x200039a4

08004118 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004118:	b580      	push	{r7, lr}
 800411a:	b08e      	sub	sp, #56	@ 0x38
 800411c:	af04      	add	r7, sp, #16
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004124:	2300      	movs	r3, #0
 8004126:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004128:	f3ef 8305 	mrs	r3, IPSR
 800412c:	617b      	str	r3, [r7, #20]
  return(result);
 800412e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004130:	2b00      	cmp	r3, #0
 8004132:	d17e      	bne.n	8004232 <osThreadNew+0x11a>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d07b      	beq.n	8004232 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800413a:	2380      	movs	r3, #128	@ 0x80
 800413c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800413e:	2318      	movs	r3, #24
 8004140:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004142:	2300      	movs	r3, #0
 8004144:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004146:	f04f 33ff 	mov.w	r3, #4294967295
 800414a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d045      	beq.n	80041de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d002      	beq.n	8004160 <osThreadNew+0x48>
        name = attr->name;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <osThreadNew+0x6e>
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	2b38      	cmp	r3, #56	@ 0x38
 8004178:	d805      	bhi.n	8004186 <osThreadNew+0x6e>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <osThreadNew+0x72>
        return (NULL);
 8004186:	2300      	movs	r3, #0
 8004188:	e054      	b.n	8004234 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	089b      	lsrs	r3, r3, #2
 8004198:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00e      	beq.n	80041c0 <osThreadNew+0xa8>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	2ba7      	cmp	r3, #167	@ 0xa7
 80041a8:	d90a      	bls.n	80041c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d006      	beq.n	80041c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d002      	beq.n	80041c0 <osThreadNew+0xa8>
        mem = 1;
 80041ba:	2301      	movs	r3, #1
 80041bc:	61bb      	str	r3, [r7, #24]
 80041be:	e010      	b.n	80041e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10c      	bne.n	80041e2 <osThreadNew+0xca>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d108      	bne.n	80041e2 <osThreadNew+0xca>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d104      	bne.n	80041e2 <osThreadNew+0xca>
          mem = 0;
 80041d8:	2300      	movs	r3, #0
 80041da:	61bb      	str	r3, [r7, #24]
 80041dc:	e001      	b.n	80041e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d110      	bne.n	800420a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041f0:	9202      	str	r2, [sp, #8]
 80041f2:	9301      	str	r3, [sp, #4]
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	6a3a      	ldr	r2, [r7, #32]
 80041fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f000 fdfe 	bl	8004e00 <xTaskCreateStatic>
 8004204:	4603      	mov	r3, r0
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	e013      	b.n	8004232 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d110      	bne.n	8004232 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004210:	6a3b      	ldr	r3, [r7, #32]
 8004212:	b29a      	uxth	r2, r3
 8004214:	f107 0310 	add.w	r3, r7, #16
 8004218:	9301      	str	r3, [sp, #4]
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f000 fe4c 	bl	8004ec0 <xTaskCreate>
 8004228:	4603      	mov	r3, r0
 800422a:	2b01      	cmp	r3, #1
 800422c:	d001      	beq.n	8004232 <osThreadNew+0x11a>
            hTask = NULL;
 800422e:	2300      	movs	r3, #0
 8004230:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004232:	693b      	ldr	r3, [r7, #16]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3728      	adds	r7, #40	@ 0x28
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4a07      	ldr	r2, [pc, #28]	@ (8004268 <vApplicationGetIdleTaskMemory+0x2c>)
 800424c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	4a06      	ldr	r2, [pc, #24]	@ (800426c <vApplicationGetIdleTaskMemory+0x30>)
 8004252:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2280      	movs	r2, #128	@ 0x80
 8004258:	601a      	str	r2, [r3, #0]
}
 800425a:	bf00      	nop
 800425c:	3714      	adds	r7, #20
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	200039a8 	.word	0x200039a8
 800426c:	20003a50 	.word	0x20003a50

08004270 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	4a07      	ldr	r2, [pc, #28]	@ (800429c <vApplicationGetTimerTaskMemory+0x2c>)
 8004280:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4a06      	ldr	r2, [pc, #24]	@ (80042a0 <vApplicationGetTimerTaskMemory+0x30>)
 8004286:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800428e:	601a      	str	r2, [r3, #0]
}
 8004290:	bf00      	nop
 8004292:	3714      	adds	r7, #20
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr
 800429c:	20003c50 	.word	0x20003c50
 80042a0:	20003cf8 	.word	0x20003cf8

080042a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f103 0208 	add.w	r2, r3, #8
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f04f 32ff 	mov.w	r2, #4294967295
 80042bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f103 0208 	add.w	r2, r3, #8
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f103 0208 	add.w	r2, r3, #8
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80042f2:	bf00      	nop
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	689a      	ldr	r2, [r3, #8]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	601a      	str	r2, [r3, #0]
}
 800433a:	bf00      	nop
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004346:	b480      	push	{r7}
 8004348:	b085      	sub	sp, #20
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
 800434e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435c:	d103      	bne.n	8004366 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	e00c      	b.n	8004380 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	3308      	adds	r3, #8
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e002      	b.n	8004374 <vListInsert+0x2e>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	429a      	cmp	r2, r3
 800437e:	d2f6      	bcs.n	800436e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	1c5a      	adds	r2, r3, #1
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	601a      	str	r2, [r3, #0]
}
 80043ac:	bf00      	nop
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6892      	ldr	r2, [r2, #8]
 80043ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6852      	ldr	r2, [r2, #4]
 80043d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d103      	bne.n	80043ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	1e5a      	subs	r2, r3, #1
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
}
 8004400:	4618      	mov	r0, r3
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10b      	bne.n	8004438 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004424:	f383 8811 	msr	BASEPRI, r3
 8004428:	f3bf 8f6f 	isb	sy
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004432:	bf00      	nop
 8004434:	bf00      	nop
 8004436:	e7fd      	b.n	8004434 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004438:	f002 f9fe 	bl	8006838 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004444:	68f9      	ldr	r1, [r7, #12]
 8004446:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004448:	fb01 f303 	mul.w	r3, r1, r3
 800444c:	441a      	add	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004468:	3b01      	subs	r3, #1
 800446a:	68f9      	ldr	r1, [r7, #12]
 800446c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800446e:	fb01 f303 	mul.w	r3, r1, r3
 8004472:	441a      	add	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	22ff      	movs	r2, #255	@ 0xff
 800447c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	22ff      	movs	r2, #255	@ 0xff
 8004484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d114      	bne.n	80044b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d01a      	beq.n	80044cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	3310      	adds	r3, #16
 800449a:	4618      	mov	r0, r3
 800449c:	f001 f942 	bl	8005724 <xTaskRemoveFromEventList>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d012      	beq.n	80044cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80044a6:	4b0d      	ldr	r3, [pc, #52]	@ (80044dc <xQueueGenericReset+0xd0>)
 80044a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	e009      	b.n	80044cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	3310      	adds	r3, #16
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fef1 	bl	80042a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	3324      	adds	r3, #36	@ 0x24
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff feec 	bl	80042a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80044cc:	f002 f9e6 	bl	800689c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80044d0:	2301      	movs	r3, #1
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	e000ed04 	.word	0xe000ed04

080044e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08e      	sub	sp, #56	@ 0x38
 80044e4:	af02      	add	r7, sp, #8
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10b      	bne.n	800450c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80044f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f8:	f383 8811 	msr	BASEPRI, r3
 80044fc:	f3bf 8f6f 	isb	sy
 8004500:	f3bf 8f4f 	dsb	sy
 8004504:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004506:	bf00      	nop
 8004508:	bf00      	nop
 800450a:	e7fd      	b.n	8004508 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10b      	bne.n	800452a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004524:	bf00      	nop
 8004526:	bf00      	nop
 8004528:	e7fd      	b.n	8004526 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d002      	beq.n	8004536 <xQueueGenericCreateStatic+0x56>
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <xQueueGenericCreateStatic+0x5a>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <xQueueGenericCreateStatic+0x5c>
 800453a:	2300      	movs	r3, #0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10b      	bne.n	8004558 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004544:	f383 8811 	msr	BASEPRI, r3
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	623b      	str	r3, [r7, #32]
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d102      	bne.n	8004564 <xQueueGenericCreateStatic+0x84>
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <xQueueGenericCreateStatic+0x88>
 8004564:	2301      	movs	r3, #1
 8004566:	e000      	b.n	800456a <xQueueGenericCreateStatic+0x8a>
 8004568:	2300      	movs	r3, #0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10b      	bne.n	8004586 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	61fb      	str	r3, [r7, #28]
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	e7fd      	b.n	8004582 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004586:	2350      	movs	r3, #80	@ 0x50
 8004588:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2b50      	cmp	r3, #80	@ 0x50
 800458e:	d00b      	beq.n	80045a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	61bb      	str	r3, [r7, #24]
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	e7fd      	b.n	80045a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80045a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80045ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00d      	beq.n	80045d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80045b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80045c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	4613      	mov	r3, r2
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 f805 	bl	80045da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80045d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3730      	adds	r7, #48	@ 0x30
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b084      	sub	sp, #16
 80045de:	af00      	add	r7, sp, #0
 80045e0:	60f8      	str	r0, [r7, #12]
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	607a      	str	r2, [r7, #4]
 80045e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d103      	bne.n	80045f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	e002      	b.n	80045fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004608:	2101      	movs	r1, #1
 800460a:	69b8      	ldr	r0, [r7, #24]
 800460c:	f7ff fefe 	bl	800440c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	78fa      	ldrb	r2, [r7, #3]
 8004614:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004618:	bf00      	nop
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b08e      	sub	sp, #56	@ 0x38
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800462e:	2300      	movs	r3, #0
 8004630:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10b      	bne.n	8004654 <xQueueGenericSend+0x34>
	__asm volatile
 800463c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004640:	f383 8811 	msr	BASEPRI, r3
 8004644:	f3bf 8f6f 	isb	sy
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800464e:	bf00      	nop
 8004650:	bf00      	nop
 8004652:	e7fd      	b.n	8004650 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d103      	bne.n	8004662 <xQueueGenericSend+0x42>
 800465a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <xQueueGenericSend+0x46>
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <xQueueGenericSend+0x48>
 8004666:	2300      	movs	r3, #0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d10b      	bne.n	8004684 <xQueueGenericSend+0x64>
	__asm volatile
 800466c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800467e:	bf00      	nop
 8004680:	bf00      	nop
 8004682:	e7fd      	b.n	8004680 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b02      	cmp	r3, #2
 8004688:	d103      	bne.n	8004692 <xQueueGenericSend+0x72>
 800468a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468e:	2b01      	cmp	r3, #1
 8004690:	d101      	bne.n	8004696 <xQueueGenericSend+0x76>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <xQueueGenericSend+0x78>
 8004696:	2300      	movs	r3, #0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10b      	bne.n	80046b4 <xQueueGenericSend+0x94>
	__asm volatile
 800469c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a0:	f383 8811 	msr	BASEPRI, r3
 80046a4:	f3bf 8f6f 	isb	sy
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	623b      	str	r3, [r7, #32]
}
 80046ae:	bf00      	nop
 80046b0:	bf00      	nop
 80046b2:	e7fd      	b.n	80046b0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046b4:	f001 fa0c 	bl	8005ad0 <xTaskGetSchedulerState>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d102      	bne.n	80046c4 <xQueueGenericSend+0xa4>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <xQueueGenericSend+0xa8>
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <xQueueGenericSend+0xaa>
 80046c8:	2300      	movs	r3, #0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10b      	bne.n	80046e6 <xQueueGenericSend+0xc6>
	__asm volatile
 80046ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d2:	f383 8811 	msr	BASEPRI, r3
 80046d6:	f3bf 8f6f 	isb	sy
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	61fb      	str	r3, [r7, #28]
}
 80046e0:	bf00      	nop
 80046e2:	bf00      	nop
 80046e4:	e7fd      	b.n	80046e2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046e6:	f002 f8a7 	bl	8006838 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <xQueueGenericSend+0xdc>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d129      	bne.n	8004750 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	68b9      	ldr	r1, [r7, #8]
 8004700:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004702:	f000 fa0f 	bl	8004b24 <prvCopyDataToQueue>
 8004706:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470c:	2b00      	cmp	r3, #0
 800470e:	d010      	beq.n	8004732 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004712:	3324      	adds	r3, #36	@ 0x24
 8004714:	4618      	mov	r0, r3
 8004716:	f001 f805 	bl	8005724 <xTaskRemoveFromEventList>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d013      	beq.n	8004748 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004720:	4b3f      	ldr	r3, [pc, #252]	@ (8004820 <xQueueGenericSend+0x200>)
 8004722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	f3bf 8f4f 	dsb	sy
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	e00a      	b.n	8004748 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004734:	2b00      	cmp	r3, #0
 8004736:	d007      	beq.n	8004748 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004738:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <xQueueGenericSend+0x200>)
 800473a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004748:	f002 f8a8 	bl	800689c <vPortExitCritical>
				return pdPASS;
 800474c:	2301      	movs	r3, #1
 800474e:	e063      	b.n	8004818 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d103      	bne.n	800475e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004756:	f002 f8a1 	bl	800689c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800475a:	2300      	movs	r3, #0
 800475c:	e05c      	b.n	8004818 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800475e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004760:	2b00      	cmp	r3, #0
 8004762:	d106      	bne.n	8004772 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004764:	f107 0314 	add.w	r3, r7, #20
 8004768:	4618      	mov	r0, r3
 800476a:	f001 f83f 	bl	80057ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800476e:	2301      	movs	r3, #1
 8004770:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004772:	f002 f893 	bl	800689c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004776:	f000 fda7 	bl	80052c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800477a:	f002 f85d 	bl	8006838 <vPortEnterCritical>
 800477e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004780:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004784:	b25b      	sxtb	r3, r3
 8004786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478a:	d103      	bne.n	8004794 <xQueueGenericSend+0x174>
 800478c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004796:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800479a:	b25b      	sxtb	r3, r3
 800479c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a0:	d103      	bne.n	80047aa <xQueueGenericSend+0x18a>
 80047a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047aa:	f002 f877 	bl	800689c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047ae:	1d3a      	adds	r2, r7, #4
 80047b0:	f107 0314 	add.w	r3, r7, #20
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f001 f82e 	bl	8005818 <xTaskCheckForTimeOut>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d124      	bne.n	800480c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80047c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047c4:	f000 faa6 	bl	8004d14 <prvIsQueueFull>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d018      	beq.n	8004800 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80047ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d0:	3310      	adds	r3, #16
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	4611      	mov	r1, r2
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 ff52 	bl	8005680 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80047dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047de:	f000 fa31 	bl	8004c44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80047e2:	f000 fd7f 	bl	80052e4 <xTaskResumeAll>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f47f af7c 	bne.w	80046e6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80047ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004820 <xQueueGenericSend+0x200>)
 80047f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	f3bf 8f6f 	isb	sy
 80047fe:	e772      	b.n	80046e6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004800:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004802:	f000 fa1f 	bl	8004c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004806:	f000 fd6d 	bl	80052e4 <xTaskResumeAll>
 800480a:	e76c      	b.n	80046e6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800480c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800480e:	f000 fa19 	bl	8004c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004812:	f000 fd67 	bl	80052e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004816:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004818:	4618      	mov	r0, r3
 800481a:	3738      	adds	r7, #56	@ 0x38
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	e000ed04 	.word	0xe000ed04

08004824 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b090      	sub	sp, #64	@ 0x40
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]
 8004830:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10b      	bne.n	8004854 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800483c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004840:	f383 8811 	msr	BASEPRI, r3
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	f3bf 8f4f 	dsb	sy
 800484c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800484e:	bf00      	nop
 8004850:	bf00      	nop
 8004852:	e7fd      	b.n	8004850 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d103      	bne.n	8004862 <xQueueGenericSendFromISR+0x3e>
 800485a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <xQueueGenericSendFromISR+0x42>
 8004862:	2301      	movs	r3, #1
 8004864:	e000      	b.n	8004868 <xQueueGenericSendFromISR+0x44>
 8004866:	2300      	movs	r3, #0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d10b      	bne.n	8004884 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800486c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004870:	f383 8811 	msr	BASEPRI, r3
 8004874:	f3bf 8f6f 	isb	sy
 8004878:	f3bf 8f4f 	dsb	sy
 800487c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800487e:	bf00      	nop
 8004880:	bf00      	nop
 8004882:	e7fd      	b.n	8004880 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	2b02      	cmp	r3, #2
 8004888:	d103      	bne.n	8004892 <xQueueGenericSendFromISR+0x6e>
 800488a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800488c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <xQueueGenericSendFromISR+0x72>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <xQueueGenericSendFromISR+0x74>
 8004896:	2300      	movs	r3, #0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10b      	bne.n	80048b4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800489c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a0:	f383 8811 	msr	BASEPRI, r3
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	f3bf 8f4f 	dsb	sy
 80048ac:	623b      	str	r3, [r7, #32]
}
 80048ae:	bf00      	nop
 80048b0:	bf00      	nop
 80048b2:	e7fd      	b.n	80048b0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80048b4:	f002 f8a0 	bl	80069f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80048b8:	f3ef 8211 	mrs	r2, BASEPRI
 80048bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c0:	f383 8811 	msr	BASEPRI, r3
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	61fa      	str	r2, [r7, #28]
 80048ce:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80048d0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048d2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048dc:	429a      	cmp	r2, r3
 80048de:	d302      	bcc.n	80048e6 <xQueueGenericSendFromISR+0xc2>
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d12f      	bne.n	8004946 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80048e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	68b9      	ldr	r1, [r7, #8]
 80048fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80048fc:	f000 f912 	bl	8004b24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004900:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004908:	d112      	bne.n	8004930 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800490a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	2b00      	cmp	r3, #0
 8004910:	d016      	beq.n	8004940 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004914:	3324      	adds	r3, #36	@ 0x24
 8004916:	4618      	mov	r0, r3
 8004918:	f000 ff04 	bl	8005724 <xTaskRemoveFromEventList>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00e      	beq.n	8004940 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00b      	beq.n	8004940 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	e007      	b.n	8004940 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004930:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004934:	3301      	adds	r3, #1
 8004936:	b2db      	uxtb	r3, r3
 8004938:	b25a      	sxtb	r2, r3
 800493a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004940:	2301      	movs	r3, #1
 8004942:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004944:	e001      	b.n	800494a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004946:	2300      	movs	r3, #0
 8004948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800494a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800494c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004954:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004958:	4618      	mov	r0, r3
 800495a:	3740      	adds	r7, #64	@ 0x40
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b08c      	sub	sp, #48	@ 0x30
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800496c:	2300      	movs	r3, #0
 800496e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10b      	bne.n	8004992 <xQueueReceive+0x32>
	__asm volatile
 800497a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	623b      	str	r3, [r7, #32]
}
 800498c:	bf00      	nop
 800498e:	bf00      	nop
 8004990:	e7fd      	b.n	800498e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d103      	bne.n	80049a0 <xQueueReceive+0x40>
 8004998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800499a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499c:	2b00      	cmp	r3, #0
 800499e:	d101      	bne.n	80049a4 <xQueueReceive+0x44>
 80049a0:	2301      	movs	r3, #1
 80049a2:	e000      	b.n	80049a6 <xQueueReceive+0x46>
 80049a4:	2300      	movs	r3, #0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10b      	bne.n	80049c2 <xQueueReceive+0x62>
	__asm volatile
 80049aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ae:	f383 8811 	msr	BASEPRI, r3
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	f3bf 8f4f 	dsb	sy
 80049ba:	61fb      	str	r3, [r7, #28]
}
 80049bc:	bf00      	nop
 80049be:	bf00      	nop
 80049c0:	e7fd      	b.n	80049be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049c2:	f001 f885 	bl	8005ad0 <xTaskGetSchedulerState>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d102      	bne.n	80049d2 <xQueueReceive+0x72>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <xQueueReceive+0x76>
 80049d2:	2301      	movs	r3, #1
 80049d4:	e000      	b.n	80049d8 <xQueueReceive+0x78>
 80049d6:	2300      	movs	r3, #0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10b      	bne.n	80049f4 <xQueueReceive+0x94>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	61bb      	str	r3, [r7, #24]
}
 80049ee:	bf00      	nop
 80049f0:	bf00      	nop
 80049f2:	e7fd      	b.n	80049f0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049f4:	f001 ff20 	bl	8006838 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d01f      	beq.n	8004a44 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a04:	68b9      	ldr	r1, [r7, #8]
 8004a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a08:	f000 f8f6 	bl	8004bf8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	1e5a      	subs	r2, r3, #1
 8004a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00f      	beq.n	8004a3c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a1e:	3310      	adds	r3, #16
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 fe7f 	bl	8005724 <xTaskRemoveFromEventList>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d007      	beq.n	8004a3c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a2c:	4b3c      	ldr	r3, [pc, #240]	@ (8004b20 <xQueueReceive+0x1c0>)
 8004a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a3c:	f001 ff2e 	bl	800689c <vPortExitCritical>
				return pdPASS;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e069      	b.n	8004b18 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d103      	bne.n	8004a52 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a4a:	f001 ff27 	bl	800689c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	e062      	b.n	8004b18 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d106      	bne.n	8004a66 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a58:	f107 0310 	add.w	r3, r7, #16
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 fec5 	bl	80057ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a62:	2301      	movs	r3, #1
 8004a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a66:	f001 ff19 	bl	800689c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a6a:	f000 fc2d 	bl	80052c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a6e:	f001 fee3 	bl	8006838 <vPortEnterCritical>
 8004a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a78:	b25b      	sxtb	r3, r3
 8004a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7e:	d103      	bne.n	8004a88 <xQueueReceive+0x128>
 8004a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a8e:	b25b      	sxtb	r3, r3
 8004a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a94:	d103      	bne.n	8004a9e <xQueueReceive+0x13e>
 8004a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a9e:	f001 fefd 	bl	800689c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004aa2:	1d3a      	adds	r2, r7, #4
 8004aa4:	f107 0310 	add.w	r3, r7, #16
 8004aa8:	4611      	mov	r1, r2
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f000 feb4 	bl	8005818 <xTaskCheckForTimeOut>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d123      	bne.n	8004afe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ab8:	f000 f916 	bl	8004ce8 <prvIsQueueEmpty>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d017      	beq.n	8004af2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac4:	3324      	adds	r3, #36	@ 0x24
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	4611      	mov	r1, r2
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 fdd8 	bl	8005680 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ad2:	f000 f8b7 	bl	8004c44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ad6:	f000 fc05 	bl	80052e4 <xTaskResumeAll>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d189      	bne.n	80049f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8004b20 <xQueueReceive+0x1c0>)
 8004ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	e780      	b.n	80049f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004af4:	f000 f8a6 	bl	8004c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004af8:	f000 fbf4 	bl	80052e4 <xTaskResumeAll>
 8004afc:	e77a      	b.n	80049f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004afe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b00:	f000 f8a0 	bl	8004c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b04:	f000 fbee 	bl	80052e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b0a:	f000 f8ed 	bl	8004ce8 <prvIsQueueEmpty>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f43f af6f 	beq.w	80049f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3730      	adds	r7, #48	@ 0x30
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	e000ed04 	.word	0xe000ed04

08004b24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10d      	bne.n	8004b5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d14d      	bne.n	8004be6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 ffdc 	bl	8005b0c <xTaskPriorityDisinherit>
 8004b54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	609a      	str	r2, [r3, #8]
 8004b5c:	e043      	b.n	8004be6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d119      	bne.n	8004b98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6858      	ldr	r0, [r3, #4]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	68b9      	ldr	r1, [r7, #8]
 8004b70:	f002 f9fe 	bl	8006f70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7c:	441a      	add	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d32b      	bcc.n	8004be6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	605a      	str	r2, [r3, #4]
 8004b96:	e026      	b.n	8004be6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	68d8      	ldr	r0, [r3, #12]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	68b9      	ldr	r1, [r7, #8]
 8004ba4:	f002 f9e4 	bl	8006f70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb0:	425b      	negs	r3, r3
 8004bb2:	441a      	add	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d207      	bcs.n	8004bd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bcc:	425b      	negs	r3, r3
 8004bce:	441a      	add	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d105      	bne.n	8004be6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1c5a      	adds	r2, r3, #1
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004bee:	697b      	ldr	r3, [r7, #20]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3718      	adds	r7, #24
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d018      	beq.n	8004c3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	441a      	add	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	68da      	ldr	r2, [r3, #12]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d303      	bcc.n	8004c2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	68d9      	ldr	r1, [r3, #12]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c34:	461a      	mov	r2, r3
 8004c36:	6838      	ldr	r0, [r7, #0]
 8004c38:	f002 f99a 	bl	8006f70 <memcpy>
	}
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c4c:	f001 fdf4 	bl	8006838 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c58:	e011      	b.n	8004c7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d012      	beq.n	8004c88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	3324      	adds	r3, #36	@ 0x24
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fd5c 	bl	8005724 <xTaskRemoveFromEventList>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c72:	f000 fe35 	bl	80058e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	dce9      	bgt.n	8004c5a <prvUnlockQueue+0x16>
 8004c86:	e000      	b.n	8004c8a <prvUnlockQueue+0x46>
					break;
 8004c88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	22ff      	movs	r2, #255	@ 0xff
 8004c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004c92:	f001 fe03 	bl	800689c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c96:	f001 fdcf 	bl	8006838 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ca0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ca2:	e011      	b.n	8004cc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d012      	beq.n	8004cd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3310      	adds	r3, #16
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f000 fd37 	bl	8005724 <xTaskRemoveFromEventList>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d001      	beq.n	8004cc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004cbc:	f000 fe10 	bl	80058e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004cc0:	7bbb      	ldrb	r3, [r7, #14]
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004cc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	dce9      	bgt.n	8004ca4 <prvUnlockQueue+0x60>
 8004cd0:	e000      	b.n	8004cd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004cd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	22ff      	movs	r2, #255	@ 0xff
 8004cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004cdc:	f001 fdde 	bl	800689c <vPortExitCritical>
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cf0:	f001 fda2 	bl	8006838 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d102      	bne.n	8004d02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	e001      	b.n	8004d06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d06:	f001 fdc9 	bl	800689c <vPortExitCritical>

	return xReturn;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d1c:	f001 fd8c 	bl	8006838 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d102      	bne.n	8004d32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	e001      	b.n	8004d36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d36:	f001 fdb1 	bl	800689c <vPortExitCritical>

	return xReturn;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d4e:	2300      	movs	r3, #0
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	e014      	b.n	8004d7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d54:	4a0f      	ldr	r2, [pc, #60]	@ (8004d94 <vQueueAddToRegistry+0x50>)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10b      	bne.n	8004d78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d60:	490c      	ldr	r1, [pc, #48]	@ (8004d94 <vQueueAddToRegistry+0x50>)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	683a      	ldr	r2, [r7, #0]
 8004d66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d94 <vQueueAddToRegistry+0x50>)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	4413      	add	r3, r2
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004d76:	e006      	b.n	8004d86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2b07      	cmp	r3, #7
 8004d82:	d9e7      	bls.n	8004d54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	200040f8 	.word	0x200040f8

08004d98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004da8:	f001 fd46 	bl	8006838 <vPortEnterCritical>
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004db2:	b25b      	sxtb	r3, r3
 8004db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db8:	d103      	bne.n	8004dc2 <vQueueWaitForMessageRestricted+0x2a>
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dc8:	b25b      	sxtb	r3, r3
 8004dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dce:	d103      	bne.n	8004dd8 <vQueueWaitForMessageRestricted+0x40>
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004dd8:	f001 fd60 	bl	800689c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d106      	bne.n	8004df2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	3324      	adds	r3, #36	@ 0x24
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	68b9      	ldr	r1, [r7, #8]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 fc6d 	bl	80056cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004df2:	6978      	ldr	r0, [r7, #20]
 8004df4:	f7ff ff26 	bl	8004c44 <prvUnlockQueue>
	}
 8004df8:	bf00      	nop
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08e      	sub	sp, #56	@ 0x38
 8004e04:	af04      	add	r7, sp, #16
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
 8004e0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10b      	bne.n	8004e2c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e18:	f383 8811 	msr	BASEPRI, r3
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	623b      	str	r3, [r7, #32]
}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10b      	bne.n	8004e4a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	61fb      	str	r3, [r7, #28]
}
 8004e44:	bf00      	nop
 8004e46:	bf00      	nop
 8004e48:	e7fd      	b.n	8004e46 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e4a:	23a8      	movs	r3, #168	@ 0xa8
 8004e4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	2ba8      	cmp	r3, #168	@ 0xa8
 8004e52:	d00b      	beq.n	8004e6c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	61bb      	str	r3, [r7, #24]
}
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d01e      	beq.n	8004eb2 <xTaskCreateStatic+0xb2>
 8004e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d01b      	beq.n	8004eb2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e82:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	9303      	str	r3, [sp, #12]
 8004e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e92:	9302      	str	r3, [sp, #8]
 8004e94:	f107 0314 	add.w	r3, r7, #20
 8004e98:	9301      	str	r3, [sp, #4]
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f851 	bl	8004f4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004eaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004eac:	f000 f8f6 	bl	800509c <prvAddNewTaskToReadyList>
 8004eb0:	e001      	b.n	8004eb6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004eb6:	697b      	ldr	r3, [r7, #20]
	}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3728      	adds	r7, #40	@ 0x28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08c      	sub	sp, #48	@ 0x30
 8004ec4:	af04      	add	r7, sp, #16
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	603b      	str	r3, [r7, #0]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f001 fdd1 	bl	8006a7c <pvPortMalloc>
 8004eda:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00e      	beq.n	8004f00 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ee2:	20a8      	movs	r0, #168	@ 0xa8
 8004ee4:	f001 fdca 	bl	8006a7c <pvPortMalloc>
 8004ee8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ef6:	e005      	b.n	8004f04 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004ef8:	6978      	ldr	r0, [r7, #20]
 8004efa:	f001 fe8d 	bl	8006c18 <vPortFree>
 8004efe:	e001      	b.n	8004f04 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d017      	beq.n	8004f3a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f12:	88fa      	ldrh	r2, [r7, #6]
 8004f14:	2300      	movs	r3, #0
 8004f16:	9303      	str	r3, [sp, #12]
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	9302      	str	r3, [sp, #8]
 8004f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1e:	9301      	str	r3, [sp, #4]
 8004f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68b9      	ldr	r1, [r7, #8]
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f80f 	bl	8004f4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f2e:	69f8      	ldr	r0, [r7, #28]
 8004f30:	f000 f8b4 	bl	800509c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f34:	2301      	movs	r3, #1
 8004f36:	61bb      	str	r3, [r7, #24]
 8004f38:	e002      	b.n	8004f40 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f3e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f40:	69bb      	ldr	r3, [r7, #24]
	}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3720      	adds	r7, #32
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b088      	sub	sp, #32
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
 8004f58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	461a      	mov	r2, r3
 8004f64:	21a5      	movs	r1, #165	@ 0xa5
 8004f66:	f001 ff77 	bl	8006e58 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004f74:	3b01      	subs	r3, #1
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	f023 0307 	bic.w	r3, r3, #7
 8004f82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00b      	beq.n	8004fa6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f92:	f383 8811 	msr	BASEPRI, r3
 8004f96:	f3bf 8f6f 	isb	sy
 8004f9a:	f3bf 8f4f 	dsb	sy
 8004f9e:	617b      	str	r3, [r7, #20]
}
 8004fa0:	bf00      	nop
 8004fa2:	bf00      	nop
 8004fa4:	e7fd      	b.n	8004fa2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d01f      	beq.n	8004fec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fac:	2300      	movs	r3, #0
 8004fae:	61fb      	str	r3, [r7, #28]
 8004fb0:	e012      	b.n	8004fd8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	7819      	ldrb	r1, [r3, #0]
 8004fba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	3334      	adds	r3, #52	@ 0x34
 8004fc2:	460a      	mov	r2, r1
 8004fc4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	4413      	add	r3, r2
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d006      	beq.n	8004fe0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	61fb      	str	r3, [r7, #28]
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	2b0f      	cmp	r3, #15
 8004fdc:	d9e9      	bls.n	8004fb2 <prvInitialiseNewTask+0x66>
 8004fde:	e000      	b.n	8004fe2 <prvInitialiseNewTask+0x96>
			{
				break;
 8004fe0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fea:	e003      	b.n	8004ff4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff6:	2b37      	cmp	r3, #55	@ 0x37
 8004ff8:	d901      	bls.n	8004ffe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ffa:	2337      	movs	r3, #55	@ 0x37
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005002:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005006:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005008:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800500a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500c:	2200      	movs	r2, #0
 800500e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005012:	3304      	adds	r3, #4
 8005014:	4618      	mov	r0, r3
 8005016:	f7ff f965 	bl	80042e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800501a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501c:	3318      	adds	r3, #24
 800501e:	4618      	mov	r0, r3
 8005020:	f7ff f960 	bl	80042e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005028:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800502a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005032:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	2200      	movs	r2, #0
 800503e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005044:	2200      	movs	r2, #0
 8005046:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800504a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504c:	3354      	adds	r3, #84	@ 0x54
 800504e:	224c      	movs	r2, #76	@ 0x4c
 8005050:	2100      	movs	r1, #0
 8005052:	4618      	mov	r0, r3
 8005054:	f001 ff00 	bl	8006e58 <memset>
 8005058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505a:	4a0d      	ldr	r2, [pc, #52]	@ (8005090 <prvInitialiseNewTask+0x144>)
 800505c:	659a      	str	r2, [r3, #88]	@ 0x58
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	4a0c      	ldr	r2, [pc, #48]	@ (8005094 <prvInitialiseNewTask+0x148>)
 8005062:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005066:	4a0c      	ldr	r2, [pc, #48]	@ (8005098 <prvInitialiseNewTask+0x14c>)
 8005068:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	68f9      	ldr	r1, [r7, #12]
 800506e:	69b8      	ldr	r0, [r7, #24]
 8005070:	f001 fab0 	bl	80065d4 <pxPortInitialiseStack>
 8005074:	4602      	mov	r2, r0
 8005076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005078:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800507a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507c:	2b00      	cmp	r3, #0
 800507e:	d002      	beq.n	8005086 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005084:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005086:	bf00      	nop
 8005088:	3720      	adds	r7, #32
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	2000838c 	.word	0x2000838c
 8005094:	200083f4 	.word	0x200083f4
 8005098:	2000845c 	.word	0x2000845c

0800509c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80050a4:	f001 fbc8 	bl	8006838 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80050a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005160 <prvAddNewTaskToReadyList+0xc4>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	3301      	adds	r3, #1
 80050ae:	4a2c      	ldr	r2, [pc, #176]	@ (8005160 <prvAddNewTaskToReadyList+0xc4>)
 80050b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80050b2:	4b2c      	ldr	r3, [pc, #176]	@ (8005164 <prvAddNewTaskToReadyList+0xc8>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d109      	bne.n	80050ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80050ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005164 <prvAddNewTaskToReadyList+0xc8>)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80050c0:	4b27      	ldr	r3, [pc, #156]	@ (8005160 <prvAddNewTaskToReadyList+0xc4>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d110      	bne.n	80050ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80050c8:	f000 fc2e 	bl	8005928 <prvInitialiseTaskLists>
 80050cc:	e00d      	b.n	80050ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80050ce:	4b26      	ldr	r3, [pc, #152]	@ (8005168 <prvAddNewTaskToReadyList+0xcc>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d109      	bne.n	80050ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80050d6:	4b23      	ldr	r3, [pc, #140]	@ (8005164 <prvAddNewTaskToReadyList+0xc8>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d802      	bhi.n	80050ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80050e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005164 <prvAddNewTaskToReadyList+0xc8>)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80050ea:	4b20      	ldr	r3, [pc, #128]	@ (800516c <prvAddNewTaskToReadyList+0xd0>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	3301      	adds	r3, #1
 80050f0:	4a1e      	ldr	r2, [pc, #120]	@ (800516c <prvAddNewTaskToReadyList+0xd0>)
 80050f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80050f4:	4b1d      	ldr	r3, [pc, #116]	@ (800516c <prvAddNewTaskToReadyList+0xd0>)
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005100:	4b1b      	ldr	r3, [pc, #108]	@ (8005170 <prvAddNewTaskToReadyList+0xd4>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	429a      	cmp	r2, r3
 8005106:	d903      	bls.n	8005110 <prvAddNewTaskToReadyList+0x74>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	4a18      	ldr	r2, [pc, #96]	@ (8005170 <prvAddNewTaskToReadyList+0xd4>)
 800510e:	6013      	str	r3, [r2, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005114:	4613      	mov	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	4a15      	ldr	r2, [pc, #84]	@ (8005174 <prvAddNewTaskToReadyList+0xd8>)
 800511e:	441a      	add	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	3304      	adds	r3, #4
 8005124:	4619      	mov	r1, r3
 8005126:	4610      	mov	r0, r2
 8005128:	f7ff f8e9 	bl	80042fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800512c:	f001 fbb6 	bl	800689c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005130:	4b0d      	ldr	r3, [pc, #52]	@ (8005168 <prvAddNewTaskToReadyList+0xcc>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00e      	beq.n	8005156 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005138:	4b0a      	ldr	r3, [pc, #40]	@ (8005164 <prvAddNewTaskToReadyList+0xc8>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	429a      	cmp	r2, r3
 8005144:	d207      	bcs.n	8005156 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005146:	4b0c      	ldr	r3, [pc, #48]	@ (8005178 <prvAddNewTaskToReadyList+0xdc>)
 8005148:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	f3bf 8f4f 	dsb	sy
 8005152:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005156:	bf00      	nop
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	2000460c 	.word	0x2000460c
 8005164:	20004138 	.word	0x20004138
 8005168:	20004618 	.word	0x20004618
 800516c:	20004628 	.word	0x20004628
 8005170:	20004614 	.word	0x20004614
 8005174:	2000413c 	.word	0x2000413c
 8005178:	e000ed04 	.word	0xe000ed04

0800517c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005184:	2300      	movs	r3, #0
 8005186:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d018      	beq.n	80051c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800518e:	4b14      	ldr	r3, [pc, #80]	@ (80051e0 <vTaskDelay+0x64>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00b      	beq.n	80051ae <vTaskDelay+0x32>
	__asm volatile
 8005196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519a:	f383 8811 	msr	BASEPRI, r3
 800519e:	f3bf 8f6f 	isb	sy
 80051a2:	f3bf 8f4f 	dsb	sy
 80051a6:	60bb      	str	r3, [r7, #8]
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	e7fd      	b.n	80051aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80051ae:	f000 f88b 	bl	80052c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051b2:	2100      	movs	r1, #0
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 fe5f 	bl	8005e78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80051ba:	f000 f893 	bl	80052e4 <xTaskResumeAll>
 80051be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d107      	bne.n	80051d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80051c6:	4b07      	ldr	r3, [pc, #28]	@ (80051e4 <vTaskDelay+0x68>)
 80051c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051cc:	601a      	str	r2, [r3, #0]
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80051d6:	bf00      	nop
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	20004634 	.word	0x20004634
 80051e4:	e000ed04 	.word	0xe000ed04

080051e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b08a      	sub	sp, #40	@ 0x28
 80051ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80051ee:	2300      	movs	r3, #0
 80051f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80051f6:	463a      	mov	r2, r7
 80051f8:	1d39      	adds	r1, r7, #4
 80051fa:	f107 0308 	add.w	r3, r7, #8
 80051fe:	4618      	mov	r0, r3
 8005200:	f7ff f81c 	bl	800423c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005204:	6839      	ldr	r1, [r7, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	9202      	str	r2, [sp, #8]
 800520c:	9301      	str	r3, [sp, #4]
 800520e:	2300      	movs	r3, #0
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	2300      	movs	r3, #0
 8005214:	460a      	mov	r2, r1
 8005216:	4924      	ldr	r1, [pc, #144]	@ (80052a8 <vTaskStartScheduler+0xc0>)
 8005218:	4824      	ldr	r0, [pc, #144]	@ (80052ac <vTaskStartScheduler+0xc4>)
 800521a:	f7ff fdf1 	bl	8004e00 <xTaskCreateStatic>
 800521e:	4603      	mov	r3, r0
 8005220:	4a23      	ldr	r2, [pc, #140]	@ (80052b0 <vTaskStartScheduler+0xc8>)
 8005222:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005224:	4b22      	ldr	r3, [pc, #136]	@ (80052b0 <vTaskStartScheduler+0xc8>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800522c:	2301      	movs	r3, #1
 800522e:	617b      	str	r3, [r7, #20]
 8005230:	e001      	b.n	8005236 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d102      	bne.n	8005242 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800523c:	f000 fe70 	bl	8005f20 <xTimerCreateTimerTask>
 8005240:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d11b      	bne.n	8005280 <vTaskStartScheduler+0x98>
	__asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	613b      	str	r3, [r7, #16]
}
 800525a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800525c:	4b15      	ldr	r3, [pc, #84]	@ (80052b4 <vTaskStartScheduler+0xcc>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3354      	adds	r3, #84	@ 0x54
 8005262:	4a15      	ldr	r2, [pc, #84]	@ (80052b8 <vTaskStartScheduler+0xd0>)
 8005264:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005266:	4b15      	ldr	r3, [pc, #84]	@ (80052bc <vTaskStartScheduler+0xd4>)
 8005268:	f04f 32ff 	mov.w	r2, #4294967295
 800526c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800526e:	4b14      	ldr	r3, [pc, #80]	@ (80052c0 <vTaskStartScheduler+0xd8>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005274:	4b13      	ldr	r3, [pc, #76]	@ (80052c4 <vTaskStartScheduler+0xdc>)
 8005276:	2200      	movs	r2, #0
 8005278:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800527a:	f001 fa39 	bl	80066f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800527e:	e00f      	b.n	80052a0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005286:	d10b      	bne.n	80052a0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528c:	f383 8811 	msr	BASEPRI, r3
 8005290:	f3bf 8f6f 	isb	sy
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	60fb      	str	r3, [r7, #12]
}
 800529a:	bf00      	nop
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <vTaskStartScheduler+0xb4>
}
 80052a0:	bf00      	nop
 80052a2:	3718      	adds	r7, #24
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	08007ac8 	.word	0x08007ac8
 80052ac:	080058f9 	.word	0x080058f9
 80052b0:	20004630 	.word	0x20004630
 80052b4:	20004138 	.word	0x20004138
 80052b8:	20000034 	.word	0x20000034
 80052bc:	2000462c 	.word	0x2000462c
 80052c0:	20004618 	.word	0x20004618
 80052c4:	20004610 	.word	0x20004610

080052c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80052cc:	4b04      	ldr	r3, [pc, #16]	@ (80052e0 <vTaskSuspendAll+0x18>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	3301      	adds	r3, #1
 80052d2:	4a03      	ldr	r2, [pc, #12]	@ (80052e0 <vTaskSuspendAll+0x18>)
 80052d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80052d6:	bf00      	nop
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	20004634 	.word	0x20004634

080052e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80052ea:	2300      	movs	r3, #0
 80052ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80052ee:	2300      	movs	r3, #0
 80052f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80052f2:	4b42      	ldr	r3, [pc, #264]	@ (80053fc <xTaskResumeAll+0x118>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <xTaskResumeAll+0x2e>
	__asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	603b      	str	r3, [r7, #0]
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	e7fd      	b.n	800530e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005312:	f001 fa91 	bl	8006838 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005316:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <xTaskResumeAll+0x118>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3b01      	subs	r3, #1
 800531c:	4a37      	ldr	r2, [pc, #220]	@ (80053fc <xTaskResumeAll+0x118>)
 800531e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005320:	4b36      	ldr	r3, [pc, #216]	@ (80053fc <xTaskResumeAll+0x118>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d162      	bne.n	80053ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005328:	4b35      	ldr	r3, [pc, #212]	@ (8005400 <xTaskResumeAll+0x11c>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d05e      	beq.n	80053ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005330:	e02f      	b.n	8005392 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005332:	4b34      	ldr	r3, [pc, #208]	@ (8005404 <xTaskResumeAll+0x120>)
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	3318      	adds	r3, #24
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff f83a 	bl	80043b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	3304      	adds	r3, #4
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff f835 	bl	80043b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005352:	4b2d      	ldr	r3, [pc, #180]	@ (8005408 <xTaskResumeAll+0x124>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	429a      	cmp	r2, r3
 8005358:	d903      	bls.n	8005362 <xTaskResumeAll+0x7e>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535e:	4a2a      	ldr	r2, [pc, #168]	@ (8005408 <xTaskResumeAll+0x124>)
 8005360:	6013      	str	r3, [r2, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005366:	4613      	mov	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4a27      	ldr	r2, [pc, #156]	@ (800540c <xTaskResumeAll+0x128>)
 8005370:	441a      	add	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	3304      	adds	r3, #4
 8005376:	4619      	mov	r1, r3
 8005378:	4610      	mov	r0, r2
 800537a:	f7fe ffc0 	bl	80042fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005382:	4b23      	ldr	r3, [pc, #140]	@ (8005410 <xTaskResumeAll+0x12c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005388:	429a      	cmp	r2, r3
 800538a:	d302      	bcc.n	8005392 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800538c:	4b21      	ldr	r3, [pc, #132]	@ (8005414 <xTaskResumeAll+0x130>)
 800538e:	2201      	movs	r2, #1
 8005390:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005392:	4b1c      	ldr	r3, [pc, #112]	@ (8005404 <xTaskResumeAll+0x120>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1cb      	bne.n	8005332 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053a0:	f000 fb66 	bl	8005a70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80053a4:	4b1c      	ldr	r3, [pc, #112]	@ (8005418 <xTaskResumeAll+0x134>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d010      	beq.n	80053d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053b0:	f000 f846 	bl	8005440 <xTaskIncrementTick>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80053ba:	4b16      	ldr	r3, [pc, #88]	@ (8005414 <xTaskResumeAll+0x130>)
 80053bc:	2201      	movs	r2, #1
 80053be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1f1      	bne.n	80053b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80053cc:	4b12      	ldr	r3, [pc, #72]	@ (8005418 <xTaskResumeAll+0x134>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053d2:	4b10      	ldr	r3, [pc, #64]	@ (8005414 <xTaskResumeAll+0x130>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d009      	beq.n	80053ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053da:	2301      	movs	r3, #1
 80053dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053de:	4b0f      	ldr	r3, [pc, #60]	@ (800541c <xTaskResumeAll+0x138>)
 80053e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053ee:	f001 fa55 	bl	800689c <vPortExitCritical>

	return xAlreadyYielded;
 80053f2:	68bb      	ldr	r3, [r7, #8]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	20004634 	.word	0x20004634
 8005400:	2000460c 	.word	0x2000460c
 8005404:	200045cc 	.word	0x200045cc
 8005408:	20004614 	.word	0x20004614
 800540c:	2000413c 	.word	0x2000413c
 8005410:	20004138 	.word	0x20004138
 8005414:	20004620 	.word	0x20004620
 8005418:	2000461c 	.word	0x2000461c
 800541c:	e000ed04 	.word	0xe000ed04

08005420 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005426:	4b05      	ldr	r3, [pc, #20]	@ (800543c <xTaskGetTickCount+0x1c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800542c:	687b      	ldr	r3, [r7, #4]
}
 800542e:	4618      	mov	r0, r3
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	20004610 	.word	0x20004610

08005440 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005446:	2300      	movs	r3, #0
 8005448:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800544a:	4b4f      	ldr	r3, [pc, #316]	@ (8005588 <xTaskIncrementTick+0x148>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	f040 8090 	bne.w	8005574 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005454:	4b4d      	ldr	r3, [pc, #308]	@ (800558c <xTaskIncrementTick+0x14c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3301      	adds	r3, #1
 800545a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800545c:	4a4b      	ldr	r2, [pc, #300]	@ (800558c <xTaskIncrementTick+0x14c>)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d121      	bne.n	80054ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005468:	4b49      	ldr	r3, [pc, #292]	@ (8005590 <xTaskIncrementTick+0x150>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00b      	beq.n	800548a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	603b      	str	r3, [r7, #0]
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	e7fd      	b.n	8005486 <xTaskIncrementTick+0x46>
 800548a:	4b41      	ldr	r3, [pc, #260]	@ (8005590 <xTaskIncrementTick+0x150>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	4b40      	ldr	r3, [pc, #256]	@ (8005594 <xTaskIncrementTick+0x154>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a3e      	ldr	r2, [pc, #248]	@ (8005590 <xTaskIncrementTick+0x150>)
 8005496:	6013      	str	r3, [r2, #0]
 8005498:	4a3e      	ldr	r2, [pc, #248]	@ (8005594 <xTaskIncrementTick+0x154>)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	4b3e      	ldr	r3, [pc, #248]	@ (8005598 <xTaskIncrementTick+0x158>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	3301      	adds	r3, #1
 80054a4:	4a3c      	ldr	r2, [pc, #240]	@ (8005598 <xTaskIncrementTick+0x158>)
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	f000 fae2 	bl	8005a70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054ac:	4b3b      	ldr	r3, [pc, #236]	@ (800559c <xTaskIncrementTick+0x15c>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d349      	bcc.n	800554a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054b6:	4b36      	ldr	r3, [pc, #216]	@ (8005590 <xTaskIncrementTick+0x150>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054c0:	4b36      	ldr	r3, [pc, #216]	@ (800559c <xTaskIncrementTick+0x15c>)
 80054c2:	f04f 32ff 	mov.w	r2, #4294967295
 80054c6:	601a      	str	r2, [r3, #0]
					break;
 80054c8:	e03f      	b.n	800554a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054ca:	4b31      	ldr	r3, [pc, #196]	@ (8005590 <xTaskIncrementTick+0x150>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d203      	bcs.n	80054ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80054e2:	4a2e      	ldr	r2, [pc, #184]	@ (800559c <xTaskIncrementTick+0x15c>)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80054e8:	e02f      	b.n	800554a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7fe ff62 	bl	80043b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d004      	beq.n	8005506 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	3318      	adds	r3, #24
 8005500:	4618      	mov	r0, r3
 8005502:	f7fe ff59 	bl	80043b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800550a:	4b25      	ldr	r3, [pc, #148]	@ (80055a0 <xTaskIncrementTick+0x160>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	429a      	cmp	r2, r3
 8005510:	d903      	bls.n	800551a <xTaskIncrementTick+0xda>
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	4a22      	ldr	r2, [pc, #136]	@ (80055a0 <xTaskIncrementTick+0x160>)
 8005518:	6013      	str	r3, [r2, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800551e:	4613      	mov	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4413      	add	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4a1f      	ldr	r2, [pc, #124]	@ (80055a4 <xTaskIncrementTick+0x164>)
 8005528:	441a      	add	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3304      	adds	r3, #4
 800552e:	4619      	mov	r1, r3
 8005530:	4610      	mov	r0, r2
 8005532:	f7fe fee4 	bl	80042fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800553a:	4b1b      	ldr	r3, [pc, #108]	@ (80055a8 <xTaskIncrementTick+0x168>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005540:	429a      	cmp	r2, r3
 8005542:	d3b8      	bcc.n	80054b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005544:	2301      	movs	r3, #1
 8005546:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005548:	e7b5      	b.n	80054b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800554a:	4b17      	ldr	r3, [pc, #92]	@ (80055a8 <xTaskIncrementTick+0x168>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005550:	4914      	ldr	r1, [pc, #80]	@ (80055a4 <xTaskIncrementTick+0x164>)
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	440b      	add	r3, r1
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d901      	bls.n	8005566 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005562:	2301      	movs	r3, #1
 8005564:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005566:	4b11      	ldr	r3, [pc, #68]	@ (80055ac <xTaskIncrementTick+0x16c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d007      	beq.n	800557e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800556e:	2301      	movs	r3, #1
 8005570:	617b      	str	r3, [r7, #20]
 8005572:	e004      	b.n	800557e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005574:	4b0e      	ldr	r3, [pc, #56]	@ (80055b0 <xTaskIncrementTick+0x170>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	3301      	adds	r3, #1
 800557a:	4a0d      	ldr	r2, [pc, #52]	@ (80055b0 <xTaskIncrementTick+0x170>)
 800557c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800557e:	697b      	ldr	r3, [r7, #20]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	20004634 	.word	0x20004634
 800558c:	20004610 	.word	0x20004610
 8005590:	200045c4 	.word	0x200045c4
 8005594:	200045c8 	.word	0x200045c8
 8005598:	20004624 	.word	0x20004624
 800559c:	2000462c 	.word	0x2000462c
 80055a0:	20004614 	.word	0x20004614
 80055a4:	2000413c 	.word	0x2000413c
 80055a8:	20004138 	.word	0x20004138
 80055ac:	20004620 	.word	0x20004620
 80055b0:	2000461c 	.word	0x2000461c

080055b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055ba:	4b2b      	ldr	r3, [pc, #172]	@ (8005668 <vTaskSwitchContext+0xb4>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055c2:	4b2a      	ldr	r3, [pc, #168]	@ (800566c <vTaskSwitchContext+0xb8>)
 80055c4:	2201      	movs	r2, #1
 80055c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055c8:	e047      	b.n	800565a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80055ca:	4b28      	ldr	r3, [pc, #160]	@ (800566c <vTaskSwitchContext+0xb8>)
 80055cc:	2200      	movs	r2, #0
 80055ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d0:	4b27      	ldr	r3, [pc, #156]	@ (8005670 <vTaskSwitchContext+0xbc>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60fb      	str	r3, [r7, #12]
 80055d6:	e011      	b.n	80055fc <vTaskSwitchContext+0x48>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10b      	bne.n	80055f6 <vTaskSwitchContext+0x42>
	__asm volatile
 80055de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	607b      	str	r3, [r7, #4]
}
 80055f0:	bf00      	nop
 80055f2:	bf00      	nop
 80055f4:	e7fd      	b.n	80055f2 <vTaskSwitchContext+0x3e>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	60fb      	str	r3, [r7, #12]
 80055fc:	491d      	ldr	r1, [pc, #116]	@ (8005674 <vTaskSwitchContext+0xc0>)
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	440b      	add	r3, r1
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0e3      	beq.n	80055d8 <vTaskSwitchContext+0x24>
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4a16      	ldr	r2, [pc, #88]	@ (8005674 <vTaskSwitchContext+0xc0>)
 800561c:	4413      	add	r3, r2
 800561e:	60bb      	str	r3, [r7, #8]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	3308      	adds	r3, #8
 8005632:	429a      	cmp	r2, r3
 8005634:	d104      	bne.n	8005640 <vTaskSwitchContext+0x8c>
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	605a      	str	r2, [r3, #4]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	4a0c      	ldr	r2, [pc, #48]	@ (8005678 <vTaskSwitchContext+0xc4>)
 8005648:	6013      	str	r3, [r2, #0]
 800564a:	4a09      	ldr	r2, [pc, #36]	@ (8005670 <vTaskSwitchContext+0xbc>)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005650:	4b09      	ldr	r3, [pc, #36]	@ (8005678 <vTaskSwitchContext+0xc4>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3354      	adds	r3, #84	@ 0x54
 8005656:	4a09      	ldr	r2, [pc, #36]	@ (800567c <vTaskSwitchContext+0xc8>)
 8005658:	6013      	str	r3, [r2, #0]
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	20004634 	.word	0x20004634
 800566c:	20004620 	.word	0x20004620
 8005670:	20004614 	.word	0x20004614
 8005674:	2000413c 	.word	0x2000413c
 8005678:	20004138 	.word	0x20004138
 800567c:	20000034 	.word	0x20000034

08005680 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d10b      	bne.n	80056a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005694:	f383 8811 	msr	BASEPRI, r3
 8005698:	f3bf 8f6f 	isb	sy
 800569c:	f3bf 8f4f 	dsb	sy
 80056a0:	60fb      	str	r3, [r7, #12]
}
 80056a2:	bf00      	nop
 80056a4:	bf00      	nop
 80056a6:	e7fd      	b.n	80056a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056a8:	4b07      	ldr	r3, [pc, #28]	@ (80056c8 <vTaskPlaceOnEventList+0x48>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3318      	adds	r3, #24
 80056ae:	4619      	mov	r1, r3
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f7fe fe48 	bl	8004346 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056b6:	2101      	movs	r1, #1
 80056b8:	6838      	ldr	r0, [r7, #0]
 80056ba:	f000 fbdd 	bl	8005e78 <prvAddCurrentTaskToDelayedList>
}
 80056be:	bf00      	nop
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	20004138 	.word	0x20004138

080056cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b086      	sub	sp, #24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10b      	bne.n	80056f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80056de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	617b      	str	r3, [r7, #20]
}
 80056f0:	bf00      	nop
 80056f2:	bf00      	nop
 80056f4:	e7fd      	b.n	80056f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005720 <vTaskPlaceOnEventListRestricted+0x54>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	3318      	adds	r3, #24
 80056fc:	4619      	mov	r1, r3
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f7fe fdfd 	bl	80042fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d002      	beq.n	8005710 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800570a:	f04f 33ff 	mov.w	r3, #4294967295
 800570e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	68b8      	ldr	r0, [r7, #8]
 8005714:	f000 fbb0 	bl	8005e78 <prvAddCurrentTaskToDelayedList>
	}
 8005718:	bf00      	nop
 800571a:	3718      	adds	r7, #24
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	20004138 	.word	0x20004138

08005724 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10b      	bne.n	8005752 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573e:	f383 8811 	msr	BASEPRI, r3
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	60fb      	str	r3, [r7, #12]
}
 800574c:	bf00      	nop
 800574e:	bf00      	nop
 8005750:	e7fd      	b.n	800574e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	3318      	adds	r3, #24
 8005756:	4618      	mov	r0, r3
 8005758:	f7fe fe2e 	bl	80043b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800575c:	4b1d      	ldr	r3, [pc, #116]	@ (80057d4 <xTaskRemoveFromEventList+0xb0>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d11d      	bne.n	80057a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	3304      	adds	r3, #4
 8005768:	4618      	mov	r0, r3
 800576a:	f7fe fe25 	bl	80043b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005772:	4b19      	ldr	r3, [pc, #100]	@ (80057d8 <xTaskRemoveFromEventList+0xb4>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	429a      	cmp	r2, r3
 8005778:	d903      	bls.n	8005782 <xTaskRemoveFromEventList+0x5e>
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577e:	4a16      	ldr	r2, [pc, #88]	@ (80057d8 <xTaskRemoveFromEventList+0xb4>)
 8005780:	6013      	str	r3, [r2, #0]
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005786:	4613      	mov	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	4413      	add	r3, r2
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	4a13      	ldr	r2, [pc, #76]	@ (80057dc <xTaskRemoveFromEventList+0xb8>)
 8005790:	441a      	add	r2, r3
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	3304      	adds	r3, #4
 8005796:	4619      	mov	r1, r3
 8005798:	4610      	mov	r0, r2
 800579a:	f7fe fdb0 	bl	80042fe <vListInsertEnd>
 800579e:	e005      	b.n	80057ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	3318      	adds	r3, #24
 80057a4:	4619      	mov	r1, r3
 80057a6:	480e      	ldr	r0, [pc, #56]	@ (80057e0 <xTaskRemoveFromEventList+0xbc>)
 80057a8:	f7fe fda9 	bl	80042fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b0:	4b0c      	ldr	r3, [pc, #48]	@ (80057e4 <xTaskRemoveFromEventList+0xc0>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d905      	bls.n	80057c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057ba:	2301      	movs	r3, #1
 80057bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057be:	4b0a      	ldr	r3, [pc, #40]	@ (80057e8 <xTaskRemoveFromEventList+0xc4>)
 80057c0:	2201      	movs	r2, #1
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	e001      	b.n	80057ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80057c6:	2300      	movs	r3, #0
 80057c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80057ca:	697b      	ldr	r3, [r7, #20]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	20004634 	.word	0x20004634
 80057d8:	20004614 	.word	0x20004614
 80057dc:	2000413c 	.word	0x2000413c
 80057e0:	200045cc 	.word	0x200045cc
 80057e4:	20004138 	.word	0x20004138
 80057e8:	20004620 	.word	0x20004620

080057ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057f4:	4b06      	ldr	r3, [pc, #24]	@ (8005810 <vTaskInternalSetTimeOutState+0x24>)
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057fc:	4b05      	ldr	r3, [pc, #20]	@ (8005814 <vTaskInternalSetTimeOutState+0x28>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	605a      	str	r2, [r3, #4]
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	20004624 	.word	0x20004624
 8005814:	20004610 	.word	0x20004610

08005818 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b088      	sub	sp, #32
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10b      	bne.n	8005840 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	613b      	str	r3, [r7, #16]
}
 800583a:	bf00      	nop
 800583c:	bf00      	nop
 800583e:	e7fd      	b.n	800583c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10b      	bne.n	800585e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584a:	f383 8811 	msr	BASEPRI, r3
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f3bf 8f4f 	dsb	sy
 8005856:	60fb      	str	r3, [r7, #12]
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	e7fd      	b.n	800585a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800585e:	f000 ffeb 	bl	8006838 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005862:	4b1d      	ldr	r3, [pc, #116]	@ (80058d8 <xTaskCheckForTimeOut+0xc0>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587a:	d102      	bne.n	8005882 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800587c:	2300      	movs	r3, #0
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	e023      	b.n	80058ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	4b15      	ldr	r3, [pc, #84]	@ (80058dc <xTaskCheckForTimeOut+0xc4>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d007      	beq.n	800589e <xTaskCheckForTimeOut+0x86>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	429a      	cmp	r2, r3
 8005896:	d302      	bcc.n	800589e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005898:	2301      	movs	r3, #1
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	e015      	b.n	80058ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d20b      	bcs.n	80058c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	1ad2      	subs	r2, r2, r3
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7ff ff99 	bl	80057ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058ba:	2300      	movs	r3, #0
 80058bc:	61fb      	str	r3, [r7, #28]
 80058be:	e004      	b.n	80058ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058c6:	2301      	movs	r3, #1
 80058c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058ca:	f000 ffe7 	bl	800689c <vPortExitCritical>

	return xReturn;
 80058ce:	69fb      	ldr	r3, [r7, #28]
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3720      	adds	r7, #32
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	20004610 	.word	0x20004610
 80058dc:	20004624 	.word	0x20004624

080058e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058e4:	4b03      	ldr	r3, [pc, #12]	@ (80058f4 <vTaskMissedYield+0x14>)
 80058e6:	2201      	movs	r2, #1
 80058e8:	601a      	str	r2, [r3, #0]
}
 80058ea:	bf00      	nop
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	20004620 	.word	0x20004620

080058f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005900:	f000 f852 	bl	80059a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005904:	4b06      	ldr	r3, [pc, #24]	@ (8005920 <prvIdleTask+0x28>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d9f9      	bls.n	8005900 <prvIdleTask+0x8>
			{
				taskYIELD();
 800590c:	4b05      	ldr	r3, [pc, #20]	@ (8005924 <prvIdleTask+0x2c>)
 800590e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800591c:	e7f0      	b.n	8005900 <prvIdleTask+0x8>
 800591e:	bf00      	nop
 8005920:	2000413c 	.word	0x2000413c
 8005924:	e000ed04 	.word	0xe000ed04

08005928 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800592e:	2300      	movs	r3, #0
 8005930:	607b      	str	r3, [r7, #4]
 8005932:	e00c      	b.n	800594e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	4a12      	ldr	r2, [pc, #72]	@ (8005988 <prvInitialiseTaskLists+0x60>)
 8005940:	4413      	add	r3, r2
 8005942:	4618      	mov	r0, r3
 8005944:	f7fe fcae 	bl	80042a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	3301      	adds	r3, #1
 800594c:	607b      	str	r3, [r7, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b37      	cmp	r3, #55	@ 0x37
 8005952:	d9ef      	bls.n	8005934 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005954:	480d      	ldr	r0, [pc, #52]	@ (800598c <prvInitialiseTaskLists+0x64>)
 8005956:	f7fe fca5 	bl	80042a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800595a:	480d      	ldr	r0, [pc, #52]	@ (8005990 <prvInitialiseTaskLists+0x68>)
 800595c:	f7fe fca2 	bl	80042a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005960:	480c      	ldr	r0, [pc, #48]	@ (8005994 <prvInitialiseTaskLists+0x6c>)
 8005962:	f7fe fc9f 	bl	80042a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005966:	480c      	ldr	r0, [pc, #48]	@ (8005998 <prvInitialiseTaskLists+0x70>)
 8005968:	f7fe fc9c 	bl	80042a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800596c:	480b      	ldr	r0, [pc, #44]	@ (800599c <prvInitialiseTaskLists+0x74>)
 800596e:	f7fe fc99 	bl	80042a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005972:	4b0b      	ldr	r3, [pc, #44]	@ (80059a0 <prvInitialiseTaskLists+0x78>)
 8005974:	4a05      	ldr	r2, [pc, #20]	@ (800598c <prvInitialiseTaskLists+0x64>)
 8005976:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005978:	4b0a      	ldr	r3, [pc, #40]	@ (80059a4 <prvInitialiseTaskLists+0x7c>)
 800597a:	4a05      	ldr	r2, [pc, #20]	@ (8005990 <prvInitialiseTaskLists+0x68>)
 800597c:	601a      	str	r2, [r3, #0]
}
 800597e:	bf00      	nop
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	2000413c 	.word	0x2000413c
 800598c:	2000459c 	.word	0x2000459c
 8005990:	200045b0 	.word	0x200045b0
 8005994:	200045cc 	.word	0x200045cc
 8005998:	200045e0 	.word	0x200045e0
 800599c:	200045f8 	.word	0x200045f8
 80059a0:	200045c4 	.word	0x200045c4
 80059a4:	200045c8 	.word	0x200045c8

080059a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059ae:	e019      	b.n	80059e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059b0:	f000 ff42 	bl	8006838 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059b4:	4b10      	ldr	r3, [pc, #64]	@ (80059f8 <prvCheckTasksWaitingTermination+0x50>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fe fcf9 	bl	80043b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059c6:	4b0d      	ldr	r3, [pc, #52]	@ (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	4a0b      	ldr	r2, [pc, #44]	@ (80059fc <prvCheckTasksWaitingTermination+0x54>)
 80059ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a00 <prvCheckTasksWaitingTermination+0x58>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005a00 <prvCheckTasksWaitingTermination+0x58>)
 80059d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059da:	f000 ff5f 	bl	800689c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f810 	bl	8005a04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059e4:	4b06      	ldr	r3, [pc, #24]	@ (8005a00 <prvCheckTasksWaitingTermination+0x58>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e1      	bne.n	80059b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059ec:	bf00      	nop
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	200045e0 	.word	0x200045e0
 80059fc:	2000460c 	.word	0x2000460c
 8005a00:	200045f4 	.word	0x200045f4

08005a04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	3354      	adds	r3, #84	@ 0x54
 8005a10:	4618      	mov	r0, r3
 8005a12:	f001 fa29 	bl	8006e68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d108      	bne.n	8005a32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 f8f7 	bl	8006c18 <vPortFree>
				vPortFree( pxTCB );
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f001 f8f4 	bl	8006c18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a30:	e019      	b.n	8005a66 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d103      	bne.n	8005a44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f001 f8eb 	bl	8006c18 <vPortFree>
	}
 8005a42:	e010      	b.n	8005a66 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d00b      	beq.n	8005a66 <prvDeleteTCB+0x62>
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	60fb      	str	r3, [r7, #12]
}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	e7fd      	b.n	8005a62 <prvDeleteTCB+0x5e>
	}
 8005a66:	bf00      	nop
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a76:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa8 <prvResetNextTaskUnblockTime+0x38>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d104      	bne.n	8005a8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a80:	4b0a      	ldr	r3, [pc, #40]	@ (8005aac <prvResetNextTaskUnblockTime+0x3c>)
 8005a82:	f04f 32ff 	mov.w	r2, #4294967295
 8005a86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a88:	e008      	b.n	8005a9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a8a:	4b07      	ldr	r3, [pc, #28]	@ (8005aa8 <prvResetNextTaskUnblockTime+0x38>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	4a04      	ldr	r2, [pc, #16]	@ (8005aac <prvResetNextTaskUnblockTime+0x3c>)
 8005a9a:	6013      	str	r3, [r2, #0]
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	200045c4 	.word	0x200045c4
 8005aac:	2000462c 	.word	0x2000462c

08005ab0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005ab6:	4b05      	ldr	r3, [pc, #20]	@ (8005acc <xTaskGetCurrentTaskHandle+0x1c>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005abc:	687b      	ldr	r3, [r7, #4]
	}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	370c      	adds	r7, #12
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20004138 	.word	0x20004138

08005ad0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b04 <xTaskGetSchedulerState+0x34>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d102      	bne.n	8005ae4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	607b      	str	r3, [r7, #4]
 8005ae2:	e008      	b.n	8005af6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ae4:	4b08      	ldr	r3, [pc, #32]	@ (8005b08 <xTaskGetSchedulerState+0x38>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d102      	bne.n	8005af2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005aec:	2302      	movs	r3, #2
 8005aee:	607b      	str	r3, [r7, #4]
 8005af0:	e001      	b.n	8005af6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005af2:	2300      	movs	r3, #0
 8005af4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005af6:	687b      	ldr	r3, [r7, #4]
	}
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	20004618 	.word	0x20004618
 8005b08:	20004634 	.word	0x20004634

08005b0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d058      	beq.n	8005bd4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b22:	4b2f      	ldr	r3, [pc, #188]	@ (8005be0 <xTaskPriorityDisinherit+0xd4>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d00b      	beq.n	8005b44 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	60fb      	str	r3, [r7, #12]
}
 8005b3e:	bf00      	nop
 8005b40:	bf00      	nop
 8005b42:	e7fd      	b.n	8005b40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	60bb      	str	r3, [r7, #8]
}
 8005b5e:	bf00      	nop
 8005b60:	bf00      	nop
 8005b62:	e7fd      	b.n	8005b60 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b68:	1e5a      	subs	r2, r3, #1
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d02c      	beq.n	8005bd4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d128      	bne.n	8005bd4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	3304      	adds	r3, #4
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fe fc16 	bl	80043b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b98:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8005be4 <xTaskPriorityDisinherit+0xd8>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d903      	bls.n	8005bb4 <xTaskPriorityDisinherit+0xa8>
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8005be4 <xTaskPriorityDisinherit+0xd8>)
 8005bb2:	6013      	str	r3, [r2, #0]
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb8:	4613      	mov	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	4a09      	ldr	r2, [pc, #36]	@ (8005be8 <xTaskPriorityDisinherit+0xdc>)
 8005bc2:	441a      	add	r2, r3
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	f7fe fb97 	bl	80042fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005bd4:	697b      	ldr	r3, [r7, #20]
	}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20004138 	.word	0x20004138
 8005be4:	20004614 	.word	0x20004614
 8005be8:	2000413c 	.word	0x2000413c

08005bec <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b086      	sub	sp, #24
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]
 8005bf8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8005bfa:	f000 fe1d 	bl	8006838 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005bfe:	4b29      	ldr	r3, [pc, #164]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d01c      	beq.n	8005c46 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005c0c:	4b25      	ldr	r3, [pc, #148]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	43d2      	mvns	r2, r2
 8005c18:	400a      	ands	r2, r1
 8005c1a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005c1e:	4b21      	ldr	r3, [pc, #132]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00b      	beq.n	8005c46 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c2e:	2101      	movs	r1, #1
 8005c30:	6838      	ldr	r0, [r7, #0]
 8005c32:	f000 f921 	bl	8005e78 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005c36:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca8 <xTaskNotifyWait+0xbc>)
 8005c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005c46:	f000 fe29 	bl	800689c <vPortExitCritical>

		taskENTER_CRITICAL();
 8005c4a:	f000 fdf5 	bl	8006838 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d005      	beq.n	8005c60 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005c54:	4b13      	ldr	r3, [pc, #76]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005c60:	4b10      	ldr	r3, [pc, #64]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d002      	beq.n	8005c74 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
 8005c72:	e00a      	b.n	8005c8a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005c74:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	43d2      	mvns	r2, r2
 8005c80:	400a      	ands	r2, r1
 8005c82:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8005c86:	2301      	movs	r3, #1
 8005c88:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c8a:	4b06      	ldr	r3, [pc, #24]	@ (8005ca4 <xTaskNotifyWait+0xb8>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8005c94:	f000 fe02 	bl	800689c <vPortExitCritical>

		return xReturn;
 8005c98:	697b      	ldr	r3, [r7, #20]
	}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3718      	adds	r7, #24
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20004138 	.word	0x20004138
 8005ca8:	e000ed04 	.word	0xe000ed04

08005cac <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b08e      	sub	sp, #56	@ 0x38
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	603b      	str	r3, [r7, #0]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10b      	bne.n	8005cde <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8005cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cca:	f383 8811 	msr	BASEPRI, r3
 8005cce:	f3bf 8f6f 	isb	sy
 8005cd2:	f3bf 8f4f 	dsb	sy
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005cd8:	bf00      	nop
 8005cda:	bf00      	nop
 8005cdc:	e7fd      	b.n	8005cda <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cde:	f000 fe8b 	bl	80069f8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8005ce6:	f3ef 8211 	mrs	r2, BASEPRI
 8005cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cee:	f383 8811 	msr	BASEPRI, r3
 8005cf2:	f3bf 8f6f 	isb	sy
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	623a      	str	r2, [r7, #32]
 8005cfc:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8005cfe:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d004      	beq.n	8005d12 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d14:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005d18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8005d24:	79fb      	ldrb	r3, [r7, #7]
 8005d26:	2b04      	cmp	r3, #4
 8005d28:	d82e      	bhi.n	8005d88 <xTaskGenericNotifyFromISR+0xdc>
 8005d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d30 <xTaskGenericNotifyFromISR+0x84>)
 8005d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d30:	08005dad 	.word	0x08005dad
 8005d34:	08005d45 	.word	0x08005d45
 8005d38:	08005d57 	.word	0x08005d57
 8005d3c:	08005d67 	.word	0x08005d67
 8005d40:	08005d71 	.word	0x08005d71
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8005d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d46:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d50:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005d54:	e02d      	b.n	8005db2 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8005d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d5c:	1c5a      	adds	r2, r3, #1
 8005d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d60:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005d64:	e025      	b.n	8005db2 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005d6e:	e020      	b.n	8005db2 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005d70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d004      	beq.n	8005d82 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005d80:	e017      	b.n	8005db2 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8005d82:	2300      	movs	r3, #0
 8005d84:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8005d86:	e014      	b.n	8005db2 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d92:	d00d      	beq.n	8005db0 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8005d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d98:	f383 8811 	msr	BASEPRI, r3
 8005d9c:	f3bf 8f6f 	isb	sy
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	61bb      	str	r3, [r7, #24]
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	e7fd      	b.n	8005da8 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8005dac:	bf00      	nop
 8005dae:	e000      	b.n	8005db2 <xTaskGenericNotifyFromISR+0x106>
					break;
 8005db0:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005db2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d147      	bne.n	8005e4a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00b      	beq.n	8005dda <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8005dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc6:	f383 8811 	msr	BASEPRI, r3
 8005dca:	f3bf 8f6f 	isb	sy
 8005dce:	f3bf 8f4f 	dsb	sy
 8005dd2:	617b      	str	r3, [r7, #20]
}
 8005dd4:	bf00      	nop
 8005dd6:	bf00      	nop
 8005dd8:	e7fd      	b.n	8005dd6 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dda:	4b21      	ldr	r3, [pc, #132]	@ (8005e60 <xTaskGenericNotifyFromISR+0x1b4>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d11d      	bne.n	8005e1e <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de4:	3304      	adds	r3, #4
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fe fae6 	bl	80043b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df0:	4b1c      	ldr	r3, [pc, #112]	@ (8005e64 <xTaskGenericNotifyFromISR+0x1b8>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d903      	bls.n	8005e00 <xTaskGenericNotifyFromISR+0x154>
 8005df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	4a19      	ldr	r2, [pc, #100]	@ (8005e64 <xTaskGenericNotifyFromISR+0x1b8>)
 8005dfe:	6013      	str	r3, [r2, #0]
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e04:	4613      	mov	r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4a16      	ldr	r2, [pc, #88]	@ (8005e68 <xTaskGenericNotifyFromISR+0x1bc>)
 8005e0e:	441a      	add	r2, r3
 8005e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e12:	3304      	adds	r3, #4
 8005e14:	4619      	mov	r1, r3
 8005e16:	4610      	mov	r0, r2
 8005e18:	f7fe fa71 	bl	80042fe <vListInsertEnd>
 8005e1c:	e005      	b.n	8005e2a <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e20:	3318      	adds	r3, #24
 8005e22:	4619      	mov	r1, r3
 8005e24:	4811      	ldr	r0, [pc, #68]	@ (8005e6c <xTaskGenericNotifyFromISR+0x1c0>)
 8005e26:	f7fe fa6a 	bl	80042fe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2e:	4b10      	ldr	r3, [pc, #64]	@ (8005e70 <xTaskGenericNotifyFromISR+0x1c4>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d908      	bls.n	8005e4a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005e38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005e3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e40:	2201      	movs	r2, #1
 8005e42:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8005e44:	4b0b      	ldr	r3, [pc, #44]	@ (8005e74 <xTaskGenericNotifyFromISR+0x1c8>)
 8005e46:	2201      	movs	r2, #1
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f383 8811 	msr	BASEPRI, r3
}
 8005e54:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8005e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3738      	adds	r7, #56	@ 0x38
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	20004634 	.word	0x20004634
 8005e64:	20004614 	.word	0x20004614
 8005e68:	2000413c 	.word	0x2000413c
 8005e6c:	200045cc 	.word	0x200045cc
 8005e70:	20004138 	.word	0x20004138
 8005e74:	20004620 	.word	0x20004620

08005e78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e82:	4b21      	ldr	r3, [pc, #132]	@ (8005f08 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e88:	4b20      	ldr	r3, [pc, #128]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	3304      	adds	r3, #4
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fe fa92 	bl	80043b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9a:	d10a      	bne.n	8005eb2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	4819      	ldr	r0, [pc, #100]	@ (8005f10 <prvAddCurrentTaskToDelayedList+0x98>)
 8005eac:	f7fe fa27 	bl	80042fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005eb0:	e026      	b.n	8005f00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4413      	add	r3, r2
 8005eb8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eba:	4b14      	ldr	r3, [pc, #80]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d209      	bcs.n	8005ede <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eca:	4b12      	ldr	r3, [pc, #72]	@ (8005f14 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	4b0f      	ldr	r3, [pc, #60]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	4610      	mov	r0, r2
 8005ed8:	f7fe fa35 	bl	8004346 <vListInsert>
}
 8005edc:	e010      	b.n	8005f00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ede:	4b0e      	ldr	r3, [pc, #56]	@ (8005f18 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	4619      	mov	r1, r3
 8005eea:	4610      	mov	r0, r2
 8005eec:	f7fe fa2b 	bl	8004346 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8005f1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d202      	bcs.n	8005f00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005efa:	4a08      	ldr	r2, [pc, #32]	@ (8005f1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	6013      	str	r3, [r2, #0]
}
 8005f00:	bf00      	nop
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	20004610 	.word	0x20004610
 8005f0c:	20004138 	.word	0x20004138
 8005f10:	200045f8 	.word	0x200045f8
 8005f14:	200045c8 	.word	0x200045c8
 8005f18:	200045c4 	.word	0x200045c4
 8005f1c:	2000462c 	.word	0x2000462c

08005f20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b08a      	sub	sp, #40	@ 0x28
 8005f24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005f2a:	f000 fb13 	bl	8006554 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8005fa4 <xTimerCreateTimerTask+0x84>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d021      	beq.n	8005f7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005f3e:	1d3a      	adds	r2, r7, #4
 8005f40:	f107 0108 	add.w	r1, r7, #8
 8005f44:	f107 030c 	add.w	r3, r7, #12
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7fe f991 	bl	8004270 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	9202      	str	r2, [sp, #8]
 8005f56:	9301      	str	r3, [sp, #4]
 8005f58:	2302      	movs	r3, #2
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	460a      	mov	r2, r1
 8005f60:	4911      	ldr	r1, [pc, #68]	@ (8005fa8 <xTimerCreateTimerTask+0x88>)
 8005f62:	4812      	ldr	r0, [pc, #72]	@ (8005fac <xTimerCreateTimerTask+0x8c>)
 8005f64:	f7fe ff4c 	bl	8004e00 <xTaskCreateStatic>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	4a11      	ldr	r2, [pc, #68]	@ (8005fb0 <xTimerCreateTimerTask+0x90>)
 8005f6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f6e:	4b10      	ldr	r3, [pc, #64]	@ (8005fb0 <xTimerCreateTimerTask+0x90>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f76:	2301      	movs	r3, #1
 8005f78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10b      	bne.n	8005f98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f84:	f383 8811 	msr	BASEPRI, r3
 8005f88:	f3bf 8f6f 	isb	sy
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	613b      	str	r3, [r7, #16]
}
 8005f92:	bf00      	nop
 8005f94:	bf00      	nop
 8005f96:	e7fd      	b.n	8005f94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f98:	697b      	ldr	r3, [r7, #20]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20004668 	.word	0x20004668
 8005fa8:	08007ad0 	.word	0x08007ad0
 8005fac:	080060ed 	.word	0x080060ed
 8005fb0:	2000466c 	.word	0x2000466c

08005fb4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08a      	sub	sp, #40	@ 0x28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]
 8005fc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10b      	bne.n	8005fe4 <xTimerGenericCommand+0x30>
	__asm volatile
 8005fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd0:	f383 8811 	msr	BASEPRI, r3
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	623b      	str	r3, [r7, #32]
}
 8005fde:	bf00      	nop
 8005fe0:	bf00      	nop
 8005fe2:	e7fd      	b.n	8005fe0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005fe4:	4b19      	ldr	r3, [pc, #100]	@ (800604c <xTimerGenericCommand+0x98>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d02a      	beq.n	8006042 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	2b05      	cmp	r3, #5
 8005ffc:	dc18      	bgt.n	8006030 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005ffe:	f7ff fd67 	bl	8005ad0 <xTaskGetSchedulerState>
 8006002:	4603      	mov	r3, r0
 8006004:	2b02      	cmp	r3, #2
 8006006:	d109      	bne.n	800601c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006008:	4b10      	ldr	r3, [pc, #64]	@ (800604c <xTimerGenericCommand+0x98>)
 800600a:	6818      	ldr	r0, [r3, #0]
 800600c:	f107 0110 	add.w	r1, r7, #16
 8006010:	2300      	movs	r3, #0
 8006012:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006014:	f7fe fb04 	bl	8004620 <xQueueGenericSend>
 8006018:	6278      	str	r0, [r7, #36]	@ 0x24
 800601a:	e012      	b.n	8006042 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800601c:	4b0b      	ldr	r3, [pc, #44]	@ (800604c <xTimerGenericCommand+0x98>)
 800601e:	6818      	ldr	r0, [r3, #0]
 8006020:	f107 0110 	add.w	r1, r7, #16
 8006024:	2300      	movs	r3, #0
 8006026:	2200      	movs	r2, #0
 8006028:	f7fe fafa 	bl	8004620 <xQueueGenericSend>
 800602c:	6278      	str	r0, [r7, #36]	@ 0x24
 800602e:	e008      	b.n	8006042 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006030:	4b06      	ldr	r3, [pc, #24]	@ (800604c <xTimerGenericCommand+0x98>)
 8006032:	6818      	ldr	r0, [r3, #0]
 8006034:	f107 0110 	add.w	r1, r7, #16
 8006038:	2300      	movs	r3, #0
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	f7fe fbf2 	bl	8004824 <xQueueGenericSendFromISR>
 8006040:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006044:	4618      	mov	r0, r3
 8006046:	3728      	adds	r7, #40	@ 0x28
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	20004668 	.word	0x20004668

08006050 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b088      	sub	sp, #32
 8006054:	af02      	add	r7, sp, #8
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800605a:	4b23      	ldr	r3, [pc, #140]	@ (80060e8 <prvProcessExpiredTimer+0x98>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	3304      	adds	r3, #4
 8006068:	4618      	mov	r0, r3
 800606a:	f7fe f9a5 	bl	80043b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006074:	f003 0304 	and.w	r3, r3, #4
 8006078:	2b00      	cmp	r3, #0
 800607a:	d023      	beq.n	80060c4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	699a      	ldr	r2, [r3, #24]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	18d1      	adds	r1, r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	6978      	ldr	r0, [r7, #20]
 800608a:	f000 f8d5 	bl	8006238 <prvInsertTimerInActiveList>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d020      	beq.n	80060d6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006094:	2300      	movs	r3, #0
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	2300      	movs	r3, #0
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	2100      	movs	r1, #0
 800609e:	6978      	ldr	r0, [r7, #20]
 80060a0:	f7ff ff88 	bl	8005fb4 <xTimerGenericCommand>
 80060a4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d114      	bne.n	80060d6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80060ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b0:	f383 8811 	msr	BASEPRI, r3
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	60fb      	str	r3, [r7, #12]
}
 80060be:	bf00      	nop
 80060c0:	bf00      	nop
 80060c2:	e7fd      	b.n	80060c0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060ca:	f023 0301 	bic.w	r3, r3, #1
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	6978      	ldr	r0, [r7, #20]
 80060dc:	4798      	blx	r3
}
 80060de:	bf00      	nop
 80060e0:	3718      	adds	r7, #24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	20004660 	.word	0x20004660

080060ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80060f4:	f107 0308 	add.w	r3, r7, #8
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 f859 	bl	80061b0 <prvGetNextExpireTime>
 80060fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	4619      	mov	r1, r3
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 f805 	bl	8006114 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800610a:	f000 f8d7 	bl	80062bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800610e:	bf00      	nop
 8006110:	e7f0      	b.n	80060f4 <prvTimerTask+0x8>
	...

08006114 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800611e:	f7ff f8d3 	bl	80052c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006122:	f107 0308 	add.w	r3, r7, #8
 8006126:	4618      	mov	r0, r3
 8006128:	f000 f866 	bl	80061f8 <prvSampleTimeNow>
 800612c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d130      	bne.n	8006196 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10a      	bne.n	8006150 <prvProcessTimerOrBlockTask+0x3c>
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	429a      	cmp	r2, r3
 8006140:	d806      	bhi.n	8006150 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006142:	f7ff f8cf 	bl	80052e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006146:	68f9      	ldr	r1, [r7, #12]
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7ff ff81 	bl	8006050 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800614e:	e024      	b.n	800619a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d008      	beq.n	8006168 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006156:	4b13      	ldr	r3, [pc, #76]	@ (80061a4 <prvProcessTimerOrBlockTask+0x90>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <prvProcessTimerOrBlockTask+0x50>
 8006160:	2301      	movs	r3, #1
 8006162:	e000      	b.n	8006166 <prvProcessTimerOrBlockTask+0x52>
 8006164:	2300      	movs	r3, #0
 8006166:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006168:	4b0f      	ldr	r3, [pc, #60]	@ (80061a8 <prvProcessTimerOrBlockTask+0x94>)
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	4619      	mov	r1, r3
 8006176:	f7fe fe0f 	bl	8004d98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800617a:	f7ff f8b3 	bl	80052e4 <xTaskResumeAll>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006184:	4b09      	ldr	r3, [pc, #36]	@ (80061ac <prvProcessTimerOrBlockTask+0x98>)
 8006186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618a:	601a      	str	r2, [r3, #0]
 800618c:	f3bf 8f4f 	dsb	sy
 8006190:	f3bf 8f6f 	isb	sy
}
 8006194:	e001      	b.n	800619a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006196:	f7ff f8a5 	bl	80052e4 <xTaskResumeAll>
}
 800619a:	bf00      	nop
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	20004664 	.word	0x20004664
 80061a8:	20004668 	.word	0x20004668
 80061ac:	e000ed04 	.word	0xe000ed04

080061b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80061b8:	4b0e      	ldr	r3, [pc, #56]	@ (80061f4 <prvGetNextExpireTime+0x44>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <prvGetNextExpireTime+0x16>
 80061c2:	2201      	movs	r2, #1
 80061c4:	e000      	b.n	80061c8 <prvGetNextExpireTime+0x18>
 80061c6:	2200      	movs	r2, #0
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d105      	bne.n	80061e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80061d4:	4b07      	ldr	r3, [pc, #28]	@ (80061f4 <prvGetNextExpireTime+0x44>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	60fb      	str	r3, [r7, #12]
 80061de:	e001      	b.n	80061e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80061e4:	68fb      	ldr	r3, [r7, #12]
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	20004660 	.word	0x20004660

080061f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006200:	f7ff f90e 	bl	8005420 <xTaskGetTickCount>
 8006204:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006206:	4b0b      	ldr	r3, [pc, #44]	@ (8006234 <prvSampleTimeNow+0x3c>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	429a      	cmp	r2, r3
 800620e:	d205      	bcs.n	800621c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006210:	f000 f93a 	bl	8006488 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	601a      	str	r2, [r3, #0]
 800621a:	e002      	b.n	8006222 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006222:	4a04      	ldr	r2, [pc, #16]	@ (8006234 <prvSampleTimeNow+0x3c>)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006228:	68fb      	ldr	r3, [r7, #12]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	20004670 	.word	0x20004670

08006238 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b086      	sub	sp, #24
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	607a      	str	r2, [r7, #4]
 8006244:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006246:	2300      	movs	r3, #0
 8006248:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	429a      	cmp	r2, r3
 800625c:	d812      	bhi.n	8006284 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	1ad2      	subs	r2, r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	699b      	ldr	r3, [r3, #24]
 8006268:	429a      	cmp	r2, r3
 800626a:	d302      	bcc.n	8006272 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800626c:	2301      	movs	r3, #1
 800626e:	617b      	str	r3, [r7, #20]
 8006270:	e01b      	b.n	80062aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006272:	4b10      	ldr	r3, [pc, #64]	@ (80062b4 <prvInsertTimerInActiveList+0x7c>)
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	3304      	adds	r3, #4
 800627a:	4619      	mov	r1, r3
 800627c:	4610      	mov	r0, r2
 800627e:	f7fe f862 	bl	8004346 <vListInsert>
 8006282:	e012      	b.n	80062aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	429a      	cmp	r2, r3
 800628a:	d206      	bcs.n	800629a <prvInsertTimerInActiveList+0x62>
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	429a      	cmp	r2, r3
 8006292:	d302      	bcc.n	800629a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006294:	2301      	movs	r3, #1
 8006296:	617b      	str	r3, [r7, #20]
 8006298:	e007      	b.n	80062aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800629a:	4b07      	ldr	r3, [pc, #28]	@ (80062b8 <prvInsertTimerInActiveList+0x80>)
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	3304      	adds	r3, #4
 80062a2:	4619      	mov	r1, r3
 80062a4:	4610      	mov	r0, r2
 80062a6:	f7fe f84e 	bl	8004346 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80062aa:	697b      	ldr	r3, [r7, #20]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20004664 	.word	0x20004664
 80062b8:	20004660 	.word	0x20004660

080062bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b08e      	sub	sp, #56	@ 0x38
 80062c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062c2:	e0ce      	b.n	8006462 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	da19      	bge.n	80062fe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80062ca:	1d3b      	adds	r3, r7, #4
 80062cc:	3304      	adds	r3, #4
 80062ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80062d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10b      	bne.n	80062ee <prvProcessReceivedCommands+0x32>
	__asm volatile
 80062d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062da:	f383 8811 	msr	BASEPRI, r3
 80062de:	f3bf 8f6f 	isb	sy
 80062e2:	f3bf 8f4f 	dsb	sy
 80062e6:	61fb      	str	r3, [r7, #28]
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	e7fd      	b.n	80062ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80062ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062f4:	6850      	ldr	r0, [r2, #4]
 80062f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062f8:	6892      	ldr	r2, [r2, #8]
 80062fa:	4611      	mov	r1, r2
 80062fc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	f2c0 80ae 	blt.w	8006462 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800630a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d004      	beq.n	800631c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006314:	3304      	adds	r3, #4
 8006316:	4618      	mov	r0, r3
 8006318:	f7fe f84e 	bl	80043b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800631c:	463b      	mov	r3, r7
 800631e:	4618      	mov	r0, r3
 8006320:	f7ff ff6a 	bl	80061f8 <prvSampleTimeNow>
 8006324:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b09      	cmp	r3, #9
 800632a:	f200 8097 	bhi.w	800645c <prvProcessReceivedCommands+0x1a0>
 800632e:	a201      	add	r2, pc, #4	@ (adr r2, 8006334 <prvProcessReceivedCommands+0x78>)
 8006330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006334:	0800635d 	.word	0x0800635d
 8006338:	0800635d 	.word	0x0800635d
 800633c:	0800635d 	.word	0x0800635d
 8006340:	080063d3 	.word	0x080063d3
 8006344:	080063e7 	.word	0x080063e7
 8006348:	08006433 	.word	0x08006433
 800634c:	0800635d 	.word	0x0800635d
 8006350:	0800635d 	.word	0x0800635d
 8006354:	080063d3 	.word	0x080063d3
 8006358:	080063e7 	.word	0x080063e7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800635c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006362:	f043 0301 	orr.w	r3, r3, #1
 8006366:	b2da      	uxtb	r2, r3
 8006368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	18d1      	adds	r1, r2, r3
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800637a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800637c:	f7ff ff5c 	bl	8006238 <prvInsertTimerInActiveList>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d06c      	beq.n	8006460 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800638c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800638e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006390:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d061      	beq.n	8006460 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	441a      	add	r2, r3
 80063a4:	2300      	movs	r3, #0
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	2300      	movs	r3, #0
 80063aa:	2100      	movs	r1, #0
 80063ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ae:	f7ff fe01 	bl	8005fb4 <xTimerGenericCommand>
 80063b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d152      	bne.n	8006460 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80063ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063be:	f383 8811 	msr	BASEPRI, r3
 80063c2:	f3bf 8f6f 	isb	sy
 80063c6:	f3bf 8f4f 	dsb	sy
 80063ca:	61bb      	str	r3, [r7, #24]
}
 80063cc:	bf00      	nop
 80063ce:	bf00      	nop
 80063d0:	e7fd      	b.n	80063ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063d8:	f023 0301 	bic.w	r3, r3, #1
 80063dc:	b2da      	uxtb	r2, r3
 80063de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80063e4:	e03d      	b.n	8006462 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80063e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80063fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10b      	bne.n	800641e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	617b      	str	r3, [r7, #20]
}
 8006418:	bf00      	nop
 800641a:	bf00      	nop
 800641c:	e7fd      	b.n	800641a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800641e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006420:	699a      	ldr	r2, [r3, #24]
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	18d1      	adds	r1, r2, r3
 8006426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006428:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800642a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800642c:	f7ff ff04 	bl	8006238 <prvInsertTimerInActiveList>
					break;
 8006430:	e017      	b.n	8006462 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006434:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d103      	bne.n	8006448 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006442:	f000 fbe9 	bl	8006c18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006446:	e00c      	b.n	8006462 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800644a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800644e:	f023 0301 	bic.w	r3, r3, #1
 8006452:	b2da      	uxtb	r2, r3
 8006454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006456:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800645a:	e002      	b.n	8006462 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800645c:	bf00      	nop
 800645e:	e000      	b.n	8006462 <prvProcessReceivedCommands+0x1a6>
					break;
 8006460:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006462:	4b08      	ldr	r3, [pc, #32]	@ (8006484 <prvProcessReceivedCommands+0x1c8>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	1d39      	adds	r1, r7, #4
 8006468:	2200      	movs	r2, #0
 800646a:	4618      	mov	r0, r3
 800646c:	f7fe fa78 	bl	8004960 <xQueueReceive>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	f47f af26 	bne.w	80062c4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006478:	bf00      	nop
 800647a:	bf00      	nop
 800647c:	3730      	adds	r7, #48	@ 0x30
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	20004668 	.word	0x20004668

08006488 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b088      	sub	sp, #32
 800648c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800648e:	e049      	b.n	8006524 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006490:	4b2e      	ldr	r3, [pc, #184]	@ (800654c <prvSwitchTimerLists+0xc4>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800649a:	4b2c      	ldr	r3, [pc, #176]	@ (800654c <prvSwitchTimerLists+0xc4>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	3304      	adds	r3, #4
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fd ff85 	bl	80043b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d02f      	beq.n	8006524 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4413      	add	r3, r2
 80064cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d90e      	bls.n	80064f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80064e2:	4b1a      	ldr	r3, [pc, #104]	@ (800654c <prvSwitchTimerLists+0xc4>)
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	3304      	adds	r3, #4
 80064ea:	4619      	mov	r1, r3
 80064ec:	4610      	mov	r0, r2
 80064ee:	f7fd ff2a 	bl	8004346 <vListInsert>
 80064f2:	e017      	b.n	8006524 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80064f4:	2300      	movs	r3, #0
 80064f6:	9300      	str	r3, [sp, #0]
 80064f8:	2300      	movs	r3, #0
 80064fa:	693a      	ldr	r2, [r7, #16]
 80064fc:	2100      	movs	r1, #0
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f7ff fd58 	bl	8005fb4 <xTimerGenericCommand>
 8006504:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10b      	bne.n	8006524 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800650c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006510:	f383 8811 	msr	BASEPRI, r3
 8006514:	f3bf 8f6f 	isb	sy
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	603b      	str	r3, [r7, #0]
}
 800651e:	bf00      	nop
 8006520:	bf00      	nop
 8006522:	e7fd      	b.n	8006520 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006524:	4b09      	ldr	r3, [pc, #36]	@ (800654c <prvSwitchTimerLists+0xc4>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1b0      	bne.n	8006490 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800652e:	4b07      	ldr	r3, [pc, #28]	@ (800654c <prvSwitchTimerLists+0xc4>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006534:	4b06      	ldr	r3, [pc, #24]	@ (8006550 <prvSwitchTimerLists+0xc8>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a04      	ldr	r2, [pc, #16]	@ (800654c <prvSwitchTimerLists+0xc4>)
 800653a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800653c:	4a04      	ldr	r2, [pc, #16]	@ (8006550 <prvSwitchTimerLists+0xc8>)
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	6013      	str	r3, [r2, #0]
}
 8006542:	bf00      	nop
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	20004660 	.word	0x20004660
 8006550:	20004664 	.word	0x20004664

08006554 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800655a:	f000 f96d 	bl	8006838 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800655e:	4b15      	ldr	r3, [pc, #84]	@ (80065b4 <prvCheckForValidListAndQueue+0x60>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d120      	bne.n	80065a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006566:	4814      	ldr	r0, [pc, #80]	@ (80065b8 <prvCheckForValidListAndQueue+0x64>)
 8006568:	f7fd fe9c 	bl	80042a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800656c:	4813      	ldr	r0, [pc, #76]	@ (80065bc <prvCheckForValidListAndQueue+0x68>)
 800656e:	f7fd fe99 	bl	80042a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006572:	4b13      	ldr	r3, [pc, #76]	@ (80065c0 <prvCheckForValidListAndQueue+0x6c>)
 8006574:	4a10      	ldr	r2, [pc, #64]	@ (80065b8 <prvCheckForValidListAndQueue+0x64>)
 8006576:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006578:	4b12      	ldr	r3, [pc, #72]	@ (80065c4 <prvCheckForValidListAndQueue+0x70>)
 800657a:	4a10      	ldr	r2, [pc, #64]	@ (80065bc <prvCheckForValidListAndQueue+0x68>)
 800657c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800657e:	2300      	movs	r3, #0
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	4b11      	ldr	r3, [pc, #68]	@ (80065c8 <prvCheckForValidListAndQueue+0x74>)
 8006584:	4a11      	ldr	r2, [pc, #68]	@ (80065cc <prvCheckForValidListAndQueue+0x78>)
 8006586:	2110      	movs	r1, #16
 8006588:	200a      	movs	r0, #10
 800658a:	f7fd ffa9 	bl	80044e0 <xQueueGenericCreateStatic>
 800658e:	4603      	mov	r3, r0
 8006590:	4a08      	ldr	r2, [pc, #32]	@ (80065b4 <prvCheckForValidListAndQueue+0x60>)
 8006592:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006594:	4b07      	ldr	r3, [pc, #28]	@ (80065b4 <prvCheckForValidListAndQueue+0x60>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d005      	beq.n	80065a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800659c:	4b05      	ldr	r3, [pc, #20]	@ (80065b4 <prvCheckForValidListAndQueue+0x60>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	490b      	ldr	r1, [pc, #44]	@ (80065d0 <prvCheckForValidListAndQueue+0x7c>)
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fe fbce 	bl	8004d44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065a8:	f000 f978 	bl	800689c <vPortExitCritical>
}
 80065ac:	bf00      	nop
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20004668 	.word	0x20004668
 80065b8:	20004638 	.word	0x20004638
 80065bc:	2000464c 	.word	0x2000464c
 80065c0:	20004660 	.word	0x20004660
 80065c4:	20004664 	.word	0x20004664
 80065c8:	20004714 	.word	0x20004714
 80065cc:	20004674 	.word	0x20004674
 80065d0:	08007ad8 	.word	0x08007ad8

080065d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	3b04      	subs	r3, #4
 80065e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80065ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3b04      	subs	r3, #4
 80065f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f023 0201 	bic.w	r2, r3, #1
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3b04      	subs	r3, #4
 8006602:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006604:	4a0c      	ldr	r2, [pc, #48]	@ (8006638 <pxPortInitialiseStack+0x64>)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3b14      	subs	r3, #20
 800660e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	3b04      	subs	r3, #4
 800661a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f06f 0202 	mvn.w	r2, #2
 8006622:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	3b20      	subs	r3, #32
 8006628:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800662a:	68fb      	ldr	r3, [r7, #12]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr
 8006638:	0800663d 	.word	0x0800663d

0800663c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006646:	4b13      	ldr	r3, [pc, #76]	@ (8006694 <prvTaskExitError+0x58>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664e:	d00b      	beq.n	8006668 <prvTaskExitError+0x2c>
	__asm volatile
 8006650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	60fb      	str	r3, [r7, #12]
}
 8006662:	bf00      	nop
 8006664:	bf00      	nop
 8006666:	e7fd      	b.n	8006664 <prvTaskExitError+0x28>
	__asm volatile
 8006668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666c:	f383 8811 	msr	BASEPRI, r3
 8006670:	f3bf 8f6f 	isb	sy
 8006674:	f3bf 8f4f 	dsb	sy
 8006678:	60bb      	str	r3, [r7, #8]
}
 800667a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800667c:	bf00      	nop
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d0fc      	beq.n	800667e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	3714      	adds	r7, #20
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000030 	.word	0x20000030
	...

080066a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066a0:	4b07      	ldr	r3, [pc, #28]	@ (80066c0 <pxCurrentTCBConst2>)
 80066a2:	6819      	ldr	r1, [r3, #0]
 80066a4:	6808      	ldr	r0, [r1, #0]
 80066a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066aa:	f380 8809 	msr	PSP, r0
 80066ae:	f3bf 8f6f 	isb	sy
 80066b2:	f04f 0000 	mov.w	r0, #0
 80066b6:	f380 8811 	msr	BASEPRI, r0
 80066ba:	4770      	bx	lr
 80066bc:	f3af 8000 	nop.w

080066c0 <pxCurrentTCBConst2>:
 80066c0:	20004138 	.word	0x20004138
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066c4:	bf00      	nop
 80066c6:	bf00      	nop

080066c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066c8:	4808      	ldr	r0, [pc, #32]	@ (80066ec <prvPortStartFirstTask+0x24>)
 80066ca:	6800      	ldr	r0, [r0, #0]
 80066cc:	6800      	ldr	r0, [r0, #0]
 80066ce:	f380 8808 	msr	MSP, r0
 80066d2:	f04f 0000 	mov.w	r0, #0
 80066d6:	f380 8814 	msr	CONTROL, r0
 80066da:	b662      	cpsie	i
 80066dc:	b661      	cpsie	f
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	df00      	svc	0
 80066e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80066ea:	bf00      	nop
 80066ec:	e000ed08 	.word	0xe000ed08

080066f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b086      	sub	sp, #24
 80066f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80066f6:	4b47      	ldr	r3, [pc, #284]	@ (8006814 <xPortStartScheduler+0x124>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a47      	ldr	r2, [pc, #284]	@ (8006818 <xPortStartScheduler+0x128>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d10b      	bne.n	8006718 <xPortStartScheduler+0x28>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	60fb      	str	r3, [r7, #12]
}
 8006712:	bf00      	nop
 8006714:	bf00      	nop
 8006716:	e7fd      	b.n	8006714 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006718:	4b3e      	ldr	r3, [pc, #248]	@ (8006814 <xPortStartScheduler+0x124>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a3f      	ldr	r2, [pc, #252]	@ (800681c <xPortStartScheduler+0x12c>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d10b      	bne.n	800673a <xPortStartScheduler+0x4a>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	613b      	str	r3, [r7, #16]
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	e7fd      	b.n	8006736 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800673a:	4b39      	ldr	r3, [pc, #228]	@ (8006820 <xPortStartScheduler+0x130>)
 800673c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	b2db      	uxtb	r3, r3
 8006744:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	22ff      	movs	r2, #255	@ 0xff
 800674a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006754:	78fb      	ldrb	r3, [r7, #3]
 8006756:	b2db      	uxtb	r3, r3
 8006758:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800675c:	b2da      	uxtb	r2, r3
 800675e:	4b31      	ldr	r3, [pc, #196]	@ (8006824 <xPortStartScheduler+0x134>)
 8006760:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006762:	4b31      	ldr	r3, [pc, #196]	@ (8006828 <xPortStartScheduler+0x138>)
 8006764:	2207      	movs	r2, #7
 8006766:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006768:	e009      	b.n	800677e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800676a:	4b2f      	ldr	r3, [pc, #188]	@ (8006828 <xPortStartScheduler+0x138>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	3b01      	subs	r3, #1
 8006770:	4a2d      	ldr	r2, [pc, #180]	@ (8006828 <xPortStartScheduler+0x138>)
 8006772:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006774:	78fb      	ldrb	r3, [r7, #3]
 8006776:	b2db      	uxtb	r3, r3
 8006778:	005b      	lsls	r3, r3, #1
 800677a:	b2db      	uxtb	r3, r3
 800677c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006786:	2b80      	cmp	r3, #128	@ 0x80
 8006788:	d0ef      	beq.n	800676a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800678a:	4b27      	ldr	r3, [pc, #156]	@ (8006828 <xPortStartScheduler+0x138>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f1c3 0307 	rsb	r3, r3, #7
 8006792:	2b04      	cmp	r3, #4
 8006794:	d00b      	beq.n	80067ae <xPortStartScheduler+0xbe>
	__asm volatile
 8006796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679a:	f383 8811 	msr	BASEPRI, r3
 800679e:	f3bf 8f6f 	isb	sy
 80067a2:	f3bf 8f4f 	dsb	sy
 80067a6:	60bb      	str	r3, [r7, #8]
}
 80067a8:	bf00      	nop
 80067aa:	bf00      	nop
 80067ac:	e7fd      	b.n	80067aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80067ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006828 <xPortStartScheduler+0x138>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006828 <xPortStartScheduler+0x138>)
 80067b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80067b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006828 <xPortStartScheduler+0x138>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80067c0:	4a19      	ldr	r2, [pc, #100]	@ (8006828 <xPortStartScheduler+0x138>)
 80067c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	b2da      	uxtb	r2, r3
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067cc:	4b17      	ldr	r3, [pc, #92]	@ (800682c <xPortStartScheduler+0x13c>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a16      	ldr	r2, [pc, #88]	@ (800682c <xPortStartScheduler+0x13c>)
 80067d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80067d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80067d8:	4b14      	ldr	r3, [pc, #80]	@ (800682c <xPortStartScheduler+0x13c>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a13      	ldr	r2, [pc, #76]	@ (800682c <xPortStartScheduler+0x13c>)
 80067de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80067e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80067e4:	f000 f8da 	bl	800699c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80067e8:	4b11      	ldr	r3, [pc, #68]	@ (8006830 <xPortStartScheduler+0x140>)
 80067ea:	2200      	movs	r2, #0
 80067ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80067ee:	f000 f8f9 	bl	80069e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80067f2:	4b10      	ldr	r3, [pc, #64]	@ (8006834 <xPortStartScheduler+0x144>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a0f      	ldr	r2, [pc, #60]	@ (8006834 <xPortStartScheduler+0x144>)
 80067f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80067fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80067fe:	f7ff ff63 	bl	80066c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006802:	f7fe fed7 	bl	80055b4 <vTaskSwitchContext>
	prvTaskExitError();
 8006806:	f7ff ff19 	bl	800663c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	e000ed00 	.word	0xe000ed00
 8006818:	410fc271 	.word	0x410fc271
 800681c:	410fc270 	.word	0x410fc270
 8006820:	e000e400 	.word	0xe000e400
 8006824:	20004764 	.word	0x20004764
 8006828:	20004768 	.word	0x20004768
 800682c:	e000ed20 	.word	0xe000ed20
 8006830:	20000030 	.word	0x20000030
 8006834:	e000ef34 	.word	0xe000ef34

08006838 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
	__asm volatile
 800683e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006842:	f383 8811 	msr	BASEPRI, r3
 8006846:	f3bf 8f6f 	isb	sy
 800684a:	f3bf 8f4f 	dsb	sy
 800684e:	607b      	str	r3, [r7, #4]
}
 8006850:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006852:	4b10      	ldr	r3, [pc, #64]	@ (8006894 <vPortEnterCritical+0x5c>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	3301      	adds	r3, #1
 8006858:	4a0e      	ldr	r2, [pc, #56]	@ (8006894 <vPortEnterCritical+0x5c>)
 800685a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800685c:	4b0d      	ldr	r3, [pc, #52]	@ (8006894 <vPortEnterCritical+0x5c>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d110      	bne.n	8006886 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006864:	4b0c      	ldr	r3, [pc, #48]	@ (8006898 <vPortEnterCritical+0x60>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00b      	beq.n	8006886 <vPortEnterCritical+0x4e>
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	603b      	str	r3, [r7, #0]
}
 8006880:	bf00      	nop
 8006882:	bf00      	nop
 8006884:	e7fd      	b.n	8006882 <vPortEnterCritical+0x4a>
	}
}
 8006886:	bf00      	nop
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	20000030 	.word	0x20000030
 8006898:	e000ed04 	.word	0xe000ed04

0800689c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80068a2:	4b12      	ldr	r3, [pc, #72]	@ (80068ec <vPortExitCritical+0x50>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10b      	bne.n	80068c2 <vPortExitCritical+0x26>
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	607b      	str	r3, [r7, #4]
}
 80068bc:	bf00      	nop
 80068be:	bf00      	nop
 80068c0:	e7fd      	b.n	80068be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80068c2:	4b0a      	ldr	r3, [pc, #40]	@ (80068ec <vPortExitCritical+0x50>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3b01      	subs	r3, #1
 80068c8:	4a08      	ldr	r2, [pc, #32]	@ (80068ec <vPortExitCritical+0x50>)
 80068ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80068cc:	4b07      	ldr	r3, [pc, #28]	@ (80068ec <vPortExitCritical+0x50>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d105      	bne.n	80068e0 <vPortExitCritical+0x44>
 80068d4:	2300      	movs	r3, #0
 80068d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	f383 8811 	msr	BASEPRI, r3
}
 80068de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80068e0:	bf00      	nop
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr
 80068ec:	20000030 	.word	0x20000030

080068f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80068f0:	f3ef 8009 	mrs	r0, PSP
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	4b15      	ldr	r3, [pc, #84]	@ (8006950 <pxCurrentTCBConst>)
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	f01e 0f10 	tst.w	lr, #16
 8006900:	bf08      	it	eq
 8006902:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006906:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690a:	6010      	str	r0, [r2, #0]
 800690c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006910:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006914:	f380 8811 	msr	BASEPRI, r0
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f7fe fe48 	bl	80055b4 <vTaskSwitchContext>
 8006924:	f04f 0000 	mov.w	r0, #0
 8006928:	f380 8811 	msr	BASEPRI, r0
 800692c:	bc09      	pop	{r0, r3}
 800692e:	6819      	ldr	r1, [r3, #0]
 8006930:	6808      	ldr	r0, [r1, #0]
 8006932:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006936:	f01e 0f10 	tst.w	lr, #16
 800693a:	bf08      	it	eq
 800693c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006940:	f380 8809 	msr	PSP, r0
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	f3af 8000 	nop.w

08006950 <pxCurrentTCBConst>:
 8006950:	20004138 	.word	0x20004138
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006954:	bf00      	nop
 8006956:	bf00      	nop

08006958 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	607b      	str	r3, [r7, #4]
}
 8006970:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006972:	f7fe fd65 	bl	8005440 <xTaskIncrementTick>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800697c:	4b06      	ldr	r3, [pc, #24]	@ (8006998 <xPortSysTickHandler+0x40>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	2300      	movs	r3, #0
 8006986:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	f383 8811 	msr	BASEPRI, r3
}
 800698e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006990:	bf00      	nop
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80069a0:	4b0b      	ldr	r3, [pc, #44]	@ (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80069a6:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <vPortSetupTimerInterrupt+0x38>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80069ac:	4b0a      	ldr	r3, [pc, #40]	@ (80069d8 <vPortSetupTimerInterrupt+0x3c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a0a      	ldr	r2, [pc, #40]	@ (80069dc <vPortSetupTimerInterrupt+0x40>)
 80069b2:	fba2 2303 	umull	r2, r3, r2, r3
 80069b6:	099b      	lsrs	r3, r3, #6
 80069b8:	4a09      	ldr	r2, [pc, #36]	@ (80069e0 <vPortSetupTimerInterrupt+0x44>)
 80069ba:	3b01      	subs	r3, #1
 80069bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80069be:	4b04      	ldr	r3, [pc, #16]	@ (80069d0 <vPortSetupTimerInterrupt+0x34>)
 80069c0:	2207      	movs	r2, #7
 80069c2:	601a      	str	r2, [r3, #0]
}
 80069c4:	bf00      	nop
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	e000e010 	.word	0xe000e010
 80069d4:	e000e018 	.word	0xe000e018
 80069d8:	20000024 	.word	0x20000024
 80069dc:	10624dd3 	.word	0x10624dd3
 80069e0:	e000e014 	.word	0xe000e014

080069e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80069e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80069f4 <vPortEnableVFP+0x10>
 80069e8:	6801      	ldr	r1, [r0, #0]
 80069ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80069ee:	6001      	str	r1, [r0, #0]
 80069f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80069f2:	bf00      	nop
 80069f4:	e000ed88 	.word	0xe000ed88

080069f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80069fe:	f3ef 8305 	mrs	r3, IPSR
 8006a02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2b0f      	cmp	r3, #15
 8006a08:	d915      	bls.n	8006a36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a0a:	4a18      	ldr	r2, [pc, #96]	@ (8006a6c <vPortValidateInterruptPriority+0x74>)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	4413      	add	r3, r2
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a14:	4b16      	ldr	r3, [pc, #88]	@ (8006a70 <vPortValidateInterruptPriority+0x78>)
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	7afa      	ldrb	r2, [r7, #11]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d20b      	bcs.n	8006a36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	607b      	str	r3, [r7, #4]
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	e7fd      	b.n	8006a32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a36:	4b0f      	ldr	r3, [pc, #60]	@ (8006a74 <vPortValidateInterruptPriority+0x7c>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8006a78 <vPortValidateInterruptPriority+0x80>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d90b      	bls.n	8006a5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	603b      	str	r3, [r7, #0]
}
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	e7fd      	b.n	8006a5a <vPortValidateInterruptPriority+0x62>
	}
 8006a5e:	bf00      	nop
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	e000e3f0 	.word	0xe000e3f0
 8006a70:	20004764 	.word	0x20004764
 8006a74:	e000ed0c 	.word	0xe000ed0c
 8006a78:	20004768 	.word	0x20004768

08006a7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08a      	sub	sp, #40	@ 0x28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a84:	2300      	movs	r3, #0
 8006a86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a88:	f7fe fc1e 	bl	80052c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a8c:	4b5c      	ldr	r3, [pc, #368]	@ (8006c00 <pvPortMalloc+0x184>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d101      	bne.n	8006a98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a94:	f000 f924 	bl	8006ce0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a98:	4b5a      	ldr	r3, [pc, #360]	@ (8006c04 <pvPortMalloc+0x188>)
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	f040 8095 	bne.w	8006bd0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d01e      	beq.n	8006aea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006aac:	2208      	movs	r2, #8
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d015      	beq.n	8006aea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f023 0307 	bic.w	r3, r3, #7
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f003 0307 	and.w	r3, r3, #7
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00b      	beq.n	8006aea <pvPortMalloc+0x6e>
	__asm volatile
 8006ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad6:	f383 8811 	msr	BASEPRI, r3
 8006ada:	f3bf 8f6f 	isb	sy
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	617b      	str	r3, [r7, #20]
}
 8006ae4:	bf00      	nop
 8006ae6:	bf00      	nop
 8006ae8:	e7fd      	b.n	8006ae6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d06f      	beq.n	8006bd0 <pvPortMalloc+0x154>
 8006af0:	4b45      	ldr	r3, [pc, #276]	@ (8006c08 <pvPortMalloc+0x18c>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d86a      	bhi.n	8006bd0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006afa:	4b44      	ldr	r3, [pc, #272]	@ (8006c0c <pvPortMalloc+0x190>)
 8006afc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006afe:	4b43      	ldr	r3, [pc, #268]	@ (8006c0c <pvPortMalloc+0x190>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b04:	e004      	b.n	8006b10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d903      	bls.n	8006b22 <pvPortMalloc+0xa6>
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1f1      	bne.n	8006b06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b22:	4b37      	ldr	r3, [pc, #220]	@ (8006c00 <pvPortMalloc+0x184>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d051      	beq.n	8006bd0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b2c:	6a3b      	ldr	r3, [r7, #32]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2208      	movs	r2, #8
 8006b32:	4413      	add	r3, r2
 8006b34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	6a3b      	ldr	r3, [r7, #32]
 8006b3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	1ad2      	subs	r2, r2, r3
 8006b46:	2308      	movs	r3, #8
 8006b48:	005b      	lsls	r3, r3, #1
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d920      	bls.n	8006b90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4413      	add	r3, r2
 8006b54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	f003 0307 	and.w	r3, r3, #7
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00b      	beq.n	8006b78 <pvPortMalloc+0xfc>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	613b      	str	r3, [r7, #16]
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	e7fd      	b.n	8006b74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	1ad2      	subs	r2, r2, r3
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b8a:	69b8      	ldr	r0, [r7, #24]
 8006b8c:	f000 f90a 	bl	8006da4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b90:	4b1d      	ldr	r3, [pc, #116]	@ (8006c08 <pvPortMalloc+0x18c>)
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8006c08 <pvPortMalloc+0x18c>)
 8006b9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8006c08 <pvPortMalloc+0x18c>)
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8006c10 <pvPortMalloc+0x194>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d203      	bcs.n	8006bb2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006baa:	4b17      	ldr	r3, [pc, #92]	@ (8006c08 <pvPortMalloc+0x18c>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a18      	ldr	r2, [pc, #96]	@ (8006c10 <pvPortMalloc+0x194>)
 8006bb0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	685a      	ldr	r2, [r3, #4]
 8006bb6:	4b13      	ldr	r3, [pc, #76]	@ (8006c04 <pvPortMalloc+0x188>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	431a      	orrs	r2, r3
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bc6:	4b13      	ldr	r3, [pc, #76]	@ (8006c14 <pvPortMalloc+0x198>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	4a11      	ldr	r2, [pc, #68]	@ (8006c14 <pvPortMalloc+0x198>)
 8006bce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bd0:	f7fe fb88 	bl	80052e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00b      	beq.n	8006bf6 <pvPortMalloc+0x17a>
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be2:	f383 8811 	msr	BASEPRI, r3
 8006be6:	f3bf 8f6f 	isb	sy
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	60fb      	str	r3, [r7, #12]
}
 8006bf0:	bf00      	nop
 8006bf2:	bf00      	nop
 8006bf4:	e7fd      	b.n	8006bf2 <pvPortMalloc+0x176>
	return pvReturn;
 8006bf6:	69fb      	ldr	r3, [r7, #28]
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3728      	adds	r7, #40	@ 0x28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	20008374 	.word	0x20008374
 8006c04:	20008388 	.word	0x20008388
 8006c08:	20008378 	.word	0x20008378
 8006c0c:	2000836c 	.word	0x2000836c
 8006c10:	2000837c 	.word	0x2000837c
 8006c14:	20008380 	.word	0x20008380

08006c18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d04f      	beq.n	8006cca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c2a:	2308      	movs	r3, #8
 8006c2c:	425b      	negs	r3, r3
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	4413      	add	r3, r2
 8006c32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	4b25      	ldr	r3, [pc, #148]	@ (8006cd4 <vPortFree+0xbc>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4013      	ands	r3, r2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10b      	bne.n	8006c5e <vPortFree+0x46>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	60fb      	str	r3, [r7, #12]
}
 8006c58:	bf00      	nop
 8006c5a:	bf00      	nop
 8006c5c:	e7fd      	b.n	8006c5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00b      	beq.n	8006c7e <vPortFree+0x66>
	__asm volatile
 8006c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6a:	f383 8811 	msr	BASEPRI, r3
 8006c6e:	f3bf 8f6f 	isb	sy
 8006c72:	f3bf 8f4f 	dsb	sy
 8006c76:	60bb      	str	r3, [r7, #8]
}
 8006c78:	bf00      	nop
 8006c7a:	bf00      	nop
 8006c7c:	e7fd      	b.n	8006c7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	4b14      	ldr	r3, [pc, #80]	@ (8006cd4 <vPortFree+0xbc>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4013      	ands	r3, r2
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d01e      	beq.n	8006cca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d11a      	bne.n	8006cca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	685a      	ldr	r2, [r3, #4]
 8006c98:	4b0e      	ldr	r3, [pc, #56]	@ (8006cd4 <vPortFree+0xbc>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	43db      	mvns	r3, r3
 8006c9e:	401a      	ands	r2, r3
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ca4:	f7fe fb10 	bl	80052c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd8 <vPortFree+0xc0>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	4a09      	ldr	r2, [pc, #36]	@ (8006cd8 <vPortFree+0xc0>)
 8006cb4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006cb6:	6938      	ldr	r0, [r7, #16]
 8006cb8:	f000 f874 	bl	8006da4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006cbc:	4b07      	ldr	r3, [pc, #28]	@ (8006cdc <vPortFree+0xc4>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	4a06      	ldr	r2, [pc, #24]	@ (8006cdc <vPortFree+0xc4>)
 8006cc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006cc6:	f7fe fb0d 	bl	80052e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cca:	bf00      	nop
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20008388 	.word	0x20008388
 8006cd8:	20008378 	.word	0x20008378
 8006cdc:	20008384 	.word	0x20008384

08006ce0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ce6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006cea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006cec:	4b27      	ldr	r3, [pc, #156]	@ (8006d8c <prvHeapInit+0xac>)
 8006cee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f003 0307 	and.w	r3, r3, #7
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00c      	beq.n	8006d14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	3307      	adds	r3, #7
 8006cfe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 0307 	bic.w	r3, r3, #7
 8006d06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006d8c <prvHeapInit+0xac>)
 8006d10:	4413      	add	r3, r2
 8006d12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d18:	4a1d      	ldr	r2, [pc, #116]	@ (8006d90 <prvHeapInit+0xb0>)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006d90 <prvHeapInit+0xb0>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	4413      	add	r3, r2
 8006d2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d2c:	2208      	movs	r2, #8
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	1a9b      	subs	r3, r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f023 0307 	bic.w	r3, r3, #7
 8006d3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4a15      	ldr	r2, [pc, #84]	@ (8006d94 <prvHeapInit+0xb4>)
 8006d40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d42:	4b14      	ldr	r3, [pc, #80]	@ (8006d94 <prvHeapInit+0xb4>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2200      	movs	r2, #0
 8006d48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d4a:	4b12      	ldr	r3, [pc, #72]	@ (8006d94 <prvHeapInit+0xb4>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	1ad2      	subs	r2, r2, r3
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d60:	4b0c      	ldr	r3, [pc, #48]	@ (8006d94 <prvHeapInit+0xb4>)
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006d98 <prvHeapInit+0xb8>)
 8006d6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	4a09      	ldr	r2, [pc, #36]	@ (8006d9c <prvHeapInit+0xbc>)
 8006d76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d78:	4b09      	ldr	r3, [pc, #36]	@ (8006da0 <prvHeapInit+0xc0>)
 8006d7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006d7e:	601a      	str	r2, [r3, #0]
}
 8006d80:	bf00      	nop
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr
 8006d8c:	2000476c 	.word	0x2000476c
 8006d90:	2000836c 	.word	0x2000836c
 8006d94:	20008374 	.word	0x20008374
 8006d98:	2000837c 	.word	0x2000837c
 8006d9c:	20008378 	.word	0x20008378
 8006da0:	20008388 	.word	0x20008388

08006da4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006dac:	4b28      	ldr	r3, [pc, #160]	@ (8006e50 <prvInsertBlockIntoFreeList+0xac>)
 8006dae:	60fb      	str	r3, [r7, #12]
 8006db0:	e002      	b.n	8006db8 <prvInsertBlockIntoFreeList+0x14>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	60fb      	str	r3, [r7, #12]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d8f7      	bhi.n	8006db2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	68ba      	ldr	r2, [r7, #8]
 8006dcc:	4413      	add	r3, r2
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d108      	bne.n	8006de6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685a      	ldr	r2, [r3, #4]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	441a      	add	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	68ba      	ldr	r2, [r7, #8]
 8006df0:	441a      	add	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d118      	bne.n	8006e2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	4b15      	ldr	r3, [pc, #84]	@ (8006e54 <prvInsertBlockIntoFreeList+0xb0>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d00d      	beq.n	8006e22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685a      	ldr	r2, [r3, #4]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	441a      	add	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	e008      	b.n	8006e34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e22:	4b0c      	ldr	r3, [pc, #48]	@ (8006e54 <prvInsertBlockIntoFreeList+0xb0>)
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	601a      	str	r2, [r3, #0]
 8006e2a:	e003      	b.n	8006e34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d002      	beq.n	8006e42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e42:	bf00      	nop
 8006e44:	3714      	adds	r7, #20
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	2000836c 	.word	0x2000836c
 8006e54:	20008374 	.word	0x20008374

08006e58 <memset>:
 8006e58:	4402      	add	r2, r0
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d100      	bne.n	8006e62 <memset+0xa>
 8006e60:	4770      	bx	lr
 8006e62:	f803 1b01 	strb.w	r1, [r3], #1
 8006e66:	e7f9      	b.n	8006e5c <memset+0x4>

08006e68 <_reclaim_reent>:
 8006e68:	4b2d      	ldr	r3, [pc, #180]	@ (8006f20 <_reclaim_reent+0xb8>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4283      	cmp	r3, r0
 8006e6e:	b570      	push	{r4, r5, r6, lr}
 8006e70:	4604      	mov	r4, r0
 8006e72:	d053      	beq.n	8006f1c <_reclaim_reent+0xb4>
 8006e74:	69c3      	ldr	r3, [r0, #28]
 8006e76:	b31b      	cbz	r3, 8006ec0 <_reclaim_reent+0x58>
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	b163      	cbz	r3, 8006e96 <_reclaim_reent+0x2e>
 8006e7c:	2500      	movs	r5, #0
 8006e7e:	69e3      	ldr	r3, [r4, #28]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	5959      	ldr	r1, [r3, r5]
 8006e84:	b9b1      	cbnz	r1, 8006eb4 <_reclaim_reent+0x4c>
 8006e86:	3504      	adds	r5, #4
 8006e88:	2d80      	cmp	r5, #128	@ 0x80
 8006e8a:	d1f8      	bne.n	8006e7e <_reclaim_reent+0x16>
 8006e8c:	69e3      	ldr	r3, [r4, #28]
 8006e8e:	4620      	mov	r0, r4
 8006e90:	68d9      	ldr	r1, [r3, #12]
 8006e92:	f000 f87b 	bl	8006f8c <_free_r>
 8006e96:	69e3      	ldr	r3, [r4, #28]
 8006e98:	6819      	ldr	r1, [r3, #0]
 8006e9a:	b111      	cbz	r1, 8006ea2 <_reclaim_reent+0x3a>
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 f875 	bl	8006f8c <_free_r>
 8006ea2:	69e3      	ldr	r3, [r4, #28]
 8006ea4:	689d      	ldr	r5, [r3, #8]
 8006ea6:	b15d      	cbz	r5, 8006ec0 <_reclaim_reent+0x58>
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	4620      	mov	r0, r4
 8006eac:	682d      	ldr	r5, [r5, #0]
 8006eae:	f000 f86d 	bl	8006f8c <_free_r>
 8006eb2:	e7f8      	b.n	8006ea6 <_reclaim_reent+0x3e>
 8006eb4:	680e      	ldr	r6, [r1, #0]
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f000 f868 	bl	8006f8c <_free_r>
 8006ebc:	4631      	mov	r1, r6
 8006ebe:	e7e1      	b.n	8006e84 <_reclaim_reent+0x1c>
 8006ec0:	6961      	ldr	r1, [r4, #20]
 8006ec2:	b111      	cbz	r1, 8006eca <_reclaim_reent+0x62>
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f000 f861 	bl	8006f8c <_free_r>
 8006eca:	69e1      	ldr	r1, [r4, #28]
 8006ecc:	b111      	cbz	r1, 8006ed4 <_reclaim_reent+0x6c>
 8006ece:	4620      	mov	r0, r4
 8006ed0:	f000 f85c 	bl	8006f8c <_free_r>
 8006ed4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006ed6:	b111      	cbz	r1, 8006ede <_reclaim_reent+0x76>
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f000 f857 	bl	8006f8c <_free_r>
 8006ede:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ee0:	b111      	cbz	r1, 8006ee8 <_reclaim_reent+0x80>
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f000 f852 	bl	8006f8c <_free_r>
 8006ee8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006eea:	b111      	cbz	r1, 8006ef2 <_reclaim_reent+0x8a>
 8006eec:	4620      	mov	r0, r4
 8006eee:	f000 f84d 	bl	8006f8c <_free_r>
 8006ef2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006ef4:	b111      	cbz	r1, 8006efc <_reclaim_reent+0x94>
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f000 f848 	bl	8006f8c <_free_r>
 8006efc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006efe:	b111      	cbz	r1, 8006f06 <_reclaim_reent+0x9e>
 8006f00:	4620      	mov	r0, r4
 8006f02:	f000 f843 	bl	8006f8c <_free_r>
 8006f06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006f08:	b111      	cbz	r1, 8006f10 <_reclaim_reent+0xa8>
 8006f0a:	4620      	mov	r0, r4
 8006f0c:	f000 f83e 	bl	8006f8c <_free_r>
 8006f10:	6a23      	ldr	r3, [r4, #32]
 8006f12:	b11b      	cbz	r3, 8006f1c <_reclaim_reent+0xb4>
 8006f14:	4620      	mov	r0, r4
 8006f16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006f1a:	4718      	bx	r3
 8006f1c:	bd70      	pop	{r4, r5, r6, pc}
 8006f1e:	bf00      	nop
 8006f20:	20000034 	.word	0x20000034

08006f24 <__libc_init_array>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	4d0d      	ldr	r5, [pc, #52]	@ (8006f5c <__libc_init_array+0x38>)
 8006f28:	4c0d      	ldr	r4, [pc, #52]	@ (8006f60 <__libc_init_array+0x3c>)
 8006f2a:	1b64      	subs	r4, r4, r5
 8006f2c:	10a4      	asrs	r4, r4, #2
 8006f2e:	2600      	movs	r6, #0
 8006f30:	42a6      	cmp	r6, r4
 8006f32:	d109      	bne.n	8006f48 <__libc_init_array+0x24>
 8006f34:	4d0b      	ldr	r5, [pc, #44]	@ (8006f64 <__libc_init_array+0x40>)
 8006f36:	4c0c      	ldr	r4, [pc, #48]	@ (8006f68 <__libc_init_array+0x44>)
 8006f38:	f000 fdae 	bl	8007a98 <_init>
 8006f3c:	1b64      	subs	r4, r4, r5
 8006f3e:	10a4      	asrs	r4, r4, #2
 8006f40:	2600      	movs	r6, #0
 8006f42:	42a6      	cmp	r6, r4
 8006f44:	d105      	bne.n	8006f52 <__libc_init_array+0x2e>
 8006f46:	bd70      	pop	{r4, r5, r6, pc}
 8006f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f4c:	4798      	blx	r3
 8006f4e:	3601      	adds	r6, #1
 8006f50:	e7ee      	b.n	8006f30 <__libc_init_array+0xc>
 8006f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f56:	4798      	blx	r3
 8006f58:	3601      	adds	r6, #1
 8006f5a:	e7f2      	b.n	8006f42 <__libc_init_array+0x1e>
 8006f5c:	08007efc 	.word	0x08007efc
 8006f60:	08007efc 	.word	0x08007efc
 8006f64:	08007efc 	.word	0x08007efc
 8006f68:	08007f00 	.word	0x08007f00

08006f6c <__retarget_lock_acquire_recursive>:
 8006f6c:	4770      	bx	lr

08006f6e <__retarget_lock_release_recursive>:
 8006f6e:	4770      	bx	lr

08006f70 <memcpy>:
 8006f70:	440a      	add	r2, r1
 8006f72:	4291      	cmp	r1, r2
 8006f74:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f78:	d100      	bne.n	8006f7c <memcpy+0xc>
 8006f7a:	4770      	bx	lr
 8006f7c:	b510      	push	{r4, lr}
 8006f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f86:	4291      	cmp	r1, r2
 8006f88:	d1f9      	bne.n	8006f7e <memcpy+0xe>
 8006f8a:	bd10      	pop	{r4, pc}

08006f8c <_free_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4605      	mov	r5, r0
 8006f90:	2900      	cmp	r1, #0
 8006f92:	d041      	beq.n	8007018 <_free_r+0x8c>
 8006f94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f98:	1f0c      	subs	r4, r1, #4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	bfb8      	it	lt
 8006f9e:	18e4      	addlt	r4, r4, r3
 8006fa0:	f000 f83e 	bl	8007020 <__malloc_lock>
 8006fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800701c <_free_r+0x90>)
 8006fa6:	6813      	ldr	r3, [r2, #0]
 8006fa8:	b933      	cbnz	r3, 8006fb8 <_free_r+0x2c>
 8006faa:	6063      	str	r3, [r4, #4]
 8006fac:	6014      	str	r4, [r2, #0]
 8006fae:	4628      	mov	r0, r5
 8006fb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fb4:	f000 b83a 	b.w	800702c <__malloc_unlock>
 8006fb8:	42a3      	cmp	r3, r4
 8006fba:	d908      	bls.n	8006fce <_free_r+0x42>
 8006fbc:	6820      	ldr	r0, [r4, #0]
 8006fbe:	1821      	adds	r1, r4, r0
 8006fc0:	428b      	cmp	r3, r1
 8006fc2:	bf01      	itttt	eq
 8006fc4:	6819      	ldreq	r1, [r3, #0]
 8006fc6:	685b      	ldreq	r3, [r3, #4]
 8006fc8:	1809      	addeq	r1, r1, r0
 8006fca:	6021      	streq	r1, [r4, #0]
 8006fcc:	e7ed      	b.n	8006faa <_free_r+0x1e>
 8006fce:	461a      	mov	r2, r3
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	b10b      	cbz	r3, 8006fd8 <_free_r+0x4c>
 8006fd4:	42a3      	cmp	r3, r4
 8006fd6:	d9fa      	bls.n	8006fce <_free_r+0x42>
 8006fd8:	6811      	ldr	r1, [r2, #0]
 8006fda:	1850      	adds	r0, r2, r1
 8006fdc:	42a0      	cmp	r0, r4
 8006fde:	d10b      	bne.n	8006ff8 <_free_r+0x6c>
 8006fe0:	6820      	ldr	r0, [r4, #0]
 8006fe2:	4401      	add	r1, r0
 8006fe4:	1850      	adds	r0, r2, r1
 8006fe6:	4283      	cmp	r3, r0
 8006fe8:	6011      	str	r1, [r2, #0]
 8006fea:	d1e0      	bne.n	8006fae <_free_r+0x22>
 8006fec:	6818      	ldr	r0, [r3, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	6053      	str	r3, [r2, #4]
 8006ff2:	4408      	add	r0, r1
 8006ff4:	6010      	str	r0, [r2, #0]
 8006ff6:	e7da      	b.n	8006fae <_free_r+0x22>
 8006ff8:	d902      	bls.n	8007000 <_free_r+0x74>
 8006ffa:	230c      	movs	r3, #12
 8006ffc:	602b      	str	r3, [r5, #0]
 8006ffe:	e7d6      	b.n	8006fae <_free_r+0x22>
 8007000:	6820      	ldr	r0, [r4, #0]
 8007002:	1821      	adds	r1, r4, r0
 8007004:	428b      	cmp	r3, r1
 8007006:	bf04      	itt	eq
 8007008:	6819      	ldreq	r1, [r3, #0]
 800700a:	685b      	ldreq	r3, [r3, #4]
 800700c:	6063      	str	r3, [r4, #4]
 800700e:	bf04      	itt	eq
 8007010:	1809      	addeq	r1, r1, r0
 8007012:	6021      	streq	r1, [r4, #0]
 8007014:	6054      	str	r4, [r2, #4]
 8007016:	e7ca      	b.n	8006fae <_free_r+0x22>
 8007018:	bd38      	pop	{r3, r4, r5, pc}
 800701a:	bf00      	nop
 800701c:	200084c8 	.word	0x200084c8

08007020 <__malloc_lock>:
 8007020:	4801      	ldr	r0, [pc, #4]	@ (8007028 <__malloc_lock+0x8>)
 8007022:	f7ff bfa3 	b.w	8006f6c <__retarget_lock_acquire_recursive>
 8007026:	bf00      	nop
 8007028:	200084c4 	.word	0x200084c4

0800702c <__malloc_unlock>:
 800702c:	4801      	ldr	r0, [pc, #4]	@ (8007034 <__malloc_unlock+0x8>)
 800702e:	f7ff bf9e 	b.w	8006f6e <__retarget_lock_release_recursive>
 8007032:	bf00      	nop
 8007034:	200084c4 	.word	0x200084c4

08007038 <sinf>:
 8007038:	ee10 3a10 	vmov	r3, s0
 800703c:	b507      	push	{r0, r1, r2, lr}
 800703e:	4a1f      	ldr	r2, [pc, #124]	@ (80070bc <sinf+0x84>)
 8007040:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007044:	4293      	cmp	r3, r2
 8007046:	d807      	bhi.n	8007058 <sinf+0x20>
 8007048:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80070c0 <sinf+0x88>
 800704c:	2000      	movs	r0, #0
 800704e:	b003      	add	sp, #12
 8007050:	f85d eb04 	ldr.w	lr, [sp], #4
 8007054:	f000 b88e 	b.w	8007174 <__kernel_sinf>
 8007058:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800705c:	d304      	bcc.n	8007068 <sinf+0x30>
 800705e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007062:	b003      	add	sp, #12
 8007064:	f85d fb04 	ldr.w	pc, [sp], #4
 8007068:	4668      	mov	r0, sp
 800706a:	f000 f8cb 	bl	8007204 <__ieee754_rem_pio2f>
 800706e:	f000 0003 	and.w	r0, r0, #3
 8007072:	2801      	cmp	r0, #1
 8007074:	d00a      	beq.n	800708c <sinf+0x54>
 8007076:	2802      	cmp	r0, #2
 8007078:	d00f      	beq.n	800709a <sinf+0x62>
 800707a:	b9c0      	cbnz	r0, 80070ae <sinf+0x76>
 800707c:	eddd 0a01 	vldr	s1, [sp, #4]
 8007080:	ed9d 0a00 	vldr	s0, [sp]
 8007084:	2001      	movs	r0, #1
 8007086:	f000 f875 	bl	8007174 <__kernel_sinf>
 800708a:	e7ea      	b.n	8007062 <sinf+0x2a>
 800708c:	eddd 0a01 	vldr	s1, [sp, #4]
 8007090:	ed9d 0a00 	vldr	s0, [sp]
 8007094:	f000 f816 	bl	80070c4 <__kernel_cosf>
 8007098:	e7e3      	b.n	8007062 <sinf+0x2a>
 800709a:	eddd 0a01 	vldr	s1, [sp, #4]
 800709e:	ed9d 0a00 	vldr	s0, [sp]
 80070a2:	2001      	movs	r0, #1
 80070a4:	f000 f866 	bl	8007174 <__kernel_sinf>
 80070a8:	eeb1 0a40 	vneg.f32	s0, s0
 80070ac:	e7d9      	b.n	8007062 <sinf+0x2a>
 80070ae:	eddd 0a01 	vldr	s1, [sp, #4]
 80070b2:	ed9d 0a00 	vldr	s0, [sp]
 80070b6:	f000 f805 	bl	80070c4 <__kernel_cosf>
 80070ba:	e7f5      	b.n	80070a8 <sinf+0x70>
 80070bc:	3f490fd8 	.word	0x3f490fd8
 80070c0:	00000000 	.word	0x00000000

080070c4 <__kernel_cosf>:
 80070c4:	ee10 3a10 	vmov	r3, s0
 80070c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070cc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80070d0:	eef0 6a40 	vmov.f32	s13, s0
 80070d4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80070d8:	d204      	bcs.n	80070e4 <__kernel_cosf+0x20>
 80070da:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80070de:	ee17 2a90 	vmov	r2, s15
 80070e2:	b342      	cbz	r2, 8007136 <__kernel_cosf+0x72>
 80070e4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80070e8:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8007154 <__kernel_cosf+0x90>
 80070ec:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8007158 <__kernel_cosf+0x94>
 80070f0:	4a1a      	ldr	r2, [pc, #104]	@ (800715c <__kernel_cosf+0x98>)
 80070f2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80070f6:	4293      	cmp	r3, r2
 80070f8:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007160 <__kernel_cosf+0x9c>
 80070fc:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007100:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8007164 <__kernel_cosf+0xa0>
 8007104:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007108:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8007168 <__kernel_cosf+0xa4>
 800710c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007110:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800716c <__kernel_cosf+0xa8>
 8007114:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007118:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800711c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8007120:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007124:	eee7 0a06 	vfma.f32	s1, s14, s12
 8007128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800712c:	d804      	bhi.n	8007138 <__kernel_cosf+0x74>
 800712e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007132:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007136:	4770      	bx	lr
 8007138:	4a0d      	ldr	r2, [pc, #52]	@ (8007170 <__kernel_cosf+0xac>)
 800713a:	4293      	cmp	r3, r2
 800713c:	bf9a      	itte	ls
 800713e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8007142:	ee07 3a10 	vmovls	s14, r3
 8007146:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800714a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800714e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007152:	e7ec      	b.n	800712e <__kernel_cosf+0x6a>
 8007154:	ad47d74e 	.word	0xad47d74e
 8007158:	310f74f6 	.word	0x310f74f6
 800715c:	3e999999 	.word	0x3e999999
 8007160:	b493f27c 	.word	0xb493f27c
 8007164:	37d00d01 	.word	0x37d00d01
 8007168:	bab60b61 	.word	0xbab60b61
 800716c:	3d2aaaab 	.word	0x3d2aaaab
 8007170:	3f480000 	.word	0x3f480000

08007174 <__kernel_sinf>:
 8007174:	ee10 3a10 	vmov	r3, s0
 8007178:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800717c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8007180:	d204      	bcs.n	800718c <__kernel_sinf+0x18>
 8007182:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007186:	ee17 3a90 	vmov	r3, s15
 800718a:	b35b      	cbz	r3, 80071e4 <__kernel_sinf+0x70>
 800718c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007190:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80071e8 <__kernel_sinf+0x74>
 8007194:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80071ec <__kernel_sinf+0x78>
 8007198:	eea7 6a27 	vfma.f32	s12, s14, s15
 800719c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80071f0 <__kernel_sinf+0x7c>
 80071a0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80071a4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80071f4 <__kernel_sinf+0x80>
 80071a8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80071ac:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80071f8 <__kernel_sinf+0x84>
 80071b0:	ee60 6a07 	vmul.f32	s13, s0, s14
 80071b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80071b8:	b930      	cbnz	r0, 80071c8 <__kernel_sinf+0x54>
 80071ba:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80071fc <__kernel_sinf+0x88>
 80071be:	eea7 6a27 	vfma.f32	s12, s14, s15
 80071c2:	eea6 0a26 	vfma.f32	s0, s12, s13
 80071c6:	4770      	bx	lr
 80071c8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80071cc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80071d0:	eee0 7a86 	vfma.f32	s15, s1, s12
 80071d4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80071d8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8007200 <__kernel_sinf+0x8c>
 80071dc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80071e0:	ee30 0a60 	vsub.f32	s0, s0, s1
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	2f2ec9d3 	.word	0x2f2ec9d3
 80071ec:	b2d72f34 	.word	0xb2d72f34
 80071f0:	3638ef1b 	.word	0x3638ef1b
 80071f4:	b9500d01 	.word	0xb9500d01
 80071f8:	3c088889 	.word	0x3c088889
 80071fc:	be2aaaab 	.word	0xbe2aaaab
 8007200:	3e2aaaab 	.word	0x3e2aaaab

08007204 <__ieee754_rem_pio2f>:
 8007204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007206:	ee10 6a10 	vmov	r6, s0
 800720a:	4b88      	ldr	r3, [pc, #544]	@ (800742c <__ieee754_rem_pio2f+0x228>)
 800720c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8007210:	429d      	cmp	r5, r3
 8007212:	b087      	sub	sp, #28
 8007214:	4604      	mov	r4, r0
 8007216:	d805      	bhi.n	8007224 <__ieee754_rem_pio2f+0x20>
 8007218:	2300      	movs	r3, #0
 800721a:	ed80 0a00 	vstr	s0, [r0]
 800721e:	6043      	str	r3, [r0, #4]
 8007220:	2000      	movs	r0, #0
 8007222:	e022      	b.n	800726a <__ieee754_rem_pio2f+0x66>
 8007224:	4b82      	ldr	r3, [pc, #520]	@ (8007430 <__ieee754_rem_pio2f+0x22c>)
 8007226:	429d      	cmp	r5, r3
 8007228:	d83a      	bhi.n	80072a0 <__ieee754_rem_pio2f+0x9c>
 800722a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800722e:	2e00      	cmp	r6, #0
 8007230:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8007434 <__ieee754_rem_pio2f+0x230>
 8007234:	4a80      	ldr	r2, [pc, #512]	@ (8007438 <__ieee754_rem_pio2f+0x234>)
 8007236:	f023 030f 	bic.w	r3, r3, #15
 800723a:	dd18      	ble.n	800726e <__ieee754_rem_pio2f+0x6a>
 800723c:	4293      	cmp	r3, r2
 800723e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8007242:	bf09      	itett	eq
 8007244:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800743c <__ieee754_rem_pio2f+0x238>
 8007248:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8007440 <__ieee754_rem_pio2f+0x23c>
 800724c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8007444 <__ieee754_rem_pio2f+0x240>
 8007250:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007254:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8007258:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800725c:	ed80 7a00 	vstr	s14, [r0]
 8007260:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007264:	edc0 7a01 	vstr	s15, [r0, #4]
 8007268:	2001      	movs	r0, #1
 800726a:	b007      	add	sp, #28
 800726c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800726e:	4293      	cmp	r3, r2
 8007270:	ee70 7a07 	vadd.f32	s15, s0, s14
 8007274:	bf09      	itett	eq
 8007276:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800743c <__ieee754_rem_pio2f+0x238>
 800727a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8007440 <__ieee754_rem_pio2f+0x23c>
 800727e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8007444 <__ieee754_rem_pio2f+0x240>
 8007282:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8007286:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800728a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800728e:	ed80 7a00 	vstr	s14, [r0]
 8007292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007296:	edc0 7a01 	vstr	s15, [r0, #4]
 800729a:	f04f 30ff 	mov.w	r0, #4294967295
 800729e:	e7e4      	b.n	800726a <__ieee754_rem_pio2f+0x66>
 80072a0:	4b69      	ldr	r3, [pc, #420]	@ (8007448 <__ieee754_rem_pio2f+0x244>)
 80072a2:	429d      	cmp	r5, r3
 80072a4:	d873      	bhi.n	800738e <__ieee754_rem_pio2f+0x18a>
 80072a6:	f000 f8dd 	bl	8007464 <fabsf>
 80072aa:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800744c <__ieee754_rem_pio2f+0x248>
 80072ae:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80072b2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80072b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80072ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80072be:	ee17 0a90 	vmov	r0, s15
 80072c2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007434 <__ieee754_rem_pio2f+0x230>
 80072c6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80072ca:	281f      	cmp	r0, #31
 80072cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007440 <__ieee754_rem_pio2f+0x23c>
 80072d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072d4:	eeb1 6a47 	vneg.f32	s12, s14
 80072d8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80072dc:	ee16 1a90 	vmov	r1, s13
 80072e0:	dc09      	bgt.n	80072f6 <__ieee754_rem_pio2f+0xf2>
 80072e2:	4a5b      	ldr	r2, [pc, #364]	@ (8007450 <__ieee754_rem_pio2f+0x24c>)
 80072e4:	1e47      	subs	r7, r0, #1
 80072e6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80072ea:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80072ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d107      	bne.n	8007306 <__ieee754_rem_pio2f+0x102>
 80072f6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80072fa:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80072fe:	2a08      	cmp	r2, #8
 8007300:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8007304:	dc14      	bgt.n	8007330 <__ieee754_rem_pio2f+0x12c>
 8007306:	6021      	str	r1, [r4, #0]
 8007308:	ed94 7a00 	vldr	s14, [r4]
 800730c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007310:	2e00      	cmp	r6, #0
 8007312:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007316:	ed84 0a01 	vstr	s0, [r4, #4]
 800731a:	daa6      	bge.n	800726a <__ieee754_rem_pio2f+0x66>
 800731c:	eeb1 7a47 	vneg.f32	s14, s14
 8007320:	eeb1 0a40 	vneg.f32	s0, s0
 8007324:	ed84 7a00 	vstr	s14, [r4]
 8007328:	ed84 0a01 	vstr	s0, [r4, #4]
 800732c:	4240      	negs	r0, r0
 800732e:	e79c      	b.n	800726a <__ieee754_rem_pio2f+0x66>
 8007330:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800743c <__ieee754_rem_pio2f+0x238>
 8007334:	eef0 6a40 	vmov.f32	s13, s0
 8007338:	eee6 6a25 	vfma.f32	s13, s12, s11
 800733c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8007340:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007344:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007444 <__ieee754_rem_pio2f+0x240>
 8007348:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800734c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8007350:	ee15 2a90 	vmov	r2, s11
 8007354:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007358:	1a5b      	subs	r3, r3, r1
 800735a:	2b19      	cmp	r3, #25
 800735c:	dc04      	bgt.n	8007368 <__ieee754_rem_pio2f+0x164>
 800735e:	edc4 5a00 	vstr	s11, [r4]
 8007362:	eeb0 0a66 	vmov.f32	s0, s13
 8007366:	e7cf      	b.n	8007308 <__ieee754_rem_pio2f+0x104>
 8007368:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8007454 <__ieee754_rem_pio2f+0x250>
 800736c:	eeb0 0a66 	vmov.f32	s0, s13
 8007370:	eea6 0a25 	vfma.f32	s0, s12, s11
 8007374:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007378:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8007458 <__ieee754_rem_pio2f+0x254>
 800737c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007380:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8007384:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007388:	ed84 7a00 	vstr	s14, [r4]
 800738c:	e7bc      	b.n	8007308 <__ieee754_rem_pio2f+0x104>
 800738e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8007392:	d306      	bcc.n	80073a2 <__ieee754_rem_pio2f+0x19e>
 8007394:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007398:	edc0 7a01 	vstr	s15, [r0, #4]
 800739c:	edc0 7a00 	vstr	s15, [r0]
 80073a0:	e73e      	b.n	8007220 <__ieee754_rem_pio2f+0x1c>
 80073a2:	15ea      	asrs	r2, r5, #23
 80073a4:	3a86      	subs	r2, #134	@ 0x86
 80073a6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80073aa:	ee07 3a90 	vmov	s15, r3
 80073ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80073b2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800745c <__ieee754_rem_pio2f+0x258>
 80073b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80073ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80073be:	ed8d 7a03 	vstr	s14, [sp, #12]
 80073c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80073c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80073ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80073ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80073d2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80073d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80073da:	eef5 7a40 	vcmp.f32	s15, #0.0
 80073de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e2:	edcd 7a05 	vstr	s15, [sp, #20]
 80073e6:	d11e      	bne.n	8007426 <__ieee754_rem_pio2f+0x222>
 80073e8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80073ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f0:	bf0c      	ite	eq
 80073f2:	2301      	moveq	r3, #1
 80073f4:	2302      	movne	r3, #2
 80073f6:	491a      	ldr	r1, [pc, #104]	@ (8007460 <__ieee754_rem_pio2f+0x25c>)
 80073f8:	9101      	str	r1, [sp, #4]
 80073fa:	2102      	movs	r1, #2
 80073fc:	9100      	str	r1, [sp, #0]
 80073fe:	a803      	add	r0, sp, #12
 8007400:	4621      	mov	r1, r4
 8007402:	f000 f837 	bl	8007474 <__kernel_rem_pio2f>
 8007406:	2e00      	cmp	r6, #0
 8007408:	f6bf af2f 	bge.w	800726a <__ieee754_rem_pio2f+0x66>
 800740c:	edd4 7a00 	vldr	s15, [r4]
 8007410:	eef1 7a67 	vneg.f32	s15, s15
 8007414:	edc4 7a00 	vstr	s15, [r4]
 8007418:	edd4 7a01 	vldr	s15, [r4, #4]
 800741c:	eef1 7a67 	vneg.f32	s15, s15
 8007420:	edc4 7a01 	vstr	s15, [r4, #4]
 8007424:	e782      	b.n	800732c <__ieee754_rem_pio2f+0x128>
 8007426:	2303      	movs	r3, #3
 8007428:	e7e5      	b.n	80073f6 <__ieee754_rem_pio2f+0x1f2>
 800742a:	bf00      	nop
 800742c:	3f490fd8 	.word	0x3f490fd8
 8007430:	4016cbe3 	.word	0x4016cbe3
 8007434:	3fc90f80 	.word	0x3fc90f80
 8007438:	3fc90fd0 	.word	0x3fc90fd0
 800743c:	37354400 	.word	0x37354400
 8007440:	37354443 	.word	0x37354443
 8007444:	2e85a308 	.word	0x2e85a308
 8007448:	43490f80 	.word	0x43490f80
 800744c:	3f22f984 	.word	0x3f22f984
 8007450:	08007b24 	.word	0x08007b24
 8007454:	2e85a300 	.word	0x2e85a300
 8007458:	248d3132 	.word	0x248d3132
 800745c:	43800000 	.word	0x43800000
 8007460:	08007ba4 	.word	0x08007ba4

08007464 <fabsf>:
 8007464:	ee10 3a10 	vmov	r3, s0
 8007468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800746c:	ee00 3a10 	vmov	s0, r3
 8007470:	4770      	bx	lr
	...

08007474 <__kernel_rem_pio2f>:
 8007474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007478:	ed2d 8b04 	vpush	{d8-d9}
 800747c:	b0d9      	sub	sp, #356	@ 0x164
 800747e:	4690      	mov	r8, r2
 8007480:	9001      	str	r0, [sp, #4]
 8007482:	4ab6      	ldr	r2, [pc, #728]	@ (800775c <__kernel_rem_pio2f+0x2e8>)
 8007484:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8007486:	f118 0f04 	cmn.w	r8, #4
 800748a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800748e:	460f      	mov	r7, r1
 8007490:	f103 3bff 	add.w	fp, r3, #4294967295
 8007494:	db26      	blt.n	80074e4 <__kernel_rem_pio2f+0x70>
 8007496:	f1b8 0203 	subs.w	r2, r8, #3
 800749a:	bf48      	it	mi
 800749c:	f108 0204 	addmi.w	r2, r8, #4
 80074a0:	10d2      	asrs	r2, r2, #3
 80074a2:	1c55      	adds	r5, r2, #1
 80074a4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80074a6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 80074aa:	00e8      	lsls	r0, r5, #3
 80074ac:	eba2 060b 	sub.w	r6, r2, fp
 80074b0:	9002      	str	r0, [sp, #8]
 80074b2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80074b6:	eb0a 0c0b 	add.w	ip, sl, fp
 80074ba:	ac1c      	add	r4, sp, #112	@ 0x70
 80074bc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80074c0:	2000      	movs	r0, #0
 80074c2:	4560      	cmp	r0, ip
 80074c4:	dd10      	ble.n	80074e8 <__kernel_rem_pio2f+0x74>
 80074c6:	a91c      	add	r1, sp, #112	@ 0x70
 80074c8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80074cc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80074d0:	2600      	movs	r6, #0
 80074d2:	4556      	cmp	r6, sl
 80074d4:	dc24      	bgt.n	8007520 <__kernel_rem_pio2f+0xac>
 80074d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80074da:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 80074de:	4684      	mov	ip, r0
 80074e0:	2400      	movs	r4, #0
 80074e2:	e016      	b.n	8007512 <__kernel_rem_pio2f+0x9e>
 80074e4:	2200      	movs	r2, #0
 80074e6:	e7dc      	b.n	80074a2 <__kernel_rem_pio2f+0x2e>
 80074e8:	42c6      	cmn	r6, r0
 80074ea:	bf5d      	ittte	pl
 80074ec:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80074f0:	ee07 1a90 	vmovpl	s15, r1
 80074f4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80074f8:	eef0 7a47 	vmovmi.f32	s15, s14
 80074fc:	ece4 7a01 	vstmia	r4!, {s15}
 8007500:	3001      	adds	r0, #1
 8007502:	e7de      	b.n	80074c2 <__kernel_rem_pio2f+0x4e>
 8007504:	ecfe 6a01 	vldmia	lr!, {s13}
 8007508:	ed3c 7a01 	vldmdb	ip!, {s14}
 800750c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007510:	3401      	adds	r4, #1
 8007512:	455c      	cmp	r4, fp
 8007514:	ddf6      	ble.n	8007504 <__kernel_rem_pio2f+0x90>
 8007516:	ece9 7a01 	vstmia	r9!, {s15}
 800751a:	3601      	adds	r6, #1
 800751c:	3004      	adds	r0, #4
 800751e:	e7d8      	b.n	80074d2 <__kernel_rem_pio2f+0x5e>
 8007520:	a908      	add	r1, sp, #32
 8007522:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007526:	9104      	str	r1, [sp, #16]
 8007528:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800752a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8007768 <__kernel_rem_pio2f+0x2f4>
 800752e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8007764 <__kernel_rem_pio2f+0x2f0>
 8007532:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007536:	9203      	str	r2, [sp, #12]
 8007538:	4654      	mov	r4, sl
 800753a:	00a2      	lsls	r2, r4, #2
 800753c:	9205      	str	r2, [sp, #20]
 800753e:	aa58      	add	r2, sp, #352	@ 0x160
 8007540:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007544:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8007548:	a944      	add	r1, sp, #272	@ 0x110
 800754a:	aa08      	add	r2, sp, #32
 800754c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8007550:	4694      	mov	ip, r2
 8007552:	4626      	mov	r6, r4
 8007554:	2e00      	cmp	r6, #0
 8007556:	dc4c      	bgt.n	80075f2 <__kernel_rem_pio2f+0x17e>
 8007558:	4628      	mov	r0, r5
 800755a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800755e:	f000 f9f1 	bl	8007944 <scalbnf>
 8007562:	eeb0 8a40 	vmov.f32	s16, s0
 8007566:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800756a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800756e:	f000 fa4f 	bl	8007a10 <floorf>
 8007572:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8007576:	eea0 8a67 	vfms.f32	s16, s0, s15
 800757a:	2d00      	cmp	r5, #0
 800757c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007580:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8007584:	ee17 9a90 	vmov	r9, s15
 8007588:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800758c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8007590:	dd41      	ble.n	8007616 <__kernel_rem_pio2f+0x1a2>
 8007592:	f104 3cff 	add.w	ip, r4, #4294967295
 8007596:	a908      	add	r1, sp, #32
 8007598:	f1c5 0e08 	rsb	lr, r5, #8
 800759c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80075a0:	fa46 f00e 	asr.w	r0, r6, lr
 80075a4:	4481      	add	r9, r0
 80075a6:	fa00 f00e 	lsl.w	r0, r0, lr
 80075aa:	1a36      	subs	r6, r6, r0
 80075ac:	f1c5 0007 	rsb	r0, r5, #7
 80075b0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80075b4:	4106      	asrs	r6, r0
 80075b6:	2e00      	cmp	r6, #0
 80075b8:	dd3c      	ble.n	8007634 <__kernel_rem_pio2f+0x1c0>
 80075ba:	f04f 0e00 	mov.w	lr, #0
 80075be:	f109 0901 	add.w	r9, r9, #1
 80075c2:	4670      	mov	r0, lr
 80075c4:	4574      	cmp	r4, lr
 80075c6:	dc68      	bgt.n	800769a <__kernel_rem_pio2f+0x226>
 80075c8:	2d00      	cmp	r5, #0
 80075ca:	dd03      	ble.n	80075d4 <__kernel_rem_pio2f+0x160>
 80075cc:	2d01      	cmp	r5, #1
 80075ce:	d074      	beq.n	80076ba <__kernel_rem_pio2f+0x246>
 80075d0:	2d02      	cmp	r5, #2
 80075d2:	d07d      	beq.n	80076d0 <__kernel_rem_pio2f+0x25c>
 80075d4:	2e02      	cmp	r6, #2
 80075d6:	d12d      	bne.n	8007634 <__kernel_rem_pio2f+0x1c0>
 80075d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80075dc:	ee30 8a48 	vsub.f32	s16, s0, s16
 80075e0:	b340      	cbz	r0, 8007634 <__kernel_rem_pio2f+0x1c0>
 80075e2:	4628      	mov	r0, r5
 80075e4:	9306      	str	r3, [sp, #24]
 80075e6:	f000 f9ad 	bl	8007944 <scalbnf>
 80075ea:	9b06      	ldr	r3, [sp, #24]
 80075ec:	ee38 8a40 	vsub.f32	s16, s16, s0
 80075f0:	e020      	b.n	8007634 <__kernel_rem_pio2f+0x1c0>
 80075f2:	ee60 7a28 	vmul.f32	s15, s0, s17
 80075f6:	3e01      	subs	r6, #1
 80075f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80075fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007600:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007604:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007608:	ecac 0a01 	vstmia	ip!, {s0}
 800760c:	ed30 0a01 	vldmdb	r0!, {s0}
 8007610:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007614:	e79e      	b.n	8007554 <__kernel_rem_pio2f+0xe0>
 8007616:	d105      	bne.n	8007624 <__kernel_rem_pio2f+0x1b0>
 8007618:	1e60      	subs	r0, r4, #1
 800761a:	a908      	add	r1, sp, #32
 800761c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8007620:	11f6      	asrs	r6, r6, #7
 8007622:	e7c8      	b.n	80075b6 <__kernel_rem_pio2f+0x142>
 8007624:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007628:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800762c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007630:	da31      	bge.n	8007696 <__kernel_rem_pio2f+0x222>
 8007632:	2600      	movs	r6, #0
 8007634:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800763c:	f040 8098 	bne.w	8007770 <__kernel_rem_pio2f+0x2fc>
 8007640:	1e60      	subs	r0, r4, #1
 8007642:	2200      	movs	r2, #0
 8007644:	4550      	cmp	r0, sl
 8007646:	da4b      	bge.n	80076e0 <__kernel_rem_pio2f+0x26c>
 8007648:	2a00      	cmp	r2, #0
 800764a:	d065      	beq.n	8007718 <__kernel_rem_pio2f+0x2a4>
 800764c:	3c01      	subs	r4, #1
 800764e:	ab08      	add	r3, sp, #32
 8007650:	3d08      	subs	r5, #8
 8007652:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d0f8      	beq.n	800764c <__kernel_rem_pio2f+0x1d8>
 800765a:	4628      	mov	r0, r5
 800765c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007660:	f000 f970 	bl	8007944 <scalbnf>
 8007664:	1c63      	adds	r3, r4, #1
 8007666:	aa44      	add	r2, sp, #272	@ 0x110
 8007668:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007768 <__kernel_rem_pio2f+0x2f4>
 800766c:	0099      	lsls	r1, r3, #2
 800766e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007672:	4623      	mov	r3, r4
 8007674:	2b00      	cmp	r3, #0
 8007676:	f280 80a9 	bge.w	80077cc <__kernel_rem_pio2f+0x358>
 800767a:	4623      	mov	r3, r4
 800767c:	2b00      	cmp	r3, #0
 800767e:	f2c0 80c7 	blt.w	8007810 <__kernel_rem_pio2f+0x39c>
 8007682:	aa44      	add	r2, sp, #272	@ 0x110
 8007684:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8007688:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8007760 <__kernel_rem_pio2f+0x2ec>
 800768c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 8007690:	2000      	movs	r0, #0
 8007692:	1ae2      	subs	r2, r4, r3
 8007694:	e0b1      	b.n	80077fa <__kernel_rem_pio2f+0x386>
 8007696:	2602      	movs	r6, #2
 8007698:	e78f      	b.n	80075ba <__kernel_rem_pio2f+0x146>
 800769a:	f852 1b04 	ldr.w	r1, [r2], #4
 800769e:	b948      	cbnz	r0, 80076b4 <__kernel_rem_pio2f+0x240>
 80076a0:	b121      	cbz	r1, 80076ac <__kernel_rem_pio2f+0x238>
 80076a2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80076a6:	f842 1c04 	str.w	r1, [r2, #-4]
 80076aa:	2101      	movs	r1, #1
 80076ac:	f10e 0e01 	add.w	lr, lr, #1
 80076b0:	4608      	mov	r0, r1
 80076b2:	e787      	b.n	80075c4 <__kernel_rem_pio2f+0x150>
 80076b4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80076b8:	e7f5      	b.n	80076a6 <__kernel_rem_pio2f+0x232>
 80076ba:	f104 3cff 	add.w	ip, r4, #4294967295
 80076be:	aa08      	add	r2, sp, #32
 80076c0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80076c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80076c8:	a908      	add	r1, sp, #32
 80076ca:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80076ce:	e781      	b.n	80075d4 <__kernel_rem_pio2f+0x160>
 80076d0:	f104 3cff 	add.w	ip, r4, #4294967295
 80076d4:	aa08      	add	r2, sp, #32
 80076d6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80076da:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80076de:	e7f3      	b.n	80076c8 <__kernel_rem_pio2f+0x254>
 80076e0:	a908      	add	r1, sp, #32
 80076e2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80076e6:	3801      	subs	r0, #1
 80076e8:	430a      	orrs	r2, r1
 80076ea:	e7ab      	b.n	8007644 <__kernel_rem_pio2f+0x1d0>
 80076ec:	3201      	adds	r2, #1
 80076ee:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80076f2:	2e00      	cmp	r6, #0
 80076f4:	d0fa      	beq.n	80076ec <__kernel_rem_pio2f+0x278>
 80076f6:	9905      	ldr	r1, [sp, #20]
 80076f8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80076fc:	eb0d 0001 	add.w	r0, sp, r1
 8007700:	18e6      	adds	r6, r4, r3
 8007702:	a91c      	add	r1, sp, #112	@ 0x70
 8007704:	f104 0c01 	add.w	ip, r4, #1
 8007708:	384c      	subs	r0, #76	@ 0x4c
 800770a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800770e:	4422      	add	r2, r4
 8007710:	4562      	cmp	r2, ip
 8007712:	da04      	bge.n	800771e <__kernel_rem_pio2f+0x2aa>
 8007714:	4614      	mov	r4, r2
 8007716:	e710      	b.n	800753a <__kernel_rem_pio2f+0xc6>
 8007718:	9804      	ldr	r0, [sp, #16]
 800771a:	2201      	movs	r2, #1
 800771c:	e7e7      	b.n	80076ee <__kernel_rem_pio2f+0x27a>
 800771e:	9903      	ldr	r1, [sp, #12]
 8007720:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007724:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8007728:	9105      	str	r1, [sp, #20]
 800772a:	ee07 1a90 	vmov	s15, r1
 800772e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007732:	2400      	movs	r4, #0
 8007734:	ece6 7a01 	vstmia	r6!, {s15}
 8007738:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 800773c:	46b1      	mov	r9, r6
 800773e:	455c      	cmp	r4, fp
 8007740:	dd04      	ble.n	800774c <__kernel_rem_pio2f+0x2d8>
 8007742:	ece0 7a01 	vstmia	r0!, {s15}
 8007746:	f10c 0c01 	add.w	ip, ip, #1
 800774a:	e7e1      	b.n	8007710 <__kernel_rem_pio2f+0x29c>
 800774c:	ecfe 6a01 	vldmia	lr!, {s13}
 8007750:	ed39 7a01 	vldmdb	r9!, {s14}
 8007754:	3401      	adds	r4, #1
 8007756:	eee6 7a87 	vfma.f32	s15, s13, s14
 800775a:	e7f0      	b.n	800773e <__kernel_rem_pio2f+0x2ca>
 800775c:	08007ee8 	.word	0x08007ee8
 8007760:	08007ebc 	.word	0x08007ebc
 8007764:	43800000 	.word	0x43800000
 8007768:	3b800000 	.word	0x3b800000
 800776c:	00000000 	.word	0x00000000
 8007770:	9b02      	ldr	r3, [sp, #8]
 8007772:	eeb0 0a48 	vmov.f32	s0, s16
 8007776:	eba3 0008 	sub.w	r0, r3, r8
 800777a:	f000 f8e3 	bl	8007944 <scalbnf>
 800777e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8007764 <__kernel_rem_pio2f+0x2f0>
 8007782:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800778a:	db19      	blt.n	80077c0 <__kernel_rem_pio2f+0x34c>
 800778c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8007768 <__kernel_rem_pio2f+0x2f4>
 8007790:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007794:	aa08      	add	r2, sp, #32
 8007796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800779a:	3508      	adds	r5, #8
 800779c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077a0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80077a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80077a8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80077ac:	ee10 3a10 	vmov	r3, s0
 80077b0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80077b4:	ee17 3a90 	vmov	r3, s15
 80077b8:	3401      	adds	r4, #1
 80077ba:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80077be:	e74c      	b.n	800765a <__kernel_rem_pio2f+0x1e6>
 80077c0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80077c4:	aa08      	add	r2, sp, #32
 80077c6:	ee10 3a10 	vmov	r3, s0
 80077ca:	e7f6      	b.n	80077ba <__kernel_rem_pio2f+0x346>
 80077cc:	a808      	add	r0, sp, #32
 80077ce:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80077d2:	9001      	str	r0, [sp, #4]
 80077d4:	ee07 0a90 	vmov	s15, r0
 80077d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077dc:	3b01      	subs	r3, #1
 80077de:	ee67 7a80 	vmul.f32	s15, s15, s0
 80077e2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80077e6:	ed62 7a01 	vstmdb	r2!, {s15}
 80077ea:	e743      	b.n	8007674 <__kernel_rem_pio2f+0x200>
 80077ec:	ecfc 6a01 	vldmia	ip!, {s13}
 80077f0:	ecb5 7a01 	vldmia	r5!, {s14}
 80077f4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80077f8:	3001      	adds	r0, #1
 80077fa:	4550      	cmp	r0, sl
 80077fc:	dc01      	bgt.n	8007802 <__kernel_rem_pio2f+0x38e>
 80077fe:	4290      	cmp	r0, r2
 8007800:	ddf4      	ble.n	80077ec <__kernel_rem_pio2f+0x378>
 8007802:	a858      	add	r0, sp, #352	@ 0x160
 8007804:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007808:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800780c:	3b01      	subs	r3, #1
 800780e:	e735      	b.n	800767c <__kernel_rem_pio2f+0x208>
 8007810:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007812:	2b02      	cmp	r3, #2
 8007814:	dc09      	bgt.n	800782a <__kernel_rem_pio2f+0x3b6>
 8007816:	2b00      	cmp	r3, #0
 8007818:	dc27      	bgt.n	800786a <__kernel_rem_pio2f+0x3f6>
 800781a:	d040      	beq.n	800789e <__kernel_rem_pio2f+0x42a>
 800781c:	f009 0007 	and.w	r0, r9, #7
 8007820:	b059      	add	sp, #356	@ 0x164
 8007822:	ecbd 8b04 	vpop	{d8-d9}
 8007826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800782c:	2b03      	cmp	r3, #3
 800782e:	d1f5      	bne.n	800781c <__kernel_rem_pio2f+0x3a8>
 8007830:	aa30      	add	r2, sp, #192	@ 0xc0
 8007832:	1f0b      	subs	r3, r1, #4
 8007834:	4413      	add	r3, r2
 8007836:	461a      	mov	r2, r3
 8007838:	4620      	mov	r0, r4
 800783a:	2800      	cmp	r0, #0
 800783c:	dc50      	bgt.n	80078e0 <__kernel_rem_pio2f+0x46c>
 800783e:	4622      	mov	r2, r4
 8007840:	2a01      	cmp	r2, #1
 8007842:	dc5d      	bgt.n	8007900 <__kernel_rem_pio2f+0x48c>
 8007844:	ab30      	add	r3, sp, #192	@ 0xc0
 8007846:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 800784a:	440b      	add	r3, r1
 800784c:	2c01      	cmp	r4, #1
 800784e:	dc67      	bgt.n	8007920 <__kernel_rem_pio2f+0x4ac>
 8007850:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8007854:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8007858:	2e00      	cmp	r6, #0
 800785a:	d167      	bne.n	800792c <__kernel_rem_pio2f+0x4b8>
 800785c:	edc7 6a00 	vstr	s13, [r7]
 8007860:	ed87 7a01 	vstr	s14, [r7, #4]
 8007864:	edc7 7a02 	vstr	s15, [r7, #8]
 8007868:	e7d8      	b.n	800781c <__kernel_rem_pio2f+0x3a8>
 800786a:	ab30      	add	r3, sp, #192	@ 0xc0
 800786c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 8007870:	440b      	add	r3, r1
 8007872:	4622      	mov	r2, r4
 8007874:	2a00      	cmp	r2, #0
 8007876:	da24      	bge.n	80078c2 <__kernel_rem_pio2f+0x44e>
 8007878:	b34e      	cbz	r6, 80078ce <__kernel_rem_pio2f+0x45a>
 800787a:	eef1 7a47 	vneg.f32	s15, s14
 800787e:	edc7 7a00 	vstr	s15, [r7]
 8007882:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8007886:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800788a:	aa31      	add	r2, sp, #196	@ 0xc4
 800788c:	2301      	movs	r3, #1
 800788e:	429c      	cmp	r4, r3
 8007890:	da20      	bge.n	80078d4 <__kernel_rem_pio2f+0x460>
 8007892:	b10e      	cbz	r6, 8007898 <__kernel_rem_pio2f+0x424>
 8007894:	eef1 7a67 	vneg.f32	s15, s15
 8007898:	edc7 7a01 	vstr	s15, [r7, #4]
 800789c:	e7be      	b.n	800781c <__kernel_rem_pio2f+0x3a8>
 800789e:	ab30      	add	r3, sp, #192	@ 0xc0
 80078a0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800776c <__kernel_rem_pio2f+0x2f8>
 80078a4:	440b      	add	r3, r1
 80078a6:	2c00      	cmp	r4, #0
 80078a8:	da05      	bge.n	80078b6 <__kernel_rem_pio2f+0x442>
 80078aa:	b10e      	cbz	r6, 80078b0 <__kernel_rem_pio2f+0x43c>
 80078ac:	eef1 7a67 	vneg.f32	s15, s15
 80078b0:	edc7 7a00 	vstr	s15, [r7]
 80078b4:	e7b2      	b.n	800781c <__kernel_rem_pio2f+0x3a8>
 80078b6:	ed33 7a01 	vldmdb	r3!, {s14}
 80078ba:	3c01      	subs	r4, #1
 80078bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078c0:	e7f1      	b.n	80078a6 <__kernel_rem_pio2f+0x432>
 80078c2:	ed73 7a01 	vldmdb	r3!, {s15}
 80078c6:	3a01      	subs	r2, #1
 80078c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078cc:	e7d2      	b.n	8007874 <__kernel_rem_pio2f+0x400>
 80078ce:	eef0 7a47 	vmov.f32	s15, s14
 80078d2:	e7d4      	b.n	800787e <__kernel_rem_pio2f+0x40a>
 80078d4:	ecb2 7a01 	vldmia	r2!, {s14}
 80078d8:	3301      	adds	r3, #1
 80078da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078de:	e7d6      	b.n	800788e <__kernel_rem_pio2f+0x41a>
 80078e0:	ed72 7a01 	vldmdb	r2!, {s15}
 80078e4:	edd2 6a01 	vldr	s13, [r2, #4]
 80078e8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80078ec:	3801      	subs	r0, #1
 80078ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078f2:	ed82 7a00 	vstr	s14, [r2]
 80078f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078fa:	edc2 7a01 	vstr	s15, [r2, #4]
 80078fe:	e79c      	b.n	800783a <__kernel_rem_pio2f+0x3c6>
 8007900:	ed73 7a01 	vldmdb	r3!, {s15}
 8007904:	edd3 6a01 	vldr	s13, [r3, #4]
 8007908:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800790c:	3a01      	subs	r2, #1
 800790e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007912:	ed83 7a00 	vstr	s14, [r3]
 8007916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800791a:	edc3 7a01 	vstr	s15, [r3, #4]
 800791e:	e78f      	b.n	8007840 <__kernel_rem_pio2f+0x3cc>
 8007920:	ed33 7a01 	vldmdb	r3!, {s14}
 8007924:	3c01      	subs	r4, #1
 8007926:	ee77 7a87 	vadd.f32	s15, s15, s14
 800792a:	e78f      	b.n	800784c <__kernel_rem_pio2f+0x3d8>
 800792c:	eef1 6a66 	vneg.f32	s13, s13
 8007930:	eeb1 7a47 	vneg.f32	s14, s14
 8007934:	edc7 6a00 	vstr	s13, [r7]
 8007938:	ed87 7a01 	vstr	s14, [r7, #4]
 800793c:	eef1 7a67 	vneg.f32	s15, s15
 8007940:	e790      	b.n	8007864 <__kernel_rem_pio2f+0x3f0>
 8007942:	bf00      	nop

08007944 <scalbnf>:
 8007944:	ee10 3a10 	vmov	r3, s0
 8007948:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800794c:	d02b      	beq.n	80079a6 <scalbnf+0x62>
 800794e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007952:	d302      	bcc.n	800795a <scalbnf+0x16>
 8007954:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007958:	4770      	bx	lr
 800795a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800795e:	d123      	bne.n	80079a8 <scalbnf+0x64>
 8007960:	4b24      	ldr	r3, [pc, #144]	@ (80079f4 <scalbnf+0xb0>)
 8007962:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80079f8 <scalbnf+0xb4>
 8007966:	4298      	cmp	r0, r3
 8007968:	ee20 0a27 	vmul.f32	s0, s0, s15
 800796c:	db17      	blt.n	800799e <scalbnf+0x5a>
 800796e:	ee10 3a10 	vmov	r3, s0
 8007972:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007976:	3a19      	subs	r2, #25
 8007978:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800797c:	4288      	cmp	r0, r1
 800797e:	dd15      	ble.n	80079ac <scalbnf+0x68>
 8007980:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80079fc <scalbnf+0xb8>
 8007984:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8007a00 <scalbnf+0xbc>
 8007988:	ee10 3a10 	vmov	r3, s0
 800798c:	eeb0 7a67 	vmov.f32	s14, s15
 8007990:	2b00      	cmp	r3, #0
 8007992:	bfb8      	it	lt
 8007994:	eef0 7a66 	vmovlt.f32	s15, s13
 8007998:	ee27 0a87 	vmul.f32	s0, s15, s14
 800799c:	4770      	bx	lr
 800799e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007a04 <scalbnf+0xc0>
 80079a2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80079a6:	4770      	bx	lr
 80079a8:	0dd2      	lsrs	r2, r2, #23
 80079aa:	e7e5      	b.n	8007978 <scalbnf+0x34>
 80079ac:	4410      	add	r0, r2
 80079ae:	28fe      	cmp	r0, #254	@ 0xfe
 80079b0:	dce6      	bgt.n	8007980 <scalbnf+0x3c>
 80079b2:	2800      	cmp	r0, #0
 80079b4:	dd06      	ble.n	80079c4 <scalbnf+0x80>
 80079b6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80079ba:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80079be:	ee00 3a10 	vmov	s0, r3
 80079c2:	4770      	bx	lr
 80079c4:	f110 0f16 	cmn.w	r0, #22
 80079c8:	da09      	bge.n	80079de <scalbnf+0x9a>
 80079ca:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007a04 <scalbnf+0xc0>
 80079ce:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007a08 <scalbnf+0xc4>
 80079d2:	ee10 3a10 	vmov	r3, s0
 80079d6:	eeb0 7a67 	vmov.f32	s14, s15
 80079da:	2b00      	cmp	r3, #0
 80079dc:	e7d9      	b.n	8007992 <scalbnf+0x4e>
 80079de:	3019      	adds	r0, #25
 80079e0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80079e4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80079e8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007a0c <scalbnf+0xc8>
 80079ec:	ee07 3a90 	vmov	s15, r3
 80079f0:	e7d7      	b.n	80079a2 <scalbnf+0x5e>
 80079f2:	bf00      	nop
 80079f4:	ffff3cb0 	.word	0xffff3cb0
 80079f8:	4c000000 	.word	0x4c000000
 80079fc:	7149f2ca 	.word	0x7149f2ca
 8007a00:	f149f2ca 	.word	0xf149f2ca
 8007a04:	0da24260 	.word	0x0da24260
 8007a08:	8da24260 	.word	0x8da24260
 8007a0c:	33000000 	.word	0x33000000

08007a10 <floorf>:
 8007a10:	ee10 3a10 	vmov	r3, s0
 8007a14:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007a18:	3a7f      	subs	r2, #127	@ 0x7f
 8007a1a:	2a16      	cmp	r2, #22
 8007a1c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007a20:	dc2b      	bgt.n	8007a7a <floorf+0x6a>
 8007a22:	2a00      	cmp	r2, #0
 8007a24:	da12      	bge.n	8007a4c <floorf+0x3c>
 8007a26:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007a8c <floorf+0x7c>
 8007a2a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007a2e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a36:	dd06      	ble.n	8007a46 <floorf+0x36>
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	da24      	bge.n	8007a86 <floorf+0x76>
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	4b14      	ldr	r3, [pc, #80]	@ (8007a90 <floorf+0x80>)
 8007a40:	bf08      	it	eq
 8007a42:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007a46:	ee00 3a10 	vmov	s0, r3
 8007a4a:	4770      	bx	lr
 8007a4c:	4911      	ldr	r1, [pc, #68]	@ (8007a94 <floorf+0x84>)
 8007a4e:	4111      	asrs	r1, r2
 8007a50:	420b      	tst	r3, r1
 8007a52:	d0fa      	beq.n	8007a4a <floorf+0x3a>
 8007a54:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8007a8c <floorf+0x7c>
 8007a58:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007a5c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a64:	ddef      	ble.n	8007a46 <floorf+0x36>
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	bfbe      	ittt	lt
 8007a6a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8007a6e:	fa40 f202 	asrlt.w	r2, r0, r2
 8007a72:	189b      	addlt	r3, r3, r2
 8007a74:	ea23 0301 	bic.w	r3, r3, r1
 8007a78:	e7e5      	b.n	8007a46 <floorf+0x36>
 8007a7a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007a7e:	d3e4      	bcc.n	8007a4a <floorf+0x3a>
 8007a80:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007a84:	4770      	bx	lr
 8007a86:	2300      	movs	r3, #0
 8007a88:	e7dd      	b.n	8007a46 <floorf+0x36>
 8007a8a:	bf00      	nop
 8007a8c:	7149f2ca 	.word	0x7149f2ca
 8007a90:	bf800000 	.word	0xbf800000
 8007a94:	007fffff 	.word	0x007fffff

08007a98 <_init>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	bf00      	nop
 8007a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a9e:	bc08      	pop	{r3}
 8007aa0:	469e      	mov	lr, r3
 8007aa2:	4770      	bx	lr

08007aa4 <_fini>:
 8007aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa6:	bf00      	nop
 8007aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aaa:	bc08      	pop	{r3}
 8007aac:	469e      	mov	lr, r3
 8007aae:	4770      	bx	lr
