** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=20e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=80e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=20e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=20e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=111e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=3e-6 W=270e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=150e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=153e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=150e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=307e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=287e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=39e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=82e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=82e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=437e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=56e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=56e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 6.50301 mW
** Area: 8666 (mu_m)^2
** Transit frequency: 42.2441 MHz
** Transit frequency with error factor: 42.2442 MHz
** Slew rate: 40.5699 V/mu_s
** Phase margin: 65.3172Â°
** CMRR: 99 dB
** negPSRR: 95 dB
** posPSRR: 53 dB
** VoutMax: 4.55001 V
** VoutMin: 0.510001 V
** VcmMax: 4.39001 V
** VcmMin: 1.47001 V


** Expected Currents: 
** NormalTransistorNmos: 152.056 muA
** NormalTransistorPmos: -588.179 muA
** DiodeTransistorPmos: -71.4249 muA
** DiodeTransistorPmos: -71.4249 muA
** NormalTransistorNmos: 142.848 muA
** NormalTransistorNmos: 142.847 muA
** NormalTransistorNmos: 71.4241 muA
** NormalTransistorNmos: 71.4241 muA
** NormalTransistorNmos: 203.783 muA
** NormalTransistorNmos: 203.782 muA
** NormalTransistorPmos: -203.782 muA
** NormalTransistorNmos: 203.783 muA
** NormalTransistorNmos: 203.782 muA
** NormalTransistorPmos: -203.782 muA
** DiodeTransistorNmos: 588.18 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -152.055 muA


** Expected Voltages: 
** ibias: 0.558001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.918001  V
** inSourceStageBiasComplementarySecondStage: 0.701001  V
** inTransconductanceComplementarySecondStage: 3.98701  V
** out: 2.5  V
** outFirstStage: 3.98701  V
** outVoltageBiasXXpXX0: 3.82001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.153001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.296001  V
** inner: 0.349001  V


.END