
*** Running vivado
    with args -log pr_bd_MCP3008_Interface_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_bd_MCP3008_Interface_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Mar 17 13:35:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/charlie/.Xilinx/Vivado/Vivado_init.tcl'
source pr_bd_MCP3008_Interface_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top pr_bd_MCP3008_Interface_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 346952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2161.863 ; gain = 411.746 ; free physical = 219 ; free virtual = 7711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pr_bd_MCP3008_Interface_0_0' [/home/charlie/PR/PR.gen/sources_1/bd/pr_bd/ip/pr_bd_MCP3008_Interface_0_0/synth/pr_bd_MCP3008_Interface_0_0.vhd:72]
INFO: [Synth 8-3491] module 'MCP3008_Interface' declared at '/home/charlie/FPGA/mcp1/mcp1.srcs/sources_1/imports/mcp3008/choppedmcp.vhd:5' bound to instance 'U0' of component 'MCP3008_Interface' [/home/charlie/PR/PR.gen/sources_1/bd/pr_bd/ip/pr_bd_MCP3008_Interface_0_0/synth/pr_bd_MCP3008_Interface_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'MCP3008_Interface' [/home/charlie/FPGA/mcp1/mcp1.srcs/sources_1/imports/mcp3008/choppedmcp.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/charlie/FPGA/mcp1/mcp1.srcs/sources_1/imports/mcp3008/choppedmcp.vhd:61]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/charlie/FPGA/mcp1/mcp1.srcs/sources_1/imports/mcp3008/choppedmcp.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'MCP3008_Interface' (0#1) [/home/charlie/FPGA/mcp1/mcp1.srcs/sources_1/imports/mcp3008/choppedmcp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pr_bd_MCP3008_Interface_0_0' (0#1) [/home/charlie/PR/PR.gen/sources_1/bd/pr_bd/ip/pr_bd_MCP3008_Interface_0_0/synth/pr_bd_MCP3008_Interface_0_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2251.832 ; gain = 501.715 ; free physical = 226 ; free virtual = 7578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2269.645 ; gain = 519.527 ; free physical = 205 ; free virtual = 7558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2269.645 ; gain = 519.527 ; free physical = 205 ; free virtual = 7558
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.645 ; gain = 0.000 ; free physical = 201 ; free virtual = 7553
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.395 ; gain = 0.000 ; free physical = 174 ; free virtual = 7475
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.395 ; gain = 0.000 ; free physical = 173 ; free virtual = 7475
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2407.395 ; gain = 657.277 ; free physical = 194 ; free virtual = 7496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 194 ; free virtual = 7496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 194 ; free virtual = 7496
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MCP3008_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                send_cmd |                               01 |                               01
               read_data |                               10 |                               10
                  finish |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MCP3008_Interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 187 ; free virtual = 7490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 317 ; free virtual = 7604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 526 ; free virtual = 7825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 526 ; free virtual = 7825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 526 ; free virtual = 7825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    29|
|2     |LUT1   |     6|
|3     |LUT2   |    75|
|4     |LUT3   |    35|
|5     |LUT4   |     2|
|6     |LUT5   |     5|
|7     |LUT6   |     9|
|8     |FDCE   |    45|
|9     |FDPE   |     1|
|10    |FDRE   |    39|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.398 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.398 ; gain = 527.531 ; free physical = 529 ; free virtual = 7826
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2415.406 ; gain = 665.281 ; free physical = 529 ; free virtual = 7826
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.406 ; gain = 0.000 ; free physical = 528 ; free virtual = 7826
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.426 ; gain = 0.000 ; free physical = 795 ; free virtual = 8089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ad62ab19
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2471.426 ; gain = 1054.840 ; free physical = 795 ; free virtual = 8089
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1929.183; main = 1589.221; forked = 392.131
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3446.672; main = 2471.430; forked = 1031.270
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.438 ; gain = 0.000 ; free physical = 795 ; free virtual = 8089
INFO: [Common 17-1381] The checkpoint '/home/charlie/FPGA/mcp1/mcp1.runs/pr_bd_MCP3008_Interface_0_0_synth_1/pr_bd_MCP3008_Interface_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pr_bd_MCP3008_Interface_0_0_utilization_synth.rpt -pb pr_bd_MCP3008_Interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 13:36:04 2025...
