<!doctype html>
<head>
<meta charset="utf-8">
<title>ich10_lpc</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_class_ich10_lan_v2.html">ich10_lan_v2</a>
<a href="__rm_class_ich10_rtc.html">ich10_rtc</a>
</div>
<div class="path">
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>
&nbsp;/&nbsp;
<a href="classes.html">4 Classes</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_ich10_lpc">ich10_lpc</a></h1>
<p>

<a name="ich10_lpc"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_ICH10">ICH10</a>
</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">LPC bridge contains interrupt controllers, timers, RTC,  Serial ports and Firmware hub for IntelÂ® ICH10.
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="undocumented-interfaces.html#__rm_interface_bridge">bridge</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_hpet_msi">hpet_msi</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_io_memory">io_memory</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_log_object">log_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_pci_device">pci_device</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_pci_interrupt">pci_interrupt</a>, <a class="jdocu" href="__rm_interface_serial_interrupt_master.html">serial_interrupt_master</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.acpi_io_regs</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.apm_io_regs</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.cs_conf</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.fixed_io</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.gpio_conf</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.pci_config</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>port.HRESET</b> (signal)<br><b>port.SRESET</b> (signal)<br><b>port.com1_in</b> (signal)<br><b>port.com2_in</b> (signal)<br><b>port.com3_in</b> (signal)<br><b>port.com4_in</b> (signal)<br><b>port.pirq</b> (simple_interrupt) : port for PIRQ input<br><b>port.pirqe</b> (signal) : port for PIRQE<br><b>port.pirqf</b> (signal) : port for PIRQF<br><b>port.pirqg</b> (signal) : port for PIRQG<br><b>port.pirqh</b> (signal) : port for PIRQH</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:serirq_slave"><b><i>SERIRQ_slave</i></b></dt><p><a name="__rm_attribute_ich10_lpc_SERIRQ_slave"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
connects to slave device of serial interrupt transfer cycles
<p>
Required interfaces: <code>serial_interrupt_slave</code>.</p></dd></dl><p></p><dl><dt id="dt:coma_level"><b><i>coma_level</i></b></dt><p><a name="__rm_attribute_ich10_lpc_coma_level"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Level of COM A</dd></dl><p></p><dl><dt id="dt:coma_pirq"><b><i>coma_pirq</i></b></dt><p><a name="__rm_attribute_ich10_lpc_coma_pirq"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Connection to interrupt controller for COMB</dd></dl><p></p><dl><dt id="dt:comb_level"><b><i>comb_level</i></b></dt><p><a name="__rm_attribute_ich10_lpc_comb_level"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Level of COM B</dd></dl><p></p><dl><dt id="dt:comb_pirq"><b><i>comb_pirq</i></b></dt><p><a name="__rm_attribute_ich10_lpc_comb_pirq"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Connection to interrupt controller for COMB</dd></dl><p></p><dl><dt id="dt:config_registers"><b><i>config_registers</i></b></dt><p><a name="__rm_attribute_ich10_lpc_config_registers"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[i*]</code>.
The PCI configuration registers, each 32 bits in size.</dd></dl><p></p><dl><dt id="dt:cpus"><b><i>cpus</i></b></dt><p><a name="__rm_attribute_ich10_lpc_cpus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[o*]</code>.
CPUs receiving direct pin connections for NMI and SMI</dd></dl><p></p><dl><dt id="dt:expansion_rom_size"><b><i>expansion_rom_size</i></b></dt><p><a name="__rm_attribute_ich10_lpc_expansion_rom_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The size of the expansion ROM mapping.</dd></dl><p></p><dl><dt id="dt:flash"><b><i>flash</i></b></dt><p><a name="__rm_attribute_ich10_lpc_flash"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
Connection to the SPI interface in the ICH
<p>
Required interfaces: <code>io_memory</code>.</p></dd></dl><p></p><dl><dt id="dt:fwh_device"><b><i>fwh_device</i></b></dt><p><a name="__rm_attribute_ich10_lpc_fwh_device"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[[oo|no]|n{12}]</code>.
Devices connected to the Firmware Hub. Each device is either [object, target, image] (as returned by flash_create_memory_anon) or Nil. The <b>image</b> object must implement the <b>image</b> interface. See <b>memory_space.map</b> attribute for requirements on <b>object</b> and <b>target</b></dd></dl><p></p><dl><dt id="dt:hpet"><b><i>hpet</i></b></dt><p><a name="__rm_attribute_ich10_lpc_hpet"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
The High Precision Event Timer mapped through the hptc register
<p>
Required interfaces: <code>io_memory</code>.</p></dd></dl><p></p><dl><dt id="dt:ich10_corporate"><b><i>ich10_corporate</i></b></dt><p><a name="__rm_attribute_ich10_lpc_ich10_corporate"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
ICH10 Corporate family chipset, true for ICH10D or ICH10DO</dd></dl><p></p><dl><dt id="dt:ioapic"><b><i>ioapic</i></b></dt><p><a name="__rm_attribute_ich10_lpc_ioapic"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
IOAPIC receiving PCI interrupt
<p>
Required interfaces: <code>ioapic</code>.</p></dd></dl><p></p><dl><dt id="dt:irq_dev"><b><i>irq_dev</i></b></dt><p><a name="__rm_attribute_ich10_lpc_irq_dev"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Connect to 8259 which is the destination object of PIRQs routing
<p>
Required interfaces: <code>simple_interrupt</code>.</p></dd></dl><p></p><dl><dt id="dt:irq_level"><b><i>irq_level</i></b></dt><p><a name="__rm_attribute_ich10_lpc_irq_level"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{8}]</code>.
Raise count for PIRQ[A-H]</dd></dl><p></p><dl><dt id="dt:lpc_io"><b><i>lpc_io</i></b></dt><p><a name="__rm_attribute_ich10_lpc_lpc_io"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
IO space of LPC bus
<p>
Required interfaces: <code>memory_space</code>.</p></dd></dl><p></p><dl><dt id="dt:lpc_memory"><b><i>lpc_memory</i></b></dt><p><a name="__rm_attribute_ich10_lpc_lpc_memory"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Memory space of LPC bus
<p>
Required interfaces: <code>memory_space</code>.</p></dd></dl><p></p><dl><dt id="dt:nmi_pin"><b><i>nmi_pin</i></b></dt><p><a name="__rm_attribute_ich10_lpc_nmi_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
SMI pin status</dd></dl><p></p><dl><dt id="dt:pci_bus"><b><i>pci_bus</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
The PCI bus this device is connected to, implementing the <code>pci-bus</code> interface.
<p>
Required interfaces: <code>io_memory</code>, <code>pci_bus</code>.</p></dd></dl><p></p><dl><dt id="dt:bank-pci_config-bist"><b><i>bank.pci_config.bist</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.bist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Build-in Self Test</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cache_line_size"><b><i>bank.pci_config.cache_line_size</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.cache_line_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
CacheLine Size</dd></dl><p></p><dl><dt id="dt:bank-pci_config-capabilities_ptr"><b><i>bank.pci_config.capabilities_ptr</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.capabilities_ptr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Capabilities Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cardbus_cis_ptr"><b><i>bank.pci_config.cardbus_cis_ptr</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.cardbus_cis_ptr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Cardbus CIS Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-class_code"><b><i>bank.pci_config.class_code</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.class_code"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Class Code</dd></dl><p></p><dl><dt id="dt:bank-pci_config-command"><b><i>bank.pci_config.command</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.command"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Command Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-device_id"><b><i>bank.pci_config.device_id</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.device_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Device ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-header_type"><b><i>bank.pci_config.header_type</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.header_type"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Header Type</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_line"><b><i>bank.pci_config.interrupt_line</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.interrupt_line"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Line</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_pin"><b><i>bank.pci_config.interrupt_pin</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.interrupt_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Pin</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupts"><b><i>bank.pci_config.interrupts</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.interrupts"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Raised _internal_ interrupts</dd></dl><p></p><dl><dt id="dt:bank-pci_config-latency_timer"><b><i>bank.pci_config.latency_timer</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.latency_timer"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Latency Timer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-max_lat"><b><i>bank.pci_config.max_lat</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.max_lat"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
MAX_LAT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-min_gnt"><b><i>bank.pci_config.min_gnt</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.min_gnt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
MIN_GNT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-revision_id"><b><i>bank.pci_config.revision_id</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.revision_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Revision ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-status"><b><i>bank.pci_config.status</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_id"><b><i>bank.pci_config.subsystem_id</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.subsystem_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subsystem ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_vendor_id"><b><i>bank.pci_config.subsystem_vendor_id</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.subsystem_vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subsystem Vendor ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-vendor_id"><b><i>bank.pci_config.vendor_id</i></b></dt><p><a name="__rm_attribute_ich10_lpc_pci_config.vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="dt:reset_target"><b><i>reset_target</i></b></dt><p><a name="__rm_attribute_ich10_lpc_reset_target"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
Signal triggered via write to RST_CNT, should reset the system.
<p>
Required interfaces: <code>signal</code>.</p></dd></dl><p></p><dl><dt id="dt:sci_pin"><b><i>sci_pin</i></b></dt><p><a name="__rm_attribute_ich10_lpc_sci_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
SCI pin status</dd></dl><p></p><dl><dt id="dt:serial_port"><b><i>serial_port</i></b></dt><p><a name="__rm_attribute_ich10_lpc_serial_port"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[o|[os]|n{0:4}]</code>.
Connections to registers bank of NS16550 object</dd></dl><p></p><dl><dt id="dt:smi_pin"><b><i>smi_pin</i></b></dt><p><a name="__rm_attribute_ich10_lpc_smi_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
SMI pin status</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_lpc_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_lpc_gt_.print-pci-config-regs">print-pci-config-regs</a></b></td><td class="jdocu_noborder">print PCI configuration registers</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_lpc_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p>
<div class="chain">
<a href="__rm_class_ich10_lan_v2.html">ich10_lan_v2</a>
<a href="__rm_class_ich10_rtc.html">ich10_rtc</a>
</div>