Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 17 11:53:14 2020
| Host         : LAPTOP-N3N9V3PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segDisp/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.802        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.802        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.754ns (44.324%)  route 2.203ns (55.676%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.571     9.096    keyboard_handler/uut_n_20
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[12]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    keyboard_handler/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.754ns (44.324%)  route 2.203ns (55.676%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.571     9.096    keyboard_handler/uut_n_20
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[14]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    keyboard_handler/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.754ns (44.324%)  route 2.203ns (55.676%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.571     9.096    keyboard_handler/uut_n_20
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[15]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    keyboard_handler/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.754ns (44.324%)  route 2.203ns (55.676%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.571     9.096    keyboard_handler/uut_n_20
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[2]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    keyboard_handler/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.754ns (44.324%)  route 2.203ns (55.676%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.571     9.096    keyboard_handler/uut_n_20
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    keyboard_handler/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.754ns (44.324%)  route 2.203ns (55.676%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.571     9.096    keyboard_handler/uut_n_20
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[6]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.899    keyboard_handler/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.754ns (44.244%)  route 2.210ns (55.756%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.578     9.104    keyboard_handler/uut_n_20
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    keyboard_handler/CLK
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.916    keyboard_handler/keycodev_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.754ns (44.244%)  route 2.210ns (55.756%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.578     9.104    keyboard_handler/uut_n_20
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    keyboard_handler/CLK
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.916    keyboard_handler/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.754ns (44.244%)  route 2.210ns (55.756%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.578     9.104    keyboard_handler/uut_n_20
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    keyboard_handler/CLK
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.916    keyboard_handler/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 keyboard_handler/keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/keycodev_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.754ns (44.244%)  route 2.210ns (55.756%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    keyboard_handler/CLK
    SLICE_X62Y24         FDRE                                         r  keyboard_handler/keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  keyboard_handler/keycodev_reg[3]/Q
                         net (fo=3, routed)           0.981     6.539    keyboard_handler/uut/Q[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.838 r  keyboard_handler/uut/cn0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.838    keyboard_handler/uut_n_10
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.388 r  keyboard_handler/cn0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.388    keyboard_handler/cn0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.545 r  keyboard_handler/cn0_carry__0/CO[1]
                         net (fo=1, routed)           0.652     8.197    keyboard_handler/uut/CO[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.329     8.526 r  keyboard_handler/uut/keycodev[15]_i_1/O
                         net (fo=16, routed)          0.578     9.104    keyboard_handler/uut_n_20
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    keyboard_handler/CLK
    SLICE_X64Y22         FDRE                                         r  keyboard_handler/keycodev_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.916    keyboard_handler/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  image_handler/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.149     1.787    image_handler/vga_sync_unit/v_count_reg_reg_n_0_[1]
    SLICE_X2Y34          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  image_handler/vga_sync_unit/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    image_handler/vga_sync_unit/v_count_reg[1]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.595    image_handler/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.070%)  route 0.158ns (45.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  image_handler/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.158     1.773    image_handler/vga_sync_unit/h_count_reg_reg_n_0_[8]
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  image_handler/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.818    image_handler/vga_sync_unit/hsync_next
    SLICE_X0Y34          FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.091     1.579    image_handler/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  image_handler/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.123     1.725    image_handler/vga_sync_unit/v_count_reg_reg_n_0_[3]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.099     1.824 r  image_handler/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.824    image_handler/vga_sync_unit/vsync_next
    SLICE_X1Y33          FDRE                                         r  image_handler/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  image_handler/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.578    image_handler/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.767%)  route 0.159ns (43.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  image_handler/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.159     1.797    image_handler/vga_sync_unit/v_count_reg_reg_n_0_[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  image_handler/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.842    image_handler/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.595    image_handler/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  image_handler/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.157     1.772    image_handler/vga_sync_unit/h_count_reg_reg_n_0_[9]
    SLICE_X1Y35          LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  image_handler/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    image_handler/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091     1.565    image_handler/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  image_handler/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.180     1.796    image_handler/vga_sync_unit/v_count_reg_reg_n_0_[2]
    SLICE_X1Y34          LUT5 (Prop_lut5_I4_O)        0.042     1.838 r  image_handler/vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    image_handler/vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107     1.581    image_handler/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  image_handler/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.168     1.784    image_handler/vga_sync_unit/v_count_reg_reg_n_0_[2]
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  image_handler/vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    image_handler/vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.566    image_handler/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.980%)  route 0.172ns (48.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  image_handler/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=3, routed)           0.172     1.786    image_handler/vga_sync_unit/h_count_reg_reg_n_0_[4]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  image_handler/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    image_handler/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092     1.565    image_handler/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  image_handler/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.193     1.809    image_handler/vga_sync_unit/h_count_reg_reg_n_0_[5]
    SLICE_X1Y35          LUT4 (Prop_lut4_I2_O)        0.043     1.852 r  image_handler/vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.852    image_handler/vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107     1.581    image_handler/vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.338%)  route 0.196ns (48.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  image_handler/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.196     1.834    image_handler/vga_sync_unit/v_count_reg_reg_n_0_[5]
    SLICE_X2Y34          LUT5 (Prop_lut5_I4_O)        0.043     1.877 r  image_handler/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.877    image_handler/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     1.987    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131     1.605    image_handler/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    image_handler/vga_sync_unit/hsync_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    image_handler/vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    image_handler/vga_sync_unit/h_count_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    image_handler/vga_sync_unit/hsync_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    image_handler/vga_sync_unit/pixel_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    image_handler/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    image_handler/vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    image_handler/vga_sync_unit/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    image_handler/vga_sync_unit/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    image_handler/vga_sync_unit/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    image_handler/vga_sync_unit/v_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    image_handler/vga_sync_unit/v_count_reg_reg[5]/C



