
*** Running vivado
    with args -log zed_audio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zed_audio_wrapper.tcl -notrace



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source zed_audio_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_axi_gpio_0_0/zed_audio_axi_gpio_0_0.dcp' for cell 'zed_audio_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_processing_system7_0_0/zed_audio_processing_system7_0_0.dcp' for cell 'zed_audio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_rst_ps7_0_100M_0/zed_audio_rst_ps7_0_100M_0.dcp' for cell 'zed_audio_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_xlconcat_0_0/zed_audio_xlconcat_0_0.dcp' for cell 'zed_audio_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_zed_audio_ctrl_0_0/zed_audio_zed_audio_ctrl_0_0.dcp' for cell 'zed_audio_i/zed_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_xbar_0/zed_audio_xbar_0.dcp' for cell 'zed_audio_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_auto_pc_0/zed_audio_auto_pc_0.dcp' for cell 'zed_audio_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_processing_system7_0_0/zed_audio_processing_system7_0_0.xdc] for cell 'zed_audio_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_processing_system7_0_0/zed_audio_processing_system7_0_0.xdc] for cell 'zed_audio_i/processing_system7_0/inst'
Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_axi_gpio_0_0/zed_audio_axi_gpio_0_0_board.xdc] for cell 'zed_audio_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_axi_gpio_0_0/zed_audio_axi_gpio_0_0_board.xdc] for cell 'zed_audio_i/axi_gpio_0/U0'
Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_axi_gpio_0_0/zed_audio_axi_gpio_0_0.xdc] for cell 'zed_audio_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_axi_gpio_0_0/zed_audio_axi_gpio_0_0.xdc] for cell 'zed_audio_i/axi_gpio_0/U0'
Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_rst_ps7_0_100M_0/zed_audio_rst_ps7_0_100M_0_board.xdc] for cell 'zed_audio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_rst_ps7_0_100M_0/zed_audio_rst_ps7_0_100M_0_board.xdc] for cell 'zed_audio_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_rst_ps7_0_100M_0/zed_audio_rst_ps7_0_100M_0.xdc] for cell 'zed_audio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_rst_ps7_0_100M_0/zed_audio_rst_ps7_0_100M_0.xdc] for cell 'zed_audio_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/constrs_1/imports/vivado/zed_audio.xdc]
Finished Parsing XDC File [C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/constrs_1/imports/vivado/zed_audio.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_processing_system7_0_0/zed_audio_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_axi_gpio_0_0/zed_audio_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_rst_ps7_0_100M_0/zed_audio_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_xbar_0/zed_audio_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.srcs/sources_1/bd/zed_audio/ip/zed_audio_auto_pc_0/zed_audio_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 548.477 ; gain = 285.992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 559.258 ; gain = 10.781
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 219f14e41

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1325aa6d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1049.230 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 84 cells.
Phase 2 Constant propagation | Checksum: 1cd7f6b41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1049.230 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 128 unconnected nets.
INFO: [Opt 31-11] Eliminated 192 unconnected cells.
Phase 3 Sweep | Checksum: 20a85d850

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1049.230 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 19bfc3e14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1049.230 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1049.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19bfc3e14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1049.230 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19bfc3e14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1049.230 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1049.230 ; gain = 500.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1049.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/zed_audio_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/zed_audio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1049.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1049.230 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 64beba5f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: cbeadccc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: cbeadccc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1074.930 ; gain = 25.699
Phase 1 Placer Initialization | Checksum: cbeadccc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: a8ad50ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a8ad50ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ffb3d62c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104ab1034

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 104ab1034

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13fe6126c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1681fe991

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f855f429

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f855f429

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.930 ; gain = 25.699
Phase 3 Detail Placement | Checksum: f855f429

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.842. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10aa75584

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699
Phase 4.1 Post Commit Optimization | Checksum: 10aa75584

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10aa75584

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10aa75584

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15f02b4c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f02b4c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699
Ending Placer Task | Checksum: 7a3a0200

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.930 ; gain = 25.699
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.930 ; gain = 25.699
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1074.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/zed_audio_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1074.930 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1074.930 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1074.930 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2157041e ConstDB: 0 ShapeSum: 58e2fde2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d5aa4e43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1212.066 ; gain = 137.137

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d5aa4e43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1212.066 ; gain = 137.137

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d5aa4e43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1212.066 ; gain = 137.137

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d5aa4e43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1212.066 ; gain = 137.137
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 203e10365

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.839  | TNS=0.000  | WHS=-0.150 | THS=-25.462|

Phase 2 Router Initialization | Checksum: 221fe5f28

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fe698d00

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 153657939

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.187  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2318348d3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c7dbf12c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.187  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 149f1ce1a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 192925d18

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.187  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: d2373de5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1a450a5a3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.187  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: d89a4435

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 1aa634c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.187  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1aa634c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
Phase 4 Rip-up And Reroute | Checksum: 1aa634c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1aa634c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aa634c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
Phase 5 Delay and Skew Optimization | Checksum: 1aa634c0c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184b0b012

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.302  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 205182a52

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
Phase 6 Post Hold Fix | Checksum: 205182a52

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.282334 %
  Global Horizontal Routing Utilization  = 0.350068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f0cc6ab8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f0cc6ab8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12500b744

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.302  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12500b744

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1217.094 ; gain = 142.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1217.094 ; gain = 142.164
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1217.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/zed_audio_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/zed_audio_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/zed_audio_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file zed_audio_wrapper_power_routed.rpt -pb zed_audio_wrapper_power_summary_routed.pb -rpx zed_audio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile zed_audio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zed_audio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Sim/2016_3_zed_source/lab7/zed_audio/hw/vivado/zed_audio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 10 23:34:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/SDx/2016.3/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.922 ; gain = 356.711
INFO: [Common 17-206] Exiting Vivado at Wed May 10 23:34:09 2017...
