// Seed: 4082737983
module module_0 (
    output wor id_0,
    output wand id_1,
    output supply0 id_2,
    output tri id_3
);
  wire id_5, id_6, id_7;
  module_2(
      id_5, id_6, id_7
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input wor id_8,
    input supply0 id_9
);
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_4, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  wire id_5;
  wire id_6;
  assign id_4[1] = id_5;
endmodule
