--------------------------------------------------------------------------------
Release 7.1i Trace H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise
c:\documents and settings\ccit\desktop\new folder\pr\pr.ise -intstyle ise -e 3
-l 3 -s 6 -xml pr pr.ncd -o pr.twr pr.pcf


Design file:              pr.ncd
Physical constraint file: pr.pcf
Device,speed:             xc2s150,-6 (PRODUCTION 1.27 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
Q<0>        |    8.352(R)|clk_BUFGP         |   0.000|
Q<1>        |    8.512(R)|clk_BUFGP         |   0.000|
Q<2>        |    8.324(R)|clk_BUFGP         |   0.000|
Q<3>        |    8.356(R)|clk_BUFGP         |   0.000|
Q<4>        |    8.325(R)|clk_BUFGP         |   0.000|
Q<5>        |    8.517(R)|clk_BUFGP         |   0.000|
Z<0>        |    8.625(R)|clk_BUFGP         |   0.000|
Z<1>        |    8.941(R)|clk_BUFGP         |   0.000|
Z<2>        |    9.498(R)|clk_BUFGP         |   0.000|
Z<3>        |    9.895(R)|clk_BUFGP         |   0.000|
Z<4>        |    9.482(R)|clk_BUFGP         |   0.000|
Z<5>        |    9.415(R)|clk_BUFGP         |   0.000|
Z<6>        |   10.143(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.517|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
b              |dpp            |    8.884|
---------------+---------------+---------+

Analysis completed Tue Jan 01 01:17:20 2002
--------------------------------------------------------------------------------



Peak Memory Usage: 68 MB
