[2025-09-17 06:27:35] START suite=qualcomm_srv trace=srv597_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv597_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2581650 heartbeat IPC: 3.873 cumulative IPC: 3.873 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4998317 heartbeat IPC: 4.138 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4998317 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4998317 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13057982 heartbeat IPC: 1.241 cumulative IPC: 1.241 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21104463 heartbeat IPC: 1.243 cumulative IPC: 1.242 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29118968 heartbeat IPC: 1.248 cumulative IPC: 1.244 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 37117216 heartbeat IPC: 1.25 cumulative IPC: 1.245 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 45123238 heartbeat IPC: 1.249 cumulative IPC: 1.246 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 53154270 heartbeat IPC: 1.245 cumulative IPC: 1.246 (Simulation time: 00 hr 07 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv597_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 61200382 heartbeat IPC: 1.243 cumulative IPC: 1.246 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 69244308 heartbeat IPC: 1.243 cumulative IPC: 1.245 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 77295155 heartbeat IPC: 1.242 cumulative IPC: 1.245 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80350511 cumulative IPC: 1.245 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80350511 cumulative IPC: 1.245 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv597_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.245 instructions: 100000000 cycles: 80350511
CPU 0 Branch Prediction Accuracy: 92.79% MPKI: 12.81 Average ROB Occupancy at Mispredict: 31.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08494
BRANCH_INDIRECT: 0.37
BRANCH_CONDITIONAL: 10.99
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5425
BRANCH_RETURN: 0.404


====Backend Stall Breakdown====
ROB_STALL: 8637
LQ_STALL: 0
SQ_STALL: 45045


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 26
NON_REPLAY_LOAD: 3.11316

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 26
NON_REPLAY_LOAD: 8611

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 2766

cpu0->cpu0_STLB TOTAL        ACCESS:    2109377 HIT:    2108721 MISS:        656 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109377 HIT:    2108721 MISS:        656 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 101.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9410875 HIT:    8808811 MISS:     602064 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7693754 HIT:    7165943 MISS:     527811 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577896 HIT:     519508 MISS:      58388 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1138052 HIT:    1122867 MISS:      15185 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1173 HIT:        493 MISS:        680 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15861847 HIT:    7768407 MISS:    8093440 MSHR_MERGE:    2021093
cpu0->cpu0_L1I LOAD         ACCESS:   15861847 HIT:    7768407 MISS:    8093440 MSHR_MERGE:    2021093
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30431066 HIT:   26544852 MISS:    3886214 MSHR_MERGE:    1685736
cpu0->cpu0_L1D LOAD         ACCESS:   16578395 HIT:   14469190 MISS:    2109205 MSHR_MERGE:     487798
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13851353 HIT:   12075538 MISS:    1775815 MSHR_MERGE:    1197917
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1318 HIT:        124 MISS:       1194 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12991946 HIT:   10714053 MISS:    2277893 MSHR_MERGE:    1151947
cpu0->cpu0_ITLB LOAD         ACCESS:   12991946 HIT:   10714053 MISS:    2277893 MSHR_MERGE:    1151947
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28912879 HIT:   27589605 MISS:    1323274 MSHR_MERGE:     339843
cpu0->cpu0_DTLB LOAD         ACCESS:   28912879 HIT:   27589605 MISS:    1323274 MSHR_MERGE:     339843
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.074 cycles
cpu0->LLC TOTAL        ACCESS:     695309 HIT:     685759 MISS:       9550 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     527811 HIT:     518449 MISS:       9362 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58387 HIT:      58385 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     108431 HIT:     108429 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        680 HIT:        496 MISS:        184 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:       9528
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6696

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539031       544040        50911          643
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           62           63            7
  STLB miss resolved @ L2C                0           43          253          243           42
  STLB miss resolved @ LLC                0           27          248          305           34
  STLB miss resolved @ MEM                0            0           89          101           79

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196374        53830      1560056       101122            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5            0
  STLB miss resolved @ L2C                0            0            0            2            0
  STLB miss resolved @ LLC                0            5            9           22            0
  STLB miss resolved @ MEM                0            0            8           16            1
[2025-09-17 06:40:11] END   suite=qualcomm_srv trace=srv597_ap (rc=0)
