## ğŸ’» **CSE-2204: Computer Architecture and Organization**

### ğŸ‘¨â€ğŸ« **Course Teacher**  
**Abdullah Al Shiam**  
*Lecturer*  
Department of CSE, Sheikh Hasina University

---

### ğŸ“˜ **Reference Book**  
- **Computer System Architecture**, 3rd Edition â€“ *Morris Mano*

---

### ğŸ§  **Course Content Overview**

#### ğŸ”¹ **Introduction:**
- **Key Concepts**:  
  - Microcomputer organization and its basic components  
  - Carry Look-Ahead adders, Carry Save adder  
  - Multipliers (e.g., Boothâ€™s algorithm), Dividers  
  - Fixed and Floating point (IEEE754) number representations  
  - Finite State Machine (FSM) representation  
ğŸ“„ [**Introduction**](./slides/Section1.pptx)

---

#### ğŸ”¹ **Micro-computer Organization and Basic Components:**
- **Topics**:  
  - Carry Look-Ahead adders  
  - Carry Save adder  
  - Multiplication and Division algorithms (Boothâ€™s Algorithm)  
  - Fixed and floating-point number representation (IEEE754 standard)  
  - Finite State Machine (FSM) representation

---

#### ğŸ”¹ **Basic Accumulator-Based CPU:**
- **Key Concepts**:  
  - Organization, instruction set, programming considerations  
  - RISC vs. CISC Processors  
  - Instruction sets, addressing modes  
ğŸ“„ [**Machine Instructions**](./slides/Section2.pptx)

---

#### ğŸ”¹ **Introduction to Basic MIPS:**
- **Topics**:  
  - Basic instruction set of MIPS architecture

---

#### ğŸ”¹ **Fixed Point ALUs:**
- **Key Concepts**:  
  - Combinational and Sequential ALUs  
  - ALU expansion techniques

---

#### ğŸ”¹ **Floating Point Arithmetic Circuits:**
- **Topics**:  
  - Pipelined processing  
  - Systolic arrays  
  - Addressing structural, data, control, and name hazards  
  - Processor performance analysis  
  - Memory mapping (RAM, cache), non-blocking cache memories  
  - Memory protection, translation, and virtualization  
  - Synchronization, consistency, and coherence  
  - Cache types: direct-mapped, associative, write-through, and write-back  
  - Pipelined caches, memory performance analysis  
ğŸ“„ [**Processing Unit**](./slides/Section3.pptx)

---

#### ğŸ”¹ **Processor Architecture:**
- **Key Concepts**:  
  - Superscalar execution  
  - Out-of-order execution  
  - Register renaming, memory disambiguation  
  - Branch prediction, speculative execution  
  - Multithreaded, VLIW (Very Long Instruction Word), and SIMD (Single Instruction Multiple Data) processors  
ğŸ“„ [**Composite Architecture**](./slides/Section6.pptx)

---

#### ğŸ”¹ **Control Design:**
- **Topics**:  
  - Hardwired and Micro-programmed Control Design  
  - Buses and bus arbitration  
  - I/O control, interrupts, and direct memory access (DMA)  
  - Virtual memory mapping and addressing  
ğŸ“„ [**I/O Organization**](./slides/Section4.pptx)  
ğŸ“„ [**Memory Organization**](./slides/Section5.pptx)

---

### ğŸ“ **Course Outline**  
![sy1](../extra/sy3.png)

---