{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536835159520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536835159523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 13:39:19 2018 " "Processing started: Thu Sep 13 13:39:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536835159523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835159523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAXV_v56_I2C -c MAXV_FULL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835159523 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1536835159648 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835159648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536835159690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.tdf 1 1 " "Found 1 design units, including 1 entities, in source file blinker.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Blinker " "Found entity 1: Blinker" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_max44009.tdf 1 1 " "Found 1 design units, including 1 entities, in source file read_max44009.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 read_max44009 " "Found entity 1: read_max44009" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ufm_store.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ufm_store.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 UFM_STORE " "Found entity 1: UFM_STORE" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_Sourses/I2C_DRIVER2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL_Sourses/I2C_DRIVER2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_DRIVER2-Behavioral " "Found design unit 1: I2C_DRIVER2-Behavioral" {  } { { "VHDL_Sourses/I2C_DRIVER2.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168948 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_DRIVER2 " "Found entity 1: I2C_DRIVER2" {  } { { "VHDL_Sourses/I2C_DRIVER2.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_Sourses/I2C_DRIVER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL_Sourses/I2C_DRIVER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_DRIVER-Behavioral " "Found design unit 1: I2C_DRIVER-Behavioral" {  } { { "VHDL_Sourses/I2C_DRIVER.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168949 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_DRIVER " "Found entity 1: I2C_DRIVER" {  } { { "VHDL_Sourses/I2C_DRIVER.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/I2C_DRIVER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_Sourses/SW_UART.tdf 1 1 " "Found 1 design units, including 1 entities, in source file VHDL_Sourses/SW_UART.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SW_UART " "Found entity 1: SW_UART" {  } { { "VHDL_Sourses/SW_UART.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/VHDL_Sourses/SW_UART.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_schem/MAXV_FULL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block_schem/MAXV_FULL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAXV_FULL " "Found entity 1: MAXV_FULL" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UFM_NONE.vhd 4 2 " "Found 4 design units, including 2 entities, in source file UFM_NONE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UFM_NONE_altufm_none_qgr-RTL " "Found design unit 1: UFM_NONE_altufm_none_qgr-RTL" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ufm_none-RTL " "Found design unit 2: ufm_none-RTL" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168985 ""} { "Info" "ISGN_ENTITY_NAME" "1 UFM_NONE_altufm_none_qgr " "Found entity 1: UFM_NONE_altufm_none_qgr" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168985 ""} { "Info" "ISGN_ENTITY_NAME" "2 UFM_NONE " "Found entity 2: UFM_NONE" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835168985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835168985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAXV_FULL " "Elaborating entity \"MAXV_FULL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536835169041 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Telit_RX " "Pin \"UART_Telit_RX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -264 -88 632 "UART_Telit_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Modem_TX " "Pin \"UART_Modem_TX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 120 568 753 136 "UART_Modem_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BT_RX " "Pin \"BT_RX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 336 512 672 "BT_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "G_Telit_TX " "Pin \"G_Telit_TX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 336 512 688 "G_Telit_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BT_BDOOR " "Pin \"BT_BDOOR\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 -424 -248 672 "BT_BDOOR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BT_RST " "Pin \"BT_RST\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 -424 -248 720 "BT_RST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Reset " "Pin \"UART_Reset\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 136 568 744 152 "UART_Reset" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "UART_Modem_RX " "Pin \"UART_Modem_RX\" is missing source" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 152 568 756 168 "UART_Modem_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "UART_Telit_TX " "Pin \"UART_Telit_TX\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -456 -288 632 "UART_Telit_TX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BT_TX " "Pin \"BT_TX\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 48 216 688 "BT_TX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "G_Telit_RX " "Pin \"G_Telit_RX\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 48 216 672 "G_Telit_RX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PWR_SW " "Pin \"PWR_SW\" not connected" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 48 216 720 "PWR_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst2 " "Primitive \"VCC\" of instance \"inst2\" not used" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 640 -464 -432 656 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst4 " "Primitive \"VCC\" of instance \"inst4\" not used" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 680 -472 -440 696 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1536835169042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MAX_MUX_VHDL.vhd 2 1 " "Using design file MAX_MUX_VHDL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX_MUX_VHDL-Behavioral " "Found design unit 1: MAX_MUX_VHDL-Behavioral" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169045 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX_MUX_VHDL " "Found entity 1: MAX_MUX_VHDL" {  } { { "MAX_MUX_VHDL.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/MAX_MUX_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1536835169045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX_MUX_VHDL MAX_MUX_VHDL:inst " "Elaborating entity \"MAX_MUX_VHDL\" for hierarchy \"MAX_MUX_VHDL:inst\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 832 1064 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFM_NONE UFM_NONE:inst11 " "Elaborating entity \"UFM_NONE\" for hierarchy \"UFM_NONE:inst11\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst11" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { -144 -216 -24 64 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFM_NONE_altufm_none_qgr UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component " "Elaborating entity \"UFM_NONE_altufm_none_qgr\" for hierarchy \"UFM_NONE:inst11\|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component\"" {  } { { "UFM_NONE.vhd" "UFM_NONE_altufm_none_qgr_component" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169058 ""}
{ "Warning" "WVRFX_VHDL_ASSERT_ALWAYS_OCCURS_WARNING" "\"Memory initialization file MAXV_UFM.mif is not found. This may result in inconsistent simulation results.\" UFM_NONE.vhd(170) " "VHDL Assertion Statement at UFM_NONE.vhd(170): assertion is false - report \"Memory initialization file MAXV_UFM.mif is not found. This may result in inconsistent simulation results.\" (WARNING)" {  } { { "UFM_NONE.vhd" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/UFM_NONE.vhd" 170 0 0 } }  } 0 10651 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (WARNING)" 0 0 "Analysis & Synthesis" 0 -1 1536835169059 "|MAXV_FULL|UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UFM_STORE UFM_STORE:inst14 " "Elaborating entity \"UFM_STORE\" for hierarchy \"UFM_STORE:inst14\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst14" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 288 -248 -32 528 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:scl_f " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:scl_f\"" {  } { { "ufm_store.tdf" "scl_f" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 29 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:scl_f " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:scl_f\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 29 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:scl_f " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:scl_f\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169065 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 29 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter UFM_STORE:inst14\|lpm_counter:i2c_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\"" {  } { { "ufm_store.tdf" "i2c_cntr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_counter:i2c_cntr " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_counter:i2c_cntr " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169089 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0gg " "Found entity 1: cntr_0gg" {  } { { "db/cntr_0gg.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_0gg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0gg UFM_STORE:inst14\|lpm_counter:i2c_cntr\|cntr_0gg:auto_generated " "Elaborating entity \"cntr_0gg\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:i2c_cntr\|cntr_0gg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:i2c_addr " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:i2c_addr\"" {  } { { "ufm_store.tdf" "i2c_addr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:i2c_addr " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:i2c_addr\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 33 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:i2c_addr " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:i2c_addr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169124 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 33 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:i2c_data " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:i2c_data\"" {  } { { "ufm_store.tdf" "i2c_data" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:i2c_data " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:i2c_data\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 34 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:i2c_data " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:i2c_data\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169125 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 34 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\"" {  } { { "ufm_store.tdf" "UFM_addr_cntr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169127 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrf " "Found entity 1: cntr_rrf" {  } { { "db/cntr_rrf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_rrf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrf UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\|cntr_rrf:auto_generated " "Elaborating entity \"cntr_rrf\" for hierarchy \"UFM_STORE:inst14\|lpm_counter:UFM_addr_cntr\|cntr_rrf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter\"" {  } { { "ufm_store.tdf" "UFM_shifter" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 64 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_shiftreg:UFM_shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169162 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 64 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff UFM_STORE:inst14\|lpm_ff:MODE_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"UFM_STORE:inst14\|lpm_ff:MODE_ff\"" {  } { { "ufm_store.tdf" "MODE_ff" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_ff:MODE_ff " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_ff:MODE_ff\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 66 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_ff:MODE_ff " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_ff:MODE_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169166 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 66 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff UFM_STORE:inst14\|lpm_ff:BRT0_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"UFM_STORE:inst14\|lpm_ff:BRT0_ff\"" {  } { { "ufm_store.tdf" "BRT0_ff" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UFM_STORE:inst14\|lpm_ff:BRT0_ff " "Elaborated megafunction instantiation \"UFM_STORE:inst14\|lpm_ff:BRT0_ff\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UFM_STORE:inst14\|lpm_ff:BRT0_ff " "Instantiated megafunction \"UFM_STORE:inst14\|lpm_ff:BRT0_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169167 ""}  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DRIVER2 I2C_DRIVER2:inst13 " "Elaborating entity \"I2C_DRIVER2\" for hierarchy \"I2C_DRIVER2:inst13\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst13" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 208 952 1144 320 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_max44009 read_max44009:inst1 " "Elaborating entity \"read_max44009\" for hierarchy \"read_max44009:inst1\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst1" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 288 512 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:div_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:div_cnt\"" {  } { { "read_max44009.tdf" "div_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 14 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:div_cnt " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:div_cnt\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 14 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:div_cnt " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:div_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169171 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 14 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fnf " "Found entity 1: cntr_fnf" {  } { { "db/cntr_fnf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_fnf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fnf read_max44009:inst1\|lpm_counter:div_cnt\|cntr_fnf:auto_generated " "Elaborating entity \"cntr_fnf\" for hierarchy \"read_max44009:inst1\|lpm_counter:div_cnt\|cntr_fnf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:bit_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:bit_cnt\"" {  } { { "read_max44009.tdf" "bit_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 16 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:bit_cnt " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:bit_cnt\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 16 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:bit_cnt " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:bit_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169207 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 16 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v4h " "Found entity 1: cntr_v4h" {  } { { "db/cntr_v4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_v4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v4h read_max44009:inst1\|lpm_counter:bit_cnt\|cntr_v4h:auto_generated " "Elaborating entity \"cntr_v4h\" for hierarchy \"read_max44009:inst1\|lpm_counter:bit_cnt\|cntr_v4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg read_max44009:inst1\|lpm_shiftreg:main_out " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"read_max44009:inst1\|lpm_shiftreg:main_out\"" {  } { { "read_max44009.tdf" "main_out" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 17 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_shiftreg:main_out " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_shiftreg:main_out\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 17 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_shiftreg:main_out " "Instantiated megafunction \"read_max44009:inst1\|lpm_shiftreg:main_out\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169241 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 17 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:byte_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:byte_cnt\"" {  } { { "read_max44009.tdf" "byte_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 18 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:byte_cnt " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:byte_cnt\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 18 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:byte_cnt " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:byte_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169244 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 18 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s4h " "Found entity 1: cntr_s4h" {  } { { "db/cntr_s4h.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_s4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s4h read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated " "Elaborating entity \"cntr_s4h\" for hierarchy \"read_max44009:inst1\|lpm_counter:byte_cnt\|cntr_s4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:main_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:main_cntr\"" {  } { { "read_max44009.tdf" "main_cntr" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 21 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:main_cntr " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:main_cntr\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 21 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:main_cntr " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:main_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169280 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 21 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2tf " "Found entity 1: cntr_2tf" {  } { { "db/cntr_2tf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2tf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2tf read_max44009:inst1\|lpm_counter:main_cntr\|cntr_2tf:auto_generated " "Elaborating entity \"cntr_2tf\" for hierarchy \"read_max44009:inst1\|lpm_counter:main_cntr\|cntr_2tf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:pause " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:pause\"" {  } { { "read_max44009.tdf" "pause" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:pause " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:pause\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 41 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:pause " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:pause\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169316 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 41 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1tf " "Found entity 1: cntr_1tf" {  } { { "db/cntr_1tf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_1tf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1tf read_max44009:inst1\|lpm_counter:pause\|cntr_1tf:auto_generated " "Elaborating entity \"cntr_1tf\" for hierarchy \"read_max44009:inst1\|lpm_counter:pause\|cntr_1tf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff read_max44009:inst1\|lpm_ff:LUX_ff " "Elaborating entity \"lpm_ff\" for hierarchy \"read_max44009:inst1\|lpm_ff:LUX_ff\"" {  } { { "read_max44009.tdf" "LUX_ff" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_ff:LUX_ff " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_ff:LUX_ff\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 42 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_ff:LUX_ff " "Instantiated megafunction \"read_max44009:inst1\|lpm_ff:LUX_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169350 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 42 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter read_max44009:inst1\|lpm_counter:timer " "Elaborating entity \"lpm_counter\" for hierarchy \"read_max44009:inst1\|lpm_counter:timer\"" {  } { { "read_max44009.tdf" "timer" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_max44009:inst1\|lpm_counter:timer " "Elaborated megafunction instantiation \"read_max44009:inst1\|lpm_counter:timer\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_max44009:inst1\|lpm_counter:timer " "Instantiated megafunction \"read_max44009:inst1\|lpm_counter:timer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 600 " "Parameter \"LPM_MODULUS\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169353 ""}  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3gh " "Found entity 1: cntr_3gh" {  } { { "db/cntr_3gh.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_3gh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3gh read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated " "Elaborating entity \"cntr_3gh\" for hierarchy \"read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_itb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_itb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_itb " "Found entity 1: cmpr_itb" {  } { { "db/cmpr_itb.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cmpr_itb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_itb read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated\|cmpr_itb:cmpr1 " "Elaborating entity \"cmpr_itb\" for hierarchy \"read_max44009:inst1\|lpm_counter:timer\|cntr_3gh:auto_generated\|cmpr_itb:cmpr1\"" {  } { { "db/cntr_3gh.tdf" "cmpr1" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_3gh.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Blinker Blinker:inst12 " "Elaborating entity \"Blinker\" for hierarchy \"Blinker:inst12\"" {  } { { "Block_schem/MAXV_FULL.bdf" "inst12" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 232 184 416 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Blinker:inst12\|lpm_counter:bright_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"Blinker:inst12\|lpm_counter:bright_cnt\"" {  } { { "blinker.tdf" "bright_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 16 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blinker:inst12\|lpm_counter:bright_cnt " "Elaborated megafunction instantiation \"Blinker:inst12\|lpm_counter:bright_cnt\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 16 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blinker:inst12\|lpm_counter:bright_cnt " "Instantiated megafunction \"Blinker:inst12\|lpm_counter:bright_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169427 ""}  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 16 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gtf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gtf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gtf " "Found entity 1: cntr_gtf" {  } { { "db/cntr_gtf.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_gtf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gtf Blinker:inst12\|lpm_counter:bright_cnt\|cntr_gtf:auto_generated " "Elaborating entity \"cntr_gtf\" for hierarchy \"Blinker:inst12\|lpm_counter:bright_cnt\|cntr_gtf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Blinker:inst12\|lpm_counter:time_100ms_cnt " "Elaborating entity \"lpm_counter\" for hierarchy \"Blinker:inst12\|lpm_counter:time_100ms_cnt\"" {  } { { "blinker.tdf" "time_100ms_cnt" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 17 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blinker:inst12\|lpm_counter:time_100ms_cnt " "Elaborated megafunction instantiation \"Blinker:inst12\|lpm_counter:time_100ms_cnt\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 17 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blinker:inst12\|lpm_counter:time_100ms_cnt " "Instantiated megafunction \"Blinker:inst12\|lpm_counter:time_100ms_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 121 " "Parameter \"LPM_MODULUS\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169463 ""}  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 17 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ph " "Found entity 1: cntr_2ph" {  } { { "db/cntr_2ph.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2ph.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ph Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated " "Elaborating entity \"cntr_2ph\" for hierarchy \"Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9sb " "Found entity 1: cmpr_9sb" {  } { { "db/cmpr_9sb.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cmpr_9sb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9sb Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated\|cmpr_9sb:cmpr1 " "Elaborating entity \"cmpr_9sb\" for hierarchy \"Blinker:inst12\|lpm_counter:time_100ms_cnt\|cntr_2ph:auto_generated\|cmpr_9sb:cmpr1\"" {  } { { "db/cntr_2ph.tdf" "cmpr1" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_2ph.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Blinker:inst12\|lpm_counter:blink_time " "Elaborating entity \"lpm_counter\" for hierarchy \"Blinker:inst12\|lpm_counter:blink_time\"" {  } { { "blinker.tdf" "blink_time" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 20 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Blinker:inst12\|lpm_counter:blink_time " "Elaborated megafunction instantiation \"Blinker:inst12\|lpm_counter:blink_time\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 20 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Blinker:inst12\|lpm_counter:blink_time " "Instantiated megafunction \"Blinker:inst12\|lpm_counter:blink_time\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536835169534 ""}  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 20 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536835169534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8gg " "Found entity 1: cntr_8gg" {  } { { "db/cntr_8gg.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/db/cntr_8gg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536835169567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835169567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8gg Blinker:inst12\|lpm_counter:blink_time\|cntr_8gg:auto_generated " "Elaborating entity \"cntr_8gg\" for hierarchy \"Blinker:inst12\|lpm_counter:blink_time\|cntr_8gg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169567 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|MAXV_FULL\|Blinker:inst12\|idle \|MAXV_FULL\|Blinker:inst12\|ledon_c " "State bit assignments are not unique for state \"\|MAXV_FULL\|Blinker:inst12\|idle\" and state \"\|MAXV_FULL\|Blinker:inst12\|ledon_c\"" {  } { { "blinker.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/blinker.tdf" 22 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169753 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|MAXV_FULL\|read_max44009:inst1\|idle \|MAXV_FULL\|read_max44009:inst1\|send_c " "State bit assignments are not unique for state \"\|MAXV_FULL\|read_max44009:inst1\|idle\" and state \"\|MAXV_FULL\|read_max44009:inst1\|send_c\"" {  } { { "read_max44009.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/read_max44009.tdf" 22 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169754 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|MAXV_FULL\|UFM_STORE:inst14\|idle \|MAXV_FULL\|UFM_STORE:inst14\|addr_prepare " "State bit assignments are not unique for state \"\|MAXV_FULL\|UFM_STORE:inst14\|idle\" and state \"\|MAXV_FULL\|UFM_STORE:inst14\|addr_prepare\"" {  } { { "ufm_store.tdf" "" { Text "/home/nick/Quartus/BOUY_v56DM_I2C_lake/ufm_store.tdf" 39 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536835169756 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G_SDA " "Inserted always-enabled tri-state buffer between \"G_SDA\" and its non-tri-state driver." {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 568 -144 32 584 "G_SDA" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1536835169937 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1536835169937 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DEBUG\[0\]~synth " "Node \"DEBUG\[0\]~synth\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 480 -32 88 496 "DEBUG\[2..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835170018 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1536835170018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Telit_RX GND " "Pin \"UART_Telit_RX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -264 -88 632 "UART_Telit_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|UART_Telit_RX"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Modem_TX GND " "Pin \"UART_Modem_TX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 120 568 753 136 "UART_Modem_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|UART_Modem_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_RX GND " "Pin \"BT_RX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 336 512 672 "BT_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|BT_RX"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_Telit_TX GND " "Pin \"G_Telit_TX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 336 512 688 "G_Telit_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|G_Telit_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_BDOOR GND " "Pin \"BT_BDOOR\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 -424 -248 672 "BT_BDOOR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|BT_BDOOR"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_RST GND " "Pin \"BT_RST\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 -424 -248 720 "BT_RST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|BT_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Reset GND " "Pin \"UART_Reset\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 136 568 744 152 "UART_Reset" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|UART_Reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_Modem_RX GND " "Pin \"UART_Modem_RX\" is stuck at GND" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 152 568 756 168 "UART_Modem_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536835170018 "|MAXV_FULL|UART_Modem_RX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536835170018 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lpm_shiftreg.tdf" "" { Text "/home/nick/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1536835170022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536835170158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_Telit_TX " "No output dependent on input pin \"UART_Telit_TX\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 616 -456 -288 632 "UART_Telit_TX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835170171 "|MAXV_FULL|UART_Telit_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_TX " "No output dependent on input pin \"BT_TX\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 672 48 216 688 "BT_TX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835170171 "|MAXV_FULL|BT_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_Telit_RX " "No output dependent on input pin \"G_Telit_RX\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 656 48 216 672 "G_Telit_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835170171 "|MAXV_FULL|G_Telit_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWR_SW " "No output dependent on input pin \"PWR_SW\"" {  } { { "Block_schem/MAXV_FULL.bdf" "" { Schematic "/home/nick/Quartus/BOUY_v56DM_I2C_lake/Block_schem/MAXV_FULL.bdf" { { 704 48 216 720 "PWR_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536835170171 "|MAXV_FULL|PWR_SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1536835170171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536835170171 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536835170171 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1536835170171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536835170171 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1536835170171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536835170171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536835170237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 13:39:30 2018 " "Processing ended: Thu Sep 13 13:39:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536835170237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536835170237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536835170237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536835170237 ""}
