// Seed: 1308908414
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    input wor id_5,
    output wire id_6,
    input tri id_7
    , id_25,
    input wand id_8,
    output wire id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wor id_14,
    input wire id_15,
    input wand id_16,
    output tri0 id_17,
    output tri id_18,
    input wand id_19,
    input tri id_20,
    output tri0 id_21,
    output tri1 id_22,
    input wor id_23
);
  generate
    always @(negedge 1);
  endgenerate
  assign id_21 = 1 & id_5 & 1;
endmodule
module module_1 #(
    parameter id_24 = 32'd77,
    parameter id_25 = 32'd15
) (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10
    , id_23,
    output wor id_11,
    output wor id_12,
    output uwire id_13,
    output supply0 id_14,
    input uwire id_15,
    output uwire id_16,
    output tri id_17,
    input wor id_18,
    input tri1 id_19,
    input tri id_20,
    output wand id_21
);
  defparam id_24.id_25 = 1;
  xor (
      id_12,
      id_10,
      id_27,
      id_18,
      id_4,
      id_19,
      id_28,
      id_3,
      id_5,
      id_7,
      id_1,
      id_15,
      id_25,
      id_20,
      id_0,
      id_24,
      id_26,
      id_2,
      id_6,
      id_8
  );
  supply1 id_26 = 1, id_27;
  wire id_28;
  module_0(
      id_8,
      id_20,
      id_4,
      id_13,
      id_11,
      id_18,
      id_13,
      id_20,
      id_5,
      id_9,
      id_16,
      id_7,
      id_3,
      id_9,
      id_9,
      id_8,
      id_7,
      id_14,
      id_21,
      id_2,
      id_0,
      id_9,
      id_12,
      id_10
  );
  wire id_29;
endmodule
