# Wed Jun  5 18:26:53 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 134MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_lanesconnection.vhd":6:7:6:33|Found compile point of type hard on View view:work.Transceiver_LanesConnection(rtl) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.Transceiver_LanesConnection(rtl) 

Begin environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 235MB peak: 235MB)

@W: BN114 :|Removing instance CP_fanout_cell_Transceiver_LanesConnection_inst (in view: work.Top(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_Transceiver_LanesConnection_rtl_inst (in view: work.Top(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 236MB)


Start loading ILMs (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 237MB)


Finished loading ILMs (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 237MB)


Begin compile point sub-process log

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_lanesconnection.vhd":6:7:6:33|Mapping Compile point view:work.Transceiver_LanesConnection(rtl) because 
		 Interface of Compile Point has changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 236MB peak: 237MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_Transceiver_LanesConnection_rtl_0_0_inst (in view: work.Top(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_Transceiver_LanesConnection_rtl_0_0_0_inst (in view: work.Top(verilog)) because it does not drive other instances.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_c12_corefifo_c12_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_c13_corefifo_c13_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 255MB peak: 278MB)

@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Removing sequential instance Transceiver_Main_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Removing sequential instance Transceiver_Main_0.Synchronizer_0_3.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state_reg[0:2] (in view: work.TxMainLinkController_6(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:5] (in view: work.RxMainLinkController_6(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxmainlinkcontroller.vhd":91:8:91:9|Found counter in view:work.RxMainLinkController_6(rtl) instance fsm_timer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine rmfsm[4:0] (in view: work.CORELANEMSTRmode2_Transceiver_LanesConnection(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine fsm_st[5:0] (in view: work.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   110 -> 010000
   111 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\directcore\corelckmgt\2.0.100\rtl\vlog\core\corelckmgt.v":211:0:211:5|Found counter in view:work.CORELCKMGT_Z7_layer2_Transceiver_LanesConnection(verilog) instance intg_st[6:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":377:8:377:9|Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":183:8:183:9|Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection(rtl) instance fsm_timer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":420:4:420:5|Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transceiver_LanesConnection(rtl) instance Counter_IlasSequence[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_3(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_3(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":377:8:377:9|Found counter in view:work.work_txlanecontrol_rtl_8_3_0_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_Transceiver_LanesConnection(rtl) instance Counter_IlasSequence[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_4(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_5(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_4(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_5(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":377:8:377:9|Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_2(rtl) instance Counter_IlasSequence[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_6(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_7(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_6(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_7(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":183:8:183:9|Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3(rtl) instance fsm_timer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":420:4:420:5|Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_3(rtl) instance Counter_IlasSequence[7:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_8(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_9(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_8(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_9(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":377:8:377:9|Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_4(rtl) instance Counter_IlasSequence[7:0] 
Encoding state machine state_reg[0:5] (in view: work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":183:8:183:9|Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4(rtl) instance fsm_timer[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\rxlanecontrol.vhd":420:4:420:5|Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_4(rtl) instance Counter_IlasSequence[7:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_10(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c12\corefifo_c12_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_10(verilog) instance genblk10\.memwaddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.rptr[6:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.memraddr_r[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c13\corefifo_c13_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.memwaddr_r[5:0] 
Encoding state machine state_reg[0:4] (in view: work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\txlanecontrol.vhd":377:8:377:9|Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_5(rtl) instance Counter_IlasSequence[7:0] 

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 345MB peak: 362MB)

@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.1.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.3.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.5.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.4.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":317:6:317:7|Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN.2.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 396MB peak: 423MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_4[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_5[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_6[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\alignmentlane_fifo.vhd":347:4:347:5|Removing sequential instance LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_7[7] (in view: work.Transceiver_LanesConnection(rtl)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:43s; Memory used current: 407MB peak: 501MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 431MB peak: 501MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:04s; Memory used current: 431MB peak: 501MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:07s; Memory used current: 432MB peak: 501MB)


Finished preparing to map (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:18s; Memory used current: 408MB peak: 501MB)


Finished technology mapping (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 490MB peak: 524MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:30s		    -1.40ns		50603 /     11277
   2		0h:01m:31s		    -1.40ns		50585 /     11277

   3		0h:01m:36s		    -1.40ns		50585 /     11277

   4		0h:01m:39s		    -1.40ns		50585 /     11277

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:47s; CPU Time elapsed 0h:01m:47s; Memory used current: 528MB peak: 530MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:50s; CPU Time elapsed 0h:01m:50s; Memory used current: 535MB peak: 541MB)


End compile point sub-process log

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_xcvr_erm_c8\pf_xcvr_erm_c8.v":476:13:476:29|Blackbox CORELNKTMR_V is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\actel\sgcore\pf_xcvr_apblink_v\1.1.104\hdl\pf_xcvr_apblink_v.v":57:17:57:18|Blackbox XCVR_APB_LINK_V2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 6.25ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 181.25ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@W: MT420 |Found inferred clock PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C9_0.PF_CCC_C9_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock Top|N_10_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_10.
@W: MT420 |Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.Clock_Switch_0.ClockInputC.
@W: MT420 |Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.Clock_Switch_0_0.ClockInputD.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_2.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_530.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_1.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_0.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun  5 18:28:45 2024
#


Top view:               Top
Requested Frequency:    5.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.655

                                                                                                                                       Requested     Estimated     Requested     Estimated                Clock                                                                    Clock                 
Starting Clock                                                                                                                         Frequency     Frequency     Period        Period        Slack      Type                                                                     Group                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                                  160.0 MHz     NA            6.250         NA            NA         generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                                                                  5.5 MHz       NA            181.250       NA            NA         generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                               40.0 MHz      12.1 MHz      25.000        82.910        -1.655     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                             40.0 MHz      NA            25.000        NA            NA         generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                                                    160.0 MHz     NA            6.250         NA            NA         declared                                                                 default_clkgroup      
EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2]                                                          100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_5 
EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3]                                                          100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_6 
FTDI_CLK                                                                                                                               125.0 MHz     NA            8.000         NA            NA         declared                                                                 default_clkgroup      
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                        100.0 MHz     176.7 MHz     10.000        5.660         4.340      inferred                                                                 Inferred_clkgroup_0_2 
PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                        100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_1 
Top|N_10_inferred_clock                                                                                                                100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_4 
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz      11.429        37.902        6.850      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz     11.429        3.897         7.531      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz      11.429        37.902        6.850      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz     11.429        3.897         7.531      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz      11.429        37.902        6.850      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz     11.429        3.897         7.531      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz      11.429        37.902        6.850      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz     11.429        3.897         7.531      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz      11.429        37.902        6.850      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz     11.429        3.897         7.531      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz      11.429        37.902        6.850      declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz     11.429        3.897         7.531      declared                                                                 default_clkgroup      
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock                                            100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_12
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock                                            100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_11
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock                                            100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_10
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock                                               100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_9 
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock                                             100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_8 
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock                                            100.0 MHz     NA            10.000        NA            NA         inferred                                                                 Inferred_clkgroup_0_7 
System                                                                                                                                 100.0 MHz     925.9 MHz     10.000        1.080         8.920      system                                                                   system_clkgroup       
=========================================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  



Clock Relationships
*******************

Clocks                                                                                                                                                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                                                            Ending                                                                                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                                              System                                                                                                                              |  10.000      8.920   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                                              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  25.000      22.907  |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            System                                                                                                                              |  25.000      23.704  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  25.000      22.483  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     System                                                                                                                              |  10.000      7.737   |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  10.000      4.340   |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock                                         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock                                          |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock                                            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock                                         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock                                         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock                                         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock                                          PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                 Starting                                                                                                                       Arrival           
Instance                                                                                                                                         Reference                                                    Type     Pin     Net                                              Time        Slack 
                                                                                                                                                 Clock                                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       Transceiver_Main_0.Synchronizer_0_2.Chain[1]     0.218       -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                           0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                           0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                           0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                           0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                           0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q                           0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                                        0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                                        0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                                        0.218       22.654
==================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                          Starting                                                                               Required           
Instance                                                                                                                                                                  Reference                                                    Type     Pin     Net      Time         Slack 
                                                                                                                                                                          Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
====================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                         Starting                                                                                                Arrival          
Instance                                                                                                                                                 Reference                                                           Type     Pin     Net                Time        Slack
                                                                                                                                                         Clock                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_1[3]      0.218       4.340
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_0[3]      0.218       4.438
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_3[3]      0.201       4.613
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_7[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_7[3]      0.201       4.681
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_2[3]      0.201       4.711
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[4]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_1[4]      0.218       4.723
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_6[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_6[3]      0.201       4.779
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[4]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_0[4]      0.218       4.791
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.TxLaneControl_0.state_reg[2]                               PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       state_reg_4[2]     0.218       4.941
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[4]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_3[4]      0.201       4.995
==================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                      Starting                                                                                                                        Required          
Instance                                                                                                                                                                                                              Reference                                                           Type        Pin          Net                                Time         Slack
                                                                                                                                                                                                                      Clock                                                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2[6]                                                                  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            un22_read_enable_0_axbxc5          10.000       4.340
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2_rep[7]                                                              PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            un22_read_enable_0_axbxc6          10.000       4.484
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_6[6]                                                                  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            un54_read_enable_0_axbxc5          10.000       4.659
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2[5]                                                                  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            un22_read_enable_0_axbxc4          10.000       4.696
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_6[5]                                                                  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            un54_read_enable_0_axbxc4          10.000       4.696
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[5]                                                                  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            un22_read_enable_0_axb4            10.000       4.865
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[2]     TxLaneControl_0_Output_Data[2]     9.197        4.941
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[3]     TxLaneControl_0_Output_Data[3]     9.197        4.941
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[4]     TxLaneControl_0_Output_Data[4]     9.197        4.941
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[0]     N_2204_i                           9.197        4.948
========================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      5.660
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.340

    Number of logic level(s):                8
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[3] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2[6] / D
    The start point is clocked by            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[3]     SLE      Q        Out     0.218     0.218 r     -         
RD_INDEX_1[3]                                                                                                                                            Net      -        -       0.848     -           33        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_1_0[3]                CFG2     A        In      -         1.066 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_1_0[3]                CFG2     Y        Out     0.051     1.117 r     -         
last_RD_INDEX_7_1_0_0[3]                                                                                                                                 Net      -        -       0.118     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_2_0[3]                CFG4     D        In      -         1.235 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_2_0[3]                CFG4     Y        Out     0.232     1.466 f     -         
last_RD_INDEX_7_2_0_0[3]                                                                                                                                 Net      -        -       0.563     -           4         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_2_0_RNIFSMN[3]        CFG3     C        In      -         2.030 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_2_0_RNIFSMN[3]        CFG3     Y        Out     0.145     2.175 f     -         
N_4053_i                                                                                                                                                 Net      -        -       0.623     -           8         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_2_0_RNI0RDF1[4]       CFG4     D        In      -         2.798 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.last_RD_INDEX_7_2_0_RNI0RDF1[4]       CFG4     Y        Out     0.192     2.990 f     -         
un54_m4_0_a2_0                                                                                                                                           Net      -        -       0.579     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un6_read_enable_0_ac0_7               CFG4     D        In      -         3.569 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un6_read_enable_0_ac0_7               CFG4     Y        Out     0.192     3.761 f     -         
un6_read_enable_0_c5                                                                                                                                     Net      -        -       0.563     -           4         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un6_read_enable_0_axbxc5              CFG4     D        In      -         4.324 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un6_read_enable_0_axbxc5              CFG4     Y        Out     0.232     4.556 r     -         
un22_read_enable_0_axb4                                                                                                                                  Net      -        -       0.579     -           5         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un22_read_enable_0_ac0_7              CFG3     A        In      -         5.135 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un22_read_enable_0_ac0_7              CFG3     Y        Out     0.051     5.186 r     -         
un22_read_enable_0_c5                                                                                                                                    Net      -        -       0.124     -           2         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un22_read_enable_0_axbxc5             CFG4     D        In      -         5.310 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.un22_read_enable_0_axbxc5             CFG4     Y        Out     0.232     5.542 r     -         
un22_read_enable_0_axbxc5                                                                                                                                Net      -        -       0.118     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_2[6]     SLE      D        In      -         5.660 r     -         
===================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.660 is 1.544(27.3%) logic and 4.116(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                            Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net         Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
===============================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRSU31     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRSU31     CFG4     Y        Out     0.232     1.408 r     -         
N_340_i                                                                                                                                                                       Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIKCBF1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIKCBF1     CFG3     Y        Out     0.148     2.663 r     -         
N_339_i                                                                                                                                                                       Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                            Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net         Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
===============================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIVDR51     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIVDR51     CFG4     Y        Out     0.232     1.408 r     -         
N_340_i                                                                                                                                                                       Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIQPKN1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIQPKN1     CFG3     Y        Out     0.148     2.663 r     -         
N_339_i                                                                                                                                                                       Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI3VN71     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI3VN71     CFG4     Y        Out     0.232     1.408 r     -         
N_1926_i                                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI07UV1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI07UV1     CFG3     Y        Out     0.148     2.663 r     -         
N_1925_i                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI7GK91     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI7GK91     CFG4     Y        Out     0.232     1.408 r     -         
N_1342_i                                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI6K7O1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI6K7O1     CFG3     Y        Out     0.148     2.663 r     -         
N_1341_i                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIB1HR      CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIB1HR      CFG4     Y        Out     0.232     1.408 r     -         
N_1638_i                                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIC1H01     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIC1H01     CFG3     Y        Out     0.148     2.663 r     -         
N_1637_i                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIFIDD1     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIFIDD1     CFG4     Y        Out     0.232     1.408 r     -         
N_67_i                                                                                                                                                                        Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIIEQ82     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIIEQ82     CFG3     Y        Out     0.148     2.663 r     -         
N_63_i_0                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                         Arrival           
Instance                                                                                                                             Reference     Type             Pin             Net                               Time        Slack 
                                                                                                                                     Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]      I_XCVR_CORELNKTMR_LTPULSE[0]      0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]      I_XCVR_CORELNKTMR_LTPULSE[0]      0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]      I_XCVR_CORELNKTMR_LTPULSE[0]      0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]      I_XCVR_CORELNKTMR_LTPULSE[0]      0.000       22.907
========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                  Starting                                                                             Required           
Instance                                                                                                                                          Reference     Type                 Pin             Net                               Time         Slack 
                                                                                                                                                  Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0              System        XCVR_APB_LINK_V2     CTRL_SRST_N     I_XCVR_CORELNKTMR_CTRL_SRST_N     10.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.intg_st[6]     System        SLE                  D               intg_st_s[6]                      25.000       22.907
==========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.080
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.920

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR / CTRL_SRST_N
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0 / CTRL_SRST_N
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                Pin             Pin               Arrival     No. of    
Name                                                                                                                                     Type                 Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR         CORELNKTMR_V         CTRL_SRST_N     Out     0.000     0.000 r     -         
I_XCVR_CORELNKTMR_CTRL_SRST_N                                                                                                            Net                  -               -       1.080     -           31        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_APBLINK_V_0.u0     XCVR_APB_LINK_V2     CTRL_SRST_N     In      -         1.080 r     -         
======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 1.080 is 0.000(0.0%) logic and 1.080(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_cells { Communication_0.UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_cells { Communication_0.USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_cells { Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/vhdl_temp/digitizer/digitizer_vhdl/digitizer/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_cells { Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk*.U_corefifo_async.*.shift_reg* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transceiver_LanesConnection\cpprop

Summary of Compile Points :
*************************** 
Name                            Status       Reason                            
-------------------------------------------------------------------------------
Transceiver_LanesConnection     Remapped     Interface of Compile Point changed
===============================================================================

Process took 0h:01m:53s realtime, 0h:01m:53s cputime
# Wed Jun  5 18:28:47 2024

###########################################################]
