
Drone_Part_Testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009638  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  080098d8  080098d8  0000a8d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009d04  08009d04  0000ad04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009d0c  08009d0c  0000ad0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009d10  08009d10  0000ad10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  08009d14  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003a4  240001d8  08009eec  0000b1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400057c  08009eec  0000b57c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000165c4  00000000  00000000  0000b206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002b94  00000000  00000000  000217ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f30  00000000  00000000  00024360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bb4  00000000  00000000  00025290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000389bd  00000000  00000000  00025e44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015c5c  00000000  00000000  0005e801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e087  00000000  00000000  0007445d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d24e4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004d20  00000000  00000000  001d2528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001d7248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080098c0 	.word	0x080098c0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	080098c0 	.word	0x080098c0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <rd>:
#define DPS_REG_PROD_ID  0x0D   // WHO_AM_I; expect 0x10 on DPS310

/* ---- Minimal I2C helper ---- */
static HAL_StatusTypeDef rd(I2C_HandleTypeDef *i2c, uint8_t a7,
                            uint8_t reg, uint8_t *buf, uint16_t n)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af04      	add	r7, sp, #16
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	460b      	mov	r3, r1
 80006c8:	72fb      	strb	r3, [r7, #11]
 80006ca:	4613      	mov	r3, r2
 80006cc:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(i2c, (a7 << 1), reg, I2C_MEMADD_SIZE_8BIT, buf, n, 200);
 80006ce:	7afb      	ldrb	r3, [r7, #11]
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	b299      	uxth	r1, r3
 80006d6:	7abb      	ldrb	r3, [r7, #10]
 80006d8:	b29a      	uxth	r2, r3
 80006da:	23c8      	movs	r3, #200	@ 0xc8
 80006dc:	9302      	str	r3, [sp, #8]
 80006de:	8b3b      	ldrh	r3, [r7, #24]
 80006e0:	9301      	str	r3, [sp, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	9300      	str	r3, [sp, #0]
 80006e6:	2301      	movs	r3, #1
 80006e8:	68f8      	ldr	r0, [r7, #12]
 80006ea:	f001 fed9 	bl	80024a0 <HAL_I2C_Mem_Read>
 80006ee:	4603      	mov	r3, r0
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <dps_probe>:

/* ---- vtable ops (minimal) ---- */
static HAL_StatusTypeDef dps_probe(sensor_if_t *self)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	6078      	str	r0, [r7, #4]
    dps310_t *s = (dps310_t*)self->state;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	60fb      	str	r3, [r7, #12]
    uint8_t id = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	72fb      	strb	r3, [r7, #11]
    if (rd(s->i2c, s->addr7, DPS_REG_PROD_ID, &id, 1) != HAL_OK) return HAL_ERROR;
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	6818      	ldr	r0, [r3, #0]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	7919      	ldrb	r1, [r3, #4]
 8000712:	f107 030b 	add.w	r3, r7, #11
 8000716:	2201      	movs	r2, #1
 8000718:	9200      	str	r2, [sp, #0]
 800071a:	220d      	movs	r2, #13
 800071c:	f7ff ffce 	bl	80006bc <rd>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <dps_probe+0x32>
 8000726:	2301      	movs	r3, #1
 8000728:	e005      	b.n	8000736 <dps_probe+0x3e>
    return (id == 0x10) ? HAL_OK : HAL_ERROR;  // DPS310 WHO_AM_I
 800072a:	7afb      	ldrb	r3, [r7, #11]
 800072c:	2b10      	cmp	r3, #16
 800072e:	bf14      	ite	ne
 8000730:	2301      	movne	r3, #1
 8000732:	2300      	moveq	r3, #0
 8000734:	b2db      	uxtb	r3, r3
}
 8000736:	4618      	mov	r0, r3
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <dps_init>:

static HAL_StatusTypeDef dps_init(sensor_if_t *self)
{
 800073e:	b480      	push	{r7}
 8000740:	b083      	sub	sp, #12
 8000742:	af00      	add	r7, sp, #0
 8000744:	6078      	str	r0, [r7, #4]
    (void)self;               // no configuration yet
    return HAL_OK;            // keep flow sstatee; stateement later
 8000746:	2300      	movs	r3, #0
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <dps_read>:

static HAL_StatusTypeDef dps_read(sensor_if_t *self)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    (void)self;               // intentionally unstateemented for now
    return HAL_OK;            // or HAL_ERROR if you want to force stateementation
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <dps_whoami>:

static HAL_StatusTypeDef dps_whoami(sensor_if_t *self, uint8_t *out)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b086      	sub	sp, #24
 800076e:	af02      	add	r7, sp, #8
 8000770:	6078      	str	r0, [r7, #4]
 8000772:	6039      	str	r1, [r7, #0]
    dps310_t *s = (dps310_t*)self->state;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	60fb      	str	r3, [r7, #12]
    return rd(s->i2c, s->addr7, DPS_REG_PROD_ID, out, 1);
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	6818      	ldr	r0, [r3, #0]
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	7919      	ldrb	r1, [r3, #4]
 8000782:	2301      	movs	r3, #1
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	220d      	movs	r2, #13
 800078a:	f7ff ff97 	bl	80006bc <rd>
 800078e:	4603      	mov	r3, r0
}
 8000790:	4618      	mov	r0, r3
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <dps310_bind>:
    .whoami = dps_whoami
};

void dps310_bind(sensor_if_t *iface, dps310_t *inst,
                 I2C_HandleTypeDef *i2c, uint8_t addr7)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
 80007a4:	70fb      	strb	r3, [r7, #3]
    inst->i2c   = i2c;
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	687a      	ldr	r2, [r7, #4]
 80007aa:	601a      	str	r2, [r3, #0]
    inst->addr7 = addr7;
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	78fa      	ldrb	r2, [r7, #3]
 80007b0:	711a      	strb	r2, [r3, #4]
    iface->vTable    = &DPS310_VTBL;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <dps310_bind+0x34>)
 80007b6:	601a      	str	r2, [r3, #0]
    iface->state = inst;
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	605a      	str	r2, [r3, #4]
}
 80007be:	bf00      	nop
 80007c0:	3714      	adds	r7, #20
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	08009924 	.word	0x08009924

080007d0 <rx1>:
 */

#include "gps6m.h"

/* receive one byte with a short timeout */
static HAL_StatusTypeDef rx1(UART_HandleTypeDef *u, uint8_t *c, uint32_t to_ms) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
    return HAL_UART_Receive(u, c, 1, to_ms);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2201      	movs	r2, #1
 80007e0:	68b9      	ldr	r1, [r7, #8]
 80007e2:	68f8      	ldr	r0, [r7, #12]
 80007e4:	f005 fa06 	bl	8005bf4 <HAL_UART_Receive>
 80007e8:	4603      	mov	r3, r0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <nmea_probe_stream>:

/* very small state machine: look for "$G[P|N]" within ~1.5 s */
static HAL_StatusTypeDef nmea_probe_stream(UART_HandleTypeDef *u) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
    uint32_t t0 = HAL_GetTick();
 80007fa:	f001 f93f 	bl	8001a7c <HAL_GetTick>
 80007fe:	6138      	str	r0, [r7, #16]
    enum { S_WAIT_DOLLAR, S_G, S_GP_OR_GN } st = S_WAIT_DOLLAR;
 8000800:	2300      	movs	r3, #0
 8000802:	75fb      	strb	r3, [r7, #23]
    while ((HAL_GetTick() - t0) < 1500) {
 8000804:	e02f      	b.n	8000866 <nmea_probe_stream+0x74>
        uint8_t c;
        if (rx1(u, &c, 50) != HAL_OK) continue;    // keep polling
 8000806:	f107 030f 	add.w	r3, r7, #15
 800080a:	2232      	movs	r2, #50	@ 0x32
 800080c:	4619      	mov	r1, r3
 800080e:	6878      	ldr	r0, [r7, #4]
 8000810:	f7ff ffde 	bl	80007d0 <rx1>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d122      	bne.n	8000860 <nmea_probe_stream+0x6e>
        switch (st) {
 800081a:	7dfb      	ldrb	r3, [r7, #23]
 800081c:	2b02      	cmp	r3, #2
 800081e:	d014      	beq.n	800084a <nmea_probe_stream+0x58>
 8000820:	2b02      	cmp	r3, #2
 8000822:	dc20      	bgt.n	8000866 <nmea_probe_stream+0x74>
 8000824:	2b00      	cmp	r3, #0
 8000826:	d002      	beq.n	800082e <nmea_probe_stream+0x3c>
 8000828:	2b01      	cmp	r3, #1
 800082a:	d006      	beq.n	800083a <nmea_probe_stream+0x48>
 800082c:	e01b      	b.n	8000866 <nmea_probe_stream+0x74>
            case S_WAIT_DOLLAR: if (c == '$') st = S_G; break;
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	2b24      	cmp	r3, #36	@ 0x24
 8000832:	d117      	bne.n	8000864 <nmea_probe_stream+0x72>
 8000834:	2301      	movs	r3, #1
 8000836:	75fb      	strb	r3, [r7, #23]
 8000838:	e014      	b.n	8000864 <nmea_probe_stream+0x72>
            case S_G:           st = (c == 'G') ? S_GP_OR_GN : S_WAIT_DOLLAR; break;
 800083a:	7bfb      	ldrb	r3, [r7, #15]
 800083c:	2b47      	cmp	r3, #71	@ 0x47
 800083e:	d101      	bne.n	8000844 <nmea_probe_stream+0x52>
 8000840:	2302      	movs	r3, #2
 8000842:	e000      	b.n	8000846 <nmea_probe_stream+0x54>
 8000844:	2300      	movs	r3, #0
 8000846:	75fb      	strb	r3, [r7, #23]
 8000848:	e00d      	b.n	8000866 <nmea_probe_stream+0x74>
            case S_GP_OR_GN:    if (c == 'P' || c == 'N') return HAL_OK; else st = S_WAIT_DOLLAR; break;
 800084a:	7bfb      	ldrb	r3, [r7, #15]
 800084c:	2b50      	cmp	r3, #80	@ 0x50
 800084e:	d002      	beq.n	8000856 <nmea_probe_stream+0x64>
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	2b4e      	cmp	r3, #78	@ 0x4e
 8000854:	d101      	bne.n	800085a <nmea_probe_stream+0x68>
 8000856:	2300      	movs	r3, #0
 8000858:	e00f      	b.n	800087a <nmea_probe_stream+0x88>
 800085a:	2300      	movs	r3, #0
 800085c:	75fb      	strb	r3, [r7, #23]
 800085e:	e002      	b.n	8000866 <nmea_probe_stream+0x74>
        if (rx1(u, &c, 50) != HAL_OK) continue;    // keep polling
 8000860:	bf00      	nop
 8000862:	e000      	b.n	8000866 <nmea_probe_stream+0x74>
            case S_WAIT_DOLLAR: if (c == '$') st = S_G; break;
 8000864:	bf00      	nop
    while ((HAL_GetTick() - t0) < 1500) {
 8000866:	f001 f909 	bl	8001a7c <HAL_GetTick>
 800086a:	4602      	mov	r2, r0
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	f240 52db 	movw	r2, #1499	@ 0x5db
 8000874:	4293      	cmp	r3, r2
 8000876:	d9c6      	bls.n	8000806 <nmea_probe_stream+0x14>
        }
    }
    return HAL_TIMEOUT;
 8000878:	2303      	movs	r3, #3
}
 800087a:	4618      	mov	r0, r3
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <gps_probe>:

/* -------- vtable ops (minimal) -------- */
static HAL_StatusTypeDef gps_probe(sensor_if_t *self) {
 8000882:	b580      	push	{r7, lr}
 8000884:	b084      	sub	sp, #16
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
    gps6m_t *s = (gps6m_t*)self->state;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	60fb      	str	r3, [r7, #12]
    return nmea_probe_stream(s->uart);  // OK if we see $GP/$GN
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ffac 	bl	80007f2 <nmea_probe_stream>
 800089a:	4603      	mov	r3, r0
}
 800089c:	4618      	mov	r0, r3
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <gps_init>:

static HAL_StatusTypeDef gps_init(sensor_if_t *self) {
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
    (void)self;          // nothing yet
    return HAL_OK;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <gps_read>:

static HAL_StatusTypeDef gps_read(sensor_if_t *self) {
 80008ba:	b480      	push	{r7}
 80008bc:	b083      	sub	sp, #12
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
    (void)self;          // intentionally unstateemented for now
    return HAL_OK;
 80008c2:	2300      	movs	r3, #0
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <gps_whoami>:

static HAL_StatusTypeDef gps_whoami(sensor_if_t *self, uint8_t *out) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
    // Not really meaningful for GPS; return 'G' if we see a '$G?'
    gps6m_t *s = (gps6m_t*)self->state;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	60fb      	str	r3, [r7, #12]
    if (nmea_probe_stream(s->uart) == HAL_OK) { if (out) *out = 'G'; return HAL_OK; }
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff84 	bl	80007f2 <nmea_probe_stream>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d107      	bne.n	8000900 <gps_whoami+0x30>
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d002      	beq.n	80008fc <gps_whoami+0x2c>
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	2247      	movs	r2, #71	@ 0x47
 80008fa:	701a      	strb	r2, [r3, #0]
 80008fc:	2300      	movs	r3, #0
 80008fe:	e000      	b.n	8000902 <gps_whoami+0x32>
    return HAL_ERROR;
 8000900:	2301      	movs	r3, #1
}
 8000902:	4618      	mov	r0, r3
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <gps6m_bind>:
    .init   = gps_init,
    .read   = gps_read,
    .whoami = gps_whoami
};

void gps6m_bind(sensor_if_t *iface, gps6m_t *inst, UART_HandleTypeDef *uart) {
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
    inst->uart = uart;
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	601a      	str	r2, [r3, #0]
    iface->vTable   = &GPS_VTBL;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	4a05      	ldr	r2, [pc, #20]	@ (8000938 <gps6m_bind+0x2c>)
 8000922:	601a      	str	r2, [r3, #0]
    iface->state= inst;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	68ba      	ldr	r2, [r7, #8]
 8000928:	605a      	str	r2, [r3, #4]
}
 800092a:	bf00      	nop
 800092c:	3714      	adds	r7, #20
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	08009934 	.word	0x08009934

0800093c <icm_probe>:
static HAL_StatusTypeDef wr1(I2C_HandleTypeDef *i2c, uint8_t a7, uint8_t reg, uint8_t val);
static inline uint8_t icm_clip2(uint8_t x);
static icm42688_t* getSelfStatePointer(sensor_if_t *self);

/* ---------- vtable ops ---------- */
static HAL_StatusTypeDef icm_probe(sensor_if_t *self) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	icm42688_t *s = getSelfStatePointer(self);
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f000 f9d2 	bl	8000cee <getSelfStatePointer>
 800094a:	60f8      	str	r0, [r7, #12]
	if (!s) return HAL_ERROR;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d101      	bne.n	8000956 <icm_probe+0x1a>
 8000952:	2301      	movs	r3, #1
 8000954:	e02d      	b.n	80009b2 <icm_probe+0x76>

	//Get the id.
	uint8_t id = 0;
 8000956:	2300      	movs	r3, #0
 8000958:	72bb      	strb	r3, [r7, #10]
	HAL_StatusTypeDef st = icm_whoami(self, &id);
 800095a:	f107 030a 	add.w	r3, r7, #10
 800095e:	4619      	mov	r1, r3
 8000960:	6878      	ldr	r0, [r7, #4]
 8000962:	f000 f860 	bl	8000a26 <icm_whoami>
 8000966:	4603      	mov	r3, r0
 8000968:	72fb      	strb	r3, [r7, #11]
	if (st != HAL_OK) {
 800096a:	7afb      	ldrb	r3, [r7, #11]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d011      	beq.n	8000994 <icm_probe+0x58>
		s->last_hal_err = HAL_I2C_GetError(s->i2c);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4618      	mov	r0, r3
 8000976:	f001 fead 	bl	80026d4 <HAL_I2C_GetError>
 800097a:	4602      	mov	r2, r0
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	609a      	str	r2, [r3, #8]
		s->last_err = (st == HAL_TIMEOUT) ? ICM_ERR_TIMEOUT : ICM_ERR_I2C;
 8000980:	7afb      	ldrb	r3, [r7, #11]
 8000982:	2b03      	cmp	r3, #3
 8000984:	d101      	bne.n	800098a <icm_probe+0x4e>
 8000986:	2203      	movs	r2, #3
 8000988:	e000      	b.n	800098c <icm_probe+0x50>
 800098a:	2202      	movs	r2, #2
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	715a      	strb	r2, [r3, #5]
		return st;
 8000990:	7afb      	ldrb	r3, [r7, #11]
 8000992:	e00e      	b.n	80009b2 <icm_probe+0x76>
	}

	//Check that the id matches the documentation.
	if (id != ICM_WHO_AM_I_DEFAULT) {
 8000994:	7abb      	ldrb	r3, [r7, #10]
 8000996:	2b47      	cmp	r3, #71	@ 0x47
 8000998:	d007      	beq.n	80009aa <icm_probe+0x6e>
		s->last_err = ICM_ERR_WHOAMI_MISMATCH;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2204      	movs	r2, #4
 800099e:	715a      	strb	r2, [r3, #5]
		s->last_whoami = id;
 80009a0:	7aba      	ldrb	r2, [r7, #10]
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	731a      	strb	r2, [r3, #12]
		return HAL_ERROR;
 80009a6:	2301      	movs	r3, #1
 80009a8:	e003      	b.n	80009b2 <icm_probe+0x76>
	}

	s->last_err = ICM_OK;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	2200      	movs	r2, #0
 80009ae:	715a      	strb	r2, [r3, #5]
	return HAL_OK;
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <icm_init>:

static HAL_StatusTypeDef icm_init(sensor_if_t *self) {
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b086      	sub	sp, #24
 80009be:	af02      	add	r7, sp, #8
 80009c0:	6078      	str	r0, [r7, #4]
	icm42688_t *s = getSelfStatePointer(self);
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f000 f993 	bl	8000cee <getSelfStatePointer>
 80009c8:	60f8      	str	r0, [r7, #12]
	if (!s) return HAL_ERROR;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d101      	bne.n	80009d4 <icm_init+0x1a>
 80009d0:	2301      	movs	r3, #1
 80009d2:	e008      	b.n	80009e6 <icm_init+0x2c>

	return ICM_POWER_mgmt0_config(s, /*gyro_mode*/2, /*accel_mode*/2, /*temp_disable*/0, /*idle*/0);
 80009d4:	2300      	movs	r3, #0
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2300      	movs	r3, #0
 80009da:	2202      	movs	r2, #2
 80009dc:	2102      	movs	r1, #2
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f000 f85a 	bl	8000a98 <ICM_POWER_mgmt0_config>
 80009e4:	4603      	mov	r3, r0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <icm_read>:

static HAL_StatusTypeDef icm_read(sensor_if_t *self) {
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b084      	sub	sp, #16
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
	icm42688_t *s = getSelfStatePointer(self);
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f000 f979 	bl	8000cee <getSelfStatePointer>
 80009fc:	60f8      	str	r0, [r7, #12]
	if (!s) return HAL_ERROR;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d101      	bne.n	8000a08 <icm_read+0x1a>
 8000a04:	2301      	movs	r3, #1
 8000a06:	e00a      	b.n	8000a1e <icm_read+0x30>

    HAL_StatusTypeDef st = icm_read_temp_c(s);
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	f000 f91b 	bl	8000c44 <icm_read_temp_c>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	72fb      	strb	r3, [r7, #11]
    if (st != HAL_OK) return st;
 8000a12:	7afb      	ldrb	r3, [r7, #11]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <icm_read+0x2e>
 8000a18:	7afb      	ldrb	r3, [r7, #11]
 8000a1a:	e000      	b.n	8000a1e <icm_read+0x30>

    return HAL_OK;
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <icm_whoami>:

static HAL_StatusTypeDef icm_whoami(sensor_if_t *self, uint8_t *out) {
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b086      	sub	sp, #24
 8000a2a:	af02      	add	r7, sp, #8
 8000a2c:	6078      	str	r0, [r7, #4]
 8000a2e:	6039      	str	r1, [r7, #0]
	icm42688_t *s = getSelfStatePointer(self);
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f000 f95c 	bl	8000cee <getSelfStatePointer>
 8000a36:	60f8      	str	r0, [r7, #12]
	if (!s) return HAL_ERROR;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d101      	bne.n	8000a42 <icm_whoami+0x1c>
 8000a3e:	2301      	movs	r3, #1
 8000a40:	e00a      	b.n	8000a58 <icm_whoami+0x32>

	return rd(s->i2c, s->addr7, ICM_WHO_AM_I_REG, out, 1);
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	6818      	ldr	r0, [r3, #0]
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	7919      	ldrb	r1, [r3, #4]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	2275      	movs	r2, #117	@ 0x75
 8000a52:	f000 f91f 	bl	8000c94 <rd>
 8000a56:	4603      	mov	r3, r0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <icm42688_bind>:
		.init  = icm_init,
		.read  = icm_read,
		.whoami= icm_whoami
};

void icm42688_bind(sensor_if_t *iface, icm42688_t *inst, I2C_HandleTypeDef *i2c, uint8_t addr7) {
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
 8000a6c:	70fb      	strb	r3, [r7, #3]
	inst->i2c  = i2c;
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	601a      	str	r2, [r3, #0]
	inst->addr7 = addr7;
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	78fa      	ldrb	r2, [r7, #3]
 8000a78:	711a      	strb	r2, [r3, #4]
	iface->vTable    = &ICM_VTBL;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	4a05      	ldr	r2, [pc, #20]	@ (8000a94 <icm42688_bind+0x34>)
 8000a7e:	601a      	str	r2, [r3, #0]
	iface->state = inst;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	68ba      	ldr	r2, [r7, #8]
 8000a84:	605a      	str	r2, [r3, #4]
}
 8000a86:	bf00      	nop
 8000a88:	3714      	adds	r7, #20
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	08009944 	.word	0x08009944

08000a98 <ICM_POWER_mgmt0_config>:
static HAL_StatusTypeDef ICM_POWER_mgmt0_config(icm42688_t *self,
                                              uint8_t gyro_mode,
                                              uint8_t accel_mode,
											  uint8_t temp_disable,
											  uint8_t idle)
{
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b089      	sub	sp, #36	@ 0x24
 8000a9c:	af04      	add	r7, sp, #16
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	4608      	mov	r0, r1
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	70fb      	strb	r3, [r7, #3]
 8000aaa:	460b      	mov	r3, r1
 8000aac:	70bb      	strb	r3, [r7, #2]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	707b      	strb	r3, [r7, #1]
    uint8_t v;
    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(self->i2c, (self->addr7 << 1),
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6818      	ldr	r0, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	791b      	ldrb	r3, [r3, #4]
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	b299      	uxth	r1, r3
 8000abe:	23c8      	movs	r3, #200	@ 0xc8
 8000ac0:	9302      	str	r3, [sp, #8]
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	9301      	str	r3, [sp, #4]
 8000ac6:	f107 030d 	add.w	r3, r7, #13
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	2301      	movs	r3, #1
 8000ace:	224e      	movs	r2, #78	@ 0x4e
 8000ad0:	f001 fce6 	bl	80024a0 <HAL_I2C_Mem_Read>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	73fb      	strb	r3, [r7, #15]
                                            ICM_POWER_MGMT0_REG, I2C_MEMADD_SIZE_8BIT,
                                            &v, 1, 200);
    if (st != HAL_OK) {
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d011      	beq.n	8000b02 <ICM_POWER_mgmt0_config+0x6a>
        self->last_hal_err = HAL_I2C_GetError(self->i2c);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 fdf6 	bl	80026d4 <HAL_I2C_GetError>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	609a      	str	r2, [r3, #8]
        self->last_err = (st == HAL_TIMEOUT) ? ICM_ERR_TIMEOUT : ICM_ERR_I2C;
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	2b03      	cmp	r3, #3
 8000af2:	d101      	bne.n	8000af8 <ICM_POWER_mgmt0_config+0x60>
 8000af4:	2203      	movs	r2, #3
 8000af6:	e000      	b.n	8000afa <ICM_POWER_mgmt0_config+0x62>
 8000af8:	2202      	movs	r2, #2
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	715a      	strb	r2, [r3, #5]
        return st;
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	e064      	b.n	8000bcc <ICM_POWER_mgmt0_config+0x134>
    }

    // Compose only the fields we intend to change
    uint8_t set =
        ((icm_clip2(gyro_mode)  << ICM_POWER_MGMT0_GYRO_MODE_POS)  & ICM_POWER_MGMT0_GYRO_MODE_Msk) |
 8000b02:	78fb      	ldrb	r3, [r7, #3]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f000 f8e3 	bl	8000cd0 <icm_clip2>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	f003 030c 	and.w	r3, r3, #12
 8000b14:	b2dc      	uxtb	r4, r3
        ((icm_clip2(accel_mode) << ICM_POWER_MGMT0_ACCEL_MODE_POS) & ICM_POWER_MGMT0_ACCEL_MODE_Msk) |
 8000b16:	78bb      	ldrb	r3, [r7, #2]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f000 f8d9 	bl	8000cd0 <icm_clip2>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	f003 0303 	and.w	r3, r3, #3
 8000b24:	b2db      	uxtb	r3, r3
        ((icm_clip2(gyro_mode)  << ICM_POWER_MGMT0_GYRO_MODE_POS)  & ICM_POWER_MGMT0_GYRO_MODE_Msk) |
 8000b26:	4323      	orrs	r3, r4
 8000b28:	b2db      	uxtb	r3, r3
        ((icm_clip2(accel_mode) << ICM_POWER_MGMT0_ACCEL_MODE_POS) & ICM_POWER_MGMT0_ACCEL_MODE_Msk) |
 8000b2a:	787a      	ldrb	r2, [r7, #1]
 8000b2c:	2a00      	cmp	r2, #0
 8000b2e:	d001      	beq.n	8000b34 <ICM_POWER_mgmt0_config+0x9c>
 8000b30:	2205      	movs	r2, #5
 8000b32:	e000      	b.n	8000b36 <ICM_POWER_mgmt0_config+0x9e>
 8000b34:	2200      	movs	r2, #0
 8000b36:	4313      	orrs	r3, r2
 8000b38:	b2db      	uxtb	r3, r3
        (temp_disable ? ICM_POWER_MGMT0_TEMP_DISABLE_POS : 0u) |
 8000b3a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b3e:	2a00      	cmp	r2, #0
 8000b40:	d001      	beq.n	8000b46 <ICM_POWER_mgmt0_config+0xae>
 8000b42:	2210      	movs	r2, #16
 8000b44:	e000      	b.n	8000b48 <ICM_POWER_mgmt0_config+0xb0>
 8000b46:	2200      	movs	r2, #0
    uint8_t set =
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	73bb      	strb	r3, [r7, #14]
        (idle         ? ICM_POWER_MGMT0_IDLE_Msk     : 0u);

    uint8_t new_v = (uint8_t)((v & ~ICM_POWER_MGMT0_WRITABLE_Msk) | (set & ICM_POWER_MGMT0_WRITABLE_Msk));
 8000b4c:	7b7b      	ldrb	r3, [r7, #13]
 8000b4e:	f023 031f 	bic.w	r3, r3, #31
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	7bbb      	ldrb	r3, [r7, #14]
 8000b56:	f003 031f 	and.w	r3, r3, #31
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	733b      	strb	r3, [r7, #12]

    if (new_v == v) {        // no change â†’ skip bus write
 8000b62:	7b3a      	ldrb	r2, [r7, #12]
 8000b64:	7b7b      	ldrb	r3, [r7, #13]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d104      	bne.n	8000b74 <ICM_POWER_mgmt0_config+0xdc>
        self->last_err = ICM_OK;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	715a      	strb	r2, [r3, #5]
        return HAL_OK;
 8000b70:	2300      	movs	r3, #0
 8000b72:	e02b      	b.n	8000bcc <ICM_POWER_mgmt0_config+0x134>
    }

    st = HAL_I2C_Mem_Write(self->i2c, (self->addr7 << 1),
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6818      	ldr	r0, [r3, #0]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	791b      	ldrb	r3, [r3, #4]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	b299      	uxth	r1, r3
 8000b80:	23c8      	movs	r3, #200	@ 0xc8
 8000b82:	9302      	str	r3, [sp, #8]
 8000b84:	2301      	movs	r3, #1
 8000b86:	9301      	str	r3, [sp, #4]
 8000b88:	f107 030c 	add.w	r3, r7, #12
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	2301      	movs	r3, #1
 8000b90:	224e      	movs	r2, #78	@ 0x4e
 8000b92:	f001 fb71 	bl	8002278 <HAL_I2C_Mem_Write>
 8000b96:	4603      	mov	r3, r0
 8000b98:	73fb      	strb	r3, [r7, #15]
                           ICM_POWER_MGMT0_REG, I2C_MEMADD_SIZE_8BIT,
                           &new_v, 1, 200);
    if (st != HAL_OK) {
 8000b9a:	7bfb      	ldrb	r3, [r7, #15]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d011      	beq.n	8000bc4 <ICM_POWER_mgmt0_config+0x12c>
        self->last_hal_err = HAL_I2C_GetError(self->i2c);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f001 fd95 	bl	80026d4 <HAL_I2C_GetError>
 8000baa:	4602      	mov	r2, r0
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	609a      	str	r2, [r3, #8]
        self->last_err = (st == HAL_TIMEOUT) ? ICM_ERR_TIMEOUT : ICM_ERR_I2C;
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	2b03      	cmp	r3, #3
 8000bb4:	d101      	bne.n	8000bba <ICM_POWER_mgmt0_config+0x122>
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	e000      	b.n	8000bbc <ICM_POWER_mgmt0_config+0x124>
 8000bba:	2202      	movs	r2, #2
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	715a      	strb	r2, [r3, #5]
        return st;
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	e003      	b.n	8000bcc <ICM_POWER_mgmt0_config+0x134>
    }

    self->last_err = ICM_OK;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	715a      	strb	r2, [r3, #5]
    return HAL_OK;
 8000bca:	2300      	movs	r3, #0
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3714      	adds	r7, #20
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd90      	pop	{r4, r7, pc}

08000bd4 <icm_read_temp_raw>:


/* ---------- Read Values ---------- */
static HAL_StatusTypeDef icm_read_temp_raw(icm42688_t *self) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	6078      	str	r0, [r7, #4]
    uint8_t raw[2]; // [0]=LSB, [1]=MSB per datasheet
    HAL_StatusTypeDef st = rd(self->i2c, self->addr7, ICM_TEMP_LSB, raw, 2);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6818      	ldr	r0, [r3, #0]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	7919      	ldrb	r1, [r3, #4]
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	2202      	movs	r2, #2
 8000bea:	9200      	str	r2, [sp, #0]
 8000bec:	221e      	movs	r2, #30
 8000bee:	f000 f851 	bl	8000c94 <rd>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d011      	beq.n	8000c20 <icm_read_temp_raw+0x4c>
        self->last_hal_err = HAL_I2C_GetError(self->i2c);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f001 fd67 	bl	80026d4 <HAL_I2C_GetError>
 8000c06:	4602      	mov	r2, r0
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
        self->last_err = (st == HAL_TIMEOUT) ? ICM_ERR_TIMEOUT : ICM_ERR_I2C;
 8000c0c:	7bfb      	ldrb	r3, [r7, #15]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	d101      	bne.n	8000c16 <icm_read_temp_raw+0x42>
 8000c12:	2203      	movs	r2, #3
 8000c14:	e000      	b.n	8000c18 <icm_read_temp_raw+0x44>
 8000c16:	2202      	movs	r2, #2
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	715a      	strb	r2, [r3, #5]
        return st;
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	e00d      	b.n	8000c3c <icm_read_temp_raw+0x68>
    }

    self->temp_raw = (int16_t)((raw[1] << 8) | raw[0]);  // MSB<<8 | LSB
 8000c20:	7b7b      	ldrb	r3, [r7, #13]
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	021b      	lsls	r3, r3, #8
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	7b3b      	ldrb	r3, [r7, #12]
 8000c2a:	b21b      	sxth	r3, r3
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	81da      	strh	r2, [r3, #14]
    self->last_err = ICM_OK;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	715a      	strb	r2, [r3, #5]
    return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <icm_read_temp_c>:

static HAL_StatusTypeDef icm_read_temp_c(icm42688_t *self) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef st = icm_read_temp_raw(self);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ffc1 	bl	8000bd4 <icm_read_temp_raw>
 8000c52:	4603      	mov	r3, r0
 8000c54:	73fb      	strb	r3, [r7, #15]

    if (st != HAL_OK) return st;
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <icm_read_temp_c+0x1c>
 8000c5c:	7bfb      	ldrb	r3, [r7, #15]
 8000c5e:	e012      	b.n	8000c86 <icm_read_temp_c+0x42>
    self->last_temp_c = (self->temp_raw / ICM_TEMP_SENS_LSB_PER_C) + ICM_TEMP_OFFSET_C;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000c66:	ee07 3a90 	vmov	s15, r3
 8000c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c6e:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000c90 <icm_read_temp_c+0x4c>
 8000c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c76:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000c7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	edc3 7a07 	vstr	s15, [r3, #28]
    return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	43047ae1 	.word	0x43047ae1

08000c94 <rd>:
 * buf/n: output buffer & length.
 * 200: timeout in ms.
 * Returns HAL_OK/HAL_ERROR/HAL_BUSY/HAL_TIMEOUT.
 * Why shift? STM32 HAL HAL_I2C_* expects the address in â€œleft-shifted 8-bitâ€ form (R/W bit in bit0). Passing raw 7-bit without shifting will fail.
 */
static HAL_StatusTypeDef rd(I2C_HandleTypeDef *i2c, uint8_t a7, uint8_t reg, uint8_t *buf, uint16_t bufferSize) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b088      	sub	sp, #32
 8000c98:	af04      	add	r7, sp, #16
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	72fb      	strb	r3, [r7, #11]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(i2c, (a7 << 1), reg, I2C_MEMADD_SIZE_8BIT, buf, bufferSize, 200);
 8000ca6:	7afb      	ldrb	r3, [r7, #11]
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	b299      	uxth	r1, r3
 8000cae:	7abb      	ldrb	r3, [r7, #10]
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	23c8      	movs	r3, #200	@ 0xc8
 8000cb4:	9302      	str	r3, [sp, #8]
 8000cb6:	8b3b      	ldrh	r3, [r7, #24]
 8000cb8:	9301      	str	r3, [sp, #4]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	9300      	str	r3, [sp, #0]
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	68f8      	ldr	r0, [r7, #12]
 8000cc2:	f001 fbed 	bl	80024a0 <HAL_I2C_Mem_Read>
 8000cc6:	4603      	mov	r3, r0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <icm_clip2>:
static HAL_StatusTypeDef wr1(I2C_HandleTypeDef *i2c, uint8_t a7, uint8_t reg, uint8_t val) {
	return HAL_I2C_Mem_Write(i2c, (a7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 200);
}

static inline uint8_t icm_clip2(uint8_t x)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
	return (x & 0x3u);
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	f003 0303 	and.w	r3, r3, #3
 8000ce0:	b2db      	uxtb	r3, r3
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <getSelfStatePointer>:

static icm42688_t* getSelfStatePointer(sensor_if_t *self) {
 8000cee:	b480      	push	{r7}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
	if (!self || !self->state) return NULL;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d003      	beq.n	8000d04 <getSelfStatePointer+0x16>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d101      	bne.n	8000d08 <getSelfStatePointer+0x1a>
 8000d04:	2300      	movs	r3, #0
 8000d06:	e001      	b.n	8000d0c <getSelfStatePointer+0x1e>
	return (icm42688_t*)self->state;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	685b      	ldr	r3, [r3, #4]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 8000d1c:	f000 fa94 	bl	8001248 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d20:	f000 fe26 	bl	8001970 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d24:	f000 f886 	bl	8000e34 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d28:	f000 fa06 	bl	8001138 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000d2c:	f000 f8ec 	bl	8000f08 <MX_I2C1_Init>
	MX_USART3_UART_Init();
 8000d30:	f000 f96a 	bl	8001008 <MX_USART3_UART_Init>
	MX_I2C2_Init();
 8000d34:	f000 f928 	bl	8000f88 <MX_I2C2_Init>
	MX_USART6_UART_Init();
 8000d38:	f000 f9b2 	bl	80010a0 <MX_USART6_UART_Init>
	/* USER CODE BEGIN 2 */
	setvbuf(stdout, NULL, _IONBF, 0);
 8000d3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000dfc <main+0xe4>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	6898      	ldr	r0, [r3, #8]
 8000d42:	2300      	movs	r3, #0
 8000d44:	2202      	movs	r2, #2
 8000d46:	2100      	movs	r1, #0
 8000d48:	f006 fe0e 	bl	8007968 <setvbuf>
	printf("BOOT\r\n");
 8000d4c:	482c      	ldr	r0, [pc, #176]	@ (8000e00 <main+0xe8>)
 8000d4e:	f006 fe03 	bl	8007958 <puts>

	HAL_Delay(50);   // let sensors power up
 8000d52:	2032      	movs	r0, #50	@ 0x32
 8000d54:	f000 fe9e 	bl	8001a94 <HAL_Delay>
	// Optional quick sanity scan
	// I2C_Scan(&hi2c1);
	// I2C_Scan(&hi2c2);

	// Bind drivers to their buses/addresses (adjust to your wiring)
	dps310_bind(&if_dps, &dps, &hi2c2, DPS310_ADDR_A);  // 0x77 by default, 0x76 if SDO low
 8000d58:	2377      	movs	r3, #119	@ 0x77
 8000d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8000e04 <main+0xec>)
 8000d5c:	492a      	ldr	r1, [pc, #168]	@ (8000e08 <main+0xf0>)
 8000d5e:	482b      	ldr	r0, [pc, #172]	@ (8000e0c <main+0xf4>)
 8000d60:	f7ff fd1a 	bl	8000798 <dps310_bind>
	icm42688_bind(&if_icm, &icm, &hi2c1, ICM_ADDR_7B);  // 0x68 or 0x69 depending on AD0
 8000d64:	2368      	movs	r3, #104	@ 0x68
 8000d66:	4a2a      	ldr	r2, [pc, #168]	@ (8000e10 <main+0xf8>)
 8000d68:	492a      	ldr	r1, [pc, #168]	@ (8000e14 <main+0xfc>)
 8000d6a:	482b      	ldr	r0, [pc, #172]	@ (8000e18 <main+0x100>)
 8000d6c:	f7ff fe78 	bl	8000a60 <icm42688_bind>
	gps6m_bind(&if_gps, &gps, &huart6);
 8000d70:	4a2a      	ldr	r2, [pc, #168]	@ (8000e1c <main+0x104>)
 8000d72:	492b      	ldr	r1, [pc, #172]	@ (8000e20 <main+0x108>)
 8000d74:	482b      	ldr	r0, [pc, #172]	@ (8000e24 <main+0x10c>)
 8000d76:	f7ff fdc9 	bl	800090c <gps6m_bind>

	HAL_GPIO_WritePin(Red_LED_GPIO_Port, Red_LED_Pin, GPIO_PIN_SET);
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	482a      	ldr	r0, [pc, #168]	@ (8000e28 <main+0x110>)
 8000d80:	f001 f9c4 	bl	800210c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Yellow_LED_GPIO_Port, Yellow_LED_Pin, GPIO_PIN_SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d8a:	4828      	ldr	r0, [pc, #160]	@ (8000e2c <main+0x114>)
 8000d8c:	f001 f9be 	bl	800210c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Green_LED_GPIO_Port, Green_LED_Pin, GPIO_PIN_SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	2101      	movs	r1, #1
 8000d94:	4825      	ldr	r0, [pc, #148]	@ (8000e2c <main+0x114>)
 8000d96:	f001 f9b9 	bl	800210c <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8000d9a:	2064      	movs	r0, #100	@ 0x64
 8000d9c:	f000 fe7a 	bl	8001a94 <HAL_Delay>
	//
	//	HAL_GPIO_WritePin(Green_LED_GPIO_Port, Green_LED_Pin, GPIO_PIN_RESET);

	// Init devices (config, coeffs, etc. â€” your driver stubs can be expanded later)

	if_icm.vTable->init(&if_icm);
 8000da0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e18 <main+0x100>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	481c      	ldr	r0, [pc, #112]	@ (8000e18 <main+0x100>)
 8000da8:	4798      	blx	r3
	if_dps.vTable->init(&if_dps);
 8000daa:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <main+0xf4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	4816      	ldr	r0, [pc, #88]	@ (8000e0c <main+0xf4>)
 8000db2:	4798      	blx	r3
	if_gps.vTable->init(&if_gps);
 8000db4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e24 <main+0x10c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	481a      	ldr	r0, [pc, #104]	@ (8000e24 <main+0x10c>)
 8000dbc:	4798      	blx	r3

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		HAL_Delay(1000);
 8000dbe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dc2:	f000 fe67 	bl	8001a94 <HAL_Delay>
		if_dps.vTable->read(&if_dps);
 8000dc6:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <main+0xf4>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	480f      	ldr	r0, [pc, #60]	@ (8000e0c <main+0xf4>)
 8000dce:	4798      	blx	r3
		if_icm.vTable->read(&if_icm);
 8000dd0:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <main+0x100>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	4810      	ldr	r0, [pc, #64]	@ (8000e18 <main+0x100>)
 8000dd8:	4798      	blx	r3
		if_gps.vTable->read(&if_gps);
 8000dda:	4b12      	ldr	r3, [pc, #72]	@ (8000e24 <main+0x10c>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	4810      	ldr	r0, [pc, #64]	@ (8000e24 <main+0x10c>)
 8000de2:	4798      	blx	r3

	    printf("ICM temp: %.2f C\r\n", icm.last_temp_c);
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <main+0xfc>)
 8000de6:	edd3 7a07 	vldr	s15, [r3, #28]
 8000dea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dee:	ec53 2b17 	vmov	r2, r3, d7
 8000df2:	480f      	ldr	r0, [pc, #60]	@ (8000e30 <main+0x118>)
 8000df4:	f006 fd48 	bl	8007888 <iprintf>
		HAL_Delay(1000);
 8000df8:	bf00      	nop
 8000dfa:	e7e0      	b.n	8000dbe <main+0xa6>
 8000dfc:	2400001c 	.word	0x2400001c
 8000e00:	08009908 	.word	0x08009908
 8000e04:	24000248 	.word	0x24000248
 8000e08:	240003dc 	.word	0x240003dc
 8000e0c:	240003c4 	.word	0x240003c4
 8000e10:	240001f4 	.word	0x240001f4
 8000e14:	240003e4 	.word	0x240003e4
 8000e18:	240003cc 	.word	0x240003cc
 8000e1c:	24000330 	.word	0x24000330
 8000e20:	24000424 	.word	0x24000424
 8000e24:	240003d4 	.word	0x240003d4
 8000e28:	58021000 	.word	0x58021000
 8000e2c:	58020400 	.word	0x58020400
 8000e30:	08009910 	.word	0x08009910

08000e34 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b09c      	sub	sp, #112	@ 0x70
 8000e38:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e3e:	224c      	movs	r2, #76	@ 0x4c
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f006 ff1c 	bl	8007c80 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	2220      	movs	r2, #32
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f006 ff16 	bl	8007c80 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e54:	2002      	movs	r0, #2
 8000e56:	f001 ffa3 	bl	8002da0 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	603b      	str	r3, [r7, #0]
 8000e5e:	4b28      	ldr	r3, [pc, #160]	@ (8000f00 <SystemClock_Config+0xcc>)
 8000e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e62:	4a27      	ldr	r2, [pc, #156]	@ (8000f00 <SystemClock_Config+0xcc>)
 8000e64:	f023 0301 	bic.w	r3, r3, #1
 8000e68:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000e6a:	4b25      	ldr	r3, [pc, #148]	@ (8000f00 <SystemClock_Config+0xcc>)
 8000e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	4b23      	ldr	r3, [pc, #140]	@ (8000f04 <SystemClock_Config+0xd0>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e7c:	4a21      	ldr	r2, [pc, #132]	@ (8000f04 <SystemClock_Config+0xd0>)
 8000e7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <SystemClock_Config+0xd0>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e8c:	603b      	str	r3, [r7, #0]
 8000e8e:	683b      	ldr	r3, [r7, #0]

	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e90:	bf00      	nop
 8000e92:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <SystemClock_Config+0xd0>)
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e9e:	d1f8      	bne.n	8000e92 <SystemClock_Config+0x5e>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ea8:	2340      	movs	r3, #64	@ 0x40
 8000eaa:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f001 ffad 	bl	8002e14 <HAL_RCC_OscConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <SystemClock_Config+0x90>
	{
		Error_Handler();
 8000ec0:	f000 f9ee 	bl	80012a0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec4:	233f      	movs	r3, #63	@ 0x3f
 8000ec6:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
			|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f002 fbed 	bl	80036c8 <HAL_RCC_ClockConfig>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <SystemClock_Config+0xc4>
	{
		Error_Handler();
 8000ef4:	f000 f9d4 	bl	80012a0 <Error_Handler>
	}
}
 8000ef8:	bf00      	nop
 8000efa:	3770      	adds	r7, #112	@ 0x70
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	58000400 	.word	0x58000400
 8000f04:	58024800 	.word	0x58024800

08000f08 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f80 <MX_I2C1_Init+0x78>)
 8000f10:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x10707DBC;
 8000f12:	4b1a      	ldr	r3, [pc, #104]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f14:	4a1b      	ldr	r2, [pc, #108]	@ (8000f84 <MX_I2C1_Init+0x7c>)
 8000f16:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000f18:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f1e:	4b17      	ldr	r3, [pc, #92]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f24:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000f2a:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f30:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f36:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f42:	480e      	ldr	r0, [pc, #56]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f44:	f001 f8fc 	bl	8002140 <HAL_I2C_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 8000f4e:	f000 f9a7 	bl	80012a0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f52:	2100      	movs	r1, #0
 8000f54:	4809      	ldr	r0, [pc, #36]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f56:	f001 fe8b 	bl	8002c70 <HAL_I2CEx_ConfigAnalogFilter>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8000f60:	f000 f99e 	bl	80012a0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f64:	2100      	movs	r1, #0
 8000f66:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <MX_I2C1_Init+0x74>)
 8000f68:	f001 fecd 	bl	8002d06 <HAL_I2CEx_ConfigDigitalFilter>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8000f72:	f000 f995 	bl	80012a0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	240001f4 	.word	0x240001f4
 8000f80:	40005400 	.word	0x40005400
 8000f84:	10707dbc 	.word	0x10707dbc

08000f88 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8000f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001000 <MX_I2C2_Init+0x78>)
 8000f90:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x10707DBC;
 8000f92:	4b1a      	ldr	r3, [pc, #104]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000f94:	4a1b      	ldr	r2, [pc, #108]	@ (8001004 <MX_I2C2_Init+0x7c>)
 8000f96:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8000f98:	4b18      	ldr	r3, [pc, #96]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f9e:	4b17      	ldr	r3, [pc, #92]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8000faa:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fc2:	480e      	ldr	r0, [pc, #56]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fc4:	f001 f8bc 	bl	8002140 <HAL_I2C_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 8000fce:	f000 f967 	bl	80012a0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4809      	ldr	r0, [pc, #36]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fd6:	f001 fe4b 	bl	8002c70 <HAL_I2CEx_ConfigAnalogFilter>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 8000fe0:	f000 f95e 	bl	80012a0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4805      	ldr	r0, [pc, #20]	@ (8000ffc <MX_I2C2_Init+0x74>)
 8000fe8:	f001 fe8d 	bl	8002d06 <HAL_I2CEx_ConfigDigitalFilter>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 8000ff2:	f000 f955 	bl	80012a0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	24000248 	.word	0x24000248
 8001000:	40005800 	.word	0x40005800
 8001004:	10707dbc 	.word	0x10707dbc

08001008 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 800100c:	4b22      	ldr	r3, [pc, #136]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 800100e:	4a23      	ldr	r2, [pc, #140]	@ (800109c <MX_USART3_UART_Init+0x94>)
 8001010:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001012:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001014:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001018:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b1f      	ldr	r3, [pc, #124]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001026:	4b1c      	ldr	r3, [pc, #112]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b19      	ldr	r3, [pc, #100]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001038:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800103e:	4b16      	ldr	r3, [pc, #88]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001040:	2200      	movs	r2, #0
 8001042:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001044:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001046:	2200      	movs	r2, #0
 8001048:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800104a:	4b13      	ldr	r3, [pc, #76]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 800104c:	2200      	movs	r2, #0
 800104e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8001050:	4811      	ldr	r0, [pc, #68]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001052:	f004 fcf1 	bl	8005a38 <HAL_UART_Init>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_USART3_UART_Init+0x58>
	{
		Error_Handler();
 800105c:	f000 f920 	bl	80012a0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001060:	2100      	movs	r1, #0
 8001062:	480d      	ldr	r0, [pc, #52]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001064:	f005 fe4f 	bl	8006d06 <HAL_UARTEx_SetTxFifoThreshold>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_USART3_UART_Init+0x6a>
	{
		Error_Handler();
 800106e:	f000 f917 	bl	80012a0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001072:	2100      	movs	r1, #0
 8001074:	4808      	ldr	r0, [pc, #32]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001076:	f005 fe84 	bl	8006d82 <HAL_UARTEx_SetRxFifoThreshold>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_USART3_UART_Init+0x7c>
	{
		Error_Handler();
 8001080:	f000 f90e 	bl	80012a0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001084:	4804      	ldr	r0, [pc, #16]	@ (8001098 <MX_USART3_UART_Init+0x90>)
 8001086:	f005 fe05 	bl	8006c94 <HAL_UARTEx_DisableFifoMode>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_USART3_UART_Init+0x8c>
	{
		Error_Handler();
 8001090:	f000 f906 	bl	80012a0 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}
 8001098:	2400029c 	.word	0x2400029c
 800109c:	40004800 	.word	0x40004800

080010a0 <MX_USART6_UART_Init>:
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 80010a4:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010a6:	4a23      	ldr	r2, [pc, #140]	@ (8001134 <MX_USART6_UART_Init+0x94>)
 80010a8:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 9600;
 80010aa:	4b21      	ldr	r3, [pc, #132]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010ac:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010b0:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 80010b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 80010c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010c6:	220c      	movs	r2, #12
 80010c8:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ca:	4b19      	ldr	r3, [pc, #100]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d0:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010d6:	4b16      	ldr	r3, [pc, #88]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010d8:	2200      	movs	r2, #0
 80010da:	621a      	str	r2, [r3, #32]
	huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010dc:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010de:	2200      	movs	r2, #0
 80010e0:	625a      	str	r2, [r3, #36]	@ 0x24
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e2:	4b13      	ldr	r3, [pc, #76]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart6) != HAL_OK)
 80010e8:	4811      	ldr	r0, [pc, #68]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010ea:	f004 fca5 	bl	8005a38 <HAL_UART_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_USART6_UART_Init+0x58>
	{
		Error_Handler();
 80010f4:	f000 f8d4 	bl	80012a0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010f8:	2100      	movs	r1, #0
 80010fa:	480d      	ldr	r0, [pc, #52]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 80010fc:	f005 fe03 	bl	8006d06 <HAL_UARTEx_SetTxFifoThreshold>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_USART6_UART_Init+0x6a>
	{
		Error_Handler();
 8001106:	f000 f8cb 	bl	80012a0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800110a:	2100      	movs	r1, #0
 800110c:	4808      	ldr	r0, [pc, #32]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 800110e:	f005 fe38 	bl	8006d82 <HAL_UARTEx_SetRxFifoThreshold>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_USART6_UART_Init+0x7c>
	{
		Error_Handler();
 8001118:	f000 f8c2 	bl	80012a0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 800111c:	4804      	ldr	r0, [pc, #16]	@ (8001130 <MX_USART6_UART_Init+0x90>)
 800111e:	f005 fdb9 	bl	8006c94 <HAL_UARTEx_DisableFifoMode>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_USART6_UART_Init+0x8c>
	{
		Error_Handler();
 8001128:	f000 f8ba 	bl	80012a0 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	24000330 	.word	0x24000330
 8001134:	40011400 	.word	0x40011400

08001138 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800114e:	4b3b      	ldr	r3, [pc, #236]	@ (800123c <MX_GPIO_Init+0x104>)
 8001150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001154:	4a39      	ldr	r2, [pc, #228]	@ (800123c <MX_GPIO_Init+0x104>)
 8001156:	f043 0320 	orr.w	r3, r3, #32
 800115a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800115e:	4b37      	ldr	r3, [pc, #220]	@ (800123c <MX_GPIO_Init+0x104>)
 8001160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001164:	f003 0320 	and.w	r3, r3, #32
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800116c:	4b33      	ldr	r3, [pc, #204]	@ (800123c <MX_GPIO_Init+0x104>)
 800116e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001172:	4a32      	ldr	r2, [pc, #200]	@ (800123c <MX_GPIO_Init+0x104>)
 8001174:	f043 0302 	orr.w	r3, r3, #2
 8001178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800117c:	4b2f      	ldr	r3, [pc, #188]	@ (800123c <MX_GPIO_Init+0x104>)
 800117e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800118a:	4b2c      	ldr	r3, [pc, #176]	@ (800123c <MX_GPIO_Init+0x104>)
 800118c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001190:	4a2a      	ldr	r2, [pc, #168]	@ (800123c <MX_GPIO_Init+0x104>)
 8001192:	f043 0308 	orr.w	r3, r3, #8
 8001196:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800119a:	4b28      	ldr	r3, [pc, #160]	@ (800123c <MX_GPIO_Init+0x104>)
 800119c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011a0:	f003 0308 	and.w	r3, r3, #8
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80011a8:	4b24      	ldr	r3, [pc, #144]	@ (800123c <MX_GPIO_Init+0x104>)
 80011aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ae:	4a23      	ldr	r2, [pc, #140]	@ (800123c <MX_GPIO_Init+0x104>)
 80011b0:	f043 0304 	orr.w	r3, r3, #4
 80011b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011b8:	4b20      	ldr	r3, [pc, #128]	@ (800123c <MX_GPIO_Init+0x104>)
 80011ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80011c6:	4b1d      	ldr	r3, [pc, #116]	@ (800123c <MX_GPIO_Init+0x104>)
 80011c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011cc:	4a1b      	ldr	r2, [pc, #108]	@ (800123c <MX_GPIO_Init+0x104>)
 80011ce:	f043 0310 	orr.w	r3, r3, #16
 80011d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011d6:	4b19      	ldr	r3, [pc, #100]	@ (800123c <MX_GPIO_Init+0x104>)
 80011d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011dc:	f003 0310 	and.w	r3, r3, #16
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, Green_LED_Pin|Yellow_LED_Pin, GPIO_PIN_RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	f244 0101 	movw	r1, #16385	@ 0x4001
 80011ea:	4815      	ldr	r0, [pc, #84]	@ (8001240 <MX_GPIO_Init+0x108>)
 80011ec:	f000 ff8e 	bl	800210c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Red_LED_GPIO_Port, Red_LED_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2102      	movs	r1, #2
 80011f4:	4813      	ldr	r0, [pc, #76]	@ (8001244 <MX_GPIO_Init+0x10c>)
 80011f6:	f000 ff89 	bl	800210c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : Green_LED_Pin Yellow_LED_Pin */
	GPIO_InitStruct.Pin = Green_LED_Pin|Yellow_LED_Pin;
 80011fa:	f244 0301 	movw	r3, #16385	@ 0x4001
 80011fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2300      	movs	r3, #0
 800120a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120c:	f107 0314 	add.w	r3, r7, #20
 8001210:	4619      	mov	r1, r3
 8001212:	480b      	ldr	r0, [pc, #44]	@ (8001240 <MX_GPIO_Init+0x108>)
 8001214:	f000 fdca 	bl	8001dac <HAL_GPIO_Init>

	/*Configure GPIO pin : Red_LED_Pin */
	GPIO_InitStruct.Pin = Red_LED_Pin;
 8001218:	2302      	movs	r3, #2
 800121a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Red_LED_GPIO_Port, &GPIO_InitStruct);
 8001228:	f107 0314 	add.w	r3, r7, #20
 800122c:	4619      	mov	r1, r3
 800122e:	4805      	ldr	r0, [pc, #20]	@ (8001244 <MX_GPIO_Init+0x10c>)
 8001230:	f000 fdbc 	bl	8001dac <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001234:	bf00      	nop
 8001236:	3728      	adds	r7, #40	@ 0x28
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	58024400 	.word	0x58024400
 8001240:	58020400 	.word	0x58020400
 8001244:	58021000 	.word	0x58021000

08001248 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800124e:	463b      	mov	r3, r7
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 800125a:	f000 fd2f 	bl	8001cbc <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800125e:	2301      	movs	r3, #1
 8001260:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001262:	2300      	movs	r3, #0
 8001264:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 8001266:	2300      	movs	r3, #0
 8001268:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800126a:	231f      	movs	r3, #31
 800126c:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 800126e:	2387      	movs	r3, #135	@ 0x87
 8001270:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001272:	2300      	movs	r3, #0
 8001274:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001276:	2300      	movs	r3, #0
 8001278:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800127a:	2301      	movs	r3, #1
 800127c:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800127e:	2301      	movs	r3, #1
 8001280:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800128a:	463b      	mov	r3, r7
 800128c:	4618      	mov	r0, r3
 800128e:	f000 fd4d 	bl	8001d2c <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001292:	2004      	movs	r0, #4
 8001294:	f000 fd2a 	bl	8001cec <HAL_MPU_Enable>

}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a4:	b672      	cpsid	i
}
 80012a6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <Error_Handler+0x8>

080012ac <_write>:

extern UART_HandleTypeDef huart3;  // <-- change to your actual UART handle (huart1/3/â€¦)

/* Redirect printf to UART */
// printf -> UART3 (so you can use printf anywhere)
int _write(int file, char *ptr, int len) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, (uint16_t)len, HAL_MAX_DELAY);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	b29a      	uxth	r2, r3
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	68b9      	ldr	r1, [r7, #8]
 80012c2:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <_write+0x28>)
 80012c4:	f004 fc08 	bl	8005ad8 <HAL_UART_Transmit>
	return len;
 80012c8:	687b      	ldr	r3, [r7, #4]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	2400029c 	.word	0x2400029c

080012d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012de:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <HAL_MspInit+0x30>)
 80012e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012e4:	4a08      	ldr	r2, [pc, #32]	@ (8001308 <HAL_MspInit+0x30>)
 80012e6:	f043 0302 	orr.w	r3, r3, #2
 80012ea:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <HAL_MspInit+0x30>)
 80012f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	58024400 	.word	0x58024400

0800130c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b0bc      	sub	sp, #240	@ 0xf0
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	22c0      	movs	r2, #192	@ 0xc0
 800132a:	2100      	movs	r1, #0
 800132c:	4618      	mov	r0, r3
 800132e:	f006 fca7 	bl	8007c80 <memset>
  if(hi2c->Instance==I2C1)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a4d      	ldr	r2, [pc, #308]	@ (800146c <HAL_I2C_MspInit+0x160>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d147      	bne.n	80013cc <HAL_I2C_MspInit+0xc0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800133c:	f04f 0208 	mov.w	r2, #8
 8001340:	f04f 0300 	mov.w	r3, #0
 8001344:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800134e:	f107 0318 	add.w	r3, r7, #24
 8001352:	4618      	mov	r0, r3
 8001354:	f002 fd44 	bl	8003de0 <HAL_RCCEx_PeriphCLKConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800135e:	f7ff ff9f 	bl	80012a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001362:	4b43      	ldr	r3, [pc, #268]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 8001364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001368:	4a41      	ldr	r2, [pc, #260]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 800136a:	f043 0302 	orr.w	r3, r3, #2
 800136e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001372:	4b3f      	ldr	r3, [pc, #252]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 8001374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = i2c1_scl_Pin|i2c1_sclB9_Pin;
 8001380:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001384:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001388:	2312      	movs	r3, #18
 800138a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2300      	movs	r3, #0
 8001396:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800139a:	2304      	movs	r3, #4
 800139c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013a4:	4619      	mov	r1, r3
 80013a6:	4833      	ldr	r0, [pc, #204]	@ (8001474 <HAL_I2C_MspInit+0x168>)
 80013a8:	f000 fd00 	bl	8001dac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013ac:	4b30      	ldr	r3, [pc, #192]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 80013ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 80013b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013bc:	4b2c      	ldr	r3, [pc, #176]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 80013be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80013ca:	e04a      	b.n	8001462 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a29      	ldr	r2, [pc, #164]	@ (8001478 <HAL_I2C_MspInit+0x16c>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d145      	bne.n	8001462 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80013d6:	f04f 0208 	mov.w	r2, #8
 80013da:	f04f 0300 	mov.w	r3, #0
 80013de:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e8:	f107 0318 	add.w	r3, r7, #24
 80013ec:	4618      	mov	r0, r3
 80013ee:	f002 fcf7 	bl	8003de0 <HAL_RCCEx_PeriphCLKConfig>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 80013f8:	f7ff ff52 	bl	80012a0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80013fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 80013fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001402:	4a1b      	ldr	r2, [pc, #108]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800140c:	4b18      	ldr	r3, [pc, #96]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 800140e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001412:	f003 0320 	and.w	r3, r3, #32
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = i2c2_sda_Pin|i2c2_scl_Pin;
 800141a:	2303      	movs	r3, #3
 800141c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001420:	2312      	movs	r3, #18
 8001422:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001432:	2304      	movs	r3, #4
 8001434:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001438:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800143c:	4619      	mov	r1, r3
 800143e:	480f      	ldr	r0, [pc, #60]	@ (800147c <HAL_I2C_MspInit+0x170>)
 8001440:	f000 fcb4 	bl	8001dac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001444:	4b0a      	ldr	r3, [pc, #40]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 8001446:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800144a:	4a09      	ldr	r2, [pc, #36]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 800144c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001450:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001454:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_I2C_MspInit+0x164>)
 8001456:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800145a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
}
 8001462:	bf00      	nop
 8001464:	37f0      	adds	r7, #240	@ 0xf0
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40005400 	.word	0x40005400
 8001470:	58024400 	.word	0x58024400
 8001474:	58020400 	.word	0x58020400
 8001478:	40005800 	.word	0x40005800
 800147c:	58021400 	.word	0x58021400

08001480 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b0bc      	sub	sp, #240	@ 0xf0
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001488:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001498:	f107 0318 	add.w	r3, r7, #24
 800149c:	22c0      	movs	r2, #192	@ 0xc0
 800149e:	2100      	movs	r1, #0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f006 fbed 	bl	8007c80 <memset>
  if(huart->Instance==USART3)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a4d      	ldr	r2, [pc, #308]	@ (80015e0 <HAL_UART_MspInit+0x160>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d147      	bne.n	8001540 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014b0:	f04f 0202 	mov.w	r2, #2
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80014bc:	2300      	movs	r3, #0
 80014be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014c2:	f107 0318 	add.w	r3, r7, #24
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 fc8a 	bl	8003de0 <HAL_RCCEx_PeriphCLKConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80014d2:	f7ff fee5 	bl	80012a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014d6:	4b43      	ldr	r3, [pc, #268]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 80014d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014dc:	4a41      	ldr	r2, [pc, #260]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 80014de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014e2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80014e6:	4b3f      	ldr	r3, [pc, #252]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 80014e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014f4:	4b3b      	ldr	r3, [pc, #236]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 80014f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014fa:	4a3a      	ldr	r2, [pc, #232]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 80014fc:	f043 0308 	orr.w	r3, r3, #8
 8001500:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001504:	4b37      	ldr	r3, [pc, #220]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 8001506:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001512:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001516:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151a:	2302      	movs	r3, #2
 800151c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001526:	2300      	movs	r3, #0
 8001528:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800152c:	2307      	movs	r3, #7
 800152e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001532:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001536:	4619      	mov	r1, r3
 8001538:	482b      	ldr	r0, [pc, #172]	@ (80015e8 <HAL_UART_MspInit+0x168>)
 800153a:	f000 fc37 	bl	8001dac <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800153e:	e04a      	b.n	80015d6 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a29      	ldr	r2, [pc, #164]	@ (80015ec <HAL_UART_MspInit+0x16c>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d145      	bne.n	80015d6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800154a:	f04f 0201 	mov.w	r2, #1
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001556:	2300      	movs	r3, #0
 8001558:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800155c:	f107 0318 	add.w	r3, r7, #24
 8001560:	4618      	mov	r0, r3
 8001562:	f002 fc3d 	bl	8003de0 <HAL_RCCEx_PeriphCLKConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 800156c:	f7ff fe98 	bl	80012a0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001570:	4b1c      	ldr	r3, [pc, #112]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 8001572:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001576:	4a1b      	ldr	r2, [pc, #108]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 8001578:	f043 0320 	orr.w	r3, r3, #32
 800157c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001580:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 8001582:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001586:	f003 0320 	and.w	r3, r3, #32
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 8001590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001594:	4a13      	ldr	r2, [pc, #76]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 8001596:	f043 0304 	orr.w	r3, r3, #4
 800159a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800159e:	4b11      	ldr	r3, [pc, #68]	@ (80015e4 <HAL_UART_MspInit+0x164>)
 80015a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a4:	f003 0304 	and.w	r3, r3, #4
 80015a8:	60bb      	str	r3, [r7, #8]
 80015aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ac:	23c0      	movs	r3, #192	@ 0xc0
 80015ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b2:	2302      	movs	r3, #2
 80015b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	2300      	movs	r3, #0
 80015c0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 80015c4:	2307      	movs	r3, #7
 80015c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ca:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015ce:	4619      	mov	r1, r3
 80015d0:	4807      	ldr	r0, [pc, #28]	@ (80015f0 <HAL_UART_MspInit+0x170>)
 80015d2:	f000 fbeb 	bl	8001dac <HAL_GPIO_Init>
}
 80015d6:	bf00      	nop
 80015d8:	37f0      	adds	r7, #240	@ 0xf0
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40004800 	.word	0x40004800
 80015e4:	58024400 	.word	0x58024400
 80015e8:	58020c00 	.word	0x58020c00
 80015ec:	40011400 	.word	0x40011400
 80015f0:	58020800 	.word	0x58020800

080015f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <NMI_Handler+0x4>

080015fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <HardFault_Handler+0x4>

08001604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <MemManage_Handler+0x4>

0800160c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <UsageFault_Handler+0x4>

0800161c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164a:	f000 fa03 	bl	8001a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}

08001652 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0
  return 1;
 8001656:	2301      	movs	r3, #1
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_kill>:

int _kill(int pid, int sig)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800166c:	f006 fb5a 	bl	8007d24 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	2216      	movs	r2, #22
 8001674:	601a      	str	r2, [r3, #0]
  return -1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <_exit>:

void _exit (int status)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800168a:	f04f 31ff 	mov.w	r1, #4294967295
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff ffe7 	bl	8001662 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001694:	bf00      	nop
 8001696:	e7fd      	b.n	8001694 <_exit+0x12>

08001698 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	e00a      	b.n	80016c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016aa:	f3af 8000 	nop.w
 80016ae:	4601      	mov	r1, r0
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	60ba      	str	r2, [r7, #8]
 80016b6:	b2ca      	uxtb	r2, r1
 80016b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	dbf0      	blt.n	80016aa <_read+0x12>
  }

  return len;
 80016c8:	687b      	ldr	r3, [r7, #4]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016de:	4618      	mov	r0, r3
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016fa:	605a      	str	r2, [r3, #4]
  return 0;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <_isatty>:

int _isatty(int file)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3714      	adds	r7, #20
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
	...

0800173c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <_sbrk+0x5c>)
 8001746:	4b15      	ldr	r3, [pc, #84]	@ (800179c <_sbrk+0x60>)
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001750:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <_sbrk+0x64>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d102      	bne.n	800175e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <_sbrk+0x64>)
 800175a:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <_sbrk+0x68>)
 800175c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800175e:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <_sbrk+0x64>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	429a      	cmp	r2, r3
 800176a:	d207      	bcs.n	800177c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800176c:	f006 fada 	bl	8007d24 <__errno>
 8001770:	4603      	mov	r3, r0
 8001772:	220c      	movs	r2, #12
 8001774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	e009      	b.n	8001790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800177c:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001782:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <_sbrk+0x64>)
 800178c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800178e:	68fb      	ldr	r3, [r7, #12]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	24080000 	.word	0x24080000
 800179c:	00000400 	.word	0x00000400
 80017a0:	24000428 	.word	0x24000428
 80017a4:	24000580 	.word	0x24000580

080017a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017ac:	4b43      	ldr	r3, [pc, #268]	@ (80018bc <SystemInit+0x114>)
 80017ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017b2:	4a42      	ldr	r2, [pc, #264]	@ (80018bc <SystemInit+0x114>)
 80017b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017bc:	4b40      	ldr	r3, [pc, #256]	@ (80018c0 <SystemInit+0x118>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 030f 	and.w	r3, r3, #15
 80017c4:	2b06      	cmp	r3, #6
 80017c6:	d807      	bhi.n	80017d8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017c8:	4b3d      	ldr	r3, [pc, #244]	@ (80018c0 <SystemInit+0x118>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f023 030f 	bic.w	r3, r3, #15
 80017d0:	4a3b      	ldr	r2, [pc, #236]	@ (80018c0 <SystemInit+0x118>)
 80017d2:	f043 0307 	orr.w	r3, r3, #7
 80017d6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80017d8:	4b3a      	ldr	r3, [pc, #232]	@ (80018c4 <SystemInit+0x11c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a39      	ldr	r2, [pc, #228]	@ (80018c4 <SystemInit+0x11c>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017e4:	4b37      	ldr	r3, [pc, #220]	@ (80018c4 <SystemInit+0x11c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017ea:	4b36      	ldr	r3, [pc, #216]	@ (80018c4 <SystemInit+0x11c>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4935      	ldr	r1, [pc, #212]	@ (80018c4 <SystemInit+0x11c>)
 80017f0:	4b35      	ldr	r3, [pc, #212]	@ (80018c8 <SystemInit+0x120>)
 80017f2:	4013      	ands	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017f6:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <SystemInit+0x118>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d007      	beq.n	8001812 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001802:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <SystemInit+0x118>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f023 030f 	bic.w	r3, r3, #15
 800180a:	4a2d      	ldr	r2, [pc, #180]	@ (80018c0 <SystemInit+0x118>)
 800180c:	f043 0307 	orr.w	r3, r3, #7
 8001810:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001812:	4b2c      	ldr	r3, [pc, #176]	@ (80018c4 <SystemInit+0x11c>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001818:	4b2a      	ldr	r3, [pc, #168]	@ (80018c4 <SystemInit+0x11c>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800181e:	4b29      	ldr	r3, [pc, #164]	@ (80018c4 <SystemInit+0x11c>)
 8001820:	2200      	movs	r2, #0
 8001822:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001824:	4b27      	ldr	r3, [pc, #156]	@ (80018c4 <SystemInit+0x11c>)
 8001826:	4a29      	ldr	r2, [pc, #164]	@ (80018cc <SystemInit+0x124>)
 8001828:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800182a:	4b26      	ldr	r3, [pc, #152]	@ (80018c4 <SystemInit+0x11c>)
 800182c:	4a28      	ldr	r2, [pc, #160]	@ (80018d0 <SystemInit+0x128>)
 800182e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001830:	4b24      	ldr	r3, [pc, #144]	@ (80018c4 <SystemInit+0x11c>)
 8001832:	4a28      	ldr	r2, [pc, #160]	@ (80018d4 <SystemInit+0x12c>)
 8001834:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001836:	4b23      	ldr	r3, [pc, #140]	@ (80018c4 <SystemInit+0x11c>)
 8001838:	2200      	movs	r2, #0
 800183a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800183c:	4b21      	ldr	r3, [pc, #132]	@ (80018c4 <SystemInit+0x11c>)
 800183e:	4a25      	ldr	r2, [pc, #148]	@ (80018d4 <SystemInit+0x12c>)
 8001840:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001842:	4b20      	ldr	r3, [pc, #128]	@ (80018c4 <SystemInit+0x11c>)
 8001844:	2200      	movs	r2, #0
 8001846:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001848:	4b1e      	ldr	r3, [pc, #120]	@ (80018c4 <SystemInit+0x11c>)
 800184a:	4a22      	ldr	r2, [pc, #136]	@ (80018d4 <SystemInit+0x12c>)
 800184c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800184e:	4b1d      	ldr	r3, [pc, #116]	@ (80018c4 <SystemInit+0x11c>)
 8001850:	2200      	movs	r2, #0
 8001852:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001854:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <SystemInit+0x11c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a1a      	ldr	r2, [pc, #104]	@ (80018c4 <SystemInit+0x11c>)
 800185a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800185e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001860:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <SystemInit+0x11c>)
 8001862:	2200      	movs	r2, #0
 8001864:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001866:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <SystemInit+0x130>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <SystemInit+0x134>)
 800186c:	4013      	ands	r3, r2
 800186e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001872:	d202      	bcs.n	800187a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001874:	4b1a      	ldr	r3, [pc, #104]	@ (80018e0 <SystemInit+0x138>)
 8001876:	2201      	movs	r2, #1
 8001878:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800187a:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <SystemInit+0x11c>)
 800187c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001880:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d113      	bne.n	80018b0 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001888:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <SystemInit+0x11c>)
 800188a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800188e:	4a0d      	ldr	r2, [pc, #52]	@ (80018c4 <SystemInit+0x11c>)
 8001890:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001894:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <SystemInit+0x13c>)
 800189a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800189e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <SystemInit+0x11c>)
 80018a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018a6:	4a07      	ldr	r2, [pc, #28]	@ (80018c4 <SystemInit+0x11c>)
 80018a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00
 80018c0:	52002000 	.word	0x52002000
 80018c4:	58024400 	.word	0x58024400
 80018c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80018cc:	02020200 	.word	0x02020200
 80018d0:	01ff0000 	.word	0x01ff0000
 80018d4:	01010280 	.word	0x01010280
 80018d8:	5c001000 	.word	0x5c001000
 80018dc:	ffff0000 	.word	0xffff0000
 80018e0:	51008108 	.word	0x51008108
 80018e4:	52004000 	.word	0x52004000

080018e8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80018ec:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <ExitRun0Mode+0x2c>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	4a08      	ldr	r2, [pc, #32]	@ (8001914 <ExitRun0Mode+0x2c>)
 80018f2:	f043 0302 	orr.w	r3, r3, #2
 80018f6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80018f8:	bf00      	nop
 80018fa:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <ExitRun0Mode+0x2c>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f9      	beq.n	80018fa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	58024800 	.word	0x58024800

08001918 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001918:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001954 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800191c:	f7ff ffe4 	bl	80018e8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001920:	f7ff ff42 	bl	80017a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001924:	480c      	ldr	r0, [pc, #48]	@ (8001958 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001926:	490d      	ldr	r1, [pc, #52]	@ (800195c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001928:	4a0d      	ldr	r2, [pc, #52]	@ (8001960 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800192a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800192c:	e002      	b.n	8001934 <LoopCopyDataInit>

0800192e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800192e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001932:	3304      	adds	r3, #4

08001934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001938:	d3f9      	bcc.n	800192e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800193a:	4a0a      	ldr	r2, [pc, #40]	@ (8001964 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800193c:	4c0a      	ldr	r4, [pc, #40]	@ (8001968 <LoopFillZerobss+0x22>)
  movs r3, #0
 800193e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001940:	e001      	b.n	8001946 <LoopFillZerobss>

08001942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001944:	3204      	adds	r2, #4

08001946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001948:	d3fb      	bcc.n	8001942 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800194a:	f006 f9f1 	bl	8007d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800194e:	f7ff f9e3 	bl	8000d18 <main>
  bx  lr
 8001952:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001954:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001958:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800195c:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001960:	08009d14 	.word	0x08009d14
  ldr r2, =_sbss
 8001964:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001968:	2400057c 	.word	0x2400057c

0800196c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800196c:	e7fe      	b.n	800196c <ADC3_IRQHandler>
	...

08001970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001976:	2003      	movs	r0, #3
 8001978:	f000 f96e 	bl	8001c58 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800197c:	f002 f85a 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 8001980:	4602      	mov	r2, r0
 8001982:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <HAL_Init+0x68>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	0a1b      	lsrs	r3, r3, #8
 8001988:	f003 030f 	and.w	r3, r3, #15
 800198c:	4913      	ldr	r1, [pc, #76]	@ (80019dc <HAL_Init+0x6c>)
 800198e:	5ccb      	ldrb	r3, [r1, r3]
 8001990:	f003 031f 	and.w	r3, r3, #31
 8001994:	fa22 f303 	lsr.w	r3, r2, r3
 8001998:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_Init+0x68>)
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	4a0e      	ldr	r2, [pc, #56]	@ (80019dc <HAL_Init+0x6c>)
 80019a4:	5cd3      	ldrb	r3, [r2, r3]
 80019a6:	f003 031f 	and.w	r3, r3, #31
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	fa22 f303 	lsr.w	r3, r2, r3
 80019b0:	4a0b      	ldr	r2, [pc, #44]	@ (80019e0 <HAL_Init+0x70>)
 80019b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019b4:	4a0b      	ldr	r2, [pc, #44]	@ (80019e4 <HAL_Init+0x74>)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019ba:	200f      	movs	r0, #15
 80019bc:	f000 f814 	bl	80019e8 <HAL_InitTick>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e002      	b.n	80019d0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80019ca:	f7ff fc85 	bl	80012d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	58024400 	.word	0x58024400
 80019dc:	08009954 	.word	0x08009954
 80019e0:	24000004 	.word	0x24000004
 80019e4:	24000000 	.word	0x24000000

080019e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80019f0:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_InitTick+0x60>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e021      	b.n	8001a40 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80019fc:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <HAL_InitTick+0x64>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <HAL_InitTick+0x60>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	4619      	mov	r1, r3
 8001a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a12:	4618      	mov	r0, r3
 8001a14:	f000 f945 	bl	8001ca2 <HAL_SYSTICK_Config>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e00e      	b.n	8001a40 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b0f      	cmp	r3, #15
 8001a26:	d80a      	bhi.n	8001a3e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a30:	f000 f91d 	bl	8001c6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a34:	4a06      	ldr	r2, [pc, #24]	@ (8001a50 <HAL_InitTick+0x68>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	e000      	b.n	8001a40 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	2400000c 	.word	0x2400000c
 8001a4c:	24000000 	.word	0x24000000
 8001a50:	24000008 	.word	0x24000008

08001a54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <HAL_IncTick+0x20>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <HAL_IncTick+0x24>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	4a04      	ldr	r2, [pc, #16]	@ (8001a78 <HAL_IncTick+0x24>)
 8001a66:	6013      	str	r3, [r2, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	2400000c 	.word	0x2400000c
 8001a78:	2400042c 	.word	0x2400042c

08001a7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a80:	4b03      	ldr	r3, [pc, #12]	@ (8001a90 <HAL_GetTick+0x14>)
 8001a82:	681b      	ldr	r3, [r3, #0]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	2400042c 	.word	0x2400042c

08001a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a9c:	f7ff ffee 	bl	8001a7c <HAL_GetTick>
 8001aa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aac:	d005      	beq.n	8001aba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_Delay+0x44>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aba:	bf00      	nop
 8001abc:	f7ff ffde 	bl	8001a7c <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d8f7      	bhi.n	8001abc <HAL_Delay+0x28>
  {
  }
}
 8001acc:	bf00      	nop
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	2400000c 	.word	0x2400000c

08001adc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ae0:	4b03      	ldr	r3, [pc, #12]	@ (8001af0 <HAL_GetREVID+0x14>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0c1b      	lsrs	r3, r3, #16
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	5c001000 	.word	0x5c001000

08001af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b04:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <__NVIC_SetPriorityGrouping+0x40>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b10:	4013      	ands	r3, r2
 8001b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <__NVIC_SetPriorityGrouping+0x44>)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b22:	4a04      	ldr	r2, [pc, #16]	@ (8001b34 <__NVIC_SetPriorityGrouping+0x40>)
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	60d3      	str	r3, [r2, #12]
}
 8001b28:	bf00      	nop
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000ed00 	.word	0xe000ed00
 8001b38:	05fa0000 	.word	0x05fa0000

08001b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b40:	4b04      	ldr	r3, [pc, #16]	@ (8001b54 <__NVIC_GetPriorityGrouping+0x18>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	0a1b      	lsrs	r3, r3, #8
 8001b46:	f003 0307 	and.w	r3, r3, #7
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	6039      	str	r1, [r7, #0]
 8001b62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	db0a      	blt.n	8001b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	490c      	ldr	r1, [pc, #48]	@ (8001ba4 <__NVIC_SetPriority+0x4c>)
 8001b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b76:	0112      	lsls	r2, r2, #4
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	440b      	add	r3, r1
 8001b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b80:	e00a      	b.n	8001b98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	4908      	ldr	r1, [pc, #32]	@ (8001ba8 <__NVIC_SetPriority+0x50>)
 8001b88:	88fb      	ldrh	r3, [r7, #6]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	3b04      	subs	r3, #4
 8001b90:	0112      	lsls	r2, r2, #4
 8001b92:	b2d2      	uxtb	r2, r2
 8001b94:	440b      	add	r3, r1
 8001b96:	761a      	strb	r2, [r3, #24]
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	e000e100 	.word	0xe000e100
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b089      	sub	sp, #36	@ 0x24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f1c3 0307 	rsb	r3, r3, #7
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	bf28      	it	cs
 8001bca:	2304      	movcs	r3, #4
 8001bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	2b06      	cmp	r3, #6
 8001bd4:	d902      	bls.n	8001bdc <NVIC_EncodePriority+0x30>
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3b03      	subs	r3, #3
 8001bda:	e000      	b.n	8001bde <NVIC_EncodePriority+0x32>
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be0:	f04f 32ff 	mov.w	r2, #4294967295
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43da      	mvns	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	401a      	ands	r2, r3
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfe:	43d9      	mvns	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	4313      	orrs	r3, r2
         );
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3724      	adds	r7, #36	@ 0x24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
	...

08001c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c24:	d301      	bcc.n	8001c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c26:	2301      	movs	r3, #1
 8001c28:	e00f      	b.n	8001c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <SysTick_Config+0x40>)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c32:	210f      	movs	r1, #15
 8001c34:	f04f 30ff 	mov.w	r0, #4294967295
 8001c38:	f7ff ff8e 	bl	8001b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c3c:	4b05      	ldr	r3, [pc, #20]	@ (8001c54 <SysTick_Config+0x40>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c42:	4b04      	ldr	r3, [pc, #16]	@ (8001c54 <SysTick_Config+0x40>)
 8001c44:	2207      	movs	r2, #7
 8001c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	e000e010 	.word	0xe000e010

08001c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f7ff ff47 	bl	8001af4 <__NVIC_SetPriorityGrouping>
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b086      	sub	sp, #24
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	4603      	mov	r3, r0
 8001c76:	60b9      	str	r1, [r7, #8]
 8001c78:	607a      	str	r2, [r7, #4]
 8001c7a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c7c:	f7ff ff5e 	bl	8001b3c <__NVIC_GetPriorityGrouping>
 8001c80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	68b9      	ldr	r1, [r7, #8]
 8001c86:	6978      	ldr	r0, [r7, #20]
 8001c88:	f7ff ff90 	bl	8001bac <NVIC_EncodePriority>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff5f 	bl	8001b58 <__NVIC_SetPriority>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ffb2 	bl	8001c14 <SysTick_Config>
 8001cb0:	4603      	mov	r3, r0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001cc0:	f3bf 8f5f 	dmb	sy
}
 8001cc4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <HAL_MPU_Disable+0x28>)
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cca:	4a06      	ldr	r2, [pc, #24]	@ (8001ce4 <HAL_MPU_Disable+0x28>)
 8001ccc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cd0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001cd2:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_MPU_Disable+0x2c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000ed00 	.word	0xe000ed00
 8001ce8:	e000ed90 	.word	0xe000ed90

08001cec <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8001d24 <HAL_MPU_Enable+0x38>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001d28 <HAL_MPU_Enable+0x3c>)
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d02:	4a09      	ldr	r2, [pc, #36]	@ (8001d28 <HAL_MPU_Enable+0x3c>)
 8001d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d08:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d0a:	f3bf 8f4f 	dsb	sy
}
 8001d0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d10:	f3bf 8f6f 	isb	sy
}
 8001d14:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d16:	bf00      	nop
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	e000ed90 	.word	0xe000ed90
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	785a      	ldrb	r2, [r3, #1]
 8001d38:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <HAL_MPU_ConfigRegion+0x7c>)
 8001d3a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <HAL_MPU_ConfigRegion+0x7c>)
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	4a19      	ldr	r2, [pc, #100]	@ (8001da8 <HAL_MPU_ConfigRegion+0x7c>)
 8001d42:	f023 0301 	bic.w	r3, r3, #1
 8001d46:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001d48:	4a17      	ldr	r2, [pc, #92]	@ (8001da8 <HAL_MPU_ConfigRegion+0x7c>)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	7b1b      	ldrb	r3, [r3, #12]
 8001d54:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7adb      	ldrb	r3, [r3, #11]
 8001d5a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	7a9b      	ldrb	r3, [r3, #10]
 8001d62:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	7b5b      	ldrb	r3, [r3, #13]
 8001d6a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	7b9b      	ldrb	r3, [r3, #14]
 8001d72:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	7bdb      	ldrb	r3, [r3, #15]
 8001d7a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	7a5b      	ldrb	r3, [r3, #9]
 8001d82:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	7a1b      	ldrb	r3, [r3, #8]
 8001d8a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d8c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d94:	4a04      	ldr	r2, [pc, #16]	@ (8001da8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d96:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d98:	6113      	str	r3, [r2, #16]
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000ed90 	.word	0xe000ed90

08001dac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b089      	sub	sp, #36	@ 0x24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001dba:	4b89      	ldr	r3, [pc, #548]	@ (8001fe0 <HAL_GPIO_Init+0x234>)
 8001dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001dbe:	e194      	b.n	80020ea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dcc:	4013      	ands	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f000 8186 	beq.w	80020e4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 0303 	and.w	r3, r3, #3
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d005      	beq.n	8001df0 <HAL_GPIO_Init+0x44>
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d130      	bne.n	8001e52 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	2203      	movs	r2, #3
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e26:	2201      	movs	r2, #1
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4013      	ands	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	091b      	lsrs	r3, r3, #4
 8001e3c:	f003 0201 	and.w	r2, r3, #1
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	2b03      	cmp	r3, #3
 8001e5c:	d017      	beq.n	8001e8e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	2203      	movs	r2, #3
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	689a      	ldr	r2, [r3, #8]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d123      	bne.n	8001ee2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	08da      	lsrs	r2, r3, #3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3208      	adds	r2, #8
 8001ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	220f      	movs	r2, #15
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	691a      	ldr	r2, [r3, #16]
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	08da      	lsrs	r2, r3, #3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3208      	adds	r2, #8
 8001edc:	69b9      	ldr	r1, [r7, #24]
 8001ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	2203      	movs	r2, #3
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0203 	and.w	r2, r3, #3
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 80e0 	beq.w	80020e4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f24:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe4 <HAL_GPIO_Init+0x238>)
 8001f26:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f2a:	4a2e      	ldr	r2, [pc, #184]	@ (8001fe4 <HAL_GPIO_Init+0x238>)
 8001f2c:	f043 0302 	orr.w	r3, r3, #2
 8001f30:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001f34:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <HAL_GPIO_Init+0x238>)
 8001f36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f42:	4a29      	ldr	r2, [pc, #164]	@ (8001fe8 <HAL_GPIO_Init+0x23c>)
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	089b      	lsrs	r3, r3, #2
 8001f48:	3302      	adds	r3, #2
 8001f4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	220f      	movs	r2, #15
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a20      	ldr	r2, [pc, #128]	@ (8001fec <HAL_GPIO_Init+0x240>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d052      	beq.n	8002014 <HAL_GPIO_Init+0x268>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff0 <HAL_GPIO_Init+0x244>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d031      	beq.n	8001fda <HAL_GPIO_Init+0x22e>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff4 <HAL_GPIO_Init+0x248>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d02b      	beq.n	8001fd6 <HAL_GPIO_Init+0x22a>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff8 <HAL_GPIO_Init+0x24c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d025      	beq.n	8001fd2 <HAL_GPIO_Init+0x226>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a1c      	ldr	r2, [pc, #112]	@ (8001ffc <HAL_GPIO_Init+0x250>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01f      	beq.n	8001fce <HAL_GPIO_Init+0x222>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a1b      	ldr	r2, [pc, #108]	@ (8002000 <HAL_GPIO_Init+0x254>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d019      	beq.n	8001fca <HAL_GPIO_Init+0x21e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a1a      	ldr	r2, [pc, #104]	@ (8002004 <HAL_GPIO_Init+0x258>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d013      	beq.n	8001fc6 <HAL_GPIO_Init+0x21a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a19      	ldr	r2, [pc, #100]	@ (8002008 <HAL_GPIO_Init+0x25c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d00d      	beq.n	8001fc2 <HAL_GPIO_Init+0x216>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a18      	ldr	r2, [pc, #96]	@ (800200c <HAL_GPIO_Init+0x260>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d007      	beq.n	8001fbe <HAL_GPIO_Init+0x212>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a17      	ldr	r2, [pc, #92]	@ (8002010 <HAL_GPIO_Init+0x264>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d101      	bne.n	8001fba <HAL_GPIO_Init+0x20e>
 8001fb6:	2309      	movs	r3, #9
 8001fb8:	e02d      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fba:	230a      	movs	r3, #10
 8001fbc:	e02b      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fbe:	2308      	movs	r3, #8
 8001fc0:	e029      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fc2:	2307      	movs	r3, #7
 8001fc4:	e027      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fc6:	2306      	movs	r3, #6
 8001fc8:	e025      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fca:	2305      	movs	r3, #5
 8001fcc:	e023      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fce:	2304      	movs	r3, #4
 8001fd0:	e021      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e01f      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	e01d      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e01b      	b.n	8002016 <HAL_GPIO_Init+0x26a>
 8001fde:	bf00      	nop
 8001fe0:	58000080 	.word	0x58000080
 8001fe4:	58024400 	.word	0x58024400
 8001fe8:	58000400 	.word	0x58000400
 8001fec:	58020000 	.word	0x58020000
 8001ff0:	58020400 	.word	0x58020400
 8001ff4:	58020800 	.word	0x58020800
 8001ff8:	58020c00 	.word	0x58020c00
 8001ffc:	58021000 	.word	0x58021000
 8002000:	58021400 	.word	0x58021400
 8002004:	58021800 	.word	0x58021800
 8002008:	58021c00 	.word	0x58021c00
 800200c:	58022000 	.word	0x58022000
 8002010:	58022400 	.word	0x58022400
 8002014:	2300      	movs	r3, #0
 8002016:	69fa      	ldr	r2, [r7, #28]
 8002018:	f002 0203 	and.w	r2, r2, #3
 800201c:	0092      	lsls	r2, r2, #2
 800201e:	4093      	lsls	r3, r2
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002026:	4938      	ldr	r1, [pc, #224]	@ (8002108 <HAL_GPIO_Init+0x35c>)
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	089b      	lsrs	r3, r3, #2
 800202c:	3302      	adds	r3, #2
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002034:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	43db      	mvns	r3, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4013      	ands	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800205a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	43db      	mvns	r3, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4013      	ands	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002088:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	3301      	adds	r3, #1
 80020e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa22 f303 	lsr.w	r3, r2, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f47f ae63 	bne.w	8001dc0 <HAL_GPIO_Init+0x14>
  }
}
 80020fa:	bf00      	nop
 80020fc:	bf00      	nop
 80020fe:	3724      	adds	r7, #36	@ 0x24
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	58000400 	.word	0x58000400

0800210c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	807b      	strh	r3, [r7, #2]
 8002118:	4613      	mov	r3, r2
 800211a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800211c:	787b      	ldrb	r3, [r7, #1]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002122:	887a      	ldrh	r2, [r7, #2]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002128:	e003      	b.n	8002132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800212a:	887b      	ldrh	r3, [r7, #2]
 800212c:	041a      	lsls	r2, r3, #16
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	619a      	str	r2, [r3, #24]
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e08b      	b.n	800226a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d106      	bne.n	800216c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff f8d0 	bl	800130c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2224      	movs	r2, #36	@ 0x24
 8002170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002190:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d107      	bne.n	80021ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	e006      	b.n	80021c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80021c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d108      	bne.n	80021e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	e007      	b.n	80021f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6859      	ldr	r1, [r3, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002274 <HAL_I2C_Init+0x134>)
 80021fe:	430b      	orrs	r3, r1
 8002200:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68da      	ldr	r2, [r3, #12]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002210:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	691a      	ldr	r2, [r3, #16]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	430a      	orrs	r2, r1
 800222a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	69d9      	ldr	r1, [r3, #28]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a1a      	ldr	r2, [r3, #32]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2220      	movs	r2, #32
 8002256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	02008000 	.word	0x02008000

08002278 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af02      	add	r7, sp, #8
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	4608      	mov	r0, r1
 8002282:	4611      	mov	r1, r2
 8002284:	461a      	mov	r2, r3
 8002286:	4603      	mov	r3, r0
 8002288:	817b      	strh	r3, [r7, #10]
 800228a:	460b      	mov	r3, r1
 800228c:	813b      	strh	r3, [r7, #8]
 800228e:	4613      	mov	r3, r2
 8002290:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b20      	cmp	r3, #32
 800229c:	f040 80f9 	bne.w	8002492 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022a0:	6a3b      	ldr	r3, [r7, #32]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d002      	beq.n	80022ac <HAL_I2C_Mem_Write+0x34>
 80022a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d105      	bne.n	80022b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e0ed      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d101      	bne.n	80022c6 <HAL_I2C_Mem_Write+0x4e>
 80022c2:	2302      	movs	r3, #2
 80022c4:	e0e6      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2201      	movs	r2, #1
 80022ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022ce:	f7ff fbd5 	bl	8001a7c <HAL_GetTick>
 80022d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	2319      	movs	r3, #25
 80022da:	2201      	movs	r2, #1
 80022dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 facf 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0d1      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2221      	movs	r2, #33	@ 0x21
 80022f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2240      	movs	r2, #64	@ 0x40
 80022fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a3a      	ldr	r2, [r7, #32]
 800230a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002310:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002318:	88f8      	ldrh	r0, [r7, #6]
 800231a:	893a      	ldrh	r2, [r7, #8]
 800231c:	8979      	ldrh	r1, [r7, #10]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	9301      	str	r3, [sp, #4]
 8002322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	4603      	mov	r3, r0
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 f9df 	bl	80026ec <I2C_RequestMemoryWrite>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0a9      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002344:	b29b      	uxth	r3, r3
 8002346:	2bff      	cmp	r3, #255	@ 0xff
 8002348:	d90e      	bls.n	8002368 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	22ff      	movs	r2, #255	@ 0xff
 800234e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002354:	b2da      	uxtb	r2, r3
 8002356:	8979      	ldrh	r1, [r7, #10]
 8002358:	2300      	movs	r3, #0
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002360:	68f8      	ldr	r0, [r7, #12]
 8002362:	f000 fc53 	bl	8002c0c <I2C_TransferConfig>
 8002366:	e00f      	b.n	8002388 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002376:	b2da      	uxtb	r2, r3
 8002378:	8979      	ldrh	r1, [r7, #10]
 800237a:	2300      	movs	r3, #0
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f000 fc42 	bl	8002c0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f000 fad2 	bl	8002936 <I2C_WaitOnTXISFlagUntilTimeout>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e07b      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ac:	1c5a      	adds	r2, r3, #1
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	3b01      	subs	r3, #1
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d034      	beq.n	8002440 <HAL_I2C_Mem_Write+0x1c8>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d130      	bne.n	8002440 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	9300      	str	r3, [sp, #0]
 80023e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e4:	2200      	movs	r2, #0
 80023e6:	2180      	movs	r1, #128	@ 0x80
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 fa4b 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e04d      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	2bff      	cmp	r3, #255	@ 0xff
 8002400:	d90e      	bls.n	8002420 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	22ff      	movs	r2, #255	@ 0xff
 8002406:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240c:	b2da      	uxtb	r2, r3
 800240e:	8979      	ldrh	r1, [r7, #10]
 8002410:	2300      	movs	r3, #0
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 fbf7 	bl	8002c0c <I2C_TransferConfig>
 800241e:	e00f      	b.n	8002440 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002424:	b29a      	uxth	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800242e:	b2da      	uxtb	r2, r3
 8002430:	8979      	ldrh	r1, [r7, #10]
 8002432:	2300      	movs	r3, #0
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f000 fbe6 	bl	8002c0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002444:	b29b      	uxth	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d19e      	bne.n	8002388 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800244a:	697a      	ldr	r2, [r7, #20]
 800244c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 fab8 	bl	80029c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e01a      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2220      	movs	r2, #32
 8002464:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	6859      	ldr	r1, [r3, #4]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <HAL_I2C_Mem_Write+0x224>)
 8002472:	400b      	ands	r3, r1
 8002474:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2220      	movs	r2, #32
 800247a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	e000      	b.n	8002494 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002492:	2302      	movs	r3, #2
  }
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	fe00e800 	.word	0xfe00e800

080024a0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b088      	sub	sp, #32
 80024a4:	af02      	add	r7, sp, #8
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	4608      	mov	r0, r1
 80024aa:	4611      	mov	r1, r2
 80024ac:	461a      	mov	r2, r3
 80024ae:	4603      	mov	r3, r0
 80024b0:	817b      	strh	r3, [r7, #10]
 80024b2:	460b      	mov	r3, r1
 80024b4:	813b      	strh	r3, [r7, #8]
 80024b6:	4613      	mov	r3, r2
 80024b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b20      	cmp	r3, #32
 80024c4:	f040 80fd 	bne.w	80026c2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80024c8:	6a3b      	ldr	r3, [r7, #32]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d002      	beq.n	80024d4 <HAL_I2C_Mem_Read+0x34>
 80024ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d105      	bne.n	80024e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0f1      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d101      	bne.n	80024ee <HAL_I2C_Mem_Read+0x4e>
 80024ea:	2302      	movs	r3, #2
 80024ec:	e0ea      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80024f6:	f7ff fac1 	bl	8001a7c <HAL_GetTick>
 80024fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	2319      	movs	r3, #25
 8002502:	2201      	movs	r2, #1
 8002504:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 f9bb 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e0d5      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2222      	movs	r2, #34	@ 0x22
 800251c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2240      	movs	r2, #64	@ 0x40
 8002524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6a3a      	ldr	r2, [r7, #32]
 8002532:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002538:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002540:	88f8      	ldrh	r0, [r7, #6]
 8002542:	893a      	ldrh	r2, [r7, #8]
 8002544:	8979      	ldrh	r1, [r7, #10]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	4603      	mov	r3, r0
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 f91f 	bl	8002794 <I2C_RequestMemoryRead>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d005      	beq.n	8002568 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0ad      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800256c:	b29b      	uxth	r3, r3
 800256e:	2bff      	cmp	r3, #255	@ 0xff
 8002570:	d90e      	bls.n	8002590 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	22ff      	movs	r2, #255	@ 0xff
 8002576:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800257c:	b2da      	uxtb	r2, r3
 800257e:	8979      	ldrh	r1, [r7, #10]
 8002580:	4b52      	ldr	r3, [pc, #328]	@ (80026cc <HAL_I2C_Mem_Read+0x22c>)
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 fb3f 	bl	8002c0c <I2C_TransferConfig>
 800258e:	e00f      	b.n	80025b0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	8979      	ldrh	r1, [r7, #10]
 80025a2:	4b4a      	ldr	r3, [pc, #296]	@ (80026cc <HAL_I2C_Mem_Read+0x22c>)
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 fb2e 	bl	8002c0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b6:	2200      	movs	r2, #0
 80025b8:	2104      	movs	r1, #4
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f962 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e07c      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002600:	b29b      	uxth	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d034      	beq.n	8002670 <HAL_I2C_Mem_Read+0x1d0>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800260a:	2b00      	cmp	r3, #0
 800260c:	d130      	bne.n	8002670 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002614:	2200      	movs	r2, #0
 8002616:	2180      	movs	r1, #128	@ 0x80
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f000 f933 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e04d      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800262c:	b29b      	uxth	r3, r3
 800262e:	2bff      	cmp	r3, #255	@ 0xff
 8002630:	d90e      	bls.n	8002650 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	22ff      	movs	r2, #255	@ 0xff
 8002636:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263c:	b2da      	uxtb	r2, r3
 800263e:	8979      	ldrh	r1, [r7, #10]
 8002640:	2300      	movs	r3, #0
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 fadf 	bl	8002c0c <I2C_TransferConfig>
 800264e:	e00f      	b.n	8002670 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002654:	b29a      	uxth	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265e:	b2da      	uxtb	r2, r3
 8002660:	8979      	ldrh	r1, [r7, #10]
 8002662:	2300      	movs	r3, #0
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f000 face 	bl	8002c0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002674:	b29b      	uxth	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d19a      	bne.n	80025b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f9a0 	bl	80029c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e01a      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2220      	movs	r2, #32
 8002694:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6859      	ldr	r1, [r3, #4]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b0b      	ldr	r3, [pc, #44]	@ (80026d0 <HAL_I2C_Mem_Read+0x230>)
 80026a2:	400b      	ands	r3, r1
 80026a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2220      	movs	r2, #32
 80026aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026be:	2300      	movs	r3, #0
 80026c0:	e000      	b.n	80026c4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80026c2:	2302      	movs	r3, #2
  }
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	80002400 	.word	0x80002400
 80026d0:	fe00e800 	.word	0xfe00e800

080026d4 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af02      	add	r7, sp, #8
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	4608      	mov	r0, r1
 80026f6:	4611      	mov	r1, r2
 80026f8:	461a      	mov	r2, r3
 80026fa:	4603      	mov	r3, r0
 80026fc:	817b      	strh	r3, [r7, #10]
 80026fe:	460b      	mov	r3, r1
 8002700:	813b      	strh	r3, [r7, #8]
 8002702:	4613      	mov	r3, r2
 8002704:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	b2da      	uxtb	r2, r3
 800270a:	8979      	ldrh	r1, [r7, #10]
 800270c:	4b20      	ldr	r3, [pc, #128]	@ (8002790 <I2C_RequestMemoryWrite+0xa4>)
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 fa79 	bl	8002c0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	69b9      	ldr	r1, [r7, #24]
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f000 f909 	bl	8002936 <I2C_WaitOnTXISFlagUntilTimeout>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e02c      	b.n	8002788 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d105      	bne.n	8002740 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002734:	893b      	ldrh	r3, [r7, #8]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	629a      	str	r2, [r3, #40]	@ 0x28
 800273e:	e015      	b.n	800276c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002740:	893b      	ldrh	r3, [r7, #8]
 8002742:	0a1b      	lsrs	r3, r3, #8
 8002744:	b29b      	uxth	r3, r3
 8002746:	b2da      	uxtb	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	69b9      	ldr	r1, [r7, #24]
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f8ef 	bl	8002936 <I2C_WaitOnTXISFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e012      	b.n	8002788 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002762:	893b      	ldrh	r3, [r7, #8]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	2200      	movs	r2, #0
 8002774:	2180      	movs	r1, #128	@ 0x80
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f884 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e000      	b.n	8002788 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	80002000 	.word	0x80002000

08002794 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af02      	add	r7, sp, #8
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	4608      	mov	r0, r1
 800279e:	4611      	mov	r1, r2
 80027a0:	461a      	mov	r2, r3
 80027a2:	4603      	mov	r3, r0
 80027a4:	817b      	strh	r3, [r7, #10]
 80027a6:	460b      	mov	r3, r1
 80027a8:	813b      	strh	r3, [r7, #8]
 80027aa:	4613      	mov	r3, r2
 80027ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	8979      	ldrh	r1, [r7, #10]
 80027b4:	4b20      	ldr	r3, [pc, #128]	@ (8002838 <I2C_RequestMemoryRead+0xa4>)
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	2300      	movs	r3, #0
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 fa26 	bl	8002c0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 f8b6 	bl	8002936 <I2C_WaitOnTXISFlagUntilTimeout>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e02c      	b.n	800282e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027d4:	88fb      	ldrh	r3, [r7, #6]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d105      	bne.n	80027e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027da:	893b      	ldrh	r3, [r7, #8]
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80027e4:	e015      	b.n	8002812 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027e6:	893b      	ldrh	r3, [r7, #8]
 80027e8:	0a1b      	lsrs	r3, r3, #8
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027f4:	69fa      	ldr	r2, [r7, #28]
 80027f6:	69b9      	ldr	r1, [r7, #24]
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 f89c 	bl	8002936 <I2C_WaitOnTXISFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e012      	b.n	800282e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002808:	893b      	ldrh	r3, [r7, #8]
 800280a:	b2da      	uxtb	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	2200      	movs	r2, #0
 800281a:	2140      	movs	r1, #64	@ 0x40
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f831 	bl	8002884 <I2C_WaitOnFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e000      	b.n	800282e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	80002000 	.word	0x80002000

0800283c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b02      	cmp	r3, #2
 8002850:	d103      	bne.n	800285a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2200      	movs	r2, #0
 8002858:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b01      	cmp	r3, #1
 8002866:	d007      	beq.n	8002878 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699a      	ldr	r2, [r3, #24]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0201 	orr.w	r2, r2, #1
 8002876:	619a      	str	r2, [r3, #24]
  }
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	603b      	str	r3, [r7, #0]
 8002890:	4613      	mov	r3, r2
 8002892:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002894:	e03b      	b.n	800290e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	6839      	ldr	r1, [r7, #0]
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f8d6 	bl	8002a4c <I2C_IsErrorOccurred>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e041      	b.n	800292e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b0:	d02d      	beq.n	800290e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b2:	f7ff f8e3 	bl	8001a7c <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d302      	bcc.n	80028c8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d122      	bne.n	800290e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	4013      	ands	r3, r2
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	79fb      	ldrb	r3, [r7, #7]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d113      	bne.n	800290e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ea:	f043 0220 	orr.w	r2, r3, #32
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2220      	movs	r2, #32
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e00f      	b.n	800292e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699a      	ldr	r2, [r3, #24]
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4013      	ands	r3, r2
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	429a      	cmp	r2, r3
 800291c:	bf0c      	ite	eq
 800291e:	2301      	moveq	r3, #1
 8002920:	2300      	movne	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	461a      	mov	r2, r3
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	429a      	cmp	r2, r3
 800292a:	d0b4      	beq.n	8002896 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b084      	sub	sp, #16
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002942:	e033      	b.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	68b9      	ldr	r1, [r7, #8]
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 f87f 	bl	8002a4c <I2C_IsErrorOccurred>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e031      	b.n	80029bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295e:	d025      	beq.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002960:	f7ff f88c 	bl	8001a7c <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	429a      	cmp	r2, r3
 800296e:	d302      	bcc.n	8002976 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d11a      	bne.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b02      	cmp	r3, #2
 8002982:	d013      	beq.n	80029ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002988:	f043 0220 	orr.w	r2, r3, #32
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e007      	b.n	80029bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d1c4      	bne.n	8002944 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029d0:	e02f      	b.n	8002a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	68b9      	ldr	r1, [r7, #8]
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 f838 	bl	8002a4c <I2C_IsErrorOccurred>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e02d      	b.n	8002a42 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e6:	f7ff f849 	bl	8001a7c <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d302      	bcc.n	80029fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d11a      	bne.n	8002a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	f003 0320 	and.w	r3, r3, #32
 8002a06:	2b20      	cmp	r3, #32
 8002a08:	d013      	beq.n	8002a32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0e:	f043 0220 	orr.w	r2, r3, #32
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2220      	movs	r2, #32
 8002a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e007      	b.n	8002a42 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	f003 0320 	and.w	r3, r3, #32
 8002a3c:	2b20      	cmp	r3, #32
 8002a3e:	d1c8      	bne.n	80029d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
	...

08002a4c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	@ 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a66:	2300      	movs	r3, #0
 8002a68:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d068      	beq.n	8002b4a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a80:	e049      	b.n	8002b16 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a88:	d045      	beq.n	8002b16 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a8a:	f7fe fff7 	bl	8001a7c <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	68ba      	ldr	r2, [r7, #8]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d302      	bcc.n	8002aa0 <I2C_IsErrorOccurred+0x54>
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d13a      	bne.n	8002b16 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aaa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ab2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002abe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ac2:	d121      	bne.n	8002b08 <I2C_IsErrorOccurred+0xbc>
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aca:	d01d      	beq.n	8002b08 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002acc:	7cfb      	ldrb	r3, [r7, #19]
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	d01a      	beq.n	8002b08 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ae0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ae2:	f7fe ffcb 	bl	8001a7c <HAL_GetTick>
 8002ae6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ae8:	e00e      	b.n	8002b08 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002aea:	f7fe ffc7 	bl	8001a7c <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b19      	cmp	r3, #25
 8002af6:	d907      	bls.n	8002b08 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002af8:	6a3b      	ldr	r3, [r7, #32]
 8002afa:	f043 0320 	orr.w	r3, r3, #32
 8002afe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002b06:	e006      	b.n	8002b16 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	f003 0320 	and.w	r3, r3, #32
 8002b12:	2b20      	cmp	r3, #32
 8002b14:	d1e9      	bne.n	8002aea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	f003 0320 	and.w	r3, r3, #32
 8002b20:	2b20      	cmp	r3, #32
 8002b22:	d003      	beq.n	8002b2c <I2C_IsErrorOccurred+0xe0>
 8002b24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0aa      	beq.n	8002a82 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d103      	bne.n	8002b3c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2220      	movs	r2, #32
 8002b3a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b3c:	6a3b      	ldr	r3, [r7, #32]
 8002b3e:	f043 0304 	orr.w	r3, r3, #4
 8002b42:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00b      	beq.n	8002b74 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b5c:	6a3b      	ldr	r3, [r7, #32]
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00b      	beq.n	8002b96 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	f043 0308 	orr.w	r3, r3, #8
 8002b84:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00b      	beq.n	8002bb8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ba0:	6a3b      	ldr	r3, [r7, #32]
 8002ba2:	f043 0302 	orr.w	r3, r3, #2
 8002ba6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002bb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d01c      	beq.n	8002bfa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f7ff fe3b 	bl	800283c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6859      	ldr	r1, [r3, #4]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8002c08 <I2C_IsErrorOccurred+0x1bc>)
 8002bd2:	400b      	ands	r3, r1
 8002bd4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bda:	6a3b      	ldr	r3, [r7, #32]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2220      	movs	r2, #32
 8002be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002bfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3728      	adds	r7, #40	@ 0x28
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	fe00e800 	.word	0xfe00e800

08002c0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	607b      	str	r3, [r7, #4]
 8002c16:	460b      	mov	r3, r1
 8002c18:	817b      	strh	r3, [r7, #10]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c1e:	897b      	ldrh	r3, [r7, #10]
 8002c20:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c24:	7a7b      	ldrb	r3, [r7, #9]
 8002c26:	041b      	lsls	r3, r3, #16
 8002c28:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c2c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c3a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	0d5b      	lsrs	r3, r3, #21
 8002c46:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002c4a:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <I2C_TransferConfig+0x60>)
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	ea02 0103 	and.w	r1, r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c5e:	bf00      	nop
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	03ff63ff 	.word	0x03ff63ff

08002c70 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b20      	cmp	r3, #32
 8002c84:	d138      	bne.n	8002cf8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d101      	bne.n	8002c94 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c90:	2302      	movs	r3, #2
 8002c92:	e032      	b.n	8002cfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2224      	movs	r2, #36	@ 0x24
 8002ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 0201 	bic.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cc2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6819      	ldr	r1, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	e000      	b.n	8002cfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002cf8:	2302      	movs	r3, #2
  }
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b085      	sub	sp, #20
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
 8002d0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b20      	cmp	r3, #32
 8002d1a:	d139      	bne.n	8002d90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e033      	b.n	8002d92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2224      	movs	r2, #36	@ 0x24
 8002d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0201 	bic.w	r2, r2, #1
 8002d48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f042 0201 	orr.w	r2, r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	e000      	b.n	8002d92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d90:	2302      	movs	r3, #2
  }
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002da8:	4b19      	ldr	r3, [pc, #100]	@ (8002e10 <HAL_PWREx_ConfigSupply+0x70>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	d00a      	beq.n	8002dca <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002db4:	4b16      	ldr	r3, [pc, #88]	@ (8002e10 <HAL_PWREx_ConfigSupply+0x70>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d001      	beq.n	8002dc6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e01f      	b.n	8002e06 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e01d      	b.n	8002e06 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002dca:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <HAL_PWREx_ConfigSupply+0x70>)
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	f023 0207 	bic.w	r2, r3, #7
 8002dd2:	490f      	ldr	r1, [pc, #60]	@ (8002e10 <HAL_PWREx_ConfigSupply+0x70>)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002dda:	f7fe fe4f 	bl	8001a7c <HAL_GetTick>
 8002dde:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002de0:	e009      	b.n	8002df6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002de2:	f7fe fe4b 	bl	8001a7c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002df0:	d901      	bls.n	8002df6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e007      	b.n	8002e06 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002df6:	4b06      	ldr	r3, [pc, #24]	@ (8002e10 <HAL_PWREx_ConfigSupply+0x70>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e02:	d1ee      	bne.n	8002de2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	58024800 	.word	0x58024800

08002e14 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08c      	sub	sp, #48	@ 0x30
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d102      	bne.n	8002e28 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	f000 bc48 	b.w	80036b8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 8088 	beq.w	8002f46 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e36:	4b99      	ldr	r3, [pc, #612]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e40:	4b96      	ldr	r3, [pc, #600]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e48:	2b10      	cmp	r3, #16
 8002e4a:	d007      	beq.n	8002e5c <HAL_RCC_OscConfig+0x48>
 8002e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4e:	2b18      	cmp	r3, #24
 8002e50:	d111      	bne.n	8002e76 <HAL_RCC_OscConfig+0x62>
 8002e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e54:	f003 0303 	and.w	r3, r3, #3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d10c      	bne.n	8002e76 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e5c:	4b8f      	ldr	r3, [pc, #572]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d06d      	beq.n	8002f44 <HAL_RCC_OscConfig+0x130>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d169      	bne.n	8002f44 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	f000 bc21 	b.w	80036b8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e7e:	d106      	bne.n	8002e8e <HAL_RCC_OscConfig+0x7a>
 8002e80:	4b86      	ldr	r3, [pc, #536]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a85      	ldr	r2, [pc, #532]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	e02e      	b.n	8002eec <HAL_RCC_OscConfig+0xd8>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10c      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x9c>
 8002e96:	4b81      	ldr	r3, [pc, #516]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a80      	ldr	r2, [pc, #512]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea0:	6013      	str	r3, [r2, #0]
 8002ea2:	4b7e      	ldr	r3, [pc, #504]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a7d      	ldr	r2, [pc, #500]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eac:	6013      	str	r3, [r2, #0]
 8002eae:	e01d      	b.n	8002eec <HAL_RCC_OscConfig+0xd8>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb8:	d10c      	bne.n	8002ed4 <HAL_RCC_OscConfig+0xc0>
 8002eba:	4b78      	ldr	r3, [pc, #480]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a77      	ldr	r2, [pc, #476]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	4b75      	ldr	r3, [pc, #468]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a74      	ldr	r2, [pc, #464]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	e00b      	b.n	8002eec <HAL_RCC_OscConfig+0xd8>
 8002ed4:	4b71      	ldr	r3, [pc, #452]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a70      	ldr	r2, [pc, #448]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	4b6e      	ldr	r3, [pc, #440]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a6d      	ldr	r2, [pc, #436]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d013      	beq.n	8002f1c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef4:	f7fe fdc2 	bl	8001a7c <HAL_GetTick>
 8002ef8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002efc:	f7fe fdbe 	bl	8001a7c <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b64      	cmp	r3, #100	@ 0x64
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e3d4      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f0e:	4b63      	ldr	r3, [pc, #396]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0xe8>
 8002f1a:	e014      	b.n	8002f46 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fdae 	bl	8001a7c <HAL_GetTick>
 8002f20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f24:	f7fe fdaa 	bl	8001a7c <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b64      	cmp	r3, #100	@ 0x64
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e3c0      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f36:	4b59      	ldr	r3, [pc, #356]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x110>
 8002f42:	e000      	b.n	8002f46 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 80ca 	beq.w	80030e8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f54:	4b51      	ldr	r3, [pc, #324]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f5c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f5e:	4b4f      	ldr	r3, [pc, #316]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002f64:	6a3b      	ldr	r3, [r7, #32]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d007      	beq.n	8002f7a <HAL_RCC_OscConfig+0x166>
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	2b18      	cmp	r3, #24
 8002f6e:	d156      	bne.n	800301e <HAL_RCC_OscConfig+0x20a>
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d151      	bne.n	800301e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f7a:	4b48      	ldr	r3, [pc, #288]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d005      	beq.n	8002f92 <HAL_RCC_OscConfig+0x17e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e392      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f92:	4b42      	ldr	r3, [pc, #264]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 0219 	bic.w	r2, r3, #25
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	493f      	ldr	r1, [pc, #252]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fd6a 	bl	8001a7c <HAL_GetTick>
 8002fa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fac:	f7fe fd66 	bl	8001a7c <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e37c      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fbe:	4b37      	ldr	r3, [pc, #220]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f0      	beq.n	8002fac <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fca:	f7fe fd87 	bl	8001adc <HAL_GetREVID>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d817      	bhi.n	8003008 <HAL_RCC_OscConfig+0x1f4>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	2b40      	cmp	r3, #64	@ 0x40
 8002fde:	d108      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x1de>
 8002fe0:	4b2e      	ldr	r3, [pc, #184]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002fea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fee:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ff0:	e07a      	b.n	80030e8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	031b      	lsls	r3, r3, #12
 8003000:	4926      	ldr	r1, [pc, #152]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003002:	4313      	orrs	r3, r2
 8003004:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003006:	e06f      	b.n	80030e8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003008:	4b24      	ldr	r3, [pc, #144]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	061b      	lsls	r3, r3, #24
 8003016:	4921      	ldr	r1, [pc, #132]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003018:	4313      	orrs	r3, r2
 800301a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800301c:	e064      	b.n	80030e8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d047      	beq.n	80030b6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003026:	4b1d      	ldr	r3, [pc, #116]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f023 0219 	bic.w	r2, r3, #25
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	491a      	ldr	r1, [pc, #104]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003034:	4313      	orrs	r3, r2
 8003036:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003038:	f7fe fd20 	bl	8001a7c <HAL_GetTick>
 800303c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003040:	f7fe fd1c 	bl	8001a7c <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e332      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003052:	4b12      	ldr	r3, [pc, #72]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0f0      	beq.n	8003040 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305e:	f7fe fd3d 	bl	8001adc <HAL_GetREVID>
 8003062:	4603      	mov	r3, r0
 8003064:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003068:	4293      	cmp	r3, r2
 800306a:	d819      	bhi.n	80030a0 <HAL_RCC_OscConfig+0x28c>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	2b40      	cmp	r3, #64	@ 0x40
 8003072:	d108      	bne.n	8003086 <HAL_RCC_OscConfig+0x272>
 8003074:	4b09      	ldr	r3, [pc, #36]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800307c:	4a07      	ldr	r2, [pc, #28]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 800307e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003082:	6053      	str	r3, [r2, #4]
 8003084:	e030      	b.n	80030e8 <HAL_RCC_OscConfig+0x2d4>
 8003086:	4b05      	ldr	r3, [pc, #20]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	031b      	lsls	r3, r3, #12
 8003094:	4901      	ldr	r1, [pc, #4]	@ (800309c <HAL_RCC_OscConfig+0x288>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
 800309a:	e025      	b.n	80030e8 <HAL_RCC_OscConfig+0x2d4>
 800309c:	58024400 	.word	0x58024400
 80030a0:	4b9a      	ldr	r3, [pc, #616]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	061b      	lsls	r3, r3, #24
 80030ae:	4997      	ldr	r1, [pc, #604]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]
 80030b4:	e018      	b.n	80030e8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030b6:	4b95      	ldr	r3, [pc, #596]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a94      	ldr	r2, [pc, #592]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80030bc:	f023 0301 	bic.w	r3, r3, #1
 80030c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c2:	f7fe fcdb 	bl	8001a7c <HAL_GetTick>
 80030c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030c8:	e008      	b.n	80030dc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ca:	f7fe fcd7 	bl	8001a7c <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e2ed      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030dc:	4b8b      	ldr	r3, [pc, #556]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1f0      	bne.n	80030ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0310 	and.w	r3, r3, #16
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80a9 	beq.w	8003248 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f6:	4b85      	ldr	r3, [pc, #532]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030fe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003100:	4b82      	ldr	r3, [pc, #520]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003104:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	2b08      	cmp	r3, #8
 800310a:	d007      	beq.n	800311c <HAL_RCC_OscConfig+0x308>
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	2b18      	cmp	r3, #24
 8003110:	d13a      	bne.n	8003188 <HAL_RCC_OscConfig+0x374>
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f003 0303 	and.w	r3, r3, #3
 8003118:	2b01      	cmp	r3, #1
 800311a:	d135      	bne.n	8003188 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800311c:	4b7b      	ldr	r3, [pc, #492]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <HAL_RCC_OscConfig+0x320>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	69db      	ldr	r3, [r3, #28]
 800312c:	2b80      	cmp	r3, #128	@ 0x80
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e2c1      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003134:	f7fe fcd2 	bl	8001adc <HAL_GetREVID>
 8003138:	4603      	mov	r3, r0
 800313a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800313e:	4293      	cmp	r3, r2
 8003140:	d817      	bhi.n	8003172 <HAL_RCC_OscConfig+0x35e>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	2b20      	cmp	r3, #32
 8003148:	d108      	bne.n	800315c <HAL_RCC_OscConfig+0x348>
 800314a:	4b70      	ldr	r3, [pc, #448]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003152:	4a6e      	ldr	r2, [pc, #440]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003154:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003158:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800315a:	e075      	b.n	8003248 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800315c:	4b6b      	ldr	r3, [pc, #428]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	069b      	lsls	r3, r3, #26
 800316a:	4968      	ldr	r1, [pc, #416]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800316c:	4313      	orrs	r3, r2
 800316e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003170:	e06a      	b.n	8003248 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003172:	4b66      	ldr	r3, [pc, #408]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	061b      	lsls	r3, r3, #24
 8003180:	4962      	ldr	r1, [pc, #392]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003182:	4313      	orrs	r3, r2
 8003184:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003186:	e05f      	b.n	8003248 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d042      	beq.n	8003216 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003190:	4b5e      	ldr	r3, [pc, #376]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a5d      	ldr	r2, [pc, #372]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800319a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319c:	f7fe fc6e 	bl	8001a7c <HAL_GetTick>
 80031a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80031a4:	f7fe fc6a 	bl	8001a7c <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e280      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031b6:	4b55      	ldr	r3, [pc, #340]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031c2:	f7fe fc8b 	bl	8001adc <HAL_GetREVID>
 80031c6:	4603      	mov	r3, r0
 80031c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d817      	bhi.n	8003200 <HAL_RCC_OscConfig+0x3ec>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d108      	bne.n	80031ea <HAL_RCC_OscConfig+0x3d6>
 80031d8:	4b4c      	ldr	r3, [pc, #304]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80031e0:	4a4a      	ldr	r2, [pc, #296]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80031e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80031e6:	6053      	str	r3, [r2, #4]
 80031e8:	e02e      	b.n	8003248 <HAL_RCC_OscConfig+0x434>
 80031ea:	4b48      	ldr	r3, [pc, #288]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	069b      	lsls	r3, r3, #26
 80031f8:	4944      	ldr	r1, [pc, #272]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	604b      	str	r3, [r1, #4]
 80031fe:	e023      	b.n	8003248 <HAL_RCC_OscConfig+0x434>
 8003200:	4b42      	ldr	r3, [pc, #264]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	061b      	lsls	r3, r3, #24
 800320e:	493f      	ldr	r1, [pc, #252]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003210:	4313      	orrs	r3, r2
 8003212:	60cb      	str	r3, [r1, #12]
 8003214:	e018      	b.n	8003248 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003216:	4b3d      	ldr	r3, [pc, #244]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a3c      	ldr	r2, [pc, #240]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800321c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003220:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003222:	f7fe fc2b 	bl	8001a7c <HAL_GetTick>
 8003226:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800322a:	f7fe fc27 	bl	8001a7c <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e23d      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800323c:	4b33      	ldr	r3, [pc, #204]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1f0      	bne.n	800322a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0308 	and.w	r3, r3, #8
 8003250:	2b00      	cmp	r3, #0
 8003252:	d036      	beq.n	80032c2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d019      	beq.n	8003290 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800325c:	4b2b      	ldr	r3, [pc, #172]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 800325e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003260:	4a2a      	ldr	r2, [pc, #168]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003268:	f7fe fc08 	bl	8001a7c <HAL_GetTick>
 800326c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003270:	f7fe fc04 	bl	8001a7c <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e21a      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003282:	4b22      	ldr	r3, [pc, #136]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0x45c>
 800328e:	e018      	b.n	80032c2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003290:	4b1e      	ldr	r3, [pc, #120]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003294:	4a1d      	ldr	r2, [pc, #116]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 8003296:	f023 0301 	bic.w	r3, r3, #1
 800329a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800329c:	f7fe fbee 	bl	8001a7c <HAL_GetTick>
 80032a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032a4:	f7fe fbea 	bl	8001a7c <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e200      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032b6:	4b15      	ldr	r3, [pc, #84]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80032b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0320 	and.w	r3, r3, #32
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d039      	beq.n	8003342 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01c      	beq.n	8003310 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80032d6:	4b0d      	ldr	r3, [pc, #52]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a0c      	ldr	r2, [pc, #48]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80032dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80032e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80032e2:	f7fe fbcb 	bl	8001a7c <HAL_GetTick>
 80032e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80032e8:	e008      	b.n	80032fc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032ea:	f7fe fbc7 	bl	8001a7c <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e1dd      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80032fc:	4b03      	ldr	r3, [pc, #12]	@ (800330c <HAL_RCC_OscConfig+0x4f8>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0f0      	beq.n	80032ea <HAL_RCC_OscConfig+0x4d6>
 8003308:	e01b      	b.n	8003342 <HAL_RCC_OscConfig+0x52e>
 800330a:	bf00      	nop
 800330c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003310:	4b9b      	ldr	r3, [pc, #620]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a9a      	ldr	r2, [pc, #616]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003316:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800331a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800331c:	f7fe fbae 	bl	8001a7c <HAL_GetTick>
 8003320:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003324:	f7fe fbaa 	bl	8001a7c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e1c0      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003336:	4b92      	ldr	r3, [pc, #584]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 8081 	beq.w	8003452 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003350:	4b8c      	ldr	r3, [pc, #560]	@ (8003584 <HAL_RCC_OscConfig+0x770>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a8b      	ldr	r2, [pc, #556]	@ (8003584 <HAL_RCC_OscConfig+0x770>)
 8003356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800335a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800335c:	f7fe fb8e 	bl	8001a7c <HAL_GetTick>
 8003360:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003364:	f7fe fb8a 	bl	8001a7c <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b64      	cmp	r3, #100	@ 0x64
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e1a0      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003376:	4b83      	ldr	r3, [pc, #524]	@ (8003584 <HAL_RCC_OscConfig+0x770>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f0      	beq.n	8003364 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d106      	bne.n	8003398 <HAL_RCC_OscConfig+0x584>
 800338a:	4b7d      	ldr	r3, [pc, #500]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800338c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800338e:	4a7c      	ldr	r2, [pc, #496]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	6713      	str	r3, [r2, #112]	@ 0x70
 8003396:	e02d      	b.n	80033f4 <HAL_RCC_OscConfig+0x5e0>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10c      	bne.n	80033ba <HAL_RCC_OscConfig+0x5a6>
 80033a0:	4b77      	ldr	r3, [pc, #476]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a4:	4a76      	ldr	r2, [pc, #472]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033a6:	f023 0301 	bic.w	r3, r3, #1
 80033aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ac:	4b74      	ldr	r3, [pc, #464]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b0:	4a73      	ldr	r2, [pc, #460]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033b2:	f023 0304 	bic.w	r3, r3, #4
 80033b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033b8:	e01c      	b.n	80033f4 <HAL_RCC_OscConfig+0x5e0>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	2b05      	cmp	r3, #5
 80033c0:	d10c      	bne.n	80033dc <HAL_RCC_OscConfig+0x5c8>
 80033c2:	4b6f      	ldr	r3, [pc, #444]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c6:	4a6e      	ldr	r2, [pc, #440]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033c8:	f043 0304 	orr.w	r3, r3, #4
 80033cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ce:	4b6c      	ldr	r3, [pc, #432]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d2:	4a6b      	ldr	r2, [pc, #428]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033da:	e00b      	b.n	80033f4 <HAL_RCC_OscConfig+0x5e0>
 80033dc:	4b68      	ldr	r3, [pc, #416]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e0:	4a67      	ldr	r2, [pc, #412]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033e2:	f023 0301 	bic.w	r3, r3, #1
 80033e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033e8:	4b65      	ldr	r3, [pc, #404]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ec:	4a64      	ldr	r2, [pc, #400]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80033ee:	f023 0304 	bic.w	r3, r3, #4
 80033f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d015      	beq.n	8003428 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fc:	f7fe fb3e 	bl	8001a7c <HAL_GetTick>
 8003400:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003402:	e00a      	b.n	800341a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003404:	f7fe fb3a 	bl	8001a7c <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003412:	4293      	cmp	r3, r2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e14e      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800341a:	4b59      	ldr	r3, [pc, #356]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800341c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0ee      	beq.n	8003404 <HAL_RCC_OscConfig+0x5f0>
 8003426:	e014      	b.n	8003452 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003428:	f7fe fb28 	bl	8001a7c <HAL_GetTick>
 800342c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800342e:	e00a      	b.n	8003446 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003430:	f7fe fb24 	bl	8001a7c <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800343e:	4293      	cmp	r3, r2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e138      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003446:	4b4e      	ldr	r3, [pc, #312]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1ee      	bne.n	8003430 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 812d 	beq.w	80036b6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800345c:	4b48      	ldr	r3, [pc, #288]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003464:	2b18      	cmp	r3, #24
 8003466:	f000 80bd 	beq.w	80035e4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	2b02      	cmp	r3, #2
 8003470:	f040 809e 	bne.w	80035b0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003474:	4b42      	ldr	r3, [pc, #264]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a41      	ldr	r2, [pc, #260]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800347a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800347e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003480:	f7fe fafc 	bl	8001a7c <HAL_GetTick>
 8003484:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003488:	f7fe faf8 	bl	8001a7c <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e10e      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800349a:	4b39      	ldr	r3, [pc, #228]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034a6:	4b36      	ldr	r3, [pc, #216]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80034a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034aa:	4b37      	ldr	r3, [pc, #220]	@ (8003588 <HAL_RCC_OscConfig+0x774>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80034b6:	0112      	lsls	r2, r2, #4
 80034b8:	430a      	orrs	r2, r1
 80034ba:	4931      	ldr	r1, [pc, #196]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	628b      	str	r3, [r1, #40]	@ 0x28
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c4:	3b01      	subs	r3, #1
 80034c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ce:	3b01      	subs	r3, #1
 80034d0:	025b      	lsls	r3, r3, #9
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	3b01      	subs	r3, #1
 80034dc:	041b      	lsls	r3, r3, #16
 80034de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80034e2:	431a      	orrs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034e8:	3b01      	subs	r3, #1
 80034ea:	061b      	lsls	r3, r3, #24
 80034ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80034f0:	4923      	ldr	r1, [pc, #140]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80034f6:	4b22      	ldr	r3, [pc, #136]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80034f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fa:	4a21      	ldr	r2, [pc, #132]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003502:	4b1f      	ldr	r3, [pc, #124]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003506:	4b21      	ldr	r3, [pc, #132]	@ (800358c <HAL_RCC_OscConfig+0x778>)
 8003508:	4013      	ands	r3, r2
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800350e:	00d2      	lsls	r2, r2, #3
 8003510:	491b      	ldr	r1, [pc, #108]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003512:	4313      	orrs	r3, r2
 8003514:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003516:	4b1a      	ldr	r3, [pc, #104]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800351a:	f023 020c 	bic.w	r2, r3, #12
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003522:	4917      	ldr	r1, [pc, #92]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003524:	4313      	orrs	r3, r2
 8003526:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003528:	4b15      	ldr	r3, [pc, #84]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352c:	f023 0202 	bic.w	r2, r3, #2
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003534:	4912      	ldr	r1, [pc, #72]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003536:	4313      	orrs	r3, r2
 8003538:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800353a:	4b11      	ldr	r3, [pc, #68]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800353c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353e:	4a10      	ldr	r2, [pc, #64]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003544:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003546:	4b0e      	ldr	r3, [pc, #56]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354a:	4a0d      	ldr	r2, [pc, #52]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800354c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003550:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003552:	4b0b      	ldr	r3, [pc, #44]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	4a0a      	ldr	r2, [pc, #40]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800355c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800355e:	4b08      	ldr	r3, [pc, #32]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	4a07      	ldr	r2, [pc, #28]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800356a:	4b05      	ldr	r3, [pc, #20]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a04      	ldr	r2, [pc, #16]	@ (8003580 <HAL_RCC_OscConfig+0x76c>)
 8003570:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003574:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003576:	f7fe fa81 	bl	8001a7c <HAL_GetTick>
 800357a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800357c:	e011      	b.n	80035a2 <HAL_RCC_OscConfig+0x78e>
 800357e:	bf00      	nop
 8003580:	58024400 	.word	0x58024400
 8003584:	58024800 	.word	0x58024800
 8003588:	fffffc0c 	.word	0xfffffc0c
 800358c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003590:	f7fe fa74 	bl	8001a7c <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e08a      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80035a2:	4b47      	ldr	r3, [pc, #284]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0x77c>
 80035ae:	e082      	b.n	80036b6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b0:	4b43      	ldr	r3, [pc, #268]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a42      	ldr	r2, [pc, #264]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80035b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035bc:	f7fe fa5e 	bl	8001a7c <HAL_GetTick>
 80035c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c4:	f7fe fa5a 	bl	8001a7c <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e070      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80035d6:	4b3a      	ldr	r3, [pc, #232]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x7b0>
 80035e2:	e068      	b.n	80036b6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80035e4:	4b36      	ldr	r3, [pc, #216]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80035e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80035ea:	4b35      	ldr	r3, [pc, #212]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d031      	beq.n	800365c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f003 0203 	and.w	r2, r3, #3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003602:	429a      	cmp	r2, r3
 8003604:	d12a      	bne.n	800365c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003612:	429a      	cmp	r2, r3
 8003614:	d122      	bne.n	800365c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003620:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003622:	429a      	cmp	r2, r3
 8003624:	d11a      	bne.n	800365c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	0a5b      	lsrs	r3, r3, #9
 800362a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003632:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003634:	429a      	cmp	r2, r3
 8003636:	d111      	bne.n	800365c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	0c1b      	lsrs	r3, r3, #16
 800363c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003644:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003646:	429a      	cmp	r2, r3
 8003648:	d108      	bne.n	800365c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	0e1b      	lsrs	r3, r3, #24
 800364e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003656:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003658:	429a      	cmp	r2, r3
 800365a:	d001      	beq.n	8003660 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e02b      	b.n	80036b8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003660:	4b17      	ldr	r3, [pc, #92]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 8003662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003664:	08db      	lsrs	r3, r3, #3
 8003666:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800366a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	429a      	cmp	r2, r3
 8003674:	d01f      	beq.n	80036b6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003676:	4b12      	ldr	r3, [pc, #72]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 8003678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367a:	4a11      	ldr	r2, [pc, #68]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 800367c:	f023 0301 	bic.w	r3, r3, #1
 8003680:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003682:	f7fe f9fb 	bl	8001a7c <HAL_GetTick>
 8003686:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003688:	bf00      	nop
 800368a:	f7fe f9f7 	bl	8001a7c <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003692:	4293      	cmp	r3, r2
 8003694:	d0f9      	beq.n	800368a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003696:	4b0a      	ldr	r3, [pc, #40]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 8003698:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800369a:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <HAL_RCC_OscConfig+0x8b0>)
 800369c:	4013      	ands	r3, r2
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80036a2:	00d2      	lsls	r2, r2, #3
 80036a4:	4906      	ldr	r1, [pc, #24]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80036aa:	4b05      	ldr	r3, [pc, #20]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80036ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ae:	4a04      	ldr	r2, [pc, #16]	@ (80036c0 <HAL_RCC_OscConfig+0x8ac>)
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3730      	adds	r7, #48	@ 0x30
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	58024400 	.word	0x58024400
 80036c4:	ffff0007 	.word	0xffff0007

080036c8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e19c      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 030f 	and.w	r3, r3, #15
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d910      	bls.n	800370c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b87      	ldr	r3, [pc, #540]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 020f 	bic.w	r2, r3, #15
 80036f2:	4985      	ldr	r1, [pc, #532]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fa:	4b83      	ldr	r3, [pc, #524]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d001      	beq.n	800370c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e184      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b00      	cmp	r3, #0
 8003716:	d010      	beq.n	800373a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	691a      	ldr	r2, [r3, #16]
 800371c:	4b7b      	ldr	r3, [pc, #492]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003724:	429a      	cmp	r2, r3
 8003726:	d908      	bls.n	800373a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003728:	4b78      	ldr	r3, [pc, #480]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	4975      	ldr	r1, [pc, #468]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003736:	4313      	orrs	r3, r2
 8003738:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0308 	and.w	r3, r3, #8
 8003742:	2b00      	cmp	r3, #0
 8003744:	d010      	beq.n	8003768 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	695a      	ldr	r2, [r3, #20]
 800374a:	4b70      	ldr	r3, [pc, #448]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003752:	429a      	cmp	r2, r3
 8003754:	d908      	bls.n	8003768 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003756:	4b6d      	ldr	r3, [pc, #436]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	496a      	ldr	r1, [pc, #424]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003764:	4313      	orrs	r3, r2
 8003766:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0310 	and.w	r3, r3, #16
 8003770:	2b00      	cmp	r3, #0
 8003772:	d010      	beq.n	8003796 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	699a      	ldr	r2, [r3, #24]
 8003778:	4b64      	ldr	r3, [pc, #400]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003780:	429a      	cmp	r2, r3
 8003782:	d908      	bls.n	8003796 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003784:	4b61      	ldr	r3, [pc, #388]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	495e      	ldr	r1, [pc, #376]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003792:	4313      	orrs	r3, r2
 8003794:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0320 	and.w	r3, r3, #32
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d010      	beq.n	80037c4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69da      	ldr	r2, [r3, #28]
 80037a6:	4b59      	ldr	r3, [pc, #356]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d908      	bls.n	80037c4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80037b2:	4b56      	ldr	r3, [pc, #344]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	4953      	ldr	r1, [pc, #332]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 0302 	and.w	r3, r3, #2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d010      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	4b4d      	ldr	r3, [pc, #308]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	f003 030f 	and.w	r3, r3, #15
 80037dc:	429a      	cmp	r2, r3
 80037de:	d908      	bls.n	80037f2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e0:	4b4a      	ldr	r3, [pc, #296]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	f023 020f 	bic.w	r2, r3, #15
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4947      	ldr	r1, [pc, #284]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d055      	beq.n	80038aa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80037fe:	4b43      	ldr	r3, [pc, #268]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	4940      	ldr	r1, [pc, #256]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800380c:	4313      	orrs	r3, r2
 800380e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d107      	bne.n	8003828 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003818:	4b3c      	ldr	r3, [pc, #240]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d121      	bne.n	8003868 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0f6      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b03      	cmp	r3, #3
 800382e:	d107      	bne.n	8003840 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003830:	4b36      	ldr	r3, [pc, #216]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d115      	bne.n	8003868 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e0ea      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d107      	bne.n	8003858 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003848:	4b30      	ldr	r3, [pc, #192]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003850:	2b00      	cmp	r3, #0
 8003852:	d109      	bne.n	8003868 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e0de      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003858:	4b2c      	ldr	r3, [pc, #176]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	d101      	bne.n	8003868 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e0d6      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003868:	4b28      	ldr	r3, [pc, #160]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	f023 0207 	bic.w	r2, r3, #7
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4925      	ldr	r1, [pc, #148]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 8003876:	4313      	orrs	r3, r2
 8003878:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800387a:	f7fe f8ff 	bl	8001a7c <HAL_GetTick>
 800387e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003880:	e00a      	b.n	8003898 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003882:	f7fe f8fb 	bl	8001a7c <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003890:	4293      	cmp	r3, r2
 8003892:	d901      	bls.n	8003898 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e0be      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003898:	4b1c      	ldr	r3, [pc, #112]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	00db      	lsls	r3, r3, #3
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d1eb      	bne.n	8003882 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d010      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68da      	ldr	r2, [r3, #12]
 80038ba:	4b14      	ldr	r3, [pc, #80]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d208      	bcs.n	80038d8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038c6:	4b11      	ldr	r3, [pc, #68]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	f023 020f 	bic.w	r2, r3, #15
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	490e      	ldr	r1, [pc, #56]	@ (800390c <HAL_RCC_ClockConfig+0x244>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 030f 	and.w	r3, r3, #15
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d214      	bcs.n	8003910 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e6:	4b08      	ldr	r3, [pc, #32]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f023 020f 	bic.w	r2, r3, #15
 80038ee:	4906      	ldr	r1, [pc, #24]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f6:	4b04      	ldr	r3, [pc, #16]	@ (8003908 <HAL_RCC_ClockConfig+0x240>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 030f 	and.w	r3, r3, #15
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d005      	beq.n	8003910 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e086      	b.n	8003a16 <HAL_RCC_ClockConfig+0x34e>
 8003908:	52002000 	.word	0x52002000
 800390c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b00      	cmp	r3, #0
 800391a:	d010      	beq.n	800393e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691a      	ldr	r2, [r3, #16]
 8003920:	4b3f      	ldr	r3, [pc, #252]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003928:	429a      	cmp	r2, r3
 800392a:	d208      	bcs.n	800393e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800392c:	4b3c      	ldr	r3, [pc, #240]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	4939      	ldr	r1, [pc, #228]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 800393a:	4313      	orrs	r3, r2
 800393c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d010      	beq.n	800396c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	695a      	ldr	r2, [r3, #20]
 800394e:	4b34      	ldr	r3, [pc, #208]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 8003950:	69db      	ldr	r3, [r3, #28]
 8003952:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003956:	429a      	cmp	r2, r3
 8003958:	d208      	bcs.n	800396c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800395a:	4b31      	ldr	r3, [pc, #196]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	492e      	ldr	r1, [pc, #184]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 8003968:	4313      	orrs	r3, r2
 800396a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0310 	and.w	r3, r3, #16
 8003974:	2b00      	cmp	r3, #0
 8003976:	d010      	beq.n	800399a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	699a      	ldr	r2, [r3, #24]
 800397c:	4b28      	ldr	r3, [pc, #160]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003984:	429a      	cmp	r2, r3
 8003986:	d208      	bcs.n	800399a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003988:	4b25      	ldr	r3, [pc, #148]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 800398a:	69db      	ldr	r3, [r3, #28]
 800398c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	4922      	ldr	r1, [pc, #136]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 8003996:	4313      	orrs	r3, r2
 8003998:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0320 	and.w	r3, r3, #32
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d010      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69da      	ldr	r2, [r3, #28]
 80039aa:	4b1d      	ldr	r3, [pc, #116]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d208      	bcs.n	80039c8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80039b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 80039b8:	6a1b      	ldr	r3, [r3, #32]
 80039ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	4917      	ldr	r1, [pc, #92]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80039c8:	f000 f834 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80039cc:	4602      	mov	r2, r0
 80039ce:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	f003 030f 	and.w	r3, r3, #15
 80039d8:	4912      	ldr	r1, [pc, #72]	@ (8003a24 <HAL_RCC_ClockConfig+0x35c>)
 80039da:	5ccb      	ldrb	r3, [r1, r3]
 80039dc:	f003 031f 	and.w	r3, r3, #31
 80039e0:	fa22 f303 	lsr.w	r3, r2, r3
 80039e4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a20 <HAL_RCC_ClockConfig+0x358>)
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	f003 030f 	and.w	r3, r3, #15
 80039ee:	4a0d      	ldr	r2, [pc, #52]	@ (8003a24 <HAL_RCC_ClockConfig+0x35c>)
 80039f0:	5cd3      	ldrb	r3, [r2, r3]
 80039f2:	f003 031f 	and.w	r3, r3, #31
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	fa22 f303 	lsr.w	r3, r2, r3
 80039fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003a28 <HAL_RCC_ClockConfig+0x360>)
 80039fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a00:	4a0a      	ldr	r2, [pc, #40]	@ (8003a2c <HAL_RCC_ClockConfig+0x364>)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003a06:	4b0a      	ldr	r3, [pc, #40]	@ (8003a30 <HAL_RCC_ClockConfig+0x368>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fd ffec 	bl	80019e8 <HAL_InitTick>
 8003a10:	4603      	mov	r3, r0
 8003a12:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	58024400 	.word	0x58024400
 8003a24:	08009954 	.word	0x08009954
 8003a28:	24000004 	.word	0x24000004
 8003a2c:	24000000 	.word	0x24000000
 8003a30:	24000008 	.word	0x24000008

08003a34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b089      	sub	sp, #36	@ 0x24
 8003a38:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a3a:	4bb3      	ldr	r3, [pc, #716]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a42:	2b18      	cmp	r3, #24
 8003a44:	f200 8155 	bhi.w	8003cf2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003a48:	a201      	add	r2, pc, #4	@ (adr r2, 8003a50 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4e:	bf00      	nop
 8003a50:	08003ab5 	.word	0x08003ab5
 8003a54:	08003cf3 	.word	0x08003cf3
 8003a58:	08003cf3 	.word	0x08003cf3
 8003a5c:	08003cf3 	.word	0x08003cf3
 8003a60:	08003cf3 	.word	0x08003cf3
 8003a64:	08003cf3 	.word	0x08003cf3
 8003a68:	08003cf3 	.word	0x08003cf3
 8003a6c:	08003cf3 	.word	0x08003cf3
 8003a70:	08003adb 	.word	0x08003adb
 8003a74:	08003cf3 	.word	0x08003cf3
 8003a78:	08003cf3 	.word	0x08003cf3
 8003a7c:	08003cf3 	.word	0x08003cf3
 8003a80:	08003cf3 	.word	0x08003cf3
 8003a84:	08003cf3 	.word	0x08003cf3
 8003a88:	08003cf3 	.word	0x08003cf3
 8003a8c:	08003cf3 	.word	0x08003cf3
 8003a90:	08003ae1 	.word	0x08003ae1
 8003a94:	08003cf3 	.word	0x08003cf3
 8003a98:	08003cf3 	.word	0x08003cf3
 8003a9c:	08003cf3 	.word	0x08003cf3
 8003aa0:	08003cf3 	.word	0x08003cf3
 8003aa4:	08003cf3 	.word	0x08003cf3
 8003aa8:	08003cf3 	.word	0x08003cf3
 8003aac:	08003cf3 	.word	0x08003cf3
 8003ab0:	08003ae7 	.word	0x08003ae7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ab4:	4b94      	ldr	r3, [pc, #592]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0320 	and.w	r3, r3, #32
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d009      	beq.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ac0:	4b91      	ldr	r3, [pc, #580]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	08db      	lsrs	r3, r3, #3
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	4a90      	ldr	r2, [pc, #576]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003acc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003ad2:	e111      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003ad4:	4b8d      	ldr	r3, [pc, #564]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ad6:	61bb      	str	r3, [r7, #24]
      break;
 8003ad8:	e10e      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003ada:	4b8d      	ldr	r3, [pc, #564]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003adc:	61bb      	str	r3, [r7, #24]
      break;
 8003ade:	e10b      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003ae0:	4b8c      	ldr	r3, [pc, #560]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003ae2:	61bb      	str	r3, [r7, #24]
      break;
 8003ae4:	e108      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ae6:	4b88      	ldr	r3, [pc, #544]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003af0:	4b85      	ldr	r3, [pc, #532]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af4:	091b      	lsrs	r3, r3, #4
 8003af6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003afa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003afc:	4b82      	ldr	r3, [pc, #520]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003b06:	4b80      	ldr	r3, [pc, #512]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b0a:	08db      	lsrs	r3, r3, #3
 8003b0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	fb02 f303 	mul.w	r3, r2, r3
 8003b16:	ee07 3a90 	vmov	s15, r3
 8003b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b1e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80e1 	beq.w	8003cec <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	f000 8083 	beq.w	8003c38 <HAL_RCC_GetSysClockFreq+0x204>
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	f200 80a1 	bhi.w	8003c7c <HAL_RCC_GetSysClockFreq+0x248>
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <HAL_RCC_GetSysClockFreq+0x114>
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d056      	beq.n	8003bf4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003b46:	e099      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b48:	4b6f      	ldr	r3, [pc, #444]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0320 	and.w	r3, r3, #32
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d02d      	beq.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b54:	4b6c      	ldr	r3, [pc, #432]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	08db      	lsrs	r3, r3, #3
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	4a6b      	ldr	r2, [pc, #428]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
 8003b64:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	ee07 3a90 	vmov	s15, r3
 8003b6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	ee07 3a90 	vmov	s15, r3
 8003b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b7e:	4b62      	ldr	r3, [pc, #392]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b86:	ee07 3a90 	vmov	s15, r3
 8003b8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b92:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003d18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ba2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003baa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003bae:	e087      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	ee07 3a90 	vmov	s15, r3
 8003bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bba:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003d1c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bc2:	4b51      	ldr	r3, [pc, #324]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bca:	ee07 3a90 	vmov	s15, r3
 8003bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bd6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003d18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003be2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003bf2:	e065      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	ee07 3a90 	vmov	s15, r3
 8003bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bfe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003d20 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c06:	4b40      	ldr	r3, [pc, #256]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c0e:	ee07 3a90 	vmov	s15, r3
 8003c12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c16:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c1a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003d18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c36:	e043      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	ee07 3a90 	vmov	s15, r3
 8003c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c42:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003d24 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c52:	ee07 3a90 	vmov	s15, r3
 8003c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c5e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003d18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c7a:	e021      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	ee07 3a90 	vmov	s15, r3
 8003c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c86:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003d20 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c96:	ee07 3a90 	vmov	s15, r3
 8003c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ca2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003d18 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cbe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003cc0:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc4:	0a5b      	lsrs	r3, r3, #9
 8003cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cca:	3301      	adds	r3, #1
 8003ccc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	ee07 3a90 	vmov	s15, r3
 8003cd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ce4:	ee17 3a90 	vmov	r3, s15
 8003ce8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003cea:	e005      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	61bb      	str	r3, [r7, #24]
      break;
 8003cf0:	e002      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003cf2:	4b07      	ldr	r3, [pc, #28]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003cf4:	61bb      	str	r3, [r7, #24]
      break;
 8003cf6:	bf00      	nop
  }

  return sysclockfreq;
 8003cf8:	69bb      	ldr	r3, [r7, #24]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3724      	adds	r7, #36	@ 0x24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	58024400 	.word	0x58024400
 8003d0c:	03d09000 	.word	0x03d09000
 8003d10:	003d0900 	.word	0x003d0900
 8003d14:	017d7840 	.word	0x017d7840
 8003d18:	46000000 	.word	0x46000000
 8003d1c:	4c742400 	.word	0x4c742400
 8003d20:	4a742400 	.word	0x4a742400
 8003d24:	4bbebc20 	.word	0x4bbebc20

08003d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003d2e:	f7ff fe81 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 8003d32:	4602      	mov	r2, r0
 8003d34:	4b10      	ldr	r3, [pc, #64]	@ (8003d78 <HAL_RCC_GetHCLKFreq+0x50>)
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	0a1b      	lsrs	r3, r3, #8
 8003d3a:	f003 030f 	and.w	r3, r3, #15
 8003d3e:	490f      	ldr	r1, [pc, #60]	@ (8003d7c <HAL_RCC_GetHCLKFreq+0x54>)
 8003d40:	5ccb      	ldrb	r3, [r1, r3]
 8003d42:	f003 031f 	and.w	r3, r3, #31
 8003d46:	fa22 f303 	lsr.w	r3, r2, r3
 8003d4a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d78 <HAL_RCC_GetHCLKFreq+0x50>)
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	f003 030f 	and.w	r3, r3, #15
 8003d54:	4a09      	ldr	r2, [pc, #36]	@ (8003d7c <HAL_RCC_GetHCLKFreq+0x54>)
 8003d56:	5cd3      	ldrb	r3, [r2, r3]
 8003d58:	f003 031f 	and.w	r3, r3, #31
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d62:	4a07      	ldr	r2, [pc, #28]	@ (8003d80 <HAL_RCC_GetHCLKFreq+0x58>)
 8003d64:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d66:	4a07      	ldr	r2, [pc, #28]	@ (8003d84 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003d6c:	4b04      	ldr	r3, [pc, #16]	@ (8003d80 <HAL_RCC_GetHCLKFreq+0x58>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	58024400 	.word	0x58024400
 8003d7c:	08009954 	.word	0x08009954
 8003d80:	24000004 	.word	0x24000004
 8003d84:	24000000 	.word	0x24000000

08003d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003d8c:	f7ff ffcc 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 8003d90:	4602      	mov	r2, r0
 8003d92:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	4904      	ldr	r1, [pc, #16]	@ (8003db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d9e:	5ccb      	ldrb	r3, [r1, r3]
 8003da0:	f003 031f 	and.w	r3, r3, #31
 8003da4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	58024400 	.word	0x58024400
 8003db0:	08009954 	.word	0x08009954

08003db4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003db8:	f7ff ffb6 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dc0:	69db      	ldr	r3, [r3, #28]
 8003dc2:	0a1b      	lsrs	r3, r3, #8
 8003dc4:	f003 0307 	and.w	r3, r3, #7
 8003dc8:	4904      	ldr	r1, [pc, #16]	@ (8003ddc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003dca:	5ccb      	ldrb	r3, [r1, r3]
 8003dcc:	f003 031f 	and.w	r3, r3, #31
 8003dd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	58024400 	.word	0x58024400
 8003ddc:	08009954 	.word	0x08009954

08003de0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003de4:	b0ca      	sub	sp, #296	@ 0x128
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dec:	2300      	movs	r3, #0
 8003dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003df2:	2300      	movs	r3, #0
 8003df4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003e04:	2500      	movs	r5, #0
 8003e06:	ea54 0305 	orrs.w	r3, r4, r5
 8003e0a:	d049      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e16:	d02f      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003e18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e1c:	d828      	bhi.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e22:	d01a      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003e24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e28:	d822      	bhi.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003e2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e32:	d007      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e34:	e01c      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e36:	4bb8      	ldr	r3, [pc, #736]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e3a:	4ab7      	ldr	r2, [pc, #732]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e42:	e01a      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e48:	3308      	adds	r3, #8
 8003e4a:	2102      	movs	r1, #2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f001 fc8f 	bl	8005770 <RCCEx_PLL2_Config>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e58:	e00f      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5e:	3328      	adds	r3, #40	@ 0x28
 8003e60:	2102      	movs	r1, #2
 8003e62:	4618      	mov	r0, r3
 8003e64:	f001 fd36 	bl	80058d4 <RCCEx_PLL3_Config>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e6e:	e004      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e76:	e000      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003e78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d10a      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003e82:	4ba5      	ldr	r3, [pc, #660]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e90:	4aa1      	ldr	r2, [pc, #644]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e92:	430b      	orrs	r3, r1
 8003e94:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e96:	e003      	b.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003eac:	f04f 0900 	mov.w	r9, #0
 8003eb0:	ea58 0309 	orrs.w	r3, r8, r9
 8003eb4:	d047      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d82a      	bhi.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003ec0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec6:	bf00      	nop
 8003ec8:	08003edd 	.word	0x08003edd
 8003ecc:	08003eeb 	.word	0x08003eeb
 8003ed0:	08003f01 	.word	0x08003f01
 8003ed4:	08003f1f 	.word	0x08003f1f
 8003ed8:	08003f1f 	.word	0x08003f1f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003edc:	4b8e      	ldr	r3, [pc, #568]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee0:	4a8d      	ldr	r2, [pc, #564]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ee6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ee8:	e01a      	b.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eee:	3308      	adds	r3, #8
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f001 fc3c 	bl	8005770 <RCCEx_PLL2_Config>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003efe:	e00f      	b.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	3328      	adds	r3, #40	@ 0x28
 8003f06:	2100      	movs	r1, #0
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f001 fce3 	bl	80058d4 <RCCEx_PLL3_Config>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f14:	e004      	b.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f1c:	e000      	b.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003f1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10a      	bne.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f28:	4b7b      	ldr	r3, [pc, #492]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f2c:	f023 0107 	bic.w	r1, r3, #7
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f36:	4a78      	ldr	r2, [pc, #480]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f38:	430b      	orrs	r3, r1
 8003f3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f3c:	e003      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003f52:	f04f 0b00 	mov.w	fp, #0
 8003f56:	ea5a 030b 	orrs.w	r3, sl, fp
 8003f5a:	d04c      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f66:	d030      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003f68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f6c:	d829      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003f6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f70:	d02d      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003f72:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f74:	d825      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003f76:	2b80      	cmp	r3, #128	@ 0x80
 8003f78:	d018      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003f7a:	2b80      	cmp	r3, #128	@ 0x80
 8003f7c:	d821      	bhi.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d002      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003f82:	2b40      	cmp	r3, #64	@ 0x40
 8003f84:	d007      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003f86:	e01c      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f88:	4b63      	ldr	r3, [pc, #396]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8c:	4a62      	ldr	r2, [pc, #392]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003f94:	e01c      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9a:	3308      	adds	r3, #8
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f001 fbe6 	bl	8005770 <RCCEx_PLL2_Config>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003faa:	e011      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb0:	3328      	adds	r3, #40	@ 0x28
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f001 fc8d 	bl	80058d4 <RCCEx_PLL3_Config>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003fc0:	e006      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fc8:	e002      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003fca:	bf00      	nop
 8003fcc:	e000      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003fce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10a      	bne.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003fd8:	4b4f      	ldr	r3, [pc, #316]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fdc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe6:	4a4c      	ldr	r2, [pc, #304]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fec:	e003      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ff2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004002:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004006:	2300      	movs	r3, #0
 8004008:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800400c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004010:	460b      	mov	r3, r1
 8004012:	4313      	orrs	r3, r2
 8004014:	d053      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800401e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004022:	d035      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004024:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004028:	d82e      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800402a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800402e:	d031      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004030:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004034:	d828      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004036:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800403a:	d01a      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800403c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004040:	d822      	bhi.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004046:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800404a:	d007      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800404c:	e01c      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800404e:	4b32      	ldr	r3, [pc, #200]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004052:	4a31      	ldr	r2, [pc, #196]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004058:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800405a:	e01c      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004060:	3308      	adds	r3, #8
 8004062:	2100      	movs	r1, #0
 8004064:	4618      	mov	r0, r3
 8004066:	f001 fb83 	bl	8005770 <RCCEx_PLL2_Config>
 800406a:	4603      	mov	r3, r0
 800406c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004070:	e011      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004076:	3328      	adds	r3, #40	@ 0x28
 8004078:	2100      	movs	r1, #0
 800407a:	4618      	mov	r0, r3
 800407c:	f001 fc2a 	bl	80058d4 <RCCEx_PLL3_Config>
 8004080:	4603      	mov	r3, r0
 8004082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004086:	e006      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800408e:	e002      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004090:	bf00      	nop
 8004092:	e000      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10b      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800409e:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80040ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040b0:	430b      	orrs	r3, r1
 80040b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80040b4:	e003      	b.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80040be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80040ca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80040ce:	2300      	movs	r3, #0
 80040d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80040d4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80040d8:	460b      	mov	r3, r1
 80040da:	4313      	orrs	r3, r2
 80040dc:	d056      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80040de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80040e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040ea:	d038      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80040ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040f0:	d831      	bhi.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80040f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040f6:	d034      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80040f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040fc:	d82b      	bhi.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80040fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004102:	d01d      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004104:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004108:	d825      	bhi.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d006      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800410e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004112:	d00a      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004114:	e01f      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004116:	bf00      	nop
 8004118:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800411c:	4ba2      	ldr	r3, [pc, #648]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800411e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004120:	4aa1      	ldr	r2, [pc, #644]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004122:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004126:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004128:	e01c      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800412a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412e:	3308      	adds	r3, #8
 8004130:	2100      	movs	r1, #0
 8004132:	4618      	mov	r0, r3
 8004134:	f001 fb1c 	bl	8005770 <RCCEx_PLL2_Config>
 8004138:	4603      	mov	r3, r0
 800413a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800413e:	e011      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004144:	3328      	adds	r3, #40	@ 0x28
 8004146:	2100      	movs	r1, #0
 8004148:	4618      	mov	r0, r3
 800414a:	f001 fbc3 	bl	80058d4 <RCCEx_PLL3_Config>
 800414e:	4603      	mov	r3, r0
 8004150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004154:	e006      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800415c:	e002      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800415e:	bf00      	nop
 8004160:	e000      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004162:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800416c:	4b8e      	ldr	r3, [pc, #568]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004170:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004178:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800417c:	4a8a      	ldr	r2, [pc, #552]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800417e:	430b      	orrs	r3, r1
 8004180:	6593      	str	r3, [r2, #88]	@ 0x58
 8004182:	e003      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004188:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800418c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004194:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004198:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800419c:	2300      	movs	r3, #0
 800419e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80041a2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80041a6:	460b      	mov	r3, r1
 80041a8:	4313      	orrs	r3, r2
 80041aa:	d03a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80041ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b2:	2b30      	cmp	r3, #48	@ 0x30
 80041b4:	d01f      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80041b6:	2b30      	cmp	r3, #48	@ 0x30
 80041b8:	d819      	bhi.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80041ba:	2b20      	cmp	r3, #32
 80041bc:	d00c      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d815      	bhi.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d019      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80041c6:	2b10      	cmp	r3, #16
 80041c8:	d111      	bne.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041ca:	4b77      	ldr	r3, [pc, #476]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ce:	4a76      	ldr	r2, [pc, #472]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80041d6:	e011      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041dc:	3308      	adds	r3, #8
 80041de:	2102      	movs	r1, #2
 80041e0:	4618      	mov	r0, r3
 80041e2:	f001 fac5 	bl	8005770 <RCCEx_PLL2_Config>
 80041e6:	4603      	mov	r3, r0
 80041e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80041ec:	e006      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041f4:	e002      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80041fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10a      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004204:	4b68      	ldr	r3, [pc, #416]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004208:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800420c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004212:	4a65      	ldr	r2, [pc, #404]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004214:	430b      	orrs	r3, r1
 8004216:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004218:	e003      	b.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800421a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800421e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800422e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004232:	2300      	movs	r3, #0
 8004234:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004238:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800423c:	460b      	mov	r3, r1
 800423e:	4313      	orrs	r3, r2
 8004240:	d051      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004248:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800424c:	d035      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800424e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004252:	d82e      	bhi.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004254:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004258:	d031      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800425a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800425e:	d828      	bhi.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004260:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004264:	d01a      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800426a:	d822      	bhi.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800426c:	2b00      	cmp	r3, #0
 800426e:	d003      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004270:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004274:	d007      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004276:	e01c      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004278:	4b4b      	ldr	r3, [pc, #300]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800427a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427c:	4a4a      	ldr	r2, [pc, #296]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800427e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004282:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004284:	e01c      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428a:	3308      	adds	r3, #8
 800428c:	2100      	movs	r1, #0
 800428e:	4618      	mov	r0, r3
 8004290:	f001 fa6e 	bl	8005770 <RCCEx_PLL2_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800429a:	e011      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800429c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a0:	3328      	adds	r3, #40	@ 0x28
 80042a2:	2100      	movs	r1, #0
 80042a4:	4618      	mov	r0, r3
 80042a6:	f001 fb15 	bl	80058d4 <RCCEx_PLL3_Config>
 80042aa:	4603      	mov	r3, r0
 80042ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80042b0:	e006      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042b8:	e002      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80042ba:	bf00      	nop
 80042bc:	e000      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80042be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10a      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80042c8:	4b37      	ldr	r3, [pc, #220]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042d6:	4a34      	ldr	r2, [pc, #208]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042d8:	430b      	orrs	r3, r1
 80042da:	6513      	str	r3, [r2, #80]	@ 0x50
 80042dc:	e003      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80042f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80042f6:	2300      	movs	r3, #0
 80042f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80042fc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004300:	460b      	mov	r3, r1
 8004302:	4313      	orrs	r3, r2
 8004304:	d056      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800430c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004310:	d033      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004312:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004316:	d82c      	bhi.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004318:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800431c:	d02f      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800431e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004322:	d826      	bhi.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004324:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004328:	d02b      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800432a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800432e:	d820      	bhi.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004330:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004334:	d012      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004336:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800433a:	d81a      	bhi.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800433c:	2b00      	cmp	r3, #0
 800433e:	d022      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004344:	d115      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434a:	3308      	adds	r3, #8
 800434c:	2101      	movs	r1, #1
 800434e:	4618      	mov	r0, r3
 8004350:	f001 fa0e 	bl	8005770 <RCCEx_PLL2_Config>
 8004354:	4603      	mov	r3, r0
 8004356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800435a:	e015      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800435c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004360:	3328      	adds	r3, #40	@ 0x28
 8004362:	2101      	movs	r1, #1
 8004364:	4618      	mov	r0, r3
 8004366:	f001 fab5 	bl	80058d4 <RCCEx_PLL3_Config>
 800436a:	4603      	mov	r3, r0
 800436c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004370:	e00a      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004378:	e006      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800437a:	bf00      	nop
 800437c:	e004      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800437e:	bf00      	nop
 8004380:	e002      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004382:	bf00      	nop
 8004384:	e000      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004386:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004388:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10d      	bne.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004390:	4b05      	ldr	r3, [pc, #20]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004394:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800439e:	4a02      	ldr	r2, [pc, #8]	@ (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043a0:	430b      	orrs	r3, r1
 80043a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80043a4:	e006      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80043a6:	bf00      	nop
 80043a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80043b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80043c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80043c4:	2300      	movs	r3, #0
 80043c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80043ca:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4313      	orrs	r3, r2
 80043d2:	d055      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80043d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80043dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043e0:	d033      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80043e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043e6:	d82c      	bhi.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80043e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ec:	d02f      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80043ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f2:	d826      	bhi.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80043f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043f8:	d02b      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80043fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80043fe:	d820      	bhi.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004404:	d012      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800440a:	d81a      	bhi.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d022      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004410:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004414:	d115      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441a:	3308      	adds	r3, #8
 800441c:	2101      	movs	r1, #1
 800441e:	4618      	mov	r0, r3
 8004420:	f001 f9a6 	bl	8005770 <RCCEx_PLL2_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800442a:	e015      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800442c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004430:	3328      	adds	r3, #40	@ 0x28
 8004432:	2101      	movs	r1, #1
 8004434:	4618      	mov	r0, r3
 8004436:	f001 fa4d 	bl	80058d4 <RCCEx_PLL3_Config>
 800443a:	4603      	mov	r3, r0
 800443c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004440:	e00a      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004448:	e006      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800444a:	bf00      	nop
 800444c:	e004      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800444e:	bf00      	nop
 8004450:	e002      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004452:	bf00      	nop
 8004454:	e000      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004458:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004460:	4ba3      	ldr	r3, [pc, #652]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004464:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004470:	4a9f      	ldr	r2, [pc, #636]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004472:	430b      	orrs	r3, r1
 8004474:	6593      	str	r3, [r2, #88]	@ 0x58
 8004476:	e003      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004478:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800447c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004488:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800448c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004490:	2300      	movs	r3, #0
 8004492:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004496:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800449a:	460b      	mov	r3, r1
 800449c:	4313      	orrs	r3, r2
 800449e:	d037      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80044a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044aa:	d00e      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80044ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044b0:	d816      	bhi.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d018      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80044b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044ba:	d111      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044bc:	4b8c      	ldr	r3, [pc, #560]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c0:	4a8b      	ldr	r2, [pc, #556]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80044c8:	e00f      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ce:	3308      	adds	r3, #8
 80044d0:	2101      	movs	r1, #1
 80044d2:	4618      	mov	r0, r3
 80044d4:	f001 f94c 	bl	8005770 <RCCEx_PLL2_Config>
 80044d8:	4603      	mov	r3, r0
 80044da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80044de:	e004      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044e6:	e000      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80044e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10a      	bne.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80044f2:	4b7f      	ldr	r3, [pc, #508]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004500:	4a7b      	ldr	r2, [pc, #492]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004502:	430b      	orrs	r3, r1
 8004504:	6513      	str	r3, [r2, #80]	@ 0x50
 8004506:	e003      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800450c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004518:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800451c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004520:	2300      	movs	r3, #0
 8004522:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004526:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800452a:	460b      	mov	r3, r1
 800452c:	4313      	orrs	r3, r2
 800452e:	d039      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004536:	2b03      	cmp	r3, #3
 8004538:	d81c      	bhi.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800453a:	a201      	add	r2, pc, #4	@ (adr r2, 8004540 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800453c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004540:	0800457d 	.word	0x0800457d
 8004544:	08004551 	.word	0x08004551
 8004548:	0800455f 	.word	0x0800455f
 800454c:	0800457d 	.word	0x0800457d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004550:	4b67      	ldr	r3, [pc, #412]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004554:	4a66      	ldr	r2, [pc, #408]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004556:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800455a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800455c:	e00f      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	3308      	adds	r3, #8
 8004564:	2102      	movs	r1, #2
 8004566:	4618      	mov	r0, r3
 8004568:	f001 f902 	bl	8005770 <RCCEx_PLL2_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004572:	e004      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800457a:	e000      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800457c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800457e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10a      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004586:	4b5a      	ldr	r3, [pc, #360]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	f023 0103 	bic.w	r1, r3, #3
 800458e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004594:	4a56      	ldr	r2, [pc, #344]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004596:	430b      	orrs	r3, r1
 8004598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800459a:	e003      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800459c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80045b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045b4:	2300      	movs	r3, #0
 80045b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80045ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80045be:	460b      	mov	r3, r1
 80045c0:	4313      	orrs	r3, r2
 80045c2:	f000 809f 	beq.w	8004704 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045c6:	4b4b      	ldr	r3, [pc, #300]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a4a      	ldr	r2, [pc, #296]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80045cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045d2:	f7fd fa53 	bl	8001a7c <HAL_GetTick>
 80045d6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045da:	e00b      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045dc:	f7fd fa4e 	bl	8001a7c <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b64      	cmp	r3, #100	@ 0x64
 80045ea:	d903      	bls.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045f2:	e005      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045f4:	4b3f      	ldr	r3, [pc, #252]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0ed      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004600:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004604:	2b00      	cmp	r3, #0
 8004606:	d179      	bne.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004608:	4b39      	ldr	r3, [pc, #228]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800460a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004610:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004614:	4053      	eors	r3, r2
 8004616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800461a:	2b00      	cmp	r3, #0
 800461c:	d015      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800461e:	4b34      	ldr	r3, [pc, #208]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004622:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004626:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800462a:	4b31      	ldr	r3, [pc, #196]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800462c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462e:	4a30      	ldr	r2, [pc, #192]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004634:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004636:	4b2e      	ldr	r3, [pc, #184]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463a:	4a2d      	ldr	r2, [pc, #180]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800463c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004640:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004642:	4a2b      	ldr	r2, [pc, #172]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004644:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004648:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004656:	d118      	bne.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004658:	f7fd fa10 	bl	8001a7c <HAL_GetTick>
 800465c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004660:	e00d      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fd fa0b 	bl	8001a7c <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800466c:	1ad2      	subs	r2, r2, r3
 800466e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004672:	429a      	cmp	r2, r3
 8004674:	d903      	bls.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800467c:	e005      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800467e:	4b1c      	ldr	r3, [pc, #112]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0eb      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800468a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800468e:	2b00      	cmp	r3, #0
 8004690:	d129      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004696:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800469a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800469e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a2:	d10e      	bne.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80046a4:	4b12      	ldr	r3, [pc, #72]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80046ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046b4:	091a      	lsrs	r2, r3, #4
 80046b6:	4b10      	ldr	r3, [pc, #64]	@ (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	4a0d      	ldr	r2, [pc, #52]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046bc:	430b      	orrs	r3, r1
 80046be:	6113      	str	r3, [r2, #16]
 80046c0:	e005      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80046c2:	4b0b      	ldr	r3, [pc, #44]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	4a0a      	ldr	r2, [pc, #40]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046cc:	6113      	str	r3, [r2, #16]
 80046ce:	4b08      	ldr	r3, [pc, #32]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046d0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80046d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046de:	4a04      	ldr	r2, [pc, #16]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e4:	e00e      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80046ee:	e009      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80046f0:	58024400 	.word	0x58024400
 80046f4:	58024800 	.word	0x58024800
 80046f8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004700:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470c:	f002 0301 	and.w	r3, r2, #1
 8004710:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004714:	2300      	movs	r3, #0
 8004716:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800471a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800471e:	460b      	mov	r3, r1
 8004720:	4313      	orrs	r3, r2
 8004722:	f000 8089 	beq.w	8004838 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800472c:	2b28      	cmp	r3, #40	@ 0x28
 800472e:	d86b      	bhi.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004730:	a201      	add	r2, pc, #4	@ (adr r2, 8004738 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004736:	bf00      	nop
 8004738:	08004811 	.word	0x08004811
 800473c:	08004809 	.word	0x08004809
 8004740:	08004809 	.word	0x08004809
 8004744:	08004809 	.word	0x08004809
 8004748:	08004809 	.word	0x08004809
 800474c:	08004809 	.word	0x08004809
 8004750:	08004809 	.word	0x08004809
 8004754:	08004809 	.word	0x08004809
 8004758:	080047dd 	.word	0x080047dd
 800475c:	08004809 	.word	0x08004809
 8004760:	08004809 	.word	0x08004809
 8004764:	08004809 	.word	0x08004809
 8004768:	08004809 	.word	0x08004809
 800476c:	08004809 	.word	0x08004809
 8004770:	08004809 	.word	0x08004809
 8004774:	08004809 	.word	0x08004809
 8004778:	080047f3 	.word	0x080047f3
 800477c:	08004809 	.word	0x08004809
 8004780:	08004809 	.word	0x08004809
 8004784:	08004809 	.word	0x08004809
 8004788:	08004809 	.word	0x08004809
 800478c:	08004809 	.word	0x08004809
 8004790:	08004809 	.word	0x08004809
 8004794:	08004809 	.word	0x08004809
 8004798:	08004811 	.word	0x08004811
 800479c:	08004809 	.word	0x08004809
 80047a0:	08004809 	.word	0x08004809
 80047a4:	08004809 	.word	0x08004809
 80047a8:	08004809 	.word	0x08004809
 80047ac:	08004809 	.word	0x08004809
 80047b0:	08004809 	.word	0x08004809
 80047b4:	08004809 	.word	0x08004809
 80047b8:	08004811 	.word	0x08004811
 80047bc:	08004809 	.word	0x08004809
 80047c0:	08004809 	.word	0x08004809
 80047c4:	08004809 	.word	0x08004809
 80047c8:	08004809 	.word	0x08004809
 80047cc:	08004809 	.word	0x08004809
 80047d0:	08004809 	.word	0x08004809
 80047d4:	08004809 	.word	0x08004809
 80047d8:	08004811 	.word	0x08004811
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	3308      	adds	r3, #8
 80047e2:	2101      	movs	r1, #1
 80047e4:	4618      	mov	r0, r3
 80047e6:	f000 ffc3 	bl	8005770 <RCCEx_PLL2_Config>
 80047ea:	4603      	mov	r3, r0
 80047ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80047f0:	e00f      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	3328      	adds	r3, #40	@ 0x28
 80047f8:	2101      	movs	r1, #1
 80047fa:	4618      	mov	r0, r3
 80047fc:	f001 f86a 	bl	80058d4 <RCCEx_PLL3_Config>
 8004800:	4603      	mov	r3, r0
 8004802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004806:	e004      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800480e:	e000      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004810:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10a      	bne.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800481a:	4bbf      	ldr	r3, [pc, #764]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800481c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004826:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004828:	4abb      	ldr	r2, [pc, #748]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800482a:	430b      	orrs	r3, r1
 800482c:	6553      	str	r3, [r2, #84]	@ 0x54
 800482e:	e003      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004834:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004840:	f002 0302 	and.w	r3, r2, #2
 8004844:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004848:	2300      	movs	r3, #0
 800484a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800484e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004852:	460b      	mov	r3, r1
 8004854:	4313      	orrs	r3, r2
 8004856:	d041      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800485e:	2b05      	cmp	r3, #5
 8004860:	d824      	bhi.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004862:	a201      	add	r2, pc, #4	@ (adr r2, 8004868 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004868:	080048b5 	.word	0x080048b5
 800486c:	08004881 	.word	0x08004881
 8004870:	08004897 	.word	0x08004897
 8004874:	080048b5 	.word	0x080048b5
 8004878:	080048b5 	.word	0x080048b5
 800487c:	080048b5 	.word	0x080048b5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004884:	3308      	adds	r3, #8
 8004886:	2101      	movs	r1, #1
 8004888:	4618      	mov	r0, r3
 800488a:	f000 ff71 	bl	8005770 <RCCEx_PLL2_Config>
 800488e:	4603      	mov	r3, r0
 8004890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004894:	e00f      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489a:	3328      	adds	r3, #40	@ 0x28
 800489c:	2101      	movs	r1, #1
 800489e:	4618      	mov	r0, r3
 80048a0:	f001 f818 	bl	80058d4 <RCCEx_PLL3_Config>
 80048a4:	4603      	mov	r3, r0
 80048a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80048aa:	e004      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048b2:	e000      	b.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80048b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10a      	bne.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80048be:	4b96      	ldr	r3, [pc, #600]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c2:	f023 0107 	bic.w	r1, r3, #7
 80048c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048cc:	4a92      	ldr	r2, [pc, #584]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048ce:	430b      	orrs	r3, r1
 80048d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80048d2:	e003      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e4:	f002 0304 	and.w	r3, r2, #4
 80048e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80048ec:	2300      	movs	r3, #0
 80048ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80048f6:	460b      	mov	r3, r1
 80048f8:	4313      	orrs	r3, r2
 80048fa:	d044      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80048fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004900:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004904:	2b05      	cmp	r3, #5
 8004906:	d825      	bhi.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004908:	a201      	add	r2, pc, #4	@ (adr r2, 8004910 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800490a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490e:	bf00      	nop
 8004910:	0800495d 	.word	0x0800495d
 8004914:	08004929 	.word	0x08004929
 8004918:	0800493f 	.word	0x0800493f
 800491c:	0800495d 	.word	0x0800495d
 8004920:	0800495d 	.word	0x0800495d
 8004924:	0800495d 	.word	0x0800495d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492c:	3308      	adds	r3, #8
 800492e:	2101      	movs	r1, #1
 8004930:	4618      	mov	r0, r3
 8004932:	f000 ff1d 	bl	8005770 <RCCEx_PLL2_Config>
 8004936:	4603      	mov	r3, r0
 8004938:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800493c:	e00f      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800493e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004942:	3328      	adds	r3, #40	@ 0x28
 8004944:	2101      	movs	r1, #1
 8004946:	4618      	mov	r0, r3
 8004948:	f000 ffc4 	bl	80058d4 <RCCEx_PLL3_Config>
 800494c:	4603      	mov	r3, r0
 800494e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004952:	e004      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800495a:	e000      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800495c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800495e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10b      	bne.n	800497e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004966:	4b6c      	ldr	r3, [pc, #432]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496a:	f023 0107 	bic.w	r1, r3, #7
 800496e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004976:	4a68      	ldr	r2, [pc, #416]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004978:	430b      	orrs	r3, r1
 800497a:	6593      	str	r3, [r2, #88]	@ 0x58
 800497c:	e003      	b.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800497e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004982:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498e:	f002 0320 	and.w	r3, r2, #32
 8004992:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004996:	2300      	movs	r3, #0
 8004998:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800499c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80049a0:	460b      	mov	r3, r1
 80049a2:	4313      	orrs	r3, r2
 80049a4:	d055      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80049a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049b2:	d033      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80049b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049b8:	d82c      	bhi.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049be:	d02f      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c4:	d826      	bhi.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049ca:	d02b      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80049cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049d0:	d820      	bhi.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d6:	d012      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80049d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049dc:	d81a      	bhi.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d022      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80049e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049e6:	d115      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ec:	3308      	adds	r3, #8
 80049ee:	2100      	movs	r1, #0
 80049f0:	4618      	mov	r0, r3
 80049f2:	f000 febd 	bl	8005770 <RCCEx_PLL2_Config>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80049fc:	e015      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a02:	3328      	adds	r3, #40	@ 0x28
 8004a04:	2102      	movs	r1, #2
 8004a06:	4618      	mov	r0, r3
 8004a08:	f000 ff64 	bl	80058d4 <RCCEx_PLL3_Config>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004a12:	e00a      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a1a:	e006      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a1c:	bf00      	nop
 8004a1e:	e004      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a20:	bf00      	nop
 8004a22:	e002      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a24:	bf00      	nop
 8004a26:	e000      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004a28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10b      	bne.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a32:	4b39      	ldr	r3, [pc, #228]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a36:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a42:	4a35      	ldr	r2, [pc, #212]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a44:	430b      	orrs	r3, r1
 8004a46:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a48:	e003      	b.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a5a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004a5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a62:	2300      	movs	r3, #0
 8004a64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004a68:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	d058      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a7a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a7e:	d033      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004a80:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a84:	d82c      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a8a:	d02f      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a90:	d826      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a96:	d02b      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004a98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a9c:	d820      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa2:	d012      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa8:	d81a      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d022      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab2:	d115      	bne.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab8:	3308      	adds	r3, #8
 8004aba:	2100      	movs	r1, #0
 8004abc:	4618      	mov	r0, r3
 8004abe:	f000 fe57 	bl	8005770 <RCCEx_PLL2_Config>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ac8:	e015      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	3328      	adds	r3, #40	@ 0x28
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 fefe 	bl	80058d4 <RCCEx_PLL3_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004ade:	e00a      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ae6:	e006      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004ae8:	bf00      	nop
 8004aea:	e004      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004aec:	bf00      	nop
 8004aee:	e002      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004af0:	bf00      	nop
 8004af2:	e000      	b.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004af6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10e      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004afe:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b02:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b0e:	4a02      	ldr	r2, [pc, #8]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b10:	430b      	orrs	r3, r1
 8004b12:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b14:	e006      	b.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004b16:	bf00      	nop
 8004b18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004b30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b34:	2300      	movs	r3, #0
 8004b36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b3a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4313      	orrs	r3, r2
 8004b42:	d055      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b48:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b4c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b50:	d033      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004b52:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004b56:	d82c      	bhi.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b5c:	d02f      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b62:	d826      	bhi.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b64:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b68:	d02b      	beq.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004b6a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004b6e:	d820      	bhi.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b74:	d012      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004b76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b7a:	d81a      	bhi.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d022      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004b80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b84:	d115      	bne.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8a:	3308      	adds	r3, #8
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fdee 	bl	8005770 <RCCEx_PLL2_Config>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b9a:	e015      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba0:	3328      	adds	r3, #40	@ 0x28
 8004ba2:	2102      	movs	r1, #2
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 fe95 	bl	80058d4 <RCCEx_PLL3_Config>
 8004baa:	4603      	mov	r3, r0
 8004bac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004bb0:	e00a      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bb8:	e006      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004bba:	bf00      	nop
 8004bbc:	e004      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004bbe:	bf00      	nop
 8004bc0:	e002      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004bc2:	bf00      	nop
 8004bc4:	e000      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004bc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10b      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004bd0:	4ba1      	ldr	r3, [pc, #644]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004be0:	4a9d      	ldr	r2, [pc, #628]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004be2:	430b      	orrs	r3, r1
 8004be4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004be6:	e003      	b.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf8:	f002 0308 	and.w	r3, r2, #8
 8004bfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c00:	2300      	movs	r3, #0
 8004c02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c06:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	d01e      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c1c:	d10c      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c22:	3328      	adds	r3, #40	@ 0x28
 8004c24:	2102      	movs	r1, #2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fe54 	bl	80058d4 <RCCEx_PLL3_Config>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004c38:	4b87      	ldr	r3, [pc, #540]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c48:	4a83      	ldr	r2, [pc, #524]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c4a:	430b      	orrs	r3, r1
 8004c4c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c56:	f002 0310 	and.w	r3, r2, #16
 8004c5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c5e:	2300      	movs	r3, #0
 8004c60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004c64:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	d01e      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c7a:	d10c      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c80:	3328      	adds	r3, #40	@ 0x28
 8004c82:	2102      	movs	r1, #2
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 fe25 	bl	80058d4 <RCCEx_PLL3_Config>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c96:	4b70      	ldr	r3, [pc, #448]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ca6:	4a6c      	ldr	r2, [pc, #432]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004cb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004cc2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	d03e      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004cd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cd8:	d022      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004cda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cde:	d81b      	bhi.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce8:	d00b      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004cea:	e015      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf0:	3308      	adds	r3, #8
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f000 fd3b 	bl	8005770 <RCCEx_PLL2_Config>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d00:	e00f      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d06:	3328      	adds	r3, #40	@ 0x28
 8004d08:	2102      	movs	r1, #2
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fde2 	bl	80058d4 <RCCEx_PLL3_Config>
 8004d10:	4603      	mov	r3, r0
 8004d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d16:	e004      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d1e:	e000      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10b      	bne.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d2a:	4b4b      	ldr	r3, [pc, #300]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d36:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d3a:	4a47      	ldr	r2, [pc, #284]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d3c:	430b      	orrs	r3, r1
 8004d3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d40:	e003      	b.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d52:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004d56:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d58:	2300      	movs	r3, #0
 8004d5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d5c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004d60:	460b      	mov	r3, r1
 8004d62:	4313      	orrs	r3, r2
 8004d64:	d03b      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d72:	d01f      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004d74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d78:	d818      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d7e:	d003      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004d80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d84:	d007      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004d86:	e011      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d88:	4b33      	ldr	r3, [pc, #204]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8c:	4a32      	ldr	r2, [pc, #200]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d94:	e00f      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9a:	3328      	adds	r3, #40	@ 0x28
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 fd98 	bl	80058d4 <RCCEx_PLL3_Config>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004daa:	e004      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004db2:	e000      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10b      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dbe:	4b26      	ldr	r3, [pc, #152]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dce:	4a22      	ldr	r2, [pc, #136]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004dd4:	e003      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004dea:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dec:	2300      	movs	r3, #0
 8004dee:	677b      	str	r3, [r7, #116]	@ 0x74
 8004df0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004df4:	460b      	mov	r3, r1
 8004df6:	4313      	orrs	r3, r2
 8004df8:	d034      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e08:	d007      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004e0a:	e011      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e0c:	4b12      	ldr	r3, [pc, #72]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e10:	4a11      	ldr	r2, [pc, #68]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e18:	e00e      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1e:	3308      	adds	r3, #8
 8004e20:	2102      	movs	r1, #2
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 fca4 	bl	8005770 <RCCEx_PLL2_Config>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004e2e:	e003      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10d      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004e40:	4b05      	ldr	r3, [pc, #20]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e44:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e4e:	4a02      	ldr	r2, [pc, #8]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e50:	430b      	orrs	r3, r1
 8004e52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e54:	e006      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004e56:	bf00      	nop
 8004e58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004e70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e72:	2300      	movs	r3, #0
 8004e74:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e76:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	d00c      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e84:	3328      	adds	r3, #40	@ 0x28
 8004e86:	2102      	movs	r1, #2
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f000 fd23 	bl	80058d4 <RCCEx_PLL3_Config>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004ea6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	667b      	str	r3, [r7, #100]	@ 0x64
 8004eac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	d038      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ebe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ec2:	d018      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004ec4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ec8:	d811      	bhi.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004eca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ece:	d014      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ed4:	d80b      	bhi.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d011      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004eda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ede:	d106      	bne.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ee0:	4bc3      	ldr	r3, [pc, #780]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee4:	4ac2      	ldr	r2, [pc, #776]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ee6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004eec:	e008      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ef4:	e004      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ef6:	bf00      	nop
 8004ef8:	e002      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004efa:	bf00      	nop
 8004efc:	e000      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004efe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10b      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f08:	4bb9      	ldr	r3, [pc, #740]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f0c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f18:	4ab5      	ldr	r2, [pc, #724]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f1a:	430b      	orrs	r3, r1
 8004f1c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f1e:	e003      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f30:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004f34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f36:	2300      	movs	r3, #0
 8004f38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f3a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4313      	orrs	r3, r2
 8004f42:	d009      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f44:	4baa      	ldr	r3, [pc, #680]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f52:	4aa7      	ldr	r2, [pc, #668]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f54:	430b      	orrs	r3, r1
 8004f56:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f60:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004f64:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f66:	2300      	movs	r3, #0
 8004f68:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f6a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004f6e:	460b      	mov	r3, r1
 8004f70:	4313      	orrs	r3, r2
 8004f72:	d00a      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004f74:	4b9e      	ldr	r3, [pc, #632]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f80:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f84:	4a9a      	ldr	r2, [pc, #616]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f86:	430b      	orrs	r3, r1
 8004f88:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f92:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004f96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f98:	2300      	movs	r3, #0
 8004f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f9c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004fa0:	460b      	mov	r3, r1
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	d009      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004fa6:	4b92      	ldr	r3, [pc, #584]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004faa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fb4:	4a8e      	ldr	r2, [pc, #568]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fb6:	430b      	orrs	r3, r1
 8004fb8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004fc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fc8:	2300      	movs	r3, #0
 8004fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fcc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	d00e      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fd6:	4b86      	ldr	r3, [pc, #536]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	4a85      	ldr	r2, [pc, #532]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fdc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004fe0:	6113      	str	r3, [r2, #16]
 8004fe2:	4b83      	ldr	r3, [pc, #524]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fe4:	6919      	ldr	r1, [r3, #16]
 8004fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004fee:	4a80      	ldr	r2, [pc, #512]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005000:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005002:	2300      	movs	r3, #0
 8005004:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005006:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800500a:	460b      	mov	r3, r1
 800500c:	4313      	orrs	r3, r2
 800500e:	d009      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005010:	4b77      	ldr	r3, [pc, #476]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005014:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501e:	4a74      	ldr	r2, [pc, #464]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005020:	430b      	orrs	r3, r1
 8005022:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005030:	633b      	str	r3, [r7, #48]	@ 0x30
 8005032:	2300      	movs	r3, #0
 8005034:	637b      	str	r3, [r7, #52]	@ 0x34
 8005036:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800503a:	460b      	mov	r3, r1
 800503c:	4313      	orrs	r3, r2
 800503e:	d00a      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005040:	4b6b      	ldr	r3, [pc, #428]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005044:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005050:	4a67      	ldr	r2, [pc, #412]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005052:	430b      	orrs	r3, r1
 8005054:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505e:	2100      	movs	r1, #0
 8005060:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005068:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800506c:	460b      	mov	r3, r1
 800506e:	4313      	orrs	r3, r2
 8005070:	d011      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005076:	3308      	adds	r3, #8
 8005078:	2100      	movs	r1, #0
 800507a:	4618      	mov	r0, r3
 800507c:	f000 fb78 	bl	8005770 <RCCEx_PLL2_Config>
 8005080:	4603      	mov	r3, r0
 8005082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005086:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800508e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005092:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800509a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509e:	2100      	movs	r1, #0
 80050a0:	6239      	str	r1, [r7, #32]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80050a8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80050ac:	460b      	mov	r3, r1
 80050ae:	4313      	orrs	r3, r2
 80050b0:	d011      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b6:	3308      	adds	r3, #8
 80050b8:	2101      	movs	r1, #1
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 fb58 	bl	8005770 <RCCEx_PLL2_Config>
 80050c0:	4603      	mov	r3, r0
 80050c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80050c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050de:	2100      	movs	r1, #0
 80050e0:	61b9      	str	r1, [r7, #24]
 80050e2:	f003 0304 	and.w	r3, r3, #4
 80050e6:	61fb      	str	r3, [r7, #28]
 80050e8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80050ec:	460b      	mov	r3, r1
 80050ee:	4313      	orrs	r3, r2
 80050f0:	d011      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f6:	3308      	adds	r3, #8
 80050f8:	2102      	movs	r1, #2
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fb38 	bl	8005770 <RCCEx_PLL2_Config>
 8005100:	4603      	mov	r3, r0
 8005102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005112:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511e:	2100      	movs	r1, #0
 8005120:	6139      	str	r1, [r7, #16]
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	617b      	str	r3, [r7, #20]
 8005128:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800512c:	460b      	mov	r3, r1
 800512e:	4313      	orrs	r3, r2
 8005130:	d011      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005136:	3328      	adds	r3, #40	@ 0x28
 8005138:	2100      	movs	r1, #0
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fbca 	bl	80058d4 <RCCEx_PLL3_Config>
 8005140:	4603      	mov	r3, r0
 8005142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005152:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515e:	2100      	movs	r1, #0
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	f003 0310 	and.w	r3, r3, #16
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800516c:	460b      	mov	r3, r1
 800516e:	4313      	orrs	r3, r2
 8005170:	d011      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005176:	3328      	adds	r3, #40	@ 0x28
 8005178:	2101      	movs	r1, #1
 800517a:	4618      	mov	r0, r3
 800517c:	f000 fbaa 	bl	80058d4 <RCCEx_PLL3_Config>
 8005180:	4603      	mov	r3, r0
 8005182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800518e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	2100      	movs	r1, #0
 80051a0:	6039      	str	r1, [r7, #0]
 80051a2:	f003 0320 	and.w	r3, r3, #32
 80051a6:	607b      	str	r3, [r7, #4]
 80051a8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80051ac:	460b      	mov	r3, r1
 80051ae:	4313      	orrs	r3, r2
 80051b0:	d011      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b6:	3328      	adds	r3, #40	@ 0x28
 80051b8:	2102      	movs	r1, #2
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fb8a 	bl	80058d4 <RCCEx_PLL3_Config>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80051d6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80051de:	2300      	movs	r3, #0
 80051e0:	e000      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80051ea:	46bd      	mov	sp, r7
 80051ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051f0:	58024400 	.word	0x58024400

080051f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80051f8:	f7fe fd96 	bl	8003d28 <HAL_RCC_GetHCLKFreq>
 80051fc:	4602      	mov	r2, r0
 80051fe:	4b06      	ldr	r3, [pc, #24]	@ (8005218 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	091b      	lsrs	r3, r3, #4
 8005204:	f003 0307 	and.w	r3, r3, #7
 8005208:	4904      	ldr	r1, [pc, #16]	@ (800521c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800520a:	5ccb      	ldrb	r3, [r1, r3]
 800520c:	f003 031f 	and.w	r3, r3, #31
 8005210:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005214:	4618      	mov	r0, r3
 8005216:	bd80      	pop	{r7, pc}
 8005218:	58024400 	.word	0x58024400
 800521c:	08009954 	.word	0x08009954

08005220 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005220:	b480      	push	{r7}
 8005222:	b089      	sub	sp, #36	@ 0x24
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005228:	4ba1      	ldr	r3, [pc, #644]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005232:	4b9f      	ldr	r3, [pc, #636]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005236:	0b1b      	lsrs	r3, r3, #12
 8005238:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800523c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800523e:	4b9c      	ldr	r3, [pc, #624]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005242:	091b      	lsrs	r3, r3, #4
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800524a:	4b99      	ldr	r3, [pc, #612]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800524c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800524e:	08db      	lsrs	r3, r3, #3
 8005250:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	fb02 f303 	mul.w	r3, r2, r3
 800525a:	ee07 3a90 	vmov	s15, r3
 800525e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005262:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 8111 	beq.w	8005490 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	2b02      	cmp	r3, #2
 8005272:	f000 8083 	beq.w	800537c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	2b02      	cmp	r3, #2
 800527a:	f200 80a1 	bhi.w	80053c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d003      	beq.n	800528c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d056      	beq.n	8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800528a:	e099      	b.n	80053c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800528c:	4b88      	ldr	r3, [pc, #544]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0320 	and.w	r3, r3, #32
 8005294:	2b00      	cmp	r3, #0
 8005296:	d02d      	beq.n	80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005298:	4b85      	ldr	r3, [pc, #532]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	08db      	lsrs	r3, r3, #3
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	4a84      	ldr	r2, [pc, #528]	@ (80054b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80052a4:	fa22 f303 	lsr.w	r3, r2, r3
 80052a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	ee07 3a90 	vmov	s15, r3
 80052b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052c2:	4b7b      	ldr	r3, [pc, #492]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ca:	ee07 3a90 	vmov	s15, r3
 80052ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80052d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80052da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80052f2:	e087      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	ee07 3a90 	vmov	s15, r3
 80052fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80054bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005306:	4b6a      	ldr	r3, [pc, #424]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530e:	ee07 3a90 	vmov	s15, r3
 8005312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005316:	ed97 6a03 	vldr	s12, [r7, #12]
 800531a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800531e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800532a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800532e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005332:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005336:	e065      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	ee07 3a90 	vmov	s15, r3
 800533e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005342:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80054c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800534a:	4b59      	ldr	r3, [pc, #356]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800534c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005352:	ee07 3a90 	vmov	s15, r3
 8005356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800535a:	ed97 6a03 	vldr	s12, [r7, #12]
 800535e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800536a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800536e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005376:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800537a:	e043      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	ee07 3a90 	vmov	s15, r3
 8005382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005386:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80054c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800538a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800538e:	4b48      	ldr	r3, [pc, #288]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005396:	ee07 3a90 	vmov	s15, r3
 800539a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800539e:	ed97 6a03 	vldr	s12, [r7, #12]
 80053a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053be:	e021      	b.n	8005404 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	ee07 3a90 	vmov	s15, r3
 80053c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80054c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80053ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053d2:	4b37      	ldr	r3, [pc, #220]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053da:	ee07 3a90 	vmov	s15, r3
 80053de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80054b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005402:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005404:	4b2a      	ldr	r3, [pc, #168]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005408:	0a5b      	lsrs	r3, r3, #9
 800540a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800540e:	ee07 3a90 	vmov	s15, r3
 8005412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005416:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800541a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800541e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800542a:	ee17 2a90 	vmov	r2, s15
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005432:	4b1f      	ldr	r3, [pc, #124]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	0c1b      	lsrs	r3, r3, #16
 8005438:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800543c:	ee07 3a90 	vmov	s15, r3
 8005440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005444:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005448:	ee37 7a87 	vadd.f32	s14, s15, s14
 800544c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005458:	ee17 2a90 	vmov	r2, s15
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005460:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005464:	0e1b      	lsrs	r3, r3, #24
 8005466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800546a:	ee07 3a90 	vmov	s15, r3
 800546e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005472:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005476:	ee37 7a87 	vadd.f32	s14, s15, s14
 800547a:	edd7 6a07 	vldr	s13, [r7, #28]
 800547e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005486:	ee17 2a90 	vmov	r2, s15
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800548e:	e008      	b.n	80054a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	609a      	str	r2, [r3, #8]
}
 80054a2:	bf00      	nop
 80054a4:	3724      	adds	r7, #36	@ 0x24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	58024400 	.word	0x58024400
 80054b4:	03d09000 	.word	0x03d09000
 80054b8:	46000000 	.word	0x46000000
 80054bc:	4c742400 	.word	0x4c742400
 80054c0:	4a742400 	.word	0x4a742400
 80054c4:	4bbebc20 	.word	0x4bbebc20

080054c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b089      	sub	sp, #36	@ 0x24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054d0:	4ba1      	ldr	r3, [pc, #644]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d4:	f003 0303 	and.w	r3, r3, #3
 80054d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80054da:	4b9f      	ldr	r3, [pc, #636]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054de:	0d1b      	lsrs	r3, r3, #20
 80054e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80054e6:	4b9c      	ldr	r3, [pc, #624]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ea:	0a1b      	lsrs	r3, r3, #8
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80054f2:	4b99      	ldr	r3, [pc, #612]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	08db      	lsrs	r3, r3, #3
 80054f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	ee07 3a90 	vmov	s15, r3
 8005506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800550a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 8111 	beq.w	8005738 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2b02      	cmp	r3, #2
 800551a:	f000 8083 	beq.w	8005624 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	2b02      	cmp	r3, #2
 8005522:	f200 80a1 	bhi.w	8005668 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d056      	beq.n	80055e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005532:	e099      	b.n	8005668 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005534:	4b88      	ldr	r3, [pc, #544]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b00      	cmp	r3, #0
 800553e:	d02d      	beq.n	800559c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005540:	4b85      	ldr	r3, [pc, #532]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	08db      	lsrs	r3, r3, #3
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	4a84      	ldr	r2, [pc, #528]	@ (800575c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800554c:	fa22 f303 	lsr.w	r3, r2, r3
 8005550:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	ee07 3a90 	vmov	s15, r3
 8005558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	ee07 3a90 	vmov	s15, r3
 8005562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800556a:	4b7b      	ldr	r3, [pc, #492]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005572:	ee07 3a90 	vmov	s15, r3
 8005576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800557a:	ed97 6a03 	vldr	s12, [r7, #12]
 800557e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800558a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800558e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005596:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800559a:	e087      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	ee07 3a90 	vmov	s15, r3
 80055a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005764 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80055aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055b6:	ee07 3a90 	vmov	s15, r3
 80055ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055be:	ed97 6a03 	vldr	s12, [r7, #12]
 80055c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80055de:	e065      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	ee07 3a90 	vmov	s15, r3
 80055e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005768 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80055ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055f2:	4b59      	ldr	r3, [pc, #356]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fa:	ee07 3a90 	vmov	s15, r3
 80055fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005602:	ed97 6a03 	vldr	s12, [r7, #12]
 8005606:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800560a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800560e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800561a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800561e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005622:	e043      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	ee07 3a90 	vmov	s15, r3
 800562a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800562e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800576c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005636:	4b48      	ldr	r3, [pc, #288]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800563e:	ee07 3a90 	vmov	s15, r3
 8005642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005646:	ed97 6a03 	vldr	s12, [r7, #12]
 800564a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800564e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800565a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800565e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005662:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005666:	e021      	b.n	80056ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	ee07 3a90 	vmov	s15, r3
 800566e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005672:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005768 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800567a:	4b37      	ldr	r3, [pc, #220]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005682:	ee07 3a90 	vmov	s15, r3
 8005686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800568a:	ed97 6a03 	vldr	s12, [r7, #12]
 800568e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005760 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800569a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800569e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80056ac:	4b2a      	ldr	r3, [pc, #168]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	0a5b      	lsrs	r3, r3, #9
 80056b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056b6:	ee07 3a90 	vmov	s15, r3
 80056ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80056ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056d2:	ee17 2a90 	vmov	r2, s15
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80056da:	4b1f      	ldr	r3, [pc, #124]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	0c1b      	lsrs	r3, r3, #16
 80056e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056e4:	ee07 3a90 	vmov	s15, r3
 80056e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80056f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80056f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005700:	ee17 2a90 	vmov	r2, s15
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005708:	4b13      	ldr	r3, [pc, #76]	@ (8005758 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800570a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570c:	0e1b      	lsrs	r3, r3, #24
 800570e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005712:	ee07 3a90 	vmov	s15, r3
 8005716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800571e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005722:	edd7 6a07 	vldr	s13, [r7, #28]
 8005726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800572a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800572e:	ee17 2a90 	vmov	r2, s15
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005736:	e008      	b.n	800574a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	609a      	str	r2, [r3, #8]
}
 800574a:	bf00      	nop
 800574c:	3724      	adds	r7, #36	@ 0x24
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	58024400 	.word	0x58024400
 800575c:	03d09000 	.word	0x03d09000
 8005760:	46000000 	.word	0x46000000
 8005764:	4c742400 	.word	0x4c742400
 8005768:	4a742400 	.word	0x4a742400
 800576c:	4bbebc20 	.word	0x4bbebc20

08005770 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800577a:	2300      	movs	r3, #0
 800577c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800577e:	4b53      	ldr	r3, [pc, #332]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	2b03      	cmp	r3, #3
 8005788:	d101      	bne.n	800578e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e099      	b.n	80058c2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800578e:	4b4f      	ldr	r3, [pc, #316]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a4e      	ldr	r2, [pc, #312]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005794:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005798:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800579a:	f7fc f96f 	bl	8001a7c <HAL_GetTick>
 800579e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057a0:	e008      	b.n	80057b4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80057a2:	f7fc f96b 	bl	8001a7c <HAL_GetTick>
 80057a6:	4602      	mov	r2, r0
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d901      	bls.n	80057b4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e086      	b.n	80058c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057b4:	4b45      	ldr	r3, [pc, #276]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1f0      	bne.n	80057a2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80057c0:	4b42      	ldr	r3, [pc, #264]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 80057c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	031b      	lsls	r3, r3, #12
 80057ce:	493f      	ldr	r1, [pc, #252]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	3b01      	subs	r3, #1
 80057da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	3b01      	subs	r3, #1
 80057e4:	025b      	lsls	r3, r3, #9
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	431a      	orrs	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	3b01      	subs	r3, #1
 80057f0:	041b      	lsls	r3, r3, #16
 80057f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80057f6:	431a      	orrs	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	3b01      	subs	r3, #1
 80057fe:	061b      	lsls	r3, r3, #24
 8005800:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005804:	4931      	ldr	r1, [pc, #196]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005806:	4313      	orrs	r3, r2
 8005808:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800580a:	4b30      	ldr	r3, [pc, #192]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 800580c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	695b      	ldr	r3, [r3, #20]
 8005816:	492d      	ldr	r1, [pc, #180]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005818:	4313      	orrs	r3, r2
 800581a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800581c:	4b2b      	ldr	r3, [pc, #172]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 800581e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005820:	f023 0220 	bic.w	r2, r3, #32
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	4928      	ldr	r1, [pc, #160]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 800582a:	4313      	orrs	r3, r2
 800582c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800582e:	4b27      	ldr	r3, [pc, #156]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	4a26      	ldr	r2, [pc, #152]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005834:	f023 0310 	bic.w	r3, r3, #16
 8005838:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800583a:	4b24      	ldr	r3, [pc, #144]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 800583c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800583e:	4b24      	ldr	r3, [pc, #144]	@ (80058d0 <RCCEx_PLL2_Config+0x160>)
 8005840:	4013      	ands	r3, r2
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	69d2      	ldr	r2, [r2, #28]
 8005846:	00d2      	lsls	r2, r2, #3
 8005848:	4920      	ldr	r1, [pc, #128]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 800584a:	4313      	orrs	r3, r2
 800584c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800584e:	4b1f      	ldr	r3, [pc, #124]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005852:	4a1e      	ldr	r2, [pc, #120]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005854:	f043 0310 	orr.w	r3, r3, #16
 8005858:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d106      	bne.n	800586e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005860:	4b1a      	ldr	r3, [pc, #104]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005864:	4a19      	ldr	r2, [pc, #100]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005866:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800586a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800586c:	e00f      	b.n	800588e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d106      	bne.n	8005882 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005874:	4b15      	ldr	r3, [pc, #84]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005878:	4a14      	ldr	r2, [pc, #80]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 800587a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800587e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005880:	e005      	b.n	800588e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005882:	4b12      	ldr	r3, [pc, #72]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005886:	4a11      	ldr	r2, [pc, #68]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005888:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800588c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800588e:	4b0f      	ldr	r3, [pc, #60]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a0e      	ldr	r2, [pc, #56]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 8005894:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005898:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800589a:	f7fc f8ef 	bl	8001a7c <HAL_GetTick>
 800589e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058a0:	e008      	b.n	80058b4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058a2:	f7fc f8eb 	bl	8001a7c <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d901      	bls.n	80058b4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e006      	b.n	80058c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058b4:	4b05      	ldr	r3, [pc, #20]	@ (80058cc <RCCEx_PLL2_Config+0x15c>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d0f0      	beq.n	80058a2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80058c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	58024400 	.word	0x58024400
 80058d0:	ffff0007 	.word	0xffff0007

080058d4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058e2:	4b53      	ldr	r3, [pc, #332]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80058e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e6:	f003 0303 	and.w	r3, r3, #3
 80058ea:	2b03      	cmp	r3, #3
 80058ec:	d101      	bne.n	80058f2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e099      	b.n	8005a26 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80058f2:	4b4f      	ldr	r3, [pc, #316]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a4e      	ldr	r2, [pc, #312]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80058f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058fe:	f7fc f8bd 	bl	8001a7c <HAL_GetTick>
 8005902:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005904:	e008      	b.n	8005918 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005906:	f7fc f8b9 	bl	8001a7c <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e086      	b.n	8005a26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005918:	4b45      	ldr	r3, [pc, #276]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1f0      	bne.n	8005906 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005924:	4b42      	ldr	r3, [pc, #264]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005928:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	051b      	lsls	r3, r3, #20
 8005932:	493f      	ldr	r1, [pc, #252]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005934:	4313      	orrs	r3, r2
 8005936:	628b      	str	r3, [r1, #40]	@ 0x28
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	3b01      	subs	r3, #1
 800593e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	3b01      	subs	r3, #1
 8005948:	025b      	lsls	r3, r3, #9
 800594a:	b29b      	uxth	r3, r3
 800594c:	431a      	orrs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	3b01      	subs	r3, #1
 8005954:	041b      	lsls	r3, r3, #16
 8005956:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800595a:	431a      	orrs	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	3b01      	subs	r3, #1
 8005962:	061b      	lsls	r3, r3, #24
 8005964:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005968:	4931      	ldr	r1, [pc, #196]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 800596a:	4313      	orrs	r3, r2
 800596c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800596e:	4b30      	ldr	r3, [pc, #192]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005972:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	492d      	ldr	r1, [pc, #180]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 800597c:	4313      	orrs	r3, r2
 800597e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005980:	4b2b      	ldr	r3, [pc, #172]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005984:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	4928      	ldr	r1, [pc, #160]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 800598e:	4313      	orrs	r3, r2
 8005990:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005992:	4b27      	ldr	r3, [pc, #156]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005996:	4a26      	ldr	r2, [pc, #152]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800599c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800599e:	4b24      	ldr	r3, [pc, #144]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059a2:	4b24      	ldr	r3, [pc, #144]	@ (8005a34 <RCCEx_PLL3_Config+0x160>)
 80059a4:	4013      	ands	r3, r2
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	69d2      	ldr	r2, [r2, #28]
 80059aa:	00d2      	lsls	r2, r2, #3
 80059ac:	4920      	ldr	r1, [pc, #128]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80059b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d106      	bne.n	80059d2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80059c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c8:	4a19      	ldr	r2, [pc, #100]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059d0:	e00f      	b.n	80059f2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d106      	bne.n	80059e6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80059d8:	4b15      	ldr	r3, [pc, #84]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059dc:	4a14      	ldr	r2, [pc, #80]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80059e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059e4:	e005      	b.n	80059f2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80059e6:	4b12      	ldr	r3, [pc, #72]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ea:	4a11      	ldr	r2, [pc, #68]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80059f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 80059f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059fe:	f7fc f83d 	bl	8001a7c <HAL_GetTick>
 8005a02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a04:	e008      	b.n	8005a18 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a06:	f7fc f839 	bl	8001a7c <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d901      	bls.n	8005a18 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e006      	b.n	8005a26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a18:	4b05      	ldr	r3, [pc, #20]	@ (8005a30 <RCCEx_PLL3_Config+0x15c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d0f0      	beq.n	8005a06 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	58024400 	.word	0x58024400
 8005a34:	ffff0007 	.word	0xffff0007

08005a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d101      	bne.n	8005a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e042      	b.n	8005ad0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d106      	bne.n	8005a62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7fb fd0f 	bl	8001480 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2224      	movs	r2, #36	@ 0x24
 8005a66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 0201 	bic.w	r2, r2, #1
 8005a78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fee6 	bl	8006854 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f97b 	bl	8005d84 <UART_SetConfig>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d101      	bne.n	8005a98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e01b      	b.n	8005ad0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005aa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689a      	ldr	r2, [r3, #8]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ab6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f042 0201 	orr.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 ff65 	bl	8006998 <UART_CheckIdleState>
 8005ace:	4603      	mov	r3, r0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3708      	adds	r7, #8
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08a      	sub	sp, #40	@ 0x28
 8005adc:	af02      	add	r7, sp, #8
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	603b      	str	r3, [r7, #0]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aee:	2b20      	cmp	r3, #32
 8005af0:	d17b      	bne.n	8005bea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <HAL_UART_Transmit+0x26>
 8005af8:	88fb      	ldrh	r3, [r7, #6]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e074      	b.n	8005bec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2221      	movs	r2, #33	@ 0x21
 8005b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b12:	f7fb ffb3 	bl	8001a7c <HAL_GetTick>
 8005b16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	88fa      	ldrh	r2, [r7, #6]
 8005b1c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	88fa      	ldrh	r2, [r7, #6]
 8005b24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b30:	d108      	bne.n	8005b44 <HAL_UART_Transmit+0x6c>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d104      	bne.n	8005b44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	61bb      	str	r3, [r7, #24]
 8005b42:	e003      	b.n	8005b4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b4c:	e030      	b.n	8005bb0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	9300      	str	r3, [sp, #0]
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	2200      	movs	r2, #0
 8005b56:	2180      	movs	r1, #128	@ 0x80
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	f000 ffc7 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2220      	movs	r2, #32
 8005b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e03d      	b.n	8005bec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10b      	bne.n	8005b8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	881b      	ldrh	r3, [r3, #0]
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b84:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	3302      	adds	r3, #2
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	e007      	b.n	8005b9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	781a      	ldrb	r2, [r3, #0]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1c8      	bne.n	8005b4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2140      	movs	r1, #64	@ 0x40
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 ff90 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d005      	beq.n	8005bde <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e006      	b.n	8005bec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005be6:	2300      	movs	r3, #0
 8005be8:	e000      	b.n	8005bec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005bea:	2302      	movs	r3, #2
  }
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3720      	adds	r7, #32
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08a      	sub	sp, #40	@ 0x28
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	603b      	str	r3, [r7, #0]
 8005c00:	4613      	mov	r3, r2
 8005c02:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	f040 80b5 	bne.w	8005d7a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <HAL_UART_Receive+0x28>
 8005c16:	88fb      	ldrh	r3, [r7, #6]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e0ad      	b.n	8005d7c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2222      	movs	r2, #34	@ 0x22
 8005c2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c36:	f7fb ff21 	bl	8001a7c <HAL_GetTick>
 8005c3a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	88fa      	ldrh	r2, [r7, #6]
 8005c40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	88fa      	ldrh	r2, [r7, #6]
 8005c48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c54:	d10e      	bne.n	8005c74 <HAL_UART_Receive+0x80>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d105      	bne.n	8005c6a <HAL_UART_Receive+0x76>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005c64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005c68:	e02d      	b.n	8005cc6 <HAL_UART_Receive+0xd2>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	22ff      	movs	r2, #255	@ 0xff
 8005c6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005c72:	e028      	b.n	8005cc6 <HAL_UART_Receive+0xd2>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10d      	bne.n	8005c98 <HAL_UART_Receive+0xa4>
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d104      	bne.n	8005c8e <HAL_UART_Receive+0x9a>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	22ff      	movs	r2, #255	@ 0xff
 8005c88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005c8c:	e01b      	b.n	8005cc6 <HAL_UART_Receive+0xd2>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	227f      	movs	r2, #127	@ 0x7f
 8005c92:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005c96:	e016      	b.n	8005cc6 <HAL_UART_Receive+0xd2>
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ca0:	d10d      	bne.n	8005cbe <HAL_UART_Receive+0xca>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d104      	bne.n	8005cb4 <HAL_UART_Receive+0xc0>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	227f      	movs	r2, #127	@ 0x7f
 8005cae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005cb2:	e008      	b.n	8005cc6 <HAL_UART_Receive+0xd2>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	223f      	movs	r2, #63	@ 0x3f
 8005cb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005cbc:	e003      	b.n	8005cc6 <HAL_UART_Receive+0xd2>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005ccc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd6:	d108      	bne.n	8005cea <HAL_UART_Receive+0xf6>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d104      	bne.n	8005cea <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	61bb      	str	r3, [r7, #24]
 8005ce8:	e003      	b.n	8005cf2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005cf2:	e036      	b.n	8005d62 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2120      	movs	r1, #32
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 fef4 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d005      	beq.n	8005d16 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e032      	b.n	8005d7c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10c      	bne.n	8005d36 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	8a7b      	ldrh	r3, [r7, #18]
 8005d26:	4013      	ands	r3, r2
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	3302      	adds	r3, #2
 8005d32:	61bb      	str	r3, [r7, #24]
 8005d34:	e00c      	b.n	8005d50 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	8a7b      	ldrh	r3, [r7, #18]
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	4013      	ands	r3, r2
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	b29a      	uxth	r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1c2      	bne.n	8005cf4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	e000      	b.n	8005d7c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8005d7a:	2302      	movs	r3, #2
  }
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3720      	adds	r7, #32
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d88:	b092      	sub	sp, #72	@ 0x48
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	689a      	ldr	r2, [r3, #8]
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	431a      	orrs	r2, r3
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	4bbe      	ldr	r3, [pc, #760]	@ (80060ac <UART_SetConfig+0x328>)
 8005db4:	4013      	ands	r3, r2
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	6812      	ldr	r2, [r2, #0]
 8005dba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005dbc:	430b      	orrs	r3, r1
 8005dbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	68da      	ldr	r2, [r3, #12]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	699b      	ldr	r3, [r3, #24]
 8005dda:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4ab3      	ldr	r2, [pc, #716]	@ (80060b0 <UART_SetConfig+0x32c>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d004      	beq.n	8005df0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dec:	4313      	orrs	r3, r2
 8005dee:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	689a      	ldr	r2, [r3, #8]
 8005df6:	4baf      	ldr	r3, [pc, #700]	@ (80060b4 <UART_SetConfig+0x330>)
 8005df8:	4013      	ands	r3, r2
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	6812      	ldr	r2, [r2, #0]
 8005dfe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e00:	430b      	orrs	r3, r1
 8005e02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0a:	f023 010f 	bic.w	r1, r3, #15
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	430a      	orrs	r2, r1
 8005e18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4aa6      	ldr	r2, [pc, #664]	@ (80060b8 <UART_SetConfig+0x334>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d177      	bne.n	8005f14 <UART_SetConfig+0x190>
 8005e24:	4ba5      	ldr	r3, [pc, #660]	@ (80060bc <UART_SetConfig+0x338>)
 8005e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e2c:	2b28      	cmp	r3, #40	@ 0x28
 8005e2e:	d86d      	bhi.n	8005f0c <UART_SetConfig+0x188>
 8005e30:	a201      	add	r2, pc, #4	@ (adr r2, 8005e38 <UART_SetConfig+0xb4>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005edd 	.word	0x08005edd
 8005e3c:	08005f0d 	.word	0x08005f0d
 8005e40:	08005f0d 	.word	0x08005f0d
 8005e44:	08005f0d 	.word	0x08005f0d
 8005e48:	08005f0d 	.word	0x08005f0d
 8005e4c:	08005f0d 	.word	0x08005f0d
 8005e50:	08005f0d 	.word	0x08005f0d
 8005e54:	08005f0d 	.word	0x08005f0d
 8005e58:	08005ee5 	.word	0x08005ee5
 8005e5c:	08005f0d 	.word	0x08005f0d
 8005e60:	08005f0d 	.word	0x08005f0d
 8005e64:	08005f0d 	.word	0x08005f0d
 8005e68:	08005f0d 	.word	0x08005f0d
 8005e6c:	08005f0d 	.word	0x08005f0d
 8005e70:	08005f0d 	.word	0x08005f0d
 8005e74:	08005f0d 	.word	0x08005f0d
 8005e78:	08005eed 	.word	0x08005eed
 8005e7c:	08005f0d 	.word	0x08005f0d
 8005e80:	08005f0d 	.word	0x08005f0d
 8005e84:	08005f0d 	.word	0x08005f0d
 8005e88:	08005f0d 	.word	0x08005f0d
 8005e8c:	08005f0d 	.word	0x08005f0d
 8005e90:	08005f0d 	.word	0x08005f0d
 8005e94:	08005f0d 	.word	0x08005f0d
 8005e98:	08005ef5 	.word	0x08005ef5
 8005e9c:	08005f0d 	.word	0x08005f0d
 8005ea0:	08005f0d 	.word	0x08005f0d
 8005ea4:	08005f0d 	.word	0x08005f0d
 8005ea8:	08005f0d 	.word	0x08005f0d
 8005eac:	08005f0d 	.word	0x08005f0d
 8005eb0:	08005f0d 	.word	0x08005f0d
 8005eb4:	08005f0d 	.word	0x08005f0d
 8005eb8:	08005efd 	.word	0x08005efd
 8005ebc:	08005f0d 	.word	0x08005f0d
 8005ec0:	08005f0d 	.word	0x08005f0d
 8005ec4:	08005f0d 	.word	0x08005f0d
 8005ec8:	08005f0d 	.word	0x08005f0d
 8005ecc:	08005f0d 	.word	0x08005f0d
 8005ed0:	08005f0d 	.word	0x08005f0d
 8005ed4:	08005f0d 	.word	0x08005f0d
 8005ed8:	08005f05 	.word	0x08005f05
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ee2:	e222      	b.n	800632a <UART_SetConfig+0x5a6>
 8005ee4:	2304      	movs	r3, #4
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eea:	e21e      	b.n	800632a <UART_SetConfig+0x5a6>
 8005eec:	2308      	movs	r3, #8
 8005eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ef2:	e21a      	b.n	800632a <UART_SetConfig+0x5a6>
 8005ef4:	2310      	movs	r3, #16
 8005ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005efa:	e216      	b.n	800632a <UART_SetConfig+0x5a6>
 8005efc:	2320      	movs	r3, #32
 8005efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f02:	e212      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f04:	2340      	movs	r3, #64	@ 0x40
 8005f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f0a:	e20e      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f0c:	2380      	movs	r3, #128	@ 0x80
 8005f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f12:	e20a      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a69      	ldr	r2, [pc, #420]	@ (80060c0 <UART_SetConfig+0x33c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d130      	bne.n	8005f80 <UART_SetConfig+0x1fc>
 8005f1e:	4b67      	ldr	r3, [pc, #412]	@ (80060bc <UART_SetConfig+0x338>)
 8005f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	2b05      	cmp	r3, #5
 8005f28:	d826      	bhi.n	8005f78 <UART_SetConfig+0x1f4>
 8005f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f30 <UART_SetConfig+0x1ac>)
 8005f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f30:	08005f49 	.word	0x08005f49
 8005f34:	08005f51 	.word	0x08005f51
 8005f38:	08005f59 	.word	0x08005f59
 8005f3c:	08005f61 	.word	0x08005f61
 8005f40:	08005f69 	.word	0x08005f69
 8005f44:	08005f71 	.word	0x08005f71
 8005f48:	2300      	movs	r3, #0
 8005f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f4e:	e1ec      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f50:	2304      	movs	r3, #4
 8005f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f56:	e1e8      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f58:	2308      	movs	r3, #8
 8005f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f5e:	e1e4      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f60:	2310      	movs	r3, #16
 8005f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f66:	e1e0      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f68:	2320      	movs	r3, #32
 8005f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f6e:	e1dc      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f70:	2340      	movs	r3, #64	@ 0x40
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f76:	e1d8      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f78:	2380      	movs	r3, #128	@ 0x80
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f7e:	e1d4      	b.n	800632a <UART_SetConfig+0x5a6>
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a4f      	ldr	r2, [pc, #316]	@ (80060c4 <UART_SetConfig+0x340>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d130      	bne.n	8005fec <UART_SetConfig+0x268>
 8005f8a:	4b4c      	ldr	r3, [pc, #304]	@ (80060bc <UART_SetConfig+0x338>)
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	2b05      	cmp	r3, #5
 8005f94:	d826      	bhi.n	8005fe4 <UART_SetConfig+0x260>
 8005f96:	a201      	add	r2, pc, #4	@ (adr r2, 8005f9c <UART_SetConfig+0x218>)
 8005f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f9c:	08005fb5 	.word	0x08005fb5
 8005fa0:	08005fbd 	.word	0x08005fbd
 8005fa4:	08005fc5 	.word	0x08005fc5
 8005fa8:	08005fcd 	.word	0x08005fcd
 8005fac:	08005fd5 	.word	0x08005fd5
 8005fb0:	08005fdd 	.word	0x08005fdd
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fba:	e1b6      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fbc:	2304      	movs	r3, #4
 8005fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fc2:	e1b2      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fc4:	2308      	movs	r3, #8
 8005fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fca:	e1ae      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fcc:	2310      	movs	r3, #16
 8005fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fd2:	e1aa      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fd4:	2320      	movs	r3, #32
 8005fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fda:	e1a6      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fdc:	2340      	movs	r3, #64	@ 0x40
 8005fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fe2:	e1a2      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fe4:	2380      	movs	r3, #128	@ 0x80
 8005fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fea:	e19e      	b.n	800632a <UART_SetConfig+0x5a6>
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a35      	ldr	r2, [pc, #212]	@ (80060c8 <UART_SetConfig+0x344>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d130      	bne.n	8006058 <UART_SetConfig+0x2d4>
 8005ff6:	4b31      	ldr	r3, [pc, #196]	@ (80060bc <UART_SetConfig+0x338>)
 8005ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffa:	f003 0307 	and.w	r3, r3, #7
 8005ffe:	2b05      	cmp	r3, #5
 8006000:	d826      	bhi.n	8006050 <UART_SetConfig+0x2cc>
 8006002:	a201      	add	r2, pc, #4	@ (adr r2, 8006008 <UART_SetConfig+0x284>)
 8006004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006008:	08006021 	.word	0x08006021
 800600c:	08006029 	.word	0x08006029
 8006010:	08006031 	.word	0x08006031
 8006014:	08006039 	.word	0x08006039
 8006018:	08006041 	.word	0x08006041
 800601c:	08006049 	.word	0x08006049
 8006020:	2300      	movs	r3, #0
 8006022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006026:	e180      	b.n	800632a <UART_SetConfig+0x5a6>
 8006028:	2304      	movs	r3, #4
 800602a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800602e:	e17c      	b.n	800632a <UART_SetConfig+0x5a6>
 8006030:	2308      	movs	r3, #8
 8006032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006036:	e178      	b.n	800632a <UART_SetConfig+0x5a6>
 8006038:	2310      	movs	r3, #16
 800603a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800603e:	e174      	b.n	800632a <UART_SetConfig+0x5a6>
 8006040:	2320      	movs	r3, #32
 8006042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006046:	e170      	b.n	800632a <UART_SetConfig+0x5a6>
 8006048:	2340      	movs	r3, #64	@ 0x40
 800604a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800604e:	e16c      	b.n	800632a <UART_SetConfig+0x5a6>
 8006050:	2380      	movs	r3, #128	@ 0x80
 8006052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006056:	e168      	b.n	800632a <UART_SetConfig+0x5a6>
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a1b      	ldr	r2, [pc, #108]	@ (80060cc <UART_SetConfig+0x348>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d142      	bne.n	80060e8 <UART_SetConfig+0x364>
 8006062:	4b16      	ldr	r3, [pc, #88]	@ (80060bc <UART_SetConfig+0x338>)
 8006064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	2b05      	cmp	r3, #5
 800606c:	d838      	bhi.n	80060e0 <UART_SetConfig+0x35c>
 800606e:	a201      	add	r2, pc, #4	@ (adr r2, 8006074 <UART_SetConfig+0x2f0>)
 8006070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006074:	0800608d 	.word	0x0800608d
 8006078:	08006095 	.word	0x08006095
 800607c:	0800609d 	.word	0x0800609d
 8006080:	080060a5 	.word	0x080060a5
 8006084:	080060d1 	.word	0x080060d1
 8006088:	080060d9 	.word	0x080060d9
 800608c:	2300      	movs	r3, #0
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e14a      	b.n	800632a <UART_SetConfig+0x5a6>
 8006094:	2304      	movs	r3, #4
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e146      	b.n	800632a <UART_SetConfig+0x5a6>
 800609c:	2308      	movs	r3, #8
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e142      	b.n	800632a <UART_SetConfig+0x5a6>
 80060a4:	2310      	movs	r3, #16
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e13e      	b.n	800632a <UART_SetConfig+0x5a6>
 80060ac:	cfff69f3 	.word	0xcfff69f3
 80060b0:	58000c00 	.word	0x58000c00
 80060b4:	11fff4ff 	.word	0x11fff4ff
 80060b8:	40011000 	.word	0x40011000
 80060bc:	58024400 	.word	0x58024400
 80060c0:	40004400 	.word	0x40004400
 80060c4:	40004800 	.word	0x40004800
 80060c8:	40004c00 	.word	0x40004c00
 80060cc:	40005000 	.word	0x40005000
 80060d0:	2320      	movs	r3, #32
 80060d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060d6:	e128      	b.n	800632a <UART_SetConfig+0x5a6>
 80060d8:	2340      	movs	r3, #64	@ 0x40
 80060da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060de:	e124      	b.n	800632a <UART_SetConfig+0x5a6>
 80060e0:	2380      	movs	r3, #128	@ 0x80
 80060e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060e6:	e120      	b.n	800632a <UART_SetConfig+0x5a6>
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4acb      	ldr	r2, [pc, #812]	@ (800641c <UART_SetConfig+0x698>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d176      	bne.n	80061e0 <UART_SetConfig+0x45c>
 80060f2:	4bcb      	ldr	r3, [pc, #812]	@ (8006420 <UART_SetConfig+0x69c>)
 80060f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060fa:	2b28      	cmp	r3, #40	@ 0x28
 80060fc:	d86c      	bhi.n	80061d8 <UART_SetConfig+0x454>
 80060fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006104 <UART_SetConfig+0x380>)
 8006100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006104:	080061a9 	.word	0x080061a9
 8006108:	080061d9 	.word	0x080061d9
 800610c:	080061d9 	.word	0x080061d9
 8006110:	080061d9 	.word	0x080061d9
 8006114:	080061d9 	.word	0x080061d9
 8006118:	080061d9 	.word	0x080061d9
 800611c:	080061d9 	.word	0x080061d9
 8006120:	080061d9 	.word	0x080061d9
 8006124:	080061b1 	.word	0x080061b1
 8006128:	080061d9 	.word	0x080061d9
 800612c:	080061d9 	.word	0x080061d9
 8006130:	080061d9 	.word	0x080061d9
 8006134:	080061d9 	.word	0x080061d9
 8006138:	080061d9 	.word	0x080061d9
 800613c:	080061d9 	.word	0x080061d9
 8006140:	080061d9 	.word	0x080061d9
 8006144:	080061b9 	.word	0x080061b9
 8006148:	080061d9 	.word	0x080061d9
 800614c:	080061d9 	.word	0x080061d9
 8006150:	080061d9 	.word	0x080061d9
 8006154:	080061d9 	.word	0x080061d9
 8006158:	080061d9 	.word	0x080061d9
 800615c:	080061d9 	.word	0x080061d9
 8006160:	080061d9 	.word	0x080061d9
 8006164:	080061c1 	.word	0x080061c1
 8006168:	080061d9 	.word	0x080061d9
 800616c:	080061d9 	.word	0x080061d9
 8006170:	080061d9 	.word	0x080061d9
 8006174:	080061d9 	.word	0x080061d9
 8006178:	080061d9 	.word	0x080061d9
 800617c:	080061d9 	.word	0x080061d9
 8006180:	080061d9 	.word	0x080061d9
 8006184:	080061c9 	.word	0x080061c9
 8006188:	080061d9 	.word	0x080061d9
 800618c:	080061d9 	.word	0x080061d9
 8006190:	080061d9 	.word	0x080061d9
 8006194:	080061d9 	.word	0x080061d9
 8006198:	080061d9 	.word	0x080061d9
 800619c:	080061d9 	.word	0x080061d9
 80061a0:	080061d9 	.word	0x080061d9
 80061a4:	080061d1 	.word	0x080061d1
 80061a8:	2301      	movs	r3, #1
 80061aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ae:	e0bc      	b.n	800632a <UART_SetConfig+0x5a6>
 80061b0:	2304      	movs	r3, #4
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b6:	e0b8      	b.n	800632a <UART_SetConfig+0x5a6>
 80061b8:	2308      	movs	r3, #8
 80061ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061be:	e0b4      	b.n	800632a <UART_SetConfig+0x5a6>
 80061c0:	2310      	movs	r3, #16
 80061c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c6:	e0b0      	b.n	800632a <UART_SetConfig+0x5a6>
 80061c8:	2320      	movs	r3, #32
 80061ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ce:	e0ac      	b.n	800632a <UART_SetConfig+0x5a6>
 80061d0:	2340      	movs	r3, #64	@ 0x40
 80061d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061d6:	e0a8      	b.n	800632a <UART_SetConfig+0x5a6>
 80061d8:	2380      	movs	r3, #128	@ 0x80
 80061da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061de:	e0a4      	b.n	800632a <UART_SetConfig+0x5a6>
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a8f      	ldr	r2, [pc, #572]	@ (8006424 <UART_SetConfig+0x6a0>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d130      	bne.n	800624c <UART_SetConfig+0x4c8>
 80061ea:	4b8d      	ldr	r3, [pc, #564]	@ (8006420 <UART_SetConfig+0x69c>)
 80061ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ee:	f003 0307 	and.w	r3, r3, #7
 80061f2:	2b05      	cmp	r3, #5
 80061f4:	d826      	bhi.n	8006244 <UART_SetConfig+0x4c0>
 80061f6:	a201      	add	r2, pc, #4	@ (adr r2, 80061fc <UART_SetConfig+0x478>)
 80061f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061fc:	08006215 	.word	0x08006215
 8006200:	0800621d 	.word	0x0800621d
 8006204:	08006225 	.word	0x08006225
 8006208:	0800622d 	.word	0x0800622d
 800620c:	08006235 	.word	0x08006235
 8006210:	0800623d 	.word	0x0800623d
 8006214:	2300      	movs	r3, #0
 8006216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621a:	e086      	b.n	800632a <UART_SetConfig+0x5a6>
 800621c:	2304      	movs	r3, #4
 800621e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006222:	e082      	b.n	800632a <UART_SetConfig+0x5a6>
 8006224:	2308      	movs	r3, #8
 8006226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800622a:	e07e      	b.n	800632a <UART_SetConfig+0x5a6>
 800622c:	2310      	movs	r3, #16
 800622e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006232:	e07a      	b.n	800632a <UART_SetConfig+0x5a6>
 8006234:	2320      	movs	r3, #32
 8006236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800623a:	e076      	b.n	800632a <UART_SetConfig+0x5a6>
 800623c:	2340      	movs	r3, #64	@ 0x40
 800623e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006242:	e072      	b.n	800632a <UART_SetConfig+0x5a6>
 8006244:	2380      	movs	r3, #128	@ 0x80
 8006246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800624a:	e06e      	b.n	800632a <UART_SetConfig+0x5a6>
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a75      	ldr	r2, [pc, #468]	@ (8006428 <UART_SetConfig+0x6a4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d130      	bne.n	80062b8 <UART_SetConfig+0x534>
 8006256:	4b72      	ldr	r3, [pc, #456]	@ (8006420 <UART_SetConfig+0x69c>)
 8006258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800625a:	f003 0307 	and.w	r3, r3, #7
 800625e:	2b05      	cmp	r3, #5
 8006260:	d826      	bhi.n	80062b0 <UART_SetConfig+0x52c>
 8006262:	a201      	add	r2, pc, #4	@ (adr r2, 8006268 <UART_SetConfig+0x4e4>)
 8006264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006268:	08006281 	.word	0x08006281
 800626c:	08006289 	.word	0x08006289
 8006270:	08006291 	.word	0x08006291
 8006274:	08006299 	.word	0x08006299
 8006278:	080062a1 	.word	0x080062a1
 800627c:	080062a9 	.word	0x080062a9
 8006280:	2300      	movs	r3, #0
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e050      	b.n	800632a <UART_SetConfig+0x5a6>
 8006288:	2304      	movs	r3, #4
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800628e:	e04c      	b.n	800632a <UART_SetConfig+0x5a6>
 8006290:	2308      	movs	r3, #8
 8006292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006296:	e048      	b.n	800632a <UART_SetConfig+0x5a6>
 8006298:	2310      	movs	r3, #16
 800629a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800629e:	e044      	b.n	800632a <UART_SetConfig+0x5a6>
 80062a0:	2320      	movs	r3, #32
 80062a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a6:	e040      	b.n	800632a <UART_SetConfig+0x5a6>
 80062a8:	2340      	movs	r3, #64	@ 0x40
 80062aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ae:	e03c      	b.n	800632a <UART_SetConfig+0x5a6>
 80062b0:	2380      	movs	r3, #128	@ 0x80
 80062b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062b6:	e038      	b.n	800632a <UART_SetConfig+0x5a6>
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a5b      	ldr	r2, [pc, #364]	@ (800642c <UART_SetConfig+0x6a8>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d130      	bne.n	8006324 <UART_SetConfig+0x5a0>
 80062c2:	4b57      	ldr	r3, [pc, #348]	@ (8006420 <UART_SetConfig+0x69c>)
 80062c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	2b05      	cmp	r3, #5
 80062cc:	d826      	bhi.n	800631c <UART_SetConfig+0x598>
 80062ce:	a201      	add	r2, pc, #4	@ (adr r2, 80062d4 <UART_SetConfig+0x550>)
 80062d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d4:	080062ed 	.word	0x080062ed
 80062d8:	080062f5 	.word	0x080062f5
 80062dc:	080062fd 	.word	0x080062fd
 80062e0:	08006305 	.word	0x08006305
 80062e4:	0800630d 	.word	0x0800630d
 80062e8:	08006315 	.word	0x08006315
 80062ec:	2302      	movs	r3, #2
 80062ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f2:	e01a      	b.n	800632a <UART_SetConfig+0x5a6>
 80062f4:	2304      	movs	r3, #4
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fa:	e016      	b.n	800632a <UART_SetConfig+0x5a6>
 80062fc:	2308      	movs	r3, #8
 80062fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006302:	e012      	b.n	800632a <UART_SetConfig+0x5a6>
 8006304:	2310      	movs	r3, #16
 8006306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630a:	e00e      	b.n	800632a <UART_SetConfig+0x5a6>
 800630c:	2320      	movs	r3, #32
 800630e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006312:	e00a      	b.n	800632a <UART_SetConfig+0x5a6>
 8006314:	2340      	movs	r3, #64	@ 0x40
 8006316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631a:	e006      	b.n	800632a <UART_SetConfig+0x5a6>
 800631c:	2380      	movs	r3, #128	@ 0x80
 800631e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006322:	e002      	b.n	800632a <UART_SetConfig+0x5a6>
 8006324:	2380      	movs	r3, #128	@ 0x80
 8006326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a3f      	ldr	r2, [pc, #252]	@ (800642c <UART_SetConfig+0x6a8>)
 8006330:	4293      	cmp	r3, r2
 8006332:	f040 80f8 	bne.w	8006526 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006336:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800633a:	2b20      	cmp	r3, #32
 800633c:	dc46      	bgt.n	80063cc <UART_SetConfig+0x648>
 800633e:	2b02      	cmp	r3, #2
 8006340:	f2c0 8082 	blt.w	8006448 <UART_SetConfig+0x6c4>
 8006344:	3b02      	subs	r3, #2
 8006346:	2b1e      	cmp	r3, #30
 8006348:	d87e      	bhi.n	8006448 <UART_SetConfig+0x6c4>
 800634a:	a201      	add	r2, pc, #4	@ (adr r2, 8006350 <UART_SetConfig+0x5cc>)
 800634c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006350:	080063d3 	.word	0x080063d3
 8006354:	08006449 	.word	0x08006449
 8006358:	080063db 	.word	0x080063db
 800635c:	08006449 	.word	0x08006449
 8006360:	08006449 	.word	0x08006449
 8006364:	08006449 	.word	0x08006449
 8006368:	080063eb 	.word	0x080063eb
 800636c:	08006449 	.word	0x08006449
 8006370:	08006449 	.word	0x08006449
 8006374:	08006449 	.word	0x08006449
 8006378:	08006449 	.word	0x08006449
 800637c:	08006449 	.word	0x08006449
 8006380:	08006449 	.word	0x08006449
 8006384:	08006449 	.word	0x08006449
 8006388:	080063fb 	.word	0x080063fb
 800638c:	08006449 	.word	0x08006449
 8006390:	08006449 	.word	0x08006449
 8006394:	08006449 	.word	0x08006449
 8006398:	08006449 	.word	0x08006449
 800639c:	08006449 	.word	0x08006449
 80063a0:	08006449 	.word	0x08006449
 80063a4:	08006449 	.word	0x08006449
 80063a8:	08006449 	.word	0x08006449
 80063ac:	08006449 	.word	0x08006449
 80063b0:	08006449 	.word	0x08006449
 80063b4:	08006449 	.word	0x08006449
 80063b8:	08006449 	.word	0x08006449
 80063bc:	08006449 	.word	0x08006449
 80063c0:	08006449 	.word	0x08006449
 80063c4:	08006449 	.word	0x08006449
 80063c8:	0800643b 	.word	0x0800643b
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d037      	beq.n	8006440 <UART_SetConfig+0x6bc>
 80063d0:	e03a      	b.n	8006448 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80063d2:	f7fe ff0f 	bl	80051f4 <HAL_RCCEx_GetD3PCLK1Freq>
 80063d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80063d8:	e03c      	b.n	8006454 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fe ff1e 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063e8:	e034      	b.n	8006454 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ea:	f107 0318 	add.w	r3, r7, #24
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7ff f86a 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063f8:	e02c      	b.n	8006454 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063fa:	4b09      	ldr	r3, [pc, #36]	@ (8006420 <UART_SetConfig+0x69c>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b00      	cmp	r3, #0
 8006404:	d016      	beq.n	8006434 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006406:	4b06      	ldr	r3, [pc, #24]	@ (8006420 <UART_SetConfig+0x69c>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	08db      	lsrs	r3, r3, #3
 800640c:	f003 0303 	and.w	r3, r3, #3
 8006410:	4a07      	ldr	r2, [pc, #28]	@ (8006430 <UART_SetConfig+0x6ac>)
 8006412:	fa22 f303 	lsr.w	r3, r2, r3
 8006416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006418:	e01c      	b.n	8006454 <UART_SetConfig+0x6d0>
 800641a:	bf00      	nop
 800641c:	40011400 	.word	0x40011400
 8006420:	58024400 	.word	0x58024400
 8006424:	40007800 	.word	0x40007800
 8006428:	40007c00 	.word	0x40007c00
 800642c:	58000c00 	.word	0x58000c00
 8006430:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006434:	4b9d      	ldr	r3, [pc, #628]	@ (80066ac <UART_SetConfig+0x928>)
 8006436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006438:	e00c      	b.n	8006454 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800643a:	4b9d      	ldr	r3, [pc, #628]	@ (80066b0 <UART_SetConfig+0x92c>)
 800643c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800643e:	e009      	b.n	8006454 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006440:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006446:	e005      	b.n	8006454 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006448:	2300      	movs	r3, #0
 800644a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006452:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 81de 	beq.w	8006818 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006460:	4a94      	ldr	r2, [pc, #592]	@ (80066b4 <UART_SetConfig+0x930>)
 8006462:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006466:	461a      	mov	r2, r3
 8006468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800646a:	fbb3 f3f2 	udiv	r3, r3, r2
 800646e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	4613      	mov	r3, r2
 8006476:	005b      	lsls	r3, r3, #1
 8006478:	4413      	add	r3, r2
 800647a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800647c:	429a      	cmp	r2, r3
 800647e:	d305      	bcc.n	800648c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006488:	429a      	cmp	r2, r3
 800648a:	d903      	bls.n	8006494 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006492:	e1c1      	b.n	8006818 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006496:	2200      	movs	r2, #0
 8006498:	60bb      	str	r3, [r7, #8]
 800649a:	60fa      	str	r2, [r7, #12]
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a0:	4a84      	ldr	r2, [pc, #528]	@ (80066b4 <UART_SetConfig+0x930>)
 80064a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	2200      	movs	r2, #0
 80064aa:	603b      	str	r3, [r7, #0]
 80064ac:	607a      	str	r2, [r7, #4]
 80064ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80064b6:	f7f9 ff6b 	bl	8000390 <__aeabi_uldivmod>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4610      	mov	r0, r2
 80064c0:	4619      	mov	r1, r3
 80064c2:	f04f 0200 	mov.w	r2, #0
 80064c6:	f04f 0300 	mov.w	r3, #0
 80064ca:	020b      	lsls	r3, r1, #8
 80064cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80064d0:	0202      	lsls	r2, r0, #8
 80064d2:	6979      	ldr	r1, [r7, #20]
 80064d4:	6849      	ldr	r1, [r1, #4]
 80064d6:	0849      	lsrs	r1, r1, #1
 80064d8:	2000      	movs	r0, #0
 80064da:	460c      	mov	r4, r1
 80064dc:	4605      	mov	r5, r0
 80064de:	eb12 0804 	adds.w	r8, r2, r4
 80064e2:	eb43 0905 	adc.w	r9, r3, r5
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	469a      	mov	sl, r3
 80064ee:	4693      	mov	fp, r2
 80064f0:	4652      	mov	r2, sl
 80064f2:	465b      	mov	r3, fp
 80064f4:	4640      	mov	r0, r8
 80064f6:	4649      	mov	r1, r9
 80064f8:	f7f9 ff4a 	bl	8000390 <__aeabi_uldivmod>
 80064fc:	4602      	mov	r2, r0
 80064fe:	460b      	mov	r3, r1
 8006500:	4613      	mov	r3, r2
 8006502:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006506:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800650a:	d308      	bcc.n	800651e <UART_SetConfig+0x79a>
 800650c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006512:	d204      	bcs.n	800651e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800651a:	60da      	str	r2, [r3, #12]
 800651c:	e17c      	b.n	8006818 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006524:	e178      	b.n	8006818 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800652e:	f040 80c5 	bne.w	80066bc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006532:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006536:	2b20      	cmp	r3, #32
 8006538:	dc48      	bgt.n	80065cc <UART_SetConfig+0x848>
 800653a:	2b00      	cmp	r3, #0
 800653c:	db7b      	blt.n	8006636 <UART_SetConfig+0x8b2>
 800653e:	2b20      	cmp	r3, #32
 8006540:	d879      	bhi.n	8006636 <UART_SetConfig+0x8b2>
 8006542:	a201      	add	r2, pc, #4	@ (adr r2, 8006548 <UART_SetConfig+0x7c4>)
 8006544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006548:	080065d3 	.word	0x080065d3
 800654c:	080065db 	.word	0x080065db
 8006550:	08006637 	.word	0x08006637
 8006554:	08006637 	.word	0x08006637
 8006558:	080065e3 	.word	0x080065e3
 800655c:	08006637 	.word	0x08006637
 8006560:	08006637 	.word	0x08006637
 8006564:	08006637 	.word	0x08006637
 8006568:	080065f3 	.word	0x080065f3
 800656c:	08006637 	.word	0x08006637
 8006570:	08006637 	.word	0x08006637
 8006574:	08006637 	.word	0x08006637
 8006578:	08006637 	.word	0x08006637
 800657c:	08006637 	.word	0x08006637
 8006580:	08006637 	.word	0x08006637
 8006584:	08006637 	.word	0x08006637
 8006588:	08006603 	.word	0x08006603
 800658c:	08006637 	.word	0x08006637
 8006590:	08006637 	.word	0x08006637
 8006594:	08006637 	.word	0x08006637
 8006598:	08006637 	.word	0x08006637
 800659c:	08006637 	.word	0x08006637
 80065a0:	08006637 	.word	0x08006637
 80065a4:	08006637 	.word	0x08006637
 80065a8:	08006637 	.word	0x08006637
 80065ac:	08006637 	.word	0x08006637
 80065b0:	08006637 	.word	0x08006637
 80065b4:	08006637 	.word	0x08006637
 80065b8:	08006637 	.word	0x08006637
 80065bc:	08006637 	.word	0x08006637
 80065c0:	08006637 	.word	0x08006637
 80065c4:	08006637 	.word	0x08006637
 80065c8:	08006629 	.word	0x08006629
 80065cc:	2b40      	cmp	r3, #64	@ 0x40
 80065ce:	d02e      	beq.n	800662e <UART_SetConfig+0x8aa>
 80065d0:	e031      	b.n	8006636 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065d2:	f7fd fbd9 	bl	8003d88 <HAL_RCC_GetPCLK1Freq>
 80065d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065d8:	e033      	b.n	8006642 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065da:	f7fd fbeb 	bl	8003db4 <HAL_RCC_GetPCLK2Freq>
 80065de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065e0:	e02f      	b.n	8006642 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7fe fe1a 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80065ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065f0:	e027      	b.n	8006642 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065f2:	f107 0318 	add.w	r3, r7, #24
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe ff66 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006600:	e01f      	b.n	8006642 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006602:	4b2d      	ldr	r3, [pc, #180]	@ (80066b8 <UART_SetConfig+0x934>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0320 	and.w	r3, r3, #32
 800660a:	2b00      	cmp	r3, #0
 800660c:	d009      	beq.n	8006622 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800660e:	4b2a      	ldr	r3, [pc, #168]	@ (80066b8 <UART_SetConfig+0x934>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	08db      	lsrs	r3, r3, #3
 8006614:	f003 0303 	and.w	r3, r3, #3
 8006618:	4a24      	ldr	r2, [pc, #144]	@ (80066ac <UART_SetConfig+0x928>)
 800661a:	fa22 f303 	lsr.w	r3, r2, r3
 800661e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006620:	e00f      	b.n	8006642 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006622:	4b22      	ldr	r3, [pc, #136]	@ (80066ac <UART_SetConfig+0x928>)
 8006624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006626:	e00c      	b.n	8006642 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006628:	4b21      	ldr	r3, [pc, #132]	@ (80066b0 <UART_SetConfig+0x92c>)
 800662a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800662c:	e009      	b.n	8006642 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800662e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006634:	e005      	b.n	8006642 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006636:	2300      	movs	r3, #0
 8006638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006640:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006644:	2b00      	cmp	r3, #0
 8006646:	f000 80e7 	beq.w	8006818 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664e:	4a19      	ldr	r2, [pc, #100]	@ (80066b4 <UART_SetConfig+0x930>)
 8006650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006654:	461a      	mov	r2, r3
 8006656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006658:	fbb3 f3f2 	udiv	r3, r3, r2
 800665c:	005a      	lsls	r2, r3, #1
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	085b      	lsrs	r3, r3, #1
 8006664:	441a      	add	r2, r3
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	fbb2 f3f3 	udiv	r3, r2, r3
 800666e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006672:	2b0f      	cmp	r3, #15
 8006674:	d916      	bls.n	80066a4 <UART_SetConfig+0x920>
 8006676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800667c:	d212      	bcs.n	80066a4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800667e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006680:	b29b      	uxth	r3, r3
 8006682:	f023 030f 	bic.w	r3, r3, #15
 8006686:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668a:	085b      	lsrs	r3, r3, #1
 800668c:	b29b      	uxth	r3, r3
 800668e:	f003 0307 	and.w	r3, r3, #7
 8006692:	b29a      	uxth	r2, r3
 8006694:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006696:	4313      	orrs	r3, r2
 8006698:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80066a0:	60da      	str	r2, [r3, #12]
 80066a2:	e0b9      	b.n	8006818 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80066aa:	e0b5      	b.n	8006818 <UART_SetConfig+0xa94>
 80066ac:	03d09000 	.word	0x03d09000
 80066b0:	003d0900 	.word	0x003d0900
 80066b4:	08009964 	.word	0x08009964
 80066b8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80066bc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80066c0:	2b20      	cmp	r3, #32
 80066c2:	dc49      	bgt.n	8006758 <UART_SetConfig+0x9d4>
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	db7c      	blt.n	80067c2 <UART_SetConfig+0xa3e>
 80066c8:	2b20      	cmp	r3, #32
 80066ca:	d87a      	bhi.n	80067c2 <UART_SetConfig+0xa3e>
 80066cc:	a201      	add	r2, pc, #4	@ (adr r2, 80066d4 <UART_SetConfig+0x950>)
 80066ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d2:	bf00      	nop
 80066d4:	0800675f 	.word	0x0800675f
 80066d8:	08006767 	.word	0x08006767
 80066dc:	080067c3 	.word	0x080067c3
 80066e0:	080067c3 	.word	0x080067c3
 80066e4:	0800676f 	.word	0x0800676f
 80066e8:	080067c3 	.word	0x080067c3
 80066ec:	080067c3 	.word	0x080067c3
 80066f0:	080067c3 	.word	0x080067c3
 80066f4:	0800677f 	.word	0x0800677f
 80066f8:	080067c3 	.word	0x080067c3
 80066fc:	080067c3 	.word	0x080067c3
 8006700:	080067c3 	.word	0x080067c3
 8006704:	080067c3 	.word	0x080067c3
 8006708:	080067c3 	.word	0x080067c3
 800670c:	080067c3 	.word	0x080067c3
 8006710:	080067c3 	.word	0x080067c3
 8006714:	0800678f 	.word	0x0800678f
 8006718:	080067c3 	.word	0x080067c3
 800671c:	080067c3 	.word	0x080067c3
 8006720:	080067c3 	.word	0x080067c3
 8006724:	080067c3 	.word	0x080067c3
 8006728:	080067c3 	.word	0x080067c3
 800672c:	080067c3 	.word	0x080067c3
 8006730:	080067c3 	.word	0x080067c3
 8006734:	080067c3 	.word	0x080067c3
 8006738:	080067c3 	.word	0x080067c3
 800673c:	080067c3 	.word	0x080067c3
 8006740:	080067c3 	.word	0x080067c3
 8006744:	080067c3 	.word	0x080067c3
 8006748:	080067c3 	.word	0x080067c3
 800674c:	080067c3 	.word	0x080067c3
 8006750:	080067c3 	.word	0x080067c3
 8006754:	080067b5 	.word	0x080067b5
 8006758:	2b40      	cmp	r3, #64	@ 0x40
 800675a:	d02e      	beq.n	80067ba <UART_SetConfig+0xa36>
 800675c:	e031      	b.n	80067c2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800675e:	f7fd fb13 	bl	8003d88 <HAL_RCC_GetPCLK1Freq>
 8006762:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006764:	e033      	b.n	80067ce <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006766:	f7fd fb25 	bl	8003db4 <HAL_RCC_GetPCLK2Freq>
 800676a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800676c:	e02f      	b.n	80067ce <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800676e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006772:	4618      	mov	r0, r3
 8006774:	f7fe fd54 	bl	8005220 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800677c:	e027      	b.n	80067ce <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800677e:	f107 0318 	add.w	r3, r7, #24
 8006782:	4618      	mov	r0, r3
 8006784:	f7fe fea0 	bl	80054c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800678c:	e01f      	b.n	80067ce <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800678e:	4b2d      	ldr	r3, [pc, #180]	@ (8006844 <UART_SetConfig+0xac0>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0320 	and.w	r3, r3, #32
 8006796:	2b00      	cmp	r3, #0
 8006798:	d009      	beq.n	80067ae <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800679a:	4b2a      	ldr	r3, [pc, #168]	@ (8006844 <UART_SetConfig+0xac0>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	08db      	lsrs	r3, r3, #3
 80067a0:	f003 0303 	and.w	r3, r3, #3
 80067a4:	4a28      	ldr	r2, [pc, #160]	@ (8006848 <UART_SetConfig+0xac4>)
 80067a6:	fa22 f303 	lsr.w	r3, r2, r3
 80067aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80067ac:	e00f      	b.n	80067ce <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80067ae:	4b26      	ldr	r3, [pc, #152]	@ (8006848 <UART_SetConfig+0xac4>)
 80067b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067b2:	e00c      	b.n	80067ce <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80067b4:	4b25      	ldr	r3, [pc, #148]	@ (800684c <UART_SetConfig+0xac8>)
 80067b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067b8:	e009      	b.n	80067ce <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067c0:	e005      	b.n	80067ce <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80067c2:	2300      	movs	r3, #0
 80067c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80067cc:	bf00      	nop
    }

    if (pclk != 0U)
 80067ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d021      	beq.n	8006818 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006850 <UART_SetConfig+0xacc>)
 80067da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067de:	461a      	mov	r2, r3
 80067e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	085b      	lsrs	r3, r3, #1
 80067ec:	441a      	add	r2, r3
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067fa:	2b0f      	cmp	r3, #15
 80067fc:	d909      	bls.n	8006812 <UART_SetConfig+0xa8e>
 80067fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006804:	d205      	bcs.n	8006812 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006808:	b29a      	uxth	r2, r3
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	60da      	str	r2, [r3, #12]
 8006810:	e002      	b.n	8006818 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	2201      	movs	r2, #1
 800681c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	2201      	movs	r2, #1
 8006824:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	2200      	movs	r2, #0
 800682c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	2200      	movs	r2, #0
 8006832:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006834:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006838:	4618      	mov	r0, r3
 800683a:	3748      	adds	r7, #72	@ 0x48
 800683c:	46bd      	mov	sp, r7
 800683e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006842:	bf00      	nop
 8006844:	58024400 	.word	0x58024400
 8006848:	03d09000 	.word	0x03d09000
 800684c:	003d0900 	.word	0x003d0900
 8006850:	08009964 	.word	0x08009964

08006854 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006860:	f003 0308 	and.w	r3, r3, #8
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00a      	beq.n	800687e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00a      	beq.n	80068c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	430a      	orrs	r2, r1
 80068c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c6:	f003 0304 	and.w	r3, r3, #4
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00a      	beq.n	80068e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e8:	f003 0310 	and.w	r3, r3, #16
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00a      	beq.n	8006906 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	430a      	orrs	r2, r1
 8006904:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690a:	f003 0320 	and.w	r3, r3, #32
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006930:	2b00      	cmp	r3, #0
 8006932:	d01a      	beq.n	800696a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006952:	d10a      	bne.n	800696a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00a      	beq.n	800698c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	430a      	orrs	r2, r1
 800698a:	605a      	str	r2, [r3, #4]
  }
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b098      	sub	sp, #96	@ 0x60
 800699c:	af02      	add	r7, sp, #8
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80069a8:	f7fb f868 	bl	8001a7c <HAL_GetTick>
 80069ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0308 	and.w	r3, r3, #8
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	d12f      	bne.n	8006a1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069c0:	9300      	str	r3, [sp, #0]
 80069c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069c4:	2200      	movs	r2, #0
 80069c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f88e 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d022      	beq.n	8006a1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	461a      	mov	r2, r3
 80069f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80069f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069fc:	e841 2300 	strex	r3, r2, [r1]
 8006a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e6      	bne.n	80069d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e063      	b.n	8006ae4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0304 	and.w	r3, r3, #4
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	d149      	bne.n	8006abe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a2a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a32:	2200      	movs	r2, #0
 8006a34:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f857 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d03c      	beq.n	8006abe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	623b      	str	r3, [r7, #32]
   return(result);
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a62:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a64:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e6      	bne.n	8006a44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f023 0301 	bic.w	r3, r3, #1
 8006a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3308      	adds	r3, #8
 8006a94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a96:	61fa      	str	r2, [r7, #28]
 8006a98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9a:	69b9      	ldr	r1, [r7, #24]
 8006a9c:	69fa      	ldr	r2, [r7, #28]
 8006a9e:	e841 2300 	strex	r3, r2, [r1]
 8006aa2:	617b      	str	r3, [r7, #20]
   return(result);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1e5      	bne.n	8006a76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e012      	b.n	8006ae4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2220      	movs	r2, #32
 8006aca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3758      	adds	r7, #88	@ 0x58
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	4613      	mov	r3, r2
 8006afa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006afc:	e04f      	b.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b04:	d04b      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b06:	f7fa ffb9 	bl	8001a7c <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d302      	bcc.n	8006b1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e04e      	b.n	8006bbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d037      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b80      	cmp	r3, #128	@ 0x80
 8006b32:	d034      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b40      	cmp	r3, #64	@ 0x40
 8006b38:	d031      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	69db      	ldr	r3, [r3, #28]
 8006b40:	f003 0308 	and.w	r3, r3, #8
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d110      	bne.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2208      	movs	r2, #8
 8006b4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 f839 	bl	8006bc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2208      	movs	r2, #8
 8006b5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e029      	b.n	8006bbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	69db      	ldr	r3, [r3, #28]
 8006b70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b78:	d111      	bne.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 f81f 	bl	8006bc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e00f      	b.n	8006bbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	69da      	ldr	r2, [r3, #28]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	bf0c      	ite	eq
 8006bae:	2301      	moveq	r3, #1
 8006bb0:	2300      	movne	r3, #0
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d0a0      	beq.n	8006afe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b095      	sub	sp, #84	@ 0x54
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bd8:	e853 3f00 	ldrex	r3, [r3]
 8006bdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006be4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	461a      	mov	r2, r3
 8006bec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bee:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006bf4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bf6:	e841 2300 	strex	r3, r2, [r1]
 8006bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1e6      	bne.n	8006bd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	3308      	adds	r3, #8
 8006c08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	6a3b      	ldr	r3, [r7, #32]
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c12:	69fa      	ldr	r2, [r7, #28]
 8006c14:	4b1e      	ldr	r3, [pc, #120]	@ (8006c90 <UART_EndRxTransfer+0xc8>)
 8006c16:	4013      	ands	r3, r2
 8006c18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3308      	adds	r3, #8
 8006c20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e5      	bne.n	8006c02 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d118      	bne.n	8006c70 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	e853 3f00 	ldrex	r3, [r3]
 8006c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	f023 0310 	bic.w	r3, r3, #16
 8006c52:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c5c:	61bb      	str	r3, [r7, #24]
 8006c5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c60:	6979      	ldr	r1, [r7, #20]
 8006c62:	69ba      	ldr	r2, [r7, #24]
 8006c64:	e841 2300 	strex	r3, r2, [r1]
 8006c68:	613b      	str	r3, [r7, #16]
   return(result);
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e6      	bne.n	8006c3e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006c84:	bf00      	nop
 8006c86:	3754      	adds	r7, #84	@ 0x54
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr
 8006c90:	effffffe 	.word	0xeffffffe

08006c94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d101      	bne.n	8006caa <HAL_UARTEx_DisableFifoMode+0x16>
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	e027      	b.n	8006cfa <HAL_UARTEx_DisableFifoMode+0x66>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2224      	movs	r2, #36	@ 0x24
 8006cb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 0201 	bic.w	r2, r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006cd8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2220      	movs	r2, #32
 8006cec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b084      	sub	sp, #16
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
 8006d0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d101      	bne.n	8006d1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e02d      	b.n	8006d7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2224      	movs	r2, #36	@ 0x24
 8006d2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f022 0201 	bic.w	r2, r2, #1
 8006d44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	683a      	ldr	r2, [r7, #0]
 8006d56:	430a      	orrs	r2, r1
 8006d58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f850 	bl	8006e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3710      	adds	r7, #16
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b084      	sub	sp, #16
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
 8006d8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d101      	bne.n	8006d9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006d96:	2302      	movs	r3, #2
 8006d98:	e02d      	b.n	8006df6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2224      	movs	r2, #36	@ 0x24
 8006da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0201 	bic.w	r2, r2, #1
 8006dc0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 f812 	bl	8006e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2220      	movs	r2, #32
 8006de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3710      	adds	r7, #16
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
	...

08006e00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d108      	bne.n	8006e22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006e20:	e031      	b.n	8006e86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006e22:	2310      	movs	r3, #16
 8006e24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006e26:	2310      	movs	r3, #16
 8006e28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	0e5b      	lsrs	r3, r3, #25
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	f003 0307 	and.w	r3, r3, #7
 8006e38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	0f5b      	lsrs	r3, r3, #29
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006e4a:	7bbb      	ldrb	r3, [r7, #14]
 8006e4c:	7b3a      	ldrb	r2, [r7, #12]
 8006e4e:	4911      	ldr	r1, [pc, #68]	@ (8006e94 <UARTEx_SetNbDataToProcess+0x94>)
 8006e50:	5c8a      	ldrb	r2, [r1, r2]
 8006e52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006e56:	7b3a      	ldrb	r2, [r7, #12]
 8006e58:	490f      	ldr	r1, [pc, #60]	@ (8006e98 <UARTEx_SetNbDataToProcess+0x98>)
 8006e5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006e5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006e68:	7bfb      	ldrb	r3, [r7, #15]
 8006e6a:	7b7a      	ldrb	r2, [r7, #13]
 8006e6c:	4909      	ldr	r1, [pc, #36]	@ (8006e94 <UARTEx_SetNbDataToProcess+0x94>)
 8006e6e:	5c8a      	ldrb	r2, [r1, r2]
 8006e70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006e74:	7b7a      	ldrb	r2, [r7, #13]
 8006e76:	4908      	ldr	r1, [pc, #32]	@ (8006e98 <UARTEx_SetNbDataToProcess+0x98>)
 8006e78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006e7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006e86:	bf00      	nop
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	0800997c 	.word	0x0800997c
 8006e98:	08009984 	.word	0x08009984

08006e9c <__cvt>:
 8006e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e9e:	ed2d 8b02 	vpush	{d8}
 8006ea2:	eeb0 8b40 	vmov.f64	d8, d0
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	4617      	mov	r7, r2
 8006eaa:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006eac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006eae:	ee18 2a90 	vmov	r2, s17
 8006eb2:	f025 0520 	bic.w	r5, r5, #32
 8006eb6:	2a00      	cmp	r2, #0
 8006eb8:	bfb6      	itet	lt
 8006eba:	222d      	movlt	r2, #45	@ 0x2d
 8006ebc:	2200      	movge	r2, #0
 8006ebe:	eeb1 8b40 	vneglt.f64	d8, d0
 8006ec2:	2d46      	cmp	r5, #70	@ 0x46
 8006ec4:	460c      	mov	r4, r1
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	d004      	beq.n	8006ed4 <__cvt+0x38>
 8006eca:	2d45      	cmp	r5, #69	@ 0x45
 8006ecc:	d100      	bne.n	8006ed0 <__cvt+0x34>
 8006ece:	3401      	adds	r4, #1
 8006ed0:	2102      	movs	r1, #2
 8006ed2:	e000      	b.n	8006ed6 <__cvt+0x3a>
 8006ed4:	2103      	movs	r1, #3
 8006ed6:	ab03      	add	r3, sp, #12
 8006ed8:	9301      	str	r3, [sp, #4]
 8006eda:	ab02      	add	r3, sp, #8
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	4622      	mov	r2, r4
 8006ee0:	4633      	mov	r3, r6
 8006ee2:	eeb0 0b48 	vmov.f64	d0, d8
 8006ee6:	f000 ffd3 	bl	8007e90 <_dtoa_r>
 8006eea:	2d47      	cmp	r5, #71	@ 0x47
 8006eec:	d114      	bne.n	8006f18 <__cvt+0x7c>
 8006eee:	07fb      	lsls	r3, r7, #31
 8006ef0:	d50a      	bpl.n	8006f08 <__cvt+0x6c>
 8006ef2:	1902      	adds	r2, r0, r4
 8006ef4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006efc:	bf08      	it	eq
 8006efe:	9203      	streq	r2, [sp, #12]
 8006f00:	2130      	movs	r1, #48	@ 0x30
 8006f02:	9b03      	ldr	r3, [sp, #12]
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d319      	bcc.n	8006f3c <__cvt+0xa0>
 8006f08:	9b03      	ldr	r3, [sp, #12]
 8006f0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f0c:	1a1b      	subs	r3, r3, r0
 8006f0e:	6013      	str	r3, [r2, #0]
 8006f10:	b005      	add	sp, #20
 8006f12:	ecbd 8b02 	vpop	{d8}
 8006f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f18:	2d46      	cmp	r5, #70	@ 0x46
 8006f1a:	eb00 0204 	add.w	r2, r0, r4
 8006f1e:	d1e9      	bne.n	8006ef4 <__cvt+0x58>
 8006f20:	7803      	ldrb	r3, [r0, #0]
 8006f22:	2b30      	cmp	r3, #48	@ 0x30
 8006f24:	d107      	bne.n	8006f36 <__cvt+0x9a>
 8006f26:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f2e:	bf1c      	itt	ne
 8006f30:	f1c4 0401 	rsbne	r4, r4, #1
 8006f34:	6034      	strne	r4, [r6, #0]
 8006f36:	6833      	ldr	r3, [r6, #0]
 8006f38:	441a      	add	r2, r3
 8006f3a:	e7db      	b.n	8006ef4 <__cvt+0x58>
 8006f3c:	1c5c      	adds	r4, r3, #1
 8006f3e:	9403      	str	r4, [sp, #12]
 8006f40:	7019      	strb	r1, [r3, #0]
 8006f42:	e7de      	b.n	8006f02 <__cvt+0x66>

08006f44 <__exponent>:
 8006f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f46:	2900      	cmp	r1, #0
 8006f48:	bfba      	itte	lt
 8006f4a:	4249      	neglt	r1, r1
 8006f4c:	232d      	movlt	r3, #45	@ 0x2d
 8006f4e:	232b      	movge	r3, #43	@ 0x2b
 8006f50:	2909      	cmp	r1, #9
 8006f52:	7002      	strb	r2, [r0, #0]
 8006f54:	7043      	strb	r3, [r0, #1]
 8006f56:	dd29      	ble.n	8006fac <__exponent+0x68>
 8006f58:	f10d 0307 	add.w	r3, sp, #7
 8006f5c:	461d      	mov	r5, r3
 8006f5e:	270a      	movs	r7, #10
 8006f60:	461a      	mov	r2, r3
 8006f62:	fbb1 f6f7 	udiv	r6, r1, r7
 8006f66:	fb07 1416 	mls	r4, r7, r6, r1
 8006f6a:	3430      	adds	r4, #48	@ 0x30
 8006f6c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006f70:	460c      	mov	r4, r1
 8006f72:	2c63      	cmp	r4, #99	@ 0x63
 8006f74:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f78:	4631      	mov	r1, r6
 8006f7a:	dcf1      	bgt.n	8006f60 <__exponent+0x1c>
 8006f7c:	3130      	adds	r1, #48	@ 0x30
 8006f7e:	1e94      	subs	r4, r2, #2
 8006f80:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f84:	1c41      	adds	r1, r0, #1
 8006f86:	4623      	mov	r3, r4
 8006f88:	42ab      	cmp	r3, r5
 8006f8a:	d30a      	bcc.n	8006fa2 <__exponent+0x5e>
 8006f8c:	f10d 0309 	add.w	r3, sp, #9
 8006f90:	1a9b      	subs	r3, r3, r2
 8006f92:	42ac      	cmp	r4, r5
 8006f94:	bf88      	it	hi
 8006f96:	2300      	movhi	r3, #0
 8006f98:	3302      	adds	r3, #2
 8006f9a:	4403      	add	r3, r0
 8006f9c:	1a18      	subs	r0, r3, r0
 8006f9e:	b003      	add	sp, #12
 8006fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fa2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006fa6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006faa:	e7ed      	b.n	8006f88 <__exponent+0x44>
 8006fac:	2330      	movs	r3, #48	@ 0x30
 8006fae:	3130      	adds	r1, #48	@ 0x30
 8006fb0:	7083      	strb	r3, [r0, #2]
 8006fb2:	70c1      	strb	r1, [r0, #3]
 8006fb4:	1d03      	adds	r3, r0, #4
 8006fb6:	e7f1      	b.n	8006f9c <__exponent+0x58>

08006fb8 <_printf_float>:
 8006fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	b08d      	sub	sp, #52	@ 0x34
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	461f      	mov	r7, r3
 8006fc8:	4605      	mov	r5, r0
 8006fca:	f000 fe61 	bl	8007c90 <_localeconv_r>
 8006fce:	f8d0 b000 	ldr.w	fp, [r0]
 8006fd2:	4658      	mov	r0, fp
 8006fd4:	f7f9 f9d4 	bl	8000380 <strlen>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8006fe0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006fe4:	6822      	ldr	r2, [r4, #0]
 8006fe6:	9005      	str	r0, [sp, #20]
 8006fe8:	3307      	adds	r3, #7
 8006fea:	f023 0307 	bic.w	r3, r3, #7
 8006fee:	f103 0108 	add.w	r1, r3, #8
 8006ff2:	f8c8 1000 	str.w	r1, [r8]
 8006ff6:	ed93 0b00 	vldr	d0, [r3]
 8006ffa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007258 <_printf_float+0x2a0>
 8006ffe:	eeb0 7bc0 	vabs.f64	d7, d0
 8007002:	eeb4 7b46 	vcmp.f64	d7, d6
 8007006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800700a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800700e:	dd24      	ble.n	800705a <_printf_float+0xa2>
 8007010:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007018:	d502      	bpl.n	8007020 <_printf_float+0x68>
 800701a:	232d      	movs	r3, #45	@ 0x2d
 800701c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007020:	498f      	ldr	r1, [pc, #572]	@ (8007260 <_printf_float+0x2a8>)
 8007022:	4b90      	ldr	r3, [pc, #576]	@ (8007264 <_printf_float+0x2ac>)
 8007024:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007028:	bf8c      	ite	hi
 800702a:	4688      	movhi	r8, r1
 800702c:	4698      	movls	r8, r3
 800702e:	f022 0204 	bic.w	r2, r2, #4
 8007032:	2303      	movs	r3, #3
 8007034:	6123      	str	r3, [r4, #16]
 8007036:	6022      	str	r2, [r4, #0]
 8007038:	f04f 0a00 	mov.w	sl, #0
 800703c:	9700      	str	r7, [sp, #0]
 800703e:	4633      	mov	r3, r6
 8007040:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007042:	4621      	mov	r1, r4
 8007044:	4628      	mov	r0, r5
 8007046:	f000 f9d1 	bl	80073ec <_printf_common>
 800704a:	3001      	adds	r0, #1
 800704c:	f040 8089 	bne.w	8007162 <_printf_float+0x1aa>
 8007050:	f04f 30ff 	mov.w	r0, #4294967295
 8007054:	b00d      	add	sp, #52	@ 0x34
 8007056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705a:	eeb4 0b40 	vcmp.f64	d0, d0
 800705e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007062:	d709      	bvc.n	8007078 <_printf_float+0xc0>
 8007064:	ee10 3a90 	vmov	r3, s1
 8007068:	2b00      	cmp	r3, #0
 800706a:	bfbc      	itt	lt
 800706c:	232d      	movlt	r3, #45	@ 0x2d
 800706e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007072:	497d      	ldr	r1, [pc, #500]	@ (8007268 <_printf_float+0x2b0>)
 8007074:	4b7d      	ldr	r3, [pc, #500]	@ (800726c <_printf_float+0x2b4>)
 8007076:	e7d5      	b.n	8007024 <_printf_float+0x6c>
 8007078:	6863      	ldr	r3, [r4, #4]
 800707a:	1c59      	adds	r1, r3, #1
 800707c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007080:	d139      	bne.n	80070f6 <_printf_float+0x13e>
 8007082:	2306      	movs	r3, #6
 8007084:	6063      	str	r3, [r4, #4]
 8007086:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800708a:	2300      	movs	r3, #0
 800708c:	6022      	str	r2, [r4, #0]
 800708e:	9303      	str	r3, [sp, #12]
 8007090:	ab0a      	add	r3, sp, #40	@ 0x28
 8007092:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007096:	ab09      	add	r3, sp, #36	@ 0x24
 8007098:	9300      	str	r3, [sp, #0]
 800709a:	6861      	ldr	r1, [r4, #4]
 800709c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80070a0:	4628      	mov	r0, r5
 80070a2:	f7ff fefb 	bl	8006e9c <__cvt>
 80070a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80070aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80070ac:	4680      	mov	r8, r0
 80070ae:	d129      	bne.n	8007104 <_printf_float+0x14c>
 80070b0:	1cc8      	adds	r0, r1, #3
 80070b2:	db02      	blt.n	80070ba <_printf_float+0x102>
 80070b4:	6863      	ldr	r3, [r4, #4]
 80070b6:	4299      	cmp	r1, r3
 80070b8:	dd41      	ble.n	800713e <_printf_float+0x186>
 80070ba:	f1a9 0902 	sub.w	r9, r9, #2
 80070be:	fa5f f989 	uxtb.w	r9, r9
 80070c2:	3901      	subs	r1, #1
 80070c4:	464a      	mov	r2, r9
 80070c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80070ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80070cc:	f7ff ff3a 	bl	8006f44 <__exponent>
 80070d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070d2:	1813      	adds	r3, r2, r0
 80070d4:	2a01      	cmp	r2, #1
 80070d6:	4682      	mov	sl, r0
 80070d8:	6123      	str	r3, [r4, #16]
 80070da:	dc02      	bgt.n	80070e2 <_printf_float+0x12a>
 80070dc:	6822      	ldr	r2, [r4, #0]
 80070de:	07d2      	lsls	r2, r2, #31
 80070e0:	d501      	bpl.n	80070e6 <_printf_float+0x12e>
 80070e2:	3301      	adds	r3, #1
 80070e4:	6123      	str	r3, [r4, #16]
 80070e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d0a6      	beq.n	800703c <_printf_float+0x84>
 80070ee:	232d      	movs	r3, #45	@ 0x2d
 80070f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070f4:	e7a2      	b.n	800703c <_printf_float+0x84>
 80070f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80070fa:	d1c4      	bne.n	8007086 <_printf_float+0xce>
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d1c2      	bne.n	8007086 <_printf_float+0xce>
 8007100:	2301      	movs	r3, #1
 8007102:	e7bf      	b.n	8007084 <_printf_float+0xcc>
 8007104:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007108:	d9db      	bls.n	80070c2 <_printf_float+0x10a>
 800710a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800710e:	d118      	bne.n	8007142 <_printf_float+0x18a>
 8007110:	2900      	cmp	r1, #0
 8007112:	6863      	ldr	r3, [r4, #4]
 8007114:	dd0b      	ble.n	800712e <_printf_float+0x176>
 8007116:	6121      	str	r1, [r4, #16]
 8007118:	b913      	cbnz	r3, 8007120 <_printf_float+0x168>
 800711a:	6822      	ldr	r2, [r4, #0]
 800711c:	07d0      	lsls	r0, r2, #31
 800711e:	d502      	bpl.n	8007126 <_printf_float+0x16e>
 8007120:	3301      	adds	r3, #1
 8007122:	440b      	add	r3, r1
 8007124:	6123      	str	r3, [r4, #16]
 8007126:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007128:	f04f 0a00 	mov.w	sl, #0
 800712c:	e7db      	b.n	80070e6 <_printf_float+0x12e>
 800712e:	b913      	cbnz	r3, 8007136 <_printf_float+0x17e>
 8007130:	6822      	ldr	r2, [r4, #0]
 8007132:	07d2      	lsls	r2, r2, #31
 8007134:	d501      	bpl.n	800713a <_printf_float+0x182>
 8007136:	3302      	adds	r3, #2
 8007138:	e7f4      	b.n	8007124 <_printf_float+0x16c>
 800713a:	2301      	movs	r3, #1
 800713c:	e7f2      	b.n	8007124 <_printf_float+0x16c>
 800713e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007142:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007144:	4299      	cmp	r1, r3
 8007146:	db05      	blt.n	8007154 <_printf_float+0x19c>
 8007148:	6823      	ldr	r3, [r4, #0]
 800714a:	6121      	str	r1, [r4, #16]
 800714c:	07d8      	lsls	r0, r3, #31
 800714e:	d5ea      	bpl.n	8007126 <_printf_float+0x16e>
 8007150:	1c4b      	adds	r3, r1, #1
 8007152:	e7e7      	b.n	8007124 <_printf_float+0x16c>
 8007154:	2900      	cmp	r1, #0
 8007156:	bfd4      	ite	le
 8007158:	f1c1 0202 	rsble	r2, r1, #2
 800715c:	2201      	movgt	r2, #1
 800715e:	4413      	add	r3, r2
 8007160:	e7e0      	b.n	8007124 <_printf_float+0x16c>
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	055a      	lsls	r2, r3, #21
 8007166:	d407      	bmi.n	8007178 <_printf_float+0x1c0>
 8007168:	6923      	ldr	r3, [r4, #16]
 800716a:	4642      	mov	r2, r8
 800716c:	4631      	mov	r1, r6
 800716e:	4628      	mov	r0, r5
 8007170:	47b8      	blx	r7
 8007172:	3001      	adds	r0, #1
 8007174:	d12a      	bne.n	80071cc <_printf_float+0x214>
 8007176:	e76b      	b.n	8007050 <_printf_float+0x98>
 8007178:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800717c:	f240 80e0 	bls.w	8007340 <_printf_float+0x388>
 8007180:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007184:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800718c:	d133      	bne.n	80071f6 <_printf_float+0x23e>
 800718e:	4a38      	ldr	r2, [pc, #224]	@ (8007270 <_printf_float+0x2b8>)
 8007190:	2301      	movs	r3, #1
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	f43f af59 	beq.w	8007050 <_printf_float+0x98>
 800719e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80071a2:	4543      	cmp	r3, r8
 80071a4:	db02      	blt.n	80071ac <_printf_float+0x1f4>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	07d8      	lsls	r0, r3, #31
 80071aa:	d50f      	bpl.n	80071cc <_printf_float+0x214>
 80071ac:	9b05      	ldr	r3, [sp, #20]
 80071ae:	465a      	mov	r2, fp
 80071b0:	4631      	mov	r1, r6
 80071b2:	4628      	mov	r0, r5
 80071b4:	47b8      	blx	r7
 80071b6:	3001      	adds	r0, #1
 80071b8:	f43f af4a 	beq.w	8007050 <_printf_float+0x98>
 80071bc:	f04f 0900 	mov.w	r9, #0
 80071c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80071c4:	f104 0a1a 	add.w	sl, r4, #26
 80071c8:	45c8      	cmp	r8, r9
 80071ca:	dc09      	bgt.n	80071e0 <_printf_float+0x228>
 80071cc:	6823      	ldr	r3, [r4, #0]
 80071ce:	079b      	lsls	r3, r3, #30
 80071d0:	f100 8107 	bmi.w	80073e2 <_printf_float+0x42a>
 80071d4:	68e0      	ldr	r0, [r4, #12]
 80071d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071d8:	4298      	cmp	r0, r3
 80071da:	bfb8      	it	lt
 80071dc:	4618      	movlt	r0, r3
 80071de:	e739      	b.n	8007054 <_printf_float+0x9c>
 80071e0:	2301      	movs	r3, #1
 80071e2:	4652      	mov	r2, sl
 80071e4:	4631      	mov	r1, r6
 80071e6:	4628      	mov	r0, r5
 80071e8:	47b8      	blx	r7
 80071ea:	3001      	adds	r0, #1
 80071ec:	f43f af30 	beq.w	8007050 <_printf_float+0x98>
 80071f0:	f109 0901 	add.w	r9, r9, #1
 80071f4:	e7e8      	b.n	80071c8 <_printf_float+0x210>
 80071f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	dc3b      	bgt.n	8007274 <_printf_float+0x2bc>
 80071fc:	4a1c      	ldr	r2, [pc, #112]	@ (8007270 <_printf_float+0x2b8>)
 80071fe:	2301      	movs	r3, #1
 8007200:	4631      	mov	r1, r6
 8007202:	4628      	mov	r0, r5
 8007204:	47b8      	blx	r7
 8007206:	3001      	adds	r0, #1
 8007208:	f43f af22 	beq.w	8007050 <_printf_float+0x98>
 800720c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007210:	ea59 0303 	orrs.w	r3, r9, r3
 8007214:	d102      	bne.n	800721c <_printf_float+0x264>
 8007216:	6823      	ldr	r3, [r4, #0]
 8007218:	07d9      	lsls	r1, r3, #31
 800721a:	d5d7      	bpl.n	80071cc <_printf_float+0x214>
 800721c:	9b05      	ldr	r3, [sp, #20]
 800721e:	465a      	mov	r2, fp
 8007220:	4631      	mov	r1, r6
 8007222:	4628      	mov	r0, r5
 8007224:	47b8      	blx	r7
 8007226:	3001      	adds	r0, #1
 8007228:	f43f af12 	beq.w	8007050 <_printf_float+0x98>
 800722c:	f04f 0a00 	mov.w	sl, #0
 8007230:	f104 0b1a 	add.w	fp, r4, #26
 8007234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007236:	425b      	negs	r3, r3
 8007238:	4553      	cmp	r3, sl
 800723a:	dc01      	bgt.n	8007240 <_printf_float+0x288>
 800723c:	464b      	mov	r3, r9
 800723e:	e794      	b.n	800716a <_printf_float+0x1b2>
 8007240:	2301      	movs	r3, #1
 8007242:	465a      	mov	r2, fp
 8007244:	4631      	mov	r1, r6
 8007246:	4628      	mov	r0, r5
 8007248:	47b8      	blx	r7
 800724a:	3001      	adds	r0, #1
 800724c:	f43f af00 	beq.w	8007050 <_printf_float+0x98>
 8007250:	f10a 0a01 	add.w	sl, sl, #1
 8007254:	e7ee      	b.n	8007234 <_printf_float+0x27c>
 8007256:	bf00      	nop
 8007258:	ffffffff 	.word	0xffffffff
 800725c:	7fefffff 	.word	0x7fefffff
 8007260:	08009990 	.word	0x08009990
 8007264:	0800998c 	.word	0x0800998c
 8007268:	08009998 	.word	0x08009998
 800726c:	08009994 	.word	0x08009994
 8007270:	0800999c 	.word	0x0800999c
 8007274:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007276:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800727a:	4553      	cmp	r3, sl
 800727c:	bfa8      	it	ge
 800727e:	4653      	movge	r3, sl
 8007280:	2b00      	cmp	r3, #0
 8007282:	4699      	mov	r9, r3
 8007284:	dc37      	bgt.n	80072f6 <_printf_float+0x33e>
 8007286:	2300      	movs	r3, #0
 8007288:	9307      	str	r3, [sp, #28]
 800728a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800728e:	f104 021a 	add.w	r2, r4, #26
 8007292:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007294:	9907      	ldr	r1, [sp, #28]
 8007296:	9306      	str	r3, [sp, #24]
 8007298:	eba3 0309 	sub.w	r3, r3, r9
 800729c:	428b      	cmp	r3, r1
 800729e:	dc31      	bgt.n	8007304 <_printf_float+0x34c>
 80072a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072a2:	459a      	cmp	sl, r3
 80072a4:	dc3b      	bgt.n	800731e <_printf_float+0x366>
 80072a6:	6823      	ldr	r3, [r4, #0]
 80072a8:	07da      	lsls	r2, r3, #31
 80072aa:	d438      	bmi.n	800731e <_printf_float+0x366>
 80072ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ae:	ebaa 0903 	sub.w	r9, sl, r3
 80072b2:	9b06      	ldr	r3, [sp, #24]
 80072b4:	ebaa 0303 	sub.w	r3, sl, r3
 80072b8:	4599      	cmp	r9, r3
 80072ba:	bfa8      	it	ge
 80072bc:	4699      	movge	r9, r3
 80072be:	f1b9 0f00 	cmp.w	r9, #0
 80072c2:	dc34      	bgt.n	800732e <_printf_float+0x376>
 80072c4:	f04f 0800 	mov.w	r8, #0
 80072c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072cc:	f104 0b1a 	add.w	fp, r4, #26
 80072d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d2:	ebaa 0303 	sub.w	r3, sl, r3
 80072d6:	eba3 0309 	sub.w	r3, r3, r9
 80072da:	4543      	cmp	r3, r8
 80072dc:	f77f af76 	ble.w	80071cc <_printf_float+0x214>
 80072e0:	2301      	movs	r3, #1
 80072e2:	465a      	mov	r2, fp
 80072e4:	4631      	mov	r1, r6
 80072e6:	4628      	mov	r0, r5
 80072e8:	47b8      	blx	r7
 80072ea:	3001      	adds	r0, #1
 80072ec:	f43f aeb0 	beq.w	8007050 <_printf_float+0x98>
 80072f0:	f108 0801 	add.w	r8, r8, #1
 80072f4:	e7ec      	b.n	80072d0 <_printf_float+0x318>
 80072f6:	4642      	mov	r2, r8
 80072f8:	4631      	mov	r1, r6
 80072fa:	4628      	mov	r0, r5
 80072fc:	47b8      	blx	r7
 80072fe:	3001      	adds	r0, #1
 8007300:	d1c1      	bne.n	8007286 <_printf_float+0x2ce>
 8007302:	e6a5      	b.n	8007050 <_printf_float+0x98>
 8007304:	2301      	movs	r3, #1
 8007306:	4631      	mov	r1, r6
 8007308:	4628      	mov	r0, r5
 800730a:	9206      	str	r2, [sp, #24]
 800730c:	47b8      	blx	r7
 800730e:	3001      	adds	r0, #1
 8007310:	f43f ae9e 	beq.w	8007050 <_printf_float+0x98>
 8007314:	9b07      	ldr	r3, [sp, #28]
 8007316:	9a06      	ldr	r2, [sp, #24]
 8007318:	3301      	adds	r3, #1
 800731a:	9307      	str	r3, [sp, #28]
 800731c:	e7b9      	b.n	8007292 <_printf_float+0x2da>
 800731e:	9b05      	ldr	r3, [sp, #20]
 8007320:	465a      	mov	r2, fp
 8007322:	4631      	mov	r1, r6
 8007324:	4628      	mov	r0, r5
 8007326:	47b8      	blx	r7
 8007328:	3001      	adds	r0, #1
 800732a:	d1bf      	bne.n	80072ac <_printf_float+0x2f4>
 800732c:	e690      	b.n	8007050 <_printf_float+0x98>
 800732e:	9a06      	ldr	r2, [sp, #24]
 8007330:	464b      	mov	r3, r9
 8007332:	4442      	add	r2, r8
 8007334:	4631      	mov	r1, r6
 8007336:	4628      	mov	r0, r5
 8007338:	47b8      	blx	r7
 800733a:	3001      	adds	r0, #1
 800733c:	d1c2      	bne.n	80072c4 <_printf_float+0x30c>
 800733e:	e687      	b.n	8007050 <_printf_float+0x98>
 8007340:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007344:	f1b9 0f01 	cmp.w	r9, #1
 8007348:	dc01      	bgt.n	800734e <_printf_float+0x396>
 800734a:	07db      	lsls	r3, r3, #31
 800734c:	d536      	bpl.n	80073bc <_printf_float+0x404>
 800734e:	2301      	movs	r3, #1
 8007350:	4642      	mov	r2, r8
 8007352:	4631      	mov	r1, r6
 8007354:	4628      	mov	r0, r5
 8007356:	47b8      	blx	r7
 8007358:	3001      	adds	r0, #1
 800735a:	f43f ae79 	beq.w	8007050 <_printf_float+0x98>
 800735e:	9b05      	ldr	r3, [sp, #20]
 8007360:	465a      	mov	r2, fp
 8007362:	4631      	mov	r1, r6
 8007364:	4628      	mov	r0, r5
 8007366:	47b8      	blx	r7
 8007368:	3001      	adds	r0, #1
 800736a:	f43f ae71 	beq.w	8007050 <_printf_float+0x98>
 800736e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007372:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800737a:	f109 39ff 	add.w	r9, r9, #4294967295
 800737e:	d018      	beq.n	80073b2 <_printf_float+0x3fa>
 8007380:	464b      	mov	r3, r9
 8007382:	f108 0201 	add.w	r2, r8, #1
 8007386:	4631      	mov	r1, r6
 8007388:	4628      	mov	r0, r5
 800738a:	47b8      	blx	r7
 800738c:	3001      	adds	r0, #1
 800738e:	d10c      	bne.n	80073aa <_printf_float+0x3f2>
 8007390:	e65e      	b.n	8007050 <_printf_float+0x98>
 8007392:	2301      	movs	r3, #1
 8007394:	465a      	mov	r2, fp
 8007396:	4631      	mov	r1, r6
 8007398:	4628      	mov	r0, r5
 800739a:	47b8      	blx	r7
 800739c:	3001      	adds	r0, #1
 800739e:	f43f ae57 	beq.w	8007050 <_printf_float+0x98>
 80073a2:	f108 0801 	add.w	r8, r8, #1
 80073a6:	45c8      	cmp	r8, r9
 80073a8:	dbf3      	blt.n	8007392 <_printf_float+0x3da>
 80073aa:	4653      	mov	r3, sl
 80073ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80073b0:	e6dc      	b.n	800716c <_printf_float+0x1b4>
 80073b2:	f04f 0800 	mov.w	r8, #0
 80073b6:	f104 0b1a 	add.w	fp, r4, #26
 80073ba:	e7f4      	b.n	80073a6 <_printf_float+0x3ee>
 80073bc:	2301      	movs	r3, #1
 80073be:	4642      	mov	r2, r8
 80073c0:	e7e1      	b.n	8007386 <_printf_float+0x3ce>
 80073c2:	2301      	movs	r3, #1
 80073c4:	464a      	mov	r2, r9
 80073c6:	4631      	mov	r1, r6
 80073c8:	4628      	mov	r0, r5
 80073ca:	47b8      	blx	r7
 80073cc:	3001      	adds	r0, #1
 80073ce:	f43f ae3f 	beq.w	8007050 <_printf_float+0x98>
 80073d2:	f108 0801 	add.w	r8, r8, #1
 80073d6:	68e3      	ldr	r3, [r4, #12]
 80073d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073da:	1a5b      	subs	r3, r3, r1
 80073dc:	4543      	cmp	r3, r8
 80073de:	dcf0      	bgt.n	80073c2 <_printf_float+0x40a>
 80073e0:	e6f8      	b.n	80071d4 <_printf_float+0x21c>
 80073e2:	f04f 0800 	mov.w	r8, #0
 80073e6:	f104 0919 	add.w	r9, r4, #25
 80073ea:	e7f4      	b.n	80073d6 <_printf_float+0x41e>

080073ec <_printf_common>:
 80073ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073f0:	4616      	mov	r6, r2
 80073f2:	4698      	mov	r8, r3
 80073f4:	688a      	ldr	r2, [r1, #8]
 80073f6:	690b      	ldr	r3, [r1, #16]
 80073f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073fc:	4293      	cmp	r3, r2
 80073fe:	bfb8      	it	lt
 8007400:	4613      	movlt	r3, r2
 8007402:	6033      	str	r3, [r6, #0]
 8007404:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007408:	4607      	mov	r7, r0
 800740a:	460c      	mov	r4, r1
 800740c:	b10a      	cbz	r2, 8007412 <_printf_common+0x26>
 800740e:	3301      	adds	r3, #1
 8007410:	6033      	str	r3, [r6, #0]
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	0699      	lsls	r1, r3, #26
 8007416:	bf42      	ittt	mi
 8007418:	6833      	ldrmi	r3, [r6, #0]
 800741a:	3302      	addmi	r3, #2
 800741c:	6033      	strmi	r3, [r6, #0]
 800741e:	6825      	ldr	r5, [r4, #0]
 8007420:	f015 0506 	ands.w	r5, r5, #6
 8007424:	d106      	bne.n	8007434 <_printf_common+0x48>
 8007426:	f104 0a19 	add.w	sl, r4, #25
 800742a:	68e3      	ldr	r3, [r4, #12]
 800742c:	6832      	ldr	r2, [r6, #0]
 800742e:	1a9b      	subs	r3, r3, r2
 8007430:	42ab      	cmp	r3, r5
 8007432:	dc26      	bgt.n	8007482 <_printf_common+0x96>
 8007434:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007438:	6822      	ldr	r2, [r4, #0]
 800743a:	3b00      	subs	r3, #0
 800743c:	bf18      	it	ne
 800743e:	2301      	movne	r3, #1
 8007440:	0692      	lsls	r2, r2, #26
 8007442:	d42b      	bmi.n	800749c <_printf_common+0xb0>
 8007444:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007448:	4641      	mov	r1, r8
 800744a:	4638      	mov	r0, r7
 800744c:	47c8      	blx	r9
 800744e:	3001      	adds	r0, #1
 8007450:	d01e      	beq.n	8007490 <_printf_common+0xa4>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	6922      	ldr	r2, [r4, #16]
 8007456:	f003 0306 	and.w	r3, r3, #6
 800745a:	2b04      	cmp	r3, #4
 800745c:	bf02      	ittt	eq
 800745e:	68e5      	ldreq	r5, [r4, #12]
 8007460:	6833      	ldreq	r3, [r6, #0]
 8007462:	1aed      	subeq	r5, r5, r3
 8007464:	68a3      	ldr	r3, [r4, #8]
 8007466:	bf0c      	ite	eq
 8007468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800746c:	2500      	movne	r5, #0
 800746e:	4293      	cmp	r3, r2
 8007470:	bfc4      	itt	gt
 8007472:	1a9b      	subgt	r3, r3, r2
 8007474:	18ed      	addgt	r5, r5, r3
 8007476:	2600      	movs	r6, #0
 8007478:	341a      	adds	r4, #26
 800747a:	42b5      	cmp	r5, r6
 800747c:	d11a      	bne.n	80074b4 <_printf_common+0xc8>
 800747e:	2000      	movs	r0, #0
 8007480:	e008      	b.n	8007494 <_printf_common+0xa8>
 8007482:	2301      	movs	r3, #1
 8007484:	4652      	mov	r2, sl
 8007486:	4641      	mov	r1, r8
 8007488:	4638      	mov	r0, r7
 800748a:	47c8      	blx	r9
 800748c:	3001      	adds	r0, #1
 800748e:	d103      	bne.n	8007498 <_printf_common+0xac>
 8007490:	f04f 30ff 	mov.w	r0, #4294967295
 8007494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007498:	3501      	adds	r5, #1
 800749a:	e7c6      	b.n	800742a <_printf_common+0x3e>
 800749c:	18e1      	adds	r1, r4, r3
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	2030      	movs	r0, #48	@ 0x30
 80074a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074a6:	4422      	add	r2, r4
 80074a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074b0:	3302      	adds	r3, #2
 80074b2:	e7c7      	b.n	8007444 <_printf_common+0x58>
 80074b4:	2301      	movs	r3, #1
 80074b6:	4622      	mov	r2, r4
 80074b8:	4641      	mov	r1, r8
 80074ba:	4638      	mov	r0, r7
 80074bc:	47c8      	blx	r9
 80074be:	3001      	adds	r0, #1
 80074c0:	d0e6      	beq.n	8007490 <_printf_common+0xa4>
 80074c2:	3601      	adds	r6, #1
 80074c4:	e7d9      	b.n	800747a <_printf_common+0x8e>
	...

080074c8 <_printf_i>:
 80074c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074cc:	7e0f      	ldrb	r7, [r1, #24]
 80074ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074d0:	2f78      	cmp	r7, #120	@ 0x78
 80074d2:	4691      	mov	r9, r2
 80074d4:	4680      	mov	r8, r0
 80074d6:	460c      	mov	r4, r1
 80074d8:	469a      	mov	sl, r3
 80074da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80074de:	d807      	bhi.n	80074f0 <_printf_i+0x28>
 80074e0:	2f62      	cmp	r7, #98	@ 0x62
 80074e2:	d80a      	bhi.n	80074fa <_printf_i+0x32>
 80074e4:	2f00      	cmp	r7, #0
 80074e6:	f000 80d1 	beq.w	800768c <_printf_i+0x1c4>
 80074ea:	2f58      	cmp	r7, #88	@ 0x58
 80074ec:	f000 80b8 	beq.w	8007660 <_printf_i+0x198>
 80074f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074f8:	e03a      	b.n	8007570 <_printf_i+0xa8>
 80074fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074fe:	2b15      	cmp	r3, #21
 8007500:	d8f6      	bhi.n	80074f0 <_printf_i+0x28>
 8007502:	a101      	add	r1, pc, #4	@ (adr r1, 8007508 <_printf_i+0x40>)
 8007504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007508:	08007561 	.word	0x08007561
 800750c:	08007575 	.word	0x08007575
 8007510:	080074f1 	.word	0x080074f1
 8007514:	080074f1 	.word	0x080074f1
 8007518:	080074f1 	.word	0x080074f1
 800751c:	080074f1 	.word	0x080074f1
 8007520:	08007575 	.word	0x08007575
 8007524:	080074f1 	.word	0x080074f1
 8007528:	080074f1 	.word	0x080074f1
 800752c:	080074f1 	.word	0x080074f1
 8007530:	080074f1 	.word	0x080074f1
 8007534:	08007673 	.word	0x08007673
 8007538:	0800759f 	.word	0x0800759f
 800753c:	0800762d 	.word	0x0800762d
 8007540:	080074f1 	.word	0x080074f1
 8007544:	080074f1 	.word	0x080074f1
 8007548:	08007695 	.word	0x08007695
 800754c:	080074f1 	.word	0x080074f1
 8007550:	0800759f 	.word	0x0800759f
 8007554:	080074f1 	.word	0x080074f1
 8007558:	080074f1 	.word	0x080074f1
 800755c:	08007635 	.word	0x08007635
 8007560:	6833      	ldr	r3, [r6, #0]
 8007562:	1d1a      	adds	r2, r3, #4
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6032      	str	r2, [r6, #0]
 8007568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800756c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007570:	2301      	movs	r3, #1
 8007572:	e09c      	b.n	80076ae <_printf_i+0x1e6>
 8007574:	6833      	ldr	r3, [r6, #0]
 8007576:	6820      	ldr	r0, [r4, #0]
 8007578:	1d19      	adds	r1, r3, #4
 800757a:	6031      	str	r1, [r6, #0]
 800757c:	0606      	lsls	r6, r0, #24
 800757e:	d501      	bpl.n	8007584 <_printf_i+0xbc>
 8007580:	681d      	ldr	r5, [r3, #0]
 8007582:	e003      	b.n	800758c <_printf_i+0xc4>
 8007584:	0645      	lsls	r5, r0, #25
 8007586:	d5fb      	bpl.n	8007580 <_printf_i+0xb8>
 8007588:	f9b3 5000 	ldrsh.w	r5, [r3]
 800758c:	2d00      	cmp	r5, #0
 800758e:	da03      	bge.n	8007598 <_printf_i+0xd0>
 8007590:	232d      	movs	r3, #45	@ 0x2d
 8007592:	426d      	negs	r5, r5
 8007594:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007598:	4858      	ldr	r0, [pc, #352]	@ (80076fc <_printf_i+0x234>)
 800759a:	230a      	movs	r3, #10
 800759c:	e011      	b.n	80075c2 <_printf_i+0xfa>
 800759e:	6821      	ldr	r1, [r4, #0]
 80075a0:	6833      	ldr	r3, [r6, #0]
 80075a2:	0608      	lsls	r0, r1, #24
 80075a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80075a8:	d402      	bmi.n	80075b0 <_printf_i+0xe8>
 80075aa:	0649      	lsls	r1, r1, #25
 80075ac:	bf48      	it	mi
 80075ae:	b2ad      	uxthmi	r5, r5
 80075b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80075b2:	4852      	ldr	r0, [pc, #328]	@ (80076fc <_printf_i+0x234>)
 80075b4:	6033      	str	r3, [r6, #0]
 80075b6:	bf14      	ite	ne
 80075b8:	230a      	movne	r3, #10
 80075ba:	2308      	moveq	r3, #8
 80075bc:	2100      	movs	r1, #0
 80075be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075c2:	6866      	ldr	r6, [r4, #4]
 80075c4:	60a6      	str	r6, [r4, #8]
 80075c6:	2e00      	cmp	r6, #0
 80075c8:	db05      	blt.n	80075d6 <_printf_i+0x10e>
 80075ca:	6821      	ldr	r1, [r4, #0]
 80075cc:	432e      	orrs	r6, r5
 80075ce:	f021 0104 	bic.w	r1, r1, #4
 80075d2:	6021      	str	r1, [r4, #0]
 80075d4:	d04b      	beq.n	800766e <_printf_i+0x1a6>
 80075d6:	4616      	mov	r6, r2
 80075d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80075dc:	fb03 5711 	mls	r7, r3, r1, r5
 80075e0:	5dc7      	ldrb	r7, [r0, r7]
 80075e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075e6:	462f      	mov	r7, r5
 80075e8:	42bb      	cmp	r3, r7
 80075ea:	460d      	mov	r5, r1
 80075ec:	d9f4      	bls.n	80075d8 <_printf_i+0x110>
 80075ee:	2b08      	cmp	r3, #8
 80075f0:	d10b      	bne.n	800760a <_printf_i+0x142>
 80075f2:	6823      	ldr	r3, [r4, #0]
 80075f4:	07df      	lsls	r7, r3, #31
 80075f6:	d508      	bpl.n	800760a <_printf_i+0x142>
 80075f8:	6923      	ldr	r3, [r4, #16]
 80075fa:	6861      	ldr	r1, [r4, #4]
 80075fc:	4299      	cmp	r1, r3
 80075fe:	bfde      	ittt	le
 8007600:	2330      	movle	r3, #48	@ 0x30
 8007602:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007606:	f106 36ff 	addle.w	r6, r6, #4294967295
 800760a:	1b92      	subs	r2, r2, r6
 800760c:	6122      	str	r2, [r4, #16]
 800760e:	f8cd a000 	str.w	sl, [sp]
 8007612:	464b      	mov	r3, r9
 8007614:	aa03      	add	r2, sp, #12
 8007616:	4621      	mov	r1, r4
 8007618:	4640      	mov	r0, r8
 800761a:	f7ff fee7 	bl	80073ec <_printf_common>
 800761e:	3001      	adds	r0, #1
 8007620:	d14a      	bne.n	80076b8 <_printf_i+0x1f0>
 8007622:	f04f 30ff 	mov.w	r0, #4294967295
 8007626:	b004      	add	sp, #16
 8007628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	f043 0320 	orr.w	r3, r3, #32
 8007632:	6023      	str	r3, [r4, #0]
 8007634:	4832      	ldr	r0, [pc, #200]	@ (8007700 <_printf_i+0x238>)
 8007636:	2778      	movs	r7, #120	@ 0x78
 8007638:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800763c:	6823      	ldr	r3, [r4, #0]
 800763e:	6831      	ldr	r1, [r6, #0]
 8007640:	061f      	lsls	r7, r3, #24
 8007642:	f851 5b04 	ldr.w	r5, [r1], #4
 8007646:	d402      	bmi.n	800764e <_printf_i+0x186>
 8007648:	065f      	lsls	r7, r3, #25
 800764a:	bf48      	it	mi
 800764c:	b2ad      	uxthmi	r5, r5
 800764e:	6031      	str	r1, [r6, #0]
 8007650:	07d9      	lsls	r1, r3, #31
 8007652:	bf44      	itt	mi
 8007654:	f043 0320 	orrmi.w	r3, r3, #32
 8007658:	6023      	strmi	r3, [r4, #0]
 800765a:	b11d      	cbz	r5, 8007664 <_printf_i+0x19c>
 800765c:	2310      	movs	r3, #16
 800765e:	e7ad      	b.n	80075bc <_printf_i+0xf4>
 8007660:	4826      	ldr	r0, [pc, #152]	@ (80076fc <_printf_i+0x234>)
 8007662:	e7e9      	b.n	8007638 <_printf_i+0x170>
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	f023 0320 	bic.w	r3, r3, #32
 800766a:	6023      	str	r3, [r4, #0]
 800766c:	e7f6      	b.n	800765c <_printf_i+0x194>
 800766e:	4616      	mov	r6, r2
 8007670:	e7bd      	b.n	80075ee <_printf_i+0x126>
 8007672:	6833      	ldr	r3, [r6, #0]
 8007674:	6825      	ldr	r5, [r4, #0]
 8007676:	6961      	ldr	r1, [r4, #20]
 8007678:	1d18      	adds	r0, r3, #4
 800767a:	6030      	str	r0, [r6, #0]
 800767c:	062e      	lsls	r6, r5, #24
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	d501      	bpl.n	8007686 <_printf_i+0x1be>
 8007682:	6019      	str	r1, [r3, #0]
 8007684:	e002      	b.n	800768c <_printf_i+0x1c4>
 8007686:	0668      	lsls	r0, r5, #25
 8007688:	d5fb      	bpl.n	8007682 <_printf_i+0x1ba>
 800768a:	8019      	strh	r1, [r3, #0]
 800768c:	2300      	movs	r3, #0
 800768e:	6123      	str	r3, [r4, #16]
 8007690:	4616      	mov	r6, r2
 8007692:	e7bc      	b.n	800760e <_printf_i+0x146>
 8007694:	6833      	ldr	r3, [r6, #0]
 8007696:	1d1a      	adds	r2, r3, #4
 8007698:	6032      	str	r2, [r6, #0]
 800769a:	681e      	ldr	r6, [r3, #0]
 800769c:	6862      	ldr	r2, [r4, #4]
 800769e:	2100      	movs	r1, #0
 80076a0:	4630      	mov	r0, r6
 80076a2:	f7f8 fe1d 	bl	80002e0 <memchr>
 80076a6:	b108      	cbz	r0, 80076ac <_printf_i+0x1e4>
 80076a8:	1b80      	subs	r0, r0, r6
 80076aa:	6060      	str	r0, [r4, #4]
 80076ac:	6863      	ldr	r3, [r4, #4]
 80076ae:	6123      	str	r3, [r4, #16]
 80076b0:	2300      	movs	r3, #0
 80076b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076b6:	e7aa      	b.n	800760e <_printf_i+0x146>
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	4632      	mov	r2, r6
 80076bc:	4649      	mov	r1, r9
 80076be:	4640      	mov	r0, r8
 80076c0:	47d0      	blx	sl
 80076c2:	3001      	adds	r0, #1
 80076c4:	d0ad      	beq.n	8007622 <_printf_i+0x15a>
 80076c6:	6823      	ldr	r3, [r4, #0]
 80076c8:	079b      	lsls	r3, r3, #30
 80076ca:	d413      	bmi.n	80076f4 <_printf_i+0x22c>
 80076cc:	68e0      	ldr	r0, [r4, #12]
 80076ce:	9b03      	ldr	r3, [sp, #12]
 80076d0:	4298      	cmp	r0, r3
 80076d2:	bfb8      	it	lt
 80076d4:	4618      	movlt	r0, r3
 80076d6:	e7a6      	b.n	8007626 <_printf_i+0x15e>
 80076d8:	2301      	movs	r3, #1
 80076da:	4632      	mov	r2, r6
 80076dc:	4649      	mov	r1, r9
 80076de:	4640      	mov	r0, r8
 80076e0:	47d0      	blx	sl
 80076e2:	3001      	adds	r0, #1
 80076e4:	d09d      	beq.n	8007622 <_printf_i+0x15a>
 80076e6:	3501      	adds	r5, #1
 80076e8:	68e3      	ldr	r3, [r4, #12]
 80076ea:	9903      	ldr	r1, [sp, #12]
 80076ec:	1a5b      	subs	r3, r3, r1
 80076ee:	42ab      	cmp	r3, r5
 80076f0:	dcf2      	bgt.n	80076d8 <_printf_i+0x210>
 80076f2:	e7eb      	b.n	80076cc <_printf_i+0x204>
 80076f4:	2500      	movs	r5, #0
 80076f6:	f104 0619 	add.w	r6, r4, #25
 80076fa:	e7f5      	b.n	80076e8 <_printf_i+0x220>
 80076fc:	0800999e 	.word	0x0800999e
 8007700:	080099af 	.word	0x080099af

08007704 <std>:
 8007704:	2300      	movs	r3, #0
 8007706:	b510      	push	{r4, lr}
 8007708:	4604      	mov	r4, r0
 800770a:	e9c0 3300 	strd	r3, r3, [r0]
 800770e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007712:	6083      	str	r3, [r0, #8]
 8007714:	8181      	strh	r1, [r0, #12]
 8007716:	6643      	str	r3, [r0, #100]	@ 0x64
 8007718:	81c2      	strh	r2, [r0, #14]
 800771a:	6183      	str	r3, [r0, #24]
 800771c:	4619      	mov	r1, r3
 800771e:	2208      	movs	r2, #8
 8007720:	305c      	adds	r0, #92	@ 0x5c
 8007722:	f000 faad 	bl	8007c80 <memset>
 8007726:	4b0d      	ldr	r3, [pc, #52]	@ (800775c <std+0x58>)
 8007728:	6263      	str	r3, [r4, #36]	@ 0x24
 800772a:	4b0d      	ldr	r3, [pc, #52]	@ (8007760 <std+0x5c>)
 800772c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800772e:	4b0d      	ldr	r3, [pc, #52]	@ (8007764 <std+0x60>)
 8007730:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007732:	4b0d      	ldr	r3, [pc, #52]	@ (8007768 <std+0x64>)
 8007734:	6323      	str	r3, [r4, #48]	@ 0x30
 8007736:	4b0d      	ldr	r3, [pc, #52]	@ (800776c <std+0x68>)
 8007738:	6224      	str	r4, [r4, #32]
 800773a:	429c      	cmp	r4, r3
 800773c:	d006      	beq.n	800774c <std+0x48>
 800773e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007742:	4294      	cmp	r4, r2
 8007744:	d002      	beq.n	800774c <std+0x48>
 8007746:	33d0      	adds	r3, #208	@ 0xd0
 8007748:	429c      	cmp	r4, r3
 800774a:	d105      	bne.n	8007758 <std+0x54>
 800774c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007754:	f000 bb10 	b.w	8007d78 <__retarget_lock_init_recursive>
 8007758:	bd10      	pop	{r4, pc}
 800775a:	bf00      	nop
 800775c:	08007ad1 	.word	0x08007ad1
 8007760:	08007af3 	.word	0x08007af3
 8007764:	08007b2b 	.word	0x08007b2b
 8007768:	08007b4f 	.word	0x08007b4f
 800776c:	24000430 	.word	0x24000430

08007770 <stdio_exit_handler>:
 8007770:	4a02      	ldr	r2, [pc, #8]	@ (800777c <stdio_exit_handler+0xc>)
 8007772:	4903      	ldr	r1, [pc, #12]	@ (8007780 <stdio_exit_handler+0x10>)
 8007774:	4803      	ldr	r0, [pc, #12]	@ (8007784 <stdio_exit_handler+0x14>)
 8007776:	f000 b869 	b.w	800784c <_fwalk_sglue>
 800777a:	bf00      	nop
 800777c:	24000010 	.word	0x24000010
 8007780:	080095cd 	.word	0x080095cd
 8007784:	24000020 	.word	0x24000020

08007788 <cleanup_stdio>:
 8007788:	6841      	ldr	r1, [r0, #4]
 800778a:	4b0c      	ldr	r3, [pc, #48]	@ (80077bc <cleanup_stdio+0x34>)
 800778c:	4299      	cmp	r1, r3
 800778e:	b510      	push	{r4, lr}
 8007790:	4604      	mov	r4, r0
 8007792:	d001      	beq.n	8007798 <cleanup_stdio+0x10>
 8007794:	f001 ff1a 	bl	80095cc <_fflush_r>
 8007798:	68a1      	ldr	r1, [r4, #8]
 800779a:	4b09      	ldr	r3, [pc, #36]	@ (80077c0 <cleanup_stdio+0x38>)
 800779c:	4299      	cmp	r1, r3
 800779e:	d002      	beq.n	80077a6 <cleanup_stdio+0x1e>
 80077a0:	4620      	mov	r0, r4
 80077a2:	f001 ff13 	bl	80095cc <_fflush_r>
 80077a6:	68e1      	ldr	r1, [r4, #12]
 80077a8:	4b06      	ldr	r3, [pc, #24]	@ (80077c4 <cleanup_stdio+0x3c>)
 80077aa:	4299      	cmp	r1, r3
 80077ac:	d004      	beq.n	80077b8 <cleanup_stdio+0x30>
 80077ae:	4620      	mov	r0, r4
 80077b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077b4:	f001 bf0a 	b.w	80095cc <_fflush_r>
 80077b8:	bd10      	pop	{r4, pc}
 80077ba:	bf00      	nop
 80077bc:	24000430 	.word	0x24000430
 80077c0:	24000498 	.word	0x24000498
 80077c4:	24000500 	.word	0x24000500

080077c8 <global_stdio_init.part.0>:
 80077c8:	b510      	push	{r4, lr}
 80077ca:	4b0b      	ldr	r3, [pc, #44]	@ (80077f8 <global_stdio_init.part.0+0x30>)
 80077cc:	4c0b      	ldr	r4, [pc, #44]	@ (80077fc <global_stdio_init.part.0+0x34>)
 80077ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007800 <global_stdio_init.part.0+0x38>)
 80077d0:	601a      	str	r2, [r3, #0]
 80077d2:	4620      	mov	r0, r4
 80077d4:	2200      	movs	r2, #0
 80077d6:	2104      	movs	r1, #4
 80077d8:	f7ff ff94 	bl	8007704 <std>
 80077dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80077e0:	2201      	movs	r2, #1
 80077e2:	2109      	movs	r1, #9
 80077e4:	f7ff ff8e 	bl	8007704 <std>
 80077e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80077ec:	2202      	movs	r2, #2
 80077ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077f2:	2112      	movs	r1, #18
 80077f4:	f7ff bf86 	b.w	8007704 <std>
 80077f8:	24000568 	.word	0x24000568
 80077fc:	24000430 	.word	0x24000430
 8007800:	08007771 	.word	0x08007771

08007804 <__sfp_lock_acquire>:
 8007804:	4801      	ldr	r0, [pc, #4]	@ (800780c <__sfp_lock_acquire+0x8>)
 8007806:	f000 bab8 	b.w	8007d7a <__retarget_lock_acquire_recursive>
 800780a:	bf00      	nop
 800780c:	24000571 	.word	0x24000571

08007810 <__sfp_lock_release>:
 8007810:	4801      	ldr	r0, [pc, #4]	@ (8007818 <__sfp_lock_release+0x8>)
 8007812:	f000 bab3 	b.w	8007d7c <__retarget_lock_release_recursive>
 8007816:	bf00      	nop
 8007818:	24000571 	.word	0x24000571

0800781c <__sinit>:
 800781c:	b510      	push	{r4, lr}
 800781e:	4604      	mov	r4, r0
 8007820:	f7ff fff0 	bl	8007804 <__sfp_lock_acquire>
 8007824:	6a23      	ldr	r3, [r4, #32]
 8007826:	b11b      	cbz	r3, 8007830 <__sinit+0x14>
 8007828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800782c:	f7ff bff0 	b.w	8007810 <__sfp_lock_release>
 8007830:	4b04      	ldr	r3, [pc, #16]	@ (8007844 <__sinit+0x28>)
 8007832:	6223      	str	r3, [r4, #32]
 8007834:	4b04      	ldr	r3, [pc, #16]	@ (8007848 <__sinit+0x2c>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1f5      	bne.n	8007828 <__sinit+0xc>
 800783c:	f7ff ffc4 	bl	80077c8 <global_stdio_init.part.0>
 8007840:	e7f2      	b.n	8007828 <__sinit+0xc>
 8007842:	bf00      	nop
 8007844:	08007789 	.word	0x08007789
 8007848:	24000568 	.word	0x24000568

0800784c <_fwalk_sglue>:
 800784c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007850:	4607      	mov	r7, r0
 8007852:	4688      	mov	r8, r1
 8007854:	4614      	mov	r4, r2
 8007856:	2600      	movs	r6, #0
 8007858:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800785c:	f1b9 0901 	subs.w	r9, r9, #1
 8007860:	d505      	bpl.n	800786e <_fwalk_sglue+0x22>
 8007862:	6824      	ldr	r4, [r4, #0]
 8007864:	2c00      	cmp	r4, #0
 8007866:	d1f7      	bne.n	8007858 <_fwalk_sglue+0xc>
 8007868:	4630      	mov	r0, r6
 800786a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800786e:	89ab      	ldrh	r3, [r5, #12]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d907      	bls.n	8007884 <_fwalk_sglue+0x38>
 8007874:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007878:	3301      	adds	r3, #1
 800787a:	d003      	beq.n	8007884 <_fwalk_sglue+0x38>
 800787c:	4629      	mov	r1, r5
 800787e:	4638      	mov	r0, r7
 8007880:	47c0      	blx	r8
 8007882:	4306      	orrs	r6, r0
 8007884:	3568      	adds	r5, #104	@ 0x68
 8007886:	e7e9      	b.n	800785c <_fwalk_sglue+0x10>

08007888 <iprintf>:
 8007888:	b40f      	push	{r0, r1, r2, r3}
 800788a:	b507      	push	{r0, r1, r2, lr}
 800788c:	4906      	ldr	r1, [pc, #24]	@ (80078a8 <iprintf+0x20>)
 800788e:	ab04      	add	r3, sp, #16
 8007890:	6808      	ldr	r0, [r1, #0]
 8007892:	f853 2b04 	ldr.w	r2, [r3], #4
 8007896:	6881      	ldr	r1, [r0, #8]
 8007898:	9301      	str	r3, [sp, #4]
 800789a:	f001 fcfb 	bl	8009294 <_vfiprintf_r>
 800789e:	b003      	add	sp, #12
 80078a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078a4:	b004      	add	sp, #16
 80078a6:	4770      	bx	lr
 80078a8:	2400001c 	.word	0x2400001c

080078ac <_puts_r>:
 80078ac:	6a03      	ldr	r3, [r0, #32]
 80078ae:	b570      	push	{r4, r5, r6, lr}
 80078b0:	6884      	ldr	r4, [r0, #8]
 80078b2:	4605      	mov	r5, r0
 80078b4:	460e      	mov	r6, r1
 80078b6:	b90b      	cbnz	r3, 80078bc <_puts_r+0x10>
 80078b8:	f7ff ffb0 	bl	800781c <__sinit>
 80078bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078be:	07db      	lsls	r3, r3, #31
 80078c0:	d405      	bmi.n	80078ce <_puts_r+0x22>
 80078c2:	89a3      	ldrh	r3, [r4, #12]
 80078c4:	0598      	lsls	r0, r3, #22
 80078c6:	d402      	bmi.n	80078ce <_puts_r+0x22>
 80078c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078ca:	f000 fa56 	bl	8007d7a <__retarget_lock_acquire_recursive>
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	0719      	lsls	r1, r3, #28
 80078d2:	d502      	bpl.n	80078da <_puts_r+0x2e>
 80078d4:	6923      	ldr	r3, [r4, #16]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d135      	bne.n	8007946 <_puts_r+0x9a>
 80078da:	4621      	mov	r1, r4
 80078dc:	4628      	mov	r0, r5
 80078de:	f000 f979 	bl	8007bd4 <__swsetup_r>
 80078e2:	b380      	cbz	r0, 8007946 <_puts_r+0x9a>
 80078e4:	f04f 35ff 	mov.w	r5, #4294967295
 80078e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078ea:	07da      	lsls	r2, r3, #31
 80078ec:	d405      	bmi.n	80078fa <_puts_r+0x4e>
 80078ee:	89a3      	ldrh	r3, [r4, #12]
 80078f0:	059b      	lsls	r3, r3, #22
 80078f2:	d402      	bmi.n	80078fa <_puts_r+0x4e>
 80078f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078f6:	f000 fa41 	bl	8007d7c <__retarget_lock_release_recursive>
 80078fa:	4628      	mov	r0, r5
 80078fc:	bd70      	pop	{r4, r5, r6, pc}
 80078fe:	2b00      	cmp	r3, #0
 8007900:	da04      	bge.n	800790c <_puts_r+0x60>
 8007902:	69a2      	ldr	r2, [r4, #24]
 8007904:	429a      	cmp	r2, r3
 8007906:	dc17      	bgt.n	8007938 <_puts_r+0x8c>
 8007908:	290a      	cmp	r1, #10
 800790a:	d015      	beq.n	8007938 <_puts_r+0x8c>
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	6022      	str	r2, [r4, #0]
 8007912:	7019      	strb	r1, [r3, #0]
 8007914:	68a3      	ldr	r3, [r4, #8]
 8007916:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800791a:	3b01      	subs	r3, #1
 800791c:	60a3      	str	r3, [r4, #8]
 800791e:	2900      	cmp	r1, #0
 8007920:	d1ed      	bne.n	80078fe <_puts_r+0x52>
 8007922:	2b00      	cmp	r3, #0
 8007924:	da11      	bge.n	800794a <_puts_r+0x9e>
 8007926:	4622      	mov	r2, r4
 8007928:	210a      	movs	r1, #10
 800792a:	4628      	mov	r0, r5
 800792c:	f000 f913 	bl	8007b56 <__swbuf_r>
 8007930:	3001      	adds	r0, #1
 8007932:	d0d7      	beq.n	80078e4 <_puts_r+0x38>
 8007934:	250a      	movs	r5, #10
 8007936:	e7d7      	b.n	80078e8 <_puts_r+0x3c>
 8007938:	4622      	mov	r2, r4
 800793a:	4628      	mov	r0, r5
 800793c:	f000 f90b 	bl	8007b56 <__swbuf_r>
 8007940:	3001      	adds	r0, #1
 8007942:	d1e7      	bne.n	8007914 <_puts_r+0x68>
 8007944:	e7ce      	b.n	80078e4 <_puts_r+0x38>
 8007946:	3e01      	subs	r6, #1
 8007948:	e7e4      	b.n	8007914 <_puts_r+0x68>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	6022      	str	r2, [r4, #0]
 8007950:	220a      	movs	r2, #10
 8007952:	701a      	strb	r2, [r3, #0]
 8007954:	e7ee      	b.n	8007934 <_puts_r+0x88>
	...

08007958 <puts>:
 8007958:	4b02      	ldr	r3, [pc, #8]	@ (8007964 <puts+0xc>)
 800795a:	4601      	mov	r1, r0
 800795c:	6818      	ldr	r0, [r3, #0]
 800795e:	f7ff bfa5 	b.w	80078ac <_puts_r>
 8007962:	bf00      	nop
 8007964:	2400001c 	.word	0x2400001c

08007968 <setvbuf>:
 8007968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800796c:	461d      	mov	r5, r3
 800796e:	4b57      	ldr	r3, [pc, #348]	@ (8007acc <setvbuf+0x164>)
 8007970:	681f      	ldr	r7, [r3, #0]
 8007972:	4604      	mov	r4, r0
 8007974:	460e      	mov	r6, r1
 8007976:	4690      	mov	r8, r2
 8007978:	b127      	cbz	r7, 8007984 <setvbuf+0x1c>
 800797a:	6a3b      	ldr	r3, [r7, #32]
 800797c:	b913      	cbnz	r3, 8007984 <setvbuf+0x1c>
 800797e:	4638      	mov	r0, r7
 8007980:	f7ff ff4c 	bl	800781c <__sinit>
 8007984:	f1b8 0f02 	cmp.w	r8, #2
 8007988:	d006      	beq.n	8007998 <setvbuf+0x30>
 800798a:	f1b8 0f01 	cmp.w	r8, #1
 800798e:	f200 809a 	bhi.w	8007ac6 <setvbuf+0x15e>
 8007992:	2d00      	cmp	r5, #0
 8007994:	f2c0 8097 	blt.w	8007ac6 <setvbuf+0x15e>
 8007998:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800799a:	07d9      	lsls	r1, r3, #31
 800799c:	d405      	bmi.n	80079aa <setvbuf+0x42>
 800799e:	89a3      	ldrh	r3, [r4, #12]
 80079a0:	059a      	lsls	r2, r3, #22
 80079a2:	d402      	bmi.n	80079aa <setvbuf+0x42>
 80079a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079a6:	f000 f9e8 	bl	8007d7a <__retarget_lock_acquire_recursive>
 80079aa:	4621      	mov	r1, r4
 80079ac:	4638      	mov	r0, r7
 80079ae:	f001 fe0d 	bl	80095cc <_fflush_r>
 80079b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079b4:	b141      	cbz	r1, 80079c8 <setvbuf+0x60>
 80079b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079ba:	4299      	cmp	r1, r3
 80079bc:	d002      	beq.n	80079c4 <setvbuf+0x5c>
 80079be:	4638      	mov	r0, r7
 80079c0:	f000 ffc4 	bl	800894c <_free_r>
 80079c4:	2300      	movs	r3, #0
 80079c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80079c8:	2300      	movs	r3, #0
 80079ca:	61a3      	str	r3, [r4, #24]
 80079cc:	6063      	str	r3, [r4, #4]
 80079ce:	89a3      	ldrh	r3, [r4, #12]
 80079d0:	061b      	lsls	r3, r3, #24
 80079d2:	d503      	bpl.n	80079dc <setvbuf+0x74>
 80079d4:	6921      	ldr	r1, [r4, #16]
 80079d6:	4638      	mov	r0, r7
 80079d8:	f000 ffb8 	bl	800894c <_free_r>
 80079dc:	89a3      	ldrh	r3, [r4, #12]
 80079de:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80079e2:	f023 0303 	bic.w	r3, r3, #3
 80079e6:	f1b8 0f02 	cmp.w	r8, #2
 80079ea:	81a3      	strh	r3, [r4, #12]
 80079ec:	d061      	beq.n	8007ab2 <setvbuf+0x14a>
 80079ee:	ab01      	add	r3, sp, #4
 80079f0:	466a      	mov	r2, sp
 80079f2:	4621      	mov	r1, r4
 80079f4:	4638      	mov	r0, r7
 80079f6:	f001 fe11 	bl	800961c <__swhatbuf_r>
 80079fa:	89a3      	ldrh	r3, [r4, #12]
 80079fc:	4318      	orrs	r0, r3
 80079fe:	81a0      	strh	r0, [r4, #12]
 8007a00:	bb2d      	cbnz	r5, 8007a4e <setvbuf+0xe6>
 8007a02:	9d00      	ldr	r5, [sp, #0]
 8007a04:	4628      	mov	r0, r5
 8007a06:	f000 ffeb 	bl	80089e0 <malloc>
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d152      	bne.n	8007ab6 <setvbuf+0x14e>
 8007a10:	f8dd 9000 	ldr.w	r9, [sp]
 8007a14:	45a9      	cmp	r9, r5
 8007a16:	d140      	bne.n	8007a9a <setvbuf+0x132>
 8007a18:	f04f 35ff 	mov.w	r5, #4294967295
 8007a1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a20:	f043 0202 	orr.w	r2, r3, #2
 8007a24:	81a2      	strh	r2, [r4, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	60a2      	str	r2, [r4, #8]
 8007a2a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8007a2e:	6022      	str	r2, [r4, #0]
 8007a30:	6122      	str	r2, [r4, #16]
 8007a32:	2201      	movs	r2, #1
 8007a34:	6162      	str	r2, [r4, #20]
 8007a36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a38:	07d6      	lsls	r6, r2, #31
 8007a3a:	d404      	bmi.n	8007a46 <setvbuf+0xde>
 8007a3c:	0598      	lsls	r0, r3, #22
 8007a3e:	d402      	bmi.n	8007a46 <setvbuf+0xde>
 8007a40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a42:	f000 f99b 	bl	8007d7c <__retarget_lock_release_recursive>
 8007a46:	4628      	mov	r0, r5
 8007a48:	b003      	add	sp, #12
 8007a4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a4e:	2e00      	cmp	r6, #0
 8007a50:	d0d8      	beq.n	8007a04 <setvbuf+0x9c>
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	b913      	cbnz	r3, 8007a5c <setvbuf+0xf4>
 8007a56:	4638      	mov	r0, r7
 8007a58:	f7ff fee0 	bl	800781c <__sinit>
 8007a5c:	f1b8 0f01 	cmp.w	r8, #1
 8007a60:	bf08      	it	eq
 8007a62:	89a3      	ldrheq	r3, [r4, #12]
 8007a64:	6026      	str	r6, [r4, #0]
 8007a66:	bf04      	itt	eq
 8007a68:	f043 0301 	orreq.w	r3, r3, #1
 8007a6c:	81a3      	strheq	r3, [r4, #12]
 8007a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a72:	f013 0208 	ands.w	r2, r3, #8
 8007a76:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007a7a:	d01e      	beq.n	8007aba <setvbuf+0x152>
 8007a7c:	07d9      	lsls	r1, r3, #31
 8007a7e:	bf41      	itttt	mi
 8007a80:	2200      	movmi	r2, #0
 8007a82:	426d      	negmi	r5, r5
 8007a84:	60a2      	strmi	r2, [r4, #8]
 8007a86:	61a5      	strmi	r5, [r4, #24]
 8007a88:	bf58      	it	pl
 8007a8a:	60a5      	strpl	r5, [r4, #8]
 8007a8c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a8e:	07d2      	lsls	r2, r2, #31
 8007a90:	d401      	bmi.n	8007a96 <setvbuf+0x12e>
 8007a92:	059b      	lsls	r3, r3, #22
 8007a94:	d513      	bpl.n	8007abe <setvbuf+0x156>
 8007a96:	2500      	movs	r5, #0
 8007a98:	e7d5      	b.n	8007a46 <setvbuf+0xde>
 8007a9a:	4648      	mov	r0, r9
 8007a9c:	f000 ffa0 	bl	80089e0 <malloc>
 8007aa0:	4606      	mov	r6, r0
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d0b8      	beq.n	8007a18 <setvbuf+0xb0>
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007aac:	81a3      	strh	r3, [r4, #12]
 8007aae:	464d      	mov	r5, r9
 8007ab0:	e7cf      	b.n	8007a52 <setvbuf+0xea>
 8007ab2:	2500      	movs	r5, #0
 8007ab4:	e7b2      	b.n	8007a1c <setvbuf+0xb4>
 8007ab6:	46a9      	mov	r9, r5
 8007ab8:	e7f5      	b.n	8007aa6 <setvbuf+0x13e>
 8007aba:	60a2      	str	r2, [r4, #8]
 8007abc:	e7e6      	b.n	8007a8c <setvbuf+0x124>
 8007abe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ac0:	f000 f95c 	bl	8007d7c <__retarget_lock_release_recursive>
 8007ac4:	e7e7      	b.n	8007a96 <setvbuf+0x12e>
 8007ac6:	f04f 35ff 	mov.w	r5, #4294967295
 8007aca:	e7bc      	b.n	8007a46 <setvbuf+0xde>
 8007acc:	2400001c 	.word	0x2400001c

08007ad0 <__sread>:
 8007ad0:	b510      	push	{r4, lr}
 8007ad2:	460c      	mov	r4, r1
 8007ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ad8:	f000 f900 	bl	8007cdc <_read_r>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	bfab      	itete	ge
 8007ae0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ae2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ae4:	181b      	addge	r3, r3, r0
 8007ae6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007aea:	bfac      	ite	ge
 8007aec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007aee:	81a3      	strhlt	r3, [r4, #12]
 8007af0:	bd10      	pop	{r4, pc}

08007af2 <__swrite>:
 8007af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af6:	461f      	mov	r7, r3
 8007af8:	898b      	ldrh	r3, [r1, #12]
 8007afa:	05db      	lsls	r3, r3, #23
 8007afc:	4605      	mov	r5, r0
 8007afe:	460c      	mov	r4, r1
 8007b00:	4616      	mov	r6, r2
 8007b02:	d505      	bpl.n	8007b10 <__swrite+0x1e>
 8007b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b08:	2302      	movs	r3, #2
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f000 f8d4 	bl	8007cb8 <_lseek_r>
 8007b10:	89a3      	ldrh	r3, [r4, #12]
 8007b12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b1a:	81a3      	strh	r3, [r4, #12]
 8007b1c:	4632      	mov	r2, r6
 8007b1e:	463b      	mov	r3, r7
 8007b20:	4628      	mov	r0, r5
 8007b22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b26:	f000 b8eb 	b.w	8007d00 <_write_r>

08007b2a <__sseek>:
 8007b2a:	b510      	push	{r4, lr}
 8007b2c:	460c      	mov	r4, r1
 8007b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b32:	f000 f8c1 	bl	8007cb8 <_lseek_r>
 8007b36:	1c43      	adds	r3, r0, #1
 8007b38:	89a3      	ldrh	r3, [r4, #12]
 8007b3a:	bf15      	itete	ne
 8007b3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b46:	81a3      	strheq	r3, [r4, #12]
 8007b48:	bf18      	it	ne
 8007b4a:	81a3      	strhne	r3, [r4, #12]
 8007b4c:	bd10      	pop	{r4, pc}

08007b4e <__sclose>:
 8007b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b52:	f000 b8a1 	b.w	8007c98 <_close_r>

08007b56 <__swbuf_r>:
 8007b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b58:	460e      	mov	r6, r1
 8007b5a:	4614      	mov	r4, r2
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	b118      	cbz	r0, 8007b68 <__swbuf_r+0x12>
 8007b60:	6a03      	ldr	r3, [r0, #32]
 8007b62:	b90b      	cbnz	r3, 8007b68 <__swbuf_r+0x12>
 8007b64:	f7ff fe5a 	bl	800781c <__sinit>
 8007b68:	69a3      	ldr	r3, [r4, #24]
 8007b6a:	60a3      	str	r3, [r4, #8]
 8007b6c:	89a3      	ldrh	r3, [r4, #12]
 8007b6e:	071a      	lsls	r2, r3, #28
 8007b70:	d501      	bpl.n	8007b76 <__swbuf_r+0x20>
 8007b72:	6923      	ldr	r3, [r4, #16]
 8007b74:	b943      	cbnz	r3, 8007b88 <__swbuf_r+0x32>
 8007b76:	4621      	mov	r1, r4
 8007b78:	4628      	mov	r0, r5
 8007b7a:	f000 f82b 	bl	8007bd4 <__swsetup_r>
 8007b7e:	b118      	cbz	r0, 8007b88 <__swbuf_r+0x32>
 8007b80:	f04f 37ff 	mov.w	r7, #4294967295
 8007b84:	4638      	mov	r0, r7
 8007b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	6922      	ldr	r2, [r4, #16]
 8007b8c:	1a98      	subs	r0, r3, r2
 8007b8e:	6963      	ldr	r3, [r4, #20]
 8007b90:	b2f6      	uxtb	r6, r6
 8007b92:	4283      	cmp	r3, r0
 8007b94:	4637      	mov	r7, r6
 8007b96:	dc05      	bgt.n	8007ba4 <__swbuf_r+0x4e>
 8007b98:	4621      	mov	r1, r4
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	f001 fd16 	bl	80095cc <_fflush_r>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	d1ed      	bne.n	8007b80 <__swbuf_r+0x2a>
 8007ba4:	68a3      	ldr	r3, [r4, #8]
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	60a3      	str	r3, [r4, #8]
 8007baa:	6823      	ldr	r3, [r4, #0]
 8007bac:	1c5a      	adds	r2, r3, #1
 8007bae:	6022      	str	r2, [r4, #0]
 8007bb0:	701e      	strb	r6, [r3, #0]
 8007bb2:	6962      	ldr	r2, [r4, #20]
 8007bb4:	1c43      	adds	r3, r0, #1
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d004      	beq.n	8007bc4 <__swbuf_r+0x6e>
 8007bba:	89a3      	ldrh	r3, [r4, #12]
 8007bbc:	07db      	lsls	r3, r3, #31
 8007bbe:	d5e1      	bpl.n	8007b84 <__swbuf_r+0x2e>
 8007bc0:	2e0a      	cmp	r6, #10
 8007bc2:	d1df      	bne.n	8007b84 <__swbuf_r+0x2e>
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	f001 fd00 	bl	80095cc <_fflush_r>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	d0d9      	beq.n	8007b84 <__swbuf_r+0x2e>
 8007bd0:	e7d6      	b.n	8007b80 <__swbuf_r+0x2a>
	...

08007bd4 <__swsetup_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4b29      	ldr	r3, [pc, #164]	@ (8007c7c <__swsetup_r+0xa8>)
 8007bd8:	4605      	mov	r5, r0
 8007bda:	6818      	ldr	r0, [r3, #0]
 8007bdc:	460c      	mov	r4, r1
 8007bde:	b118      	cbz	r0, 8007be8 <__swsetup_r+0x14>
 8007be0:	6a03      	ldr	r3, [r0, #32]
 8007be2:	b90b      	cbnz	r3, 8007be8 <__swsetup_r+0x14>
 8007be4:	f7ff fe1a 	bl	800781c <__sinit>
 8007be8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bec:	0719      	lsls	r1, r3, #28
 8007bee:	d422      	bmi.n	8007c36 <__swsetup_r+0x62>
 8007bf0:	06da      	lsls	r2, r3, #27
 8007bf2:	d407      	bmi.n	8007c04 <__swsetup_r+0x30>
 8007bf4:	2209      	movs	r2, #9
 8007bf6:	602a      	str	r2, [r5, #0]
 8007bf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bfc:	81a3      	strh	r3, [r4, #12]
 8007bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007c02:	e033      	b.n	8007c6c <__swsetup_r+0x98>
 8007c04:	0758      	lsls	r0, r3, #29
 8007c06:	d512      	bpl.n	8007c2e <__swsetup_r+0x5a>
 8007c08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c0a:	b141      	cbz	r1, 8007c1e <__swsetup_r+0x4a>
 8007c0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c10:	4299      	cmp	r1, r3
 8007c12:	d002      	beq.n	8007c1a <__swsetup_r+0x46>
 8007c14:	4628      	mov	r0, r5
 8007c16:	f000 fe99 	bl	800894c <_free_r>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c1e:	89a3      	ldrh	r3, [r4, #12]
 8007c20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c24:	81a3      	strh	r3, [r4, #12]
 8007c26:	2300      	movs	r3, #0
 8007c28:	6063      	str	r3, [r4, #4]
 8007c2a:	6923      	ldr	r3, [r4, #16]
 8007c2c:	6023      	str	r3, [r4, #0]
 8007c2e:	89a3      	ldrh	r3, [r4, #12]
 8007c30:	f043 0308 	orr.w	r3, r3, #8
 8007c34:	81a3      	strh	r3, [r4, #12]
 8007c36:	6923      	ldr	r3, [r4, #16]
 8007c38:	b94b      	cbnz	r3, 8007c4e <__swsetup_r+0x7a>
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c44:	d003      	beq.n	8007c4e <__swsetup_r+0x7a>
 8007c46:	4621      	mov	r1, r4
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f001 fd0d 	bl	8009668 <__smakebuf_r>
 8007c4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c52:	f013 0201 	ands.w	r2, r3, #1
 8007c56:	d00a      	beq.n	8007c6e <__swsetup_r+0x9a>
 8007c58:	2200      	movs	r2, #0
 8007c5a:	60a2      	str	r2, [r4, #8]
 8007c5c:	6962      	ldr	r2, [r4, #20]
 8007c5e:	4252      	negs	r2, r2
 8007c60:	61a2      	str	r2, [r4, #24]
 8007c62:	6922      	ldr	r2, [r4, #16]
 8007c64:	b942      	cbnz	r2, 8007c78 <__swsetup_r+0xa4>
 8007c66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c6a:	d1c5      	bne.n	8007bf8 <__swsetup_r+0x24>
 8007c6c:	bd38      	pop	{r3, r4, r5, pc}
 8007c6e:	0799      	lsls	r1, r3, #30
 8007c70:	bf58      	it	pl
 8007c72:	6962      	ldrpl	r2, [r4, #20]
 8007c74:	60a2      	str	r2, [r4, #8]
 8007c76:	e7f4      	b.n	8007c62 <__swsetup_r+0x8e>
 8007c78:	2000      	movs	r0, #0
 8007c7a:	e7f7      	b.n	8007c6c <__swsetup_r+0x98>
 8007c7c:	2400001c 	.word	0x2400001c

08007c80 <memset>:
 8007c80:	4402      	add	r2, r0
 8007c82:	4603      	mov	r3, r0
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d100      	bne.n	8007c8a <memset+0xa>
 8007c88:	4770      	bx	lr
 8007c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8007c8e:	e7f9      	b.n	8007c84 <memset+0x4>

08007c90 <_localeconv_r>:
 8007c90:	4800      	ldr	r0, [pc, #0]	@ (8007c94 <_localeconv_r+0x4>)
 8007c92:	4770      	bx	lr
 8007c94:	2400015c 	.word	0x2400015c

08007c98 <_close_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d06      	ldr	r5, [pc, #24]	@ (8007cb4 <_close_r+0x1c>)
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	602b      	str	r3, [r5, #0]
 8007ca4:	f7f9 fd15 	bl	80016d2 <_close>
 8007ca8:	1c43      	adds	r3, r0, #1
 8007caa:	d102      	bne.n	8007cb2 <_close_r+0x1a>
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	b103      	cbz	r3, 8007cb2 <_close_r+0x1a>
 8007cb0:	6023      	str	r3, [r4, #0]
 8007cb2:	bd38      	pop	{r3, r4, r5, pc}
 8007cb4:	2400056c 	.word	0x2400056c

08007cb8 <_lseek_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4d07      	ldr	r5, [pc, #28]	@ (8007cd8 <_lseek_r+0x20>)
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	4608      	mov	r0, r1
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	602a      	str	r2, [r5, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f7f9 fd2a 	bl	8001720 <_lseek>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d102      	bne.n	8007cd6 <_lseek_r+0x1e>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	b103      	cbz	r3, 8007cd6 <_lseek_r+0x1e>
 8007cd4:	6023      	str	r3, [r4, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	2400056c 	.word	0x2400056c

08007cdc <_read_r>:
 8007cdc:	b538      	push	{r3, r4, r5, lr}
 8007cde:	4d07      	ldr	r5, [pc, #28]	@ (8007cfc <_read_r+0x20>)
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	4611      	mov	r1, r2
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	602a      	str	r2, [r5, #0]
 8007cea:	461a      	mov	r2, r3
 8007cec:	f7f9 fcd4 	bl	8001698 <_read>
 8007cf0:	1c43      	adds	r3, r0, #1
 8007cf2:	d102      	bne.n	8007cfa <_read_r+0x1e>
 8007cf4:	682b      	ldr	r3, [r5, #0]
 8007cf6:	b103      	cbz	r3, 8007cfa <_read_r+0x1e>
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	bd38      	pop	{r3, r4, r5, pc}
 8007cfc:	2400056c 	.word	0x2400056c

08007d00 <_write_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	4d07      	ldr	r5, [pc, #28]	@ (8007d20 <_write_r+0x20>)
 8007d04:	4604      	mov	r4, r0
 8007d06:	4608      	mov	r0, r1
 8007d08:	4611      	mov	r1, r2
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	602a      	str	r2, [r5, #0]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	f7f9 facc 	bl	80012ac <_write>
 8007d14:	1c43      	adds	r3, r0, #1
 8007d16:	d102      	bne.n	8007d1e <_write_r+0x1e>
 8007d18:	682b      	ldr	r3, [r5, #0]
 8007d1a:	b103      	cbz	r3, 8007d1e <_write_r+0x1e>
 8007d1c:	6023      	str	r3, [r4, #0]
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	2400056c 	.word	0x2400056c

08007d24 <__errno>:
 8007d24:	4b01      	ldr	r3, [pc, #4]	@ (8007d2c <__errno+0x8>)
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	2400001c 	.word	0x2400001c

08007d30 <__libc_init_array>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	4d0d      	ldr	r5, [pc, #52]	@ (8007d68 <__libc_init_array+0x38>)
 8007d34:	4c0d      	ldr	r4, [pc, #52]	@ (8007d6c <__libc_init_array+0x3c>)
 8007d36:	1b64      	subs	r4, r4, r5
 8007d38:	10a4      	asrs	r4, r4, #2
 8007d3a:	2600      	movs	r6, #0
 8007d3c:	42a6      	cmp	r6, r4
 8007d3e:	d109      	bne.n	8007d54 <__libc_init_array+0x24>
 8007d40:	4d0b      	ldr	r5, [pc, #44]	@ (8007d70 <__libc_init_array+0x40>)
 8007d42:	4c0c      	ldr	r4, [pc, #48]	@ (8007d74 <__libc_init_array+0x44>)
 8007d44:	f001 fdbc 	bl	80098c0 <_init>
 8007d48:	1b64      	subs	r4, r4, r5
 8007d4a:	10a4      	asrs	r4, r4, #2
 8007d4c:	2600      	movs	r6, #0
 8007d4e:	42a6      	cmp	r6, r4
 8007d50:	d105      	bne.n	8007d5e <__libc_init_array+0x2e>
 8007d52:	bd70      	pop	{r4, r5, r6, pc}
 8007d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d58:	4798      	blx	r3
 8007d5a:	3601      	adds	r6, #1
 8007d5c:	e7ee      	b.n	8007d3c <__libc_init_array+0xc>
 8007d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d62:	4798      	blx	r3
 8007d64:	3601      	adds	r6, #1
 8007d66:	e7f2      	b.n	8007d4e <__libc_init_array+0x1e>
 8007d68:	08009d0c 	.word	0x08009d0c
 8007d6c:	08009d0c 	.word	0x08009d0c
 8007d70:	08009d0c 	.word	0x08009d0c
 8007d74:	08009d10 	.word	0x08009d10

08007d78 <__retarget_lock_init_recursive>:
 8007d78:	4770      	bx	lr

08007d7a <__retarget_lock_acquire_recursive>:
 8007d7a:	4770      	bx	lr

08007d7c <__retarget_lock_release_recursive>:
 8007d7c:	4770      	bx	lr

08007d7e <quorem>:
 8007d7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d82:	6903      	ldr	r3, [r0, #16]
 8007d84:	690c      	ldr	r4, [r1, #16]
 8007d86:	42a3      	cmp	r3, r4
 8007d88:	4607      	mov	r7, r0
 8007d8a:	db7e      	blt.n	8007e8a <quorem+0x10c>
 8007d8c:	3c01      	subs	r4, #1
 8007d8e:	f101 0814 	add.w	r8, r1, #20
 8007d92:	00a3      	lsls	r3, r4, #2
 8007d94:	f100 0514 	add.w	r5, r0, #20
 8007d98:	9300      	str	r3, [sp, #0]
 8007d9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007da4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007da8:	3301      	adds	r3, #1
 8007daa:	429a      	cmp	r2, r3
 8007dac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007db0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007db4:	d32e      	bcc.n	8007e14 <quorem+0x96>
 8007db6:	f04f 0a00 	mov.w	sl, #0
 8007dba:	46c4      	mov	ip, r8
 8007dbc:	46ae      	mov	lr, r5
 8007dbe:	46d3      	mov	fp, sl
 8007dc0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007dc4:	b298      	uxth	r0, r3
 8007dc6:	fb06 a000 	mla	r0, r6, r0, sl
 8007dca:	0c02      	lsrs	r2, r0, #16
 8007dcc:	0c1b      	lsrs	r3, r3, #16
 8007dce:	fb06 2303 	mla	r3, r6, r3, r2
 8007dd2:	f8de 2000 	ldr.w	r2, [lr]
 8007dd6:	b280      	uxth	r0, r0
 8007dd8:	b292      	uxth	r2, r2
 8007dda:	1a12      	subs	r2, r2, r0
 8007ddc:	445a      	add	r2, fp
 8007dde:	f8de 0000 	ldr.w	r0, [lr]
 8007de2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007dec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007df0:	b292      	uxth	r2, r2
 8007df2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007df6:	45e1      	cmp	r9, ip
 8007df8:	f84e 2b04 	str.w	r2, [lr], #4
 8007dfc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007e00:	d2de      	bcs.n	8007dc0 <quorem+0x42>
 8007e02:	9b00      	ldr	r3, [sp, #0]
 8007e04:	58eb      	ldr	r3, [r5, r3]
 8007e06:	b92b      	cbnz	r3, 8007e14 <quorem+0x96>
 8007e08:	9b01      	ldr	r3, [sp, #4]
 8007e0a:	3b04      	subs	r3, #4
 8007e0c:	429d      	cmp	r5, r3
 8007e0e:	461a      	mov	r2, r3
 8007e10:	d32f      	bcc.n	8007e72 <quorem+0xf4>
 8007e12:	613c      	str	r4, [r7, #16]
 8007e14:	4638      	mov	r0, r7
 8007e16:	f001 f90b 	bl	8009030 <__mcmp>
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	db25      	blt.n	8007e6a <quorem+0xec>
 8007e1e:	4629      	mov	r1, r5
 8007e20:	2000      	movs	r0, #0
 8007e22:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e26:	f8d1 c000 	ldr.w	ip, [r1]
 8007e2a:	fa1f fe82 	uxth.w	lr, r2
 8007e2e:	fa1f f38c 	uxth.w	r3, ip
 8007e32:	eba3 030e 	sub.w	r3, r3, lr
 8007e36:	4403      	add	r3, r0
 8007e38:	0c12      	lsrs	r2, r2, #16
 8007e3a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007e3e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e48:	45c1      	cmp	r9, r8
 8007e4a:	f841 3b04 	str.w	r3, [r1], #4
 8007e4e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007e52:	d2e6      	bcs.n	8007e22 <quorem+0xa4>
 8007e54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e5c:	b922      	cbnz	r2, 8007e68 <quorem+0xea>
 8007e5e:	3b04      	subs	r3, #4
 8007e60:	429d      	cmp	r5, r3
 8007e62:	461a      	mov	r2, r3
 8007e64:	d30b      	bcc.n	8007e7e <quorem+0x100>
 8007e66:	613c      	str	r4, [r7, #16]
 8007e68:	3601      	adds	r6, #1
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	b003      	add	sp, #12
 8007e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e72:	6812      	ldr	r2, [r2, #0]
 8007e74:	3b04      	subs	r3, #4
 8007e76:	2a00      	cmp	r2, #0
 8007e78:	d1cb      	bne.n	8007e12 <quorem+0x94>
 8007e7a:	3c01      	subs	r4, #1
 8007e7c:	e7c6      	b.n	8007e0c <quorem+0x8e>
 8007e7e:	6812      	ldr	r2, [r2, #0]
 8007e80:	3b04      	subs	r3, #4
 8007e82:	2a00      	cmp	r2, #0
 8007e84:	d1ef      	bne.n	8007e66 <quorem+0xe8>
 8007e86:	3c01      	subs	r4, #1
 8007e88:	e7ea      	b.n	8007e60 <quorem+0xe2>
 8007e8a:	2000      	movs	r0, #0
 8007e8c:	e7ee      	b.n	8007e6c <quorem+0xee>
	...

08007e90 <_dtoa_r>:
 8007e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e94:	ed2d 8b02 	vpush	{d8}
 8007e98:	69c7      	ldr	r7, [r0, #28]
 8007e9a:	b091      	sub	sp, #68	@ 0x44
 8007e9c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007ea0:	ec55 4b10 	vmov	r4, r5, d0
 8007ea4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007ea6:	9107      	str	r1, [sp, #28]
 8007ea8:	4681      	mov	r9, r0
 8007eaa:	9209      	str	r2, [sp, #36]	@ 0x24
 8007eac:	930d      	str	r3, [sp, #52]	@ 0x34
 8007eae:	b97f      	cbnz	r7, 8007ed0 <_dtoa_r+0x40>
 8007eb0:	2010      	movs	r0, #16
 8007eb2:	f000 fd95 	bl	80089e0 <malloc>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	f8c9 001c 	str.w	r0, [r9, #28]
 8007ebc:	b920      	cbnz	r0, 8007ec8 <_dtoa_r+0x38>
 8007ebe:	4ba0      	ldr	r3, [pc, #640]	@ (8008140 <_dtoa_r+0x2b0>)
 8007ec0:	21ef      	movs	r1, #239	@ 0xef
 8007ec2:	48a0      	ldr	r0, [pc, #640]	@ (8008144 <_dtoa_r+0x2b4>)
 8007ec4:	f001 fc4c 	bl	8009760 <__assert_func>
 8007ec8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ecc:	6007      	str	r7, [r0, #0]
 8007ece:	60c7      	str	r7, [r0, #12]
 8007ed0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ed4:	6819      	ldr	r1, [r3, #0]
 8007ed6:	b159      	cbz	r1, 8007ef0 <_dtoa_r+0x60>
 8007ed8:	685a      	ldr	r2, [r3, #4]
 8007eda:	604a      	str	r2, [r1, #4]
 8007edc:	2301      	movs	r3, #1
 8007ede:	4093      	lsls	r3, r2
 8007ee0:	608b      	str	r3, [r1, #8]
 8007ee2:	4648      	mov	r0, r9
 8007ee4:	f000 fe72 	bl	8008bcc <_Bfree>
 8007ee8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007eec:	2200      	movs	r2, #0
 8007eee:	601a      	str	r2, [r3, #0]
 8007ef0:	1e2b      	subs	r3, r5, #0
 8007ef2:	bfbb      	ittet	lt
 8007ef4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007ef8:	9303      	strlt	r3, [sp, #12]
 8007efa:	2300      	movge	r3, #0
 8007efc:	2201      	movlt	r2, #1
 8007efe:	bfac      	ite	ge
 8007f00:	6033      	strge	r3, [r6, #0]
 8007f02:	6032      	strlt	r2, [r6, #0]
 8007f04:	4b90      	ldr	r3, [pc, #576]	@ (8008148 <_dtoa_r+0x2b8>)
 8007f06:	9e03      	ldr	r6, [sp, #12]
 8007f08:	43b3      	bics	r3, r6
 8007f0a:	d110      	bne.n	8007f2e <_dtoa_r+0x9e>
 8007f0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f0e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8007f18:	4323      	orrs	r3, r4
 8007f1a:	f000 84e6 	beq.w	80088ea <_dtoa_r+0xa5a>
 8007f1e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007f20:	4f8a      	ldr	r7, [pc, #552]	@ (800814c <_dtoa_r+0x2bc>)
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f000 84e8 	beq.w	80088f8 <_dtoa_r+0xa68>
 8007f28:	1cfb      	adds	r3, r7, #3
 8007f2a:	f000 bce3 	b.w	80088f4 <_dtoa_r+0xa64>
 8007f2e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007f32:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f3a:	d10a      	bne.n	8007f52 <_dtoa_r+0xc2>
 8007f3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f3e:	2301      	movs	r3, #1
 8007f40:	6013      	str	r3, [r2, #0]
 8007f42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007f44:	b113      	cbz	r3, 8007f4c <_dtoa_r+0xbc>
 8007f46:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007f48:	4b81      	ldr	r3, [pc, #516]	@ (8008150 <_dtoa_r+0x2c0>)
 8007f4a:	6013      	str	r3, [r2, #0]
 8007f4c:	4f81      	ldr	r7, [pc, #516]	@ (8008154 <_dtoa_r+0x2c4>)
 8007f4e:	f000 bcd3 	b.w	80088f8 <_dtoa_r+0xa68>
 8007f52:	aa0e      	add	r2, sp, #56	@ 0x38
 8007f54:	a90f      	add	r1, sp, #60	@ 0x3c
 8007f56:	4648      	mov	r0, r9
 8007f58:	eeb0 0b48 	vmov.f64	d0, d8
 8007f5c:	f001 f918 	bl	8009190 <__d2b>
 8007f60:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8007f64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f66:	9001      	str	r0, [sp, #4]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d045      	beq.n	8007ff8 <_dtoa_r+0x168>
 8007f6c:	eeb0 7b48 	vmov.f64	d7, d8
 8007f70:	ee18 1a90 	vmov	r1, s17
 8007f74:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007f78:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8007f7c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007f80:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007f84:	2500      	movs	r5, #0
 8007f86:	ee07 1a90 	vmov	s15, r1
 8007f8a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8007f8e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008128 <_dtoa_r+0x298>
 8007f92:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007f96:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008130 <_dtoa_r+0x2a0>
 8007f9a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007f9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008138 <_dtoa_r+0x2a8>
 8007fa2:	ee07 3a90 	vmov	s15, r3
 8007fa6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007faa:	eeb0 7b46 	vmov.f64	d7, d6
 8007fae:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007fb2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007fb6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fbe:	ee16 8a90 	vmov	r8, s13
 8007fc2:	d508      	bpl.n	8007fd6 <_dtoa_r+0x146>
 8007fc4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007fc8:	eeb4 6b47 	vcmp.f64	d6, d7
 8007fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fd0:	bf18      	it	ne
 8007fd2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8007fd6:	f1b8 0f16 	cmp.w	r8, #22
 8007fda:	d82b      	bhi.n	8008034 <_dtoa_r+0x1a4>
 8007fdc:	495e      	ldr	r1, [pc, #376]	@ (8008158 <_dtoa_r+0x2c8>)
 8007fde:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8007fe2:	ed91 7b00 	vldr	d7, [r1]
 8007fe6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fee:	d501      	bpl.n	8007ff4 <_dtoa_r+0x164>
 8007ff0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ff4:	2100      	movs	r1, #0
 8007ff6:	e01e      	b.n	8008036 <_dtoa_r+0x1a6>
 8007ff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008000:	2920      	cmp	r1, #32
 8008002:	bfc1      	itttt	gt
 8008004:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008008:	408e      	lslgt	r6, r1
 800800a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800800e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8008012:	bfd6      	itet	le
 8008014:	f1c1 0120 	rsble	r1, r1, #32
 8008018:	4331      	orrgt	r1, r6
 800801a:	fa04 f101 	lslle.w	r1, r4, r1
 800801e:	ee07 1a90 	vmov	s15, r1
 8008022:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008026:	3b01      	subs	r3, #1
 8008028:	ee17 1a90 	vmov	r1, s15
 800802c:	2501      	movs	r5, #1
 800802e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8008032:	e7a8      	b.n	8007f86 <_dtoa_r+0xf6>
 8008034:	2101      	movs	r1, #1
 8008036:	1ad2      	subs	r2, r2, r3
 8008038:	1e53      	subs	r3, r2, #1
 800803a:	9306      	str	r3, [sp, #24]
 800803c:	bf45      	ittet	mi
 800803e:	f1c2 0301 	rsbmi	r3, r2, #1
 8008042:	9304      	strmi	r3, [sp, #16]
 8008044:	2300      	movpl	r3, #0
 8008046:	2300      	movmi	r3, #0
 8008048:	bf4c      	ite	mi
 800804a:	9306      	strmi	r3, [sp, #24]
 800804c:	9304      	strpl	r3, [sp, #16]
 800804e:	f1b8 0f00 	cmp.w	r8, #0
 8008052:	910c      	str	r1, [sp, #48]	@ 0x30
 8008054:	db18      	blt.n	8008088 <_dtoa_r+0x1f8>
 8008056:	9b06      	ldr	r3, [sp, #24]
 8008058:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800805c:	4443      	add	r3, r8
 800805e:	9306      	str	r3, [sp, #24]
 8008060:	2300      	movs	r3, #0
 8008062:	9a07      	ldr	r2, [sp, #28]
 8008064:	2a09      	cmp	r2, #9
 8008066:	d845      	bhi.n	80080f4 <_dtoa_r+0x264>
 8008068:	2a05      	cmp	r2, #5
 800806a:	bfc4      	itt	gt
 800806c:	3a04      	subgt	r2, #4
 800806e:	9207      	strgt	r2, [sp, #28]
 8008070:	9a07      	ldr	r2, [sp, #28]
 8008072:	f1a2 0202 	sub.w	r2, r2, #2
 8008076:	bfcc      	ite	gt
 8008078:	2400      	movgt	r4, #0
 800807a:	2401      	movle	r4, #1
 800807c:	2a03      	cmp	r2, #3
 800807e:	d844      	bhi.n	800810a <_dtoa_r+0x27a>
 8008080:	e8df f002 	tbb	[pc, r2]
 8008084:	0b173634 	.word	0x0b173634
 8008088:	9b04      	ldr	r3, [sp, #16]
 800808a:	2200      	movs	r2, #0
 800808c:	eba3 0308 	sub.w	r3, r3, r8
 8008090:	9304      	str	r3, [sp, #16]
 8008092:	920a      	str	r2, [sp, #40]	@ 0x28
 8008094:	f1c8 0300 	rsb	r3, r8, #0
 8008098:	e7e3      	b.n	8008062 <_dtoa_r+0x1d2>
 800809a:	2201      	movs	r2, #1
 800809c:	9208      	str	r2, [sp, #32]
 800809e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080a0:	eb08 0b02 	add.w	fp, r8, r2
 80080a4:	f10b 0a01 	add.w	sl, fp, #1
 80080a8:	4652      	mov	r2, sl
 80080aa:	2a01      	cmp	r2, #1
 80080ac:	bfb8      	it	lt
 80080ae:	2201      	movlt	r2, #1
 80080b0:	e006      	b.n	80080c0 <_dtoa_r+0x230>
 80080b2:	2201      	movs	r2, #1
 80080b4:	9208      	str	r2, [sp, #32]
 80080b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080b8:	2a00      	cmp	r2, #0
 80080ba:	dd29      	ble.n	8008110 <_dtoa_r+0x280>
 80080bc:	4693      	mov	fp, r2
 80080be:	4692      	mov	sl, r2
 80080c0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80080c4:	2100      	movs	r1, #0
 80080c6:	2004      	movs	r0, #4
 80080c8:	f100 0614 	add.w	r6, r0, #20
 80080cc:	4296      	cmp	r6, r2
 80080ce:	d926      	bls.n	800811e <_dtoa_r+0x28e>
 80080d0:	6079      	str	r1, [r7, #4]
 80080d2:	4648      	mov	r0, r9
 80080d4:	9305      	str	r3, [sp, #20]
 80080d6:	f000 fd39 	bl	8008b4c <_Balloc>
 80080da:	9b05      	ldr	r3, [sp, #20]
 80080dc:	4607      	mov	r7, r0
 80080de:	2800      	cmp	r0, #0
 80080e0:	d13e      	bne.n	8008160 <_dtoa_r+0x2d0>
 80080e2:	4b1e      	ldr	r3, [pc, #120]	@ (800815c <_dtoa_r+0x2cc>)
 80080e4:	4602      	mov	r2, r0
 80080e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80080ea:	e6ea      	b.n	8007ec2 <_dtoa_r+0x32>
 80080ec:	2200      	movs	r2, #0
 80080ee:	e7e1      	b.n	80080b4 <_dtoa_r+0x224>
 80080f0:	2200      	movs	r2, #0
 80080f2:	e7d3      	b.n	800809c <_dtoa_r+0x20c>
 80080f4:	2401      	movs	r4, #1
 80080f6:	2200      	movs	r2, #0
 80080f8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80080fc:	f04f 3bff 	mov.w	fp, #4294967295
 8008100:	2100      	movs	r1, #0
 8008102:	46da      	mov	sl, fp
 8008104:	2212      	movs	r2, #18
 8008106:	9109      	str	r1, [sp, #36]	@ 0x24
 8008108:	e7da      	b.n	80080c0 <_dtoa_r+0x230>
 800810a:	2201      	movs	r2, #1
 800810c:	9208      	str	r2, [sp, #32]
 800810e:	e7f5      	b.n	80080fc <_dtoa_r+0x26c>
 8008110:	f04f 0b01 	mov.w	fp, #1
 8008114:	46da      	mov	sl, fp
 8008116:	465a      	mov	r2, fp
 8008118:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800811c:	e7d0      	b.n	80080c0 <_dtoa_r+0x230>
 800811e:	3101      	adds	r1, #1
 8008120:	0040      	lsls	r0, r0, #1
 8008122:	e7d1      	b.n	80080c8 <_dtoa_r+0x238>
 8008124:	f3af 8000 	nop.w
 8008128:	636f4361 	.word	0x636f4361
 800812c:	3fd287a7 	.word	0x3fd287a7
 8008130:	8b60c8b3 	.word	0x8b60c8b3
 8008134:	3fc68a28 	.word	0x3fc68a28
 8008138:	509f79fb 	.word	0x509f79fb
 800813c:	3fd34413 	.word	0x3fd34413
 8008140:	080099cd 	.word	0x080099cd
 8008144:	080099e4 	.word	0x080099e4
 8008148:	7ff00000 	.word	0x7ff00000
 800814c:	080099c9 	.word	0x080099c9
 8008150:	0800999d 	.word	0x0800999d
 8008154:	0800999c 	.word	0x0800999c
 8008158:	08009b38 	.word	0x08009b38
 800815c:	08009a3c 	.word	0x08009a3c
 8008160:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008164:	f1ba 0f0e 	cmp.w	sl, #14
 8008168:	6010      	str	r0, [r2, #0]
 800816a:	d86e      	bhi.n	800824a <_dtoa_r+0x3ba>
 800816c:	2c00      	cmp	r4, #0
 800816e:	d06c      	beq.n	800824a <_dtoa_r+0x3ba>
 8008170:	f1b8 0f00 	cmp.w	r8, #0
 8008174:	f340 80b4 	ble.w	80082e0 <_dtoa_r+0x450>
 8008178:	4ac8      	ldr	r2, [pc, #800]	@ (800849c <_dtoa_r+0x60c>)
 800817a:	f008 010f 	and.w	r1, r8, #15
 800817e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008182:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008186:	ed92 7b00 	vldr	d7, [r2]
 800818a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800818e:	f000 809b 	beq.w	80082c8 <_dtoa_r+0x438>
 8008192:	4ac3      	ldr	r2, [pc, #780]	@ (80084a0 <_dtoa_r+0x610>)
 8008194:	ed92 6b08 	vldr	d6, [r2, #32]
 8008198:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800819c:	ed8d 6b02 	vstr	d6, [sp, #8]
 80081a0:	f001 010f 	and.w	r1, r1, #15
 80081a4:	2203      	movs	r2, #3
 80081a6:	48be      	ldr	r0, [pc, #760]	@ (80084a0 <_dtoa_r+0x610>)
 80081a8:	2900      	cmp	r1, #0
 80081aa:	f040 808f 	bne.w	80082cc <_dtoa_r+0x43c>
 80081ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80081b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80081b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80081ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80081bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80081c0:	2900      	cmp	r1, #0
 80081c2:	f000 80b3 	beq.w	800832c <_dtoa_r+0x49c>
 80081c6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80081ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80081ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081d2:	f140 80ab 	bpl.w	800832c <_dtoa_r+0x49c>
 80081d6:	f1ba 0f00 	cmp.w	sl, #0
 80081da:	f000 80a7 	beq.w	800832c <_dtoa_r+0x49c>
 80081de:	f1bb 0f00 	cmp.w	fp, #0
 80081e2:	dd30      	ble.n	8008246 <_dtoa_r+0x3b6>
 80081e4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80081e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80081ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80081f0:	f108 31ff 	add.w	r1, r8, #4294967295
 80081f4:	9105      	str	r1, [sp, #20]
 80081f6:	3201      	adds	r2, #1
 80081f8:	465c      	mov	r4, fp
 80081fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80081fe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8008202:	ee07 2a90 	vmov	s15, r2
 8008206:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800820a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800820e:	ee15 2a90 	vmov	r2, s11
 8008212:	ec51 0b15 	vmov	r0, r1, d5
 8008216:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800821a:	2c00      	cmp	r4, #0
 800821c:	f040 808a 	bne.w	8008334 <_dtoa_r+0x4a4>
 8008220:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008224:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008228:	ec41 0b17 	vmov	d7, r0, r1
 800822c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008234:	f300 826a 	bgt.w	800870c <_dtoa_r+0x87c>
 8008238:	eeb1 7b47 	vneg.f64	d7, d7
 800823c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008244:	d423      	bmi.n	800828e <_dtoa_r+0x3fe>
 8008246:	ed8d 8b02 	vstr	d8, [sp, #8]
 800824a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800824c:	2a00      	cmp	r2, #0
 800824e:	f2c0 8129 	blt.w	80084a4 <_dtoa_r+0x614>
 8008252:	f1b8 0f0e 	cmp.w	r8, #14
 8008256:	f300 8125 	bgt.w	80084a4 <_dtoa_r+0x614>
 800825a:	4b90      	ldr	r3, [pc, #576]	@ (800849c <_dtoa_r+0x60c>)
 800825c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008260:	ed93 6b00 	vldr	d6, [r3]
 8008264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008266:	2b00      	cmp	r3, #0
 8008268:	f280 80c8 	bge.w	80083fc <_dtoa_r+0x56c>
 800826c:	f1ba 0f00 	cmp.w	sl, #0
 8008270:	f300 80c4 	bgt.w	80083fc <_dtoa_r+0x56c>
 8008274:	d10b      	bne.n	800828e <_dtoa_r+0x3fe>
 8008276:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800827a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800827e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008282:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800828a:	f2c0 823c 	blt.w	8008706 <_dtoa_r+0x876>
 800828e:	2400      	movs	r4, #0
 8008290:	4625      	mov	r5, r4
 8008292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008294:	43db      	mvns	r3, r3
 8008296:	9305      	str	r3, [sp, #20]
 8008298:	463e      	mov	r6, r7
 800829a:	f04f 0800 	mov.w	r8, #0
 800829e:	4621      	mov	r1, r4
 80082a0:	4648      	mov	r0, r9
 80082a2:	f000 fc93 	bl	8008bcc <_Bfree>
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	f000 80a2 	beq.w	80083f0 <_dtoa_r+0x560>
 80082ac:	f1b8 0f00 	cmp.w	r8, #0
 80082b0:	d005      	beq.n	80082be <_dtoa_r+0x42e>
 80082b2:	45a8      	cmp	r8, r5
 80082b4:	d003      	beq.n	80082be <_dtoa_r+0x42e>
 80082b6:	4641      	mov	r1, r8
 80082b8:	4648      	mov	r0, r9
 80082ba:	f000 fc87 	bl	8008bcc <_Bfree>
 80082be:	4629      	mov	r1, r5
 80082c0:	4648      	mov	r0, r9
 80082c2:	f000 fc83 	bl	8008bcc <_Bfree>
 80082c6:	e093      	b.n	80083f0 <_dtoa_r+0x560>
 80082c8:	2202      	movs	r2, #2
 80082ca:	e76c      	b.n	80081a6 <_dtoa_r+0x316>
 80082cc:	07cc      	lsls	r4, r1, #31
 80082ce:	d504      	bpl.n	80082da <_dtoa_r+0x44a>
 80082d0:	ed90 6b00 	vldr	d6, [r0]
 80082d4:	3201      	adds	r2, #1
 80082d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80082da:	1049      	asrs	r1, r1, #1
 80082dc:	3008      	adds	r0, #8
 80082de:	e763      	b.n	80081a8 <_dtoa_r+0x318>
 80082e0:	d022      	beq.n	8008328 <_dtoa_r+0x498>
 80082e2:	f1c8 0100 	rsb	r1, r8, #0
 80082e6:	4a6d      	ldr	r2, [pc, #436]	@ (800849c <_dtoa_r+0x60c>)
 80082e8:	f001 000f 	and.w	r0, r1, #15
 80082ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80082f0:	ed92 7b00 	vldr	d7, [r2]
 80082f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80082f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80082fc:	4868      	ldr	r0, [pc, #416]	@ (80084a0 <_dtoa_r+0x610>)
 80082fe:	1109      	asrs	r1, r1, #4
 8008300:	2400      	movs	r4, #0
 8008302:	2202      	movs	r2, #2
 8008304:	b929      	cbnz	r1, 8008312 <_dtoa_r+0x482>
 8008306:	2c00      	cmp	r4, #0
 8008308:	f43f af57 	beq.w	80081ba <_dtoa_r+0x32a>
 800830c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008310:	e753      	b.n	80081ba <_dtoa_r+0x32a>
 8008312:	07ce      	lsls	r6, r1, #31
 8008314:	d505      	bpl.n	8008322 <_dtoa_r+0x492>
 8008316:	ed90 6b00 	vldr	d6, [r0]
 800831a:	3201      	adds	r2, #1
 800831c:	2401      	movs	r4, #1
 800831e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008322:	1049      	asrs	r1, r1, #1
 8008324:	3008      	adds	r0, #8
 8008326:	e7ed      	b.n	8008304 <_dtoa_r+0x474>
 8008328:	2202      	movs	r2, #2
 800832a:	e746      	b.n	80081ba <_dtoa_r+0x32a>
 800832c:	f8cd 8014 	str.w	r8, [sp, #20]
 8008330:	4654      	mov	r4, sl
 8008332:	e762      	b.n	80081fa <_dtoa_r+0x36a>
 8008334:	4a59      	ldr	r2, [pc, #356]	@ (800849c <_dtoa_r+0x60c>)
 8008336:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800833a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800833e:	9a08      	ldr	r2, [sp, #32]
 8008340:	ec41 0b17 	vmov	d7, r0, r1
 8008344:	443c      	add	r4, r7
 8008346:	b34a      	cbz	r2, 800839c <_dtoa_r+0x50c>
 8008348:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800834c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008350:	463e      	mov	r6, r7
 8008352:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008356:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800835a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800835e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008362:	ee14 2a90 	vmov	r2, s9
 8008366:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800836a:	3230      	adds	r2, #48	@ 0x30
 800836c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008370:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008378:	f806 2b01 	strb.w	r2, [r6], #1
 800837c:	d438      	bmi.n	80083f0 <_dtoa_r+0x560>
 800837e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008382:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800838a:	d46e      	bmi.n	800846a <_dtoa_r+0x5da>
 800838c:	42a6      	cmp	r6, r4
 800838e:	f43f af5a 	beq.w	8008246 <_dtoa_r+0x3b6>
 8008392:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008396:	ee26 6b03 	vmul.f64	d6, d6, d3
 800839a:	e7e0      	b.n	800835e <_dtoa_r+0x4ce>
 800839c:	4621      	mov	r1, r4
 800839e:	463e      	mov	r6, r7
 80083a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80083a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80083a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80083ac:	ee14 2a90 	vmov	r2, s9
 80083b0:	3230      	adds	r2, #48	@ 0x30
 80083b2:	f806 2b01 	strb.w	r2, [r6], #1
 80083b6:	42a6      	cmp	r6, r4
 80083b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80083bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80083c0:	d119      	bne.n	80083f6 <_dtoa_r+0x566>
 80083c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80083c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80083ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80083ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083d2:	dc4a      	bgt.n	800846a <_dtoa_r+0x5da>
 80083d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80083d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80083dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083e0:	f57f af31 	bpl.w	8008246 <_dtoa_r+0x3b6>
 80083e4:	460e      	mov	r6, r1
 80083e6:	3901      	subs	r1, #1
 80083e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083ec:	2b30      	cmp	r3, #48	@ 0x30
 80083ee:	d0f9      	beq.n	80083e4 <_dtoa_r+0x554>
 80083f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80083f4:	e027      	b.n	8008446 <_dtoa_r+0x5b6>
 80083f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80083fa:	e7d5      	b.n	80083a8 <_dtoa_r+0x518>
 80083fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008400:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008404:	463e      	mov	r6, r7
 8008406:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800840a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800840e:	ee15 3a10 	vmov	r3, s10
 8008412:	3330      	adds	r3, #48	@ 0x30
 8008414:	f806 3b01 	strb.w	r3, [r6], #1
 8008418:	1bf3      	subs	r3, r6, r7
 800841a:	459a      	cmp	sl, r3
 800841c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008420:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008424:	d132      	bne.n	800848c <_dtoa_r+0x5fc>
 8008426:	ee37 7b07 	vadd.f64	d7, d7, d7
 800842a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800842e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008432:	dc18      	bgt.n	8008466 <_dtoa_r+0x5d6>
 8008434:	eeb4 7b46 	vcmp.f64	d7, d6
 8008438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800843c:	d103      	bne.n	8008446 <_dtoa_r+0x5b6>
 800843e:	ee15 3a10 	vmov	r3, s10
 8008442:	07db      	lsls	r3, r3, #31
 8008444:	d40f      	bmi.n	8008466 <_dtoa_r+0x5d6>
 8008446:	9901      	ldr	r1, [sp, #4]
 8008448:	4648      	mov	r0, r9
 800844a:	f000 fbbf 	bl	8008bcc <_Bfree>
 800844e:	2300      	movs	r3, #0
 8008450:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008452:	7033      	strb	r3, [r6, #0]
 8008454:	f108 0301 	add.w	r3, r8, #1
 8008458:	6013      	str	r3, [r2, #0]
 800845a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800845c:	2b00      	cmp	r3, #0
 800845e:	f000 824b 	beq.w	80088f8 <_dtoa_r+0xa68>
 8008462:	601e      	str	r6, [r3, #0]
 8008464:	e248      	b.n	80088f8 <_dtoa_r+0xa68>
 8008466:	f8cd 8014 	str.w	r8, [sp, #20]
 800846a:	4633      	mov	r3, r6
 800846c:	461e      	mov	r6, r3
 800846e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008472:	2a39      	cmp	r2, #57	@ 0x39
 8008474:	d106      	bne.n	8008484 <_dtoa_r+0x5f4>
 8008476:	429f      	cmp	r7, r3
 8008478:	d1f8      	bne.n	800846c <_dtoa_r+0x5dc>
 800847a:	9a05      	ldr	r2, [sp, #20]
 800847c:	3201      	adds	r2, #1
 800847e:	9205      	str	r2, [sp, #20]
 8008480:	2230      	movs	r2, #48	@ 0x30
 8008482:	703a      	strb	r2, [r7, #0]
 8008484:	781a      	ldrb	r2, [r3, #0]
 8008486:	3201      	adds	r2, #1
 8008488:	701a      	strb	r2, [r3, #0]
 800848a:	e7b1      	b.n	80083f0 <_dtoa_r+0x560>
 800848c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008490:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008498:	d1b5      	bne.n	8008406 <_dtoa_r+0x576>
 800849a:	e7d4      	b.n	8008446 <_dtoa_r+0x5b6>
 800849c:	08009b38 	.word	0x08009b38
 80084a0:	08009b10 	.word	0x08009b10
 80084a4:	9908      	ldr	r1, [sp, #32]
 80084a6:	2900      	cmp	r1, #0
 80084a8:	f000 80e9 	beq.w	800867e <_dtoa_r+0x7ee>
 80084ac:	9907      	ldr	r1, [sp, #28]
 80084ae:	2901      	cmp	r1, #1
 80084b0:	f300 80cb 	bgt.w	800864a <_dtoa_r+0x7ba>
 80084b4:	2d00      	cmp	r5, #0
 80084b6:	f000 80c4 	beq.w	8008642 <_dtoa_r+0x7b2>
 80084ba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80084be:	9e04      	ldr	r6, [sp, #16]
 80084c0:	461c      	mov	r4, r3
 80084c2:	9305      	str	r3, [sp, #20]
 80084c4:	9b04      	ldr	r3, [sp, #16]
 80084c6:	4413      	add	r3, r2
 80084c8:	9304      	str	r3, [sp, #16]
 80084ca:	9b06      	ldr	r3, [sp, #24]
 80084cc:	2101      	movs	r1, #1
 80084ce:	4413      	add	r3, r2
 80084d0:	4648      	mov	r0, r9
 80084d2:	9306      	str	r3, [sp, #24]
 80084d4:	f000 fc2e 	bl	8008d34 <__i2b>
 80084d8:	9b05      	ldr	r3, [sp, #20]
 80084da:	4605      	mov	r5, r0
 80084dc:	b166      	cbz	r6, 80084f8 <_dtoa_r+0x668>
 80084de:	9a06      	ldr	r2, [sp, #24]
 80084e0:	2a00      	cmp	r2, #0
 80084e2:	dd09      	ble.n	80084f8 <_dtoa_r+0x668>
 80084e4:	42b2      	cmp	r2, r6
 80084e6:	9904      	ldr	r1, [sp, #16]
 80084e8:	bfa8      	it	ge
 80084ea:	4632      	movge	r2, r6
 80084ec:	1a89      	subs	r1, r1, r2
 80084ee:	9104      	str	r1, [sp, #16]
 80084f0:	9906      	ldr	r1, [sp, #24]
 80084f2:	1ab6      	subs	r6, r6, r2
 80084f4:	1a8a      	subs	r2, r1, r2
 80084f6:	9206      	str	r2, [sp, #24]
 80084f8:	b30b      	cbz	r3, 800853e <_dtoa_r+0x6ae>
 80084fa:	9a08      	ldr	r2, [sp, #32]
 80084fc:	2a00      	cmp	r2, #0
 80084fe:	f000 80c5 	beq.w	800868c <_dtoa_r+0x7fc>
 8008502:	2c00      	cmp	r4, #0
 8008504:	f000 80bf 	beq.w	8008686 <_dtoa_r+0x7f6>
 8008508:	4629      	mov	r1, r5
 800850a:	4622      	mov	r2, r4
 800850c:	4648      	mov	r0, r9
 800850e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008510:	f000 fcc8 	bl	8008ea4 <__pow5mult>
 8008514:	9a01      	ldr	r2, [sp, #4]
 8008516:	4601      	mov	r1, r0
 8008518:	4605      	mov	r5, r0
 800851a:	4648      	mov	r0, r9
 800851c:	f000 fc20 	bl	8008d60 <__multiply>
 8008520:	9901      	ldr	r1, [sp, #4]
 8008522:	9005      	str	r0, [sp, #20]
 8008524:	4648      	mov	r0, r9
 8008526:	f000 fb51 	bl	8008bcc <_Bfree>
 800852a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800852c:	1b1b      	subs	r3, r3, r4
 800852e:	f000 80b0 	beq.w	8008692 <_dtoa_r+0x802>
 8008532:	9905      	ldr	r1, [sp, #20]
 8008534:	461a      	mov	r2, r3
 8008536:	4648      	mov	r0, r9
 8008538:	f000 fcb4 	bl	8008ea4 <__pow5mult>
 800853c:	9001      	str	r0, [sp, #4]
 800853e:	2101      	movs	r1, #1
 8008540:	4648      	mov	r0, r9
 8008542:	f000 fbf7 	bl	8008d34 <__i2b>
 8008546:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008548:	4604      	mov	r4, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 81da 	beq.w	8008904 <_dtoa_r+0xa74>
 8008550:	461a      	mov	r2, r3
 8008552:	4601      	mov	r1, r0
 8008554:	4648      	mov	r0, r9
 8008556:	f000 fca5 	bl	8008ea4 <__pow5mult>
 800855a:	9b07      	ldr	r3, [sp, #28]
 800855c:	2b01      	cmp	r3, #1
 800855e:	4604      	mov	r4, r0
 8008560:	f300 80a0 	bgt.w	80086a4 <_dtoa_r+0x814>
 8008564:	9b02      	ldr	r3, [sp, #8]
 8008566:	2b00      	cmp	r3, #0
 8008568:	f040 8096 	bne.w	8008698 <_dtoa_r+0x808>
 800856c:	9b03      	ldr	r3, [sp, #12]
 800856e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008572:	2a00      	cmp	r2, #0
 8008574:	f040 8092 	bne.w	800869c <_dtoa_r+0x80c>
 8008578:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800857c:	0d12      	lsrs	r2, r2, #20
 800857e:	0512      	lsls	r2, r2, #20
 8008580:	2a00      	cmp	r2, #0
 8008582:	f000 808d 	beq.w	80086a0 <_dtoa_r+0x810>
 8008586:	9b04      	ldr	r3, [sp, #16]
 8008588:	3301      	adds	r3, #1
 800858a:	9304      	str	r3, [sp, #16]
 800858c:	9b06      	ldr	r3, [sp, #24]
 800858e:	3301      	adds	r3, #1
 8008590:	9306      	str	r3, [sp, #24]
 8008592:	2301      	movs	r3, #1
 8008594:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008596:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008598:	2b00      	cmp	r3, #0
 800859a:	f000 81b9 	beq.w	8008910 <_dtoa_r+0xa80>
 800859e:	6922      	ldr	r2, [r4, #16]
 80085a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80085a4:	6910      	ldr	r0, [r2, #16]
 80085a6:	f000 fb79 	bl	8008c9c <__hi0bits>
 80085aa:	f1c0 0020 	rsb	r0, r0, #32
 80085ae:	9b06      	ldr	r3, [sp, #24]
 80085b0:	4418      	add	r0, r3
 80085b2:	f010 001f 	ands.w	r0, r0, #31
 80085b6:	f000 8081 	beq.w	80086bc <_dtoa_r+0x82c>
 80085ba:	f1c0 0220 	rsb	r2, r0, #32
 80085be:	2a04      	cmp	r2, #4
 80085c0:	dd73      	ble.n	80086aa <_dtoa_r+0x81a>
 80085c2:	9b04      	ldr	r3, [sp, #16]
 80085c4:	f1c0 001c 	rsb	r0, r0, #28
 80085c8:	4403      	add	r3, r0
 80085ca:	9304      	str	r3, [sp, #16]
 80085cc:	9b06      	ldr	r3, [sp, #24]
 80085ce:	4406      	add	r6, r0
 80085d0:	4403      	add	r3, r0
 80085d2:	9306      	str	r3, [sp, #24]
 80085d4:	9b04      	ldr	r3, [sp, #16]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	dd05      	ble.n	80085e6 <_dtoa_r+0x756>
 80085da:	9901      	ldr	r1, [sp, #4]
 80085dc:	461a      	mov	r2, r3
 80085de:	4648      	mov	r0, r9
 80085e0:	f000 fcba 	bl	8008f58 <__lshift>
 80085e4:	9001      	str	r0, [sp, #4]
 80085e6:	9b06      	ldr	r3, [sp, #24]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	dd05      	ble.n	80085f8 <_dtoa_r+0x768>
 80085ec:	4621      	mov	r1, r4
 80085ee:	461a      	mov	r2, r3
 80085f0:	4648      	mov	r0, r9
 80085f2:	f000 fcb1 	bl	8008f58 <__lshift>
 80085f6:	4604      	mov	r4, r0
 80085f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d060      	beq.n	80086c0 <_dtoa_r+0x830>
 80085fe:	9801      	ldr	r0, [sp, #4]
 8008600:	4621      	mov	r1, r4
 8008602:	f000 fd15 	bl	8009030 <__mcmp>
 8008606:	2800      	cmp	r0, #0
 8008608:	da5a      	bge.n	80086c0 <_dtoa_r+0x830>
 800860a:	f108 33ff 	add.w	r3, r8, #4294967295
 800860e:	9305      	str	r3, [sp, #20]
 8008610:	9901      	ldr	r1, [sp, #4]
 8008612:	2300      	movs	r3, #0
 8008614:	220a      	movs	r2, #10
 8008616:	4648      	mov	r0, r9
 8008618:	f000 fafa 	bl	8008c10 <__multadd>
 800861c:	9b08      	ldr	r3, [sp, #32]
 800861e:	9001      	str	r0, [sp, #4]
 8008620:	2b00      	cmp	r3, #0
 8008622:	f000 8177 	beq.w	8008914 <_dtoa_r+0xa84>
 8008626:	4629      	mov	r1, r5
 8008628:	2300      	movs	r3, #0
 800862a:	220a      	movs	r2, #10
 800862c:	4648      	mov	r0, r9
 800862e:	f000 faef 	bl	8008c10 <__multadd>
 8008632:	f1bb 0f00 	cmp.w	fp, #0
 8008636:	4605      	mov	r5, r0
 8008638:	dc6e      	bgt.n	8008718 <_dtoa_r+0x888>
 800863a:	9b07      	ldr	r3, [sp, #28]
 800863c:	2b02      	cmp	r3, #2
 800863e:	dc48      	bgt.n	80086d2 <_dtoa_r+0x842>
 8008640:	e06a      	b.n	8008718 <_dtoa_r+0x888>
 8008642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008644:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008648:	e739      	b.n	80084be <_dtoa_r+0x62e>
 800864a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800864e:	42a3      	cmp	r3, r4
 8008650:	db07      	blt.n	8008662 <_dtoa_r+0x7d2>
 8008652:	f1ba 0f00 	cmp.w	sl, #0
 8008656:	eba3 0404 	sub.w	r4, r3, r4
 800865a:	db0b      	blt.n	8008674 <_dtoa_r+0x7e4>
 800865c:	9e04      	ldr	r6, [sp, #16]
 800865e:	4652      	mov	r2, sl
 8008660:	e72f      	b.n	80084c2 <_dtoa_r+0x632>
 8008662:	1ae2      	subs	r2, r4, r3
 8008664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008666:	9e04      	ldr	r6, [sp, #16]
 8008668:	4413      	add	r3, r2
 800866a:	930a      	str	r3, [sp, #40]	@ 0x28
 800866c:	4652      	mov	r2, sl
 800866e:	4623      	mov	r3, r4
 8008670:	2400      	movs	r4, #0
 8008672:	e726      	b.n	80084c2 <_dtoa_r+0x632>
 8008674:	9a04      	ldr	r2, [sp, #16]
 8008676:	eba2 060a 	sub.w	r6, r2, sl
 800867a:	2200      	movs	r2, #0
 800867c:	e721      	b.n	80084c2 <_dtoa_r+0x632>
 800867e:	9e04      	ldr	r6, [sp, #16]
 8008680:	9d08      	ldr	r5, [sp, #32]
 8008682:	461c      	mov	r4, r3
 8008684:	e72a      	b.n	80084dc <_dtoa_r+0x64c>
 8008686:	9a01      	ldr	r2, [sp, #4]
 8008688:	9205      	str	r2, [sp, #20]
 800868a:	e752      	b.n	8008532 <_dtoa_r+0x6a2>
 800868c:	9901      	ldr	r1, [sp, #4]
 800868e:	461a      	mov	r2, r3
 8008690:	e751      	b.n	8008536 <_dtoa_r+0x6a6>
 8008692:	9b05      	ldr	r3, [sp, #20]
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	e752      	b.n	800853e <_dtoa_r+0x6ae>
 8008698:	2300      	movs	r3, #0
 800869a:	e77b      	b.n	8008594 <_dtoa_r+0x704>
 800869c:	9b02      	ldr	r3, [sp, #8]
 800869e:	e779      	b.n	8008594 <_dtoa_r+0x704>
 80086a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80086a2:	e778      	b.n	8008596 <_dtoa_r+0x706>
 80086a4:	2300      	movs	r3, #0
 80086a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086a8:	e779      	b.n	800859e <_dtoa_r+0x70e>
 80086aa:	d093      	beq.n	80085d4 <_dtoa_r+0x744>
 80086ac:	9b04      	ldr	r3, [sp, #16]
 80086ae:	321c      	adds	r2, #28
 80086b0:	4413      	add	r3, r2
 80086b2:	9304      	str	r3, [sp, #16]
 80086b4:	9b06      	ldr	r3, [sp, #24]
 80086b6:	4416      	add	r6, r2
 80086b8:	4413      	add	r3, r2
 80086ba:	e78a      	b.n	80085d2 <_dtoa_r+0x742>
 80086bc:	4602      	mov	r2, r0
 80086be:	e7f5      	b.n	80086ac <_dtoa_r+0x81c>
 80086c0:	f1ba 0f00 	cmp.w	sl, #0
 80086c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80086c8:	46d3      	mov	fp, sl
 80086ca:	dc21      	bgt.n	8008710 <_dtoa_r+0x880>
 80086cc:	9b07      	ldr	r3, [sp, #28]
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	dd1e      	ble.n	8008710 <_dtoa_r+0x880>
 80086d2:	f1bb 0f00 	cmp.w	fp, #0
 80086d6:	f47f addc 	bne.w	8008292 <_dtoa_r+0x402>
 80086da:	4621      	mov	r1, r4
 80086dc:	465b      	mov	r3, fp
 80086de:	2205      	movs	r2, #5
 80086e0:	4648      	mov	r0, r9
 80086e2:	f000 fa95 	bl	8008c10 <__multadd>
 80086e6:	4601      	mov	r1, r0
 80086e8:	4604      	mov	r4, r0
 80086ea:	9801      	ldr	r0, [sp, #4]
 80086ec:	f000 fca0 	bl	8009030 <__mcmp>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	f77f adce 	ble.w	8008292 <_dtoa_r+0x402>
 80086f6:	463e      	mov	r6, r7
 80086f8:	2331      	movs	r3, #49	@ 0x31
 80086fa:	f806 3b01 	strb.w	r3, [r6], #1
 80086fe:	9b05      	ldr	r3, [sp, #20]
 8008700:	3301      	adds	r3, #1
 8008702:	9305      	str	r3, [sp, #20]
 8008704:	e5c9      	b.n	800829a <_dtoa_r+0x40a>
 8008706:	f8cd 8014 	str.w	r8, [sp, #20]
 800870a:	4654      	mov	r4, sl
 800870c:	4625      	mov	r5, r4
 800870e:	e7f2      	b.n	80086f6 <_dtoa_r+0x866>
 8008710:	9b08      	ldr	r3, [sp, #32]
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 8102 	beq.w	800891c <_dtoa_r+0xa8c>
 8008718:	2e00      	cmp	r6, #0
 800871a:	dd05      	ble.n	8008728 <_dtoa_r+0x898>
 800871c:	4629      	mov	r1, r5
 800871e:	4632      	mov	r2, r6
 8008720:	4648      	mov	r0, r9
 8008722:	f000 fc19 	bl	8008f58 <__lshift>
 8008726:	4605      	mov	r5, r0
 8008728:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800872a:	2b00      	cmp	r3, #0
 800872c:	d058      	beq.n	80087e0 <_dtoa_r+0x950>
 800872e:	6869      	ldr	r1, [r5, #4]
 8008730:	4648      	mov	r0, r9
 8008732:	f000 fa0b 	bl	8008b4c <_Balloc>
 8008736:	4606      	mov	r6, r0
 8008738:	b928      	cbnz	r0, 8008746 <_dtoa_r+0x8b6>
 800873a:	4b82      	ldr	r3, [pc, #520]	@ (8008944 <_dtoa_r+0xab4>)
 800873c:	4602      	mov	r2, r0
 800873e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008742:	f7ff bbbe 	b.w	8007ec2 <_dtoa_r+0x32>
 8008746:	692a      	ldr	r2, [r5, #16]
 8008748:	3202      	adds	r2, #2
 800874a:	0092      	lsls	r2, r2, #2
 800874c:	f105 010c 	add.w	r1, r5, #12
 8008750:	300c      	adds	r0, #12
 8008752:	f000 fff7 	bl	8009744 <memcpy>
 8008756:	2201      	movs	r2, #1
 8008758:	4631      	mov	r1, r6
 800875a:	4648      	mov	r0, r9
 800875c:	f000 fbfc 	bl	8008f58 <__lshift>
 8008760:	1c7b      	adds	r3, r7, #1
 8008762:	9304      	str	r3, [sp, #16]
 8008764:	eb07 030b 	add.w	r3, r7, fp
 8008768:	9309      	str	r3, [sp, #36]	@ 0x24
 800876a:	9b02      	ldr	r3, [sp, #8]
 800876c:	f003 0301 	and.w	r3, r3, #1
 8008770:	46a8      	mov	r8, r5
 8008772:	9308      	str	r3, [sp, #32]
 8008774:	4605      	mov	r5, r0
 8008776:	9b04      	ldr	r3, [sp, #16]
 8008778:	9801      	ldr	r0, [sp, #4]
 800877a:	4621      	mov	r1, r4
 800877c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008780:	f7ff fafd 	bl	8007d7e <quorem>
 8008784:	4641      	mov	r1, r8
 8008786:	9002      	str	r0, [sp, #8]
 8008788:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800878c:	9801      	ldr	r0, [sp, #4]
 800878e:	f000 fc4f 	bl	8009030 <__mcmp>
 8008792:	462a      	mov	r2, r5
 8008794:	9006      	str	r0, [sp, #24]
 8008796:	4621      	mov	r1, r4
 8008798:	4648      	mov	r0, r9
 800879a:	f000 fc65 	bl	8009068 <__mdiff>
 800879e:	68c2      	ldr	r2, [r0, #12]
 80087a0:	4606      	mov	r6, r0
 80087a2:	b9fa      	cbnz	r2, 80087e4 <_dtoa_r+0x954>
 80087a4:	4601      	mov	r1, r0
 80087a6:	9801      	ldr	r0, [sp, #4]
 80087a8:	f000 fc42 	bl	8009030 <__mcmp>
 80087ac:	4602      	mov	r2, r0
 80087ae:	4631      	mov	r1, r6
 80087b0:	4648      	mov	r0, r9
 80087b2:	920a      	str	r2, [sp, #40]	@ 0x28
 80087b4:	f000 fa0a 	bl	8008bcc <_Bfree>
 80087b8:	9b07      	ldr	r3, [sp, #28]
 80087ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087bc:	9e04      	ldr	r6, [sp, #16]
 80087be:	ea42 0103 	orr.w	r1, r2, r3
 80087c2:	9b08      	ldr	r3, [sp, #32]
 80087c4:	4319      	orrs	r1, r3
 80087c6:	d10f      	bne.n	80087e8 <_dtoa_r+0x958>
 80087c8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80087cc:	d028      	beq.n	8008820 <_dtoa_r+0x990>
 80087ce:	9b06      	ldr	r3, [sp, #24]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	dd02      	ble.n	80087da <_dtoa_r+0x94a>
 80087d4:	9b02      	ldr	r3, [sp, #8]
 80087d6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80087da:	f88b a000 	strb.w	sl, [fp]
 80087de:	e55e      	b.n	800829e <_dtoa_r+0x40e>
 80087e0:	4628      	mov	r0, r5
 80087e2:	e7bd      	b.n	8008760 <_dtoa_r+0x8d0>
 80087e4:	2201      	movs	r2, #1
 80087e6:	e7e2      	b.n	80087ae <_dtoa_r+0x91e>
 80087e8:	9b06      	ldr	r3, [sp, #24]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	db04      	blt.n	80087f8 <_dtoa_r+0x968>
 80087ee:	9907      	ldr	r1, [sp, #28]
 80087f0:	430b      	orrs	r3, r1
 80087f2:	9908      	ldr	r1, [sp, #32]
 80087f4:	430b      	orrs	r3, r1
 80087f6:	d120      	bne.n	800883a <_dtoa_r+0x9aa>
 80087f8:	2a00      	cmp	r2, #0
 80087fa:	ddee      	ble.n	80087da <_dtoa_r+0x94a>
 80087fc:	9901      	ldr	r1, [sp, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	4648      	mov	r0, r9
 8008802:	f000 fba9 	bl	8008f58 <__lshift>
 8008806:	4621      	mov	r1, r4
 8008808:	9001      	str	r0, [sp, #4]
 800880a:	f000 fc11 	bl	8009030 <__mcmp>
 800880e:	2800      	cmp	r0, #0
 8008810:	dc03      	bgt.n	800881a <_dtoa_r+0x98a>
 8008812:	d1e2      	bne.n	80087da <_dtoa_r+0x94a>
 8008814:	f01a 0f01 	tst.w	sl, #1
 8008818:	d0df      	beq.n	80087da <_dtoa_r+0x94a>
 800881a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800881e:	d1d9      	bne.n	80087d4 <_dtoa_r+0x944>
 8008820:	2339      	movs	r3, #57	@ 0x39
 8008822:	f88b 3000 	strb.w	r3, [fp]
 8008826:	4633      	mov	r3, r6
 8008828:	461e      	mov	r6, r3
 800882a:	3b01      	subs	r3, #1
 800882c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008830:	2a39      	cmp	r2, #57	@ 0x39
 8008832:	d052      	beq.n	80088da <_dtoa_r+0xa4a>
 8008834:	3201      	adds	r2, #1
 8008836:	701a      	strb	r2, [r3, #0]
 8008838:	e531      	b.n	800829e <_dtoa_r+0x40e>
 800883a:	2a00      	cmp	r2, #0
 800883c:	dd07      	ble.n	800884e <_dtoa_r+0x9be>
 800883e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008842:	d0ed      	beq.n	8008820 <_dtoa_r+0x990>
 8008844:	f10a 0301 	add.w	r3, sl, #1
 8008848:	f88b 3000 	strb.w	r3, [fp]
 800884c:	e527      	b.n	800829e <_dtoa_r+0x40e>
 800884e:	9b04      	ldr	r3, [sp, #16]
 8008850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008852:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008856:	4293      	cmp	r3, r2
 8008858:	d029      	beq.n	80088ae <_dtoa_r+0xa1e>
 800885a:	9901      	ldr	r1, [sp, #4]
 800885c:	2300      	movs	r3, #0
 800885e:	220a      	movs	r2, #10
 8008860:	4648      	mov	r0, r9
 8008862:	f000 f9d5 	bl	8008c10 <__multadd>
 8008866:	45a8      	cmp	r8, r5
 8008868:	9001      	str	r0, [sp, #4]
 800886a:	f04f 0300 	mov.w	r3, #0
 800886e:	f04f 020a 	mov.w	r2, #10
 8008872:	4641      	mov	r1, r8
 8008874:	4648      	mov	r0, r9
 8008876:	d107      	bne.n	8008888 <_dtoa_r+0x9f8>
 8008878:	f000 f9ca 	bl	8008c10 <__multadd>
 800887c:	4680      	mov	r8, r0
 800887e:	4605      	mov	r5, r0
 8008880:	9b04      	ldr	r3, [sp, #16]
 8008882:	3301      	adds	r3, #1
 8008884:	9304      	str	r3, [sp, #16]
 8008886:	e776      	b.n	8008776 <_dtoa_r+0x8e6>
 8008888:	f000 f9c2 	bl	8008c10 <__multadd>
 800888c:	4629      	mov	r1, r5
 800888e:	4680      	mov	r8, r0
 8008890:	2300      	movs	r3, #0
 8008892:	220a      	movs	r2, #10
 8008894:	4648      	mov	r0, r9
 8008896:	f000 f9bb 	bl	8008c10 <__multadd>
 800889a:	4605      	mov	r5, r0
 800889c:	e7f0      	b.n	8008880 <_dtoa_r+0x9f0>
 800889e:	f1bb 0f00 	cmp.w	fp, #0
 80088a2:	bfcc      	ite	gt
 80088a4:	465e      	movgt	r6, fp
 80088a6:	2601      	movle	r6, #1
 80088a8:	443e      	add	r6, r7
 80088aa:	f04f 0800 	mov.w	r8, #0
 80088ae:	9901      	ldr	r1, [sp, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	4648      	mov	r0, r9
 80088b4:	f000 fb50 	bl	8008f58 <__lshift>
 80088b8:	4621      	mov	r1, r4
 80088ba:	9001      	str	r0, [sp, #4]
 80088bc:	f000 fbb8 	bl	8009030 <__mcmp>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	dcb0      	bgt.n	8008826 <_dtoa_r+0x996>
 80088c4:	d102      	bne.n	80088cc <_dtoa_r+0xa3c>
 80088c6:	f01a 0f01 	tst.w	sl, #1
 80088ca:	d1ac      	bne.n	8008826 <_dtoa_r+0x996>
 80088cc:	4633      	mov	r3, r6
 80088ce:	461e      	mov	r6, r3
 80088d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088d4:	2a30      	cmp	r2, #48	@ 0x30
 80088d6:	d0fa      	beq.n	80088ce <_dtoa_r+0xa3e>
 80088d8:	e4e1      	b.n	800829e <_dtoa_r+0x40e>
 80088da:	429f      	cmp	r7, r3
 80088dc:	d1a4      	bne.n	8008828 <_dtoa_r+0x998>
 80088de:	9b05      	ldr	r3, [sp, #20]
 80088e0:	3301      	adds	r3, #1
 80088e2:	9305      	str	r3, [sp, #20]
 80088e4:	2331      	movs	r3, #49	@ 0x31
 80088e6:	703b      	strb	r3, [r7, #0]
 80088e8:	e4d9      	b.n	800829e <_dtoa_r+0x40e>
 80088ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088ec:	4f16      	ldr	r7, [pc, #88]	@ (8008948 <_dtoa_r+0xab8>)
 80088ee:	b11b      	cbz	r3, 80088f8 <_dtoa_r+0xa68>
 80088f0:	f107 0308 	add.w	r3, r7, #8
 80088f4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80088f6:	6013      	str	r3, [r2, #0]
 80088f8:	4638      	mov	r0, r7
 80088fa:	b011      	add	sp, #68	@ 0x44
 80088fc:	ecbd 8b02 	vpop	{d8}
 8008900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008904:	9b07      	ldr	r3, [sp, #28]
 8008906:	2b01      	cmp	r3, #1
 8008908:	f77f ae2c 	ble.w	8008564 <_dtoa_r+0x6d4>
 800890c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800890e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008910:	2001      	movs	r0, #1
 8008912:	e64c      	b.n	80085ae <_dtoa_r+0x71e>
 8008914:	f1bb 0f00 	cmp.w	fp, #0
 8008918:	f77f aed8 	ble.w	80086cc <_dtoa_r+0x83c>
 800891c:	463e      	mov	r6, r7
 800891e:	9801      	ldr	r0, [sp, #4]
 8008920:	4621      	mov	r1, r4
 8008922:	f7ff fa2c 	bl	8007d7e <quorem>
 8008926:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800892a:	f806 ab01 	strb.w	sl, [r6], #1
 800892e:	1bf2      	subs	r2, r6, r7
 8008930:	4593      	cmp	fp, r2
 8008932:	ddb4      	ble.n	800889e <_dtoa_r+0xa0e>
 8008934:	9901      	ldr	r1, [sp, #4]
 8008936:	2300      	movs	r3, #0
 8008938:	220a      	movs	r2, #10
 800893a:	4648      	mov	r0, r9
 800893c:	f000 f968 	bl	8008c10 <__multadd>
 8008940:	9001      	str	r0, [sp, #4]
 8008942:	e7ec      	b.n	800891e <_dtoa_r+0xa8e>
 8008944:	08009a3c 	.word	0x08009a3c
 8008948:	080099c0 	.word	0x080099c0

0800894c <_free_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	4605      	mov	r5, r0
 8008950:	2900      	cmp	r1, #0
 8008952:	d041      	beq.n	80089d8 <_free_r+0x8c>
 8008954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008958:	1f0c      	subs	r4, r1, #4
 800895a:	2b00      	cmp	r3, #0
 800895c:	bfb8      	it	lt
 800895e:	18e4      	addlt	r4, r4, r3
 8008960:	f000 f8e8 	bl	8008b34 <__malloc_lock>
 8008964:	4a1d      	ldr	r2, [pc, #116]	@ (80089dc <_free_r+0x90>)
 8008966:	6813      	ldr	r3, [r2, #0]
 8008968:	b933      	cbnz	r3, 8008978 <_free_r+0x2c>
 800896a:	6063      	str	r3, [r4, #4]
 800896c:	6014      	str	r4, [r2, #0]
 800896e:	4628      	mov	r0, r5
 8008970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008974:	f000 b8e4 	b.w	8008b40 <__malloc_unlock>
 8008978:	42a3      	cmp	r3, r4
 800897a:	d908      	bls.n	800898e <_free_r+0x42>
 800897c:	6820      	ldr	r0, [r4, #0]
 800897e:	1821      	adds	r1, r4, r0
 8008980:	428b      	cmp	r3, r1
 8008982:	bf01      	itttt	eq
 8008984:	6819      	ldreq	r1, [r3, #0]
 8008986:	685b      	ldreq	r3, [r3, #4]
 8008988:	1809      	addeq	r1, r1, r0
 800898a:	6021      	streq	r1, [r4, #0]
 800898c:	e7ed      	b.n	800896a <_free_r+0x1e>
 800898e:	461a      	mov	r2, r3
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	b10b      	cbz	r3, 8008998 <_free_r+0x4c>
 8008994:	42a3      	cmp	r3, r4
 8008996:	d9fa      	bls.n	800898e <_free_r+0x42>
 8008998:	6811      	ldr	r1, [r2, #0]
 800899a:	1850      	adds	r0, r2, r1
 800899c:	42a0      	cmp	r0, r4
 800899e:	d10b      	bne.n	80089b8 <_free_r+0x6c>
 80089a0:	6820      	ldr	r0, [r4, #0]
 80089a2:	4401      	add	r1, r0
 80089a4:	1850      	adds	r0, r2, r1
 80089a6:	4283      	cmp	r3, r0
 80089a8:	6011      	str	r1, [r2, #0]
 80089aa:	d1e0      	bne.n	800896e <_free_r+0x22>
 80089ac:	6818      	ldr	r0, [r3, #0]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	6053      	str	r3, [r2, #4]
 80089b2:	4408      	add	r0, r1
 80089b4:	6010      	str	r0, [r2, #0]
 80089b6:	e7da      	b.n	800896e <_free_r+0x22>
 80089b8:	d902      	bls.n	80089c0 <_free_r+0x74>
 80089ba:	230c      	movs	r3, #12
 80089bc:	602b      	str	r3, [r5, #0]
 80089be:	e7d6      	b.n	800896e <_free_r+0x22>
 80089c0:	6820      	ldr	r0, [r4, #0]
 80089c2:	1821      	adds	r1, r4, r0
 80089c4:	428b      	cmp	r3, r1
 80089c6:	bf04      	itt	eq
 80089c8:	6819      	ldreq	r1, [r3, #0]
 80089ca:	685b      	ldreq	r3, [r3, #4]
 80089cc:	6063      	str	r3, [r4, #4]
 80089ce:	bf04      	itt	eq
 80089d0:	1809      	addeq	r1, r1, r0
 80089d2:	6021      	streq	r1, [r4, #0]
 80089d4:	6054      	str	r4, [r2, #4]
 80089d6:	e7ca      	b.n	800896e <_free_r+0x22>
 80089d8:	bd38      	pop	{r3, r4, r5, pc}
 80089da:	bf00      	nop
 80089dc:	24000578 	.word	0x24000578

080089e0 <malloc>:
 80089e0:	4b02      	ldr	r3, [pc, #8]	@ (80089ec <malloc+0xc>)
 80089e2:	4601      	mov	r1, r0
 80089e4:	6818      	ldr	r0, [r3, #0]
 80089e6:	f000 b825 	b.w	8008a34 <_malloc_r>
 80089ea:	bf00      	nop
 80089ec:	2400001c 	.word	0x2400001c

080089f0 <sbrk_aligned>:
 80089f0:	b570      	push	{r4, r5, r6, lr}
 80089f2:	4e0f      	ldr	r6, [pc, #60]	@ (8008a30 <sbrk_aligned+0x40>)
 80089f4:	460c      	mov	r4, r1
 80089f6:	6831      	ldr	r1, [r6, #0]
 80089f8:	4605      	mov	r5, r0
 80089fa:	b911      	cbnz	r1, 8008a02 <sbrk_aligned+0x12>
 80089fc:	f000 fe92 	bl	8009724 <_sbrk_r>
 8008a00:	6030      	str	r0, [r6, #0]
 8008a02:	4621      	mov	r1, r4
 8008a04:	4628      	mov	r0, r5
 8008a06:	f000 fe8d 	bl	8009724 <_sbrk_r>
 8008a0a:	1c43      	adds	r3, r0, #1
 8008a0c:	d103      	bne.n	8008a16 <sbrk_aligned+0x26>
 8008a0e:	f04f 34ff 	mov.w	r4, #4294967295
 8008a12:	4620      	mov	r0, r4
 8008a14:	bd70      	pop	{r4, r5, r6, pc}
 8008a16:	1cc4      	adds	r4, r0, #3
 8008a18:	f024 0403 	bic.w	r4, r4, #3
 8008a1c:	42a0      	cmp	r0, r4
 8008a1e:	d0f8      	beq.n	8008a12 <sbrk_aligned+0x22>
 8008a20:	1a21      	subs	r1, r4, r0
 8008a22:	4628      	mov	r0, r5
 8008a24:	f000 fe7e 	bl	8009724 <_sbrk_r>
 8008a28:	3001      	adds	r0, #1
 8008a2a:	d1f2      	bne.n	8008a12 <sbrk_aligned+0x22>
 8008a2c:	e7ef      	b.n	8008a0e <sbrk_aligned+0x1e>
 8008a2e:	bf00      	nop
 8008a30:	24000574 	.word	0x24000574

08008a34 <_malloc_r>:
 8008a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a38:	1ccd      	adds	r5, r1, #3
 8008a3a:	f025 0503 	bic.w	r5, r5, #3
 8008a3e:	3508      	adds	r5, #8
 8008a40:	2d0c      	cmp	r5, #12
 8008a42:	bf38      	it	cc
 8008a44:	250c      	movcc	r5, #12
 8008a46:	2d00      	cmp	r5, #0
 8008a48:	4606      	mov	r6, r0
 8008a4a:	db01      	blt.n	8008a50 <_malloc_r+0x1c>
 8008a4c:	42a9      	cmp	r1, r5
 8008a4e:	d904      	bls.n	8008a5a <_malloc_r+0x26>
 8008a50:	230c      	movs	r3, #12
 8008a52:	6033      	str	r3, [r6, #0]
 8008a54:	2000      	movs	r0, #0
 8008a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b30 <_malloc_r+0xfc>
 8008a5e:	f000 f869 	bl	8008b34 <__malloc_lock>
 8008a62:	f8d8 3000 	ldr.w	r3, [r8]
 8008a66:	461c      	mov	r4, r3
 8008a68:	bb44      	cbnz	r4, 8008abc <_malloc_r+0x88>
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f7ff ffbf 	bl	80089f0 <sbrk_aligned>
 8008a72:	1c43      	adds	r3, r0, #1
 8008a74:	4604      	mov	r4, r0
 8008a76:	d158      	bne.n	8008b2a <_malloc_r+0xf6>
 8008a78:	f8d8 4000 	ldr.w	r4, [r8]
 8008a7c:	4627      	mov	r7, r4
 8008a7e:	2f00      	cmp	r7, #0
 8008a80:	d143      	bne.n	8008b0a <_malloc_r+0xd6>
 8008a82:	2c00      	cmp	r4, #0
 8008a84:	d04b      	beq.n	8008b1e <_malloc_r+0xea>
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	4639      	mov	r1, r7
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	eb04 0903 	add.w	r9, r4, r3
 8008a90:	f000 fe48 	bl	8009724 <_sbrk_r>
 8008a94:	4581      	cmp	r9, r0
 8008a96:	d142      	bne.n	8008b1e <_malloc_r+0xea>
 8008a98:	6821      	ldr	r1, [r4, #0]
 8008a9a:	1a6d      	subs	r5, r5, r1
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	f7ff ffa6 	bl	80089f0 <sbrk_aligned>
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	d03a      	beq.n	8008b1e <_malloc_r+0xea>
 8008aa8:	6823      	ldr	r3, [r4, #0]
 8008aaa:	442b      	add	r3, r5
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	f8d8 3000 	ldr.w	r3, [r8]
 8008ab2:	685a      	ldr	r2, [r3, #4]
 8008ab4:	bb62      	cbnz	r2, 8008b10 <_malloc_r+0xdc>
 8008ab6:	f8c8 7000 	str.w	r7, [r8]
 8008aba:	e00f      	b.n	8008adc <_malloc_r+0xa8>
 8008abc:	6822      	ldr	r2, [r4, #0]
 8008abe:	1b52      	subs	r2, r2, r5
 8008ac0:	d420      	bmi.n	8008b04 <_malloc_r+0xd0>
 8008ac2:	2a0b      	cmp	r2, #11
 8008ac4:	d917      	bls.n	8008af6 <_malloc_r+0xc2>
 8008ac6:	1961      	adds	r1, r4, r5
 8008ac8:	42a3      	cmp	r3, r4
 8008aca:	6025      	str	r5, [r4, #0]
 8008acc:	bf18      	it	ne
 8008ace:	6059      	strne	r1, [r3, #4]
 8008ad0:	6863      	ldr	r3, [r4, #4]
 8008ad2:	bf08      	it	eq
 8008ad4:	f8c8 1000 	streq.w	r1, [r8]
 8008ad8:	5162      	str	r2, [r4, r5]
 8008ada:	604b      	str	r3, [r1, #4]
 8008adc:	4630      	mov	r0, r6
 8008ade:	f000 f82f 	bl	8008b40 <__malloc_unlock>
 8008ae2:	f104 000b 	add.w	r0, r4, #11
 8008ae6:	1d23      	adds	r3, r4, #4
 8008ae8:	f020 0007 	bic.w	r0, r0, #7
 8008aec:	1ac2      	subs	r2, r0, r3
 8008aee:	bf1c      	itt	ne
 8008af0:	1a1b      	subne	r3, r3, r0
 8008af2:	50a3      	strne	r3, [r4, r2]
 8008af4:	e7af      	b.n	8008a56 <_malloc_r+0x22>
 8008af6:	6862      	ldr	r2, [r4, #4]
 8008af8:	42a3      	cmp	r3, r4
 8008afa:	bf0c      	ite	eq
 8008afc:	f8c8 2000 	streq.w	r2, [r8]
 8008b00:	605a      	strne	r2, [r3, #4]
 8008b02:	e7eb      	b.n	8008adc <_malloc_r+0xa8>
 8008b04:	4623      	mov	r3, r4
 8008b06:	6864      	ldr	r4, [r4, #4]
 8008b08:	e7ae      	b.n	8008a68 <_malloc_r+0x34>
 8008b0a:	463c      	mov	r4, r7
 8008b0c:	687f      	ldr	r7, [r7, #4]
 8008b0e:	e7b6      	b.n	8008a7e <_malloc_r+0x4a>
 8008b10:	461a      	mov	r2, r3
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	42a3      	cmp	r3, r4
 8008b16:	d1fb      	bne.n	8008b10 <_malloc_r+0xdc>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	6053      	str	r3, [r2, #4]
 8008b1c:	e7de      	b.n	8008adc <_malloc_r+0xa8>
 8008b1e:	230c      	movs	r3, #12
 8008b20:	6033      	str	r3, [r6, #0]
 8008b22:	4630      	mov	r0, r6
 8008b24:	f000 f80c 	bl	8008b40 <__malloc_unlock>
 8008b28:	e794      	b.n	8008a54 <_malloc_r+0x20>
 8008b2a:	6005      	str	r5, [r0, #0]
 8008b2c:	e7d6      	b.n	8008adc <_malloc_r+0xa8>
 8008b2e:	bf00      	nop
 8008b30:	24000578 	.word	0x24000578

08008b34 <__malloc_lock>:
 8008b34:	4801      	ldr	r0, [pc, #4]	@ (8008b3c <__malloc_lock+0x8>)
 8008b36:	f7ff b920 	b.w	8007d7a <__retarget_lock_acquire_recursive>
 8008b3a:	bf00      	nop
 8008b3c:	24000570 	.word	0x24000570

08008b40 <__malloc_unlock>:
 8008b40:	4801      	ldr	r0, [pc, #4]	@ (8008b48 <__malloc_unlock+0x8>)
 8008b42:	f7ff b91b 	b.w	8007d7c <__retarget_lock_release_recursive>
 8008b46:	bf00      	nop
 8008b48:	24000570 	.word	0x24000570

08008b4c <_Balloc>:
 8008b4c:	b570      	push	{r4, r5, r6, lr}
 8008b4e:	69c6      	ldr	r6, [r0, #28]
 8008b50:	4604      	mov	r4, r0
 8008b52:	460d      	mov	r5, r1
 8008b54:	b976      	cbnz	r6, 8008b74 <_Balloc+0x28>
 8008b56:	2010      	movs	r0, #16
 8008b58:	f7ff ff42 	bl	80089e0 <malloc>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	61e0      	str	r0, [r4, #28]
 8008b60:	b920      	cbnz	r0, 8008b6c <_Balloc+0x20>
 8008b62:	4b18      	ldr	r3, [pc, #96]	@ (8008bc4 <_Balloc+0x78>)
 8008b64:	4818      	ldr	r0, [pc, #96]	@ (8008bc8 <_Balloc+0x7c>)
 8008b66:	216b      	movs	r1, #107	@ 0x6b
 8008b68:	f000 fdfa 	bl	8009760 <__assert_func>
 8008b6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b70:	6006      	str	r6, [r0, #0]
 8008b72:	60c6      	str	r6, [r0, #12]
 8008b74:	69e6      	ldr	r6, [r4, #28]
 8008b76:	68f3      	ldr	r3, [r6, #12]
 8008b78:	b183      	cbz	r3, 8008b9c <_Balloc+0x50>
 8008b7a:	69e3      	ldr	r3, [r4, #28]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b82:	b9b8      	cbnz	r0, 8008bb4 <_Balloc+0x68>
 8008b84:	2101      	movs	r1, #1
 8008b86:	fa01 f605 	lsl.w	r6, r1, r5
 8008b8a:	1d72      	adds	r2, r6, #5
 8008b8c:	0092      	lsls	r2, r2, #2
 8008b8e:	4620      	mov	r0, r4
 8008b90:	f000 fe04 	bl	800979c <_calloc_r>
 8008b94:	b160      	cbz	r0, 8008bb0 <_Balloc+0x64>
 8008b96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b9a:	e00e      	b.n	8008bba <_Balloc+0x6e>
 8008b9c:	2221      	movs	r2, #33	@ 0x21
 8008b9e:	2104      	movs	r1, #4
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f000 fdfb 	bl	800979c <_calloc_r>
 8008ba6:	69e3      	ldr	r3, [r4, #28]
 8008ba8:	60f0      	str	r0, [r6, #12]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e4      	bne.n	8008b7a <_Balloc+0x2e>
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	bd70      	pop	{r4, r5, r6, pc}
 8008bb4:	6802      	ldr	r2, [r0, #0]
 8008bb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008bba:	2300      	movs	r3, #0
 8008bbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bc0:	e7f7      	b.n	8008bb2 <_Balloc+0x66>
 8008bc2:	bf00      	nop
 8008bc4:	080099cd 	.word	0x080099cd
 8008bc8:	08009a4d 	.word	0x08009a4d

08008bcc <_Bfree>:
 8008bcc:	b570      	push	{r4, r5, r6, lr}
 8008bce:	69c6      	ldr	r6, [r0, #28]
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	b976      	cbnz	r6, 8008bf4 <_Bfree+0x28>
 8008bd6:	2010      	movs	r0, #16
 8008bd8:	f7ff ff02 	bl	80089e0 <malloc>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	61e8      	str	r0, [r5, #28]
 8008be0:	b920      	cbnz	r0, 8008bec <_Bfree+0x20>
 8008be2:	4b09      	ldr	r3, [pc, #36]	@ (8008c08 <_Bfree+0x3c>)
 8008be4:	4809      	ldr	r0, [pc, #36]	@ (8008c0c <_Bfree+0x40>)
 8008be6:	218f      	movs	r1, #143	@ 0x8f
 8008be8:	f000 fdba 	bl	8009760 <__assert_func>
 8008bec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bf0:	6006      	str	r6, [r0, #0]
 8008bf2:	60c6      	str	r6, [r0, #12]
 8008bf4:	b13c      	cbz	r4, 8008c06 <_Bfree+0x3a>
 8008bf6:	69eb      	ldr	r3, [r5, #28]
 8008bf8:	6862      	ldr	r2, [r4, #4]
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c00:	6021      	str	r1, [r4, #0]
 8008c02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c06:	bd70      	pop	{r4, r5, r6, pc}
 8008c08:	080099cd 	.word	0x080099cd
 8008c0c:	08009a4d 	.word	0x08009a4d

08008c10 <__multadd>:
 8008c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c14:	690d      	ldr	r5, [r1, #16]
 8008c16:	4607      	mov	r7, r0
 8008c18:	460c      	mov	r4, r1
 8008c1a:	461e      	mov	r6, r3
 8008c1c:	f101 0c14 	add.w	ip, r1, #20
 8008c20:	2000      	movs	r0, #0
 8008c22:	f8dc 3000 	ldr.w	r3, [ip]
 8008c26:	b299      	uxth	r1, r3
 8008c28:	fb02 6101 	mla	r1, r2, r1, r6
 8008c2c:	0c1e      	lsrs	r6, r3, #16
 8008c2e:	0c0b      	lsrs	r3, r1, #16
 8008c30:	fb02 3306 	mla	r3, r2, r6, r3
 8008c34:	b289      	uxth	r1, r1
 8008c36:	3001      	adds	r0, #1
 8008c38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c3c:	4285      	cmp	r5, r0
 8008c3e:	f84c 1b04 	str.w	r1, [ip], #4
 8008c42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c46:	dcec      	bgt.n	8008c22 <__multadd+0x12>
 8008c48:	b30e      	cbz	r6, 8008c8e <__multadd+0x7e>
 8008c4a:	68a3      	ldr	r3, [r4, #8]
 8008c4c:	42ab      	cmp	r3, r5
 8008c4e:	dc19      	bgt.n	8008c84 <__multadd+0x74>
 8008c50:	6861      	ldr	r1, [r4, #4]
 8008c52:	4638      	mov	r0, r7
 8008c54:	3101      	adds	r1, #1
 8008c56:	f7ff ff79 	bl	8008b4c <_Balloc>
 8008c5a:	4680      	mov	r8, r0
 8008c5c:	b928      	cbnz	r0, 8008c6a <__multadd+0x5a>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	4b0c      	ldr	r3, [pc, #48]	@ (8008c94 <__multadd+0x84>)
 8008c62:	480d      	ldr	r0, [pc, #52]	@ (8008c98 <__multadd+0x88>)
 8008c64:	21ba      	movs	r1, #186	@ 0xba
 8008c66:	f000 fd7b 	bl	8009760 <__assert_func>
 8008c6a:	6922      	ldr	r2, [r4, #16]
 8008c6c:	3202      	adds	r2, #2
 8008c6e:	f104 010c 	add.w	r1, r4, #12
 8008c72:	0092      	lsls	r2, r2, #2
 8008c74:	300c      	adds	r0, #12
 8008c76:	f000 fd65 	bl	8009744 <memcpy>
 8008c7a:	4621      	mov	r1, r4
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	f7ff ffa5 	bl	8008bcc <_Bfree>
 8008c82:	4644      	mov	r4, r8
 8008c84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c88:	3501      	adds	r5, #1
 8008c8a:	615e      	str	r6, [r3, #20]
 8008c8c:	6125      	str	r5, [r4, #16]
 8008c8e:	4620      	mov	r0, r4
 8008c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c94:	08009a3c 	.word	0x08009a3c
 8008c98:	08009a4d 	.word	0x08009a4d

08008c9c <__hi0bits>:
 8008c9c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	bf36      	itet	cc
 8008ca4:	0403      	lslcc	r3, r0, #16
 8008ca6:	2000      	movcs	r0, #0
 8008ca8:	2010      	movcc	r0, #16
 8008caa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cae:	bf3c      	itt	cc
 8008cb0:	021b      	lslcc	r3, r3, #8
 8008cb2:	3008      	addcc	r0, #8
 8008cb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cb8:	bf3c      	itt	cc
 8008cba:	011b      	lslcc	r3, r3, #4
 8008cbc:	3004      	addcc	r0, #4
 8008cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cc2:	bf3c      	itt	cc
 8008cc4:	009b      	lslcc	r3, r3, #2
 8008cc6:	3002      	addcc	r0, #2
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	db05      	blt.n	8008cd8 <__hi0bits+0x3c>
 8008ccc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008cd0:	f100 0001 	add.w	r0, r0, #1
 8008cd4:	bf08      	it	eq
 8008cd6:	2020      	moveq	r0, #32
 8008cd8:	4770      	bx	lr

08008cda <__lo0bits>:
 8008cda:	6803      	ldr	r3, [r0, #0]
 8008cdc:	4602      	mov	r2, r0
 8008cde:	f013 0007 	ands.w	r0, r3, #7
 8008ce2:	d00b      	beq.n	8008cfc <__lo0bits+0x22>
 8008ce4:	07d9      	lsls	r1, r3, #31
 8008ce6:	d421      	bmi.n	8008d2c <__lo0bits+0x52>
 8008ce8:	0798      	lsls	r0, r3, #30
 8008cea:	bf49      	itett	mi
 8008cec:	085b      	lsrmi	r3, r3, #1
 8008cee:	089b      	lsrpl	r3, r3, #2
 8008cf0:	2001      	movmi	r0, #1
 8008cf2:	6013      	strmi	r3, [r2, #0]
 8008cf4:	bf5c      	itt	pl
 8008cf6:	6013      	strpl	r3, [r2, #0]
 8008cf8:	2002      	movpl	r0, #2
 8008cfa:	4770      	bx	lr
 8008cfc:	b299      	uxth	r1, r3
 8008cfe:	b909      	cbnz	r1, 8008d04 <__lo0bits+0x2a>
 8008d00:	0c1b      	lsrs	r3, r3, #16
 8008d02:	2010      	movs	r0, #16
 8008d04:	b2d9      	uxtb	r1, r3
 8008d06:	b909      	cbnz	r1, 8008d0c <__lo0bits+0x32>
 8008d08:	3008      	adds	r0, #8
 8008d0a:	0a1b      	lsrs	r3, r3, #8
 8008d0c:	0719      	lsls	r1, r3, #28
 8008d0e:	bf04      	itt	eq
 8008d10:	091b      	lsreq	r3, r3, #4
 8008d12:	3004      	addeq	r0, #4
 8008d14:	0799      	lsls	r1, r3, #30
 8008d16:	bf04      	itt	eq
 8008d18:	089b      	lsreq	r3, r3, #2
 8008d1a:	3002      	addeq	r0, #2
 8008d1c:	07d9      	lsls	r1, r3, #31
 8008d1e:	d403      	bmi.n	8008d28 <__lo0bits+0x4e>
 8008d20:	085b      	lsrs	r3, r3, #1
 8008d22:	f100 0001 	add.w	r0, r0, #1
 8008d26:	d003      	beq.n	8008d30 <__lo0bits+0x56>
 8008d28:	6013      	str	r3, [r2, #0]
 8008d2a:	4770      	bx	lr
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	4770      	bx	lr
 8008d30:	2020      	movs	r0, #32
 8008d32:	4770      	bx	lr

08008d34 <__i2b>:
 8008d34:	b510      	push	{r4, lr}
 8008d36:	460c      	mov	r4, r1
 8008d38:	2101      	movs	r1, #1
 8008d3a:	f7ff ff07 	bl	8008b4c <_Balloc>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	b928      	cbnz	r0, 8008d4e <__i2b+0x1a>
 8008d42:	4b05      	ldr	r3, [pc, #20]	@ (8008d58 <__i2b+0x24>)
 8008d44:	4805      	ldr	r0, [pc, #20]	@ (8008d5c <__i2b+0x28>)
 8008d46:	f240 1145 	movw	r1, #325	@ 0x145
 8008d4a:	f000 fd09 	bl	8009760 <__assert_func>
 8008d4e:	2301      	movs	r3, #1
 8008d50:	6144      	str	r4, [r0, #20]
 8008d52:	6103      	str	r3, [r0, #16]
 8008d54:	bd10      	pop	{r4, pc}
 8008d56:	bf00      	nop
 8008d58:	08009a3c 	.word	0x08009a3c
 8008d5c:	08009a4d 	.word	0x08009a4d

08008d60 <__multiply>:
 8008d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d64:	4617      	mov	r7, r2
 8008d66:	690a      	ldr	r2, [r1, #16]
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	bfa8      	it	ge
 8008d6e:	463b      	movge	r3, r7
 8008d70:	4689      	mov	r9, r1
 8008d72:	bfa4      	itt	ge
 8008d74:	460f      	movge	r7, r1
 8008d76:	4699      	movge	r9, r3
 8008d78:	693d      	ldr	r5, [r7, #16]
 8008d7a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	eb05 060a 	add.w	r6, r5, sl
 8008d86:	42b3      	cmp	r3, r6
 8008d88:	b085      	sub	sp, #20
 8008d8a:	bfb8      	it	lt
 8008d8c:	3101      	addlt	r1, #1
 8008d8e:	f7ff fedd 	bl	8008b4c <_Balloc>
 8008d92:	b930      	cbnz	r0, 8008da2 <__multiply+0x42>
 8008d94:	4602      	mov	r2, r0
 8008d96:	4b41      	ldr	r3, [pc, #260]	@ (8008e9c <__multiply+0x13c>)
 8008d98:	4841      	ldr	r0, [pc, #260]	@ (8008ea0 <__multiply+0x140>)
 8008d9a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008d9e:	f000 fcdf 	bl	8009760 <__assert_func>
 8008da2:	f100 0414 	add.w	r4, r0, #20
 8008da6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008daa:	4623      	mov	r3, r4
 8008dac:	2200      	movs	r2, #0
 8008dae:	4573      	cmp	r3, lr
 8008db0:	d320      	bcc.n	8008df4 <__multiply+0x94>
 8008db2:	f107 0814 	add.w	r8, r7, #20
 8008db6:	f109 0114 	add.w	r1, r9, #20
 8008dba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008dbe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008dc2:	9302      	str	r3, [sp, #8]
 8008dc4:	1beb      	subs	r3, r5, r7
 8008dc6:	3b15      	subs	r3, #21
 8008dc8:	f023 0303 	bic.w	r3, r3, #3
 8008dcc:	3304      	adds	r3, #4
 8008dce:	3715      	adds	r7, #21
 8008dd0:	42bd      	cmp	r5, r7
 8008dd2:	bf38      	it	cc
 8008dd4:	2304      	movcc	r3, #4
 8008dd6:	9301      	str	r3, [sp, #4]
 8008dd8:	9b02      	ldr	r3, [sp, #8]
 8008dda:	9103      	str	r1, [sp, #12]
 8008ddc:	428b      	cmp	r3, r1
 8008dde:	d80c      	bhi.n	8008dfa <__multiply+0x9a>
 8008de0:	2e00      	cmp	r6, #0
 8008de2:	dd03      	ble.n	8008dec <__multiply+0x8c>
 8008de4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d055      	beq.n	8008e98 <__multiply+0x138>
 8008dec:	6106      	str	r6, [r0, #16]
 8008dee:	b005      	add	sp, #20
 8008df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008df4:	f843 2b04 	str.w	r2, [r3], #4
 8008df8:	e7d9      	b.n	8008dae <__multiply+0x4e>
 8008dfa:	f8b1 a000 	ldrh.w	sl, [r1]
 8008dfe:	f1ba 0f00 	cmp.w	sl, #0
 8008e02:	d01f      	beq.n	8008e44 <__multiply+0xe4>
 8008e04:	46c4      	mov	ip, r8
 8008e06:	46a1      	mov	r9, r4
 8008e08:	2700      	movs	r7, #0
 8008e0a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e0e:	f8d9 3000 	ldr.w	r3, [r9]
 8008e12:	fa1f fb82 	uxth.w	fp, r2
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e1c:	443b      	add	r3, r7
 8008e1e:	f8d9 7000 	ldr.w	r7, [r9]
 8008e22:	0c12      	lsrs	r2, r2, #16
 8008e24:	0c3f      	lsrs	r7, r7, #16
 8008e26:	fb0a 7202 	mla	r2, sl, r2, r7
 8008e2a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e34:	4565      	cmp	r5, ip
 8008e36:	f849 3b04 	str.w	r3, [r9], #4
 8008e3a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008e3e:	d8e4      	bhi.n	8008e0a <__multiply+0xaa>
 8008e40:	9b01      	ldr	r3, [sp, #4]
 8008e42:	50e7      	str	r7, [r4, r3]
 8008e44:	9b03      	ldr	r3, [sp, #12]
 8008e46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008e4a:	3104      	adds	r1, #4
 8008e4c:	f1b9 0f00 	cmp.w	r9, #0
 8008e50:	d020      	beq.n	8008e94 <__multiply+0x134>
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	4647      	mov	r7, r8
 8008e56:	46a4      	mov	ip, r4
 8008e58:	f04f 0a00 	mov.w	sl, #0
 8008e5c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008e60:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008e64:	fb09 220b 	mla	r2, r9, fp, r2
 8008e68:	4452      	add	r2, sl
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e70:	f84c 3b04 	str.w	r3, [ip], #4
 8008e74:	f857 3b04 	ldr.w	r3, [r7], #4
 8008e78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e7c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008e80:	fb09 330a 	mla	r3, r9, sl, r3
 8008e84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008e88:	42bd      	cmp	r5, r7
 8008e8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e8e:	d8e5      	bhi.n	8008e5c <__multiply+0xfc>
 8008e90:	9a01      	ldr	r2, [sp, #4]
 8008e92:	50a3      	str	r3, [r4, r2]
 8008e94:	3404      	adds	r4, #4
 8008e96:	e79f      	b.n	8008dd8 <__multiply+0x78>
 8008e98:	3e01      	subs	r6, #1
 8008e9a:	e7a1      	b.n	8008de0 <__multiply+0x80>
 8008e9c:	08009a3c 	.word	0x08009a3c
 8008ea0:	08009a4d 	.word	0x08009a4d

08008ea4 <__pow5mult>:
 8008ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ea8:	4615      	mov	r5, r2
 8008eaa:	f012 0203 	ands.w	r2, r2, #3
 8008eae:	4607      	mov	r7, r0
 8008eb0:	460e      	mov	r6, r1
 8008eb2:	d007      	beq.n	8008ec4 <__pow5mult+0x20>
 8008eb4:	4c25      	ldr	r4, [pc, #148]	@ (8008f4c <__pow5mult+0xa8>)
 8008eb6:	3a01      	subs	r2, #1
 8008eb8:	2300      	movs	r3, #0
 8008eba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008ebe:	f7ff fea7 	bl	8008c10 <__multadd>
 8008ec2:	4606      	mov	r6, r0
 8008ec4:	10ad      	asrs	r5, r5, #2
 8008ec6:	d03d      	beq.n	8008f44 <__pow5mult+0xa0>
 8008ec8:	69fc      	ldr	r4, [r7, #28]
 8008eca:	b97c      	cbnz	r4, 8008eec <__pow5mult+0x48>
 8008ecc:	2010      	movs	r0, #16
 8008ece:	f7ff fd87 	bl	80089e0 <malloc>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	61f8      	str	r0, [r7, #28]
 8008ed6:	b928      	cbnz	r0, 8008ee4 <__pow5mult+0x40>
 8008ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8008f50 <__pow5mult+0xac>)
 8008eda:	481e      	ldr	r0, [pc, #120]	@ (8008f54 <__pow5mult+0xb0>)
 8008edc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ee0:	f000 fc3e 	bl	8009760 <__assert_func>
 8008ee4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ee8:	6004      	str	r4, [r0, #0]
 8008eea:	60c4      	str	r4, [r0, #12]
 8008eec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ef0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ef4:	b94c      	cbnz	r4, 8008f0a <__pow5mult+0x66>
 8008ef6:	f240 2171 	movw	r1, #625	@ 0x271
 8008efa:	4638      	mov	r0, r7
 8008efc:	f7ff ff1a 	bl	8008d34 <__i2b>
 8008f00:	2300      	movs	r3, #0
 8008f02:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f06:	4604      	mov	r4, r0
 8008f08:	6003      	str	r3, [r0, #0]
 8008f0a:	f04f 0900 	mov.w	r9, #0
 8008f0e:	07eb      	lsls	r3, r5, #31
 8008f10:	d50a      	bpl.n	8008f28 <__pow5mult+0x84>
 8008f12:	4631      	mov	r1, r6
 8008f14:	4622      	mov	r2, r4
 8008f16:	4638      	mov	r0, r7
 8008f18:	f7ff ff22 	bl	8008d60 <__multiply>
 8008f1c:	4631      	mov	r1, r6
 8008f1e:	4680      	mov	r8, r0
 8008f20:	4638      	mov	r0, r7
 8008f22:	f7ff fe53 	bl	8008bcc <_Bfree>
 8008f26:	4646      	mov	r6, r8
 8008f28:	106d      	asrs	r5, r5, #1
 8008f2a:	d00b      	beq.n	8008f44 <__pow5mult+0xa0>
 8008f2c:	6820      	ldr	r0, [r4, #0]
 8008f2e:	b938      	cbnz	r0, 8008f40 <__pow5mult+0x9c>
 8008f30:	4622      	mov	r2, r4
 8008f32:	4621      	mov	r1, r4
 8008f34:	4638      	mov	r0, r7
 8008f36:	f7ff ff13 	bl	8008d60 <__multiply>
 8008f3a:	6020      	str	r0, [r4, #0]
 8008f3c:	f8c0 9000 	str.w	r9, [r0]
 8008f40:	4604      	mov	r4, r0
 8008f42:	e7e4      	b.n	8008f0e <__pow5mult+0x6a>
 8008f44:	4630      	mov	r0, r6
 8008f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f4a:	bf00      	nop
 8008f4c:	08009b00 	.word	0x08009b00
 8008f50:	080099cd 	.word	0x080099cd
 8008f54:	08009a4d 	.word	0x08009a4d

08008f58 <__lshift>:
 8008f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f5c:	460c      	mov	r4, r1
 8008f5e:	6849      	ldr	r1, [r1, #4]
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f66:	68a3      	ldr	r3, [r4, #8]
 8008f68:	4607      	mov	r7, r0
 8008f6a:	4691      	mov	r9, r2
 8008f6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f70:	f108 0601 	add.w	r6, r8, #1
 8008f74:	42b3      	cmp	r3, r6
 8008f76:	db0b      	blt.n	8008f90 <__lshift+0x38>
 8008f78:	4638      	mov	r0, r7
 8008f7a:	f7ff fde7 	bl	8008b4c <_Balloc>
 8008f7e:	4605      	mov	r5, r0
 8008f80:	b948      	cbnz	r0, 8008f96 <__lshift+0x3e>
 8008f82:	4602      	mov	r2, r0
 8008f84:	4b28      	ldr	r3, [pc, #160]	@ (8009028 <__lshift+0xd0>)
 8008f86:	4829      	ldr	r0, [pc, #164]	@ (800902c <__lshift+0xd4>)
 8008f88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008f8c:	f000 fbe8 	bl	8009760 <__assert_func>
 8008f90:	3101      	adds	r1, #1
 8008f92:	005b      	lsls	r3, r3, #1
 8008f94:	e7ee      	b.n	8008f74 <__lshift+0x1c>
 8008f96:	2300      	movs	r3, #0
 8008f98:	f100 0114 	add.w	r1, r0, #20
 8008f9c:	f100 0210 	add.w	r2, r0, #16
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	4553      	cmp	r3, sl
 8008fa4:	db33      	blt.n	800900e <__lshift+0xb6>
 8008fa6:	6920      	ldr	r0, [r4, #16]
 8008fa8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008fac:	f104 0314 	add.w	r3, r4, #20
 8008fb0:	f019 091f 	ands.w	r9, r9, #31
 8008fb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008fb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008fbc:	d02b      	beq.n	8009016 <__lshift+0xbe>
 8008fbe:	f1c9 0e20 	rsb	lr, r9, #32
 8008fc2:	468a      	mov	sl, r1
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	6818      	ldr	r0, [r3, #0]
 8008fc8:	fa00 f009 	lsl.w	r0, r0, r9
 8008fcc:	4310      	orrs	r0, r2
 8008fce:	f84a 0b04 	str.w	r0, [sl], #4
 8008fd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fd6:	459c      	cmp	ip, r3
 8008fd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008fdc:	d8f3      	bhi.n	8008fc6 <__lshift+0x6e>
 8008fde:	ebac 0304 	sub.w	r3, ip, r4
 8008fe2:	3b15      	subs	r3, #21
 8008fe4:	f023 0303 	bic.w	r3, r3, #3
 8008fe8:	3304      	adds	r3, #4
 8008fea:	f104 0015 	add.w	r0, r4, #21
 8008fee:	4560      	cmp	r0, ip
 8008ff0:	bf88      	it	hi
 8008ff2:	2304      	movhi	r3, #4
 8008ff4:	50ca      	str	r2, [r1, r3]
 8008ff6:	b10a      	cbz	r2, 8008ffc <__lshift+0xa4>
 8008ff8:	f108 0602 	add.w	r6, r8, #2
 8008ffc:	3e01      	subs	r6, #1
 8008ffe:	4638      	mov	r0, r7
 8009000:	612e      	str	r6, [r5, #16]
 8009002:	4621      	mov	r1, r4
 8009004:	f7ff fde2 	bl	8008bcc <_Bfree>
 8009008:	4628      	mov	r0, r5
 800900a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800900e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009012:	3301      	adds	r3, #1
 8009014:	e7c5      	b.n	8008fa2 <__lshift+0x4a>
 8009016:	3904      	subs	r1, #4
 8009018:	f853 2b04 	ldr.w	r2, [r3], #4
 800901c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009020:	459c      	cmp	ip, r3
 8009022:	d8f9      	bhi.n	8009018 <__lshift+0xc0>
 8009024:	e7ea      	b.n	8008ffc <__lshift+0xa4>
 8009026:	bf00      	nop
 8009028:	08009a3c 	.word	0x08009a3c
 800902c:	08009a4d 	.word	0x08009a4d

08009030 <__mcmp>:
 8009030:	690a      	ldr	r2, [r1, #16]
 8009032:	4603      	mov	r3, r0
 8009034:	6900      	ldr	r0, [r0, #16]
 8009036:	1a80      	subs	r0, r0, r2
 8009038:	b530      	push	{r4, r5, lr}
 800903a:	d10e      	bne.n	800905a <__mcmp+0x2a>
 800903c:	3314      	adds	r3, #20
 800903e:	3114      	adds	r1, #20
 8009040:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009044:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009048:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800904c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009050:	4295      	cmp	r5, r2
 8009052:	d003      	beq.n	800905c <__mcmp+0x2c>
 8009054:	d205      	bcs.n	8009062 <__mcmp+0x32>
 8009056:	f04f 30ff 	mov.w	r0, #4294967295
 800905a:	bd30      	pop	{r4, r5, pc}
 800905c:	42a3      	cmp	r3, r4
 800905e:	d3f3      	bcc.n	8009048 <__mcmp+0x18>
 8009060:	e7fb      	b.n	800905a <__mcmp+0x2a>
 8009062:	2001      	movs	r0, #1
 8009064:	e7f9      	b.n	800905a <__mcmp+0x2a>
	...

08009068 <__mdiff>:
 8009068:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800906c:	4689      	mov	r9, r1
 800906e:	4606      	mov	r6, r0
 8009070:	4611      	mov	r1, r2
 8009072:	4648      	mov	r0, r9
 8009074:	4614      	mov	r4, r2
 8009076:	f7ff ffdb 	bl	8009030 <__mcmp>
 800907a:	1e05      	subs	r5, r0, #0
 800907c:	d112      	bne.n	80090a4 <__mdiff+0x3c>
 800907e:	4629      	mov	r1, r5
 8009080:	4630      	mov	r0, r6
 8009082:	f7ff fd63 	bl	8008b4c <_Balloc>
 8009086:	4602      	mov	r2, r0
 8009088:	b928      	cbnz	r0, 8009096 <__mdiff+0x2e>
 800908a:	4b3f      	ldr	r3, [pc, #252]	@ (8009188 <__mdiff+0x120>)
 800908c:	f240 2137 	movw	r1, #567	@ 0x237
 8009090:	483e      	ldr	r0, [pc, #248]	@ (800918c <__mdiff+0x124>)
 8009092:	f000 fb65 	bl	8009760 <__assert_func>
 8009096:	2301      	movs	r3, #1
 8009098:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800909c:	4610      	mov	r0, r2
 800909e:	b003      	add	sp, #12
 80090a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a4:	bfbc      	itt	lt
 80090a6:	464b      	movlt	r3, r9
 80090a8:	46a1      	movlt	r9, r4
 80090aa:	4630      	mov	r0, r6
 80090ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80090b0:	bfba      	itte	lt
 80090b2:	461c      	movlt	r4, r3
 80090b4:	2501      	movlt	r5, #1
 80090b6:	2500      	movge	r5, #0
 80090b8:	f7ff fd48 	bl	8008b4c <_Balloc>
 80090bc:	4602      	mov	r2, r0
 80090be:	b918      	cbnz	r0, 80090c8 <__mdiff+0x60>
 80090c0:	4b31      	ldr	r3, [pc, #196]	@ (8009188 <__mdiff+0x120>)
 80090c2:	f240 2145 	movw	r1, #581	@ 0x245
 80090c6:	e7e3      	b.n	8009090 <__mdiff+0x28>
 80090c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80090cc:	6926      	ldr	r6, [r4, #16]
 80090ce:	60c5      	str	r5, [r0, #12]
 80090d0:	f109 0310 	add.w	r3, r9, #16
 80090d4:	f109 0514 	add.w	r5, r9, #20
 80090d8:	f104 0e14 	add.w	lr, r4, #20
 80090dc:	f100 0b14 	add.w	fp, r0, #20
 80090e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80090e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80090e8:	9301      	str	r3, [sp, #4]
 80090ea:	46d9      	mov	r9, fp
 80090ec:	f04f 0c00 	mov.w	ip, #0
 80090f0:	9b01      	ldr	r3, [sp, #4]
 80090f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80090f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80090fa:	9301      	str	r3, [sp, #4]
 80090fc:	fa1f f38a 	uxth.w	r3, sl
 8009100:	4619      	mov	r1, r3
 8009102:	b283      	uxth	r3, r0
 8009104:	1acb      	subs	r3, r1, r3
 8009106:	0c00      	lsrs	r0, r0, #16
 8009108:	4463      	add	r3, ip
 800910a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800910e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009112:	b29b      	uxth	r3, r3
 8009114:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009118:	4576      	cmp	r6, lr
 800911a:	f849 3b04 	str.w	r3, [r9], #4
 800911e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009122:	d8e5      	bhi.n	80090f0 <__mdiff+0x88>
 8009124:	1b33      	subs	r3, r6, r4
 8009126:	3b15      	subs	r3, #21
 8009128:	f023 0303 	bic.w	r3, r3, #3
 800912c:	3415      	adds	r4, #21
 800912e:	3304      	adds	r3, #4
 8009130:	42a6      	cmp	r6, r4
 8009132:	bf38      	it	cc
 8009134:	2304      	movcc	r3, #4
 8009136:	441d      	add	r5, r3
 8009138:	445b      	add	r3, fp
 800913a:	461e      	mov	r6, r3
 800913c:	462c      	mov	r4, r5
 800913e:	4544      	cmp	r4, r8
 8009140:	d30e      	bcc.n	8009160 <__mdiff+0xf8>
 8009142:	f108 0103 	add.w	r1, r8, #3
 8009146:	1b49      	subs	r1, r1, r5
 8009148:	f021 0103 	bic.w	r1, r1, #3
 800914c:	3d03      	subs	r5, #3
 800914e:	45a8      	cmp	r8, r5
 8009150:	bf38      	it	cc
 8009152:	2100      	movcc	r1, #0
 8009154:	440b      	add	r3, r1
 8009156:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800915a:	b191      	cbz	r1, 8009182 <__mdiff+0x11a>
 800915c:	6117      	str	r7, [r2, #16]
 800915e:	e79d      	b.n	800909c <__mdiff+0x34>
 8009160:	f854 1b04 	ldr.w	r1, [r4], #4
 8009164:	46e6      	mov	lr, ip
 8009166:	0c08      	lsrs	r0, r1, #16
 8009168:	fa1c fc81 	uxtah	ip, ip, r1
 800916c:	4471      	add	r1, lr
 800916e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009172:	b289      	uxth	r1, r1
 8009174:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009178:	f846 1b04 	str.w	r1, [r6], #4
 800917c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009180:	e7dd      	b.n	800913e <__mdiff+0xd6>
 8009182:	3f01      	subs	r7, #1
 8009184:	e7e7      	b.n	8009156 <__mdiff+0xee>
 8009186:	bf00      	nop
 8009188:	08009a3c 	.word	0x08009a3c
 800918c:	08009a4d 	.word	0x08009a4d

08009190 <__d2b>:
 8009190:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009194:	460f      	mov	r7, r1
 8009196:	2101      	movs	r1, #1
 8009198:	ec59 8b10 	vmov	r8, r9, d0
 800919c:	4616      	mov	r6, r2
 800919e:	f7ff fcd5 	bl	8008b4c <_Balloc>
 80091a2:	4604      	mov	r4, r0
 80091a4:	b930      	cbnz	r0, 80091b4 <__d2b+0x24>
 80091a6:	4602      	mov	r2, r0
 80091a8:	4b23      	ldr	r3, [pc, #140]	@ (8009238 <__d2b+0xa8>)
 80091aa:	4824      	ldr	r0, [pc, #144]	@ (800923c <__d2b+0xac>)
 80091ac:	f240 310f 	movw	r1, #783	@ 0x30f
 80091b0:	f000 fad6 	bl	8009760 <__assert_func>
 80091b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091bc:	b10d      	cbz	r5, 80091c2 <__d2b+0x32>
 80091be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091c2:	9301      	str	r3, [sp, #4]
 80091c4:	f1b8 0300 	subs.w	r3, r8, #0
 80091c8:	d023      	beq.n	8009212 <__d2b+0x82>
 80091ca:	4668      	mov	r0, sp
 80091cc:	9300      	str	r3, [sp, #0]
 80091ce:	f7ff fd84 	bl	8008cda <__lo0bits>
 80091d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091d6:	b1d0      	cbz	r0, 800920e <__d2b+0x7e>
 80091d8:	f1c0 0320 	rsb	r3, r0, #32
 80091dc:	fa02 f303 	lsl.w	r3, r2, r3
 80091e0:	430b      	orrs	r3, r1
 80091e2:	40c2      	lsrs	r2, r0
 80091e4:	6163      	str	r3, [r4, #20]
 80091e6:	9201      	str	r2, [sp, #4]
 80091e8:	9b01      	ldr	r3, [sp, #4]
 80091ea:	61a3      	str	r3, [r4, #24]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	bf0c      	ite	eq
 80091f0:	2201      	moveq	r2, #1
 80091f2:	2202      	movne	r2, #2
 80091f4:	6122      	str	r2, [r4, #16]
 80091f6:	b1a5      	cbz	r5, 8009222 <__d2b+0x92>
 80091f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80091fc:	4405      	add	r5, r0
 80091fe:	603d      	str	r5, [r7, #0]
 8009200:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009204:	6030      	str	r0, [r6, #0]
 8009206:	4620      	mov	r0, r4
 8009208:	b003      	add	sp, #12
 800920a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800920e:	6161      	str	r1, [r4, #20]
 8009210:	e7ea      	b.n	80091e8 <__d2b+0x58>
 8009212:	a801      	add	r0, sp, #4
 8009214:	f7ff fd61 	bl	8008cda <__lo0bits>
 8009218:	9b01      	ldr	r3, [sp, #4]
 800921a:	6163      	str	r3, [r4, #20]
 800921c:	3020      	adds	r0, #32
 800921e:	2201      	movs	r2, #1
 8009220:	e7e8      	b.n	80091f4 <__d2b+0x64>
 8009222:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009226:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800922a:	6038      	str	r0, [r7, #0]
 800922c:	6918      	ldr	r0, [r3, #16]
 800922e:	f7ff fd35 	bl	8008c9c <__hi0bits>
 8009232:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009236:	e7e5      	b.n	8009204 <__d2b+0x74>
 8009238:	08009a3c 	.word	0x08009a3c
 800923c:	08009a4d 	.word	0x08009a4d

08009240 <__sfputc_r>:
 8009240:	6893      	ldr	r3, [r2, #8]
 8009242:	3b01      	subs	r3, #1
 8009244:	2b00      	cmp	r3, #0
 8009246:	b410      	push	{r4}
 8009248:	6093      	str	r3, [r2, #8]
 800924a:	da08      	bge.n	800925e <__sfputc_r+0x1e>
 800924c:	6994      	ldr	r4, [r2, #24]
 800924e:	42a3      	cmp	r3, r4
 8009250:	db01      	blt.n	8009256 <__sfputc_r+0x16>
 8009252:	290a      	cmp	r1, #10
 8009254:	d103      	bne.n	800925e <__sfputc_r+0x1e>
 8009256:	f85d 4b04 	ldr.w	r4, [sp], #4
 800925a:	f7fe bc7c 	b.w	8007b56 <__swbuf_r>
 800925e:	6813      	ldr	r3, [r2, #0]
 8009260:	1c58      	adds	r0, r3, #1
 8009262:	6010      	str	r0, [r2, #0]
 8009264:	7019      	strb	r1, [r3, #0]
 8009266:	4608      	mov	r0, r1
 8009268:	f85d 4b04 	ldr.w	r4, [sp], #4
 800926c:	4770      	bx	lr

0800926e <__sfputs_r>:
 800926e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009270:	4606      	mov	r6, r0
 8009272:	460f      	mov	r7, r1
 8009274:	4614      	mov	r4, r2
 8009276:	18d5      	adds	r5, r2, r3
 8009278:	42ac      	cmp	r4, r5
 800927a:	d101      	bne.n	8009280 <__sfputs_r+0x12>
 800927c:	2000      	movs	r0, #0
 800927e:	e007      	b.n	8009290 <__sfputs_r+0x22>
 8009280:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009284:	463a      	mov	r2, r7
 8009286:	4630      	mov	r0, r6
 8009288:	f7ff ffda 	bl	8009240 <__sfputc_r>
 800928c:	1c43      	adds	r3, r0, #1
 800928e:	d1f3      	bne.n	8009278 <__sfputs_r+0xa>
 8009290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009294 <_vfiprintf_r>:
 8009294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009298:	460d      	mov	r5, r1
 800929a:	b09d      	sub	sp, #116	@ 0x74
 800929c:	4614      	mov	r4, r2
 800929e:	4698      	mov	r8, r3
 80092a0:	4606      	mov	r6, r0
 80092a2:	b118      	cbz	r0, 80092ac <_vfiprintf_r+0x18>
 80092a4:	6a03      	ldr	r3, [r0, #32]
 80092a6:	b90b      	cbnz	r3, 80092ac <_vfiprintf_r+0x18>
 80092a8:	f7fe fab8 	bl	800781c <__sinit>
 80092ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092ae:	07d9      	lsls	r1, r3, #31
 80092b0:	d405      	bmi.n	80092be <_vfiprintf_r+0x2a>
 80092b2:	89ab      	ldrh	r3, [r5, #12]
 80092b4:	059a      	lsls	r2, r3, #22
 80092b6:	d402      	bmi.n	80092be <_vfiprintf_r+0x2a>
 80092b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092ba:	f7fe fd5e 	bl	8007d7a <__retarget_lock_acquire_recursive>
 80092be:	89ab      	ldrh	r3, [r5, #12]
 80092c0:	071b      	lsls	r3, r3, #28
 80092c2:	d501      	bpl.n	80092c8 <_vfiprintf_r+0x34>
 80092c4:	692b      	ldr	r3, [r5, #16]
 80092c6:	b99b      	cbnz	r3, 80092f0 <_vfiprintf_r+0x5c>
 80092c8:	4629      	mov	r1, r5
 80092ca:	4630      	mov	r0, r6
 80092cc:	f7fe fc82 	bl	8007bd4 <__swsetup_r>
 80092d0:	b170      	cbz	r0, 80092f0 <_vfiprintf_r+0x5c>
 80092d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092d4:	07dc      	lsls	r4, r3, #31
 80092d6:	d504      	bpl.n	80092e2 <_vfiprintf_r+0x4e>
 80092d8:	f04f 30ff 	mov.w	r0, #4294967295
 80092dc:	b01d      	add	sp, #116	@ 0x74
 80092de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e2:	89ab      	ldrh	r3, [r5, #12]
 80092e4:	0598      	lsls	r0, r3, #22
 80092e6:	d4f7      	bmi.n	80092d8 <_vfiprintf_r+0x44>
 80092e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80092ea:	f7fe fd47 	bl	8007d7c <__retarget_lock_release_recursive>
 80092ee:	e7f3      	b.n	80092d8 <_vfiprintf_r+0x44>
 80092f0:	2300      	movs	r3, #0
 80092f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80092f4:	2320      	movs	r3, #32
 80092f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80092fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80092fe:	2330      	movs	r3, #48	@ 0x30
 8009300:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80094b0 <_vfiprintf_r+0x21c>
 8009304:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009308:	f04f 0901 	mov.w	r9, #1
 800930c:	4623      	mov	r3, r4
 800930e:	469a      	mov	sl, r3
 8009310:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009314:	b10a      	cbz	r2, 800931a <_vfiprintf_r+0x86>
 8009316:	2a25      	cmp	r2, #37	@ 0x25
 8009318:	d1f9      	bne.n	800930e <_vfiprintf_r+0x7a>
 800931a:	ebba 0b04 	subs.w	fp, sl, r4
 800931e:	d00b      	beq.n	8009338 <_vfiprintf_r+0xa4>
 8009320:	465b      	mov	r3, fp
 8009322:	4622      	mov	r2, r4
 8009324:	4629      	mov	r1, r5
 8009326:	4630      	mov	r0, r6
 8009328:	f7ff ffa1 	bl	800926e <__sfputs_r>
 800932c:	3001      	adds	r0, #1
 800932e:	f000 80a7 	beq.w	8009480 <_vfiprintf_r+0x1ec>
 8009332:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009334:	445a      	add	r2, fp
 8009336:	9209      	str	r2, [sp, #36]	@ 0x24
 8009338:	f89a 3000 	ldrb.w	r3, [sl]
 800933c:	2b00      	cmp	r3, #0
 800933e:	f000 809f 	beq.w	8009480 <_vfiprintf_r+0x1ec>
 8009342:	2300      	movs	r3, #0
 8009344:	f04f 32ff 	mov.w	r2, #4294967295
 8009348:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800934c:	f10a 0a01 	add.w	sl, sl, #1
 8009350:	9304      	str	r3, [sp, #16]
 8009352:	9307      	str	r3, [sp, #28]
 8009354:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009358:	931a      	str	r3, [sp, #104]	@ 0x68
 800935a:	4654      	mov	r4, sl
 800935c:	2205      	movs	r2, #5
 800935e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009362:	4853      	ldr	r0, [pc, #332]	@ (80094b0 <_vfiprintf_r+0x21c>)
 8009364:	f7f6 ffbc 	bl	80002e0 <memchr>
 8009368:	9a04      	ldr	r2, [sp, #16]
 800936a:	b9d8      	cbnz	r0, 80093a4 <_vfiprintf_r+0x110>
 800936c:	06d1      	lsls	r1, r2, #27
 800936e:	bf44      	itt	mi
 8009370:	2320      	movmi	r3, #32
 8009372:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009376:	0713      	lsls	r3, r2, #28
 8009378:	bf44      	itt	mi
 800937a:	232b      	movmi	r3, #43	@ 0x2b
 800937c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009380:	f89a 3000 	ldrb.w	r3, [sl]
 8009384:	2b2a      	cmp	r3, #42	@ 0x2a
 8009386:	d015      	beq.n	80093b4 <_vfiprintf_r+0x120>
 8009388:	9a07      	ldr	r2, [sp, #28]
 800938a:	4654      	mov	r4, sl
 800938c:	2000      	movs	r0, #0
 800938e:	f04f 0c0a 	mov.w	ip, #10
 8009392:	4621      	mov	r1, r4
 8009394:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009398:	3b30      	subs	r3, #48	@ 0x30
 800939a:	2b09      	cmp	r3, #9
 800939c:	d94b      	bls.n	8009436 <_vfiprintf_r+0x1a2>
 800939e:	b1b0      	cbz	r0, 80093ce <_vfiprintf_r+0x13a>
 80093a0:	9207      	str	r2, [sp, #28]
 80093a2:	e014      	b.n	80093ce <_vfiprintf_r+0x13a>
 80093a4:	eba0 0308 	sub.w	r3, r0, r8
 80093a8:	fa09 f303 	lsl.w	r3, r9, r3
 80093ac:	4313      	orrs	r3, r2
 80093ae:	9304      	str	r3, [sp, #16]
 80093b0:	46a2      	mov	sl, r4
 80093b2:	e7d2      	b.n	800935a <_vfiprintf_r+0xc6>
 80093b4:	9b03      	ldr	r3, [sp, #12]
 80093b6:	1d19      	adds	r1, r3, #4
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	9103      	str	r1, [sp, #12]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	bfbb      	ittet	lt
 80093c0:	425b      	neglt	r3, r3
 80093c2:	f042 0202 	orrlt.w	r2, r2, #2
 80093c6:	9307      	strge	r3, [sp, #28]
 80093c8:	9307      	strlt	r3, [sp, #28]
 80093ca:	bfb8      	it	lt
 80093cc:	9204      	strlt	r2, [sp, #16]
 80093ce:	7823      	ldrb	r3, [r4, #0]
 80093d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80093d2:	d10a      	bne.n	80093ea <_vfiprintf_r+0x156>
 80093d4:	7863      	ldrb	r3, [r4, #1]
 80093d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80093d8:	d132      	bne.n	8009440 <_vfiprintf_r+0x1ac>
 80093da:	9b03      	ldr	r3, [sp, #12]
 80093dc:	1d1a      	adds	r2, r3, #4
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	9203      	str	r2, [sp, #12]
 80093e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80093e6:	3402      	adds	r4, #2
 80093e8:	9305      	str	r3, [sp, #20]
 80093ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80094c0 <_vfiprintf_r+0x22c>
 80093ee:	7821      	ldrb	r1, [r4, #0]
 80093f0:	2203      	movs	r2, #3
 80093f2:	4650      	mov	r0, sl
 80093f4:	f7f6 ff74 	bl	80002e0 <memchr>
 80093f8:	b138      	cbz	r0, 800940a <_vfiprintf_r+0x176>
 80093fa:	9b04      	ldr	r3, [sp, #16]
 80093fc:	eba0 000a 	sub.w	r0, r0, sl
 8009400:	2240      	movs	r2, #64	@ 0x40
 8009402:	4082      	lsls	r2, r0
 8009404:	4313      	orrs	r3, r2
 8009406:	3401      	adds	r4, #1
 8009408:	9304      	str	r3, [sp, #16]
 800940a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800940e:	4829      	ldr	r0, [pc, #164]	@ (80094b4 <_vfiprintf_r+0x220>)
 8009410:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009414:	2206      	movs	r2, #6
 8009416:	f7f6 ff63 	bl	80002e0 <memchr>
 800941a:	2800      	cmp	r0, #0
 800941c:	d03f      	beq.n	800949e <_vfiprintf_r+0x20a>
 800941e:	4b26      	ldr	r3, [pc, #152]	@ (80094b8 <_vfiprintf_r+0x224>)
 8009420:	bb1b      	cbnz	r3, 800946a <_vfiprintf_r+0x1d6>
 8009422:	9b03      	ldr	r3, [sp, #12]
 8009424:	3307      	adds	r3, #7
 8009426:	f023 0307 	bic.w	r3, r3, #7
 800942a:	3308      	adds	r3, #8
 800942c:	9303      	str	r3, [sp, #12]
 800942e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009430:	443b      	add	r3, r7
 8009432:	9309      	str	r3, [sp, #36]	@ 0x24
 8009434:	e76a      	b.n	800930c <_vfiprintf_r+0x78>
 8009436:	fb0c 3202 	mla	r2, ip, r2, r3
 800943a:	460c      	mov	r4, r1
 800943c:	2001      	movs	r0, #1
 800943e:	e7a8      	b.n	8009392 <_vfiprintf_r+0xfe>
 8009440:	2300      	movs	r3, #0
 8009442:	3401      	adds	r4, #1
 8009444:	9305      	str	r3, [sp, #20]
 8009446:	4619      	mov	r1, r3
 8009448:	f04f 0c0a 	mov.w	ip, #10
 800944c:	4620      	mov	r0, r4
 800944e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009452:	3a30      	subs	r2, #48	@ 0x30
 8009454:	2a09      	cmp	r2, #9
 8009456:	d903      	bls.n	8009460 <_vfiprintf_r+0x1cc>
 8009458:	2b00      	cmp	r3, #0
 800945a:	d0c6      	beq.n	80093ea <_vfiprintf_r+0x156>
 800945c:	9105      	str	r1, [sp, #20]
 800945e:	e7c4      	b.n	80093ea <_vfiprintf_r+0x156>
 8009460:	fb0c 2101 	mla	r1, ip, r1, r2
 8009464:	4604      	mov	r4, r0
 8009466:	2301      	movs	r3, #1
 8009468:	e7f0      	b.n	800944c <_vfiprintf_r+0x1b8>
 800946a:	ab03      	add	r3, sp, #12
 800946c:	9300      	str	r3, [sp, #0]
 800946e:	462a      	mov	r2, r5
 8009470:	4b12      	ldr	r3, [pc, #72]	@ (80094bc <_vfiprintf_r+0x228>)
 8009472:	a904      	add	r1, sp, #16
 8009474:	4630      	mov	r0, r6
 8009476:	f7fd fd9f 	bl	8006fb8 <_printf_float>
 800947a:	4607      	mov	r7, r0
 800947c:	1c78      	adds	r0, r7, #1
 800947e:	d1d6      	bne.n	800942e <_vfiprintf_r+0x19a>
 8009480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009482:	07d9      	lsls	r1, r3, #31
 8009484:	d405      	bmi.n	8009492 <_vfiprintf_r+0x1fe>
 8009486:	89ab      	ldrh	r3, [r5, #12]
 8009488:	059a      	lsls	r2, r3, #22
 800948a:	d402      	bmi.n	8009492 <_vfiprintf_r+0x1fe>
 800948c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800948e:	f7fe fc75 	bl	8007d7c <__retarget_lock_release_recursive>
 8009492:	89ab      	ldrh	r3, [r5, #12]
 8009494:	065b      	lsls	r3, r3, #25
 8009496:	f53f af1f 	bmi.w	80092d8 <_vfiprintf_r+0x44>
 800949a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800949c:	e71e      	b.n	80092dc <_vfiprintf_r+0x48>
 800949e:	ab03      	add	r3, sp, #12
 80094a0:	9300      	str	r3, [sp, #0]
 80094a2:	462a      	mov	r2, r5
 80094a4:	4b05      	ldr	r3, [pc, #20]	@ (80094bc <_vfiprintf_r+0x228>)
 80094a6:	a904      	add	r1, sp, #16
 80094a8:	4630      	mov	r0, r6
 80094aa:	f7fe f80d 	bl	80074c8 <_printf_i>
 80094ae:	e7e4      	b.n	800947a <_vfiprintf_r+0x1e6>
 80094b0:	08009aa6 	.word	0x08009aa6
 80094b4:	08009ab0 	.word	0x08009ab0
 80094b8:	08006fb9 	.word	0x08006fb9
 80094bc:	0800926f 	.word	0x0800926f
 80094c0:	08009aac 	.word	0x08009aac

080094c4 <__sflush_r>:
 80094c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094cc:	0716      	lsls	r6, r2, #28
 80094ce:	4605      	mov	r5, r0
 80094d0:	460c      	mov	r4, r1
 80094d2:	d454      	bmi.n	800957e <__sflush_r+0xba>
 80094d4:	684b      	ldr	r3, [r1, #4]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	dc02      	bgt.n	80094e0 <__sflush_r+0x1c>
 80094da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80094dc:	2b00      	cmp	r3, #0
 80094de:	dd48      	ble.n	8009572 <__sflush_r+0xae>
 80094e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094e2:	2e00      	cmp	r6, #0
 80094e4:	d045      	beq.n	8009572 <__sflush_r+0xae>
 80094e6:	2300      	movs	r3, #0
 80094e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80094ec:	682f      	ldr	r7, [r5, #0]
 80094ee:	6a21      	ldr	r1, [r4, #32]
 80094f0:	602b      	str	r3, [r5, #0]
 80094f2:	d030      	beq.n	8009556 <__sflush_r+0x92>
 80094f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80094f6:	89a3      	ldrh	r3, [r4, #12]
 80094f8:	0759      	lsls	r1, r3, #29
 80094fa:	d505      	bpl.n	8009508 <__sflush_r+0x44>
 80094fc:	6863      	ldr	r3, [r4, #4]
 80094fe:	1ad2      	subs	r2, r2, r3
 8009500:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009502:	b10b      	cbz	r3, 8009508 <__sflush_r+0x44>
 8009504:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009506:	1ad2      	subs	r2, r2, r3
 8009508:	2300      	movs	r3, #0
 800950a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800950c:	6a21      	ldr	r1, [r4, #32]
 800950e:	4628      	mov	r0, r5
 8009510:	47b0      	blx	r6
 8009512:	1c43      	adds	r3, r0, #1
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	d106      	bne.n	8009526 <__sflush_r+0x62>
 8009518:	6829      	ldr	r1, [r5, #0]
 800951a:	291d      	cmp	r1, #29
 800951c:	d82b      	bhi.n	8009576 <__sflush_r+0xb2>
 800951e:	4a2a      	ldr	r2, [pc, #168]	@ (80095c8 <__sflush_r+0x104>)
 8009520:	40ca      	lsrs	r2, r1
 8009522:	07d6      	lsls	r6, r2, #31
 8009524:	d527      	bpl.n	8009576 <__sflush_r+0xb2>
 8009526:	2200      	movs	r2, #0
 8009528:	6062      	str	r2, [r4, #4]
 800952a:	04d9      	lsls	r1, r3, #19
 800952c:	6922      	ldr	r2, [r4, #16]
 800952e:	6022      	str	r2, [r4, #0]
 8009530:	d504      	bpl.n	800953c <__sflush_r+0x78>
 8009532:	1c42      	adds	r2, r0, #1
 8009534:	d101      	bne.n	800953a <__sflush_r+0x76>
 8009536:	682b      	ldr	r3, [r5, #0]
 8009538:	b903      	cbnz	r3, 800953c <__sflush_r+0x78>
 800953a:	6560      	str	r0, [r4, #84]	@ 0x54
 800953c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800953e:	602f      	str	r7, [r5, #0]
 8009540:	b1b9      	cbz	r1, 8009572 <__sflush_r+0xae>
 8009542:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009546:	4299      	cmp	r1, r3
 8009548:	d002      	beq.n	8009550 <__sflush_r+0x8c>
 800954a:	4628      	mov	r0, r5
 800954c:	f7ff f9fe 	bl	800894c <_free_r>
 8009550:	2300      	movs	r3, #0
 8009552:	6363      	str	r3, [r4, #52]	@ 0x34
 8009554:	e00d      	b.n	8009572 <__sflush_r+0xae>
 8009556:	2301      	movs	r3, #1
 8009558:	4628      	mov	r0, r5
 800955a:	47b0      	blx	r6
 800955c:	4602      	mov	r2, r0
 800955e:	1c50      	adds	r0, r2, #1
 8009560:	d1c9      	bne.n	80094f6 <__sflush_r+0x32>
 8009562:	682b      	ldr	r3, [r5, #0]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d0c6      	beq.n	80094f6 <__sflush_r+0x32>
 8009568:	2b1d      	cmp	r3, #29
 800956a:	d001      	beq.n	8009570 <__sflush_r+0xac>
 800956c:	2b16      	cmp	r3, #22
 800956e:	d11e      	bne.n	80095ae <__sflush_r+0xea>
 8009570:	602f      	str	r7, [r5, #0]
 8009572:	2000      	movs	r0, #0
 8009574:	e022      	b.n	80095bc <__sflush_r+0xf8>
 8009576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800957a:	b21b      	sxth	r3, r3
 800957c:	e01b      	b.n	80095b6 <__sflush_r+0xf2>
 800957e:	690f      	ldr	r7, [r1, #16]
 8009580:	2f00      	cmp	r7, #0
 8009582:	d0f6      	beq.n	8009572 <__sflush_r+0xae>
 8009584:	0793      	lsls	r3, r2, #30
 8009586:	680e      	ldr	r6, [r1, #0]
 8009588:	bf08      	it	eq
 800958a:	694b      	ldreq	r3, [r1, #20]
 800958c:	600f      	str	r7, [r1, #0]
 800958e:	bf18      	it	ne
 8009590:	2300      	movne	r3, #0
 8009592:	eba6 0807 	sub.w	r8, r6, r7
 8009596:	608b      	str	r3, [r1, #8]
 8009598:	f1b8 0f00 	cmp.w	r8, #0
 800959c:	dde9      	ble.n	8009572 <__sflush_r+0xae>
 800959e:	6a21      	ldr	r1, [r4, #32]
 80095a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80095a2:	4643      	mov	r3, r8
 80095a4:	463a      	mov	r2, r7
 80095a6:	4628      	mov	r0, r5
 80095a8:	47b0      	blx	r6
 80095aa:	2800      	cmp	r0, #0
 80095ac:	dc08      	bgt.n	80095c0 <__sflush_r+0xfc>
 80095ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095b6:	81a3      	strh	r3, [r4, #12]
 80095b8:	f04f 30ff 	mov.w	r0, #4294967295
 80095bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095c0:	4407      	add	r7, r0
 80095c2:	eba8 0800 	sub.w	r8, r8, r0
 80095c6:	e7e7      	b.n	8009598 <__sflush_r+0xd4>
 80095c8:	20400001 	.word	0x20400001

080095cc <_fflush_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	690b      	ldr	r3, [r1, #16]
 80095d0:	4605      	mov	r5, r0
 80095d2:	460c      	mov	r4, r1
 80095d4:	b913      	cbnz	r3, 80095dc <_fflush_r+0x10>
 80095d6:	2500      	movs	r5, #0
 80095d8:	4628      	mov	r0, r5
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	b118      	cbz	r0, 80095e6 <_fflush_r+0x1a>
 80095de:	6a03      	ldr	r3, [r0, #32]
 80095e0:	b90b      	cbnz	r3, 80095e6 <_fflush_r+0x1a>
 80095e2:	f7fe f91b 	bl	800781c <__sinit>
 80095e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d0f3      	beq.n	80095d6 <_fflush_r+0xa>
 80095ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80095f0:	07d0      	lsls	r0, r2, #31
 80095f2:	d404      	bmi.n	80095fe <_fflush_r+0x32>
 80095f4:	0599      	lsls	r1, r3, #22
 80095f6:	d402      	bmi.n	80095fe <_fflush_r+0x32>
 80095f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095fa:	f7fe fbbe 	bl	8007d7a <__retarget_lock_acquire_recursive>
 80095fe:	4628      	mov	r0, r5
 8009600:	4621      	mov	r1, r4
 8009602:	f7ff ff5f 	bl	80094c4 <__sflush_r>
 8009606:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009608:	07da      	lsls	r2, r3, #31
 800960a:	4605      	mov	r5, r0
 800960c:	d4e4      	bmi.n	80095d8 <_fflush_r+0xc>
 800960e:	89a3      	ldrh	r3, [r4, #12]
 8009610:	059b      	lsls	r3, r3, #22
 8009612:	d4e1      	bmi.n	80095d8 <_fflush_r+0xc>
 8009614:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009616:	f7fe fbb1 	bl	8007d7c <__retarget_lock_release_recursive>
 800961a:	e7dd      	b.n	80095d8 <_fflush_r+0xc>

0800961c <__swhatbuf_r>:
 800961c:	b570      	push	{r4, r5, r6, lr}
 800961e:	460c      	mov	r4, r1
 8009620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009624:	2900      	cmp	r1, #0
 8009626:	b096      	sub	sp, #88	@ 0x58
 8009628:	4615      	mov	r5, r2
 800962a:	461e      	mov	r6, r3
 800962c:	da0d      	bge.n	800964a <__swhatbuf_r+0x2e>
 800962e:	89a3      	ldrh	r3, [r4, #12]
 8009630:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009634:	f04f 0100 	mov.w	r1, #0
 8009638:	bf14      	ite	ne
 800963a:	2340      	movne	r3, #64	@ 0x40
 800963c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009640:	2000      	movs	r0, #0
 8009642:	6031      	str	r1, [r6, #0]
 8009644:	602b      	str	r3, [r5, #0]
 8009646:	b016      	add	sp, #88	@ 0x58
 8009648:	bd70      	pop	{r4, r5, r6, pc}
 800964a:	466a      	mov	r2, sp
 800964c:	f000 f848 	bl	80096e0 <_fstat_r>
 8009650:	2800      	cmp	r0, #0
 8009652:	dbec      	blt.n	800962e <__swhatbuf_r+0x12>
 8009654:	9901      	ldr	r1, [sp, #4]
 8009656:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800965a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800965e:	4259      	negs	r1, r3
 8009660:	4159      	adcs	r1, r3
 8009662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009666:	e7eb      	b.n	8009640 <__swhatbuf_r+0x24>

08009668 <__smakebuf_r>:
 8009668:	898b      	ldrh	r3, [r1, #12]
 800966a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800966c:	079d      	lsls	r5, r3, #30
 800966e:	4606      	mov	r6, r0
 8009670:	460c      	mov	r4, r1
 8009672:	d507      	bpl.n	8009684 <__smakebuf_r+0x1c>
 8009674:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009678:	6023      	str	r3, [r4, #0]
 800967a:	6123      	str	r3, [r4, #16]
 800967c:	2301      	movs	r3, #1
 800967e:	6163      	str	r3, [r4, #20]
 8009680:	b003      	add	sp, #12
 8009682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009684:	ab01      	add	r3, sp, #4
 8009686:	466a      	mov	r2, sp
 8009688:	f7ff ffc8 	bl	800961c <__swhatbuf_r>
 800968c:	9f00      	ldr	r7, [sp, #0]
 800968e:	4605      	mov	r5, r0
 8009690:	4639      	mov	r1, r7
 8009692:	4630      	mov	r0, r6
 8009694:	f7ff f9ce 	bl	8008a34 <_malloc_r>
 8009698:	b948      	cbnz	r0, 80096ae <__smakebuf_r+0x46>
 800969a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800969e:	059a      	lsls	r2, r3, #22
 80096a0:	d4ee      	bmi.n	8009680 <__smakebuf_r+0x18>
 80096a2:	f023 0303 	bic.w	r3, r3, #3
 80096a6:	f043 0302 	orr.w	r3, r3, #2
 80096aa:	81a3      	strh	r3, [r4, #12]
 80096ac:	e7e2      	b.n	8009674 <__smakebuf_r+0xc>
 80096ae:	89a3      	ldrh	r3, [r4, #12]
 80096b0:	6020      	str	r0, [r4, #0]
 80096b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096b6:	81a3      	strh	r3, [r4, #12]
 80096b8:	9b01      	ldr	r3, [sp, #4]
 80096ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80096be:	b15b      	cbz	r3, 80096d8 <__smakebuf_r+0x70>
 80096c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096c4:	4630      	mov	r0, r6
 80096c6:	f000 f81d 	bl	8009704 <_isatty_r>
 80096ca:	b128      	cbz	r0, 80096d8 <__smakebuf_r+0x70>
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	f023 0303 	bic.w	r3, r3, #3
 80096d2:	f043 0301 	orr.w	r3, r3, #1
 80096d6:	81a3      	strh	r3, [r4, #12]
 80096d8:	89a3      	ldrh	r3, [r4, #12]
 80096da:	431d      	orrs	r5, r3
 80096dc:	81a5      	strh	r5, [r4, #12]
 80096de:	e7cf      	b.n	8009680 <__smakebuf_r+0x18>

080096e0 <_fstat_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4d07      	ldr	r5, [pc, #28]	@ (8009700 <_fstat_r+0x20>)
 80096e4:	2300      	movs	r3, #0
 80096e6:	4604      	mov	r4, r0
 80096e8:	4608      	mov	r0, r1
 80096ea:	4611      	mov	r1, r2
 80096ec:	602b      	str	r3, [r5, #0]
 80096ee:	f7f7 fffc 	bl	80016ea <_fstat>
 80096f2:	1c43      	adds	r3, r0, #1
 80096f4:	d102      	bne.n	80096fc <_fstat_r+0x1c>
 80096f6:	682b      	ldr	r3, [r5, #0]
 80096f8:	b103      	cbz	r3, 80096fc <_fstat_r+0x1c>
 80096fa:	6023      	str	r3, [r4, #0]
 80096fc:	bd38      	pop	{r3, r4, r5, pc}
 80096fe:	bf00      	nop
 8009700:	2400056c 	.word	0x2400056c

08009704 <_isatty_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4d06      	ldr	r5, [pc, #24]	@ (8009720 <_isatty_r+0x1c>)
 8009708:	2300      	movs	r3, #0
 800970a:	4604      	mov	r4, r0
 800970c:	4608      	mov	r0, r1
 800970e:	602b      	str	r3, [r5, #0]
 8009710:	f7f7 fffb 	bl	800170a <_isatty>
 8009714:	1c43      	adds	r3, r0, #1
 8009716:	d102      	bne.n	800971e <_isatty_r+0x1a>
 8009718:	682b      	ldr	r3, [r5, #0]
 800971a:	b103      	cbz	r3, 800971e <_isatty_r+0x1a>
 800971c:	6023      	str	r3, [r4, #0]
 800971e:	bd38      	pop	{r3, r4, r5, pc}
 8009720:	2400056c 	.word	0x2400056c

08009724 <_sbrk_r>:
 8009724:	b538      	push	{r3, r4, r5, lr}
 8009726:	4d06      	ldr	r5, [pc, #24]	@ (8009740 <_sbrk_r+0x1c>)
 8009728:	2300      	movs	r3, #0
 800972a:	4604      	mov	r4, r0
 800972c:	4608      	mov	r0, r1
 800972e:	602b      	str	r3, [r5, #0]
 8009730:	f7f8 f804 	bl	800173c <_sbrk>
 8009734:	1c43      	adds	r3, r0, #1
 8009736:	d102      	bne.n	800973e <_sbrk_r+0x1a>
 8009738:	682b      	ldr	r3, [r5, #0]
 800973a:	b103      	cbz	r3, 800973e <_sbrk_r+0x1a>
 800973c:	6023      	str	r3, [r4, #0]
 800973e:	bd38      	pop	{r3, r4, r5, pc}
 8009740:	2400056c 	.word	0x2400056c

08009744 <memcpy>:
 8009744:	440a      	add	r2, r1
 8009746:	4291      	cmp	r1, r2
 8009748:	f100 33ff 	add.w	r3, r0, #4294967295
 800974c:	d100      	bne.n	8009750 <memcpy+0xc>
 800974e:	4770      	bx	lr
 8009750:	b510      	push	{r4, lr}
 8009752:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009756:	f803 4f01 	strb.w	r4, [r3, #1]!
 800975a:	4291      	cmp	r1, r2
 800975c:	d1f9      	bne.n	8009752 <memcpy+0xe>
 800975e:	bd10      	pop	{r4, pc}

08009760 <__assert_func>:
 8009760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009762:	4614      	mov	r4, r2
 8009764:	461a      	mov	r2, r3
 8009766:	4b09      	ldr	r3, [pc, #36]	@ (800978c <__assert_func+0x2c>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4605      	mov	r5, r0
 800976c:	68d8      	ldr	r0, [r3, #12]
 800976e:	b14c      	cbz	r4, 8009784 <__assert_func+0x24>
 8009770:	4b07      	ldr	r3, [pc, #28]	@ (8009790 <__assert_func+0x30>)
 8009772:	9100      	str	r1, [sp, #0]
 8009774:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009778:	4906      	ldr	r1, [pc, #24]	@ (8009794 <__assert_func+0x34>)
 800977a:	462b      	mov	r3, r5
 800977c:	f000 f842 	bl	8009804 <fiprintf>
 8009780:	f000 f852 	bl	8009828 <abort>
 8009784:	4b04      	ldr	r3, [pc, #16]	@ (8009798 <__assert_func+0x38>)
 8009786:	461c      	mov	r4, r3
 8009788:	e7f3      	b.n	8009772 <__assert_func+0x12>
 800978a:	bf00      	nop
 800978c:	2400001c 	.word	0x2400001c
 8009790:	08009ac1 	.word	0x08009ac1
 8009794:	08009ace 	.word	0x08009ace
 8009798:	08009afc 	.word	0x08009afc

0800979c <_calloc_r>:
 800979c:	b570      	push	{r4, r5, r6, lr}
 800979e:	fba1 5402 	umull	r5, r4, r1, r2
 80097a2:	b934      	cbnz	r4, 80097b2 <_calloc_r+0x16>
 80097a4:	4629      	mov	r1, r5
 80097a6:	f7ff f945 	bl	8008a34 <_malloc_r>
 80097aa:	4606      	mov	r6, r0
 80097ac:	b928      	cbnz	r0, 80097ba <_calloc_r+0x1e>
 80097ae:	4630      	mov	r0, r6
 80097b0:	bd70      	pop	{r4, r5, r6, pc}
 80097b2:	220c      	movs	r2, #12
 80097b4:	6002      	str	r2, [r0, #0]
 80097b6:	2600      	movs	r6, #0
 80097b8:	e7f9      	b.n	80097ae <_calloc_r+0x12>
 80097ba:	462a      	mov	r2, r5
 80097bc:	4621      	mov	r1, r4
 80097be:	f7fe fa5f 	bl	8007c80 <memset>
 80097c2:	e7f4      	b.n	80097ae <_calloc_r+0x12>

080097c4 <__ascii_mbtowc>:
 80097c4:	b082      	sub	sp, #8
 80097c6:	b901      	cbnz	r1, 80097ca <__ascii_mbtowc+0x6>
 80097c8:	a901      	add	r1, sp, #4
 80097ca:	b142      	cbz	r2, 80097de <__ascii_mbtowc+0x1a>
 80097cc:	b14b      	cbz	r3, 80097e2 <__ascii_mbtowc+0x1e>
 80097ce:	7813      	ldrb	r3, [r2, #0]
 80097d0:	600b      	str	r3, [r1, #0]
 80097d2:	7812      	ldrb	r2, [r2, #0]
 80097d4:	1e10      	subs	r0, r2, #0
 80097d6:	bf18      	it	ne
 80097d8:	2001      	movne	r0, #1
 80097da:	b002      	add	sp, #8
 80097dc:	4770      	bx	lr
 80097de:	4610      	mov	r0, r2
 80097e0:	e7fb      	b.n	80097da <__ascii_mbtowc+0x16>
 80097e2:	f06f 0001 	mvn.w	r0, #1
 80097e6:	e7f8      	b.n	80097da <__ascii_mbtowc+0x16>

080097e8 <__ascii_wctomb>:
 80097e8:	4603      	mov	r3, r0
 80097ea:	4608      	mov	r0, r1
 80097ec:	b141      	cbz	r1, 8009800 <__ascii_wctomb+0x18>
 80097ee:	2aff      	cmp	r2, #255	@ 0xff
 80097f0:	d904      	bls.n	80097fc <__ascii_wctomb+0x14>
 80097f2:	228a      	movs	r2, #138	@ 0x8a
 80097f4:	601a      	str	r2, [r3, #0]
 80097f6:	f04f 30ff 	mov.w	r0, #4294967295
 80097fa:	4770      	bx	lr
 80097fc:	700a      	strb	r2, [r1, #0]
 80097fe:	2001      	movs	r0, #1
 8009800:	4770      	bx	lr
	...

08009804 <fiprintf>:
 8009804:	b40e      	push	{r1, r2, r3}
 8009806:	b503      	push	{r0, r1, lr}
 8009808:	4601      	mov	r1, r0
 800980a:	ab03      	add	r3, sp, #12
 800980c:	4805      	ldr	r0, [pc, #20]	@ (8009824 <fiprintf+0x20>)
 800980e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009812:	6800      	ldr	r0, [r0, #0]
 8009814:	9301      	str	r3, [sp, #4]
 8009816:	f7ff fd3d 	bl	8009294 <_vfiprintf_r>
 800981a:	b002      	add	sp, #8
 800981c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009820:	b003      	add	sp, #12
 8009822:	4770      	bx	lr
 8009824:	2400001c 	.word	0x2400001c

08009828 <abort>:
 8009828:	b508      	push	{r3, lr}
 800982a:	2006      	movs	r0, #6
 800982c:	f000 f82c 	bl	8009888 <raise>
 8009830:	2001      	movs	r0, #1
 8009832:	f7f7 ff26 	bl	8001682 <_exit>

08009836 <_raise_r>:
 8009836:	291f      	cmp	r1, #31
 8009838:	b538      	push	{r3, r4, r5, lr}
 800983a:	4605      	mov	r5, r0
 800983c:	460c      	mov	r4, r1
 800983e:	d904      	bls.n	800984a <_raise_r+0x14>
 8009840:	2316      	movs	r3, #22
 8009842:	6003      	str	r3, [r0, #0]
 8009844:	f04f 30ff 	mov.w	r0, #4294967295
 8009848:	bd38      	pop	{r3, r4, r5, pc}
 800984a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800984c:	b112      	cbz	r2, 8009854 <_raise_r+0x1e>
 800984e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009852:	b94b      	cbnz	r3, 8009868 <_raise_r+0x32>
 8009854:	4628      	mov	r0, r5
 8009856:	f000 f831 	bl	80098bc <_getpid_r>
 800985a:	4622      	mov	r2, r4
 800985c:	4601      	mov	r1, r0
 800985e:	4628      	mov	r0, r5
 8009860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009864:	f000 b818 	b.w	8009898 <_kill_r>
 8009868:	2b01      	cmp	r3, #1
 800986a:	d00a      	beq.n	8009882 <_raise_r+0x4c>
 800986c:	1c59      	adds	r1, r3, #1
 800986e:	d103      	bne.n	8009878 <_raise_r+0x42>
 8009870:	2316      	movs	r3, #22
 8009872:	6003      	str	r3, [r0, #0]
 8009874:	2001      	movs	r0, #1
 8009876:	e7e7      	b.n	8009848 <_raise_r+0x12>
 8009878:	2100      	movs	r1, #0
 800987a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800987e:	4620      	mov	r0, r4
 8009880:	4798      	blx	r3
 8009882:	2000      	movs	r0, #0
 8009884:	e7e0      	b.n	8009848 <_raise_r+0x12>
	...

08009888 <raise>:
 8009888:	4b02      	ldr	r3, [pc, #8]	@ (8009894 <raise+0xc>)
 800988a:	4601      	mov	r1, r0
 800988c:	6818      	ldr	r0, [r3, #0]
 800988e:	f7ff bfd2 	b.w	8009836 <_raise_r>
 8009892:	bf00      	nop
 8009894:	2400001c 	.word	0x2400001c

08009898 <_kill_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4d07      	ldr	r5, [pc, #28]	@ (80098b8 <_kill_r+0x20>)
 800989c:	2300      	movs	r3, #0
 800989e:	4604      	mov	r4, r0
 80098a0:	4608      	mov	r0, r1
 80098a2:	4611      	mov	r1, r2
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	f7f7 fedc 	bl	8001662 <_kill>
 80098aa:	1c43      	adds	r3, r0, #1
 80098ac:	d102      	bne.n	80098b4 <_kill_r+0x1c>
 80098ae:	682b      	ldr	r3, [r5, #0]
 80098b0:	b103      	cbz	r3, 80098b4 <_kill_r+0x1c>
 80098b2:	6023      	str	r3, [r4, #0]
 80098b4:	bd38      	pop	{r3, r4, r5, pc}
 80098b6:	bf00      	nop
 80098b8:	2400056c 	.word	0x2400056c

080098bc <_getpid_r>:
 80098bc:	f7f7 bec9 	b.w	8001652 <_getpid>

080098c0 <_init>:
 80098c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098c2:	bf00      	nop
 80098c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098c6:	bc08      	pop	{r3}
 80098c8:	469e      	mov	lr, r3
 80098ca:	4770      	bx	lr

080098cc <_fini>:
 80098cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ce:	bf00      	nop
 80098d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098d2:	bc08      	pop	{r3}
 80098d4:	469e      	mov	lr, r3
 80098d6:	4770      	bx	lr
