Item(by='bluetomcat', descendants=None, kids=None, score=None, time=1606753278, title=None, item_type='comment', url=None, parent=25255156, text='More GPRs visible in the ISA also means more bits needed to encode instructions. If instruction length and encoding were not an issue, I bet we would have seen memory-to-memory ISAs where no GPRs exist, only instructions referencing memory locations. The dynamic register file would then be just a level below L1 cache, or even completely removed.')