Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Copying /home/sam-admin/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:07:30 on Feb 07,2024
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../project_work.srcs/sources_1/new/bs.sv ../../../../project_work.srcs/sources_1/new/stable.sv ../../../../project_work.srcs/sim_1/new/stable_tb.sv 
-- Compiling module axi_reg
-- Compiling module wn_prachtx_subcarriermap
-- Compiling package bs_sv_unit
-- Compiling module wn_prachtx_top_tb

Top level modules:
	axi_reg
	wn_prachtx_top_tb
End time: 13:07:30 on Feb 07,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:07:30 on Feb 07,2024
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../project_work.srcs/sim_1/new/tb_axis_reg.v 
-- Compiling module axi_reg_tb

Top level modules:
	axi_reg_tb
End time: 13:07:30 on Feb 07,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 13:07:30 on Feb 07,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:07:30 on Feb 07,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
