BUFFER_2 1000
4.2B.b1
4 4 2 Jan  6 16:08:33 2014                     
Rule File Pathname: /home/dlavila/puc_thesis/sc_ic/giggity.proj/SC_filter.lib/default.group/layout.views/BUFFER_2/./_G-DF-Mixed_Mode_RFCMOS18-1.8v_3.3v-1P6M-MMC-Calibre-DRC-2.10_p3_
Minium N_WELL to N_WELL spacing for non-equal-potential (1.8V device) is 1.5um
p 1 4
90100 40840
97960 40840
97960 42080
90100 42080
p 2 7
97960 39167
99320 39800
99320 43160
97960 43793
97960 42080
99292 41460
97960 40840
p 3 7
108540 39800
109900 39167
109900 40840
108568 41460
109900 42080
109900 43793
108540 43160
p 4 4
109900 40840
117760 40840
117760 42080
109900 42080
4.16N
5 5 3 Jan  6 16:08:33 2014                     
Rule File Pathname: /home/dlavila/puc_thesis/sc_ic/giggity.proj/SC_filter.lib/default.group/layout.views/BUFFER_2/./_G-DF-Mixed_Mode_RFCMOS18-1.8v_3.3v-1P6M-MMC-Calibre-DRC-2.10_p3_
Maximum N+ DIFFUSION to the nearest P+ pick-up spacing (inside P_WELL or T_WELL) is 20um
(I/O, RAM, ROM, capacitor and diode are excepted)
p 1 4
61600 -4300
64020 -4300
64020 -2700
61600 -2700
p 2 4
61600 -1840
64020 -1840
64020 -240
61600 -240
p 3 4
64880 -4300
67300 -4300
67300 -2700
64880 -2700
p 4 4
64880 -1840
67300 -1840
67300 -240
64880 -240
p 5 4
68910 -2720
71310 -2720
71310 -1120
68910 -1120
4.17N
20 20 3 Jan  6 16:08:33 2014                   
Rule File Pathname: /home/dlavila/puc_thesis/sc_ic/giggity.proj/SC_filter.lib/default.group/layout.views/BUFFER_2/./_G-DF-Mixed_Mode_RFCMOS18-1.8v_3.3v-1P6M-MMC-Calibre-DRC-2.10_p3_
Maximum P+ DIFFUSION to nearest N+ pick-up spacing (inside N_WELL) is 20um
(I/O, RAM, ROM, capacitor and diode are expected)
p 1 4
62200 25040
65610 25040
65610 27540
62200 27540
p 2 4
66470 25040
69880 25040
69880 27540
66470 27540
p 3 4
90530 37910
91960 37910
91960 40410
90530 40410
p 4 4
90530 42510
91960 42510
91960 45010
90530 45010
p 5 4
92440 48780
98820 48780
98820 51280
92440 51280
p 6 4
92820 37910
95240 37910
95240 40410
92820 40410
p 7 4
92820 42510
95240 42510
95240 45010
92820 45010
p 8 4
96100 37910
97530 37910
97530 40410
96100 40410
p 9 4
96100 42510
97530 42510
97530 45010
96100 45010
p 10 4
99680 48780
108040 48780
108040 51280
99680 51280
p 11 4
99750 40230
108110 40230
108110 42730
99750 42730
p 12 4
108900 48780
115280 48780
115280 51280
108900 51280
p 13 4
110330 37910
111760 37910
111760 40410
110330 40410
p 14 4
110330 42510
111760 42510
111760 45010
110330 45010
p 15 4
112620 37910
115040 37910
115040 40410
112620 40410
p 16 4
112620 42510
115040 42510
115040 45010
112620 45010
p 17 4
115900 37910
117330 37910
117330 40410
115900 40410
p 18 4
115900 42510
117330 42510
117330 45010
115900 45010
p 19 4
127610 25470
131020 25470
131020 27970
127610 27970
p 20 4
131880 25470
135290 25470
135290 27970
131880 27970
IM.PAD.NO
1 1 2 Jan  6 16:08:33 2014                     
Rule File Pathname: /home/dlavila/puc_thesis/sc_ic/giggity.proj/SC_filter.lib/default.group/layout.views/BUFFER_2/./_G-DF-Mixed_Mode_RFCMOS18-1.8v_3.3v-1P6M-MMC-Calibre-DRC-2.10_p3_
IMEC rule - There are no passivation openings on the circuit.
p 1 4
60380 -13450
136720 -13450
136720 53530
60380 53530
