Index: vivado_project/vivado.jou
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>#-----------------------------------------------------------\r\n# Vivado v2022.2 (64-bit)\r\n# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022\r\n# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\r\n# Start of session at: Thu May 25 16:25:06 2023\r\n# Process ID: 30848\r\n# Current directory: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project\r\n# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30656 C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\vivado_project\\fpga-bap-project.xpr\r\n# Log file: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/vivado.log\r\n# Journal file: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project\\vivado.jou\r\n# Running On: LAPTOP-JIRJDU7E, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16499 MB\r\n#-----------------------------------------------------------\r\nstart_gui\r\nopen_project C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.xpr\r\ngit init\r\nadd_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd\r\nupdate_compile_order -fileset sources_1\r\nset_property SOURCE_SET sources_1 [get_filesets sim_1]\r\ncreate_fileset -simset control_tb\r\nset_property SOURCE_SET sources_1 [get_filesets control_tb]\r\ncreate_fileset -simset integration_tbs\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nclose [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ]\r\nadd_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\nupdate_compile_order -fileset integration_tbs\r\nupdate_compile_order -fileset integration_tbs\r\ngit add .\r\ngit add .\r\ngit commit -m \"initial\"\r\ngit add .\r\ngit commit -m \"initial\"\r\nupdate_compile_order -fileset sources_1\r\nupdate_compile_order -fileset integration_tbs\r\ngit reset --hard HEAD~1\r\ngit reset --soft HEAD~1\r\ngit reset --hard origin\r\ngit push\r\ngit pull\r\nupdate_compile_order -fileset sources_1\r\nadd_files {C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart_communication.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/my_types_pkg.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart.vhd}\r\nupdate_compile_order -fileset sources_1\r\nupdate_compile_order -fileset sources_1\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd] -no_script -reset -force -quiet\r\nremove_files  -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nclose [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ]\r\nadd_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\nupdate_compile_order -fileset integration_tbs\r\nupdate_compile_order -fileset integration_tbs\r\ngit add .\r\ngit commit -m \"Adding existing files\"\r\ngit push\r\ndelete_fileset [ get_filesets control_tb ]\r\nfile delete -force C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.srcs/control_tb\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nadd_files -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd}\r\nupdate_compile_order -fileset integration_tbs\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd] -no_script -reset -force -quiet\r\nremove_files  -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd}\r\ncreate_fileset -simset individual_tbs\r\nset_property SOURCE_SET sources_1 [get_filesets individual_tbs]\r\nadd_files -fileset individual_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd}\r\nupdate_compile_order -fileset individual_tbs\r\nupdate_compile_order -fileset individual_tbs\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nadd_files -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/control_and_math_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_and_control_tb.vhd}\r\nupdate_compile_order -fileset integration_tbs\r\ngit add .\r\ngit commit -m \"Add existing files\"\r\ngit push\r\ngit push\r\ngit pull\r\ngit add .\r\ngit commit -m \"New sim parameters\"\r\ngit push\r\ngit pull\r\n
===================================================================
diff --git a/vivado_project/vivado.jou b/vivado_project/vivado.jou
--- a/vivado_project/vivado.jou	
+++ b/vivado_project/vivado.jou	
@@ -84,3 +84,10 @@
 git commit -m "New sim parameters"
 git push
 git pull
+git add .
+git commit -m "New sim parameters"
+git push
+git pull
+git merge origin/master
+git merge -X theirs origin/master
+create_ip -name audio_formatter -vendor xilinx.com -library ip -version 1.0 -module_name audio_formatter_0
Index: vivado_project/vivado.log
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>#-----------------------------------------------------------\r\n# Vivado v2022.2 (64-bit)\r\n# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022\r\n# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\r\n# Start of session at: Thu May 25 16:25:06 2023\r\n# Process ID: 30848\r\n# Current directory: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project\r\n# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30656 C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\vivado_project\\fpga-bap-project.xpr\r\n# Log file: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/vivado.log\r\n# Journal file: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project\\vivado.jou\r\n# Running On: LAPTOP-JIRJDU7E, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16499 MB\r\n#-----------------------------------------------------------\r\nstart_gui\r\nSourcing tcl script 'C:/Users/Nicolas/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'\r\nopen_project C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.xpr\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available\r\nWARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available\r\nINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.gen/sources_1'.\r\nScanning sources...\r\nFinished scanning sources\r\nINFO: [IP_Flow 19-234] Refreshing IP repositories\r\nINFO: [IP_Flow 19-1704] No user IP repositories specified\r\nINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.\r\nopen_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.293 ; gain = 203.234\r\ngit init\r\nNot in project directory\r\nChanging directory to: C:/Users/Nicolas/Desktop/FPGA_BAP\r\nadd_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd\r\nupdate_compile_order -fileset sources_1\r\nset_property SOURCE_SET sources_1 [get_filesets sim_1]\r\ncreate_fileset -simset control_tb\r\nset_property SOURCE_SET sources_1 [get_filesets control_tb]\r\ncreate_fileset -simset integration_tbs\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nclose [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ]\r\nadd_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\nupdate_compile_order -fileset integration_tbs\r\nupdate_compile_order -fileset integration_tbs\r\ngit add .\r\nwarning: LF will be replaced by CRLF in .idea/inspectionProfiles/Project_Default.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in .idea/inspectionProfiles/profiles_settings.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd.\r\nThe file will have its original line endings in your working directory\r\ngit add .\r\ngit commit -m \"initial\"\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nINFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'\r\n\r\nINFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.\r\nfpga-bap-project.tcl\r\n[master (root-commit) 132c300] initial\r\n 11 files changed, 1259 insertions(+)\r\n create mode 100644 .gitignore\r\n create mode 100644 .idea/.gitignore\r\n create mode 100644 .idea/FPGA_BAP.iml\r\n create mode 100644 .idea/inspectionProfiles/Project_Default.xml\r\n create mode 100644 .idea/inspectionProfiles/profiles_settings.xml\r\n create mode 100644 .idea/misc.xml\r\n create mode 100644 .idea/modules.xml\r\n create mode 100644 .idea/vcs.xml\r\n create mode 100644 fpga-bap-project.tcl\r\n create mode 100644 src/design/control_module.vhd\r\n create mode 100644 src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\ngit add .\r\nwarning: LF will be replaced by CRLF in .idea/workspace.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.jou.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.log.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str.\r\nThe file will have its original line endings in your working directory\r\ngit commit -m \"initial\"\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nINFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'\r\n\r\nINFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.\r\nfpga-bap-project.tcl\r\n[master 1fb3483] initial\r\n 8 files changed, 1132 insertions(+)\r\n create mode 100644 .idea/workspace.xml\r\n create mode 100644 fpga-bap-project.tcl\r\n create mode 100644 vivado_project/fpga-bap-project.cache/wt/project.wpc\r\n create mode 100644 vivado_project/fpga-bap-project.hw/fpga-bap-project.lpr\r\n create mode 100644 vivado_project/fpga-bap-project.xpr\r\n create mode 100644 vivado_project/vivado.jou\r\n create mode 100644 vivado_project/vivado.log\r\n create mode 100644 vivado_project/vivado_pid30848.str\r\nupdate_compile_order -fileset sources_1\r\nupdate_compile_order -fileset integration_tbs\r\ngit reset --hard HEAD~1\r\nfatal: ambiguous argument 'HEAD~1': unknown revision or path not in the working tree.\r\nUse '--' to separate paths from revisions, like this:\r\n'git <command> [<revision>...] -- [<file>...]'\r\ngit reset --soft HEAD~1\r\nfatal: ambiguous argument 'HEAD~1': unknown revision or path not in the working tree.\r\nUse '--' to separate paths from revisions, like this:\r\n'git <command> [<revision>...] -- [<file>...]'\r\ngit reset --hard origin\r\nfatal: ambiguous argument 'origin': unknown revision or path not in the working tree.\r\nUse '--' to separate paths from revisions, like this:\r\n'git <command> [<revision>...] -- [<file>...]'\r\ngit push\r\nEverything up-to-date\r\ngit pull\r\nUpdating 132c300..311167b\r\nFast-forward\r\n .idea/.gitignore                               |  8 --------\r\n .idea/FPGA_BAP.iml                             |  8 --------\r\n .idea/inspectionProfiles/Project_Default.xml   | 26 --------------------------\r\n .idea/inspectionProfiles/profiles_settings.xml |  6 ------\r\n .idea/misc.xml                                 |  4 ----\r\n .idea/modules.xml                              |  8 --------\r\n .idea/vcs.xml                                  |  6 ------\r\n 7 files changed, 66 deletions(-)\r\n delete mode 100644 .idea/.gitignore\r\n delete mode 100644 .idea/FPGA_BAP.iml\r\n delete mode 100644 .idea/inspectionProfiles/Project_Default.xml\r\n delete mode 100644 .idea/inspectionProfiles/profiles_settings.xml\r\n delete mode 100644 .idea/misc.xml\r\n delete mode 100644 .idea/modules.xml\r\n delete mode 100644 .idea/vcs.xml\r\nFrom https://github.com/Cinbarker/FPGA_BAP\r\n   132c300..311167b  master     -> origin/master\r\nupdate_compile_order -fileset sources_1\r\nadd_files {C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart_communication.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/my_types_pkg.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart.vhd}\r\nWARNING: [filemgmt 56-12] File 'C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd' cannot be added to the project because it already exists in the project, skipping this file\r\nupdate_compile_order -fileset sources_1\r\nupdate_compile_order -fileset sources_1\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd] -no_script -reset -force -quiet\r\nremove_files  -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nclose [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ]\r\nadd_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\nupdate_compile_order -fileset integration_tbs\r\nupdate_compile_order -fileset integration_tbs\r\ngit add .\r\nwarning: LF will be replaced by CRLF in .idea/workspace.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.jou.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.log.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str.\r\nThe file will have its original line endings in your working directory\r\ngit commit -m \"Adding existing files\"\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nINFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'\r\n\r\nINFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.\r\nfpga-bap-project.tcl\r\n[master 24fce4f] Adding existing files\r\n 12 files changed, 1631 insertions(+), 5 deletions(-)\r\n delete mode 100644 .gitignore\r\n create mode 100644 .idea/workspace.xml\r\n create mode 100644 src/design/my_types_pkg.vhd\r\n create mode 100644 src/design/uart.vhd\r\n create mode 100644 src/design/uart_communication.vhd\r\n create mode 100644 vivado_project/fpga-bap-project.cache/wt/project.wpc\r\n create mode 100644 vivado_project/fpga-bap-project.hw/fpga-bap-project.lpr\r\n create mode 100644 vivado_project/fpga-bap-project.xpr\r\n create mode 100644 vivado_project/vivado.jou\r\n create mode 100644 vivado_project/vivado.log\r\n create mode 100644 vivado_project/vivado_pid30848.str\r\ngit push\r\nremote: Resolving deltas:   0% (0/1)        \r\nremote: Resolving deltas: 100% (1/1)        \r\nremote: Resolving deltas: 100% (1/1), completed with 1 local object.        \r\nTo https://github.com/Cinbarker/FPGA_BAP.git\r\n   311167b..24fce4f  master -> master\r\ndelete_fileset [ get_filesets control_tb ]\r\nfile delete -force C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.srcs/control_tb\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nadd_files -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd}\r\nupdate_compile_order -fileset integration_tbs\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd] -no_script -reset -force -quiet\r\nexport_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd] -no_script -reset -force -quiet\r\nremove_files  -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd}\r\ncreate_fileset -simset individual_tbs\r\nset_property SOURCE_SET sources_1 [get_filesets individual_tbs]\r\nadd_files -fileset individual_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd}\r\nupdate_compile_order -fileset individual_tbs\r\nupdate_compile_order -fileset individual_tbs\r\nset_property SOURCE_SET sources_1 [get_filesets integration_tbs]\r\nadd_files -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/control_and_math_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_and_control_tb.vhd}\r\nWARNING: [filemgmt 56-12] File 'C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd' cannot be added to the project because it already exists in the project, skipping this file\r\nupdate_compile_order -fileset integration_tbs\r\ngit add .\r\nwarning: LF will be replaced by CRLF in .idea/workspace.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.jou.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.log.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str.\r\nThe file will have its original line endings in your working directory\r\ngit commit -m \"Add existing files\"\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nINFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'\r\n\r\nINFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.\r\nfpga-bap-project.tcl\r\n[master c5c6fa3] Add existing files\r\n 29 files changed, 3728 insertions(+), 30 deletions(-)\r\n create mode 100644 constraints/au_plus_uart_led.xdc\r\n create mode 100644 src/design/Control_Phasor_Generation.vhd\r\n create mode 100644 src/design/Feature_Gen.vhd\r\n create mode 100644 src/design/Map_inputs_DDS.vhd\r\n create mode 100644 src/design/Multiple_time_signal_generation.vhd\r\n create mode 100644 src/design/Phasor_Calc_Toplevel.vhd\r\n create mode 100644 src/design/System_Phasor_Calc.vhd\r\n create mode 100644 src/design/Time_Signal_Generation.vhd\r\n create mode 100644 src/design/Vector_Vector_Scalar_multiplier.vhd\r\n create mode 100644 src/design/project_toplevel.vhd\r\n create mode 100644 src/design/vector_scalar_multiplier.vhd\r\n create mode 100644 src/testbench/individual_tbs/DDS_TB.vhd\r\n create mode 100644 src/testbench/individual_tbs/Feature_Gen_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/control_module_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/uart_communication_tb.vhd\r\n create mode 100644 src/testbench/individual_tbs/uart_tb.vhd\r\n create mode 100644 src/testbench/integration_tbs/control_and_math_tb.vhd\r\n create mode 100644 src/testbench/integration_tbs/uart_and_control_tb.vhd\r\ngit push\r\nfatal: unable to access 'https://github.com/Cinbarker/FPGA_BAP.git/': Could not resolve host: github.com\r\ngit push\r\nremote: Resolving deltas:   0% (0/11)        \r\nremote: Resolving deltas:   9% (1/11)        \r\nremote: Resolving deltas:  18% (2/11)        \r\nremote: Resolving deltas:  27% (3/11)        \r\nremote: Resolving deltas:  36% (4/11)        \r\nremote: Resolving deltas:  45% (5/11)        \r\nremote: Resolving deltas:  54% (6/11)        \r\nremote: Resolving deltas:  63% (7/11)        \r\nremote: Resolving deltas:  72% (8/11)        \r\nremote: Resolving deltas:  81% (9/11)        \r\nremote: Resolving deltas:  90% (10/11)        \r\nremote: Resolving deltas: 100% (11/11)        \r\nremote: Resolving deltas: 100% (11/11), completed with 6 local objects.        \r\nTo https://github.com/Cinbarker/FPGA_BAP.git\r\n   24fce4f..c5c6fa3  master -> master\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nERROR: [Common 17-180] Spawn failed: No error\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nERROR: [Common 17-180] Spawn failed: No error\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nERROR: [Common 17-180] Spawn failed: No error\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nERROR: [Common 17-180] Spawn failed: No error\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nERROR: [Common 17-180] Spawn failed: No error\r\nWARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. \"On-the-fly\" syntax checking information may be incorrect. [C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\src\\testbench\\integration_tbs\\uart_control_and_siggen_tb.vhd:]\r\nERROR: [Common 17-180] Spawn failed: No error\r\ngit pull\r\nUpdating c5c6fa3..d840227\r\nerror: Your local changes to the following files would be overwritten by merge:\r\n\tsrc/testbench/integration_tbs/uart_control_and_siggen_tb.vhd\r\n\tvivado_project/vivado.jou\r\n\tvivado_project/vivado.log\r\nPlease commit your changes or stash them before you merge.\r\nAborting\r\ngit add .\r\nwarning: LF will be replaced by CRLF in .idea/workspace.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.jou.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado.log.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_12_49_[Changes]/shelved.patch.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_12_49__Changes_.xml.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_14_13_[Changes]/shelved.patch.\r\nThe file will have its original line endings in your working directory\r\nwarning: LF will be replaced by CRLF in .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_14_13__Changes_.xml.\r\nThe file will have its original line endings in your working directory\r\ngit commit -m \"New sim parameters\"\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nWARNING: [Vivado 12-818] No files matched '*.bd'\r\nINFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'\r\n\r\nINFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.\r\nfpga-bap-project.tcl\r\n[master 89f8a96] New sim parameters\r\n 10 files changed, 1354 insertions(+), 8 deletions(-)\r\n create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_12_49_[Changes]/shelved.patch\r\n create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_12_49__Changes_.xml\r\n create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_14_13_[Changes]/shelved.patch\r\n create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_14_13__Changes_.xml\r\n create mode 100644 Test_Creator.py\r\ngit push\r\nTo https://github.com/Cinbarker/FPGA_BAP.git\r\n ! [rejected]        master -> master (non-fast-forward)\r\nerror: failed to push some refs to 'https://github.com/Cinbarker/FPGA_BAP.git'\r\nhint: Updates were rejected because the tip of your current branch is behind\r\nhint: its remote counterpart. Integrate the remote changes (e.g.\r\nhint: 'git pull ...') before pushing again.\r\nhint: See the 'Note about fast-forwards' in 'git push --help' for details.\r\ngit pull\r\n
===================================================================
diff --git a/vivado_project/vivado.log b/vivado_project/vivado.log
--- a/vivado_project/vivado.log	
+++ b/vivado_project/vivado.log	
@@ -372,3 +372,54 @@
 hint: 'git pull ...') before pushing again.
 hint: See the 'Note about fast-forwards' in 'git push --help' for details.
 git pull
+error: Your local changes to the following files would be overwritten by merge:
+	vivado_project/vivado.jou
+	vivado_project/vivado.log
+Please commit your changes or stash them before you merge.
+Aborting
+git add .
+warning: LF will be replaced by CRLF in vivado_project/vivado.jou.
+The file will have its original line endings in your working directory
+warning: LF will be replaced by CRLF in vivado_project/vivado.log.
+The file will have its original line endings in your working directory
+warning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str.
+The file will have its original line endings in your working directory
+git commit -m "New sim parameters"
+WARNING: [Vivado 12-818] No files matched '*.bd'
+WARNING: [Vivado 12-818] No files matched '*.bd'
+WARNING: [Vivado 12-818] No files matched '*.bd'
+INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'
+
+INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.
+fpga-bap-project.tcl
+[master 81133e6] New sim parameters
+ 3 files changed, 114 insertions(+)
+git push
+To https://github.com/Cinbarker/FPGA_BAP.git
+ ! [rejected]        master -> master (non-fast-forward)
+error: failed to push some refs to 'https://github.com/Cinbarker/FPGA_BAP.git'
+hint: Updates were rejected because the tip of your current branch is behind
+hint: its remote counterpart. Integrate the remote changes (e.g.
+hint: 'git pull ...') before pushing again.
+hint: See the 'Note about fast-forwards' in 'git push --help' for details.
+git pull
+error: Your local changes to the following files would be overwritten by merge:
+	vivado_project/vivado.jou
+	vivado_project/vivado.log
+Please commit your changes or stash them before you merge.
+Aborting
+git merge origin/master
+error: Your local changes to the following files would be overwritten by merge:
+	vivado_project/vivado.jou
+	vivado_project/vivado.log
+Please commit your changes or stash them before you merge.
+Aborting
+git merge -X theirs origin/master
+error: Your local changes to the following files would be overwritten by merge:
+	vivado_project/vivado.jou
+	vivado_project/vivado.log
+Please commit your changes or stash them before you merge.
+Aborting
+WARNING: [IP_Flow 19-469] Gui parameter('c_enable_mm2s') creation is incomplete. Corresponding component parameter does not exist
+WARNING: [IP_Flow 19-469] Gui parameter('c_enable_s2mm') creation is incomplete. Corresponding component parameter does not exist
+create_ip -name audio_formatter -vendor xilinx.com -library ip -version 1.0 -module_name audio_formatter_0
Index: vivado_project/vivado_pid30848.str
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>/*\r\n\r\nXilinx Vivado v2022.2 (64-bit) [Major: 2022, Minor: 2]\r\nSW Build: 3671981 on Fri Oct 14 05:00:03 MDT 2022\r\nIP Build: 3669848 on Fri Oct 14 08:30:02 MDT 2022\r\n\r\nProcess ID (PID): 30848\r\nLicense: Customer\r\nMode: GUI Mode\r\n\r\nCurrent time: \tThu May 25 16:25:18 CEST 2023\r\nTime zone: \tCentral European Standard Time (Europe/Berlin)\r\n\r\nOS: Windows 10\r\nOS Version: 10.0\r\nOS Architecture: amd64\r\nAvailable processors (cores): 16\r\n\r\nScreen size: 1920x1080\r\nScreen resolution (DPI): 100\r\nAvailable screens: 3\r\nDefault font: family=Dialog,name=Dialog,style=plain,size=12\r\nScale size: 12\r\n\r\nJava version: \t11.0.11 64-bit\r\nJava home: \tC:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9\r\nJava executable: \tC:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9/bin/java.exe\r\nJava arguments: \t[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m]\r\nJava initial memory (-Xms): \t256 MB\r\nJava maximum memory (-Xmx):\t 3 GB\r\n\r\n\r\nUser name: \tNicolas\r\nUser home directory: C:/Users/Nicolas\r\nUser working directory: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project\r\nUser country: \tUS\r\nUser language: \ten\r\nUser locale: \ten_US\r\n\r\nRDI_BASEROOT: C:/Xilinx/Vivado\r\nHDI_APPROOT: C:/Xilinx/Vivado/2022.2\r\nRDI_DATADIR: C:/Xilinx/Vivado/2022.2/data\r\nRDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin\r\n\r\nVivado preferences file: C:/Users/Nicolas/AppData/Roaming/Xilinx/Vivado/2022.2/vivado.xml\r\nVivado preferences directory: C:/Users/Nicolas/AppData/Roaming/Xilinx/Vivado/2022.2/\r\nVivado layouts directory: C:/Users/Nicolas/AppData/Roaming/Xilinx/Vivado/2022.2/data/layouts\r\nPlanAhead jar file: \tC:/Xilinx/Vivado/2022.2/lib/classes/planAhead.jar\r\nVivado log file: \tC:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/vivado.log\r\nVivado journal file: \tC:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/vivado.jou\r\nEngine tmp dir: \tC:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/.Xil/Vivado-30848-LAPTOP-JIRJDU7E\r\n\r\nXilinx Environment Variables\r\n----------------------------\r\nRDI_APPROOT: C:/Xilinx/Vivado/2022.2\r\nRDI_ARGS:  -gui_launcher_event rodinguilauncherevent30656 \"C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\vivado_project\\fpga-bap-project.xpr\"\r\nRDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT\r\nRDI_BASEROOT: C:/Xilinx/Vivado\r\nRDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin\r\nRDI_BINROOT: C:/Xilinx/Vivado/2022.2/bin\r\nRDI_BUILD: yes\r\nRDI_CHECK_PROG: True\r\nRDI_DATADIR: C:/Xilinx/Vivado/2022.2/data\r\nRDI_INSTALLROOT: C:/Xilinx\r\nRDI_INSTALLVER: 2022.2\r\nRDI_INSTALLVERSION: 2022.2\r\nRDI_ISE_PLATFORM: nt64\r\nRDI_JAVACEFROOT: C:/Xilinx/Vivado/2022.2/tps/win64/java-cef-95.0.4638.69\r\nRDI_JAVAFXROOT: C:/Xilinx/Vivado/2022.2/tps/win64/javafx-sdk-11.0.2\r\nRDI_JAVAROOT: C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9\r\nRDI_JAVA_VERSION: 11.0.11_9\r\nRDI_LIBDIR: C:/Xilinx/Vivado/2022.2/lib/win64.o\r\nRDI_MINGW_LIB: C:/Xilinx/Vivado/2022.2\\tps\\mingw\\6.2.0\\win64.o\\nt\\bin;C:/Xilinx/Vivado/2022.2\\tps\\mingw\\6.2.0\\win64.o\\nt\\libexec\\gcc\\x86_64-w64-mingw32\\6.2.0\r\nRDI_OPT_EXT: .o\r\nRDI_PLATFORM: win64\r\nRDI_PREPEND_PATH: C:/Xilinx/Vivado/2022.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2022.2/ids_lite/ISE/lib/nt64\r\nRDI_PROG: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/vivado.exe\r\nRDI_PROGNAME: vivado.exe\r\nRDI_PYTHON3: C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3\r\nRDI_PYTHON3_VERSION: 3.8.3\r\nRDI_PYTHONHOME: C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3\r\nRDI_PYTHONPATH: C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3;C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3\\bin;C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3\\lib;C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3\\lib\\site-packages\r\nRDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2022.2\\tps\\win64\\python-3.8.3\\lib\r\nRDI_TPS_ROOT: C:/Xilinx/Vivado/2022.2/tps/win64\r\nRDI_USE_JDK11: True\r\nRDI_VERBOSE: False\r\nXILINX: C:/Xilinx/Vivado/2022.2/ids_lite/ISE\r\nXILINX_DSP: C:/Xilinx/Vivado/2022.2/ids_lite/ISE\r\nXILINX_HLS: C:/Xilinx/Vitis_HLS/2022.2\r\nXILINX_PLANAHEAD: C:/Xilinx/Vivado/2022.2\r\nXILINX_VIVADO: C:/Xilinx/Vivado/2022.2\r\nXILINX_VIVADO_HLS: C:/Xilinx/Vivado/2022.2\r\n_RDI_BINROOT: C:\\Xilinx\\Vivado\\2022.2\\bin\r\n_RDI_CWD: C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\vivado_project\r\n\r\n\r\nGUI allocated memory:\t404 MB\r\nGUI max memory:\t\t3,072 MB\r\nEngine allocated memory: 909 MB\r\n\r\nCopyright 1986-2022 Xilinx, Inc. All Rights Reserved.\r\n\r\n*/\r\n\r\n// TclEventType: START_GUI\r\n// Tcl Message: start_gui \r\n// Tcl Message: Sourcing tcl script 'C:/Users/Nicolas/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl' \r\n// TclEventType: PROJECT_OPEN_DIALOG\r\n// Opening Vivado Project: C:\\Users\\Nicolas\\Desktop\\FPGA_BAP\\vivado_project\\fpga-bap-project.xpr. Version: Vivado v2022.2 \r\n// TclEventType: DEBUG_PROBE_SET_CHANGE\r\n// TclEventType: FLOW_ADDED\r\n// Tcl Message: open_project C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.xpr \r\n// HMemoryUtils.trashcanNow. Engine heap size: 909 MB. GUI used memory: 59 MB. Current time: 5/25/23, 4:25:19 PM CEST\r\n// TclEventType: MSGMGR_MOVEMSG\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_NEW\r\n// TclEventType: RUN_CURRENT\r\n// TclEventType: PROJECT_DASHBOARD_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_NEW\r\n// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE\r\n// TclEventType: PROJECT_NEW\r\n// [GUI Memory]: 118 MB (+120861kb) [00:00:12]\r\n// [Engine Memory]: 926 MB (+819554kb) [00:00:12]\r\n// WARNING: HEventQueue.dispatchEvent() is taking  1761 ms.\r\n// Tcl Message: open_project C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.xpr \r\n// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.gen/sources_1'. \r\n// Tcl Message: Scanning sources... Finished scanning sources \r\n// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. \r\n// [Engine Memory]: 974 MB (+1233kb) [00:00:13]\r\n// Project name: fpga-bap-project; location: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project; part: xc7a100tftg256-1\r\n// Tcl Message: open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.293 ; gain = 203.234 \r\ndismissDialog(\"Open Project\"); // bq\r\nselectTab((HResource) null, (HResource) null, \"Tcl Console\", 0); // aa\r\n// Tcl Command: 'rdi::info_commands {gi*}'\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git init\", true); // h.a\r\n// Tcl Command: 'git init'\r\n// Tcl Command: 'git init'\r\n// Tcl Message: git init \r\n// Tcl Message: Not in project directory Changing directory to: C:/Users/Nicolas/Desktop/FPGA_BAP \r\n// Elapsed time: 100 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.a\r\n// [GUI Memory]: 126 MB (+2221kb) [00:03:30]\r\n// Elapsed time: 145 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources]\", 0, false); // D\r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/design\");\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 11 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: add_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd \r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// Tcl Message: update_compile_order -fileset sources_1 \r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources]\", 0); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources, control_module(Behavioral) (control_module.vhd)]\", 1, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources]\", 3, true); // D - Node\r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\n// Elapsed time: 89 seconds\r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/control_tb\");\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 96 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] \r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"Create Simulation Set...\", 1); // at.g\r\nsetText(\"PAResourceQtoS.SrcChooserPanel_ENTER_SIMULATION_SET_NAME\", \"sim_2\"); // BasicOptionPaneUI.MultiplexingTextField\r\nselectButton(\"OptionPane.button\", \"Cancel\"); // JButton\r\nselectButton(\"CANCEL\", \"Cancel\"); // JButton\r\n// 'f' command handler elapsed time: 7 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 4, true); // D - Node\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 4); // D\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 4); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 4, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, \"Run Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, \"Reset Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, \"Hierarchy Update\"); // al\r\nselectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, \"IP Hierarchy\"); // al\r\nselectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, \"IP Hierarchy\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, \"Hierarchy Update\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, \"Reset Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, \"Run Simulation\"); // al\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources]\", 3, true); // D - Node\r\nselectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, \"[, Project Manager, Add Sources]\", 2, false); // f\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"Create Simulation Set...\", 1); // at.g\r\nsetText(\"PAResourceQtoS.SrcChooserPanel_ENTER_SIMULATION_SET_NAME\", \"control_tb\"); // BasicOptionPaneUI.MultiplexingTextField\r\n// TclEventType: FILE_SET_NEW\r\nselectButton(\"OptionPane.button\", \"OK\"); // JButton\r\n// Tcl Message: create_fileset -simset control_tb \r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/control_tb\");\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 15 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets control_tb] \r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, \"Run Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, \"Reset Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, \"Hierarchy Update\"); // al\r\nselectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, \"IP Hierarchy\"); // al\r\nselectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, \"IP Hierarchy\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, \"Hierarchy Update\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, \"Reset Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, \"Run Simulation\"); // al\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 4, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 4, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true); // D - Node\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5); // D\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, \"Run Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, \"Reset Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, \"Hierarchy Update\"); // al\r\nselectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, \"IP Hierarchy\"); // al\r\nselectMenuItem(PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS, \"Edit Simulation Sets...\"); // ao\r\n// Run Command: PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"sim_1\", 1); // at.g\r\nselectButton(\"CANCEL\", \"Cancel\"); // JButton\r\n// 'av' command handler elapsed time: 5 seconds\r\ndismissDialog(\"Add Sources\"); // aw\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 5, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 4, true); // D - Node\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 4); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 4, true); // D - Node\r\n// Elapsed time: 14 seconds\r\nselectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, \"[, Project Manager, Add Sources]\", 2, false); // f\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"Create Simulation Set...\", 2); // at.g\r\n// Elapsed time: 12 seconds\r\nsetText(\"PAResourceQtoS.SrcChooserPanel_ENTER_SIMULATION_SET_NAME\", \"integration_tbs\"); // BasicOptionPaneUI.MultiplexingTextField\r\n// TclEventType: FILE_SET_NEW\r\nselectButton(\"OptionPane.button\", \"OK\"); // JButton\r\n// Tcl Message: create_fileset -simset integration_tbs \r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs\");\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 29 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets integration_tbs] \r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 4); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 4, true); // D - Node\r\nselectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, \"[, Project Manager, Add Sources]\", 2, false); // f\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, \"Create File\"); // a\r\nselectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, \"Choose Location...\", 1); // d\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs\");\r\n// Elapsed time: 16 seconds\r\nsetText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, \"uart_control_and_siggen_tb\"); // Q\r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\ndismissDialog(\"Create Source File\"); // m\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"integration_tbs\", 1); // at.g\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 32 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets integration_tbs] \r\n// Tcl Message: close [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ] \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: add_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd \r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\nselectButton(\"OptionPane.button\", \"Yes\"); // JButton\r\n// TclEventType: FILE_SET_CHANGE\r\ndismissDialog(\"Define Module\"); // p\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(Behavioral) (uart_control_and_siggen_tb.vhd)]\", 6, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(Behavioral) (uart_control_and_siggen_tb.vhd)]\", 6, false, false, false, false, false, true); // D - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 103, 171); // ac\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'v'); // ac\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,014 MB. GUI used memory: 70 MB. Current time: 5/25/23, 4:34:10 PM CEST\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\n// Elapsed time: 11 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git add .\", true); // h.a\r\n// Tcl Command: 'git add .'\r\n// Tcl Command: 'git add .'\r\n// Tcl Message: git add . \r\n// Tcl Message: warning: LF will be replaced by CRLF in .idea/inspectionProfiles/Project_Default.xml. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in .idea/inspectionProfiles/profiles_settings.xml. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd. The file will have its original line endings in your working directory \r\n// Elapsed time: 35 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git add .\", true); // h.a\r\n// Tcl Command: 'git add .'\r\n// Tcl Command: 'git add .'\r\n// Tcl Message: git add . \r\n// Tcl Command: 'rdi::match_options {git} {}'\r\n// Tcl Command: 'rdi::match_options {git} {m}'\r\n// Elapsed time: 11 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git commit -m \\\"initial\\\"\", true); // h.a\r\n// Tcl Command: 'git commit -m \"initial\"'\r\n// Tcl Command: 'git commit -m \"initial\"'\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: git commit -m \"initial\" \r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'  INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script. \r\n// Tcl Message: fpga-bap-project.tcl [master (root-commit) 132c300] initial  11 files changed, 1259 insertions(+)  create mode 100644 .gitignore  create mode 100644 .idea/.gitignore  create mode 100644 .idea/FPGA_BAP.iml  create mode 100644 .idea/inspectionProfiles/Project_Default.xml  create mode 100644 .idea/inspectionProfiles/profiles_settings.xml  create mode 100644 .idea/misc.xml  create mode 100644 .idea/modules.xml  create mode 100644 .idea/vcs.xml  create mode 100644 fpga-bap-project.tcl  create mode 100644 src/design/control_module.vhd  create mode 100644 src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd \r\ndismissDialog(\"Tcl Command Line\"); // bq\r\n// Elapsed time: 46 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.a\r\n// TclEventType: FILE_SET_CHANGE\r\n// Elapsed time: 13 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git add .\", true); // h.a\r\n// Tcl Command: 'git add .'\r\n// Tcl Command: 'git add .'\r\n// Tcl Message: git add . \r\n// Tcl Message: warning: LF will be replaced by CRLF in .idea/workspace.xml. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.jou. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.log. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str. The file will have its original line endings in your working directory \r\n// Tcl Command: 'rdi::info_commands {g*}'\r\n// Tcl Command: 'rdi::match_options {git} {}'\r\n// Tcl Command: 'rdi::match_options {git} {m}'\r\n// Tcl Command: 'rdi::match_options {git} {}'\r\n// Elapsed time: 18 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git commit -m \\\"initial\\\"\", true); // h.a\r\n// Tcl Command: 'git commit -m \"initial\"'\r\n// Tcl Command: 'git commit -m \"initial\"'\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: git commit -m \"initial\" \r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'  INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script. \r\n// Tcl Message: fpga-bap-project.tcl [master 1fb3483] initial  8 files changed, 1132 insertions(+)  create mode 100644 .idea/workspace.xml  create mode 100644 fpga-bap-project.tcl  create mode 100644 vivado_project/fpga-bap-project.cache/wt/project.wpc  create mode 100644 vivado_project/fpga-bap-project.hw/fpga-bap-project.lpr  create mode 100644 vivado_project/fpga-bap-project.xpr  create mode 100644 vivado_project/vivado.jou  create mode 100644 vivado_project/vivado.log  create mode 100644 vivado_project/vivado_pid30848.str \r\ndismissDialog(\"Tcl Command Line\"); // bq\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset sources_1 \r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// Elapsed time: 226 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git reset --hard HEAD~1\", true); // h.a\r\n// Tcl Command: 'git reset --hard HEAD~1'\r\n// Tcl Command: 'git reset --hard HEAD~1'\r\n// Tcl Message: git reset --hard HEAD~1 \r\n// Tcl Message: fatal: ambiguous argument 'HEAD~1': unknown revision or path not in the working tree. Use '--' to separate paths from revisions, like this: 'git <command> [<revision>...] -- [<file>...]' \r\n// [Engine Memory]: 1,026 MB (+3592kb) [00:15:14]\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git reset --soft HEAD~1\", true); // h.a\r\n// Tcl Command: 'git reset --soft HEAD~1'\r\n// Tcl Command: 'git reset --soft HEAD~1'\r\n// Tcl Message: git reset --soft HEAD~1 \r\n// Tcl Message: fatal: ambiguous argument 'HEAD~1': unknown revision or path not in the working tree. Use '--' to separate paths from revisions, like this: 'git <command> [<revision>...] -- [<file>...]' \r\n// Elapsed time: 18 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git reset --hard origin\", true); // h.a\r\n// Tcl Command: 'git reset --hard origin'\r\n// Tcl Command: 'git reset --hard origin'\r\n// Tcl Message: git reset --hard origin \r\n// Tcl Message: fatal: ambiguous argument 'origin': unknown revision or path not in the working tree. Use '--' to separate paths from revisions, like this: 'git <command> [<revision>...] -- [<file>...]' \r\n// Tcl Command: 'rdi::info_commands {git*}'\r\n// Elapsed time: 10 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git\"); // h.a\r\n// Tcl Command: 'rdi::info_commands {git*}'\r\n// Elapsed time: 73 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git push\", true); // h.a\r\n// Tcl Command: 'git push'\r\n// Tcl Command: 'git push'\r\n// Tcl Message: git push \r\n// Tcl Message: Everything up-to-date \r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.a\r\n// Elapsed time: 80 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git pull\", true); // h.a\r\n// Tcl Command: 'git pull'\r\n// Tcl Command: 'git pull'\r\n// Tcl Message: git pull \r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.a\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset sources_1 \r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// Elapsed time: 198 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources, control_module(Behavioral) (control_module.vhd)]\", 1, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources]\", 0, true); // D - Node\r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, \"Add or create design sources\"); // a\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/design\");\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 11 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: add_files {C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart_communication.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/my_types_pkg.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart.vhd} \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset sources_1 \r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset sources_1 \r\n// Elapsed time: 20 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, control_module(Behavioral) (control_module.vhd)]\", 8, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_communication(rtl) (uart_communication.vhd)]\", 7, true); // D - Node\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files]\", 6); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files, uart_control_and_siggen_tb.vhd]\", 7, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files, uart_control_and_siggen_tb.vhd]\", 7, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files, uart_control_and_siggen_tb.vhd]\", 7, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files, uart_control_and_siggen_tb.vhd]\", 7, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files, uart_control_and_siggen_tb.vhd]\", 7, false, false, false, false, false, true); // D - Double Click\r\nselectButton(PAResourceOtoP.OpenFileAction_OK, \"OK\"); // a\r\ndismissDialog(\"Unable to Open File\"); // Q.a\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Non-module Files, uart_control_and_siggen_tb.vhd]\", 7, false, false, false, false, true, false); // D - Popup Trigger\r\nselectMenuItem(RDIResourceCommand.RDICommands_DELETE, \"Remove File from Project...\"); // ao\r\n// Run Command: RDIResourceCommand.RDICommands_DELETE\r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\ndismissDialog(\"Remove Sources\"); // U\r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd] -no_script -reset -force -quiet \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: remove_files  -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd \r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_communication(rtl) (uart_communication.vhd)]\", 8, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 5, true); // D - Node\r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"integration_tbs\", 1); // at.g\r\nselectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, \"Create File\"); // a\r\nselectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, \"Choose Location...\", 1); // d\r\n// Elapsed time: 31 seconds\r\ndismissFolderChooser();\r\nselectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_LOCATION, \"Choose Location...\", 1); // d\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs\");\r\nsetText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, \"uart_control_and_siggen_tb\"); // Q\r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\ndismissDialog(\"Create Source File\"); // m\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 56 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets integration_tbs] \r\n// Tcl Message: close [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ] \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: add_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd \r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\nselectButton(\"OptionPane.button\", \"Yes\"); // JButton\r\n// TclEventType: FILE_SET_CHANGE\r\ndismissDialog(\"Define Module\"); // p\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(Behavioral) (uart_control_and_siggen_tb.vhd)]\", 8, false); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(Behavioral) (uart_control_and_siggen_tb.vhd)]\", 8, false, false, false, false, false, true); // D - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 164, 88); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 204, 140); // ac\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'v'); // ac\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\n// Elapsed time: 12 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git add .\", true); // h.a\r\n// Tcl Command: 'git add .'\r\n// Tcl Command: 'git add .'\r\n// Tcl Message: git add . \r\n// Tcl Message: warning: LF will be replaced by CRLF in .idea/workspace.xml. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.jou. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.log. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str. The file will have its original line endings in your working directory \r\n// Tcl Command: 'rdi::match_options {git} { }'\r\n// Tcl Command: 'rdi::match_options {git} {}'\r\n// Tcl Command: 'rdi::match_options {git} {m}'\r\n// Elapsed time: 17 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git commit -m \\\"Adding existing files\\\"\", true); // h.a\r\n// Tcl Command: 'git commit -m \"Adding existing files\"'\r\n// Tcl Command: 'git commit -m \"Adding existing files\"'\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: git commit -m \"Adding existing files\" \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'  INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script. \r\n// Tcl Message: fpga-bap-project.tcl [master 24fce4f] Adding existing files  12 files changed, 1631 insertions(+), 5 deletions(-)  delete mode 100644 .gitignore  create mode 100644 .idea/workspace.xml  create mode 100644 src/design/my_types_pkg.vhd  create mode 100644 src/design/uart.vhd  create mode 100644 src/design/uart_communication.vhd  create mode 100644 vivado_project/fpga-bap-project.cache/wt/project.wpc  create mode 100644 vivado_project/fpga-bap-project.hw/fpga-bap-project.lpr  create mode 100644 vivado_project/fpga-bap-project.xpr  create mode 100644 vivado_project/vivado.jou  create mode 100644 vivado_project/vivado.log  create mode 100644 vivado_project/vivado_pid30848.str \r\ndismissDialog(\"Tcl Command Line\"); // bq\r\n// Elapsed time: 11 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git push\", true); // h.a\r\n// Tcl Command: 'git push'\r\n// Tcl Command: 'git push'\r\n// Tcl Message: git push \r\n// Tcl Message: remote: Resolving deltas:   0% (0/1)         remote: Resolving deltas: 100% (1/1)         remote: Resolving deltas: 100% (1/1), completed with 1 local object.         To https://github.com/Cinbarker/FPGA_BAP.git    311167b..24fce4f  master -> master \r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,034 MB. GUI used memory: 71 MB. Current time: 5/25/23, 7:18:44 PM CEST\r\n// Elapsed time: 9855 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.a\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 87, 504); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 101, 490); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 104, 503); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 119, 476); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 142, 456); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 143, 466); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 151, 424); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 232, 390); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 244, 360); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 247, 346); // ac\r\n// Elapsed time: 37 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 340, 252); // ac\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources]\", 0, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Design Sources]\", 0, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, \"Hierarchy Update\"); // al\r\nselectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, \"IP Hierarchy\"); // al\r\nselectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Add Sources...\"); // ao\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, \"Add or create design sources\"); // a\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\n// Elapsed time: 11 seconds\r\nselectButton(\"CANCEL\", \"Cancel\"); // JButton\r\n// 'f' command handler elapsed time: 15 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 61 MB. Current time: 5/25/23, 7:48:48 PM CEST\r\n// Elapsed time: 1131 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 5, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 7, true); // D - Node\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1]\", 10); // D\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 6); // D\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 6); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, control_tb]\", 7, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RUN, \"Run Simulation\"); // al\r\nselectMenu(PAResourceCommand.PACommandNames_SIMULATION_RESET, \"Reset Simulation\"); // al\r\nselectMenuItem(RDIResourceCommand.RDICommands_DELETE, \"Delete\"); // ao\r\n// Run Command: RDIResourceCommand.RDICommands_DELETE\r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\ndismissDialog(\"Confirm Delete\"); // e\r\n// TclEventType: FILE_SET_DELETE\r\n// Tcl Message: delete_fileset [ get_filesets control_tb ] \r\n// Tcl Message: file delete -force C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.srcs/control_tb \r\nselectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, \"[, Project Manager, Add Sources]\", 2, false); // f\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, \"Add or create simulation sources\"); // a\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\ndismissFolderChooser();\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"integration_tbs\", 0); // at.g\r\n// Elapsed time: 13 seconds\r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\n// Elapsed time: 11 seconds\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs\");\r\n// Elapsed time: 21 seconds\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 58 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets integration_tbs] \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\n// Elapsed time: 21 seconds\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 5); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 5, true); // D - Node\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 5); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 6, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_communication_tb(bench) (uart_communication_tb.vhd)]\", 15, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, DDS_TB(tb) (DDS_TB.vhd)]\", 7, true); // D - Node\r\n// Elapsed time: 18 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_tb(beh) (uart_tb.vhd)]\", 16, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_communication_tb(bench) (uart_communication_tb.vhd)]\", 15, true, true, false, false, false, false); // D - Shift Key - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, System_Phasor_Calc_tb(bench) (System_Phasor_Calc_tb.vhd)]\", 12, true, true, false, false, false, false); // D - Shift Key - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Feature_Gen_tb(bench) (Feature_Gen_tb.vhd)]\", 8, true, true, false, false, false, false); // D - Shift Key - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, DDS_TB(tb) (DDS_TB.vhd)]\", 7, true, true, false, false, false, false); // D - Shift Key - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, DDS_TB(tb) (DDS_TB.vhd)]\", 7, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectMenuItem(RDIResourceCommand.RDICommands_DELETE, \"Remove File from Project...\"); // ao\r\n// Run Command: RDIResourceCommand.RDICommands_DELETE\r\nselectButton(RDIResource.BaseDialog_OK, \"OK\"); // a\r\ndismissDialog(\"Remove Sources\"); // U\r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/DDS_TB.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Feature_Gen_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Map_inputs_DDS_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Multiple_time_signal_generation_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Phasor_Calc_Toplevel_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/System_Phasor_Calc_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/Vector_Vector_Scalar_multiplier_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/control_module_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_communication_tb.vhd] -no_script -reset -force -quiet \r\n// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs/uart_tb.vhd] -no_script -reset -force -quiet \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, Multiple_time_signal_generation_tb(Behavioral) (Multiple_time_signal_generation_tb.vhd)]\", 10, true, false, false, false, true, false); // D - Popup Trigger - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, DDS_TB(tb) (DDS_TB.vhd)]\", 7, true); // D - Node\r\n// Elapsed time: 15 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 6, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 5, true); // D - Node\r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"Create Simulation Set...\", 2); // at.g\r\nsetText(\"PAResourceQtoS.SrcChooserPanel_ENTER_SIMULATION_SET_NAME\", \"individual_tbs\"); // BasicOptionPaneUI.MultiplexingTextField\r\n// TclEventType: FILE_SET_NEW\r\nselectButton(\"OptionPane.button\", \"OK\"); // JButton\r\n// Tcl Message: create_fileset -simset individual_tbs \r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/individual_tbs\");\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 18 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets individual_tbs] \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\ndismissDialog(\"Add Simulation Sources\"); // bq\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, individual_tbs]\", 5); // D\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset individual_tbs \r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, individual_tbs]\", 5); // D\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 7, true); // D - Node\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset individual_tbs \r\n// Elapsed time: 118 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 304, 281); // ac\r\n// Elapsed time: 105 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs]\", 6, true); // D - Node\r\nselectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, \"Sources_add_sources\"); // B\r\n// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES\r\nselectButton(\"NEXT\", \"Next >\"); // JButton\r\nselectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, \"integration_tbs\", 1); // at.g\r\nselectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, \"Add Directories\"); // a\r\nsetFolderChooser(\"C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs\");\r\nselectButton(\"FINISH\", \"Finish\"); // JButton\r\n// 'f' command handler elapsed time: 15 seconds\r\ndismissDialog(\"Add Sources\"); // c\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: FILE_SET_OPTIONS_CHANGE\r\n// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets integration_tbs] \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: add_files -fileset integration_tbs {C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/control_and_math_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_and_control_tb.vhd} \r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: update_compile_order -fileset integration_tbs \r\n// Elapsed time: 15 seconds\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, control_and_math_tb(bench) (control_and_math_tb.vhd)]\", 8); // D\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, control_and_math_tb(bench) (control_and_math_tb.vhd)]\", 8); // D\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 7); // D\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 7); // D\r\nexpandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_and_control_tb(bench) (uart_and_control_tb.vhd)]\", 9); // D\r\ncollapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_and_control_tb(bench) (uart_and_control_tb.vhd)]\", 9); // D\r\n// Tcl Command: 'rdi::info_commands {gi*}'\r\n// Elapsed time: 72 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git add .\", true); // h.a\r\n// Tcl Command: 'git add .'\r\n// Tcl Command: 'git add .'\r\n// Tcl Message: git add . \r\n// Tcl Message: warning: LF will be replaced by CRLF in .idea/workspace.xml. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.jou. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.log. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str. The file will have its original line endings in your working directory \r\n// Tcl Command: 'rdi::match_options {git} {}'\r\n// Tcl Command: 'rdi::match_options {git} {m}'\r\n// Elapsed time: 27 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git commit -m \\\"Add existing files\\\"\", true); // h.a\r\n// Tcl Command: 'git commit -m \"Add existing files\"'\r\n// Tcl Command: 'git commit -m \"Add existing files\"'\r\n// Tcl Message: git commit -m \"Add existing files\" \r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// TclEventType: PROJECT_CHANGE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Tcl Message: INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'  INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script. \r\n// Elapsed time: 10 seconds\r\ndismissDialog(\"Tcl Command Line\"); // bq\r\n// Tcl Command: 'rdi::info_commands {g*}'\r\n// Tcl Command: 'rdi::info_commands {gi*}'\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git push\", true); // h.a\r\n// Tcl Command: 'git push'\r\n// Tcl Command: 'git push'\r\n// Tcl Message: git push \r\n// Tcl Message: fatal: unable to access 'https://github.com/Cinbarker/FPGA_BAP.git/': Could not resolve host: github.com \r\n// Elapsed time: 56 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.a\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git push\", true); // h.a\r\n// Tcl Command: 'git push'\r\n// Tcl Command: 'git push'\r\n// Tcl Message: git push \r\n// Tcl Message: remote: Resolving deltas:   0% (0/11)         remote: Resolving deltas:   9% (1/11)         remote: Resolving deltas:  18% (2/11)         remote: Resolving deltas:  27% (3/11)         remote: Resolving deltas:  36% (4/11)         remote: Resolving deltas:  45% (5/11)         remote: Resolving deltas:  54% (6/11)         remote: Resolving deltas:  63% (7/11)         remote: Resolving deltas:  72% (8/11)         remote: Resolving deltas:  81% (9/11)         remote: Resolving deltas:  90% (10/11)         remote: Resolving deltas: 100% (11/11)         remote: Resolving deltas: 100% (11/11), completed with 6 local objects.         To https://github.com/Cinbarker/FPGA_BAP.git    24fce4f..c5c6fa3  master -> master \r\ndismissDialog(\"Tcl Command Line\"); // bq\r\n// WARNING: HEventQueue.dispatchEvent() is taking  10798319 ms.\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 62 MB. Current time: 5/25/23, 11:05:04 PM CEST\r\n// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 10799770 ms. Increasing delay to 32399310 ms.\r\n// WARNING: HEventQueue.dispatchEvent() is taking  481336369 ms.\r\n// WARNING: HEventQueue.dispatchEvent() is taking  1177 ms.\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 61 MB. Current time: 5/31/23, 12:47:35 PM CEST\r\n// WARNING: HEventQueue.dispatchEvent() is taking  1162 ms.\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 62 MB. Current time: 5/31/23, 1:57:29 PM CEST\r\n// Elapsed time: 496852 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 278, 165); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 303, 183); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 297, 200); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 367, 193); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 367, 193); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 367, 193, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 213); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 213, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 361, 196); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 361, 196); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 361, 196, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 235); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 235, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 347, 298); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 347, 298, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 312); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 312); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 312); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 312); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 333, 312, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 513, 311); // ac\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 61 MB. Current time: 5/31/23, 2:27:33 PM CEST\r\n// Elapsed time: 2857 seconds\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 7, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, sim_1, uart_communication(rtl) (uart_communication.vhd)]\", 11, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, control_and_math_tb(bench) (control_and_math_tb.vhd)]\", 8, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_and_control_tb(bench) (uart_and_control_tb.vhd)]\", 9, true); // D - Node\r\nselectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, \"[root, Simulation Sources, integration_tbs, uart_control_and_siggen_tb(bench) (uart_control_and_siggen_tb.vhd)]\", 7, true); // D - Node\r\n// [GUI Memory]: 134 MB (+1647kb) [142:28:56]\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 191, 218); // ac\r\n// Elapsed time: 95 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 13, 78); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 6, 128); // ac\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'v'); // ac\r\ntypeControlKey(null, null, 'z');\r\ntypeControlKey(null, null, 'z');\r\ntypeControlKey(null, null, 'z');\r\ntypeControlKey(null, null, 'z');\r\ntypeControlKey(null, null, 'z');\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 153, 246); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 153, 246, false, false, false, false, true); // ac - Double Click\r\n// Elapsed time: 11 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 916, 229); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 916, 229, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\n// Elapsed time: 11 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 491, 231); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 491, 231, false, false, false, false, true); // ac - Double Click\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 598, 235); // ac\r\n// Elapsed time: 10 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 560, 132); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 559, 132, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 609, 129); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 609, 129, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\n// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 69 MB. Current time: 5/31/23, 2:57:33 PM CEST\r\n// Elapsed time: 404 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 3, 183); // ac\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'v'); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 527, 275); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 527, 275, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 621, 281); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 621, 281, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\n// Elapsed time: 57 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 503, 452); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 503, 452, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 607, 447); // ac\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 607, 447, false, false, false, false, true); // ac - Double Click\r\ntypeControlKey((HResource) null, \"uart_control_and_siggen_tb.vhd\", 'c'); // ac\r\n// Elapsed time: 19 seconds\r\nselectCodeEditor(\"uart_control_and_siggen_tb.vhd\", 393, 280); // ac\r\n// TclEventType: DG_GRAPH_STALE\r\n// TclEventType: FILE_SET_CHANGE\r\n// Elapsed time: 16 seconds\r\nsetText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, \"git pull\", true); // h.a\r\n// Tcl Command: 'git pull'\r\n// Tcl Command: 'git pull'\r\n// Tcl Message: git pull \r\n// Tcl Message: Updating c5c6fa3..d840227 error: Your local changes to the following files would be overwritten by merge: \tsrc/testbench/integration_tbs/uart_control_and_siggen_tb.vhd \tvivado_project/vivado.jou \tvivado_project/vivado.log Please commit your changes or stash them before you merge. Aborting \r\n
===================================================================
diff --git a/vivado_project/vivado_pid30848.str b/vivado_project/vivado_pid30848.str
--- a/vivado_project/vivado_pid30848.str	
+++ b/vivado_project/vivado_pid30848.str	
@@ -957,3 +957,185 @@
 // Tcl Command: 'git pull'
 // Tcl Message: git pull 
 // Tcl Message: Updating c5c6fa3..d840227 error: Your local changes to the following files would be overwritten by merge: 	src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd 	vivado_project/vivado.jou 	vivado_project/vivado.log Please commit your changes or stash them before you merge. Aborting 
+// Elapsed time: 15 seconds
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git add .", true); // h.a
+// Tcl Command: 'git add .'
+// Tcl Command: 'git add .'
+// Tcl Message: git add . 
+// Tcl Command: 'rdi::info_commands {c*}'
+// Tcl Command: 'rdi::match_options {git} {}'
+// Elapsed time: 31 seconds
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git commit -m \"New sim parameters\"", true); // h.a
+// Tcl Command: 'git commit -m "New sim parameters"'
+// Tcl Command: 'git commit -m "New sim parameters"'
+// TclEventType: PROJECT_CHANGE
+// TclEventType: DG_GRAPH_STALE
+// Tcl Message: git commit -m "New sim parameters" 
+// TclEventType: DG_GRAPH_STALE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: DG_GRAPH_STALE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: DG_GRAPH_STALE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// Tcl Message: INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'  INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script. 
+// Tcl Message: fpga-bap-project.tcl [master 89f8a96] New sim parameters  10 files changed, 1354 insertions(+), 8 deletions(-)  create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_12_49_[Changes]/shelved.patch  create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_12_49__Changes_.xml  create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_14_13_[Changes]/shelved.patch  create mode 100644 .idea/shelf/Uncommitted_changes_before_Update_at_31-May-23_14_13__Changes_.xml  create mode 100644 Test_Creator.py 
+dismissDialog("Tcl Command Line"); // bq
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git push", true); // h.a
+// Tcl Command: 'git push'
+// Tcl Command: 'git push'
+// Tcl Message: git push 
+// Tcl Message: To https://github.com/Cinbarker/FPGA_BAP.git  ! [rejected]        master -> master (non-fast-forward) error: failed to push some refs to 'https://github.com/Cinbarker/FPGA_BAP.git' hint: Updates were rejected because the tip of your current branch is behind hint: its remote counterpart. Integrate the remote changes (e.g. hint: 'git pull ...') before pushing again. hint: See the 'Note about fast-forwards' in 'git push --help' for details. 
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git pull", true); // h.a
+// Tcl Command: 'git pull'
+// Tcl Command: 'git pull'
+// Tcl Message: git pull 
+// Tcl Message: error: Your local changes to the following files would be overwritten by merge: 	vivado_project/vivado.jou 	vivado_project/vivado.log Please commit your changes or stash them before you merge. Aborting 
+// Elapsed time: 91 seconds
+expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 13); // D
+expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // D
+collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // D
+collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 4); // D
+selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // g
+selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // g
+selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g
+// Elapsed time: 27 seconds
+selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 217, 77); // cD
+selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 203, 83); // cD
+selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 219, 74); // cD
+// Elapsed time: 23 seconds
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git add .", true); // h.a
+// Tcl Command: 'git add .'
+// Tcl Command: 'git add .'
+// Tcl Message: git add . 
+// Tcl Message: warning: LF will be replaced by CRLF in vivado_project/vivado.jou. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado.log. The file will have its original line endings in your working directory warning: LF will be replaced by CRLF in vivado_project/vivado_pid30848.str. The file will have its original line endings in your working directory 
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git commit -m \"New sim parameters\"", true); // h.a
+// Tcl Command: 'git commit -m "New sim parameters"'
+// Tcl Command: 'git commit -m "New sim parameters"'
+// TclEventType: PROJECT_CHANGE
+// TclEventType: DG_GRAPH_STALE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: DG_GRAPH_STALE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: DG_GRAPH_STALE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// Tcl Message: git commit -m "New sim parameters" 
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// TclEventType: PROJECT_CHANGE
+// TclEventType: FILE_SET_CHANGE
+// Tcl Message: INFO: [Vivado-projutils-8] Tcl script 'fpga-bap-project.tcl' generated in output directory 'C:/Users/Nicolas/Desktop/FPGA_BAP'  INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script. 
+// Tcl Message: fpga-bap-project.tcl [master 81133e6] New sim parameters  3 files changed, 114 insertions(+) 
+dismissDialog("Tcl Command Line"); // bq
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git push", true); // h.a
+// Tcl Command: 'git push'
+// Tcl Command: 'git push'
+// Tcl Message: git push 
+// Tcl Message: To https://github.com/Cinbarker/FPGA_BAP.git  ! [rejected]        master -> master (non-fast-forward) error: failed to push some refs to 'https://github.com/Cinbarker/FPGA_BAP.git' hint: Updates were rejected because the tip of your current branch is behind hint: its remote counterpart. Integrate the remote changes (e.g. hint: 'git pull ...') before pushing again. hint: See the 'Note about fast-forwards' in 'git push --help' for details. 
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git pull", true); // h.a
+// Tcl Command: 'git pull'
+// Tcl Command: 'git pull'
+// Tcl Message: git pull 
+// Tcl Message: error: Your local changes to the following files would be overwritten by merge: 	vivado_project/vivado.jou 	vivado_project/vivado.log Please commit your changes or stash them before you merge. Aborting 
+// Tcl Command: 'rdi::info_commands bd::match_path'
+// Tcl Command: 'rdi::info_commands bd::match_path'
+// Tcl Command: 'rdi::info_commands bd::match_path'
+// Elapsed time: 38 seconds
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git merge origin/master", true); // h.a
+// Tcl Command: 'git merge origin/master'
+// Tcl Command: 'git merge origin/master'
+// Tcl Message: git merge origin/master 
+// Tcl Message: error: Your local changes to the following files would be overwritten by merge: 	vivado_project/vivado.jou 	vivado_project/vivado.log Please commit your changes or stash them before you merge. Aborting 
+// Tcl Command: 'rdi::info_commands bd::match_path'
+// Tcl Command: 'rdi::match_options {git} {}'
+// Tcl Command: 'rdi::match_options {git} {X}'
+// Elapsed time: 21 seconds
+setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "git merge -X theirs origin/master", true); // h.a
+// Tcl Command: 'git merge -X theirs origin/master'
+// Tcl Command: 'git merge -X theirs origin/master'
+// Tcl Message: git merge -X theirs origin/master 
+// Tcl Message: error: Your local changes to the following files would be overwritten by merge: 	vivado_project/vivado.jou 	vivado_project/vivado.log Please commit your changes or stash them before you merge. Aborting 
+// Elapsed time: 39 seconds
+selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 286, 43); // cD
+selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 217, 74); // cD
+// WARNING: HEventQueue.dispatchEvent() is taking  3439 ms.
+// HMemoryUtils.trashcanNow. Engine heap size: 1,037 MB. GUI used memory: 70 MB. Current time: 5/31/23, 3:27:37 PM CEST
+// Elapsed time: 1966 seconds
+selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // f
+// Run Command: RDIResourceCommand.RDICommands_SETTINGS
+// Tcl Command: 'rdi::info_commands {device::*}'
+// Tcl Command: 'rdi::info_commands {debug::*}'
+// Tcl Command: 'rdi::info_commands {*}'
+// WARNING: HEventQueue.dispatchEvent() is taking  2042 ms.
+selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP]", 7, true); // s - Node
+// Elapsed time: 14 seconds
+selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
+dismissDialog("Settings"); // d
+// [GUI Memory]: 162 MB (+22446kb) [143:19:18]
+// Elapsed time: 11 seconds
+selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Settings]", 1, false); // f
+// Run Command: RDIResourceCommand.RDICommands_SETTINGS
+selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
+dismissDialog("Settings"); // d
+selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // f
+// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
+dismissDialog("Open IP Catalog"); // bq
+expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Audio Connectivity & Processing ;  ;  ;  ; ", 2); // z
+selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Audio Formatter ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:audio_formatter:1.0", 4, "Audio Formatter", 0, true); // z - Node
+expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Audio Formatter ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:audio_formatter:1.0", 4); // z
+selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Audio Formatter ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:audio_formatter:1.0", 4, "Audio Formatter", 0, true, false, false, false, false, true); // z - Double Click - Node
+// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
+// TclEventType: LOAD_FEATURE
+dismissDialog("Customize IP"); // i
