#! /nix/store/g24dhyh3vnsp91yp1xj2kd0b18vnl3jc-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/g24dhyh3vnsp91yp1xj2kd0b18vnl3jc-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/g24dhyh3vnsp91yp1xj2kd0b18vnl3jc-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/g24dhyh3vnsp91yp1xj2kd0b18vnl3jc-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/g24dhyh3vnsp91yp1xj2kd0b18vnl3jc-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/g24dhyh3vnsp91yp1xj2kd0b18vnl3jc-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x83a6e80 .scope module, "gates_test" "gates_test" 2 3;
 .timescale 0 0;
v0x840d670_0 .var "a", 0 0;
RS_0x7f37c6c9b2b8 .resolv tri, L_0x840e310, L_0x840e3d0, L_0x840e490;
v0x840d710_0 .net8 "and_out", 0 0, RS_0x7f37c6c9b2b8;  3 drivers, strength-aware
v0x840d820_0 .var "b", 0 0;
v0x840d8c0_0 .var/i "i", 31 0;
RS_0x7f37c6c9b4f8 .resolv tri, L_0x840fe40, L_0x840feb0, L_0x840ff70;
v0x840d960_0 .net8 "nor_out", 0 0, RS_0x7f37c6c9b4f8;  3 drivers, strength-aware
RS_0x7f37c6c9bc48 .resolv tri, L_0x840f040, L_0x840f100, L_0x840f200;
v0x840da50_0 .net8 "not_out", 0 0, RS_0x7f37c6c9bc48;  3 drivers, strength-aware
RS_0x7f37c6c9c128 .resolv tri, L_0x840ecd0, L_0x840ed90, L_0x840ee90;
v0x840db40_0 .net8 "or_out", 0 0, RS_0x7f37c6c9c128;  3 drivers, strength-aware
RS_0x7f37c6c9c4e8 .resolv tri, L_0x84112f0, L_0x84113b0, L_0x84114b0;
v0x840dc30_0 .net8 "xor_out", 0 0, RS_0x7f37c6c9c4e8;  3 drivers, strength-aware
S_0x83a7010 .scope module, "and_gate" "And" 2 9, 3 3 0, S_0x83a6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x8403af0_0 .net "a", 0 0, v0x840d670_0;  1 drivers
v0x8403b90_0 .net "b", 0 0, v0x840d820_0;  1 drivers
RS_0x7f37c6c9b138 .resolv tri, L_0x840de00, L_0x840de70, L_0x840df50;
v0x8403c30_0 .net8 "nand_out", 0 0, RS_0x7f37c6c9b138;  3 drivers, strength-aware
v0x8403d00_0 .net8 "out", 0 0, RS_0x7f37c6c9b2b8;  alias, 3 drivers, strength-aware
S_0x83cf950 .scope module, "nand1" "Nand" 3 5, 4 1 0, S_0x83a7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840dd20 .functor NMOS 1, L_0x7f37c6c52018, v0x840d820_0, C4<0>, C4<0>;
L_0x840de00 .functor NMOS 1, L_0x840dd20, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c52060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840de70 .functor PMOS 1, L_0x7f37c6c52060, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c520a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840df50 .functor PMOS 1, L_0x7f37c6c520a8, v0x840d820_0, C4<0>, C4<0>;
v0x83cfb80_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52018;  1 drivers
v0x8402cf0_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52060;  1 drivers
v0x8402dd0_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c520a8;  1 drivers
v0x8402e90_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8402f50_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
v0x8403060_0 .net8 "o1", 0 0, L_0x840dd20;  1 drivers, strength-aware
v0x8403120_0 .net8 "out", 0 0, RS_0x7f37c6c9b138;  alias, 3 drivers, strength-aware
S_0x8403260 .scope module, "nand2" "Nand" 3 6, 4 1 0, S_0x83a7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c520f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840e250 .functor NMOS 1, L_0x7f37c6c520f0, RS_0x7f37c6c9b138, C4<0>, C4<0>;
L_0x840e310 .functor NMOS 1, L_0x840e250, RS_0x7f37c6c9b138, C4<0>, C4<0>;
L_0x7f37c6c52138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840e3d0 .functor PMOS 1, L_0x7f37c6c52138, RS_0x7f37c6c9b138, C4<0>, C4<0>;
L_0x7f37c6c52180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840e490 .functor PMOS 1, L_0x7f37c6c52180, RS_0x7f37c6c9b138, C4<0>, C4<0>;
v0x8403490_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c520f0;  1 drivers
v0x8403590_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52138;  1 drivers
v0x8403670_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52180;  1 drivers
v0x8403730_0 .net8 "a", 0 0, RS_0x7f37c6c9b138;  alias, 3 drivers, strength-aware
v0x84037d0_0 .net8 "b", 0 0, RS_0x7f37c6c9b138;  alias, 3 drivers, strength-aware
v0x8403910_0 .net8 "o1", 0 0, L_0x840e250;  1 drivers, strength-aware
v0x84039b0_0 .net8 "out", 0 0, RS_0x7f37c6c9b2b8;  alias, 3 drivers, strength-aware
S_0x8403dd0 .scope module, "nor_gate" "Nor" 2 12, 3 20 0, S_0x83a6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x8406dc0_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8406e60_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
RS_0x7f37c6c9b498 .resolv tri, L_0x840fa00, L_0x840fac0, L_0x840fb80;
v0x8406f20_0 .net8 "or_out", 0 0, RS_0x7f37c6c9b498;  3 drivers, strength-aware
v0x8406fc0_0 .net8 "out", 0 0, RS_0x7f37c6c9b4f8;  alias, 3 drivers, strength-aware
S_0x8404000 .scope module, "not1" "Not" 3 23, 3 16 0, S_0x8403dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x8404af0_0 .net8 "a", 0 0, RS_0x7f37c6c9b498;  alias, 3 drivers, strength-aware
v0x8404be0_0 .net8 "out", 0 0, RS_0x7f37c6c9b4f8;  alias, 3 drivers, strength-aware
S_0x8404220 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x8404000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c527b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840fd80 .functor NMOS 1, L_0x7f37c6c527b0, RS_0x7f37c6c9b498, C4<0>, C4<0>;
L_0x840fe40 .functor NMOS 1, L_0x840fd80, RS_0x7f37c6c9b498, C4<0>, C4<0>;
L_0x7f37c6c527f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840feb0 .functor PMOS 1, L_0x7f37c6c527f8, RS_0x7f37c6c9b498, C4<0>, C4<0>;
L_0x7f37c6c52840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840ff70 .functor PMOS 1, L_0x7f37c6c52840, RS_0x7f37c6c9b498, C4<0>, C4<0>;
v0x8404490_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c527b0;  1 drivers
v0x8404590_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c527f8;  1 drivers
v0x8404670_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52840;  1 drivers
v0x8404760_0 .net8 "a", 0 0, RS_0x7f37c6c9b498;  alias, 3 drivers, strength-aware
v0x8404820_0 .net8 "b", 0 0, RS_0x7f37c6c9b498;  alias, 3 drivers, strength-aware
v0x8404910_0 .net8 "o1", 0 0, L_0x840fd80;  1 drivers, strength-aware
v0x84049b0_0 .net8 "out", 0 0, RS_0x7f37c6c9b4f8;  alias, 3 drivers, strength-aware
S_0x8404cc0 .scope module, "or1" "Or" 3 22, 3 9 0, S_0x8403dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x84068a0_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8406940_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
RS_0x7f37c6c9b6d8 .resolv tri, L_0x840f3b0, L_0x840f470, L_0x840f4e0;
v0x8406a90_0 .net8 "nand_out1", 0 0, RS_0x7f37c6c9b6d8;  3 drivers, strength-aware
RS_0x7f37c6c9b858 .resolv tri, L_0x840f690, L_0x840f750, L_0x840f850;
v0x8406b60_0 .net8 "nand_out2", 0 0, RS_0x7f37c6c9b858;  3 drivers, strength-aware
v0x8406c00_0 .net8 "out", 0 0, RS_0x7f37c6c9b498;  alias, 3 drivers, strength-aware
S_0x8404ef0 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x8404cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840f2f0 .functor NMOS 1, L_0x7f37c6c52528, v0x840d670_0, C4<0>, C4<0>;
L_0x840f3b0 .functor NMOS 1, L_0x840f2f0, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c52570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840f470 .functor PMOS 1, L_0x7f37c6c52570, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c525b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840f4e0 .functor PMOS 1, L_0x7f37c6c525b8, v0x840d670_0, C4<0>, C4<0>;
v0x8405160_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52528;  1 drivers
v0x8405260_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52570;  1 drivers
v0x8405340_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c525b8;  1 drivers
v0x8405430_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8405520_0 .net "b", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8405610_0 .net8 "o1", 0 0, L_0x840f2f0;  1 drivers, strength-aware
v0x84056d0_0 .net8 "out", 0 0, RS_0x7f37c6c9b6d8;  alias, 3 drivers, strength-aware
S_0x8405810 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x8404cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840f5d0 .functor NMOS 1, L_0x7f37c6c52600, v0x840d820_0, C4<0>, C4<0>;
L_0x840f690 .functor NMOS 1, L_0x840f5d0, v0x840d820_0, C4<0>, C4<0>;
L_0x7f37c6c52648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840f750 .functor PMOS 1, L_0x7f37c6c52648, v0x840d820_0, C4<0>, C4<0>;
L_0x7f37c6c52690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840f850 .functor PMOS 1, L_0x7f37c6c52690, v0x840d820_0, C4<0>, C4<0>;
v0x8405a40_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52600;  1 drivers
v0x8405b40_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52648;  1 drivers
v0x8405c20_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52690;  1 drivers
v0x8405ce0_0 .net "a", 0 0, v0x840d820_0;  alias, 1 drivers
v0x8405dd0_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
v0x8405ec0_0 .net8 "o1", 0 0, L_0x840f5d0;  1 drivers, strength-aware
v0x8405f80_0 .net8 "out", 0 0, RS_0x7f37c6c9b858;  alias, 3 drivers, strength-aware
S_0x84060c0 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x8404cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c526d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840f940 .functor NMOS 1, L_0x7f37c6c526d8, RS_0x7f37c6c9b858, C4<0>, C4<0>;
L_0x840fa00 .functor NMOS 1, L_0x840f940, RS_0x7f37c6c9b6d8, C4<0>, C4<0>;
L_0x7f37c6c52720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840fac0 .functor PMOS 1, L_0x7f37c6c52720, RS_0x7f37c6c9b6d8, C4<0>, C4<0>;
L_0x7f37c6c52768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840fb80 .functor PMOS 1, L_0x7f37c6c52768, RS_0x7f37c6c9b858, C4<0>, C4<0>;
v0x84062f0_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c526d8;  1 drivers
v0x84063d0_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52720;  1 drivers
v0x84064b0_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52768;  1 drivers
v0x8406570_0 .net8 "a", 0 0, RS_0x7f37c6c9b6d8;  alias, 3 drivers, strength-aware
v0x8406610_0 .net8 "b", 0 0, RS_0x7f37c6c9b858;  alias, 3 drivers, strength-aware
v0x8406700_0 .net8 "o1", 0 0, L_0x840f940;  1 drivers, strength-aware
v0x84067a0_0 .net8 "out", 0 0, RS_0x7f37c6c9b498;  alias, 3 drivers, strength-aware
S_0x84070a0 .scope module, "not_gate" "Not" 2 11, 3 16 0, S_0x83a6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x8407b00_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8407ba0_0 .net8 "out", 0 0, RS_0x7f37c6c9bc48;  alias, 3 drivers, strength-aware
S_0x8407280 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x84070a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840ef80 .functor NMOS 1, L_0x7f37c6c52450, v0x840d670_0, C4<0>, C4<0>;
L_0x840f040 .functor NMOS 1, L_0x840ef80, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c52498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840f100 .functor PMOS 1, L_0x7f37c6c52498, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c524e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840f200 .functor PMOS 1, L_0x7f37c6c524e0, v0x840d670_0, C4<0>, C4<0>;
v0x84074d0_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52450;  1 drivers
v0x84075d0_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52498;  1 drivers
v0x84076b0_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c524e0;  1 drivers
v0x8407770_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8407810_0 .net "b", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8407900_0 .net8 "o1", 0 0, L_0x840ef80;  1 drivers, strength-aware
v0x84079c0_0 .net8 "out", 0 0, RS_0x7f37c6c9bc48;  alias, 3 drivers, strength-aware
S_0x8407c80 .scope module, "or_gate" "Or" 2 10, 3 9 0, S_0x83a6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x8409810_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x84098b0_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
RS_0x7f37c6c9be28 .resolv tri, L_0x840e640, L_0x840e700, L_0x840e770;
v0x8409970_0 .net8 "nand_out1", 0 0, RS_0x7f37c6c9be28;  3 drivers, strength-aware
RS_0x7f37c6c9bfa8 .resolv tri, L_0x840e960, L_0x840ea20, L_0x840eb20;
v0x8409a90_0 .net8 "nand_out2", 0 0, RS_0x7f37c6c9bfa8;  3 drivers, strength-aware
v0x8409b80_0 .net8 "out", 0 0, RS_0x7f37c6c9c128;  alias, 3 drivers, strength-aware
S_0x8407eb0 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x8407c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c521c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840e580 .functor NMOS 1, L_0x7f37c6c521c8, v0x840d670_0, C4<0>, C4<0>;
L_0x840e640 .functor NMOS 1, L_0x840e580, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c52210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840e700 .functor PMOS 1, L_0x7f37c6c52210, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c52258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840e770 .functor PMOS 1, L_0x7f37c6c52258, v0x840d670_0, C4<0>, C4<0>;
v0x8408120_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c521c8;  1 drivers
v0x8408220_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52210;  1 drivers
v0x8408300_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52258;  1 drivers
v0x84083c0_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8408460_0 .net "b", 0 0, v0x840d670_0;  alias, 1 drivers
v0x8408550_0 .net8 "o1", 0 0, L_0x840e580;  1 drivers, strength-aware
v0x8408610_0 .net8 "out", 0 0, RS_0x7f37c6c9be28;  alias, 3 drivers, strength-aware
S_0x8408750 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x8407c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c522a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840e8f0 .functor NMOS 1, L_0x7f37c6c522a0, v0x840d820_0, C4<0>, C4<0>;
L_0x840e960 .functor NMOS 1, L_0x840e8f0, v0x840d820_0, C4<0>, C4<0>;
L_0x7f37c6c522e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840ea20 .functor PMOS 1, L_0x7f37c6c522e8, v0x840d820_0, C4<0>, C4<0>;
L_0x7f37c6c52330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840eb20 .functor PMOS 1, L_0x7f37c6c52330, v0x840d820_0, C4<0>, C4<0>;
v0x8408980_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c522a0;  1 drivers
v0x8408a80_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c522e8;  1 drivers
v0x8408b60_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52330;  1 drivers
v0x8408c20_0 .net "a", 0 0, v0x840d820_0;  alias, 1 drivers
v0x8408cc0_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
v0x8408db0_0 .net8 "o1", 0 0, L_0x840e8f0;  1 drivers, strength-aware
v0x8408e70_0 .net8 "out", 0 0, RS_0x7f37c6c9bfa8;  alias, 3 drivers, strength-aware
S_0x8408fb0 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x8407c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x840ec10 .functor NMOS 1, L_0x7f37c6c52378, RS_0x7f37c6c9bfa8, C4<0>, C4<0>;
L_0x840ecd0 .functor NMOS 1, L_0x840ec10, RS_0x7f37c6c9be28, C4<0>, C4<0>;
L_0x7f37c6c523c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840ed90 .functor PMOS 1, L_0x7f37c6c523c0, RS_0x7f37c6c9be28, C4<0>, C4<0>;
L_0x7f37c6c52408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x840ee90 .functor PMOS 1, L_0x7f37c6c52408, RS_0x7f37c6c9bfa8, C4<0>, C4<0>;
v0x84091e0_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52378;  1 drivers
v0x84092c0_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c523c0;  1 drivers
v0x84093a0_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52408;  1 drivers
v0x8409490_0 .net8 "a", 0 0, RS_0x7f37c6c9be28;  alias, 3 drivers, strength-aware
v0x8409560_0 .net8 "b", 0 0, RS_0x7f37c6c9bfa8;  alias, 3 drivers, strength-aware
v0x8409650_0 .net8 "o1", 0 0, L_0x840ec10;  1 drivers, strength-aware
v0x84096f0_0 .net8 "out", 0 0, RS_0x7f37c6c9c128;  alias, 3 drivers, strength-aware
S_0x8409c90 .scope module, "xor_gate" "Xor" 2 13, 3 26 0, S_0x83a6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x840d060_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x840d310_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
RS_0x7f37c6c9c338 .resolv tri, L_0x8410120, L_0x84105f0, L_0x84106f0;
v0x840d3d0_0 .net8 "nand_out", 0 0, RS_0x7f37c6c9c338;  3 drivers, strength-aware
RS_0x7f37c6c9c488 .resolv tri, L_0x8410f80, L_0x8411080, L_0x8411140;
v0x840d4c0_0 .net8 "or_out", 0 0, RS_0x7f37c6c9c488;  3 drivers, strength-aware
v0x840d560_0 .net8 "out", 0 0, RS_0x7f37c6c9c4e8;  alias, 3 drivers, strength-aware
S_0x8409f10 .scope module, "nand1" "Nand" 3 28, 4 1 0, S_0x8409c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x8410060 .functor NMOS 1, L_0x7f37c6c52888, v0x840d820_0, C4<0>, C4<0>;
L_0x8410120 .functor NMOS 1, L_0x8410060, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c528d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x84105f0 .functor PMOS 1, L_0x7f37c6c528d0, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c52918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x84106f0 .functor PMOS 1, L_0x7f37c6c52918, v0x840d820_0, C4<0>, C4<0>;
v0x840a180_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52888;  1 drivers
v0x840a280_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c528d0;  1 drivers
v0x840a360_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52918;  1 drivers
v0x840a420_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x840a4c0_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
v0x840a5b0_0 .net8 "o1", 0 0, L_0x8410060;  1 drivers, strength-aware
v0x840a670_0 .net8 "out", 0 0, RS_0x7f37c6c9c338;  alias, 3 drivers, strength-aware
S_0x840a7b0 .scope module, "nand2" "Nand" 3 30, 4 1 0, S_0x8409c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x8411230 .functor NMOS 1, L_0x7f37c6c52be8, RS_0x7f37c6c9c488, C4<0>, C4<0>;
L_0x84112f0 .functor NMOS 1, L_0x8411230, RS_0x7f37c6c9c338, C4<0>, C4<0>;
L_0x7f37c6c52c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x84113b0 .functor PMOS 1, L_0x7f37c6c52c30, RS_0x7f37c6c9c338, C4<0>, C4<0>;
L_0x7f37c6c52c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x84114b0 .functor PMOS 1, L_0x7f37c6c52c78, RS_0x7f37c6c9c488, C4<0>, C4<0>;
v0x840a9e0_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52be8;  1 drivers
v0x840aae0_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52c30;  1 drivers
v0x840abc0_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52c78;  1 drivers
v0x840ac80_0 .net8 "a", 0 0, RS_0x7f37c6c9c338;  alias, 3 drivers, strength-aware
v0x840ad20_0 .net8 "b", 0 0, RS_0x7f37c6c9c488;  alias, 3 drivers, strength-aware
v0x840ae10_0 .net8 "o1", 0 0, L_0x8411230;  1 drivers, strength-aware
v0x840aed0_0 .net8 "out", 0 0, RS_0x7f37c6c9c4e8;  alias, 3 drivers, strength-aware
S_0x840b010 .scope module, "or1" "Or" 3 29, 3 9 0, S_0x8409c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x840cb70_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x840cc10_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
RS_0x7f37c6c9c668 .resolv tri, L_0x84108a0, L_0x8410960, L_0x8410a60;
v0x840ccd0_0 .net8 "nand_out1", 0 0, RS_0x7f37c6c9c668;  3 drivers, strength-aware
RS_0x7f37c6c9c7e8 .resolv tri, L_0x8410c10, L_0x8410cd0, L_0x8410dd0;
v0x840cdf0_0 .net8 "nand_out2", 0 0, RS_0x7f37c6c9c7e8;  3 drivers, strength-aware
v0x840cee0_0 .net8 "out", 0 0, RS_0x7f37c6c9c488;  alias, 3 drivers, strength-aware
S_0x840b240 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x840b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x84107e0 .functor NMOS 1, L_0x7f37c6c52960, v0x840d670_0, C4<0>, C4<0>;
L_0x84108a0 .functor NMOS 1, L_0x84107e0, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c529a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8410960 .functor PMOS 1, L_0x7f37c6c529a8, v0x840d670_0, C4<0>, C4<0>;
L_0x7f37c6c529f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8410a60 .functor PMOS 1, L_0x7f37c6c529f0, v0x840d670_0, C4<0>, C4<0>;
v0x840b490_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52960;  1 drivers
v0x840b590_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c529a8;  1 drivers
v0x840b670_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c529f0;  1 drivers
v0x840b730_0 .net "a", 0 0, v0x840d670_0;  alias, 1 drivers
v0x840b7d0_0 .net "b", 0 0, v0x840d670_0;  alias, 1 drivers
v0x840b8c0_0 .net8 "o1", 0 0, L_0x84107e0;  1 drivers, strength-aware
v0x840b980_0 .net8 "out", 0 0, RS_0x7f37c6c9c668;  alias, 3 drivers, strength-aware
S_0x840bac0 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x840b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x8410b50 .functor NMOS 1, L_0x7f37c6c52a38, v0x840d820_0, C4<0>, C4<0>;
L_0x8410c10 .functor NMOS 1, L_0x8410b50, v0x840d820_0, C4<0>, C4<0>;
L_0x7f37c6c52a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8410cd0 .functor PMOS 1, L_0x7f37c6c52a80, v0x840d820_0, C4<0>, C4<0>;
L_0x7f37c6c52ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8410dd0 .functor PMOS 1, L_0x7f37c6c52ac8, v0x840d820_0, C4<0>, C4<0>;
v0x840bcf0_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52a38;  1 drivers
v0x840bdf0_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52a80;  1 drivers
v0x840bed0_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52ac8;  1 drivers
v0x840bf90_0 .net "a", 0 0, v0x840d820_0;  alias, 1 drivers
v0x840c030_0 .net "b", 0 0, v0x840d820_0;  alias, 1 drivers
v0x840c120_0 .net8 "o1", 0 0, L_0x8410b50;  1 drivers, strength-aware
v0x840c1e0_0 .net8 "out", 0 0, RS_0x7f37c6c9c7e8;  alias, 3 drivers, strength-aware
S_0x840c320 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x840b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f37c6c52b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x8410ec0 .functor NMOS 1, L_0x7f37c6c52b10, RS_0x7f37c6c9c7e8, C4<0>, C4<0>;
L_0x8410f80 .functor NMOS 1, L_0x8410ec0, RS_0x7f37c6c9c668, C4<0>, C4<0>;
L_0x7f37c6c52b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8411080 .functor PMOS 1, L_0x7f37c6c52b58, RS_0x7f37c6c9c668, C4<0>, C4<0>;
L_0x7f37c6c52ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8411140 .functor PMOS 1, L_0x7f37c6c52ba0, RS_0x7f37c6c9c7e8, C4<0>, C4<0>;
v0x840c550_0 .net/2s *"_ivl_0", 0 0, L_0x7f37c6c52b10;  1 drivers
v0x840c630_0 .net/2s *"_ivl_2", 0 0, L_0x7f37c6c52b58;  1 drivers
v0x840c710_0 .net/2s *"_ivl_4", 0 0, L_0x7f37c6c52ba0;  1 drivers
v0x840c800_0 .net8 "a", 0 0, RS_0x7f37c6c9c668;  alias, 3 drivers, strength-aware
v0x840c8d0_0 .net8 "b", 0 0, RS_0x7f37c6c9c7e8;  alias, 3 drivers, strength-aware
v0x840c9c0_0 .net8 "o1", 0 0, L_0x8410ec0;  1 drivers, strength-aware
v0x840ca60_0 .net8 "out", 0 0, RS_0x7f37c6c9c488;  alias, 3 drivers, strength-aware
    .scope S_0x83a6e80;
T_0 ;
    %vpi_call 2 17 "$display", "Testing all logic gates" {0 0 0};
    %vpi_call 2 18 "$display", "a b | AND OR NOT NOR XOR" {0 0 0};
    %vpi_call 2 19 "$display", "----+----------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x840d8c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x840d8c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x840d8c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x840d670_0, 0, 1;
    %load/vec4 v0x840d8c0_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x840d820_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 31 "$display", "%b %b | %b   %b  %b   %b   %b", v0x840d670_0, v0x840d820_0, v0x840d710_0, v0x840db40_0, v0x840da50_0, v0x840d960_0, v0x840dc30_0 {0 0 0};
    %load/vec4 v0x840d8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x840d8c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "gates_test.v";
    "./others.v";
    "./nand.v";
