const e=JSON.parse('{"key":"v-4d48bdb6","path":"/en/tools/ieda-platform/iEDA-design-doc.html","title":"iEDA Design Description","lang":"en-US","frontmatter":{"title":"iEDA Design Description","order":4},"headers":[{"level":2,"title":"1. Introduction","slug":"_1-introduction","link":"#_1-introduction","children":[{"level":3,"title":"1.1 Foundation of Chip Design","slug":"_1-1-foundation-of-chip-design","link":"#_1-1-foundation-of-chip-design","children":[]},{"level":3,"title":"1.2 Design Requirements and Goals","slug":"_1-2-design-requirements-and-goals","link":"#_1-2-design-requirements-and-goals","children":[]}]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":4.23,"words":1268},"filePathRelative":"en/tools/ieda-platform/iEDA-design-doc.md","localizedDate":"August 8, 2024","excerpt":"<h2> 1. Introduction</h2>\\n<p>For modern very large-scale digital integrated circuit (VLSI) design, electronic design automation (EDA) is a crucial tool. \\"To be continued\\"</p>\\n<h3> 1.1 Foundation of Chip Design</h3>\\n<h4> 1.1.1 Chip Design Hierarchy</h4>\\n<p>From a hierarchical perspective, chip design can be generally divided into the following levels:</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
