This is a simple verilog training.
There are some simple modules which use transistor and gate level designs.

* The worst case delays are included in logic gates.
* The Testbenches are included.
* The code is written in System Verilog language.
* The Problem Description is Included.

----------------------------------------------
Seyyed Ali Akhavani
