Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)

Date      :  Tue Aug 27 11:18:52 2024
Project   :  D:\libero_tests\I2C_smart_build
Component :  MSS_sys_i2c_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/MSS_sys_i2c_sb.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/MSS_sys_i2c_sb.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/CCC_0/MSS_sys_i2c_sb_CCC_0_FCCC.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/COREI2C/7.0.102/rtl/vlog/core/corei2c.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/COREI2C/7.0.102/rtl/vlog/core/corei2creal.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
    D:/libero_tests/I2C_smart_build/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/FABOSC_0/MSS_sys_i2c_sb_FABOSC_0_OSC.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/MSS_sys_i2c_sb.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/MSS_sys_i2c_sb_MSS.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    D:/libero_tests/I2C_smart_build/component/Actel/SgCore/OSC/2.0.101/osc_comps.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/MSS_sys_i2c_sb_MSS_syn.v

HDL source files for Mentor Precision Synthesis tool:
    D:/libero_tests/I2C_smart_build/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/MSS_sys_i2c_sb_MSS_pre.v

Stimulus files for all Simulation tools:
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/subsystem.bfm
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/subsystem.bfm
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/subsystem.bfm
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb/subsystem.bfm
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/CM3_compile_bfm.tcl
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/user.bfm
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/test.bfm
    D:/libero_tests/I2C_smart_build/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

Firmware files for all Software IDE tools:
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/sys_config_mss_clocks.h

Configuration files to be used for Programming:
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/ENVM.cfg

Configuration files to be used for all Simulation tools:
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb_MSS/ENVM.cfg

Constraint files:
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb\CCC_0\MSS_sys_i2c_sb_CCC_0_FCCC.sdc
    D:/libero_tests/I2C_smart_build/component/work/MSS_sys_i2c_sb\FABOSC_0\MSS_sys_i2c_sb_FABOSC_0_OSC.sdc
