# FPGA-Workshop
<br />Day 1: Counter Design & Implementation
<br /> Counter
<br /> ![counter](https://user-images.githubusercontent.com/69295749/160335658-a66818c6-14f7-4efe-bf7e-adb9f707a478.jpg)
<br /> clock constraints
<br /> ![pinouts and clock constraints](https://user-images.githubusercontent.com/69295749/160336145-9ba93611-1699-487d-9a6e-6c412cc10f86.jpg)
<br /> final vio design 
<br /> ![vio design](https://user-images.githubusercontent.com/69295749/160336233-3dcf51e9-f904-4295-8d58-54649d88d922.jpg)
<br />
<br /> Day 2: Open FPGA
<br /> VTR and VPR Flow
<br /> VPR Flow Results
<br /> ![VPR flow results](https://user-images.githubusercontent.com/69295749/160340362-f8b6e02c-ddea-4cc7-aec0-a581e3b7dcc6.jpg)
<br /> Toggle nets
<br /> ![Toggle nets](https://user-images.githubusercontent.com/69295749/160340581-9304d1b6-34cd-4212-bd8b-6fea458d6a43.jpg)
<br /> 
<br /> VTR Script
<br /> ![VTR script](https://user-images.githubusercontent.com/69295749/160340771-c76d97af-d0f0-4704-a12f-21d78602e84c.jpg)
<br />
<br /> ANalysis with VTR and VPR flow
<br /> ![ANalysis with VTR and VPR flow](https://user-images.githubusercontent.com/69295749/160341176-59156982-7df0-408f-abb8-10a4fc13f4ba.jpg)
<br />
<br /> Area Report
<br /> ![Area report](https://user-images.githubusercontent.com/69295749/160341244-38f1ddf7-6cf9-40fd-a36b-420063d82b73.jpg)
<br />
<br />
<br /> Day 3
<br />
<br /> RISC V
<br /> Setting up of Vivado Project. The files used are "mythcore_test_no_ILA.v" and "test.v" from fpga_workshop_collaterals
<br />![mythcore_test_no_ILA v](https://user-images.githubusercontent.com/69295749/160451385-cb55470c-84d4-4b3d-a182-4e6a283d6653.jpg)
<br />
<br />Simulation results
<br /> ![simulation results](https://user-images.githubusercontent.com/69295749/160451485-ce116ccd-f602-457b-ac16-5ca302a3b775.jpg)
<br />
<br /> Timing summary
<br /> ![timing summar](https://user-images.githubusercontent.com/69295749/160451516-8e5faf0b-d1ea-4090-8da4-443fa4f555d6.jpg)
<br />
<br />
<br />Day 4
<br />
<br /> Skywater Opensource FPGAs
<br />
<br />open fpga run
<br />![Open FPGA run](https://user-images.githubusercontent.com/69295749/160452238-1b1c090d-587a-421d-8c03-7e36ed6674aa.jpg)
<br />
<br /> Open FPGA run for counter
<br /> ![open fpga run for counter](https://user-images.githubusercontent.com/69295749/160452419-1bc145ef-01ac-4cad-94b0-2b94ce1a1b58.jpg)
<br />
<br /> post synthesis design simulation
<br />![post synthesis design simulation](https://user-images.githubusercontent.com/69295749/160452565-f1b0c39c-e9ed-46c1-8506-889e94441552.jpg)

