

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'
================================================================
* Date:           Tue Feb 21 11:21:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.846 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.200 us | 0.200 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                  |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                             |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338  |shift_line_buffer_array_ap_ufixed_32u_config5_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_s_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_1_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_2_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_3_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_4_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_5_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_6_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_7_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_8_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_9_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_10_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_11_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_12_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_13_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_14_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_15_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_16_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1630    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_17_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1638    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_18_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1646    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_19_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1654    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_20_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1662    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_21_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1670    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_22_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1678    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_23_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1686    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_24_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1694    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_25_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1702    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_26_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1710    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_27_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1718    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_28_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1726    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_29_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1734    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_30_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1742    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_0_31_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1750    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +------------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       18|       18|         4|          1|          1|    16|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    386|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    2049|   2656|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    693|    -|
|Register         |        0|      -|    1074|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    3123|   3799|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------+---------+-------+------+------+-----+
    |                             Instance                             |                      Module                     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------+---------+-------+------+------+-----+
    |p_0_s_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_1_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_2_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_3_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_4_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_5_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_6_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_7_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_8_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_9_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574     |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_10_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_11_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_12_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_13_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_14_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_15_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_16_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1630    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_17_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1638    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_18_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1646    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_19_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1654    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_20_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1662    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_21_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1670    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_22_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1678    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_23_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1686    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_24_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1694    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_25_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1702    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_26_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1710    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_27_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1718    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_28_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1726    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_29_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1734    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_30_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1742    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |p_0_31_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1750    |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s  |        0|      0|     0|    51|    0|
    |call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338  |shift_line_buffer_array_ap_ufixed_32u_config5_s  |        0|      0|  2049|  1024|    0|
    +------------------------------------------------------------------+-------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                             |                                                 |        0|      0|  2049|  2656|    0|
    +------------------------------------------------------------------+-------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_1884_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_1896_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_1834_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_1846_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_1764_p2              |     +    |      0|  0|  15|           5|           1|
    |and_ln185_1_fu_1816_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln185_2_fu_1822_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_1810_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1091                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1098                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1303                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_485                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_507                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op110         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op503         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_1_fu_1784_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_2_fu_1794_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_3_fu_1804_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_fu_1774_p2             |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln203_fu_1828_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln207_fu_1878_p2             |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln233_fu_1758_p2             |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln213_fu_1902_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_1852_p3           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 386|         349|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                      |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_16_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_17_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_18_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_19_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_20_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_21_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_22_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_23_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_24_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_25_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_26_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_27_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_28_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_29_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_30_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_31_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                         |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten_reg_1316                       |   9|          2|    5|         10|
    |pX                                            |   9|          2|   32|         64|
    |pY                                            |   9|          2|   32|         64|
    |real_start                                    |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_16_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_17_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_18_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_19_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_20_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_21_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_22_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_23_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_24_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_25_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_26_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_27_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_28_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_29_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_30_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_31_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                          |   9|          2|    1|          2|
    |sX                                            |   9|          2|   32|         64|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 693|        153|  234|        502|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln185_2_reg_3787                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_1327                                   |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln203_reg_3791                                                            |   1|   0|    1|          0|
    |icmp_ln233_reg_3778                                                            |   1|   0|    1|          0|
    |indvar_flatten_reg_1316                                                        |   5|   0|    5|          0|
    |kernel_data_V_1_100                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_101                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_102                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_103                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_104                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_105                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_106                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_107                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_108                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_109                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_110                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_111                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_112                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_113                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_114                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_115                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_116                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_117                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_118                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_119                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_120                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_121                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_122                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_123                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_124                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_125                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_126                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_127                                                            |   6|   0|    6|          0|
    |kernel_data_V_1_32                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_33                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_34                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_35                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_36                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_37                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_38                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_39                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_40                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_41                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_42                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_43                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_44                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_45                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_46                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_47                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_48                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_49                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_50                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_51                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_52                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_53                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_54                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_55                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_56                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_57                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_58                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_59                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_60                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_61                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_62                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_63                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_96                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_97                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_98                                                             |   6|   0|    6|          0|
    |kernel_data_V_1_99                                                             |   6|   0|    6|          0|
    |pX                                                                             |  32|   0|   32|          0|
    |pY                                                                             |  32|   0|   32|          0|
    |p_0_10_reg_4014                                                                |   6|   0|    6|          0|
    |p_0_11_reg_4019                                                                |   6|   0|    6|          0|
    |p_0_12_reg_4024                                                                |   6|   0|    6|          0|
    |p_0_13_reg_4029                                                                |   6|   0|    6|          0|
    |p_0_14_reg_4034                                                                |   6|   0|    6|          0|
    |p_0_15_reg_4039                                                                |   6|   0|    6|          0|
    |p_0_16_reg_4044                                                                |   6|   0|    6|          0|
    |p_0_17_reg_4049                                                                |   6|   0|    6|          0|
    |p_0_18_reg_4054                                                                |   6|   0|    6|          0|
    |p_0_19_reg_4059                                                                |   6|   0|    6|          0|
    |p_0_1_reg_3969                                                                 |   6|   0|    6|          0|
    |p_0_20_reg_4064                                                                |   6|   0|    6|          0|
    |p_0_21_reg_4069                                                                |   6|   0|    6|          0|
    |p_0_22_reg_4074                                                                |   6|   0|    6|          0|
    |p_0_23_reg_4079                                                                |   6|   0|    6|          0|
    |p_0_24_reg_4084                                                                |   6|   0|    6|          0|
    |p_0_25_reg_4089                                                                |   6|   0|    6|          0|
    |p_0_26_reg_4094                                                                |   6|   0|    6|          0|
    |p_0_27_reg_4099                                                                |   6|   0|    6|          0|
    |p_0_28_reg_4104                                                                |   6|   0|    6|          0|
    |p_0_29_reg_4109                                                                |   6|   0|    6|          0|
    |p_0_2_reg_3974                                                                 |   6|   0|    6|          0|
    |p_0_30_reg_4114                                                                |   6|   0|    6|          0|
    |p_0_31_reg_4119                                                                |   6|   0|    6|          0|
    |p_0_3_reg_3979                                                                 |   6|   0|    6|          0|
    |p_0_4_reg_3984                                                                 |   6|   0|    6|          0|
    |p_0_5_reg_3989                                                                 |   6|   0|    6|          0|
    |p_0_6_reg_3994                                                                 |   6|   0|    6|          0|
    |p_0_7_reg_3999                                                                 |   6|   0|    6|          0|
    |p_0_8_reg_4004                                                                 |   6|   0|    6|          0|
    |p_0_9_reg_4009                                                                 |   6|   0|    6|          0|
    |p_0_s_reg_3964                                                                 |   6|   0|    6|          0|
    |sX                                                                             |  32|   0|   32|          0|
    |sY                                                                             |  32|   0|   32|          0|
    |start_once_reg                                                                 |   1|   0|    1|          0|
    |tmp_data_0_V_reg_3804                                                          |   6|   0|    6|          0|
    |tmp_data_10_V_reg_3854                                                         |   6|   0|    6|          0|
    |tmp_data_11_V_reg_3859                                                         |   6|   0|    6|          0|
    |tmp_data_12_V_reg_3864                                                         |   6|   0|    6|          0|
    |tmp_data_13_V_reg_3869                                                         |   6|   0|    6|          0|
    |tmp_data_14_V_reg_3874                                                         |   6|   0|    6|          0|
    |tmp_data_15_V_reg_3879                                                         |   6|   0|    6|          0|
    |tmp_data_16_V_reg_3884                                                         |   6|   0|    6|          0|
    |tmp_data_17_V_reg_3889                                                         |   6|   0|    6|          0|
    |tmp_data_18_V_reg_3894                                                         |   6|   0|    6|          0|
    |tmp_data_19_V_reg_3899                                                         |   6|   0|    6|          0|
    |tmp_data_1_V_reg_3809                                                          |   6|   0|    6|          0|
    |tmp_data_20_V_reg_3904                                                         |   6|   0|    6|          0|
    |tmp_data_21_V_reg_3909                                                         |   6|   0|    6|          0|
    |tmp_data_22_V_reg_3914                                                         |   6|   0|    6|          0|
    |tmp_data_23_V_reg_3919                                                         |   6|   0|    6|          0|
    |tmp_data_24_V_reg_3924                                                         |   6|   0|    6|          0|
    |tmp_data_25_V_reg_3929                                                         |   6|   0|    6|          0|
    |tmp_data_26_V_reg_3934                                                         |   6|   0|    6|          0|
    |tmp_data_27_V_reg_3939                                                         |   6|   0|    6|          0|
    |tmp_data_28_V_reg_3944                                                         |   6|   0|    6|          0|
    |tmp_data_29_V_reg_3949                                                         |   6|   0|    6|          0|
    |tmp_data_2_V_reg_3814                                                          |   6|   0|    6|          0|
    |tmp_data_30_V_reg_3954                                                         |   6|   0|    6|          0|
    |tmp_data_31_V_reg_3959                                                         |   6|   0|    6|          0|
    |tmp_data_3_V_reg_3819                                                          |   6|   0|    6|          0|
    |tmp_data_4_V_reg_3824                                                          |   6|   0|    6|          0|
    |tmp_data_5_V_reg_3829                                                          |   6|   0|    6|          0|
    |tmp_data_6_V_reg_3834                                                          |   6|   0|    6|          0|
    |tmp_data_7_V_reg_3839                                                          |   6|   0|    6|          0|
    |tmp_data_8_V_reg_3844                                                          |   6|   0|    6|          0|
    |tmp_data_9_V_reg_3849                                                          |   6|   0|    6|          0|
    |and_ln185_2_reg_3787                                                           |  64|  32|    1|          0|
    |icmp_ln233_reg_3778                                                            |  64|  32|    1|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |1074|  64|  948|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|start_out                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|start_write               | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,32u>,config5> | return value |
|data_V_data_0_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_4_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_5_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_6_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_7_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_8_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_9_V_dout      |  in |    6|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_10_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_11_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_12_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_13_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_14_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_15_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_16_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_16_V                |    pointer   |
|data_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_16_V                |    pointer   |
|data_V_data_16_V_read     | out |    1|   ap_fifo  |                 data_V_data_16_V                |    pointer   |
|data_V_data_17_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_17_V                |    pointer   |
|data_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_17_V                |    pointer   |
|data_V_data_17_V_read     | out |    1|   ap_fifo  |                 data_V_data_17_V                |    pointer   |
|data_V_data_18_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_18_V                |    pointer   |
|data_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_18_V                |    pointer   |
|data_V_data_18_V_read     | out |    1|   ap_fifo  |                 data_V_data_18_V                |    pointer   |
|data_V_data_19_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_19_V                |    pointer   |
|data_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_19_V                |    pointer   |
|data_V_data_19_V_read     | out |    1|   ap_fifo  |                 data_V_data_19_V                |    pointer   |
|data_V_data_20_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_20_V                |    pointer   |
|data_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_20_V                |    pointer   |
|data_V_data_20_V_read     | out |    1|   ap_fifo  |                 data_V_data_20_V                |    pointer   |
|data_V_data_21_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_21_V                |    pointer   |
|data_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_21_V                |    pointer   |
|data_V_data_21_V_read     | out |    1|   ap_fifo  |                 data_V_data_21_V                |    pointer   |
|data_V_data_22_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_22_V                |    pointer   |
|data_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_22_V                |    pointer   |
|data_V_data_22_V_read     | out |    1|   ap_fifo  |                 data_V_data_22_V                |    pointer   |
|data_V_data_23_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_23_V                |    pointer   |
|data_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_23_V                |    pointer   |
|data_V_data_23_V_read     | out |    1|   ap_fifo  |                 data_V_data_23_V                |    pointer   |
|data_V_data_24_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_24_V                |    pointer   |
|data_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_24_V                |    pointer   |
|data_V_data_24_V_read     | out |    1|   ap_fifo  |                 data_V_data_24_V                |    pointer   |
|data_V_data_25_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_25_V                |    pointer   |
|data_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_25_V                |    pointer   |
|data_V_data_25_V_read     | out |    1|   ap_fifo  |                 data_V_data_25_V                |    pointer   |
|data_V_data_26_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_26_V                |    pointer   |
|data_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_26_V                |    pointer   |
|data_V_data_26_V_read     | out |    1|   ap_fifo  |                 data_V_data_26_V                |    pointer   |
|data_V_data_27_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_27_V                |    pointer   |
|data_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_27_V                |    pointer   |
|data_V_data_27_V_read     | out |    1|   ap_fifo  |                 data_V_data_27_V                |    pointer   |
|data_V_data_28_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_28_V                |    pointer   |
|data_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_28_V                |    pointer   |
|data_V_data_28_V_read     | out |    1|   ap_fifo  |                 data_V_data_28_V                |    pointer   |
|data_V_data_29_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_29_V                |    pointer   |
|data_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_29_V                |    pointer   |
|data_V_data_29_V_read     | out |    1|   ap_fifo  |                 data_V_data_29_V                |    pointer   |
|data_V_data_30_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_30_V                |    pointer   |
|data_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_30_V                |    pointer   |
|data_V_data_30_V_read     | out |    1|   ap_fifo  |                 data_V_data_30_V                |    pointer   |
|data_V_data_31_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_31_V                |    pointer   |
|data_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_31_V                |    pointer   |
|data_V_data_31_V_read     | out |    1|   ap_fifo  |                 data_V_data_31_V                |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_13_V_din       | out |   16|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_14_V_din       | out |   16|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_15_V_din       | out |   16|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_16_V_din       | out |   16|   ap_fifo  |                 res_V_data_16_V                 |    pointer   |
|res_V_data_16_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_16_V                 |    pointer   |
|res_V_data_16_V_write     | out |    1|   ap_fifo  |                 res_V_data_16_V                 |    pointer   |
|res_V_data_17_V_din       | out |   16|   ap_fifo  |                 res_V_data_17_V                 |    pointer   |
|res_V_data_17_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_17_V                 |    pointer   |
|res_V_data_17_V_write     | out |    1|   ap_fifo  |                 res_V_data_17_V                 |    pointer   |
|res_V_data_18_V_din       | out |   16|   ap_fifo  |                 res_V_data_18_V                 |    pointer   |
|res_V_data_18_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_18_V                 |    pointer   |
|res_V_data_18_V_write     | out |    1|   ap_fifo  |                 res_V_data_18_V                 |    pointer   |
|res_V_data_19_V_din       | out |   16|   ap_fifo  |                 res_V_data_19_V                 |    pointer   |
|res_V_data_19_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_19_V                 |    pointer   |
|res_V_data_19_V_write     | out |    1|   ap_fifo  |                 res_V_data_19_V                 |    pointer   |
|res_V_data_20_V_din       | out |   16|   ap_fifo  |                 res_V_data_20_V                 |    pointer   |
|res_V_data_20_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_20_V                 |    pointer   |
|res_V_data_20_V_write     | out |    1|   ap_fifo  |                 res_V_data_20_V                 |    pointer   |
|res_V_data_21_V_din       | out |   16|   ap_fifo  |                 res_V_data_21_V                 |    pointer   |
|res_V_data_21_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_21_V                 |    pointer   |
|res_V_data_21_V_write     | out |    1|   ap_fifo  |                 res_V_data_21_V                 |    pointer   |
|res_V_data_22_V_din       | out |   16|   ap_fifo  |                 res_V_data_22_V                 |    pointer   |
|res_V_data_22_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_22_V                 |    pointer   |
|res_V_data_22_V_write     | out |    1|   ap_fifo  |                 res_V_data_22_V                 |    pointer   |
|res_V_data_23_V_din       | out |   16|   ap_fifo  |                 res_V_data_23_V                 |    pointer   |
|res_V_data_23_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_23_V                 |    pointer   |
|res_V_data_23_V_write     | out |    1|   ap_fifo  |                 res_V_data_23_V                 |    pointer   |
|res_V_data_24_V_din       | out |   16|   ap_fifo  |                 res_V_data_24_V                 |    pointer   |
|res_V_data_24_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_24_V                 |    pointer   |
|res_V_data_24_V_write     | out |    1|   ap_fifo  |                 res_V_data_24_V                 |    pointer   |
|res_V_data_25_V_din       | out |   16|   ap_fifo  |                 res_V_data_25_V                 |    pointer   |
|res_V_data_25_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_25_V                 |    pointer   |
|res_V_data_25_V_write     | out |    1|   ap_fifo  |                 res_V_data_25_V                 |    pointer   |
|res_V_data_26_V_din       | out |   16|   ap_fifo  |                 res_V_data_26_V                 |    pointer   |
|res_V_data_26_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_26_V                 |    pointer   |
|res_V_data_26_V_write     | out |    1|   ap_fifo  |                 res_V_data_26_V                 |    pointer   |
|res_V_data_27_V_din       | out |   16|   ap_fifo  |                 res_V_data_27_V                 |    pointer   |
|res_V_data_27_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_27_V                 |    pointer   |
|res_V_data_27_V_write     | out |    1|   ap_fifo  |                 res_V_data_27_V                 |    pointer   |
|res_V_data_28_V_din       | out |   16|   ap_fifo  |                 res_V_data_28_V                 |    pointer   |
|res_V_data_28_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_28_V                 |    pointer   |
|res_V_data_28_V_write     | out |    1|   ap_fifo  |                 res_V_data_28_V                 |    pointer   |
|res_V_data_29_V_din       | out |   16|   ap_fifo  |                 res_V_data_29_V                 |    pointer   |
|res_V_data_29_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_29_V                 |    pointer   |
|res_V_data_29_V_write     | out |    1|   ap_fifo  |                 res_V_data_29_V                 |    pointer   |
|res_V_data_30_V_din       | out |   16|   ap_fifo  |                 res_V_data_30_V                 |    pointer   |
|res_V_data_30_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_30_V                 |    pointer   |
|res_V_data_30_V_write     | out |    1|   ap_fifo  |                 res_V_data_30_V                 |    pointer   |
|res_V_data_31_V_din       | out |   16|   ap_fifo  |                 res_V_data_31_V                 |    pointer   |
|res_V_data_31_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_31_V                 |    pointer   |
|res_V_data_31_V_write     | out |    1|   ap_fifo  |                 res_V_data_31_V                 |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

