
WaterBlasterFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000191c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080019d4  080019d4  000029d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a24  08001a24  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001a24  08001a24  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001a24  08001a24  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a24  08001a24  00002a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a28  08001a28  00002a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001a2c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001a38  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001a38  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003cd6  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012e3  00000000  00000000  00006d0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000530  00000000  00000000  00007ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003c7  00000000  00000000  00008520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000138ba  00000000  00000000  000088e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006255  00000000  00000000  0001c1a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007a465  00000000  00000000  000223f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009c85b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000010b8  00000000  00000000  0009c8a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0009d958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080019bc 	.word	0x080019bc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080019bc 	.word	0x080019bc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021e:	f000 fbaf 	bl	8000980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000222:	f000 f869 	bl	80002f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000226:	f000 f8af 	bl	8000388 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 800022a:	2380      	movs	r3, #128	@ 0x80
 800022c:	00da      	lsls	r2, r3, #3
 800022e:	23a0      	movs	r3, #160	@ 0xa0
 8000230:	05db      	lsls	r3, r3, #23
 8000232:	0011      	movs	r1, r2
 8000234:	0018      	movs	r0, r3
 8000236:	f000 fe9f 	bl	8000f78 <HAL_GPIO_TogglePin>

  /*
   * Set the reset to be high set
   * set the cs to be reset
   */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800023a:	4b2d      	ldr	r3, [pc, #180]	@ (80002f0 <main+0xd8>)
 800023c:	2200      	movs	r2, #0
 800023e:	2101      	movs	r1, #1
 8000240:	0018      	movs	r0, r3
 8000242:	f000 fe7c 	bl	8000f3e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000246:	4b2a      	ldr	r3, [pc, #168]	@ (80002f0 <main+0xd8>)
 8000248:	2201      	movs	r2, #1
 800024a:	2102      	movs	r1, #2
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fe76 	bl	8000f3e <HAL_GPIO_WritePin>
  NHD_OLED_begin();
 8000252:	f000 f947 	bl	80004e4 <NHD_OLED_begin>
  NHD_OLED_textClear();
 8000256:	f000 faea 	bl	800082e <NHD_OLED_textClear>
  NHD_OLED_cursorHome();
 800025a:	f000 faf3 	bl	8000844 <NHD_OLED_cursorHome>
  char* message = "Water Blaster";
 800025e:	4b25      	ldr	r3, [pc, #148]	@ (80002f4 <main+0xdc>)
 8000260:	607b      	str	r3, [r7, #4]
  uint8_t length = 13;
 8000262:	1cfb      	adds	r3, r7, #3
 8000264:	220d      	movs	r2, #13
 8000266:	701a      	strb	r2, [r3, #0]
  NHD_OLED_print_len(message, length);
 8000268:	1cfb      	adds	r3, r7, #3
 800026a:	781a      	ldrb	r2, [r3, #0]
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	0011      	movs	r1, r2
 8000270:	0018      	movs	r0, r3
 8000272:	f000 faf2 	bl	800085a <NHD_OLED_print_len>
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
 8000276:	2380      	movs	r3, #128	@ 0x80
 8000278:	011a      	lsls	r2, r3, #4
 800027a:	23a0      	movs	r3, #160	@ 0xa0
 800027c:	05db      	lsls	r3, r3, #23
 800027e:	0011      	movs	r1, r2
 8000280:	0018      	movs	r0, r3
 8000282:	f000 fe79 	bl	8000f78 <HAL_GPIO_TogglePin>
////  NHD_OLED_displayOn();

  while (1==1)
  {

	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET)
 8000286:	4b1a      	ldr	r3, [pc, #104]	@ (80002f0 <main+0xd8>)
 8000288:	2140      	movs	r1, #64	@ 0x40
 800028a:	0018      	movs	r0, r3
 800028c:	f000 fe3a 	bl	8000f04 <HAL_GPIO_ReadPin>
 8000290:	1e03      	subs	r3, r0, #0
 8000292:	d1f8      	bne.n	8000286 <main+0x6e>
	{
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	009a      	lsls	r2, r3, #2
 8000298:	23a0      	movs	r3, #160	@ 0xa0
 800029a:	05db      	lsls	r3, r3, #23
 800029c:	0011      	movs	r1, r2
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fe6a 	bl	8000f78 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 80002a4:	2380      	movs	r3, #128	@ 0x80
 80002a6:	005a      	lsls	r2, r3, #1
 80002a8:	23a0      	movs	r3, #160	@ 0xa0
 80002aa:	05db      	lsls	r3, r3, #23
 80002ac:	0011      	movs	r1, r2
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fe62 	bl	8000f78 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80002b4:	4b0e      	ldr	r3, [pc, #56]	@ (80002f0 <main+0xd8>)
 80002b6:	2104      	movs	r1, #4
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 fe5d 	bl	8000f78 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 80002be:	2032      	movs	r0, #50	@ 0x32
 80002c0:	f000 fbe4 	bl	8000a8c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 80002c4:	2380      	movs	r3, #128	@ 0x80
 80002c6:	005a      	lsls	r2, r3, #1
 80002c8:	23a0      	movs	r3, #160	@ 0xa0
 80002ca:	05db      	lsls	r3, r3, #23
 80002cc:	0011      	movs	r1, r2
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 fe52 	bl	8000f78 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 80002d4:	2380      	movs	r3, #128	@ 0x80
 80002d6:	009a      	lsls	r2, r3, #2
 80002d8:	23a0      	movs	r3, #160	@ 0xa0
 80002da:	05db      	lsls	r3, r3, #23
 80002dc:	0011      	movs	r1, r2
 80002de:	0018      	movs	r0, r3
 80002e0:	f000 fe4a 	bl	8000f78 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80002e4:	4b02      	ldr	r3, [pc, #8]	@ (80002f0 <main+0xd8>)
 80002e6:	2104      	movs	r1, #4
 80002e8:	0018      	movs	r0, r3
 80002ea:	f000 fe45 	bl	8000f78 <HAL_GPIO_TogglePin>
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET)
 80002ee:	e7ca      	b.n	8000286 <main+0x6e>
 80002f0:	50000400 	.word	0x50000400
 80002f4:	080019d4 	.word	0x080019d4

080002f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f8:	b590      	push	{r4, r7, lr}
 80002fa:	b093      	sub	sp, #76	@ 0x4c
 80002fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fe:	2414      	movs	r4, #20
 8000300:	193b      	adds	r3, r7, r4
 8000302:	0018      	movs	r0, r3
 8000304:	2334      	movs	r3, #52	@ 0x34
 8000306:	001a      	movs	r2, r3
 8000308:	2100      	movs	r1, #0
 800030a:	f001 fb2b 	bl	8001964 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	0018      	movs	r0, r3
 8000312:	2310      	movs	r3, #16
 8000314:	001a      	movs	r2, r3
 8000316:	2100      	movs	r1, #0
 8000318:	f001 fb24 	bl	8001964 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800031c:	2380      	movs	r3, #128	@ 0x80
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	0018      	movs	r0, r3
 8000322:	f000 fe45 	bl	8000fb0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000326:	193b      	adds	r3, r7, r4
 8000328:	2202      	movs	r2, #2
 800032a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032c:	193b      	adds	r3, r7, r4
 800032e:	2280      	movs	r2, #128	@ 0x80
 8000330:	0052      	lsls	r2, r2, #1
 8000332:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000334:	193b      	adds	r3, r7, r4
 8000336:	2200      	movs	r2, #0
 8000338:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033a:	193b      	adds	r3, r7, r4
 800033c:	2240      	movs	r2, #64	@ 0x40
 800033e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000340:	193b      	adds	r3, r7, r4
 8000342:	2200      	movs	r2, #0
 8000344:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000346:	193b      	adds	r3, r7, r4
 8000348:	0018      	movs	r0, r3
 800034a:	f000 fe71 	bl	8001030 <HAL_RCC_OscConfig>
 800034e:	1e03      	subs	r3, r0, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000352:	f000 f8c1 	bl	80004d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2207      	movs	r2, #7
 800035a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	2200      	movs	r2, #0
 8000360:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000362:	1d3b      	adds	r3, r7, #4
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000368:	1d3b      	adds	r3, r7, #4
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800036e:	1d3b      	adds	r3, r7, #4
 8000370:	2100      	movs	r1, #0
 8000372:	0018      	movs	r0, r3
 8000374:	f001 f96c 	bl	8001650 <HAL_RCC_ClockConfig>
 8000378:	1e03      	subs	r3, r0, #0
 800037a:	d001      	beq.n	8000380 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800037c:	f000 f8ac 	bl	80004d8 <Error_Handler>
  }
}
 8000380:	46c0      	nop			@ (mov r8, r8)
 8000382:	46bd      	mov	sp, r7
 8000384:	b013      	add	sp, #76	@ 0x4c
 8000386:	bd90      	pop	{r4, r7, pc}

08000388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000388:	b590      	push	{r4, r7, lr}
 800038a:	b089      	sub	sp, #36	@ 0x24
 800038c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	240c      	movs	r4, #12
 8000390:	193b      	adds	r3, r7, r4
 8000392:	0018      	movs	r0, r3
 8000394:	2314      	movs	r3, #20
 8000396:	001a      	movs	r2, r3
 8000398:	2100      	movs	r1, #0
 800039a:	f001 fae3 	bl	8001964 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800039e:	4b4b      	ldr	r3, [pc, #300]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003a2:	4b4a      	ldr	r3, [pc, #296]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003a4:	2101      	movs	r1, #1
 80003a6:	430a      	orrs	r2, r1
 80003a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80003aa:	4b48      	ldr	r3, [pc, #288]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003ae:	2201      	movs	r2, #1
 80003b0:	4013      	ands	r3, r2
 80003b2:	60bb      	str	r3, [r7, #8]
 80003b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003b6:	4b45      	ldr	r3, [pc, #276]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003ba:	4b44      	ldr	r3, [pc, #272]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003bc:	2102      	movs	r1, #2
 80003be:	430a      	orrs	r2, r1
 80003c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80003c2:	4b42      	ldr	r3, [pc, #264]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003c6:	2202      	movs	r2, #2
 80003c8:	4013      	ands	r3, r2
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ce:	4b3f      	ldr	r3, [pc, #252]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003d2:	4b3e      	ldr	r3, [pc, #248]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003d4:	2104      	movs	r1, #4
 80003d6:	430a      	orrs	r2, r1
 80003d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80003da:	4b3c      	ldr	r3, [pc, #240]	@ (80004cc <MX_GPIO_Init+0x144>)
 80003dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80003de:	2204      	movs	r2, #4
 80003e0:	4013      	ands	r3, r2
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80003e6:	23fa      	movs	r3, #250	@ 0xfa
 80003e8:	0119      	lsls	r1, r3, #4
 80003ea:	23a0      	movs	r3, #160	@ 0xa0
 80003ec:	05db      	lsls	r3, r3, #23
 80003ee:	2200      	movs	r2, #0
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 fda4 	bl	8000f3e <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80003f6:	4b36      	ldr	r3, [pc, #216]	@ (80004d0 <MX_GPIO_Init+0x148>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	2107      	movs	r1, #7
 80003fc:	0018      	movs	r0, r3
 80003fe:	f000 fd9e 	bl	8000f3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000402:	4b34      	ldr	r3, [pc, #208]	@ (80004d4 <MX_GPIO_Init+0x14c>)
 8000404:	2200      	movs	r2, #0
 8000406:	2140      	movs	r1, #64	@ 0x40
 8000408:	0018      	movs	r0, r3
 800040a:	f000 fd98 	bl	8000f3e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6;
 800040e:	193b      	adds	r3, r7, r4
 8000410:	2243      	movs	r2, #67	@ 0x43
 8000412:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000414:	193b      	adds	r3, r7, r4
 8000416:	2200      	movs	r2, #0
 8000418:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041a:	193b      	adds	r3, r7, r4
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000420:	193a      	adds	r2, r7, r4
 8000422:	23a0      	movs	r3, #160	@ 0xa0
 8000424:	05db      	lsls	r3, r3, #23
 8000426:	0011      	movs	r1, r2
 8000428:	0018      	movs	r0, r3
 800042a:	f000 fc07 	bl	8000c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA8 PA9
                           PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800042e:	0021      	movs	r1, r4
 8000430:	187b      	adds	r3, r7, r1
 8000432:	22fa      	movs	r2, #250	@ 0xfa
 8000434:	0112      	lsls	r2, r2, #4
 8000436:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000438:	000c      	movs	r4, r1
 800043a:	193b      	adds	r3, r7, r4
 800043c:	2201      	movs	r2, #1
 800043e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	193b      	adds	r3, r7, r4
 8000442:	2200      	movs	r2, #0
 8000444:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	2200      	movs	r2, #0
 800044a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044c:	193a      	adds	r2, r7, r4
 800044e:	23a0      	movs	r3, #160	@ 0xa0
 8000450:	05db      	lsls	r3, r3, #23
 8000452:	0011      	movs	r1, r2
 8000454:	0018      	movs	r0, r3
 8000456:	f000 fbf1 	bl	8000c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800045a:	193b      	adds	r3, r7, r4
 800045c:	2207      	movs	r2, #7
 800045e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000460:	193b      	adds	r3, r7, r4
 8000462:	2201      	movs	r2, #1
 8000464:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000466:	193b      	adds	r3, r7, r4
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046c:	193b      	adds	r3, r7, r4
 800046e:	2200      	movs	r2, #0
 8000470:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000472:	193b      	adds	r3, r7, r4
 8000474:	4a16      	ldr	r2, [pc, #88]	@ (80004d0 <MX_GPIO_Init+0x148>)
 8000476:	0019      	movs	r1, r3
 8000478:	0010      	movs	r0, r2
 800047a:	f000 fbdf 	bl	8000c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800047e:	193b      	adds	r3, r7, r4
 8000480:	2240      	movs	r2, #64	@ 0x40
 8000482:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000484:	193b      	adds	r3, r7, r4
 8000486:	2201      	movs	r2, #1
 8000488:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048a:	193b      	adds	r3, r7, r4
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000490:	193b      	adds	r3, r7, r4
 8000492:	2200      	movs	r2, #0
 8000494:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000496:	193b      	adds	r3, r7, r4
 8000498:	4a0e      	ldr	r2, [pc, #56]	@ (80004d4 <MX_GPIO_Init+0x14c>)
 800049a:	0019      	movs	r1, r3
 800049c:	0010      	movs	r0, r2
 800049e:	f000 fbcd 	bl	8000c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80004a2:	0021      	movs	r1, r4
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	22e0      	movs	r2, #224	@ 0xe0
 80004a8:	0052      	lsls	r2, r2, #1
 80004aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2200      	movs	r2, #0
 80004b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	4a05      	ldr	r2, [pc, #20]	@ (80004d0 <MX_GPIO_Init+0x148>)
 80004bc:	0019      	movs	r1, r3
 80004be:	0010      	movs	r0, r2
 80004c0:	f000 fbbc 	bl	8000c3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004c4:	46c0      	nop			@ (mov r8, r8)
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b009      	add	sp, #36	@ 0x24
 80004ca:	bd90      	pop	{r4, r7, pc}
 80004cc:	40021000 	.word	0x40021000
 80004d0:	50000400 	.word	0x50000400
 80004d4:	50000800 	.word	0x50000800

080004d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004dc:	b672      	cpsid	i
}
 80004de:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e0:	46c0      	nop			@ (mov r8, r8)
 80004e2:	e7fd      	b.n	80004e0 <Error_Handler+0x8>

080004e4 <NHD_OLED_begin>:
// Parameters:
//    rows: number of rows/lines on the display.
//    columns: number of columns/characters per line on the display.
//
void NHD_OLED_begin()
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
NHD_OLED_setupPins();
 80004e8:	f000 f916 	bl	8000718 <NHD_OLED_setupPins>
NHD_OLED_setupInit();
 80004ec:	f000 f93a 	bl	8000764 <NHD_OLED_setupInit>
}
 80004f0:	46c0      	nop			@ (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}

080004f6 <NHD_OLED_SPIBitBang>:
// Parameters:
//   data: uint8_t to send to display
//   isCommand: command/data flag, where 0 = data and !0 = command
//
void NHD_OLED_SPIBitBang(uint8_t data, uint8_t isCommand)
{
 80004f6:	b590      	push	{r4, r7, lr}
 80004f8:	b085      	sub	sp, #20
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	0002      	movs	r2, r0
 80004fe:	1dfb      	adds	r3, r7, #7
 8000500:	701a      	strb	r2, [r3, #0]
 8000502:	1dbb      	adds	r3, r7, #6
 8000504:	1c0a      	adds	r2, r1, #0
 8000506:	701a      	strb	r2, [r3, #0]
uint8_t i, cb;

// If var "isCommand" is zero, we're sending a data uint8_t.
// If it's NON-zero, we're sending a command uint8_t.
if (isCommand == 0)
 8000508:	1dbb      	adds	r3, r7, #6
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d104      	bne.n	800051a <NHD_OLED_SPIBitBang+0x24>
cb = 0xFA; // Var "data" is just that, data.
 8000510:	230e      	movs	r3, #14
 8000512:	18fb      	adds	r3, r7, r3
 8000514:	22fa      	movs	r2, #250	@ 0xfa
 8000516:	701a      	strb	r2, [r3, #0]
 8000518:	e003      	b.n	8000522 <NHD_OLED_SPIBitBang+0x2c>
else
cb = 0xF8; // Var "data" is a command/control uint8_t.
 800051a:	230e      	movs	r3, #14
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	22f8      	movs	r2, #248	@ 0xf8
 8000520:	701a      	strb	r2, [r3, #0]

// Send the command-or-data type specifier...
for (i = 0; i < 8; i++) {
 8000522:	230f      	movs	r3, #15
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
 800052a:	e023      	b.n	8000574 <NHD_OLED_SPIBitBang+0x7e>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 800052c:	23a0      	movs	r3, #160	@ 0xa0
 800052e:	05db      	lsls	r3, r3, #23
 8000530:	2200      	movs	r2, #0
 8000532:	2120      	movs	r1, #32
 8000534:	0018      	movs	r0, r3
 8000536:	f000 fd02 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, (cb & 0x80) >> 7);
 800053a:	240e      	movs	r4, #14
 800053c:	193b      	adds	r3, r7, r4
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	09db      	lsrs	r3, r3, #7
 8000542:	b2da      	uxtb	r2, r3
 8000544:	23a0      	movs	r3, #160	@ 0xa0
 8000546:	05db      	lsls	r3, r3, #23
 8000548:	2180      	movs	r1, #128	@ 0x80
 800054a:	0018      	movs	r0, r3
 800054c:	f000 fcf7 	bl	8000f3e <HAL_GPIO_WritePin>
cb = cb << 1;
 8000550:	193a      	adds	r2, r7, r4
 8000552:	193b      	adds	r3, r7, r4
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	18db      	adds	r3, r3, r3
 8000558:	7013      	strb	r3, [r2, #0]
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 800055a:	23a0      	movs	r3, #160	@ 0xa0
 800055c:	05db      	lsls	r3, r3, #23
 800055e:	2201      	movs	r2, #1
 8000560:	2120      	movs	r1, #32
 8000562:	0018      	movs	r0, r3
 8000564:	f000 fceb 	bl	8000f3e <HAL_GPIO_WritePin>
for (i = 0; i < 8; i++) {
 8000568:	210f      	movs	r1, #15
 800056a:	187b      	adds	r3, r7, r1
 800056c:	781a      	ldrb	r2, [r3, #0]
 800056e:	187b      	adds	r3, r7, r1
 8000570:	3201      	adds	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
 8000574:	220f      	movs	r2, #15
 8000576:	18bb      	adds	r3, r7, r2
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	2b07      	cmp	r3, #7
 800057c:	d9d6      	bls.n	800052c <NHD_OLED_SPIBitBang+0x36>
}

// Then send the lowest 4 bits of the data uint8_t, in little-endian order...
for (i = 0; i < 4; i++) {
 800057e:	18bb      	adds	r3, r7, r2
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]
 8000584:	e023      	b.n	80005ce <NHD_OLED_SPIBitBang+0xd8>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 8000586:	23a0      	movs	r3, #160	@ 0xa0
 8000588:	05db      	lsls	r3, r3, #23
 800058a:	2200      	movs	r2, #0
 800058c:	2120      	movs	r1, #32
 800058e:	0018      	movs	r0, r3
 8000590:	f000 fcd5 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, (data & 0x01));
 8000594:	1dfb      	adds	r3, r7, #7
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	2201      	movs	r2, #1
 800059a:	4013      	ands	r3, r2
 800059c:	b2da      	uxtb	r2, r3
 800059e:	23a0      	movs	r3, #160	@ 0xa0
 80005a0:	05db      	lsls	r3, r3, #23
 80005a2:	2180      	movs	r1, #128	@ 0x80
 80005a4:	0018      	movs	r0, r3
 80005a6:	f000 fcca 	bl	8000f3e <HAL_GPIO_WritePin>
data = data >> 1;
 80005aa:	1dfb      	adds	r3, r7, #7
 80005ac:	1dfa      	adds	r2, r7, #7
 80005ae:	7812      	ldrb	r2, [r2, #0]
 80005b0:	0852      	lsrs	r2, r2, #1
 80005b2:	701a      	strb	r2, [r3, #0]
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 80005b4:	23a0      	movs	r3, #160	@ 0xa0
 80005b6:	05db      	lsls	r3, r3, #23
 80005b8:	2201      	movs	r2, #1
 80005ba:	2120      	movs	r1, #32
 80005bc:	0018      	movs	r0, r3
 80005be:	f000 fcbe 	bl	8000f3e <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 80005c2:	210f      	movs	r1, #15
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	781a      	ldrb	r2, [r3, #0]
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	3201      	adds	r2, #1
 80005cc:	701a      	strb	r2, [r3, #0]
 80005ce:	220f      	movs	r2, #15
 80005d0:	18bb      	adds	r3, r7, r2
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b03      	cmp	r3, #3
 80005d6:	d9d6      	bls.n	8000586 <NHD_OLED_SPIBitBang+0x90>
}

// Then send four zero bits...
for (i = 0; i < 4; i++) {
 80005d8:	18bb      	adds	r3, r7, r2
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
 80005de:	e01a      	b.n	8000616 <NHD_OLED_SPIBitBang+0x120>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 80005e0:	23a0      	movs	r3, #160	@ 0xa0
 80005e2:	05db      	lsls	r3, r3, #23
 80005e4:	2200      	movs	r2, #0
 80005e6:	2120      	movs	r1, #32
 80005e8:	0018      	movs	r0, r3
 80005ea:	f000 fca8 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, 0);
 80005ee:	23a0      	movs	r3, #160	@ 0xa0
 80005f0:	05db      	lsls	r3, r3, #23
 80005f2:	2200      	movs	r2, #0
 80005f4:	2180      	movs	r1, #128	@ 0x80
 80005f6:	0018      	movs	r0, r3
 80005f8:	f000 fca1 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 80005fc:	23a0      	movs	r3, #160	@ 0xa0
 80005fe:	05db      	lsls	r3, r3, #23
 8000600:	2201      	movs	r2, #1
 8000602:	2120      	movs	r1, #32
 8000604:	0018      	movs	r0, r3
 8000606:	f000 fc9a 	bl	8000f3e <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 800060a:	210f      	movs	r1, #15
 800060c:	187b      	adds	r3, r7, r1
 800060e:	781a      	ldrb	r2, [r3, #0]
 8000610:	187b      	adds	r3, r7, r1
 8000612:	3201      	adds	r2, #1
 8000614:	701a      	strb	r2, [r3, #0]
 8000616:	220f      	movs	r2, #15
 8000618:	18bb      	adds	r3, r7, r2
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b03      	cmp	r3, #3
 800061e:	d9df      	bls.n	80005e0 <NHD_OLED_SPIBitBang+0xea>
}

// Then send the highest 4 bits of the data uint8_t, in little-endian order...
for (i = 0; i < 4; i++) {
 8000620:	18bb      	adds	r3, r7, r2
 8000622:	2200      	movs	r2, #0
 8000624:	701a      	strb	r2, [r3, #0]
 8000626:	e023      	b.n	8000670 <NHD_OLED_SPIBitBang+0x17a>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 8000628:	23a0      	movs	r3, #160	@ 0xa0
 800062a:	05db      	lsls	r3, r3, #23
 800062c:	2200      	movs	r2, #0
 800062e:	2120      	movs	r1, #32
 8000630:	0018      	movs	r0, r3
 8000632:	f000 fc84 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, (data & 0x01));
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2201      	movs	r2, #1
 800063c:	4013      	ands	r3, r2
 800063e:	b2da      	uxtb	r2, r3
 8000640:	23a0      	movs	r3, #160	@ 0xa0
 8000642:	05db      	lsls	r3, r3, #23
 8000644:	2180      	movs	r1, #128	@ 0x80
 8000646:	0018      	movs	r0, r3
 8000648:	f000 fc79 	bl	8000f3e <HAL_GPIO_WritePin>
data = data >> 1;
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	1dfa      	adds	r2, r7, #7
 8000650:	7812      	ldrb	r2, [r2, #0]
 8000652:	0852      	lsrs	r2, r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 8000656:	23a0      	movs	r3, #160	@ 0xa0
 8000658:	05db      	lsls	r3, r3, #23
 800065a:	2201      	movs	r2, #1
 800065c:	2120      	movs	r1, #32
 800065e:	0018      	movs	r0, r3
 8000660:	f000 fc6d 	bl	8000f3e <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 8000664:	210f      	movs	r1, #15
 8000666:	187b      	adds	r3, r7, r1
 8000668:	781a      	ldrb	r2, [r3, #0]
 800066a:	187b      	adds	r3, r7, r1
 800066c:	3201      	adds	r2, #1
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	220f      	movs	r2, #15
 8000672:	18bb      	adds	r3, r7, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b03      	cmp	r3, #3
 8000678:	d9d6      	bls.n	8000628 <NHD_OLED_SPIBitBang+0x132>
}

// And wrap up the send with four zero bits...
for (i = 0; i < 4; i++) {
 800067a:	18bb      	adds	r3, r7, r2
 800067c:	2200      	movs	r2, #0
 800067e:	701a      	strb	r2, [r3, #0]
 8000680:	e01a      	b.n	80006b8 <NHD_OLED_SPIBitBang+0x1c2>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 0);
 8000682:	23a0      	movs	r3, #160	@ 0xa0
 8000684:	05db      	lsls	r3, r3, #23
 8000686:	2200      	movs	r2, #0
 8000688:	2120      	movs	r1, #32
 800068a:	0018      	movs	r0, r3
 800068c:	f000 fc57 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, 0);
 8000690:	23a0      	movs	r3, #160	@ 0xa0
 8000692:	05db      	lsls	r3, r3, #23
 8000694:	2200      	movs	r2, #0
 8000696:	2180      	movs	r1, #128	@ 0x80
 8000698:	0018      	movs	r0, r3
 800069a:	f000 fc50 	bl	8000f3e <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(OLED_CLK_GPIO_Port, OLED_CLK_Pin, 1);
 800069e:	23a0      	movs	r3, #160	@ 0xa0
 80006a0:	05db      	lsls	r3, r3, #23
 80006a2:	2201      	movs	r2, #1
 80006a4:	2120      	movs	r1, #32
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 fc49 	bl	8000f3e <HAL_GPIO_WritePin>
for (i = 0; i < 4; i++) {
 80006ac:	210f      	movs	r1, #15
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	781a      	ldrb	r2, [r3, #0]
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	3201      	adds	r2, #1
 80006b6:	701a      	strb	r2, [r3, #0]
 80006b8:	230f      	movs	r3, #15
 80006ba:	18fb      	adds	r3, r7, r3
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b03      	cmp	r3, #3
 80006c0:	d9df      	bls.n	8000682 <NHD_OLED_SPIBitBang+0x18c>
}
}
 80006c2:	46c0      	nop			@ (mov r8, r8)
 80006c4:	46c0      	nop			@ (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b005      	add	sp, #20
 80006ca:	bd90      	pop	{r4, r7, pc}

080006cc <NHD_OLED_sendCommand>:
//
// Parameters:
//   command: command uint8_t to send.
//
void NHD_OLED_sendCommand(uint8_t command)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	0002      	movs	r2, r0
 80006d4:	1dfb      	adds	r3, r7, #7
 80006d6:	701a      	strb	r2, [r3, #0]
NHD_OLED_SPIBitBang(command, 1);
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2101      	movs	r1, #1
 80006de:	0018      	movs	r0, r3
 80006e0:	f7ff ff09 	bl	80004f6 <NHD_OLED_SPIBitBang>

HAL_Delay(1);
 80006e4:	2001      	movs	r0, #1
 80006e6:	f000 f9d1 	bl	8000a8c <HAL_Delay>
}
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	46bd      	mov	sp, r7
 80006ee:	b002      	add	sp, #8
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <NHD_OLED_sendData>:
//
// Parameters:
//   data: command uint8_t to send.
//
void NHD_OLED_sendData(uint8_t data)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	0002      	movs	r2, r0
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	701a      	strb	r2, [r3, #0]
NHD_OLED_SPIBitBang(data, 0);
 80006fe:	1dfb      	adds	r3, r7, #7
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2100      	movs	r1, #0
 8000704:	0018      	movs	r0, r3
 8000706:	f7ff fef6 	bl	80004f6 <NHD_OLED_SPIBitBang>
HAL_Delay(1);
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f9be 	bl	8000a8c <HAL_Delay>
}
 8000710:	46c0      	nop			@ (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	b002      	add	sp, #8
 8000716:	bd80      	pop	{r7, pc}

08000718 <NHD_OLED_setupPins>:
//
// Parameters:
//    NONE. Define pin OLED_MOSI for data and OLED_CLK for clock in the header file.
//
void NHD_OLED_setupPins()
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b086      	sub	sp, #24
 800071c:	af00      	add	r7, sp, #0
GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	0018      	movs	r0, r3
 8000722:	2314      	movs	r3, #20
 8000724:	001a      	movs	r2, r3
 8000726:	2100      	movs	r1, #0
 8000728:	f001 f91c 	bl	8001964 <memset>

GPIO_InitStruct.Pin = OLED_MOSI_Pin | OLED_CLK_Pin;
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	22a0      	movs	r2, #160	@ 0xa0
 8000730:	601a      	str	r2, [r3, #0]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2201      	movs	r2, #1
 8000736:	605a      	str	r2, [r3, #4]
GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2201      	movs	r2, #1
 800073c:	609a      	str	r2, [r3, #8]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2202      	movs	r2, #2
 8000742:	60da      	str	r2, [r3, #12]
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	4a06      	ldr	r2, [pc, #24]	@ (8000760 <NHD_OLED_setupPins+0x48>)
 8000748:	0019      	movs	r1, r3
 800074a:	0010      	movs	r0, r2
 800074c:	f000 fa76 	bl	8000c3c <HAL_GPIO_Init>

HAL_Delay(50);
 8000750:	2032      	movs	r0, #50	@ 0x32
 8000752:	f000 f99b 	bl	8000a8c <HAL_Delay>
}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	b006      	add	sp, #24
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	50000400 	.word	0x50000400

08000764 <NHD_OLED_setupInit>:
// Initializes and configures the display. Note that the command set provided
// below is for Newhaven's slim OLED line, and individual products may require
// different settings.
//
void NHD_OLED_setupInit()
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
// Internal voltage regulator configuration
NHD_OLED_sendCommand(0x2A); // Function set select > extended command set enable (RE = 1)
 8000768:	202a      	movs	r0, #42	@ 0x2a
 800076a:	f7ff ffaf 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x71);     // Internal Vdd regualtor control (function selection A) - command
 800076e:	2071      	movs	r0, #113	@ 0x71
 8000770:	f7ff ffac 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendData(0x00);        // Internal Vdd regualtor control (function selection A) - value
 8000774:	2000      	movs	r0, #0
 8000776:	f7ff ffbc 	bl	80006f2 <NHD_OLED_sendData>

// Display off
NHD_OLED_sendCommand(0x28); // Function set select > fundamental (default) command set (RE = 0)
 800077a:	2028      	movs	r0, #40	@ 0x28
 800077c:	f7ff ffa6 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x08);     // Display off, cursor off, blink off
 8000780:	2008      	movs	r0, #8
 8000782:	f7ff ffa3 	bl	80006cc <NHD_OLED_sendCommand>

// Timing configuration
NHD_OLED_sendCommand(0x2A); // Function set select > extended command set enable (RE = 1)
 8000786:	202a      	movs	r0, #42	@ 0x2a
 8000788:	f7ff ffa0 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x79);  // Function set select > OLED command set enable (SD = 1)
 800078c:	2079      	movs	r0, #121	@ 0x79
 800078e:	f7ff ff9d 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xD5);   // Set display clock divide ratio/oscillator frequency - command
 8000792:	20d5      	movs	r0, #213	@ 0xd5
 8000794:	f7ff ff9a 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x70);   // Set display clock divide ratio/oscillator frequency - value
 8000798:	2070      	movs	r0, #112	@ 0x70
 800079a:	f7ff ff97 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x78);     // Function set > OLED command set disable (SD = 0)
 800079e:	2078      	movs	r0, #120	@ 0x78
 80007a0:	f7ff ff94 	bl	80006cc <NHD_OLED_sendCommand>

NHD_OLED_sendCommand(0x09); // Function set select > extended command set enable (RE = 1)
 80007a4:	2009      	movs	r0, #9
 80007a6:	f7ff ff91 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x06);  // Function set select > OLED command set enable (SD = 1)
 80007aa:	2006      	movs	r0, #6
 80007ac:	f7ff ff8e 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x72);   // Set display clock divide ratio/oscillator frequency - command
 80007b0:	2072      	movs	r0, #114	@ 0x72
 80007b2:	f7ff ff8b 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendData(0x00);        // Internal Vdd regualtor control (function selection A) - value
 80007b6:	2000      	movs	r0, #0
 80007b8:	f7ff ff9b 	bl	80006f2 <NHD_OLED_sendData>

// CGROM select configuration
NHD_OLED_sendCommand(0x2A); // Function set select > extended command set enable (RE = 1)
 80007bc:	202a      	movs	r0, #42	@ 0x2a
 80007be:	f7ff ff85 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x79);     // CGROM selection (function selection B) - command
 80007c2:	2079      	movs	r0, #121	@ 0x79
 80007c4:	f7ff ff82 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xDA);     // SEG pins hardware configuration - command
 80007c8:	20da      	movs	r0, #218	@ 0xda
 80007ca:	f7ff ff7f 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x10); // SEG pins hardware configuration - value - NOTE: Some displays require 0x00 here.
 80007ce:	2010      	movs	r0, #16
 80007d0:	f7ff ff7c 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xDC);    // VSL & GPIO control (function selection C) - command
 80007d4:	20dc      	movs	r0, #220	@ 0xdc
 80007d6:	f7ff ff79 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x00);     // VSL & GPIO control (function selection C) - value
 80007da:	2000      	movs	r0, #0
 80007dc:	f7ff ff76 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x81);     // Contrast control - command
 80007e0:	2081      	movs	r0, #129	@ 0x81
 80007e2:	f7ff ff73 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x7F);     // Contrast control - value
 80007e6:	207f      	movs	r0, #127	@ 0x7f
 80007e8:	f7ff ff70 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xD9);     // Phase length - command
 80007ec:	20d9      	movs	r0, #217	@ 0xd9
 80007ee:	f7ff ff6d 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xF1);     // Phase length - value
 80007f2:	20f1      	movs	r0, #241	@ 0xf1
 80007f4:	f7ff ff6a 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0xDB);     // VCOMH deselect level - command
 80007f8:	20db      	movs	r0, #219	@ 0xdb
 80007fa:	f7ff ff67 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x40);     // VCOMH deselect level - value
 80007fe:	2040      	movs	r0, #64	@ 0x40
 8000800:	f7ff ff64 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x78); // Function set select > OLED command set disable (SD = 0)
 8000804:	2078      	movs	r0, #120	@ 0x78
 8000806:	f7ff ff61 	bl	80006cc <NHD_OLED_sendCommand>

// Wrapping up and switching on
NHD_OLED_sendCommand(0x28); // Function set select > fundamental (default) command set (RE = 0)
 800080a:	2028      	movs	r0, #40	@ 0x28
 800080c:	f7ff ff5e 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x01);     // Clear display
 8000810:	2001      	movs	r0, #1
 8000812:	f7ff ff5b 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x80);   // Set DDRAM address to 0x00 (home on topmost row/line)
 8000816:	2080      	movs	r0, #128	@ 0x80
 8000818:	f7ff ff58 	bl	80006cc <NHD_OLED_sendCommand>
NHD_OLED_sendCommand(0x0C);     // Display ON
 800081c:	200c      	movs	r0, #12
 800081e:	f7ff ff55 	bl	80006cc <NHD_OLED_sendCommand>

HAL_Delay(100);
 8000822:	2064      	movs	r0, #100	@ 0x64
 8000824:	f000 f932 	bl	8000a8c <HAL_Delay>
}
 8000828:	46c0      	nop			@ (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <NHD_OLED_textClear>:
// NHD_OLED_textClear
//
// Sends a "clear" command to the display.
//
void NHD_OLED_textClear()
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
NHD_OLED_sendCommand(0x01);
 8000832:	2001      	movs	r0, #1
 8000834:	f7ff ff4a 	bl	80006cc <NHD_OLED_sendCommand>
HAL_Delay(10);
 8000838:	200a      	movs	r0, #10
 800083a:	f000 f927 	bl	8000a8c <HAL_Delay>
}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <NHD_OLED_cursorHome>:
//
// Sends a "home" command to the display, which moves the cursor without
// removing text from the display.
//
void NHD_OLED_cursorHome()
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
NHD_OLED_sendCommand(0x02);
 8000848:	2002      	movs	r0, #2
 800084a:	f7ff ff3f 	bl	80006cc <NHD_OLED_sendCommand>
HAL_Delay(10);
 800084e:	200a      	movs	r0, #10
 8000850:	f000 f91c 	bl	8000a8c <HAL_Delay>
}
 8000854:	46c0      	nop			@ (mov r8, r8)
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <NHD_OLED_print_len>:
//   text: text to display. This should be a full string if a length is
//         provided.
//   len: length of text to print, in characters.
//
void NHD_OLED_print_len(char *text, uint8_t len)
{
 800085a:	b590      	push	{r4, r7, lr}
 800085c:	b085      	sub	sp, #20
 800085e:	af00      	add	r7, sp, #0
 8000860:	6078      	str	r0, [r7, #4]
 8000862:	000a      	movs	r2, r1
 8000864:	1cfb      	adds	r3, r7, #3
 8000866:	701a      	strb	r2, [r3, #0]
for (uint8_t i = 0; i < len; i++)
 8000868:	230f      	movs	r3, #15
 800086a:	18fb      	adds	r3, r7, r3
 800086c:	2200      	movs	r2, #0
 800086e:	701a      	strb	r2, [r3, #0]
 8000870:	e00d      	b.n	800088e <NHD_OLED_print_len+0x34>
NHD_OLED_sendData(text[i]);
 8000872:	240f      	movs	r4, #15
 8000874:	193b      	adds	r3, r7, r4
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	18d3      	adds	r3, r2, r3
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	0018      	movs	r0, r3
 8000880:	f7ff ff37 	bl	80006f2 <NHD_OLED_sendData>
for (uint8_t i = 0; i < len; i++)
 8000884:	193b      	adds	r3, r7, r4
 8000886:	781a      	ldrb	r2, [r3, #0]
 8000888:	193b      	adds	r3, r7, r4
 800088a:	3201      	adds	r2, #1
 800088c:	701a      	strb	r2, [r3, #0]
 800088e:	230f      	movs	r3, #15
 8000890:	18fa      	adds	r2, r7, r3
 8000892:	1cfb      	adds	r3, r7, #3
 8000894:	7812      	ldrb	r2, [r2, #0]
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	d3ea      	bcc.n	8000872 <NHD_OLED_print_len+0x18>
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b005      	add	sp, #20
 80008a4:	bd90      	pop	{r4, r7, pc}
	...

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ae:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <HAL_MspInit+0x44>)
 80008b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <HAL_MspInit+0x44>)
 80008b4:	2101      	movs	r1, #1
 80008b6:	430a      	orrs	r2, r1
 80008b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <HAL_MspInit+0x44>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008be:	2201      	movs	r2, #1
 80008c0:	4013      	ands	r3, r2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <HAL_MspInit+0x44>)
 80008c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <HAL_MspInit+0x44>)
 80008cc:	2180      	movs	r1, #128	@ 0x80
 80008ce:	0549      	lsls	r1, r1, #21
 80008d0:	430a      	orrs	r2, r1
 80008d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008d4:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <HAL_MspInit+0x44>)
 80008d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008d8:	2380      	movs	r3, #128	@ 0x80
 80008da:	055b      	lsls	r3, r3, #21
 80008dc:	4013      	ands	r3, r2
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b002      	add	sp, #8
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	40021000 	.word	0x40021000

080008f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f4:	46c0      	nop			@ (mov r8, r8)
 80008f6:	e7fd      	b.n	80008f4 <NMI_Handler+0x4>

080008f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008fc:	46c0      	nop			@ (mov r8, r8)
 80008fe:	e7fd      	b.n	80008fc <HardFault_Handler+0x4>

08000900 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000904:	46c0      	nop			@ (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000918:	f000 f89c 	bl	8000a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800091c:	46c0      	nop			@ (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800092c:	480d      	ldr	r0, [pc, #52]	@ (8000964 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800092e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000930:	f7ff fff7 	bl	8000922 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000934:	480c      	ldr	r0, [pc, #48]	@ (8000968 <LoopForever+0x6>)
  ldr r1, =_edata
 8000936:	490d      	ldr	r1, [pc, #52]	@ (800096c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000938:	4a0d      	ldr	r2, [pc, #52]	@ (8000970 <LoopForever+0xe>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800093c:	e002      	b.n	8000944 <LoopCopyDataInit>

0800093e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800093e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000940:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000942:	3304      	adds	r3, #4

08000944 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000944:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000946:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000948:	d3f9      	bcc.n	800093e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800094a:	4a0a      	ldr	r2, [pc, #40]	@ (8000974 <LoopForever+0x12>)
  ldr r4, =_ebss
 800094c:	4c0a      	ldr	r4, [pc, #40]	@ (8000978 <LoopForever+0x16>)
  movs r3, #0
 800094e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000950:	e001      	b.n	8000956 <LoopFillZerobss>

08000952 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000952:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000954:	3204      	adds	r2, #4

08000956 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000956:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000958:	d3fb      	bcc.n	8000952 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800095a:	f001 f80b 	bl	8001974 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800095e:	f7ff fc5b 	bl	8000218 <main>

08000962 <LoopForever>:

LoopForever:
  b LoopForever
 8000962:	e7fe      	b.n	8000962 <LoopForever>
  ldr   r0, =_estack
 8000964:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800096c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000970:	08001a2c 	.word	0x08001a2c
  ldr r2, =_sbss
 8000974:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000978:	2000002c 	.word	0x2000002c

0800097c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800097c:	e7fe      	b.n	800097c <ADC1_IRQHandler>
	...

08000980 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	2200      	movs	r2, #0
 800098a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800098c:	4b0b      	ldr	r3, [pc, #44]	@ (80009bc <HAL_Init+0x3c>)
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <HAL_Init+0x3c>)
 8000992:	2180      	movs	r1, #128	@ 0x80
 8000994:	0049      	lsls	r1, r1, #1
 8000996:	430a      	orrs	r2, r1
 8000998:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800099a:	2003      	movs	r0, #3
 800099c:	f000 f810 	bl	80009c0 <HAL_InitTick>
 80009a0:	1e03      	subs	r3, r0, #0
 80009a2:	d003      	beq.n	80009ac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80009a4:	1dfb      	adds	r3, r7, #7
 80009a6:	2201      	movs	r2, #1
 80009a8:	701a      	strb	r2, [r3, #0]
 80009aa:	e001      	b.n	80009b0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80009ac:	f7ff ff7c 	bl	80008a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009b0:	1dfb      	adds	r3, r7, #7
 80009b2:	781b      	ldrb	r3, [r3, #0]
}
 80009b4:	0018      	movs	r0, r3
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40022000 	.word	0x40022000

080009c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009c8:	230f      	movs	r3, #15
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80009d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a48 <HAL_InitTick+0x88>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d02b      	beq.n	8000a30 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80009d8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a4c <HAL_InitTick+0x8c>)
 80009da:	681c      	ldr	r4, [r3, #0]
 80009dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <HAL_InitTick+0x88>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	0019      	movs	r1, r3
 80009e2:	23fa      	movs	r3, #250	@ 0xfa
 80009e4:	0098      	lsls	r0, r3, #2
 80009e6:	f7ff fb8b 	bl	8000100 <__udivsi3>
 80009ea:	0003      	movs	r3, r0
 80009ec:	0019      	movs	r1, r3
 80009ee:	0020      	movs	r0, r4
 80009f0:	f7ff fb86 	bl	8000100 <__udivsi3>
 80009f4:	0003      	movs	r3, r0
 80009f6:	0018      	movs	r0, r3
 80009f8:	f000 f913 	bl	8000c22 <HAL_SYSTICK_Config>
 80009fc:	1e03      	subs	r3, r0, #0
 80009fe:	d112      	bne.n	8000a26 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d80a      	bhi.n	8000a1c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a06:	6879      	ldr	r1, [r7, #4]
 8000a08:	2301      	movs	r3, #1
 8000a0a:	425b      	negs	r3, r3
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f000 f8f2 	bl	8000bf8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a14:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <HAL_InitTick+0x90>)
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	e00d      	b.n	8000a38 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
 8000a24:	e008      	b.n	8000a38 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a26:	230f      	movs	r3, #15
 8000a28:	18fb      	adds	r3, r7, r3
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]
 8000a2e:	e003      	b.n	8000a38 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a30:	230f      	movs	r3, #15
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000a38:	230f      	movs	r3, #15
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	781b      	ldrb	r3, [r3, #0]
}
 8000a3e:	0018      	movs	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b005      	add	sp, #20
 8000a44:	bd90      	pop	{r4, r7, pc}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	20000008 	.word	0x20000008
 8000a4c:	20000000 	.word	0x20000000
 8000a50:	20000004 	.word	0x20000004

08000a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <HAL_IncTick+0x1c>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <HAL_IncTick+0x20>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	18d2      	adds	r2, r2, r3
 8000a64:	4b03      	ldr	r3, [pc, #12]	@ (8000a74 <HAL_IncTick+0x20>)
 8000a66:	601a      	str	r2, [r3, #0]
}
 8000a68:	46c0      	nop			@ (mov r8, r8)
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	20000008 	.word	0x20000008
 8000a74:	20000028 	.word	0x20000028

08000a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a7c:	4b02      	ldr	r3, [pc, #8]	@ (8000a88 <HAL_GetTick+0x10>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
}
 8000a80:	0018      	movs	r0, r3
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	20000028 	.word	0x20000028

08000a8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a94:	f7ff fff0 	bl	8000a78 <HAL_GetTick>
 8000a98:	0003      	movs	r3, r0
 8000a9a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	d005      	beq.n	8000ab2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad0 <HAL_Delay+0x44>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	001a      	movs	r2, r3
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	189b      	adds	r3, r3, r2
 8000ab0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	f7ff ffe0 	bl	8000a78 <HAL_GetTick>
 8000ab8:	0002      	movs	r2, r0
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	68fa      	ldr	r2, [r7, #12]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d8f7      	bhi.n	8000ab4 <HAL_Delay+0x28>
  {
  }
}
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b004      	add	sp, #16
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			@ (mov r8, r8)
 8000ad0:	20000008 	.word	0x20000008

08000ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	0002      	movs	r2, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	1dfb      	adds	r3, r7, #7
 8000ae0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ae8:	d828      	bhi.n	8000b3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aea:	4a2f      	ldr	r2, [pc, #188]	@ (8000ba8 <__NVIC_SetPriority+0xd4>)
 8000aec:	1dfb      	adds	r3, r7, #7
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	089b      	lsrs	r3, r3, #2
 8000af4:	33c0      	adds	r3, #192	@ 0xc0
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	589b      	ldr	r3, [r3, r2]
 8000afa:	1dfa      	adds	r2, r7, #7
 8000afc:	7812      	ldrb	r2, [r2, #0]
 8000afe:	0011      	movs	r1, r2
 8000b00:	2203      	movs	r2, #3
 8000b02:	400a      	ands	r2, r1
 8000b04:	00d2      	lsls	r2, r2, #3
 8000b06:	21ff      	movs	r1, #255	@ 0xff
 8000b08:	4091      	lsls	r1, r2
 8000b0a:	000a      	movs	r2, r1
 8000b0c:	43d2      	mvns	r2, r2
 8000b0e:	401a      	ands	r2, r3
 8000b10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	019b      	lsls	r3, r3, #6
 8000b16:	22ff      	movs	r2, #255	@ 0xff
 8000b18:	401a      	ands	r2, r3
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	0018      	movs	r0, r3
 8000b20:	2303      	movs	r3, #3
 8000b22:	4003      	ands	r3, r0
 8000b24:	00db      	lsls	r3, r3, #3
 8000b26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b28:	481f      	ldr	r0, [pc, #124]	@ (8000ba8 <__NVIC_SetPriority+0xd4>)
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	089b      	lsrs	r3, r3, #2
 8000b32:	430a      	orrs	r2, r1
 8000b34:	33c0      	adds	r3, #192	@ 0xc0
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b3a:	e031      	b.n	8000ba0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bac <__NVIC_SetPriority+0xd8>)
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	0019      	movs	r1, r3
 8000b44:	230f      	movs	r3, #15
 8000b46:	400b      	ands	r3, r1
 8000b48:	3b08      	subs	r3, #8
 8000b4a:	089b      	lsrs	r3, r3, #2
 8000b4c:	3306      	adds	r3, #6
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	18d3      	adds	r3, r2, r3
 8000b52:	3304      	adds	r3, #4
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	1dfa      	adds	r2, r7, #7
 8000b58:	7812      	ldrb	r2, [r2, #0]
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	400a      	ands	r2, r1
 8000b60:	00d2      	lsls	r2, r2, #3
 8000b62:	21ff      	movs	r1, #255	@ 0xff
 8000b64:	4091      	lsls	r1, r2
 8000b66:	000a      	movs	r2, r1
 8000b68:	43d2      	mvns	r2, r2
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	019b      	lsls	r3, r3, #6
 8000b72:	22ff      	movs	r2, #255	@ 0xff
 8000b74:	401a      	ands	r2, r3
 8000b76:	1dfb      	adds	r3, r7, #7
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	4003      	ands	r3, r0
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b84:	4809      	ldr	r0, [pc, #36]	@ (8000bac <__NVIC_SetPriority+0xd8>)
 8000b86:	1dfb      	adds	r3, r7, #7
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	001c      	movs	r4, r3
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	4023      	ands	r3, r4
 8000b90:	3b08      	subs	r3, #8
 8000b92:	089b      	lsrs	r3, r3, #2
 8000b94:	430a      	orrs	r2, r1
 8000b96:	3306      	adds	r3, #6
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	18c3      	adds	r3, r0, r3
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	601a      	str	r2, [r3, #0]
}
 8000ba0:	46c0      	nop			@ (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	b003      	add	sp, #12
 8000ba6:	bd90      	pop	{r4, r7, pc}
 8000ba8:	e000e100 	.word	0xe000e100
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	1e5a      	subs	r2, r3, #1
 8000bbc:	2380      	movs	r3, #128	@ 0x80
 8000bbe:	045b      	lsls	r3, r3, #17
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d301      	bcc.n	8000bc8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	e010      	b.n	8000bea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <SysTick_Config+0x44>)
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	3a01      	subs	r2, #1
 8000bce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	425b      	negs	r3, r3
 8000bd4:	2103      	movs	r1, #3
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff ff7c 	bl	8000ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bdc:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <SysTick_Config+0x44>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000be2:	4b04      	ldr	r3, [pc, #16]	@ (8000bf4 <SysTick_Config+0x44>)
 8000be4:	2207      	movs	r2, #7
 8000be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	0018      	movs	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	e000e010 	.word	0xe000e010

08000bf8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	210f      	movs	r1, #15
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	1c02      	adds	r2, r0, #0
 8000c08:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000c0a:	68ba      	ldr	r2, [r7, #8]
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b25b      	sxtb	r3, r3
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff ff5d 	bl	8000ad4 <__NVIC_SetPriority>
}
 8000c1a:	46c0      	nop			@ (mov r8, r8)
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b004      	add	sp, #16
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f7ff ffbf 	bl	8000bb0 <SysTick_Config>
 8000c32:	0003      	movs	r3, r0
}
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c4a:	e147      	b.n	8000edc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2101      	movs	r1, #1
 8000c52:	697a      	ldr	r2, [r7, #20]
 8000c54:	4091      	lsls	r1, r2
 8000c56:	000a      	movs	r2, r1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d100      	bne.n	8000c64 <HAL_GPIO_Init+0x28>
 8000c62:	e138      	b.n	8000ed6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	2203      	movs	r2, #3
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d005      	beq.n	8000c7c <HAL_GPIO_Init+0x40>
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2203      	movs	r2, #3
 8000c76:	4013      	ands	r3, r2
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d130      	bne.n	8000cde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	2203      	movs	r2, #3
 8000c88:	409a      	lsls	r2, r3
 8000c8a:	0013      	movs	r3, r2
 8000c8c:	43da      	mvns	r2, r3
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	4013      	ands	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	68da      	ldr	r2, [r3, #12]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	409a      	lsls	r2, r3
 8000c9e:	0013      	movs	r3, r2
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	693a      	ldr	r2, [r7, #16]
 8000caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	0013      	movs	r3, r2
 8000cba:	43da      	mvns	r2, r3
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	091b      	lsrs	r3, r3, #4
 8000cc8:	2201      	movs	r2, #1
 8000cca:	401a      	ands	r2, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d017      	beq.n	8000d1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	409a      	lsls	r2, r3
 8000cf8:	0013      	movs	r3, r2
 8000cfa:	43da      	mvns	r2, r3
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	4013      	ands	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	689a      	ldr	r2, [r3, #8]
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	409a      	lsls	r2, r3
 8000d0c:	0013      	movs	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2203      	movs	r2, #3
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d123      	bne.n	8000d6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	08da      	lsrs	r2, r3, #3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	3208      	adds	r2, #8
 8000d2e:	0092      	lsls	r2, r2, #2
 8000d30:	58d3      	ldr	r3, [r2, r3]
 8000d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	2207      	movs	r2, #7
 8000d38:	4013      	ands	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	220f      	movs	r2, #15
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	691a      	ldr	r2, [r3, #16]
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	2107      	movs	r1, #7
 8000d52:	400b      	ands	r3, r1
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	08da      	lsrs	r2, r3, #3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3208      	adds	r2, #8
 8000d68:	0092      	lsls	r2, r2, #2
 8000d6a:	6939      	ldr	r1, [r7, #16]
 8000d6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	2203      	movs	r2, #3
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	23c0      	movs	r3, #192	@ 0xc0
 8000da8:	029b      	lsls	r3, r3, #10
 8000daa:	4013      	ands	r3, r2
 8000dac:	d100      	bne.n	8000db0 <HAL_GPIO_Init+0x174>
 8000dae:	e092      	b.n	8000ed6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000db0:	4a50      	ldr	r2, [pc, #320]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	089b      	lsrs	r3, r3, #2
 8000db6:	3318      	adds	r3, #24
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	589b      	ldr	r3, [r3, r2]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	220f      	movs	r2, #15
 8000dc8:	409a      	lsls	r2, r3
 8000dca:	0013      	movs	r3, r2
 8000dcc:	43da      	mvns	r2, r3
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	23a0      	movs	r3, #160	@ 0xa0
 8000dd8:	05db      	lsls	r3, r3, #23
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d013      	beq.n	8000e06 <HAL_GPIO_Init+0x1ca>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a45      	ldr	r2, [pc, #276]	@ (8000ef8 <HAL_GPIO_Init+0x2bc>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d00d      	beq.n	8000e02 <HAL_GPIO_Init+0x1c6>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a44      	ldr	r2, [pc, #272]	@ (8000efc <HAL_GPIO_Init+0x2c0>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d007      	beq.n	8000dfe <HAL_GPIO_Init+0x1c2>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a43      	ldr	r2, [pc, #268]	@ (8000f00 <HAL_GPIO_Init+0x2c4>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d101      	bne.n	8000dfa <HAL_GPIO_Init+0x1be>
 8000df6:	2303      	movs	r3, #3
 8000df8:	e006      	b.n	8000e08 <HAL_GPIO_Init+0x1cc>
 8000dfa:	2305      	movs	r3, #5
 8000dfc:	e004      	b.n	8000e08 <HAL_GPIO_Init+0x1cc>
 8000dfe:	2302      	movs	r3, #2
 8000e00:	e002      	b.n	8000e08 <HAL_GPIO_Init+0x1cc>
 8000e02:	2301      	movs	r3, #1
 8000e04:	e000      	b.n	8000e08 <HAL_GPIO_Init+0x1cc>
 8000e06:	2300      	movs	r3, #0
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	400a      	ands	r2, r1
 8000e0e:	00d2      	lsls	r2, r2, #3
 8000e10:	4093      	lsls	r3, r2
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000e18:	4936      	ldr	r1, [pc, #216]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	089b      	lsrs	r3, r3, #2
 8000e1e:	3318      	adds	r3, #24
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e26:	4b33      	ldr	r3, [pc, #204]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	2380      	movs	r3, #128	@ 0x80
 8000e3c:	035b      	lsls	r3, r3, #13
 8000e3e:	4013      	ands	r3, r2
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000e50:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	43da      	mvns	r2, r3
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	039b      	lsls	r3, r3, #14
 8000e68:	4013      	ands	r3, r2
 8000e6a:	d003      	beq.n	8000e74 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e74:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000e7c:	2384      	movs	r3, #132	@ 0x84
 8000e7e:	58d3      	ldr	r3, [r2, r3]
 8000e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	43da      	mvns	r2, r3
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685a      	ldr	r2, [r3, #4]
 8000e90:	2380      	movs	r3, #128	@ 0x80
 8000e92:	029b      	lsls	r3, r3, #10
 8000e94:	4013      	ands	r3, r2
 8000e96:	d003      	beq.n	8000ea0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ea0:	4914      	ldr	r1, [pc, #80]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000ea2:	2284      	movs	r2, #132	@ 0x84
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000ea8:	4a12      	ldr	r2, [pc, #72]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000eaa:	2380      	movs	r3, #128	@ 0x80
 8000eac:	58d3      	ldr	r3, [r2, r3]
 8000eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	2380      	movs	r3, #128	@ 0x80
 8000ec0:	025b      	lsls	r3, r3, #9
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ece:	4909      	ldr	r1, [pc, #36]	@ (8000ef4 <HAL_GPIO_Init+0x2b8>)
 8000ed0:	2280      	movs	r2, #128	@ 0x80
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	40da      	lsrs	r2, r3
 8000ee4:	1e13      	subs	r3, r2, #0
 8000ee6:	d000      	beq.n	8000eea <HAL_GPIO_Init+0x2ae>
 8000ee8:	e6b0      	b.n	8000c4c <HAL_GPIO_Init+0x10>
  }
}
 8000eea:	46c0      	nop			@ (mov r8, r8)
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b006      	add	sp, #24
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40021800 	.word	0x40021800
 8000ef8:	50000400 	.word	0x50000400
 8000efc:	50000800 	.word	0x50000800
 8000f00:	50000c00 	.word	0x50000c00

08000f04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	000a      	movs	r2, r1
 8000f0e:	1cbb      	adds	r3, r7, #2
 8000f10:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	691b      	ldr	r3, [r3, #16]
 8000f16:	1cba      	adds	r2, r7, #2
 8000f18:	8812      	ldrh	r2, [r2, #0]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d004      	beq.n	8000f28 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000f1e:	230f      	movs	r3, #15
 8000f20:	18fb      	adds	r3, r7, r3
 8000f22:	2201      	movs	r2, #1
 8000f24:	701a      	strb	r2, [r3, #0]
 8000f26:	e003      	b.n	8000f30 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000f30:	230f      	movs	r3, #15
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	781b      	ldrb	r3, [r3, #0]
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b004      	add	sp, #16
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	0008      	movs	r0, r1
 8000f48:	0011      	movs	r1, r2
 8000f4a:	1cbb      	adds	r3, r7, #2
 8000f4c:	1c02      	adds	r2, r0, #0
 8000f4e:	801a      	strh	r2, [r3, #0]
 8000f50:	1c7b      	adds	r3, r7, #1
 8000f52:	1c0a      	adds	r2, r1, #0
 8000f54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f56:	1c7b      	adds	r3, r7, #1
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d004      	beq.n	8000f68 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f5e:	1cbb      	adds	r3, r7, #2
 8000f60:	881a      	ldrh	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f66:	e003      	b.n	8000f70 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f68:	1cbb      	adds	r3, r7, #2
 8000f6a:	881a      	ldrh	r2, [r3, #0]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f70:	46c0      	nop			@ (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b002      	add	sp, #8
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	000a      	movs	r2, r1
 8000f82:	1cbb      	adds	r3, r7, #2
 8000f84:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f8c:	1cbb      	adds	r3, r7, #2
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	4013      	ands	r3, r2
 8000f94:	041a      	lsls	r2, r3, #16
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	1cb9      	adds	r1, r7, #2
 8000f9c:	8809      	ldrh	r1, [r1, #0]
 8000f9e:	400b      	ands	r3, r1
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	619a      	str	r2, [r3, #24]
}
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b004      	add	sp, #16
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000fb8:	4b19      	ldr	r3, [pc, #100]	@ (8001020 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a19      	ldr	r2, [pc, #100]	@ (8001024 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	0019      	movs	r1, r3
 8000fc2:	4b17      	ldr	r3, [pc, #92]	@ (8001020 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	2380      	movs	r3, #128	@ 0x80
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d11f      	bne.n	8001014 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000fd4:	4b14      	ldr	r3, [pc, #80]	@ (8001028 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	0013      	movs	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	189b      	adds	r3, r3, r2
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	4912      	ldr	r1, [pc, #72]	@ (800102c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f7ff f88c 	bl	8000100 <__udivsi3>
 8000fe8:	0003      	movs	r3, r0
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fee:	e008      	b.n	8001002 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	e001      	b.n	8001002 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e009      	b.n	8001016 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001002:	4b07      	ldr	r3, [pc, #28]	@ (8001020 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001004:	695a      	ldr	r2, [r3, #20]
 8001006:	2380      	movs	r3, #128	@ 0x80
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	401a      	ands	r2, r3
 800100c:	2380      	movs	r3, #128	@ 0x80
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	429a      	cmp	r2, r3
 8001012:	d0ed      	beq.n	8000ff0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	0018      	movs	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	b004      	add	sp, #16
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			@ (mov r8, r8)
 8001020:	40007000 	.word	0x40007000
 8001024:	fffff9ff 	.word	0xfffff9ff
 8001028:	20000000 	.word	0x20000000
 800102c:	000f4240 	.word	0x000f4240

08001030 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e2f3      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2201      	movs	r2, #1
 8001048:	4013      	ands	r3, r2
 800104a:	d100      	bne.n	800104e <HAL_RCC_OscConfig+0x1e>
 800104c:	e07c      	b.n	8001148 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800104e:	4bc3      	ldr	r3, [pc, #780]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	2238      	movs	r2, #56	@ 0x38
 8001054:	4013      	ands	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001058:	4bc0      	ldr	r3, [pc, #768]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	2203      	movs	r2, #3
 800105e:	4013      	ands	r3, r2
 8001060:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	2b10      	cmp	r3, #16
 8001066:	d102      	bne.n	800106e <HAL_RCC_OscConfig+0x3e>
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	2b03      	cmp	r3, #3
 800106c:	d002      	beq.n	8001074 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	2b08      	cmp	r3, #8
 8001072:	d10b      	bne.n	800108c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001074:	4bb9      	ldr	r3, [pc, #740]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	2380      	movs	r3, #128	@ 0x80
 800107a:	029b      	lsls	r3, r3, #10
 800107c:	4013      	ands	r3, r2
 800107e:	d062      	beq.n	8001146 <HAL_RCC_OscConfig+0x116>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d15e      	bne.n	8001146 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e2ce      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685a      	ldr	r2, [r3, #4]
 8001090:	2380      	movs	r3, #128	@ 0x80
 8001092:	025b      	lsls	r3, r3, #9
 8001094:	429a      	cmp	r2, r3
 8001096:	d107      	bne.n	80010a8 <HAL_RCC_OscConfig+0x78>
 8001098:	4bb0      	ldr	r3, [pc, #704]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	4baf      	ldr	r3, [pc, #700]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800109e:	2180      	movs	r1, #128	@ 0x80
 80010a0:	0249      	lsls	r1, r1, #9
 80010a2:	430a      	orrs	r2, r1
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	e020      	b.n	80010ea <HAL_RCC_OscConfig+0xba>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685a      	ldr	r2, [r3, #4]
 80010ac:	23a0      	movs	r3, #160	@ 0xa0
 80010ae:	02db      	lsls	r3, r3, #11
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d10e      	bne.n	80010d2 <HAL_RCC_OscConfig+0xa2>
 80010b4:	4ba9      	ldr	r3, [pc, #676]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4ba8      	ldr	r3, [pc, #672]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010ba:	2180      	movs	r1, #128	@ 0x80
 80010bc:	02c9      	lsls	r1, r1, #11
 80010be:	430a      	orrs	r2, r1
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	4ba6      	ldr	r3, [pc, #664]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4ba5      	ldr	r3, [pc, #660]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010c8:	2180      	movs	r1, #128	@ 0x80
 80010ca:	0249      	lsls	r1, r1, #9
 80010cc:	430a      	orrs	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	e00b      	b.n	80010ea <HAL_RCC_OscConfig+0xba>
 80010d2:	4ba2      	ldr	r3, [pc, #648]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	4ba1      	ldr	r3, [pc, #644]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010d8:	49a1      	ldr	r1, [pc, #644]	@ (8001360 <HAL_RCC_OscConfig+0x330>)
 80010da:	400a      	ands	r2, r1
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	4b9f      	ldr	r3, [pc, #636]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4b9e      	ldr	r3, [pc, #632]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80010e4:	499f      	ldr	r1, [pc, #636]	@ (8001364 <HAL_RCC_OscConfig+0x334>)
 80010e6:	400a      	ands	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d014      	beq.n	800111c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010f2:	f7ff fcc1 	bl	8000a78 <HAL_GetTick>
 80010f6:	0003      	movs	r3, r0
 80010f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010fc:	f7ff fcbc 	bl	8000a78 <HAL_GetTick>
 8001100:	0002      	movs	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b64      	cmp	r3, #100	@ 0x64
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e28d      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800110e:	4b93      	ldr	r3, [pc, #588]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	2380      	movs	r3, #128	@ 0x80
 8001114:	029b      	lsls	r3, r3, #10
 8001116:	4013      	ands	r3, r2
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0xcc>
 800111a:	e015      	b.n	8001148 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111c:	f7ff fcac 	bl	8000a78 <HAL_GetTick>
 8001120:	0003      	movs	r3, r0
 8001122:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001126:	f7ff fca7 	bl	8000a78 <HAL_GetTick>
 800112a:	0002      	movs	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b64      	cmp	r3, #100	@ 0x64
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e278      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001138:	4b88      	ldr	r3, [pc, #544]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	2380      	movs	r3, #128	@ 0x80
 800113e:	029b      	lsls	r3, r3, #10
 8001140:	4013      	ands	r3, r2
 8001142:	d1f0      	bne.n	8001126 <HAL_RCC_OscConfig+0xf6>
 8001144:	e000      	b.n	8001148 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001146:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2202      	movs	r2, #2
 800114e:	4013      	ands	r3, r2
 8001150:	d100      	bne.n	8001154 <HAL_RCC_OscConfig+0x124>
 8001152:	e099      	b.n	8001288 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001154:	4b81      	ldr	r3, [pc, #516]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2238      	movs	r2, #56	@ 0x38
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800115e:	4b7f      	ldr	r3, [pc, #508]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	2203      	movs	r2, #3
 8001164:	4013      	ands	r3, r2
 8001166:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	2b10      	cmp	r3, #16
 800116c:	d102      	bne.n	8001174 <HAL_RCC_OscConfig+0x144>
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	2b02      	cmp	r3, #2
 8001172:	d002      	beq.n	800117a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d135      	bne.n	80011e6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800117a:	4b78      	ldr	r3, [pc, #480]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	2380      	movs	r3, #128	@ 0x80
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	4013      	ands	r3, r2
 8001184:	d005      	beq.n	8001192 <HAL_RCC_OscConfig+0x162>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e24b      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001192:	4b72      	ldr	r3, [pc, #456]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4a74      	ldr	r2, [pc, #464]	@ (8001368 <HAL_RCC_OscConfig+0x338>)
 8001198:	4013      	ands	r3, r2
 800119a:	0019      	movs	r1, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	021a      	lsls	r2, r3, #8
 80011a2:	4b6e      	ldr	r3, [pc, #440]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80011a4:	430a      	orrs	r2, r1
 80011a6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d112      	bne.n	80011d4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011ae:	4b6b      	ldr	r3, [pc, #428]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a6e      	ldr	r2, [pc, #440]	@ (800136c <HAL_RCC_OscConfig+0x33c>)
 80011b4:	4013      	ands	r3, r2
 80011b6:	0019      	movs	r1, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	691a      	ldr	r2, [r3, #16]
 80011bc:	4b67      	ldr	r3, [pc, #412]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80011be:	430a      	orrs	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80011c2:	4b66      	ldr	r3, [pc, #408]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	0adb      	lsrs	r3, r3, #11
 80011c8:	2207      	movs	r2, #7
 80011ca:	4013      	ands	r3, r2
 80011cc:	4a68      	ldr	r2, [pc, #416]	@ (8001370 <HAL_RCC_OscConfig+0x340>)
 80011ce:	40da      	lsrs	r2, r3
 80011d0:	4b68      	ldr	r3, [pc, #416]	@ (8001374 <HAL_RCC_OscConfig+0x344>)
 80011d2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011d4:	4b68      	ldr	r3, [pc, #416]	@ (8001378 <HAL_RCC_OscConfig+0x348>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	0018      	movs	r0, r3
 80011da:	f7ff fbf1 	bl	80009c0 <HAL_InitTick>
 80011de:	1e03      	subs	r3, r0, #0
 80011e0:	d051      	beq.n	8001286 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e221      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d030      	beq.n	8001250 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011ee:	4b5b      	ldr	r3, [pc, #364]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a5e      	ldr	r2, [pc, #376]	@ (800136c <HAL_RCC_OscConfig+0x33c>)
 80011f4:	4013      	ands	r3, r2
 80011f6:	0019      	movs	r1, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	4b57      	ldr	r3, [pc, #348]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80011fe:	430a      	orrs	r2, r1
 8001200:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001202:	4b56      	ldr	r3, [pc, #344]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4b55      	ldr	r3, [pc, #340]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001208:	2180      	movs	r1, #128	@ 0x80
 800120a:	0049      	lsls	r1, r1, #1
 800120c:	430a      	orrs	r2, r1
 800120e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001210:	f7ff fc32 	bl	8000a78 <HAL_GetTick>
 8001214:	0003      	movs	r3, r0
 8001216:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001218:	e008      	b.n	800122c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800121a:	f7ff fc2d 	bl	8000a78 <HAL_GetTick>
 800121e:	0002      	movs	r2, r0
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d901      	bls.n	800122c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e1fe      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800122c:	4b4b      	ldr	r3, [pc, #300]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	4013      	ands	r3, r2
 8001236:	d0f0      	beq.n	800121a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001238:	4b48      	ldr	r3, [pc, #288]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4a4a      	ldr	r2, [pc, #296]	@ (8001368 <HAL_RCC_OscConfig+0x338>)
 800123e:	4013      	ands	r3, r2
 8001240:	0019      	movs	r1, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	021a      	lsls	r2, r3, #8
 8001248:	4b44      	ldr	r3, [pc, #272]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800124a:	430a      	orrs	r2, r1
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	e01b      	b.n	8001288 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001250:	4b42      	ldr	r3, [pc, #264]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b41      	ldr	r3, [pc, #260]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001256:	4949      	ldr	r1, [pc, #292]	@ (800137c <HAL_RCC_OscConfig+0x34c>)
 8001258:	400a      	ands	r2, r1
 800125a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800125c:	f7ff fc0c 	bl	8000a78 <HAL_GetTick>
 8001260:	0003      	movs	r3, r0
 8001262:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001266:	f7ff fc07 	bl	8000a78 <HAL_GetTick>
 800126a:	0002      	movs	r2, r0
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e1d8      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001278:	4b38      	ldr	r3, [pc, #224]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	2380      	movs	r3, #128	@ 0x80
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	4013      	ands	r3, r2
 8001282:	d1f0      	bne.n	8001266 <HAL_RCC_OscConfig+0x236>
 8001284:	e000      	b.n	8001288 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001286:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2208      	movs	r2, #8
 800128e:	4013      	ands	r3, r2
 8001290:	d047      	beq.n	8001322 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001292:	4b32      	ldr	r3, [pc, #200]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	2238      	movs	r2, #56	@ 0x38
 8001298:	4013      	ands	r3, r2
 800129a:	2b18      	cmp	r3, #24
 800129c:	d10a      	bne.n	80012b4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800129e:	4b2f      	ldr	r3, [pc, #188]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80012a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a2:	2202      	movs	r2, #2
 80012a4:	4013      	ands	r3, r2
 80012a6:	d03c      	beq.n	8001322 <HAL_RCC_OscConfig+0x2f2>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d138      	bne.n	8001322 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e1ba      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d019      	beq.n	80012f0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80012bc:	4b27      	ldr	r3, [pc, #156]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80012be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80012c0:	4b26      	ldr	r3, [pc, #152]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80012c2:	2101      	movs	r1, #1
 80012c4:	430a      	orrs	r2, r1
 80012c6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c8:	f7ff fbd6 	bl	8000a78 <HAL_GetTick>
 80012cc:	0003      	movs	r3, r0
 80012ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d2:	f7ff fbd1 	bl	8000a78 <HAL_GetTick>
 80012d6:	0002      	movs	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e1a2      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012e4:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80012e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e8:	2202      	movs	r2, #2
 80012ea:	4013      	ands	r3, r2
 80012ec:	d0f1      	beq.n	80012d2 <HAL_RCC_OscConfig+0x2a2>
 80012ee:	e018      	b.n	8001322 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80012f0:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80012f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 80012f6:	2101      	movs	r1, #1
 80012f8:	438a      	bics	r2, r1
 80012fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012fc:	f7ff fbbc 	bl	8000a78 <HAL_GetTick>
 8001300:	0003      	movs	r3, r0
 8001302:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001304:	e008      	b.n	8001318 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001306:	f7ff fbb7 	bl	8000a78 <HAL_GetTick>
 800130a:	0002      	movs	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e188      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001318:	4b10      	ldr	r3, [pc, #64]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 800131a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800131c:	2202      	movs	r2, #2
 800131e:	4013      	ands	r3, r2
 8001320:	d1f1      	bne.n	8001306 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2204      	movs	r2, #4
 8001328:	4013      	ands	r3, r2
 800132a:	d100      	bne.n	800132e <HAL_RCC_OscConfig+0x2fe>
 800132c:	e0c6      	b.n	80014bc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800132e:	231f      	movs	r3, #31
 8001330:	18fb      	adds	r3, r7, r3
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	2238      	movs	r2, #56	@ 0x38
 800133c:	4013      	ands	r3, r2
 800133e:	2b20      	cmp	r3, #32
 8001340:	d11e      	bne.n	8001380 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <HAL_RCC_OscConfig+0x32c>)
 8001344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001346:	2202      	movs	r2, #2
 8001348:	4013      	ands	r3, r2
 800134a:	d100      	bne.n	800134e <HAL_RCC_OscConfig+0x31e>
 800134c:	e0b6      	b.n	80014bc <HAL_RCC_OscConfig+0x48c>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d000      	beq.n	8001358 <HAL_RCC_OscConfig+0x328>
 8001356:	e0b1      	b.n	80014bc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e166      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
 800135c:	40021000 	.word	0x40021000
 8001360:	fffeffff 	.word	0xfffeffff
 8001364:	fffbffff 	.word	0xfffbffff
 8001368:	ffff80ff 	.word	0xffff80ff
 800136c:	ffffc7ff 	.word	0xffffc7ff
 8001370:	00f42400 	.word	0x00f42400
 8001374:	20000000 	.word	0x20000000
 8001378:	20000004 	.word	0x20000004
 800137c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001380:	4bac      	ldr	r3, [pc, #688]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001382:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001384:	2380      	movs	r3, #128	@ 0x80
 8001386:	055b      	lsls	r3, r3, #21
 8001388:	4013      	ands	r3, r2
 800138a:	d101      	bne.n	8001390 <HAL_RCC_OscConfig+0x360>
 800138c:	2301      	movs	r3, #1
 800138e:	e000      	b.n	8001392 <HAL_RCC_OscConfig+0x362>
 8001390:	2300      	movs	r3, #0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d011      	beq.n	80013ba <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	4ba7      	ldr	r3, [pc, #668]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001398:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800139a:	4ba6      	ldr	r3, [pc, #664]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800139c:	2180      	movs	r1, #128	@ 0x80
 800139e:	0549      	lsls	r1, r1, #21
 80013a0:	430a      	orrs	r2, r1
 80013a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013a4:	4ba3      	ldr	r3, [pc, #652]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80013a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013a8:	2380      	movs	r3, #128	@ 0x80
 80013aa:	055b      	lsls	r3, r3, #21
 80013ac:	4013      	ands	r3, r2
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80013b2:	231f      	movs	r3, #31
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ba:	4b9f      	ldr	r3, [pc, #636]	@ (8001638 <HAL_RCC_OscConfig+0x608>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	2380      	movs	r3, #128	@ 0x80
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4013      	ands	r3, r2
 80013c4:	d11a      	bne.n	80013fc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013c6:	4b9c      	ldr	r3, [pc, #624]	@ (8001638 <HAL_RCC_OscConfig+0x608>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	4b9b      	ldr	r3, [pc, #620]	@ (8001638 <HAL_RCC_OscConfig+0x608>)
 80013cc:	2180      	movs	r1, #128	@ 0x80
 80013ce:	0049      	lsls	r1, r1, #1
 80013d0:	430a      	orrs	r2, r1
 80013d2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80013d4:	f7ff fb50 	bl	8000a78 <HAL_GetTick>
 80013d8:	0003      	movs	r3, r0
 80013da:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013dc:	e008      	b.n	80013f0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013de:	f7ff fb4b 	bl	8000a78 <HAL_GetTick>
 80013e2:	0002      	movs	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e11c      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013f0:	4b91      	ldr	r3, [pc, #580]	@ (8001638 <HAL_RCC_OscConfig+0x608>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4013      	ands	r3, r2
 80013fa:	d0f0      	beq.n	80013de <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d106      	bne.n	8001412 <HAL_RCC_OscConfig+0x3e2>
 8001404:	4b8b      	ldr	r3, [pc, #556]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001406:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001408:	4b8a      	ldr	r3, [pc, #552]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800140a:	2101      	movs	r1, #1
 800140c:	430a      	orrs	r2, r1
 800140e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001410:	e01c      	b.n	800144c <HAL_RCC_OscConfig+0x41c>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	2b05      	cmp	r3, #5
 8001418:	d10c      	bne.n	8001434 <HAL_RCC_OscConfig+0x404>
 800141a:	4b86      	ldr	r3, [pc, #536]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800141c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800141e:	4b85      	ldr	r3, [pc, #532]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001420:	2104      	movs	r1, #4
 8001422:	430a      	orrs	r2, r1
 8001424:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001426:	4b83      	ldr	r3, [pc, #524]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001428:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800142a:	4b82      	ldr	r3, [pc, #520]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800142c:	2101      	movs	r1, #1
 800142e:	430a      	orrs	r2, r1
 8001430:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001432:	e00b      	b.n	800144c <HAL_RCC_OscConfig+0x41c>
 8001434:	4b7f      	ldr	r3, [pc, #508]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001436:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001438:	4b7e      	ldr	r3, [pc, #504]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800143a:	2101      	movs	r1, #1
 800143c:	438a      	bics	r2, r1
 800143e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001440:	4b7c      	ldr	r3, [pc, #496]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001442:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001444:	4b7b      	ldr	r3, [pc, #492]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001446:	2104      	movs	r1, #4
 8001448:	438a      	bics	r2, r1
 800144a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d014      	beq.n	800147e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fb10 	bl	8000a78 <HAL_GetTick>
 8001458:	0003      	movs	r3, r0
 800145a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800145c:	e009      	b.n	8001472 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800145e:	f7ff fb0b 	bl	8000a78 <HAL_GetTick>
 8001462:	0002      	movs	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	4a74      	ldr	r2, [pc, #464]	@ (800163c <HAL_RCC_OscConfig+0x60c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e0db      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001472:	4b70      	ldr	r3, [pc, #448]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001476:	2202      	movs	r2, #2
 8001478:	4013      	ands	r3, r2
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x42e>
 800147c:	e013      	b.n	80014a6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff fafb 	bl	8000a78 <HAL_GetTick>
 8001482:	0003      	movs	r3, r0
 8001484:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001486:	e009      	b.n	800149c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001488:	f7ff faf6 	bl	8000a78 <HAL_GetTick>
 800148c:	0002      	movs	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	4a6a      	ldr	r2, [pc, #424]	@ (800163c <HAL_RCC_OscConfig+0x60c>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e0c6      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800149c:	4b65      	ldr	r3, [pc, #404]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800149e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a0:	2202      	movs	r2, #2
 80014a2:	4013      	ands	r3, r2
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80014a6:	231f      	movs	r3, #31
 80014a8:	18fb      	adds	r3, r7, r3
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d105      	bne.n	80014bc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80014b0:	4b60      	ldr	r3, [pc, #384]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80014b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014b4:	4b5f      	ldr	r3, [pc, #380]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80014b6:	4962      	ldr	r1, [pc, #392]	@ (8001640 <HAL_RCC_OscConfig+0x610>)
 80014b8:	400a      	ands	r2, r1
 80014ba:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d100      	bne.n	80014c6 <HAL_RCC_OscConfig+0x496>
 80014c4:	e0b0      	b.n	8001628 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	2238      	movs	r2, #56	@ 0x38
 80014cc:	4013      	ands	r3, r2
 80014ce:	2b10      	cmp	r3, #16
 80014d0:	d100      	bne.n	80014d4 <HAL_RCC_OscConfig+0x4a4>
 80014d2:	e078      	b.n	80015c6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d153      	bne.n	8001584 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014dc:	4b55      	ldr	r3, [pc, #340]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4b54      	ldr	r3, [pc, #336]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80014e2:	4958      	ldr	r1, [pc, #352]	@ (8001644 <HAL_RCC_OscConfig+0x614>)
 80014e4:	400a      	ands	r2, r1
 80014e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e8:	f7ff fac6 	bl	8000a78 <HAL_GetTick>
 80014ec:	0003      	movs	r3, r0
 80014ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014f2:	f7ff fac1 	bl	8000a78 <HAL_GetTick>
 80014f6:	0002      	movs	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e092      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001504:	4b4b      	ldr	r3, [pc, #300]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	2380      	movs	r3, #128	@ 0x80
 800150a:	049b      	lsls	r3, r3, #18
 800150c:	4013      	ands	r3, r2
 800150e:	d1f0      	bne.n	80014f2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001510:	4b48      	ldr	r3, [pc, #288]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	4a4c      	ldr	r2, [pc, #304]	@ (8001648 <HAL_RCC_OscConfig+0x618>)
 8001516:	4013      	ands	r3, r2
 8001518:	0019      	movs	r1, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1a      	ldr	r2, [r3, #32]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001522:	431a      	orrs	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001528:	021b      	lsls	r3, r3, #8
 800152a:	431a      	orrs	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001530:	431a      	orrs	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	431a      	orrs	r2, r3
 8001538:	4b3e      	ldr	r3, [pc, #248]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800153a:	430a      	orrs	r2, r1
 800153c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800153e:	4b3d      	ldr	r3, [pc, #244]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	4b3c      	ldr	r3, [pc, #240]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001544:	2180      	movs	r1, #128	@ 0x80
 8001546:	0449      	lsls	r1, r1, #17
 8001548:	430a      	orrs	r2, r1
 800154a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800154c:	4b39      	ldr	r3, [pc, #228]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	4b38      	ldr	r3, [pc, #224]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001552:	2180      	movs	r1, #128	@ 0x80
 8001554:	0549      	lsls	r1, r1, #21
 8001556:	430a      	orrs	r2, r1
 8001558:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155a:	f7ff fa8d 	bl	8000a78 <HAL_GetTick>
 800155e:	0003      	movs	r3, r0
 8001560:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001564:	f7ff fa88 	bl	8000a78 <HAL_GetTick>
 8001568:	0002      	movs	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e059      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001576:	4b2f      	ldr	r3, [pc, #188]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	2380      	movs	r3, #128	@ 0x80
 800157c:	049b      	lsls	r3, r3, #18
 800157e:	4013      	ands	r3, r2
 8001580:	d0f0      	beq.n	8001564 <HAL_RCC_OscConfig+0x534>
 8001582:	e051      	b.n	8001628 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001584:	4b2b      	ldr	r3, [pc, #172]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b2a      	ldr	r3, [pc, #168]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 800158a:	492e      	ldr	r1, [pc, #184]	@ (8001644 <HAL_RCC_OscConfig+0x614>)
 800158c:	400a      	ands	r2, r1
 800158e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001590:	f7ff fa72 	bl	8000a78 <HAL_GetTick>
 8001594:	0003      	movs	r3, r0
 8001596:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001598:	e008      	b.n	80015ac <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800159a:	f7ff fa6d 	bl	8000a78 <HAL_GetTick>
 800159e:	0002      	movs	r2, r0
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e03e      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015ac:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	2380      	movs	r3, #128	@ 0x80
 80015b2:	049b      	lsls	r3, r3, #18
 80015b4:	4013      	ands	r3, r2
 80015b6:	d1f0      	bne.n	800159a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80015b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80015ba:	68da      	ldr	r2, [r3, #12]
 80015bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80015be:	4923      	ldr	r1, [pc, #140]	@ (800164c <HAL_RCC_OscConfig+0x61c>)
 80015c0:	400a      	ands	r2, r1
 80015c2:	60da      	str	r2, [r3, #12]
 80015c4:	e030      	b.n	8001628 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d101      	bne.n	80015d2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e02b      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80015d2:	4b18      	ldr	r3, [pc, #96]	@ (8001634 <HAL_RCC_OscConfig+0x604>)
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	2203      	movs	r2, #3
 80015dc:	401a      	ands	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a1b      	ldr	r3, [r3, #32]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d11e      	bne.n	8001624 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2270      	movs	r2, #112	@ 0x70
 80015ea:	401a      	ands	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d117      	bne.n	8001624 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015f4:	697a      	ldr	r2, [r7, #20]
 80015f6:	23fe      	movs	r3, #254	@ 0xfe
 80015f8:	01db      	lsls	r3, r3, #7
 80015fa:	401a      	ands	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001600:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001602:	429a      	cmp	r2, r3
 8001604:	d10e      	bne.n	8001624 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001606:	697a      	ldr	r2, [r7, #20]
 8001608:	23f8      	movs	r3, #248	@ 0xf8
 800160a:	039b      	lsls	r3, r3, #14
 800160c:	401a      	ands	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001612:	429a      	cmp	r2, r3
 8001614:	d106      	bne.n	8001624 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	0f5b      	lsrs	r3, r3, #29
 800161a:	075a      	lsls	r2, r3, #29
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001620:	429a      	cmp	r2, r3
 8001622:	d001      	beq.n	8001628 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e000      	b.n	800162a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	0018      	movs	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	b008      	add	sp, #32
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	40021000 	.word	0x40021000
 8001638:	40007000 	.word	0x40007000
 800163c:	00001388 	.word	0x00001388
 8001640:	efffffff 	.word	0xefffffff
 8001644:	feffffff 	.word	0xfeffffff
 8001648:	1fc1808c 	.word	0x1fc1808c
 800164c:	effefffc 	.word	0xeffefffc

08001650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d101      	bne.n	8001664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e0e9      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001664:	4b76      	ldr	r3, [pc, #472]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2207      	movs	r2, #7
 800166a:	4013      	ands	r3, r2
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d91e      	bls.n	80016b0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001672:	4b73      	ldr	r3, [pc, #460]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2207      	movs	r2, #7
 8001678:	4393      	bics	r3, r2
 800167a:	0019      	movs	r1, r3
 800167c:	4b70      	ldr	r3, [pc, #448]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	430a      	orrs	r2, r1
 8001682:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001684:	f7ff f9f8 	bl	8000a78 <HAL_GetTick>
 8001688:	0003      	movs	r3, r0
 800168a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800168c:	e009      	b.n	80016a2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168e:	f7ff f9f3 	bl	8000a78 <HAL_GetTick>
 8001692:	0002      	movs	r2, r0
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	4a6a      	ldr	r2, [pc, #424]	@ (8001844 <HAL_RCC_ClockConfig+0x1f4>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e0ca      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016a2:	4b67      	ldr	r3, [pc, #412]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2207      	movs	r2, #7
 80016a8:	4013      	ands	r3, r2
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d1ee      	bne.n	800168e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2202      	movs	r2, #2
 80016b6:	4013      	ands	r3, r2
 80016b8:	d015      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2204      	movs	r2, #4
 80016c0:	4013      	ands	r3, r2
 80016c2:	d006      	beq.n	80016d2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016c4:	4b60      	ldr	r3, [pc, #384]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	4b5f      	ldr	r3, [pc, #380]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 80016ca:	21e0      	movs	r1, #224	@ 0xe0
 80016cc:	01c9      	lsls	r1, r1, #7
 80016ce:	430a      	orrs	r2, r1
 80016d0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	4a5d      	ldr	r2, [pc, #372]	@ (800184c <HAL_RCC_ClockConfig+0x1fc>)
 80016d8:	4013      	ands	r3, r2
 80016da:	0019      	movs	r1, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	4b59      	ldr	r3, [pc, #356]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 80016e2:	430a      	orrs	r2, r1
 80016e4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2201      	movs	r2, #1
 80016ec:	4013      	ands	r3, r2
 80016ee:	d057      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d107      	bne.n	8001708 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016f8:	4b53      	ldr	r3, [pc, #332]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	2380      	movs	r3, #128	@ 0x80
 80016fe:	029b      	lsls	r3, r3, #10
 8001700:	4013      	ands	r3, r2
 8001702:	d12b      	bne.n	800175c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e097      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	2b02      	cmp	r3, #2
 800170e:	d107      	bne.n	8001720 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001710:	4b4d      	ldr	r3, [pc, #308]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2380      	movs	r3, #128	@ 0x80
 8001716:	049b      	lsls	r3, r3, #18
 8001718:	4013      	ands	r3, r2
 800171a:	d11f      	bne.n	800175c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e08b      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d107      	bne.n	8001738 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001728:	4b47      	ldr	r3, [pc, #284]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	2380      	movs	r3, #128	@ 0x80
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4013      	ands	r3, r2
 8001732:	d113      	bne.n	800175c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e07f      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b03      	cmp	r3, #3
 800173e:	d106      	bne.n	800174e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001740:	4b41      	ldr	r3, [pc, #260]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 8001742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001744:	2202      	movs	r2, #2
 8001746:	4013      	ands	r3, r2
 8001748:	d108      	bne.n	800175c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e074      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800174e:	4b3e      	ldr	r3, [pc, #248]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 8001750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001752:	2202      	movs	r2, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d101      	bne.n	800175c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e06d      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800175c:	4b3a      	ldr	r3, [pc, #232]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2207      	movs	r2, #7
 8001762:	4393      	bics	r3, r2
 8001764:	0019      	movs	r1, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 800176c:	430a      	orrs	r2, r1
 800176e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001770:	f7ff f982 	bl	8000a78 <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001778:	e009      	b.n	800178e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800177a:	f7ff f97d 	bl	8000a78 <HAL_GetTick>
 800177e:	0002      	movs	r2, r0
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	4a2f      	ldr	r2, [pc, #188]	@ (8001844 <HAL_RCC_ClockConfig+0x1f4>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d901      	bls.n	800178e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e054      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178e:	4b2e      	ldr	r3, [pc, #184]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2238      	movs	r2, #56	@ 0x38
 8001794:	401a      	ands	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	429a      	cmp	r2, r3
 800179e:	d1ec      	bne.n	800177a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017a0:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2207      	movs	r2, #7
 80017a6:	4013      	ands	r3, r2
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d21e      	bcs.n	80017ec <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ae:	4b24      	ldr	r3, [pc, #144]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2207      	movs	r2, #7
 80017b4:	4393      	bics	r3, r2
 80017b6:	0019      	movs	r1, r3
 80017b8:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017c0:	f7ff f95a 	bl	8000a78 <HAL_GetTick>
 80017c4:	0003      	movs	r3, r0
 80017c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017c8:	e009      	b.n	80017de <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ca:	f7ff f955 	bl	8000a78 <HAL_GetTick>
 80017ce:	0002      	movs	r2, r0
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001844 <HAL_RCC_ClockConfig+0x1f4>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e02c      	b.n	8001838 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017de:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <HAL_RCC_ClockConfig+0x1f0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2207      	movs	r2, #7
 80017e4:	4013      	ands	r3, r2
 80017e6:	683a      	ldr	r2, [r7, #0]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d1ee      	bne.n	80017ca <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2204      	movs	r2, #4
 80017f2:	4013      	ands	r3, r2
 80017f4:	d009      	beq.n	800180a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017f6:	4b14      	ldr	r3, [pc, #80]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <HAL_RCC_ClockConfig+0x200>)
 80017fc:	4013      	ands	r3, r2
 80017fe:	0019      	movs	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	68da      	ldr	r2, [r3, #12]
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 8001806:	430a      	orrs	r2, r1
 8001808:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800180a:	f000 f829 	bl	8001860 <HAL_RCC_GetSysClockFreq>
 800180e:	0001      	movs	r1, r0
 8001810:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <HAL_RCC_ClockConfig+0x1f8>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	220f      	movs	r2, #15
 8001818:	401a      	ands	r2, r3
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <HAL_RCC_ClockConfig+0x204>)
 800181c:	0092      	lsls	r2, r2, #2
 800181e:	58d3      	ldr	r3, [r2, r3]
 8001820:	221f      	movs	r2, #31
 8001822:	4013      	ands	r3, r2
 8001824:	000a      	movs	r2, r1
 8001826:	40da      	lsrs	r2, r3
 8001828:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <HAL_RCC_ClockConfig+0x208>)
 800182a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800182c:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <HAL_RCC_ClockConfig+0x20c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	0018      	movs	r0, r3
 8001832:	f7ff f8c5 	bl	80009c0 <HAL_InitTick>
 8001836:	0003      	movs	r3, r0
}
 8001838:	0018      	movs	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	b004      	add	sp, #16
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40022000 	.word	0x40022000
 8001844:	00001388 	.word	0x00001388
 8001848:	40021000 	.word	0x40021000
 800184c:	fffff0ff 	.word	0xfffff0ff
 8001850:	ffff8fff 	.word	0xffff8fff
 8001854:	080019e4 	.word	0x080019e4
 8001858:	20000000 	.word	0x20000000
 800185c:	20000004 	.word	0x20000004

08001860 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001866:	4b3c      	ldr	r3, [pc, #240]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2238      	movs	r2, #56	@ 0x38
 800186c:	4013      	ands	r3, r2
 800186e:	d10f      	bne.n	8001890 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001870:	4b39      	ldr	r3, [pc, #228]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	0adb      	lsrs	r3, r3, #11
 8001876:	2207      	movs	r2, #7
 8001878:	4013      	ands	r3, r2
 800187a:	2201      	movs	r2, #1
 800187c:	409a      	lsls	r2, r3
 800187e:	0013      	movs	r3, r2
 8001880:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001882:	6839      	ldr	r1, [r7, #0]
 8001884:	4835      	ldr	r0, [pc, #212]	@ (800195c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001886:	f7fe fc3b 	bl	8000100 <__udivsi3>
 800188a:	0003      	movs	r3, r0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	e05d      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001890:	4b31      	ldr	r3, [pc, #196]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2238      	movs	r2, #56	@ 0x38
 8001896:	4013      	ands	r3, r2
 8001898:	2b08      	cmp	r3, #8
 800189a:	d102      	bne.n	80018a2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800189c:	4b30      	ldr	r3, [pc, #192]	@ (8001960 <HAL_RCC_GetSysClockFreq+0x100>)
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	e054      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	2238      	movs	r2, #56	@ 0x38
 80018a8:	4013      	ands	r3, r2
 80018aa:	2b10      	cmp	r3, #16
 80018ac:	d138      	bne.n	8001920 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80018ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	2203      	movs	r2, #3
 80018b4:	4013      	ands	r3, r2
 80018b6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018b8:	4b27      	ldr	r3, [pc, #156]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	091b      	lsrs	r3, r3, #4
 80018be:	2207      	movs	r2, #7
 80018c0:	4013      	ands	r3, r2
 80018c2:	3301      	adds	r3, #1
 80018c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d10d      	bne.n	80018e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	4824      	ldr	r0, [pc, #144]	@ (8001960 <HAL_RCC_GetSysClockFreq+0x100>)
 80018d0:	f7fe fc16 	bl	8000100 <__udivsi3>
 80018d4:	0003      	movs	r3, r0
 80018d6:	0019      	movs	r1, r3
 80018d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	0a1b      	lsrs	r3, r3, #8
 80018de:	227f      	movs	r2, #127	@ 0x7f
 80018e0:	4013      	ands	r3, r2
 80018e2:	434b      	muls	r3, r1
 80018e4:	617b      	str	r3, [r7, #20]
        break;
 80018e6:	e00d      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	481c      	ldr	r0, [pc, #112]	@ (800195c <HAL_RCC_GetSysClockFreq+0xfc>)
 80018ec:	f7fe fc08 	bl	8000100 <__udivsi3>
 80018f0:	0003      	movs	r3, r0
 80018f2:	0019      	movs	r1, r3
 80018f4:	4b18      	ldr	r3, [pc, #96]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	227f      	movs	r2, #127	@ 0x7f
 80018fc:	4013      	ands	r3, r2
 80018fe:	434b      	muls	r3, r1
 8001900:	617b      	str	r3, [r7, #20]
        break;
 8001902:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001904:	4b14      	ldr	r3, [pc, #80]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	0f5b      	lsrs	r3, r3, #29
 800190a:	2207      	movs	r2, #7
 800190c:	4013      	ands	r3, r2
 800190e:	3301      	adds	r3, #1
 8001910:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	6978      	ldr	r0, [r7, #20]
 8001916:	f7fe fbf3 	bl	8000100 <__udivsi3>
 800191a:	0003      	movs	r3, r0
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	e015      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001920:	4b0d      	ldr	r3, [pc, #52]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	2238      	movs	r2, #56	@ 0x38
 8001926:	4013      	ands	r3, r2
 8001928:	2b20      	cmp	r3, #32
 800192a:	d103      	bne.n	8001934 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800192c:	2380      	movs	r3, #128	@ 0x80
 800192e:	021b      	lsls	r3, r3, #8
 8001930:	613b      	str	r3, [r7, #16]
 8001932:	e00b      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001934:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	2238      	movs	r2, #56	@ 0x38
 800193a:	4013      	ands	r3, r2
 800193c:	2b18      	cmp	r3, #24
 800193e:	d103      	bne.n	8001948 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001940:	23fa      	movs	r3, #250	@ 0xfa
 8001942:	01db      	lsls	r3, r3, #7
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	e001      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800194c:	693b      	ldr	r3, [r7, #16]
}
 800194e:	0018      	movs	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	b006      	add	sp, #24
 8001954:	bd80      	pop	{r7, pc}
 8001956:	46c0      	nop			@ (mov r8, r8)
 8001958:	40021000 	.word	0x40021000
 800195c:	00f42400 	.word	0x00f42400
 8001960:	007a1200 	.word	0x007a1200

08001964 <memset>:
 8001964:	0003      	movs	r3, r0
 8001966:	1882      	adds	r2, r0, r2
 8001968:	4293      	cmp	r3, r2
 800196a:	d100      	bne.n	800196e <memset+0xa>
 800196c:	4770      	bx	lr
 800196e:	7019      	strb	r1, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	e7f9      	b.n	8001968 <memset+0x4>

08001974 <__libc_init_array>:
 8001974:	b570      	push	{r4, r5, r6, lr}
 8001976:	2600      	movs	r6, #0
 8001978:	4c0c      	ldr	r4, [pc, #48]	@ (80019ac <__libc_init_array+0x38>)
 800197a:	4d0d      	ldr	r5, [pc, #52]	@ (80019b0 <__libc_init_array+0x3c>)
 800197c:	1b64      	subs	r4, r4, r5
 800197e:	10a4      	asrs	r4, r4, #2
 8001980:	42a6      	cmp	r6, r4
 8001982:	d109      	bne.n	8001998 <__libc_init_array+0x24>
 8001984:	2600      	movs	r6, #0
 8001986:	f000 f819 	bl	80019bc <_init>
 800198a:	4c0a      	ldr	r4, [pc, #40]	@ (80019b4 <__libc_init_array+0x40>)
 800198c:	4d0a      	ldr	r5, [pc, #40]	@ (80019b8 <__libc_init_array+0x44>)
 800198e:	1b64      	subs	r4, r4, r5
 8001990:	10a4      	asrs	r4, r4, #2
 8001992:	42a6      	cmp	r6, r4
 8001994:	d105      	bne.n	80019a2 <__libc_init_array+0x2e>
 8001996:	bd70      	pop	{r4, r5, r6, pc}
 8001998:	00b3      	lsls	r3, r6, #2
 800199a:	58eb      	ldr	r3, [r5, r3]
 800199c:	4798      	blx	r3
 800199e:	3601      	adds	r6, #1
 80019a0:	e7ee      	b.n	8001980 <__libc_init_array+0xc>
 80019a2:	00b3      	lsls	r3, r6, #2
 80019a4:	58eb      	ldr	r3, [r5, r3]
 80019a6:	4798      	blx	r3
 80019a8:	3601      	adds	r6, #1
 80019aa:	e7f2      	b.n	8001992 <__libc_init_array+0x1e>
 80019ac:	08001a24 	.word	0x08001a24
 80019b0:	08001a24 	.word	0x08001a24
 80019b4:	08001a28 	.word	0x08001a28
 80019b8:	08001a24 	.word	0x08001a24

080019bc <_init>:
 80019bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019be:	46c0      	nop			@ (mov r8, r8)
 80019c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019c2:	bc08      	pop	{r3}
 80019c4:	469e      	mov	lr, r3
 80019c6:	4770      	bx	lr

080019c8 <_fini>:
 80019c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ca:	46c0      	nop			@ (mov r8, r8)
 80019cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ce:	bc08      	pop	{r3}
 80019d0:	469e      	mov	lr, r3
 80019d2:	4770      	bx	lr
