Timing Analyzer report for cy_lvdslcd
Mon Aug  8 19:14:37 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 17. Slow 1200mV 85C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 19. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 33. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 34. Slow 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 36. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 37. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 48. Fast 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 50. Fast 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 52. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 53. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Output Ports
 69. Unconstrained Output Ports
 70. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cy_lvdslcd                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processors 3-4         ;   1.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                  ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; clk_in                                                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                                 ; { clk_in }                                                        ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; 28.571 ; 35.0 MHz  ; 0.000  ; 14.285 ; 50.00      ; 10        ; 7           ;       ;        ;           ;            ; false    ; clk_in                                                  ; lcdpll_inst|altpll_component|auto_generated|pll1|inclk[0]       ; { lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] }       ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; 8.163  ; 122.5 MHz ; -2.040 ; 2.041  ; 50.00      ; 2         ; 7           ; -90.0 ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] } ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; 8.163  ; 122.5 MHz ; 2.040  ; 6.121  ; 50.00      ; 2         ; 7           ; 90.0  ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] } ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; Generated ; 57.142 ; 17.5 MHz  ; -2.040 ; 26.531 ; 50.00      ; 2         ; 1           ; -12.9 ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] } ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; Generated ; 57.142 ; 17.5 MHz  ; 2.040  ; 30.611 ; 50.00      ; 2         ; 1           ; 12.9  ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] } ;
+---------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 139.72 MHz ; 139.72 MHz      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ;                                                ;
; 188.11 MHz ; 188.11 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ;                                                ;
; 245.82 MHz ; 245.82 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;                                                ;
; 311.72 MHz ; 311.72 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;                                                ;
; 1066.1 MHz ; 402.09 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.704  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4.795  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 21.414 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 22.298 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.204 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.453 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.465 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.466 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.502 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.526 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                      ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.796  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 3.800  ; 0.000         ;
; clk_in                                                        ; 9.858  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.000 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.286 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 28.291 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.704 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.189     ; 2.189      ;
; 2.183 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.188     ; 1.711      ;
; 2.239 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.174     ; 1.669      ;
; 2.317 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.187     ; 1.578      ;
; 2.353 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.186     ; 1.543      ;
; 2.381 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.199     ; 1.502      ;
; 2.474 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.188     ; 1.420      ;
; 2.491 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 1.430      ;
; 2.518 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.183     ; 1.381      ;
; 2.537 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.154     ; 1.391      ;
; 2.624 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.184     ; 1.274      ;
; 2.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.184     ; 1.273      ;
; 2.627 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.184     ; 1.271      ;
; 2.650 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.184     ; 1.248      ;
; 2.669 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.184     ; 1.229      ;
; 2.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 1.249      ;
; 2.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.184     ; 1.226      ;
; 2.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 1.247      ;
; 2.682 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.182     ; 1.218      ;
; 2.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.227      ;
; 2.696 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 1.225      ;
; 2.706 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.195      ;
; 2.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.194      ;
; 2.708 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.193      ;
; 2.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.189      ;
; 2.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.188      ;
; 2.714 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.187      ;
; 2.715 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.186      ;
; 2.716 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.185      ;
; 2.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.184      ;
; 2.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.184      ;
; 2.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.181     ; 1.184      ;
; 2.724 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.193      ;
; 2.725 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.195      ;
; 2.727 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.193      ;
; 2.730 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.187      ;
; 2.730 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.190      ;
; 2.730 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.190      ;
; 2.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.186      ;
; 2.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.188      ;
; 2.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.187      ;
; 2.734 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.186      ;
; 2.734 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.162     ; 1.186      ;
; 2.863 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.182     ; 1.037      ;
; 3.035 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.883      ;
; 3.035 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.883      ;
; 3.035 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.883      ;
; 3.036 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.882      ;
; 3.040 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 0.881      ;
; 3.041 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 0.880      ;
; 4.095 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.093     ; 3.390      ;
; 4.110 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.149     ; 3.905      ;
; 4.112 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.149     ; 3.903      ;
; 4.148 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.149     ; 3.867      ;
; 4.154 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.092     ; 3.788      ;
; 4.425 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.185     ; 3.554      ;
; 4.679 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.117     ; 2.782      ;
; 4.748 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.122     ; 2.708      ;
; 4.754 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.118     ; 2.706      ;
; 4.923 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 3.159      ;
; 4.925 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 3.157      ;
; 4.961 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 3.121      ;
; 5.023 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.110     ; 2.901      ;
; 5.127 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.953      ;
; 5.127 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.953      ;
; 5.133 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.947      ;
; 5.150 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.932      ;
; 5.151 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.931      ;
; 5.154 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.123     ; 2.757      ;
; 5.199 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.883      ;
; 5.267 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.114     ; 2.653      ;
; 5.319 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.763      ;
; 5.321 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.761      ;
; 5.325 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.094     ; 2.745      ;
; 5.326 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.754      ;
; 5.329 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.751      ;
; 5.334 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.746      ;
; 5.335 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.745      ;
; 5.345 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.094     ; 2.725      ;
; 5.357 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.725      ;
; 5.364 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.084     ; 2.716      ;
; 5.473 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.636      ;
; 5.474 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.635      ;
; 5.474 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.635      ;
; 5.474 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.635      ;
; 5.475 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.634      ;
; 5.475 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.634      ;
; 5.475 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.634      ;
; 5.477 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.118     ; 2.569      ;
; 5.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.606      ;
; 5.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.055     ; 2.606      ;
; 5.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.118     ; 2.543      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.544 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 2.448      ;
; 5.567 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.149     ; 2.448      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.795 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 3.188      ;
; 4.797 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 3.186      ;
; 4.829 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 3.154      ;
; 4.955 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 3.127      ;
; 4.957 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 3.125      ;
; 4.989 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 3.093      ;
; 5.164 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.918      ;
; 5.176 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.906      ;
; 5.180 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.902      ;
; 5.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.789      ;
; 5.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.787      ;
; 5.327 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.755      ;
; 5.388 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.119     ; 2.071      ;
; 5.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.525      ;
; 5.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.408      ;
; 5.709 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.119     ; 2.206      ;
; 5.715 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.368      ;
; 5.860 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 2.222      ;
; 5.903 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.180      ;
; 5.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.137      ;
; 6.095 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.888      ;
; 6.136 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.947      ;
; 6.231 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.852      ;
; 6.269 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.814      ;
; 6.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.700      ;
; 6.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.700      ;
; 6.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.700      ;
; 6.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.692      ;
; 6.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.692      ;
; 6.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.692      ;
; 6.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.692      ;
; 6.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.692      ;
; 6.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.692      ;
; 6.500 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.583      ;
; 6.524 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.559      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 1.424      ;
; 6.605 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.477      ;
; 6.709 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.374      ;
; 6.723 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.360      ;
; 6.752 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.330      ;
; 6.784 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.298      ;
; 6.805 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.278      ;
; 6.806 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.277      ;
; 6.807 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.275      ;
; 6.819 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.264      ;
; 6.830 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.253      ;
; 6.831 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.252      ;
; 6.834 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.249      ;
; 6.836 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.246      ;
; 6.883 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.200      ;
; 6.905 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.178      ;
; 6.905 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.178      ;
; 6.908 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.175      ;
; 6.912 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.171      ;
; 6.924 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.158      ;
; 6.963 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.120      ;
; 6.964 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.119      ;
; 6.986 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.096      ;
; 6.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.091      ;
; 7.000 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.083      ;
; 7.017 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.066      ;
; 7.018 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.065      ;
; 7.032 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.050      ;
; 7.037 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.046      ;
; 7.039 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.044      ;
; 7.051 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.032      ;
; 7.051 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.031      ;
; 7.148 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 0.934      ;
; 7.174 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 0.908      ;
; 7.175 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.908      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+-----------------------------+----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                    ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.414 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.095      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.472 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 7.037      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.588 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 6.918      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.660 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.864      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.677 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.814      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.731 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.749 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.760      ;
; 21.754 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 6.758      ;
; 21.812 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 6.700      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.859 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.085     ; 6.628      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.918 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.048     ; 6.606      ;
; 21.928 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.581      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.943 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.548      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 21.949 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.542      ;
; 22.000 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 6.527      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.003 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.488      ;
; 22.017 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.078     ; 6.477      ;
; 22.071 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.078     ; 6.423      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 6.416      ;
; 22.076 ; ltdc_de:ltdcrgb|rgbdata[16] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.433      ;
; 22.076 ; ltdc_de:ltdcrgb|rgbdata[16] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.433      ;
; 22.076 ; ltdc_de:ltdcrgb|rgbdata[16] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 6.433      ;
+--------+-----------------------------+----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 22.298 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.671     ; 2.463      ;
; 22.372 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.672     ; 2.388      ;
; 22.373 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.680     ; 2.379      ;
; 22.417 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.653     ; 2.362      ;
; 22.435 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.671     ; 2.326      ;
; 22.465 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.699     ; 2.268      ;
; 22.601 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.660     ; 2.171      ;
; 22.625 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.670     ; 2.137      ;
; 22.633 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.672     ; 2.127      ;
; 22.644 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.692     ; 2.096      ;
; 22.649 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.653     ; 2.130      ;
; 22.665 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.678     ; 2.089      ;
; 22.728 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.677     ; 2.027      ;
; 22.751 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.660     ; 2.021      ;
; 22.770 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.709     ; 1.953      ;
; 22.779 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.686     ; 1.967      ;
; 22.845 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.697     ; 1.890      ;
; 22.945 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.688     ; 1.799      ;
; 22.951 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 1.791      ;
; 23.006 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.673     ; 1.753      ;
; 23.023 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.649     ; 1.760      ;
; 23.028 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.655     ; 1.749      ;
; 23.046 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.634     ; 1.752      ;
; 23.050 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.650     ; 1.732      ;
; 23.056 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.714     ; 1.662      ;
; 23.085 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.696     ; 1.651      ;
; 23.111 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.677     ; 1.644      ;
; 23.120 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.695     ; 1.617      ;
; 23.129 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.695     ; 1.608      ;
; 23.163 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.659     ; 1.610      ;
; 23.172 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.663     ; 1.597      ;
; 23.206 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.640     ; 1.586      ;
; 23.275 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.670     ; 1.487      ;
; 23.295 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.714     ; 1.423      ;
; 23.302 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.706     ; 1.424      ;
; 23.313 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.703     ; 1.416      ;
; 23.351 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.658     ; 1.423      ;
; 23.596 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.658     ; 1.178      ;
; 23.622 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.693     ; 1.117      ;
; 23.846 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.677     ; 0.909      ;
; 23.846 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.678     ; 0.908      ;
; 23.846 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.677     ; 0.909      ;
; 23.847 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.677     ; 0.908      ;
; 23.848 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.677     ; 0.907      ;
; 23.858 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.665     ; 0.909      ;
; 23.859 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.665     ; 0.908      ;
; 23.859 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.665     ; 0.908      ;
; 23.859 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.665     ; 0.908      ;
; 23.859 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.665     ; 0.908      ;
; 23.860 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.665     ; 0.907      ;
; 25.913 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.089     ; 2.570      ;
; 26.364 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 2.103      ;
; 26.658 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.095     ; 1.819      ;
; 26.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.092     ; 1.807      ;
; 26.682 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.119     ; 1.771      ;
; 26.793 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.099     ; 1.680      ;
; 26.804 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.065     ; 1.703      ;
; 26.804 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.065     ; 1.703      ;
; 26.819 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.122     ; 1.631      ;
; 26.863 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.094     ; 1.615      ;
; 27.017 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.122     ; 1.433      ;
; 27.046 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.090     ; 1.436      ;
; 27.050 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.092     ; 1.430      ;
; 27.346 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.073     ; 1.153      ;
; 27.389 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 1.080      ;
; 27.394 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 1.078      ;
; 27.398 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.094     ; 1.080      ;
; 27.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.044      ;
; 27.443 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 1.032      ;
; 27.588 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.102     ; 0.882      ;
; 27.589 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 0.883      ;
; 27.589 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 0.883      ;
; 27.591 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 0.881      ;
; 27.593 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 0.882      ;
; 27.594 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 0.881      ;
; 56.205 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 57.142       ; -0.080     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 56.204 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 57.142       ; -0.081     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.453 ; ltdc_de:ltdcrgb|colorstate.0000 ; ltdc_de:ltdcrgb|colorstate.0000 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|colorstate.0001 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ltdc_de:ltdcrgb|colorstate.0010 ; ltdc_de:ltdcrgb|colorstate.0010 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.526 ; ltdc_de:ltdcrgb|rgbdata[15]     ; serdes[21]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.667 ; ltdc_de:ltdcrgb|rgbdata[13]     ; serdes[8]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.724 ; ltdc_de:ltdcrgb|h[15]           ; serdes[17]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.729 ; ltdc_de:ltdcrgb|rgbdata[0]      ; serdes[4]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.021      ;
; 0.737 ; ltdc_de:ltdcrgb|h[3]            ; ltdc_de:ltdcrgb|h[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; ltdc_de:ltdcrgb|v[1]            ; ltdc_de:ltdcrgb|v[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; ltdc_de:ltdcrgb|h[1]            ; ltdc_de:ltdcrgb|h[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.740 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.759 ; ltdc_de:ltdcrgb|rgbdata[7]      ; serdes[26]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.762 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[0]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ltdc_de:ltdcrgb|v[3]            ; ltdc_de:ltdcrgb|v[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[0]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; ltdc_de:ltdcrgb|v[13]           ; ltdc_de:ltdcrgb|v[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ltdc_de:ltdcrgb|v[5]            ; ltdc_de:ltdcrgb|v[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ltdc_de:ltdcrgb|v[11]           ; ltdc_de:ltdcrgb|v[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ltdc_de:ltdcrgb|h[11]           ; ltdc_de:ltdcrgb|h[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ltdc_de:ltdcrgb|h[5]            ; ltdc_de:ltdcrgb|h[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ltdc_de:ltdcrgb|h[13]           ; ltdc_de:ltdcrgb|h[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; ltdc_de:ltdcrgb|v[15]           ; ltdc_de:ltdcrgb|v[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ltdc_de:ltdcrgb|h[15]           ; ltdc_de:ltdcrgb|h[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|v[7]            ; ltdc_de:ltdcrgb|v[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|v[9]            ; ltdc_de:ltdcrgb|v[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|h[7]            ; ltdc_de:ltdcrgb|h[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|h[9]            ; ltdc_de:ltdcrgb|h[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; ltdc_de:ltdcrgb|v[14]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; ltdc_de:ltdcrgb|h[14]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.783 ; ltdc_de:ltdcrgb|rgbdata[10]     ; serdes[12]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.073      ;
; 0.861 ; ltdc_de:ltdcrgb|rgbdata[4]      ; serdes[1]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.153      ;
; 0.899 ; ltdc_de:ltdcrgb|rgbdata[5]      ; serdes[2]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.191      ;
; 1.060 ; ltdc_de:ltdcrgb|rgbdata[11]     ; serdes[13]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.349      ;
; 1.092 ; ltdc_de:ltdcrgb|h[1]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; ltdc_de:ltdcrgb|h[3]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; ltdc_de:ltdcrgb|v[1]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.100 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.109 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.114 ; ltdc_de:ltdcrgb|rgbdata[1]      ; serdes[5]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.387      ;
; 1.117 ; ltdc_de:ltdcrgb|v[3]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; ltdc_de:ltdcrgb|v[5]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ltdc_de:ltdcrgb|v[13]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ltdc_de:ltdcrgb|h[13]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ltdc_de:ltdcrgb|v[11]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ltdc_de:ltdcrgb|h[11]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ltdc_de:ltdcrgb|h[5]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; ltdc_de:ltdcrgb|v[7]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; ltdc_de:ltdcrgb|v[9]            ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; ltdc_de:ltdcrgb|h[7]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; ltdc_de:ltdcrgb|h[9]            ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.122 ; ltdc_de:ltdcrgb|rgbdata[8]      ; ltdc_de:ltdcrgb|rgbdata[8]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.415      ;
; 1.126 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; ltdc_de:ltdcrgb|v[14]           ; ltdc_de:ltdcrgb|v[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; ltdc_de:ltdcrgb|h[14]           ; ltdc_de:ltdcrgb|h[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.139 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[21]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.431      ;
; 1.139 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[20]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.431      ;
; 1.140 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[23]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.432      ;
; 1.146 ; ltdc_de:ltdcrgb|rgbdata[3]      ; ltdc_de:ltdcrgb|rgbdata[3]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.439      ;
; 1.146 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[19]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.438      ;
; 1.147 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[17]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.439      ;
; 1.147 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[22]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.439      ;
; 1.148 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[18]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.440      ;
; 1.159 ; ltdc_de:ltdcrgb|rgbdata[14]     ; ltdc_de:ltdcrgb|rgbdata[14]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.168 ; ltdc_de:ltdcrgb|rgbdata[9]      ; ltdc_de:ltdcrgb|rgbdata[9]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.461      ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.466  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 3.746  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.249     ; 0.819      ;
; 3.748  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.249     ; 0.821      ;
; 3.748  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.250     ; 0.820      ;
; 3.748  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.251     ; 0.819      ;
; 3.749  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.251     ; 0.820      ;
; 3.749  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.251     ; 0.820      ;
; 3.758  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.261     ; 0.819      ;
; 3.759  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.261     ; 0.820      ;
; 3.760  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.262     ; 0.820      ;
; 3.760  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.261     ; 0.821      ;
; 3.760  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.261     ; 0.821      ;
; 3.972  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.277     ; 1.017      ;
; 4.018  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.243     ; 1.097      ;
; 4.265  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.243     ; 1.344      ;
; 4.271  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.291     ; 1.302      ;
; 4.276  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.288     ; 1.310      ;
; 4.302  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.252     ; 1.372      ;
; 4.313  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.299     ; 1.336      ;
; 4.421  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.224     ; 1.519      ;
; 4.455  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.247     ; 1.530      ;
; 4.464  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.244     ; 1.542      ;
; 4.499  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.280     ; 1.541      ;
; 4.512  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.218     ; 1.616      ;
; 4.516  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.260     ; 1.578      ;
; 4.520  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.280     ; 1.562      ;
; 4.531  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.238     ; 1.615      ;
; 4.537  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.234     ; 1.625      ;
; 4.549  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.280     ; 1.591      ;
; 4.553  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.257     ; 1.618      ;
; 4.573  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.299     ; 1.596      ;
; 4.582  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.235     ; 1.669      ;
; 4.611  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.659      ;
; 4.615  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.272     ; 1.665      ;
; 4.747  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.282     ; 1.787      ;
; 4.796  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.271     ; 1.847      ;
; 4.820  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.245     ; 1.897      ;
; 4.835  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.262     ; 1.895      ;
; 4.837  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.294     ; 1.865      ;
; 4.860  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.260     ; 1.922      ;
; 4.863  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.235     ; 1.950      ;
; 4.891  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.256     ; 1.957      ;
; 4.893  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.257     ; 1.958      ;
; 4.908  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.243     ; 1.987      ;
; 4.942  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.278     ; 1.986      ;
; 5.113  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.255     ; 2.180      ;
; 5.119  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.284     ; 2.157      ;
; 5.152  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.236     ; 2.238      ;
; 5.164  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.266     ; 2.220      ;
; 5.166  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.257     ; 2.231      ;
; 5.236  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.255     ; 2.303      ;
; 29.067 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.066      ; 0.794      ;
; 29.068 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.066      ; 0.795      ;
; 29.070 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.063      ; 0.794      ;
; 29.071 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.063      ; 0.795      ;
; 29.072 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.063      ; 0.796      ;
; 29.075 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.059      ; 0.795      ;
; 29.249 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.064      ; 0.974      ;
; 29.256 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 0.979      ;
; 29.290 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.067      ; 1.018      ;
; 29.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 1.015      ;
; 29.298 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.058      ; 1.017      ;
; 29.324 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.088      ; 1.073      ;
; 29.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.069      ; 1.330      ;
; 29.603 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.070      ; 1.334      ;
; 29.633 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.041      ; 1.335      ;
; 29.808 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.067      ; 1.536      ;
; 29.865 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.041      ; 1.567      ;
; 29.885 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 1.608      ;
; 29.887 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.096      ; 1.644      ;
; 29.888 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.096      ; 1.645      ;
; 29.920 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.043      ; 1.624      ;
; 29.929 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.069      ; 1.659      ;
; 29.950 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.067      ; 1.678      ;
; 30.268 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.056      ; 1.985      ;
; 30.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.072      ; 2.464      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.502 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.535 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.699 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.995      ;
; 0.737 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.745 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.788 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.804 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.058      ; 1.074      ;
; 0.820 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.058      ; 1.090      ;
; 0.837 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.058      ; 1.107      ;
; 0.922 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 1.016 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.304      ;
; 1.032 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.058      ; 1.302      ;
; 1.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.058      ; 1.304      ;
; 1.074 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.368      ;
; 1.079 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.373      ;
; 1.079 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.373      ;
; 1.180 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.474      ;
; 1.206 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.500      ;
; 1.212 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.506      ;
; 1.213 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.507      ;
; 1.279 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.058      ; 1.549      ;
; 1.319 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.613      ;
; 1.319 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.613      ;
; 1.336 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 1.607      ;
; 1.346 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.067      ; 1.625      ;
; 1.400 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.089      ; 1.701      ;
; 1.404 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.067      ; 1.683      ;
; 1.445 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.067      ; 1.724      ;
; 1.479 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.784      ;
; 1.479 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.784      ;
; 1.479 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.784      ;
; 1.481 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.786      ;
; 1.481 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.786      ;
; 1.481 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.786      ;
; 1.498 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.093      ; 1.803      ;
; 1.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 1.821      ;
; 1.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 1.821      ;
; 1.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 1.821      ;
; 1.512 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 1.822      ;
; 1.512 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 1.822      ;
; 1.529 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.098      ; 1.839      ;
; 1.575 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.067      ; 1.854      ;
; 1.615 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.067      ; 1.894      ;
; 1.629 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.914      ;
; 1.638 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.956      ;
; 1.638 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.956      ;
; 1.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.958      ;
; 1.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.958      ;
; 1.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.958      ;
; 1.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.958      ;
; 1.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.964      ;
; 1.649 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.106      ; 1.967      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.526 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.541 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 0.835      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.651 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.944      ;
; 0.677 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.970      ;
; 0.678 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.971      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.982      ;
; 0.694 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.987      ;
; 0.697 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 0.991      ;
; 0.709 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.002      ;
; 0.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.006      ;
; 0.715 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.008      ;
; 0.716 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.009      ;
; 0.718 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.011      ;
; 0.725 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.019      ;
; 0.730 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.023      ;
; 0.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.026      ;
; 0.742 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.751 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.755 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.049      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.769 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.813 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.226      ;
; 0.814 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.227      ;
; 0.832 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.125      ;
; 0.843 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.136      ;
; 0.853 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.146      ;
; 0.905 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.198      ;
; 0.907 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.200      ;
; 0.933 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.227      ;
; 0.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.229      ;
; 0.955 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.248      ;
; 0.957 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.251      ;
; 0.958 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.252      ;
; 0.977 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.271      ;
; 1.023 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.435      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.061 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.473      ;
; 1.095 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.388      ;
; 1.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.398      ;
; 1.125 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.234 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.528      ;
; 1.235 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.529      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.661      ;
; 1.280 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.573      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.768      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.768      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.768      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.768      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.768      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.182      ; 1.768      ;
; 1.364 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.776      ;
; 1.364 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.776      ;
; 1.364 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.776      ;
; 1.384 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.678      ;
; 1.397 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.690      ;
; 1.440 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.733      ;
; 1.502 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.796      ;
; 1.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.797      ;
; 1.607 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.900      ;
; 1.635 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.929      ;
; 1.650 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.943      ;
; 1.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 2.010      ;
; 1.765 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 2.059      ;
; 1.783 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.019      ; 1.928      ;
; 1.787 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 2.080      ;
; 1.823 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 2.116      ;
; 1.915 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.019      ; 2.060      ;
; 1.958 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 2.251      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 151.19 MHz  ; 151.19 MHz      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ;                                                ;
; 200.16 MHz  ; 200.16 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ;                                                ;
; 258.73 MHz  ; 258.73 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;                                                ;
; 341.3 MHz   ; 341.3 MHz       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;                                                ;
; 1187.65 MHz ; 402.09 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.909  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 5.118  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 21.957 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 22.583 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.300 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.401 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.415 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.416 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.472 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.490 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.796  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 3.797  ; 0.000         ;
; clk_in                                                        ; 9.855  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.001 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.286 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 28.287 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.909 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.146     ; 2.028      ;
; 2.313 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.145     ; 1.625      ;
; 2.360 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.135     ; 1.588      ;
; 2.438 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.145     ; 1.500      ;
; 2.478 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.462      ;
; 2.576 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.157     ; 1.350      ;
; 2.587 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.145     ; 1.351      ;
; 2.596 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.361      ;
; 2.633 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.118     ; 1.332      ;
; 2.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.297      ;
; 2.789 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.151      ;
; 2.790 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.150      ;
; 2.792 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.148      ;
; 2.814 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.126      ;
; 2.829 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.111      ;
; 2.830 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.127      ;
; 2.830 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.142     ; 1.111      ;
; 2.831 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.126      ;
; 2.833 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.107      ;
; 2.848 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 1.108      ;
; 2.850 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.107      ;
; 2.864 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.076      ;
; 2.866 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.074      ;
; 2.868 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.140     ; 1.075      ;
; 2.871 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.069      ;
; 2.872 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.068      ;
; 2.872 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.068      ;
; 2.873 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.140     ; 1.070      ;
; 2.874 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.143     ; 1.066      ;
; 2.876 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.140     ; 1.067      ;
; 2.877 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.140     ; 1.066      ;
; 2.877 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.140     ; 1.066      ;
; 2.879 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.076      ;
; 2.881 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.074      ;
; 2.883 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.074      ;
; 2.884 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.071      ;
; 2.884 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.071      ;
; 2.885 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.070      ;
; 2.887 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.068      ;
; 2.887 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.068      ;
; 2.887 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.068      ;
; 2.889 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.068      ;
; 2.889 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 1.068      ;
; 2.961 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.142     ; 0.980      ;
; 3.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.797      ;
; 3.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.797      ;
; 3.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.797      ;
; 3.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.796      ;
; 3.162 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 0.795      ;
; 3.163 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.126     ; 0.794      ;
; 4.298 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 3.250      ;
; 4.312 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 3.646      ;
; 4.491 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.131     ; 3.543      ;
; 4.492 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.131     ; 3.542      ;
; 4.536 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.131     ; 3.498      ;
; 4.718 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.166     ; 3.281      ;
; 4.856 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.106     ; 2.668      ;
; 4.912 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.109     ; 2.609      ;
; 4.929 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.107     ; 2.594      ;
; 5.168 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.098     ; 2.773      ;
; 5.227 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.864      ;
; 5.228 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.863      ;
; 5.272 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.819      ;
; 5.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.110     ; 2.633      ;
; 5.370 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.719      ;
; 5.371 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.718      ;
; 5.376 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.713      ;
; 5.414 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.101     ; 2.524      ;
; 5.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.664      ;
; 5.428 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.663      ;
; 5.472 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.619      ;
; 5.553 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.536      ;
; 5.556 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.533      ;
; 5.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.085     ; 2.523      ;
; 5.560 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.529      ;
; 5.561 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.528      ;
; 5.567 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.076     ; 2.522      ;
; 5.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.085     ; 2.508      ;
; 5.573 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.518      ;
; 5.574 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.517      ;
; 5.618 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.074     ; 2.473      ;
; 5.634 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.482      ;
; 5.634 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.482      ;
; 5.636 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.480      ;
; 5.639 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.477      ;
; 5.639 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.477      ;
; 5.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.476      ;
; 5.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.476      ;
; 5.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.469      ;
; 5.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 2.469      ;
; 5.667 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.109     ; 2.389      ;
; 5.697 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.109     ; 2.359      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.153     ; 2.281      ;
; 5.781 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.131     ; 2.253      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 5.118 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 2.887      ;
; 5.121 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 2.884      ;
; 5.147 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 2.858      ;
; 5.233 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.859      ;
; 5.236 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.856      ;
; 5.262 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.830      ;
; 5.440 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.652      ;
; 5.443 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.649      ;
; 5.469 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.623      ;
; 5.551 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.108     ; 1.971      ;
; 5.552 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.540      ;
; 5.555 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.537      ;
; 5.581 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.511      ;
; 5.719 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 2.372      ;
; 5.816 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.108     ; 2.115      ;
; 5.823 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 2.268      ;
; 5.873 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 2.218      ;
; 5.964 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 2.127      ;
; 6.069 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 2.022      ;
; 6.117 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.974      ;
; 6.220 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.784      ;
; 6.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.838      ;
; 6.389 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.702      ;
; 6.400 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.691      ;
; 6.402 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.602      ;
; 6.402 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.602      ;
; 6.402 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.602      ;
; 6.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.582      ;
; 6.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.582      ;
; 6.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.582      ;
; 6.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.582      ;
; 6.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.582      ;
; 6.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.582      ;
; 6.628 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.464      ;
; 6.693 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.399      ;
; 6.697 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.394      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.161     ; 1.306      ;
; 6.851 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.241      ;
; 6.859 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.233      ;
; 6.868 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.224      ;
; 6.878 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.213      ;
; 6.895 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.196      ;
; 6.908 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.184      ;
; 6.932 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.159      ;
; 6.934 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.157      ;
; 6.938 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.154      ;
; 6.950 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.142      ;
; 6.953 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.139      ;
; 6.962 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.130      ;
; 6.999 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.093      ;
; 7.032 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.060      ;
; 7.032 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.060      ;
; 7.033 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.059      ;
; 7.035 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.057      ;
; 7.039 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.053      ;
; 7.055 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.036      ;
; 7.059 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.032      ;
; 7.063 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.028      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 1.027      ;
; 7.086 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.006      ;
; 7.104 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.988      ;
; 7.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.987      ;
; 7.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.987      ;
; 7.111 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.981      ;
; 7.113 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 0.978      ;
; 7.113 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 0.978      ;
; 7.127 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.965      ;
; 7.250 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.842      ;
; 7.273 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.074     ; 0.818      ;
; 7.274 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.818      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+-----------------------------+----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                    ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 21.957 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.559      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.007 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.509      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.042 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.490      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 6.410      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.392      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.166 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.334      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.262      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.075     ; 6.243      ;
; 22.268 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.055     ; 6.250      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.302 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.041     ; 6.230      ;
; 22.327 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.055     ; 6.191      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.343 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.157      ;
; 22.362 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.039     ; 6.172      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.380 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.120      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.403 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.097      ;
; 22.425 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.056     ; 6.092      ;
; 22.428 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.071     ; 6.074      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[4] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[5] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[7] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[2] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.073     ; 6.014      ;
; 22.486 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[6] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.071     ; 6.016      ;
; 22.502 ; ltdc_de:ltdcrgb|rgbdata[16] ; ltdc_de:ltdcrgb|rgbdata[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.014      ;
; 22.502 ; ltdc_de:ltdcrgb|rgbdata[16] ; ltdc_de:ltdcrgb|rgbdata[1] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.014      ;
; 22.502 ; ltdc_de:ltdcrgb|rgbdata[16] ; ltdc_de:ltdcrgb|rgbdata[3] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.057     ; 6.014      ;
+--------+-----------------------------+----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 22.583 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.496     ; 2.354      ;
; 22.653 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.505     ; 2.275      ;
; 22.661 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.494     ; 2.278      ;
; 22.714 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.465     ; 2.254      ;
; 22.719 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.496     ; 2.218      ;
; 22.765 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.521     ; 2.147      ;
; 22.878 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.472     ; 2.083      ;
; 22.892 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.491     ; 2.050      ;
; 22.896 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.494     ; 2.043      ;
; 22.922 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.463     ; 2.048      ;
; 22.923 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.504     ; 2.006      ;
; 22.993 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.513     ; 1.927      ;
; 23.018 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.485     ; 1.930      ;
; 23.028 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.470     ; 1.935      ;
; 23.054 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.528     ; 1.851      ;
; 23.058 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.496     ; 1.879      ;
; 23.168 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.519     ; 1.746      ;
; 23.204 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.511     ; 1.718      ;
; 23.222 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.495     ; 1.716      ;
; 23.254 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.499     ; 1.680      ;
; 23.265 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.475     ; 1.693      ;
; 23.290 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.467     ; 1.676      ;
; 23.303 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.446     ; 1.684      ;
; 23.323 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.473     ; 1.637      ;
; 23.331 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.533     ; 1.569      ;
; 23.370 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.503     ; 1.560      ;
; 23.392 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.487     ; 1.554      ;
; 23.396 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.515     ; 1.522      ;
; 23.401 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.515     ; 1.517      ;
; 23.418 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.485     ; 1.530      ;
; 23.454 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.472     ; 1.507      ;
; 23.479 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.452     ; 1.502      ;
; 23.530 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.478     ; 1.425      ;
; 23.545 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.533     ; 1.355      ;
; 23.559 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.525     ; 1.349      ;
; 23.568 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.526     ; 1.339      ;
; 23.653 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.482     ; 1.298      ;
; 23.871 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.482     ; 1.080      ;
; 23.891 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.517     ; 1.025      ;
; 24.128 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.485     ; 0.820      ;
; 24.128 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.485     ; 0.820      ;
; 24.130 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.485     ; 0.818      ;
; 24.131 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.484     ; 0.818      ;
; 24.131 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.485     ; 0.817      ;
; 24.140 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.473     ; 0.820      ;
; 24.141 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.474     ; 0.818      ;
; 24.142 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.473     ; 0.818      ;
; 24.142 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.473     ; 0.818      ;
; 24.142 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.473     ; 0.818      ;
; 24.143 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.473     ; 0.817      ;
; 26.073 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.093     ; 2.407      ;
; 26.472 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.111     ; 1.990      ;
; 26.735 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 1.741      ;
; 26.747 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.096     ; 1.730      ;
; 26.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.122     ; 1.690      ;
; 26.878 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 1.592      ;
; 26.885 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.073     ; 1.615      ;
; 26.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.073     ; 1.614      ;
; 26.906 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.124     ; 1.543      ;
; 26.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 1.534      ;
; 27.083 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.124     ; 1.366      ;
; 27.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.098     ; 1.370      ;
; 27.111 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.099     ; 1.363      ;
; 27.431 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.082     ; 1.060      ;
; 27.440 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.106     ; 1.027      ;
; 27.442 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.106     ; 1.025      ;
; 27.443 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 1.027      ;
; 27.479 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.106     ; 0.988      ;
; 27.491 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.977      ;
; 27.671 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.797      ;
; 27.671 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.797      ;
; 27.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.796      ;
; 27.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.795      ;
; 27.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 0.796      ;
; 27.675 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 0.795      ;
; 56.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 57.142       ; -0.073     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 56.300 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 57.142       ; -0.074     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.401 ; ltdc_de:ltdcrgb|colorstate.0000 ; ltdc_de:ltdcrgb|colorstate.0000 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|colorstate.0001 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ltdc_de:ltdcrgb|colorstate.0010 ; ltdc_de:ltdcrgb|colorstate.0010 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.490 ; ltdc_de:ltdcrgb|rgbdata[15]     ; serdes[21]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.620 ; ltdc_de:ltdcrgb|rgbdata[13]     ; serdes[8]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.640 ; ltdc_de:ltdcrgb|h[15]           ; serdes[17]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.908      ;
; 0.682 ; ltdc_de:ltdcrgb|rgbdata[0]      ; serdes[4]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.949      ;
; 0.685 ; ltdc_de:ltdcrgb|h[3]            ; ltdc_de:ltdcrgb|h[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; ltdc_de:ltdcrgb|v[1]            ; ltdc_de:ltdcrgb|v[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; ltdc_de:ltdcrgb|h[1]            ; ltdc_de:ltdcrgb|h[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.690 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.697 ; ltdc_de:ltdcrgb|rgbdata[10]     ; serdes[12]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.705 ; ltdc_de:ltdcrgb|rgbdata[7]      ; serdes[26]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; ltdc_de:ltdcrgb|v[13]           ; ltdc_de:ltdcrgb|v[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ltdc_de:ltdcrgb|v[3]            ; ltdc_de:ltdcrgb|v[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ltdc_de:ltdcrgb|v[5]            ; ltdc_de:ltdcrgb|v[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ltdc_de:ltdcrgb|h[5]            ; ltdc_de:ltdcrgb|h[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ltdc_de:ltdcrgb|h[13]           ; ltdc_de:ltdcrgb|h[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; ltdc_de:ltdcrgb|v[11]           ; ltdc_de:ltdcrgb|v[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ltdc_de:ltdcrgb|h[11]           ; ltdc_de:ltdcrgb|h[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; ltdc_de:ltdcrgb|v[15]           ; ltdc_de:ltdcrgb|v[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ltdc_de:ltdcrgb|h[15]           ; ltdc_de:ltdcrgb|h[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ltdc_de:ltdcrgb|v[7]            ; ltdc_de:ltdcrgb|v[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ltdc_de:ltdcrgb|v[9]            ; ltdc_de:ltdcrgb|v[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ltdc_de:ltdcrgb|h[7]            ; ltdc_de:ltdcrgb|h[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ltdc_de:ltdcrgb|h[9]            ; ltdc_de:ltdcrgb|h[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|v[14]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|h[14]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[0]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[0]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.798 ; ltdc_de:ltdcrgb|rgbdata[4]      ; serdes[1]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.065      ;
; 0.823 ; ltdc_de:ltdcrgb|rgbdata[5]      ; serdes[2]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.090      ;
; 0.938 ; ltdc_de:ltdcrgb|rgbdata[11]     ; serdes[13]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.204      ;
; 1.003 ; ltdc_de:ltdcrgb|rgbdata[1]      ; serdes[5]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.252      ;
; 1.006 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; ltdc_de:ltdcrgb|h[3]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.010 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[21]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[20]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; ltdc_de:ltdcrgb|h[1]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; ltdc_de:ltdcrgb|v[1]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[23]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.018 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[19]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[22]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[17]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[18]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.023 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.027 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; ltdc_de:ltdcrgb|v[5]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ltdc_de:ltdcrgb|v[3]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ltdc_de:ltdcrgb|v[13]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ltdc_de:ltdcrgb|h[13]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ltdc_de:ltdcrgb|h[5]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; ltdc_de:ltdcrgb|v[11]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; ltdc_de:ltdcrgb|h[11]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ltdc_de:ltdcrgb|v[14]           ; ltdc_de:ltdcrgb|v[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ltdc_de:ltdcrgb|h[14]           ; ltdc_de:ltdcrgb|h[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; ltdc_de:ltdcrgb|v[9]            ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; ltdc_de:ltdcrgb|h[9]            ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; ltdc_de:ltdcrgb|v[7]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; ltdc_de:ltdcrgb|h[7]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.039 ; ltdc_de:ltdcrgb|rgbdata[8]      ; ltdc_de:ltdcrgb|rgbdata[8]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.042 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.065 ; ltdc_de:ltdcrgb|rgbdata[3]      ; ltdc_de:ltdcrgb|rgbdata[3]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.333      ;
; 1.068 ; ltdc_de:ltdcrgb|rgbdata[14]     ; ltdc_de:ltdcrgb|rgbdata[14]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.336      ;
; 1.070 ; ltdc_de:ltdcrgb|rgbdata[23]     ; serdes[23]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.332      ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.415 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000        ; 0.074      ; 0.684      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.416  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 3.560  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.106     ; 0.759      ;
; 3.560  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.106     ; 0.759      ;
; 3.561  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.107     ; 0.759      ;
; 3.561  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.106     ; 0.760      ;
; 3.562  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.107     ; 0.760      ;
; 3.562  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.108     ; 0.759      ;
; 3.571  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.117     ; 0.759      ;
; 3.571  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.117     ; 0.759      ;
; 3.572  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.118     ; 0.759      ;
; 3.572  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.117     ; 0.760      ;
; 3.572  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.117     ; 0.760      ;
; 3.781  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.152     ; 0.934      ;
; 3.814  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.118     ; 1.001      ;
; 4.025  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.160     ; 1.170      ;
; 4.034  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.109     ; 1.230      ;
; 4.035  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.162     ; 1.178      ;
; 4.062  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.168     ; 1.199      ;
; 4.066  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.118     ; 1.253      ;
; 4.159  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.085     ; 1.379      ;
; 4.188  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.104     ; 1.389      ;
; 4.214  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.121     ; 1.398      ;
; 4.220  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.078     ; 1.447      ;
; 4.235  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.099     ; 1.441      ;
; 4.244  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.119     ; 1.430      ;
; 4.246  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.150     ; 1.401      ;
; 4.264  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.111     ; 1.458      ;
; 4.265  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.150     ; 1.420      ;
; 4.273  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.133     ; 1.445      ;
; 4.276  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.135     ; 1.446      ;
; 4.311  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.168     ; 1.448      ;
; 4.312  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.127     ; 1.490      ;
; 4.322  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.108     ; 1.519      ;
; 4.335  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.145     ; 1.495      ;
; 4.474  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.154     ; 1.625      ;
; 4.490  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 1.667      ;
; 4.515  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.104     ; 1.716      ;
; 4.529  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.139     ; 1.695      ;
; 4.539  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.094     ; 1.750      ;
; 4.551  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.116     ; 1.740      ;
; 4.553  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.163     ; 1.695      ;
; 4.576  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.130     ; 1.751      ;
; 4.579  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.127     ; 1.757      ;
; 4.580  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.104     ; 1.781      ;
; 4.688  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.150     ; 1.843      ;
; 4.801  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.130     ; 1.976      ;
; 4.810  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.096     ; 2.019      ;
; 4.814  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.157     ; 1.962      ;
; 4.840  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.141     ; 2.004      ;
; 4.848  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.130     ; 2.023      ;
; 4.909  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.130     ; 2.084      ;
; 29.053 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.041      ; 0.738      ;
; 29.053 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.041      ; 0.738      ;
; 29.055 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.738      ;
; 29.056 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.739      ;
; 29.056 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.739      ;
; 29.057 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.037      ; 0.738      ;
; 29.189 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.038      ; 0.871      ;
; 29.195 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.037      ; 0.876      ;
; 29.229 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.037      ; 0.910      ;
; 29.229 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.912      ;
; 29.231 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.037      ; 0.912      ;
; 29.277 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 0.982      ;
; 29.505 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.043      ; 1.192      ;
; 29.505 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.045      ; 1.194      ;
; 29.531 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.020      ; 1.195      ;
; 29.704 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 1.387      ;
; 29.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.020      ; 1.421      ;
; 29.771 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.040      ; 1.455      ;
; 29.780 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 1.495      ;
; 29.782 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 1.497      ;
; 29.788 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.022      ; 1.454      ;
; 29.793 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.047      ; 1.484      ;
; 29.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.046      ; 1.501      ;
; 30.124 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.032      ; 1.800      ;
; 30.566 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.049      ; 2.259      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.472 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.481 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.498 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.767      ;
; 0.599 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.603 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.603 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.682 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.686 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.979      ;
; 0.742 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.987      ;
; 0.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.902 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.071      ; 1.168      ;
; 0.967 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.212      ;
; 0.969 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.214      ;
; 1.002 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.271      ;
; 1.007 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.276      ;
; 1.008 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.277      ;
; 1.095 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.364      ;
; 1.108 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.377      ;
; 1.114 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.383      ;
; 1.115 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.384      ;
; 1.163 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.408      ;
; 1.190 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.054      ; 1.439      ;
; 1.194 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 1.448      ;
; 1.228 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.497      ;
; 1.229 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 1.498      ;
; 1.244 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.521      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 1.502      ;
; 1.304 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 1.558      ;
; 1.372 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.651      ;
; 1.372 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.651      ;
; 1.373 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.652      ;
; 1.374 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.653      ;
; 1.374 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.653      ;
; 1.374 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.653      ;
; 1.386 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.665      ;
; 1.400 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 1.654      ;
; 1.410 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.693      ;
; 1.410 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.693      ;
; 1.410 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.693      ;
; 1.410 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.693      ;
; 1.411 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.694      ;
; 1.411 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.694      ;
; 1.454 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.059      ; 1.708      ;
; 1.461 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.065      ; 1.721      ;
; 1.482 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.772      ;
; 1.482 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.772      ;
; 1.483 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.773      ;
; 1.484 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.774      ;
; 1.484 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.774      ;
; 1.485 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.775      ;
; 1.485 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.775      ;
; 1.485 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.095      ; 1.775      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.490 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.506 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.608 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.614 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.883      ;
; 0.620 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.888      ;
; 0.636 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.904      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.650 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.918      ;
; 0.663 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.931      ;
; 0.667 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 0.936      ;
; 0.667 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 0.936      ;
; 0.669 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.937      ;
; 0.670 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.938      ;
; 0.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.940      ;
; 0.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.697 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.742 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.010      ;
; 0.767 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.142      ;
; 0.768 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.143      ;
; 0.791 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.059      ;
; 0.791 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.059      ;
; 0.831 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.099      ;
; 0.834 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.102      ;
; 0.854 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.122      ;
; 0.858 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.126      ;
; 0.872 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.140      ;
; 0.893 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.161      ;
; 0.894 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.162      ;
; 0.902 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.170      ;
; 0.963 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.337      ;
; 0.978 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.246      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.987 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.362      ;
; 0.999 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.267      ;
; 1.024 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.292      ;
; 1.130 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.398      ;
; 1.151 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.420      ;
; 1.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.560      ;
; 1.238 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.506      ;
; 1.244 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.618      ;
; 1.244 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.618      ;
; 1.244 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.618      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.623      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.623      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.623      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.623      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.623      ;
; 1.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.161      ; 1.623      ;
; 1.249 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.517      ;
; 1.277 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.545      ;
; 1.355 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.623      ;
; 1.356 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.624      ;
; 1.451 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.719      ;
; 1.457 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.725      ;
; 1.478 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.746      ;
; 1.523 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.790      ;
; 1.582 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.850      ;
; 1.594 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.862      ;
; 1.611 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.015      ; 1.738      ;
; 1.612 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 1.879      ;
; 1.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.015      ; 1.868      ;
; 1.754 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 2.021      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.853  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 6.693  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 24.546 ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 25.501 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.733 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.187 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.193 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.194 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.195 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.204 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.877  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 3.879  ; 0.000         ;
; clk_in                                                        ; 9.423  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.082 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.326 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 28.369 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.853 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.135     ; 1.080      ;
; 3.167 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.133     ; 0.768      ;
; 3.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.759      ;
; 3.236 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.133     ; 0.699      ;
; 3.248 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.688      ;
; 3.259 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.141     ; 0.668      ;
; 3.307 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.133     ; 0.628      ;
; 3.310 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.634      ;
; 3.332 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.116     ; 0.620      ;
; 3.334 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.602      ;
; 3.393 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.544      ;
; 3.394 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.543      ;
; 3.397 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.540      ;
; 3.402 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.535      ;
; 3.406 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.531      ;
; 3.409 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.535      ;
; 3.410 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.527      ;
; 3.411 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.533      ;
; 3.414 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.133     ; 0.521      ;
; 3.415 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.530      ;
; 3.418 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.526      ;
; 3.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.513      ;
; 3.424 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.513      ;
; 3.425 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.511      ;
; 3.425 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.512      ;
; 3.426 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.510      ;
; 3.426 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.511      ;
; 3.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.509      ;
; 3.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.132     ; 0.509      ;
; 3.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.510      ;
; 3.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.510      ;
; 3.428 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.131     ; 0.509      ;
; 3.430 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.514      ;
; 3.430 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.514      ;
; 3.432 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.512      ;
; 3.432 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.512      ;
; 3.433 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.511      ;
; 3.434 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.510      ;
; 3.434 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.510      ;
; 3.434 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.510      ;
; 3.435 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.511      ;
; 3.436 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.510      ;
; 3.436 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.510      ;
; 3.485 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.133     ; 0.450      ;
; 3.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.375      ;
; 3.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.375      ;
; 3.571 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.374      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.373      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.372      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.372      ;
; 6.302 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.069     ; 1.779      ;
; 6.303 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.069     ; 1.778      ;
; 6.310 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.069     ; 1.771      ;
; 6.314 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.558      ;
; 6.331 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.039     ; 1.733      ;
; 6.457 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.088     ; 1.605      ;
; 6.602 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.508      ;
; 6.602 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.508      ;
; 6.607 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.057     ; 1.248      ;
; 6.608 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.502      ;
; 6.634 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.058     ; 1.220      ;
; 6.635 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.058     ; 1.219      ;
; 6.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.412      ;
; 6.701 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.409      ;
; 6.706 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.404      ;
; 6.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.403      ;
; 6.721 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.049     ; 1.333      ;
; 6.726 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.040     ; 1.384      ;
; 6.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.356      ;
; 6.758 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.355      ;
; 6.765 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.348      ;
; 6.810 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.059     ; 1.234      ;
; 6.819 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.048     ; 1.236      ;
; 6.820 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.287      ;
; 6.824 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.305      ;
; 6.824 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.305      ;
; 6.824 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.305      ;
; 6.825 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.304      ;
; 6.825 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.282      ;
; 6.826 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.303      ;
; 6.826 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.303      ;
; 6.827 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.302      ;
; 6.834 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.279      ;
; 6.835 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.278      ;
; 6.850 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.279      ;
; 6.852 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.021     ; 1.277      ;
; 6.856 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.257      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.170      ;
; 6.911 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.069     ; 1.170      ;
; 6.911 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.069     ; 1.170      ;
; 6.928 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.056     ; 1.166      ;
; 6.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.133      ;
; 6.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.133      ;
; 6.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 1.133      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.693 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 1.371      ;
; 6.696 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 1.368      ;
; 6.718 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 1.346      ;
; 6.773 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.340      ;
; 6.776 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.337      ;
; 6.798 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.315      ;
; 6.835 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.278      ;
; 6.841 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.272      ;
; 6.843 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.270      ;
; 6.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.177      ;
; 6.939 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.174      ;
; 6.945 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.060     ; 0.907      ;
; 6.961 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.152      ;
; 7.055 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.058      ;
; 7.085 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.060     ; 0.958      ;
; 7.085 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 1.028      ;
; 7.145 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.968      ;
; 7.182 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.931      ;
; 7.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.920      ;
; 7.205 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.908      ;
; 7.243 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.821      ;
; 7.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.819      ;
; 7.327 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.786      ;
; 7.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.731      ;
; 7.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.731      ;
; 7.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.731      ;
; 7.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.731      ;
; 7.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.731      ;
; 7.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.731      ;
; 7.334 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.779      ;
; 7.335 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.729      ;
; 7.335 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.729      ;
; 7.335 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.729      ;
; 7.431 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.683      ;
; 7.444 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.670      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 0.599      ;
; 7.504 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.609      ;
; 7.520 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.594      ;
; 7.522 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.592      ;
; 7.558 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.555      ;
; 7.564 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.550      ;
; 7.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.542      ;
; 7.574 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.539      ;
; 7.582 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.531      ;
; 7.584 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.530      ;
; 7.585 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.529      ;
; 7.586 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.527      ;
; 7.597 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.516      ;
; 7.599 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.514      ;
; 7.610 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.504      ;
; 7.610 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.504      ;
; 7.612 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.502      ;
; 7.618 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.496      ;
; 7.621 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.493      ;
; 7.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.470      ;
; 7.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.470      ;
; 7.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.469      ;
; 7.652 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.462      ;
; 7.657 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.456      ;
; 7.658 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.456      ;
; 7.661 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.452      ;
; 7.661 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.452      ;
; 7.661 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.453      ;
; 7.662 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.452      ;
; 7.668 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.445      ;
; 7.668 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.445      ;
; 7.669 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.445      ;
; 7.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.396      ;
; 7.727 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.386      ;
; 7.729 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.384      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 24.546 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.750     ; 1.122      ;
; 24.575 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.767     ; 1.076      ;
; 24.584 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.783     ; 1.051      ;
; 24.599 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.757     ; 1.062      ;
; 24.601 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.743     ; 1.074      ;
; 24.603 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.750     ; 1.065      ;
; 24.626 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.791     ; 1.001      ;
; 24.648 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.781     ; 0.989      ;
; 24.659 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.761     ; 0.998      ;
; 24.692 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.743     ; 0.983      ;
; 24.692 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.740     ; 0.986      ;
; 24.715 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.764     ; 0.939      ;
; 24.718 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.758     ; 0.942      ;
; 24.719 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.790     ; 0.909      ;
; 24.743 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.887      ;
; 24.756 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.804     ; 0.858      ;
; 24.780 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.764     ; 0.874      ;
; 24.797 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.798     ; 0.823      ;
; 24.839 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.787     ; 0.792      ;
; 24.841 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.756     ; 0.821      ;
; 24.847 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.768     ; 0.803      ;
; 24.869 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.753     ; 0.796      ;
; 24.876 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.734     ; 0.808      ;
; 24.892 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.804     ; 0.722      ;
; 24.904 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.734     ; 0.780      ;
; 24.910 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.797     ; 0.711      ;
; 24.920 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.769     ; 0.729      ;
; 24.944 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.686      ;
; 24.953 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.705      ;
; 24.955 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.776     ; 0.687      ;
; 24.962 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.696      ;
; 24.971 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.787     ; 0.660      ;
; 24.977 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.743     ; 0.698      ;
; 24.999 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.769     ; 0.650      ;
; 25.017 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.771     ; 0.630      ;
; 25.025 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.768     ; 0.625      ;
; 25.065 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.742     ; 0.611      ;
; 25.148 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.742     ; 0.528      ;
; 25.207 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.761     ; 0.450      ;
; 25.236 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.796     ; 0.386      ;
; 25.237 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.795     ; 0.386      ;
; 25.239 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.795     ; 0.384      ;
; 25.239 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.795     ; 0.384      ;
; 25.239 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.795     ; 0.384      ;
; 25.244 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.386      ;
; 25.246 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.384      ;
; 25.246 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.384      ;
; 25.246 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.384      ;
; 25.246 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.384      ;
; 25.246 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.788     ; 0.384      ;
; 27.290 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.007      ; 1.275      ;
; 27.607 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.008     ; 0.943      ;
; 27.738 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.007      ; 0.827      ;
; 27.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.007      ; 0.824      ;
; 27.745 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.015     ; 0.798      ;
; 27.806 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.018      ; 0.770      ;
; 27.807 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.018      ; 0.769      ;
; 27.828 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.001     ; 0.729      ;
; 27.837 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.014     ; 0.707      ;
; 27.875 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.680      ;
; 27.903 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.014     ; 0.641      ;
; 27.916 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.001      ; 0.643      ;
; 27.920 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.000      ; 0.638      ;
; 28.050 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.010      ; 0.518      ;
; 28.085 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.470      ;
; 28.087 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.002     ; 0.469      ;
; 28.088 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.467      ;
; 28.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.449      ;
; 28.107 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.447      ;
; 28.180 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.375      ;
; 28.181 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.374      ;
; 28.182 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.373      ;
; 28.182 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.373      ;
; 28.183 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.002     ; 0.373      ;
; 28.183 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.003     ; 0.372      ;
; 56.734 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 57.142       ; -0.036     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.501 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 3.028      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.532 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.997      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.581 ; ltdc_de:ltdcrgb|rgbdata[5]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.940      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.592 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.030     ; 2.936      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.599 ; ltdc_de:ltdcrgb|rgbdata[4]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.922      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.621 ; ltdc_de:ltdcrgb|v[12]       ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.917      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.637 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 2.883      ;
; 25.644 ; ltdc_de:ltdcrgb|rgbdata[8]  ; ltdc_de:ltdcrgb|rgbdata[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 2.887      ;
; 25.647 ; ltdc_de:ltdcrgb|rgbdata[0]  ; ltdc_de:ltdcrgb|rgbdata[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.043     ; 2.868      ;
; 25.652 ; ltdc_de:ltdcrgb|rgbdata[0]  ; ltdc_de:ltdcrgb|rgbdata[15] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.044     ; 2.862      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.654 ; ltdc_de:ltdcrgb|rgbdata[13] ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 2.875      ;
; 25.675 ; ltdc_de:ltdcrgb|rgbdata[15] ; ltdc_de:ltdcrgb|rgbdata[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 2.856      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.690 ; ltdc_de:ltdcrgb|rgbdata[7]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.831      ;
; 25.693 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.044     ; 2.821      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.696 ; ltdc_de:ltdcrgb|rgbdata[3]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.825      ;
; 25.698 ; ltdc_de:ltdcrgb|rgbdata[6]  ; ltdc_de:ltdcrgb|rgbdata[15] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 2.815      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.700 ; ltdc_de:ltdcrgb|rgbdata[1]  ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.821      ;
; 25.708 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.043     ; 2.807      ;
; 25.713 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[15] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.044     ; 2.801      ;
; 25.729 ; ltdc_de:ltdcrgb|rgbdata[0]  ; ltdc_de:ltdcrgb|rgbdata[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.043     ; 2.786      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.731 ; ltdc_de:ltdcrgb|v[11]       ; ltdc_de:ltdcrgb|rgbdata[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.020     ; 2.807      ;
; 25.735 ; ltdc_de:ltdcrgb|rgbdata[14] ; ltdc_de:ltdcrgb|rgbdata[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 2.795      ;
; 25.736 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.785      ;
; 25.736 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.785      ;
; 25.736 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.785      ;
; 25.736 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.785      ;
; 25.736 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.785      ;
; 25.736 ; ltdc_de:ltdcrgb|rgbdata[2]  ; ltdc_de:ltdcrgb|rgbdata[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 2.785      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 56.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 57.142       ; -0.037     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.187 ; ltdc_de:ltdcrgb|colorstate.0000 ; ltdc_de:ltdcrgb|colorstate.0000 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|colorstate.0001 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate.0010 ; ltdc_de:ltdcrgb|colorstate.0010 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; ltdc_de:ltdcrgb|rgbdata[15]     ; serdes[21]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.264 ; ltdc_de:ltdcrgb|rgbdata[13]     ; serdes[8]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.275 ; ltdc_de:ltdcrgb|h[15]           ; serdes[17]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.289 ; ltdc_de:ltdcrgb|rgbdata[0]      ; serdes[4]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.293 ; ltdc_de:ltdcrgb|h[3]            ; ltdc_de:ltdcrgb|h[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; ltdc_de:ltdcrgb|v[1]            ; ltdc_de:ltdcrgb|v[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ltdc_de:ltdcrgb|h[1]            ; ltdc_de:ltdcrgb|h[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.300 ; ltdc_de:ltdcrgb|rgbdata[10]     ; serdes[12]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; ltdc_de:ltdcrgb|rgbdata[7]      ; serdes[26]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.304 ; ltdc_de:ltdcrgb|v[15]           ; ltdc_de:ltdcrgb|v[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ltdc_de:ltdcrgb|h[15]           ; ltdc_de:ltdcrgb|h[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; ltdc_de:ltdcrgb|v[13]           ; ltdc_de:ltdcrgb|v[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[0]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[3]            ; ltdc_de:ltdcrgb|v[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[5]            ; ltdc_de:ltdcrgb|v[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[11]           ; ltdc_de:ltdcrgb|v[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|h[11]           ; ltdc_de:ltdcrgb|h[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[0]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|h[5]            ; ltdc_de:ltdcrgb|h[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|h[13]           ; ltdc_de:ltdcrgb|h[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|v[7]            ; ltdc_de:ltdcrgb|v[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|v[9]            ; ltdc_de:ltdcrgb|v[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|h[7]            ; ltdc_de:ltdcrgb|h[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|h[9]            ; ltdc_de:ltdcrgb|h[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[14]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|h[14]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.342 ; ltdc_de:ltdcrgb|rgbdata[4]      ; serdes[1]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.350 ; ltdc_de:ltdcrgb|rgbdata[5]      ; serdes[2]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.421 ; ltdc_de:ltdcrgb|rgbdata[11]     ; serdes[13]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.540      ;
; 0.442 ; ltdc_de:ltdcrgb|h[3]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; ltdc_de:ltdcrgb|h[1]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; ltdc_de:ltdcrgb|v[1]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.448 ; ltdc_de:ltdcrgb|rgbdata[1]      ; serdes[5]                       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.558      ;
; 0.452 ; ltdc_de:ltdcrgb|rgbdata[8]      ; ltdc_de:ltdcrgb|rgbdata[8]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[1]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|v[5]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|h[5]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|v[3]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|v[13]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|h[13]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|v[11]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|h[11]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; ltdc_de:ltdcrgb|v[7]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|h[7]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|v[9]            ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|h[9]            ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|h[0]            ; ltdc_de:ltdcrgb|h[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|v[0]            ; ltdc_de:ltdcrgb|v[2]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; ltdc_de:ltdcrgb|h[2]            ; ltdc_de:ltdcrgb|h[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; ltdc_de:ltdcrgb|rgbdata[14]     ; ltdc_de:ltdcrgb|rgbdata[14]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; ltdc_de:ltdcrgb|h[4]            ; ltdc_de:ltdcrgb|h[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.461 ; ltdc_de:ltdcrgb|rgbdata[9]      ; ltdc_de:ltdcrgb|rgbdata[9]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; ltdc_de:ltdcrgb|rgbdata[23]     ; serdes[23]                      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.576      ;
; 0.462 ; ltdc_de:ltdcrgb|rgbdata[3]      ; ltdc_de:ltdcrgb|rgbdata[3]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; ltdc_de:ltdcrgb|rgbdata[12]     ; ltdc_de:ltdcrgb|rgbdata[12]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[21]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[7]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[20]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[23]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; ltdc_de:ltdcrgb|v[14]           ; ltdc_de:ltdcrgb|v[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|h[14]           ; ltdc_de:ltdcrgb|h[15]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[3]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[5]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[9]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[11]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[13]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; ltdc_de:ltdcrgb|v[6]            ; ltdc_de:ltdcrgb|v[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; ltdc_de:ltdcrgb|h[6]            ; ltdc_de:ltdcrgb|h[8]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; ltdc_de:ltdcrgb|v[4]            ; ltdc_de:ltdcrgb|v[6]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; ltdc_de:ltdcrgb|v[2]            ; ltdc_de:ltdcrgb|v[4]            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; ltdc_de:ltdcrgb|v[8]            ; ltdc_de:ltdcrgb|v[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; ltdc_de:ltdcrgb|h[8]            ; ltdc_de:ltdcrgb|h[10]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; ltdc_de:ltdcrgb|v[12]           ; ltdc_de:ltdcrgb|v[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; ltdc_de:ltdcrgb|h[12]           ; ltdc_de:ltdcrgb|h[14]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; ltdc_de:ltdcrgb|v[10]           ; ltdc_de:ltdcrgb|v[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; ltdc_de:ltdcrgb|h[10]           ; ltdc_de:ltdcrgb|h[12]           ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[19]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; ltdc_de:ltdcrgb|colorstate.0001 ; ltdc_de:ltdcrgb|rgbdata[17]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
+-------+---------------------------------+---------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.194  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 2.723  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.592     ; 0.325      ;
; 2.723  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.592     ; 0.325      ;
; 2.723  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.592     ; 0.325      ;
; 2.723  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.592     ; 0.325      ;
; 2.723  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.592     ; 0.325      ;
; 2.724  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.592     ; 0.326      ;
; 2.730  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.599     ; 0.325      ;
; 2.730  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.598     ; 0.326      ;
; 2.730  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.599     ; 0.325      ;
; 2.730  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.599     ; 0.325      ;
; 2.731  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.599     ; 0.326      ;
; 2.766  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.561     ; 0.399      ;
; 2.788  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.542     ; 0.440      ;
; 2.875  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.542     ; 0.527      ;
; 2.914  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.568     ; 0.540      ;
; 2.915  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.571     ; 0.538      ;
; 2.920  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.569     ; 0.545      ;
; 2.953  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.590     ; 0.557      ;
; 2.957  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.543     ; 0.608      ;
; 2.975  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.560     ; 0.609      ;
; 2.981  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.560     ; 0.615      ;
; 2.988  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.579     ; 0.603      ;
; 2.997  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.591     ; 0.600      ;
; 3.004  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.569     ; 0.629      ;
; 3.015  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.534     ; 0.675      ;
; 3.019  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.534     ; 0.679      ;
; 3.022  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.600     ; 0.616      ;
; 3.031  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.553     ; 0.672      ;
; 3.035  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.608     ; 0.621      ;
; 3.052  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.556     ; 0.690      ;
; 3.053  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.571     ; 0.676      ;
; 3.065  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.590     ; 0.669      ;
; 3.099  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.601     ; 0.692      ;
; 3.128  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.565     ; 0.757      ;
; 3.138  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.565     ; 0.767      ;
; 3.153  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.608     ; 0.739      ;
; 3.155  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.591     ; 0.758      ;
; 3.163  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.558     ; 0.799      ;
; 3.181  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.594     ; 0.781      ;
; 3.183  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.541     ; 0.836      ;
; 3.184  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.544     ; 0.834      ;
; 3.206  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.562     ; 0.838      ;
; 3.222  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.584     ; 0.832      ;
; 3.238  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.594     ; 0.838      ;
; 3.269  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.558     ; 0.905      ;
; 3.276  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.544     ; 0.926      ;
; 3.276  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.550     ; 0.920      ;
; 3.289  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.568     ; 0.915      ;
; 3.297  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.586     ; 0.905      ;
; 3.313  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.550     ; 0.957      ;
; 28.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.314      ;
; 28.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.314      ;
; 28.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.314      ;
; 28.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.314      ;
; 28.708 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.315      ;
; 28.709 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.316      ;
; 28.772 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.378      ;
; 28.776 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.382      ;
; 28.785 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.391      ;
; 28.786 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.393      ;
; 28.788 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.072      ; 0.393      ;
; 28.810 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.086      ; 0.429      ;
; 28.929 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.075      ; 0.537      ;
; 28.929 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.076      ; 0.538      ;
; 28.944 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 0.539      ;
; 28.985 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.072      ; 0.590      ;
; 29.018 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 0.613      ;
; 29.020 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.075      ; 0.628      ;
; 29.035 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.094      ; 0.662      ;
; 29.036 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.094      ; 0.663      ;
; 29.077 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 0.692      ;
; 29.080 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 0.695      ;
; 29.081 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 0.675      ;
; 29.205 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.069      ; 0.807      ;
; 29.453 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 1.068      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.210 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.252 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.267 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.286 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.292 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.316 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.430      ;
; 0.328 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.436      ;
; 0.333 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.441      ;
; 0.366 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.405 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.525      ;
; 0.411 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.519      ;
; 0.413 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.521      ;
; 0.429 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.550      ;
; 0.434 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.472 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.493 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.614      ;
; 0.499 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.620      ;
; 0.500 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.619      ;
; 0.536 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.024      ; 0.647      ;
; 0.562 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.029      ; 0.675      ;
; 0.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.043      ; 0.697      ;
; 0.579 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.029      ; 0.692      ;
; 0.593 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.029      ; 0.706      ;
; 0.660 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.785      ;
; 0.660 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.029      ; 0.773      ;
; 0.661 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.786      ;
; 0.661 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.786      ;
; 0.662 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.787      ;
; 0.662 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.787      ;
; 0.663 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.788      ;
; 0.666 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.791      ;
; 0.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.797      ;
; 0.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.798      ;
; 0.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.798      ;
; 0.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.798      ;
; 0.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.798      ;
; 0.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.029      ; 0.786      ;
; 0.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.799      ;
; 0.678 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.030      ; 0.792      ;
; 0.686 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.029      ; 0.799      ;
; 0.690 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.102      ; 0.895      ;
; 0.701 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; -0.001       ; 0.102      ; 0.906      ;
; 0.703 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.837      ;
; 0.703 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.837      ;
; 0.704 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.838      ;
; 0.705 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.839      ;
; 0.705 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 0.839      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.204 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.212 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.333      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.260 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.271 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.278 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.404      ;
; 0.287 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.492      ;
; 0.303 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.492      ;
; 0.305 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.334 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.339 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.459      ;
; 0.345 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.465      ;
; 0.348 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.352 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.475      ;
; 0.356 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.476      ;
; 0.362 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.483      ;
; 0.385 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.506      ;
; 0.387 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.508      ;
; 0.395 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.583      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.542      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.610      ;
; 0.442 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.562      ;
; 0.449 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.569      ;
; 0.479 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.668      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.622      ;
; 0.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.624      ;
; 0.530 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.719      ;
; 0.531 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.719      ;
; 0.531 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.719      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.722      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.722      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.722      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.722      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.722      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.722      ;
; 0.536 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.657      ;
; 0.543 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.663      ;
; 0.584 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.611 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.732      ;
; 0.612 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.733      ;
; 0.629 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.749      ;
; 0.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.761      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.768      ;
; 0.676 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.796      ;
; 0.694 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.814      ;
; 0.701 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.822      ;
; 0.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.851      ;
; 0.743 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.001      ; 0.802      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.881      ;
; 0.785 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.001      ; 0.844      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 1.704  ; 0.187 ; N/A      ; N/A     ; 3.796               ;
;  clk_in                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 21.414 ; 0.187 ; N/A      ; N/A     ; 14.000              ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.704  ; 0.195 ; N/A      ; N/A     ; 3.796               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4.795  ; 0.204 ; N/A      ; N/A     ; 3.797               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 22.298 ; 0.194 ; N/A      ; N/A     ; 28.286              ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.204 ; 0.193 ; N/A      ; N/A     ; 28.287              ;
; Design-wide TNS                                                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_in                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txdata[0]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[1]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[2]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[3]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txclk         ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txclk(n)      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txclk         ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txclk(n)      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txclk         ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txclk(n)      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[1]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[2]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[3]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txclk         ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txclk(n)      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 6244     ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 164      ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 40       ; 50       ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 71       ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40       ; 0        ; 0        ; 0        ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 25       ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 1        ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 6244     ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 164      ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 40       ; 50       ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 71       ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40       ; 0        ; 0        ; 0        ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 25       ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 1        ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                    ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; Target                                                        ; Clock                                                         ; Type      ; Status      ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; clk_in                                                        ; clk_in                                                        ; Base      ; Constrained ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; Generated ; Constrained ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; txclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txclk(n)     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; txclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txclk(n)     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Aug  8 19:14:35 2022
Info: Command: quartus_sta cy_lvdslcd -c cy_lvdslcd
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cy_lvdslcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {lcdpll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name {lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]} {lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 7 -phase 90.00 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -phase 12.86 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.704               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     4.795               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    21.414               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    22.298               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    56.204               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.465               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
    Info (332119):     0.466               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):     0.502               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.526               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.796               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     3.800               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.858               0.000 clk_in 
    Info (332119):    14.000               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.286               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    28.291               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.909               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     5.118               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    21.957               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    22.583               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    56.300               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
    Info (332119):     0.416               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):     0.472               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.490               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.796               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     3.797               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.855               0.000 clk_in 
    Info (332119):    14.001               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.286               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    28.287               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.853               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     6.693               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    24.546               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    25.501               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    56.733               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
    Info (332119):     0.194               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):     0.195               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.204               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.877               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     3.879               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.423               0.000 clk_in 
    Info (332119):    14.082               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.326               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    28.369               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Mon Aug  8 19:14:37 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


