Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jun 15 13:15:43 2024
| Host         : LA-1497 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 20         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_CLOCK_0/inst/clk_1_16_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_CLOCK_0/inst/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_CLOCK_0/inst/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_CLOCK_0/inst/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/done__reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/send_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/send_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx__reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data_reg[7]/C is not reached by a timing clock
Related violations: <none>


