part=xc7z020clg400-1

[hls]
clock=10ns
flow_target=vivado
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/wb.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/type.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/rv32i_pp_ip.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/print.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/mem.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/immediate.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/fetch_decode.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/fetch.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/execute.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/emulate.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/disassemble.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/decode.cpp
syn.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/compute.cpp
syn.top=rv32i_pp_ip
package.output.format=ip_catalog
vivado.rtl=verilog
package.output.syn=false
tb.file=/home/goossens/goossens-book-ip-projects/2024.1/rv32i_pp_ip/testbench_rv32i_pp_ip.cpp