# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/ESD1/DE1_SoC_Lab4/lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:06 on Oct 21,2023
# vcom -reportprogress 300 -93 -work work D:/ESD1/DE1_SoC_Lab4/lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture rtl of lab4
# End time: 16:37:06 on Oct 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab4
# vsim work.lab4 
# Start time: 16:37:17 on Oct 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.lab4(rtl)
add wave -position insertpoint sim:/lab4/*
run
# End time: 16:37:45 on Oct 21,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
