{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_64.v@122:155@HdlStmProcess", "    .data_in(input_axis_tdata[63:0]),\n    .crc_state(crc_state),\n    .crc_next(crc_next7)\n);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        crc_state <= 32'hFFFFFFFF;\n        fcs_reg <= 0;\n        fcs_valid_reg <= 0;\n    end else begin\n        fcs_valid_reg <= 0;\n        if (input_axis_tvalid) begin\n            if (input_axis_tlast) begin\n                crc_state <= 32'hFFFFFFFF;\n                case (input_axis_tkeep)\n                    8'b00000001: fcs_reg <= ~crc_next0;\n                    8'b00000011: fcs_reg <= ~crc_next1;\n                    8'b00000111: fcs_reg <= ~crc_next2;\n                    8'b00001111: fcs_reg <= ~crc_next3;\n                    8'b00011111: fcs_reg <= ~crc_next4;\n                    8'b00111111: fcs_reg <= ~crc_next5;\n                    8'b01111111: fcs_reg <= ~crc_next6;\n                    8'b11111111: fcs_reg <= ~crc_next7;\n                endcase\n                fcs_valid_reg <= 1;\n            end else begin\n                crc_state <= crc_next7;\n            end\n        end\n    end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[130, "        fcs_reg <= 0;\n"], [131, "        fcs_valid_reg <= 0;\n"], [133, "        fcs_valid_reg <= 0;\n"], [147, "                fcs_valid_reg <= 1;\n"]], "Add": [[131, "        fcs_reg <= 1'b0;\n"], [131, "        fcs_valid_reg <= 1'b0;\n"], [133, "        fcs_valid_reg <= 1'b0;\n"], [147, "                fcs_valid_reg <= 1'b1;\n"]]}}