<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIMachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineScheduler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIMachineScheduler.cpp - SI Scheduler Interface -------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// SI Machine Scheduler interface</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineScheduler_8h.html">SIMachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="SIMachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   41</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// This scheduler implements a different scheduling algorithm than</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// GenericScheduler.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// There are several specific architecture behaviours that can&#39;t be modelled</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// for GenericScheduler:</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// . When accessing the result of an SGPR load instruction, you have to wait</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// for all the SGPR load instructions before your current instruction to</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// have finished.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// . When accessing the result of an VGPR load instruction, you have to wait</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// for all the VGPR load instructions previous to the VGPR load instruction</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// you are interested in to finish.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// . The less the register pressure, the best load latencies are hidden</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// Moreover some specifities (like the fact a lot of instructions in the shader</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// have few dependencies) makes the generic scheduler have some unpredictable</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// behaviours. For example when register pressure becomes high, it can either</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// manage to prevent register pressure from going too high, or it can</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// increase register pressure even more than if it hadn&#39;t taken register</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// pressure into account.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// Also some other bad behaviours are generated, like loading at the beginning</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// of the shader a constant in VGPR you won&#39;t need until the end of the shader.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// The scheduling problem for SI can distinguish three main parts:</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// . Hiding high latencies (texture sampling, etc)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// . Hiding low latencies (SGPR constant loading, etc)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// . Keeping register usage low for better latency hiding and general</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//   performance</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// Some other things can also affect performance, but are hard to predict</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// (cache usage, the fact the HW can issue several instructions from different</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// wavefronts if different types, etc)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// This scheduler tries to solve the scheduling problem by dividing it into</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">// simpler sub-problems. It divides the instructions into blocks, schedules</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// locally inside the blocks where it takes care of low latencies, and then</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// chooses the order of the blocks by taking care of high latencies.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// Dividing the instructions into blocks helps control keeping register</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// usage low.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// First the instructions are put into blocks.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//   We want the blocks help control register usage and hide high latencies</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//   later. To help control register usage, we typically want all local</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//   computations, when for example you create a result that can be comsummed</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//   right away, to be contained in a block. Block inputs and outputs would</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//   typically be important results that are needed in several locations of</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//   the shader. Since we do want blocks to help hide high latencies, we want</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//   the instructions inside the block to have a minimal set of dependencies</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//   on high latencies. It will make it easy to pick blocks to hide specific</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//   high latencies.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//   The block creation algorithm is divided into several steps, and several</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//   variants can be tried during the scheduling process.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// Second the order of the instructions inside the blocks is chosen.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//   At that step we do take into account only register usage and hiding</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//   low latency instructions</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Third the block order is chosen, there we try to hide high latencies</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">// and keep register usage low.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// After the third step, a pass is done to improve the hiding of low</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">// latencies.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// Actually when talking about &#39;low latency&#39; or &#39;high latency&#39; it includes</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// both the latency to get the cache (or global mem) data go to the register,</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// and the bandwidth limitations.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Increasing the number of active wavefronts helps hide the former, but it</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// doesn&#39;t solve the latter, thus why even if wavefront count is high, we have</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// to try have as many instructions hiding high latencies as possible.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// The OpenCL doc says for example latency of 400 cycles for a global mem access,</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// which is hidden by 10 instructions if the wavefront count is 10.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Some figures taken from AMD docs:</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// Both texture and constant L1 caches are 4-way associative with 64 bytes</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// lines.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// Constant cache is shared with 4 CUs.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// For texture sampling, the address generation unit receives 4 texture</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// addresses per cycle, thus we could expect texture sampling latency to be</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// equivalent to 4 instructions in the very best case (a VGPR is 64 work items,</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// instructions in a wavefront group are executed every 4 cycles),</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// or 16 instructions if the other wavefronts associated to the 3 other VALUs</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// of the CU do texture sampling too. (Don&#39;t take these figures too seriously,</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// as I&#39;m not 100% sure of the computation)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Data exports should get similar latency.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// For constant loading, the cache is shader with 4 CUs.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// The doc says &quot;a throughput of 16B/cycle for each of the 4 Compute Unit&quot;</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// I guess if the other CU don&#39;t read the cache, it can go up to 64B/cycle.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// It means a simple s_buffer_load should take one instruction to hide, as</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// well as a s_buffer_loadx2 and potentially a s_buffer_loadx8 if on the same</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// cache line.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// As of today the driver doesn&#39;t preload the constants in cache, thus the</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// first loads get extra latency. The doc says global memory access can be</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// 300-600 cycles. We do not specially take that into account when scheduling</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// As we expect the driver to be able to preload the constants soon.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// common code //</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">  143</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a>(<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> Reason) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">switch</span> (Reason) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;NOCAND&quot;</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;REGUSAGE&quot;</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;LATENCY&quot;</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a>:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;SUCCESSOR&quot;</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;DEPTH&quot;</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;ORDER&quot;</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown reason!&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISched.html">  158</a></span>&#160;<span class="keyword">namespace </span>SISched {</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">  159</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">tryLess</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    <a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> &amp;TryCand,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                    <a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> &amp;Cand,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                    <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> Reason) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> (TryVal &lt; CandVal) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    TryCand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Reason;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">if</span> (TryVal &gt; CandVal) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> &gt; Reason)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      Cand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Reason;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  Cand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">setRepeat</a>(Reason);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">  176</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">tryGreater</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                       <a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> &amp;TryCand,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                       <a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> &amp;Cand,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                       <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> Reason) {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">if</span> (TryVal &gt; CandVal) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    TryCand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Reason;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">if</span> (TryVal &lt; CandVal) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> &gt; Reason)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      Cand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Reason;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  Cand.<a class="code" href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">setRepeat</a>(Reason);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;} <span class="comment">// end namespace SISched</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// SIScheduleBlock //</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#adc6369cdcf8df8db8d72b47972b2b481">  197</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#adc6369cdcf8df8db8d72b47972b2b481">SIScheduleBlock::addUnit</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  NodeNum2Index[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = SUnits.size();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  SUnits.push_back(SU);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::traceCandidate(<span class="keyword">const</span> SISchedCandidate &amp;Cand) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU(&quot;</span> &lt;&lt; Cand.SU-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;) &quot;</span> &lt;&lt; <a class="code" href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a>(Cand.Reason);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::tryCandidateTopDown(SISchedCandidate &amp;Cand,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                          SISchedCandidate &amp;TryCand) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">// Initialize the candidate if needed.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">if</span> (!Cand.isValid()) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    TryCand.Reason = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">if</span> (Cand.SGPRUsage &gt; 60 &amp;&amp;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.SGPRUsage, Cand.SGPRUsage,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                       TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>))</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// Schedule low latency instructions as top as possible.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// Order of priority is:</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// . Low latency instructions which do not depend on other low latency</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">//   instructions we haven&#39;t waited for</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// . Other instructions which do not depend on low latency instructions</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">//   we haven&#39;t waited for</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// . Low latencies</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// . All other instructions</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// Goal is to get: low latency instructions - independent instructions</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">//     - (eventually some more low latency instructions)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">//     - instructions that depend on the first low latency instructions.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// If in the block there is a lot of constant loads, the SGPR usage</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// could go quite high, thus above the arbitrary limit of 60 will encourage</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="comment">// use the already loaded constants (in order to release some SGPRs) before</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// loading more.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.HasLowLatencyNonWaitedParent,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                       Cand.HasLowLatencyNonWaitedParent,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                       TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">SIScheduleCandReason::Depth</a>))</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">SISched::tryGreater</a>(TryCand.IsLowLatency, Cand.IsLowLatency,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                          TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">SIScheduleCandReason::Depth</a>))</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">if</span> (TryCand.IsLowLatency &amp;&amp;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.LowLatencyOffset, Cand.LowLatencyOffset,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                       TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">SIScheduleCandReason::Depth</a>))</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.VGPRUsage, Cand.VGPRUsage,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                       TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>))</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">// Fall through to original instruction order.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">if</span> (TryCand.SU-&gt;NodeNum &lt; Cand.SU-&gt;NodeNum) {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    TryCand.Reason = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SIScheduleBlock::pickNode() {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  SISchedCandidate TopCand;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : TopReadySUs) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    SISchedCandidate TryCand;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    std::vector&lt;unsigned&gt; pressure;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    std::vector&lt;unsigned&gt; MaxPressure;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">// Predict register usage after this instruction.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    TryCand.SU = SU;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    TopRPTracker.getDownwardPressure(SU-&gt;getInstr(), pressure, MaxPressure);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    TryCand.SGPRUsage = pressure[DAG-&gt;getSGPRSetID()];</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    TryCand.VGPRUsage = pressure[DAG-&gt;getVGPRSetID()];</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    TryCand.IsLowLatency = DAG-&gt;IsLowLatencySU[SU-&gt;NodeNum];</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    TryCand.LowLatencyOffset = DAG-&gt;LowLatencyOffset[SU-&gt;NodeNum];</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    TryCand.HasLowLatencyNonWaitedParent =</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      HasLowLatencyNonWaitedParent[NodeNum2Index[SU-&gt;NodeNum]];</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    tryCandidateTopDown(TopCand, TryCand);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">if</span> (TryCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      TopCand.setBest(TryCand);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">return</span> TopCand.SU;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Schedule something valid.</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a1b77136e20e39ef7c52d6a14ddcf5f6d">  288</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a1b77136e20e39ef7c52d6a14ddcf5f6d">SIScheduleBlock::fastSchedule</a>() {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  TopReadySUs.clear();</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (Scheduled)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    undoSchedule();</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUnits) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">if</span> (!SU-&gt;NumPredsLeft)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      TopReadySUs.push_back(SU);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">while</span> (!TopReadySUs.empty()) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = TopReadySUs[0];</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    ScheduledSUnits.push_back(SU);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    nodeScheduled(SU);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  Scheduled = <span class="keyword">true</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// Returns if the register was set between first and last.</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="SIMachineScheduler_8cpp.html#a2d329c0a5d940a3f46746accee6daa83">  308</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIMachineScheduler_8cpp.html#a2d329c0a5d940a3f46746accee6daa83">isDefBetween</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                           <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> First, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Last,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::def_instr_iterator</a></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;       UI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a>(Reg),</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;       UE = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>(); UI != UE; ++UI) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = &amp;*UI;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>())</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> InstSlot = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*MI).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>();</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">if</span> (InstSlot &gt;= First &amp;&amp; InstSlot &lt;= Last)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::initRegPressure(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BeginBlock,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EndBlock) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> Pressure, BotPressure;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> RPTracker(Pressure), BotRPTracker(BotPressure);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = DAG-&gt;getLIS();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAG-&gt;getMRI();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  DAG-&gt;initRPTracker(TopRPTracker);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  DAG-&gt;initRPTracker(BotRPTracker);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  DAG-&gt;initRPTracker(RPTracker);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// Goes though all SU. RPTracker captures what had to be alive for the SUs</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// to execute, and what is still alive at the end.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : ScheduledSUnits) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    RPTracker.setPos(SU-&gt;getInstr());</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    RPTracker.advance();</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">// Close the RPTracker to finalize live ins/outs.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  RPTracker.closeRegion();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// Initialize the live ins and live outs.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  TopRPTracker.addLiveRegs(RPTracker.getPressure().LiveInRegs);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  BotRPTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#aeb7ed55cb8c1a11bf7f3b9a1a46a046f">addLiveRegs</a>(RPTracker.getPressure().LiveOutRegs);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// Do not Track Physical Registers, because it messes up.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;RegMaskPair : RPTracker.getPressure().LiveInRegs) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegMaskPair.RegUnit))</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      LiveInRegs.insert(RegMaskPair.RegUnit);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  LiveOutRegs.clear();</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// There is several possibilities to distinguish:</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">// 1) Reg is not input to any instruction in the block, but is output of one</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// 2) 1) + read in the block and not needed after it</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// 3) 1) + read in the block but needed in another block</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// 4) Reg is input of an instruction but another block will read it too</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// 5) Reg is input of an instruction and then rewritten in the block.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">//    result is not read in the block (implies used in another block)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">// 6) Reg is input of an instruction and then rewritten in the block.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">//    result is read in the block and not needed in another block</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">// 7) Reg is input of an instruction and then rewritten in the block.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">//    result is read in the block but also needed in another block</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">// LiveInRegs will contains all the regs in situation 4, 5, 6, 7</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// We want LiveOutRegs to contain only Regs whose content will be read after</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">// in another block, and whose content was written in the current block,</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">// that is we want it to get 1, 3, 5, 7</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="comment">// Since we made the MIs of a block to be packed all together before</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="comment">// scheduling, then the LiveIntervals were correct, and the RPTracker was</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">// able to correctly handle 5 vs 6, 2 vs 3.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// (Note: This is not sufficient for RPTracker to not do mistakes for case 4)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// The RPTracker&#39;s LiveOutRegs has 1, 3, (some correct or incorrect)4, 5, 7</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">// Comparing to LiveInRegs is not sufficient to differenciate 4 vs 5, 7</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">// The use of findDefBetween removes the case 4.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;RegMaskPair : RPTracker.getPressure().LiveOutRegs) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegMaskPair.RegUnit;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="SIMachineScheduler_8cpp.html#a2d329c0a5d940a3f46746accee6daa83">isDefBetween</a>(Reg, LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*BeginBlock).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>(),</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                     LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*EndBlock).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                     LIS)) {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      LiveOutRegs.insert(Reg);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">// Pressure = sum_alive_registers register size</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">// Internally llvm will represent some registers as big 128 bits registers</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// for example, but they actually correspond to 4 actual 32 bits registers.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// Thus Pressure is not equal to num_alive_registers * constant.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  LiveInPressure = TopPressure.MaxSetPressure;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  LiveOutPressure = BotPressure.<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">// Prepares TopRPTracker for top down scheduling.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  TopRPTracker.closeTop();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#ad90a3deb55c0f82327a4ef72bd874948">  398</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#ad90a3deb55c0f82327a4ef72bd874948">SIScheduleBlock::schedule</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BeginBlock,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EndBlock) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span> (!Scheduled)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    fastSchedule();</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// PreScheduling phase to set LiveIn and LiveOut.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  initRegPressure(BeginBlock, EndBlock);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  undoSchedule();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// Schedule for real now.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  TopReadySUs.clear();</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUnits) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">if</span> (!SU-&gt;NumPredsLeft)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      TopReadySUs.push_back(SU);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  }</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">while</span> (!TopReadySUs.empty()) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = pickNode();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    ScheduledSUnits.push_back(SU);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    TopRPTracker.setPos(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    TopRPTracker.advance();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    nodeScheduled(SU);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">// TODO: compute InternalAdditionnalPressure.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  InternalAdditionnalPressure.resize(TopPressure.MaxSetPressure.size());</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">// Check everything is right.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SUnits.size() == ScheduledSUnits.size() &amp;&amp;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            TopReadySUs.empty());</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUnits) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;isScheduled &amp;&amp;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;              SU-&gt;NumPredsLeft == 0);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  }</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  Scheduled = <span class="keyword">true</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;}</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::undoSchedule() {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUnits) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    SU-&gt;isScheduled = <span class="keyword">false</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; Succ : SU-&gt;Succs) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="keywordflow">if</span> (BC-&gt;isSUInBlock(Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>))</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        undoReleaseSucc(SU, &amp;Succ);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  HasLowLatencyNonWaitedParent.assign(SUnits.size(), 0);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  ScheduledSUnits.clear();</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  Scheduled = <span class="keyword">false</span>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::undoReleaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>()) {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    ++SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  }</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  ++SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::releaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">if</span> (SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>()) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    --SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    DAG-&gt;dumpNode(*SuccSU);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; has been released too many times!\n&quot;</span>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  --SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;}</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/// Release Successors of the SU that are in the block or not.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SIScheduleBlock::releaseSuccessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> InOrOutBlock) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; Succ : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAG-&gt;SUnits.size())</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">if</span> (BC-&gt;isSUInBlock(SuccSU, <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) != InOrOutBlock)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    releaseSucc(SU, &amp;Succ);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0 &amp;&amp; InOrOutBlock)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      TopReadySUs.push_back(SuccSU);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;}</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="keywordtype">void</span> SIScheduleBlock::nodeScheduled(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// Is in TopReadySUs</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  std::vector&lt;SUnit *&gt;::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(TopReadySUs, SU);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">if</span> (I == TopReadySUs.end()) {</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Data Structure Bug in SI Scheduler\n&quot;</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  TopReadySUs.erase(I);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  releaseSuccessors(SU, <span class="keyword">true</span>);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="comment">// Scheduling this node will trigger a wait,</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="comment">// thus propagate to other instructions that they do not need to wait either.</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">if</span> (HasLowLatencyNonWaitedParent[NodeNum2Index[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]])</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    HasLowLatencyNonWaitedParent.assign(SUnits.size(), 0);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;IsLowLatencySU[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;     <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; Succ : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      std::map&lt;unsigned, unsigned&gt;::iterator I =</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        NodeNum2Index.find(Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <span class="keywordflow">if</span> (I != NodeNum2Index.end())</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        HasLowLatencyNonWaitedParent[I-&gt;second] = 1;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;}</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#afbf733ebc24b55f69910a8099e213a97">  526</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#afbf733ebc24b55f69910a8099e213a97">SIScheduleBlock::finalizeUnits</a>() {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// We remove links from outside blocks to enable scheduling inside the block.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUnits) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    releaseSuccessors(SU, <span class="keyword">false</span>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">if</span> (DAG-&gt;IsHighLatencySU[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>])</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      HighLatencyBlock = <span class="keyword">true</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  HasLowLatencyNonWaitedParent.resize(SUnits.size(), 0);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;}</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// we maintain ascending order of IDs</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a8915ed9b0e3f403897963568b030da4b">  537</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a8915ed9b0e3f403897963568b030da4b">SIScheduleBlock::addPred</a>(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Pred) {</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordtype">unsigned</span> PredID = Pred-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>();</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// Check if not already predecessor.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>* <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : Preds) {</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">if</span> (PredID == <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getID())</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  Preds.push_back(Pred);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a7dc3069afa2ce5ea62ac2eb183e51c00">none_of</a>(Succs,</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                 [=](std::pair&lt;<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>*,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                     <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">SIScheduleBlockLinkKind</a>&gt; S) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                   <span class="keywordflow">return</span> PredID == S.first-&gt;getID();</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                    }) &amp;&amp;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;         <span class="stringliteral">&quot;Loop in the Block Graph!&quot;</span>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;}</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a955b75300cd30db7c994aab819edb53c">  555</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a955b75300cd30db7c994aab819edb53c">SIScheduleBlock::addSucc</a>(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Succ,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                              <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">SIScheduleBlockLinkKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordtype">unsigned</span> SuccID = Succ-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>();</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="comment">// Check if not already predecessor.</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">for</span> (std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt; &amp;S : Succs) {</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">if</span> (SuccID == S.first-&gt;getID()) {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">if</span> (S.second == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">SIScheduleBlockLinkKind::NoData</a> &amp;&amp;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;          Kind == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SIScheduleBlockLinkKind::Data</a>)</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        S.second = <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  }</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">if</span> (Succ-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">isHighLatencyBlock</a>())</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    ++NumHighLatencySuccessors;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  Succs.push_back(std::make_pair(Succ, Kind));</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a7dc3069afa2ce5ea62ac2eb183e51c00">none_of</a>(Preds,</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                 [=](<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) { <span class="keywordflow">return</span> SuccID == P-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>(); }) &amp;&amp;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;         <span class="stringliteral">&quot;Loop in the Block Graph!&quot;</span>);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">  578</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">SIScheduleBlock::printDebug</a>(<span class="keywordtype">bool</span> full) {</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Block (&quot;</span> &lt;&lt; <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">if</span> (!full)</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nContains High Latency Instruction: &quot;</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;         &lt;&lt; HighLatencyBlock &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nDepends On:\n&quot;</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>* <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : Preds) {</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;printDebug(<span class="keyword">false</span>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nSuccessors:\n&quot;</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">for</span> (std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt; S : Succs) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">if</span> (S.second == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SIScheduleBlockLinkKind::Data</a>)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;(Data Dep) &quot;</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    S.first-&gt;printDebug(<span class="keyword">false</span>);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">if</span> (Scheduled) {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LiveInPressure &quot;</span> &lt;&lt; LiveInPressure[DAG-&gt;getSGPRSetID()] &lt;&lt; <span class="charliteral">&#39; &#39;</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;           &lt;&lt; LiveInPressure[DAG-&gt;getVGPRSetID()] &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LiveOutPressure &quot;</span> &lt;&lt; LiveOutPressure[DAG-&gt;getSGPRSetID()] &lt;&lt; <span class="charliteral">&#39; &#39;</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;           &lt;&lt; LiveOutPressure[DAG-&gt;getVGPRSetID()] &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LiveIns:\n&quot;</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : LiveInRegs)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, DAG-&gt;getTRI()) &lt;&lt; <span class="charliteral">&#39; &#39;</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nLiveOuts:\n&quot;</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : LiveOutRegs)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, DAG-&gt;getTRI()) &lt;&lt; <span class="charliteral">&#39; &#39;</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nInstructions:\n&quot;</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUnits)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      DAG-&gt;dumpNode(*SU);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;///////////////////////\n&quot;</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// SIScheduleBlockCreator //</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockCreator.html#a3fcf01cdf889dd9943943f22a983e2a3">  621</a></span>&#160;<a class="code" href="classllvm_1_1SIScheduleBlockCreator.html#a3fcf01cdf889dd9943943f22a983e2a3">SIScheduleBlockCreator::SIScheduleBlockCreator</a>(<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG)</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    : DAG(DAG) {}</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockCreator.html#aaccfa769bd03ed022dbe0c68e5447f0c">  625</a></span>&#160;<a class="code" href="classllvm_1_1SIScheduleBlockCreator.html#aaccfa769bd03ed022dbe0c68e5447f0c">SIScheduleBlockCreator::getBlocks</a>(<a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> BlockVariant) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  std::map&lt;SISchedulerBlockCreatorVariant, SIScheduleBlocks&gt;::iterator <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> =</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    Blocks.find(BlockVariant);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">if</span> (B == Blocks.end()) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a> Res;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    createBlocksForVariant(BlockVariant);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    topologicalSort();</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    scheduleInsideBlocks();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    fillStats();</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    Res.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">Blocks</a> = CurrentBlocks;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    Res.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">TopDownIndex2Block</a> = TopDownIndex2Block;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    Res.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">TopDownBlock2Index</a> = TopDownBlock2Index;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    Blocks[BlockVariant] = Res;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">return</span> B-&gt;second;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;}</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockCreator.html#a25695e02f3a68587c54629bda36cb5cb">  644</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIScheduleBlockCreator.html#a25695e02f3a68587c54629bda36cb5cb">SIScheduleBlockCreator::isSUInBlock</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size())</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">return</span> CurrentBlocks[Node2CurrentBlock[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]]-&gt;getID() == <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;}</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorHighLatenciesAlone() {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]) {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = NextReservedID++;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;}</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="SIMachineScheduler_8cpp.html#a628aa7dbdf88b477b398c62d1573d2e1">  662</a></span>&#160;<a class="code" href="SIMachineScheduler_8cpp.html#a628aa7dbdf88b477b398c62d1573d2e1">hasDataDependencyPred</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;FromSU) {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;PredDep : SU.<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">if</span> (PredDep.getSUnit() == &amp;FromSU &amp;&amp;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        PredDep.getKind() == <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a>)</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorHighLatenciesGroups() {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordtype">unsigned</span> NumHighLatencies = 0;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordtype">unsigned</span> GroupSize;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a> = NextReservedID;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  std::set&lt;unsigned&gt; FormingGroup;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>])</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      ++NumHighLatencies;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> (NumHighLatencies == 0)</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">if</span> (NumHighLatencies &lt;= 6)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    GroupSize = 2;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumHighLatencies &lt;= 12)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    GroupSize = 3;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    GroupSize = 4;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a>) {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>[SU.<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]) {</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="keywordtype">unsigned</span> CompatibleGroup = <span class="keyword">true</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;      <span class="keywordtype">int</span> ProposedColor = <a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      std::vector&lt;int&gt; AdditionalElements;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="comment">// We don&#39;t want to put in the same block</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="comment">// two high latency instructions that depend</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <span class="comment">// on each other.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <span class="comment">// One way would be to check canAddEdge</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <span class="comment">// in both directions, but that currently is not</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <span class="comment">// enough because there the high latency order is</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="comment">// enforced (via links).</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="comment">// Instead, look at the dependencies between the</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <span class="comment">// high latency instructions and deduce if it is</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="comment">// a data dependency or not.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j : FormingGroup) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <span class="keywordtype">bool</span> HasSubGraph;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        std::vector&lt;int&gt; SubGraph;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <span class="comment">// By construction (topological order), if SU and</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="comment">// DAG-&gt;SUnits[j] are linked, DAG-&gt;SUnits[j] is neccessary</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="comment">// in the parent graph of SU.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        SubGraph = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">GetTopo</a>()-&gt;<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a346955acdf30b0ecf7f58b3ba9e32129">GetSubGraph</a>(SU, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j],</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                               HasSubGraph);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!HasSubGraph);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        SubGraph = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">GetTopo</a>()-&gt;<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a346955acdf30b0ecf7f58b3ba9e32129">GetSubGraph</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j], SU,</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                                               HasSubGraph);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <span class="keywordflow">if</span> (!HasSubGraph)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;          <span class="keywordflow">continue</span>; <span class="comment">// No dependencies between each other</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SubGraph.size() &gt; 5) {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;          <span class="comment">// Too many elements would be required to be added to the block.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;          CompatibleGroup = <span class="keyword">false</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;          <span class="comment">// Check the type of dependency</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> k : SubGraph) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;            <span class="comment">// If in the path to join the two instructions,</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            <span class="comment">// there is another high latency instruction,</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            <span class="comment">// or instructions colored for another block</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <span class="comment">// abort the merge.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;            <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>[k] ||</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                (CurrentColoring[k] != ProposedColor &amp;&amp;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                 CurrentColoring[k] != 0)) {</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;              CompatibleGroup = <span class="keyword">false</span>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;            }</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;            <span class="comment">// If one of the SU in the subgraph depends on the result of SU j,</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            <span class="comment">// there&#39;ll be a data dependency.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="SIMachineScheduler_8cpp.html#a628aa7dbdf88b477b398c62d1573d2e1">hasDataDependencyPred</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[k], DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j])) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;              CompatibleGroup = <span class="keyword">false</span>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;          }</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;          <span class="keywordflow">if</span> (!CompatibleGroup)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;          <span class="comment">// Same check for the SU</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="SIMachineScheduler_8cpp.html#a628aa7dbdf88b477b398c62d1573d2e1">hasDataDependencyPred</a>(SU, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j])) {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            CompatibleGroup = <span class="keyword">false</span>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;          }</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;          <span class="comment">// Add all the required instructions to the block</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;          <span class="comment">// These cannot live in another block (because they</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;          <span class="comment">// depend (order dependency) on one of the</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;          <span class="comment">// instruction in the block, and are required for the</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;          <span class="comment">// high latency instruction we add.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;          AdditionalElements.insert(AdditionalElements.end(),</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                                    SubGraph.begin(), SubGraph.end());</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      }</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <span class="keywordflow">if</span> (CompatibleGroup) {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        FormingGroup.insert(SU.<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j : AdditionalElements)</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;          CurrentColoring[j] = ProposedColor;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        CurrentColoring[SU.<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = ProposedColor;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        ++Count;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="comment">// Found one incompatible instruction,</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="comment">// or has filled a big enough group.</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      <span class="comment">// -&gt; start a new one.</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <span class="keywordflow">if</span> (!CompatibleGroup) {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        FormingGroup.clear();</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        Color = ++NextReservedID;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        ProposedColor = <a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a>;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        FormingGroup.insert(SU.<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        CurrentColoring[SU.<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = ProposedColor;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        Count = 0;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Count == GroupSize) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        FormingGroup.clear();</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        Color = ++NextReservedID;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        ProposedColor = <a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        Count = 0;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorComputeReservedDependencies() {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  std::map&lt;std::set&lt;unsigned&gt;, <span class="keywordtype">unsigned</span>&gt; ColorCombinations;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  CurrentTopDownReservedDependencyColoring.clear();</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  CurrentBottomUpReservedDependencyColoring.clear();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  CurrentTopDownReservedDependencyColoring.resize(DAGSize, 0);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  CurrentBottomUpReservedDependencyColoring.resize(DAGSize, 0);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="comment">// Traverse TopDown, and give different colors to SUs depending</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="comment">// on which combination of High Latencies they depend on.</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a>) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="comment">// Already given.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]) {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      CurrentTopDownReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] =</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    }</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;   <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; PredDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Pred = PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <span class="keywordflow">if</span> (PredDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;      <span class="keywordflow">if</span> (CurrentTopDownReservedDependencyColoring[Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0)</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        SUColors.insert(CurrentTopDownReservedDependencyColoring[Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    }</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="comment">// Color 0 by default.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">if</span> (SUColors.empty())</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="comment">// Same color than parents.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1 &amp;&amp; *SUColors.begin() &gt; DAGSize)</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      CurrentTopDownReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] =</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        *SUColors.begin();</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      std::map&lt;std::set&lt;unsigned&gt;, <span class="keywordtype">unsigned</span>&gt;::iterator Pos =</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        ColorCombinations.find(SUColors);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <span class="keywordflow">if</span> (Pos != ColorCombinations.end()) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;          CurrentTopDownReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = Pos-&gt;second;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        CurrentTopDownReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] =</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;          NextNonReservedID;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        ColorCombinations[SUColors] = NextNonReservedID++;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      }</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  }</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  ColorCombinations.clear();</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="comment">// Same as before, but BottomUp.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="comment">// Already given.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]) {</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      CurrentBottomUpReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] =</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <span class="keywordflow">if</span> (CurrentBottomUpReservedDependencyColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        SUColors.insert(CurrentBottomUpReservedDependencyColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    }</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="comment">// Keep color 0.</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="keywordflow">if</span> (SUColors.empty())</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="comment">// Same color than parents.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1 &amp;&amp; *SUColors.begin() &gt; DAGSize)</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      CurrentBottomUpReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] =</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        *SUColors.begin();</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      std::map&lt;std::set&lt;unsigned&gt;, <span class="keywordtype">unsigned</span>&gt;::iterator Pos =</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        ColorCombinations.find(SUColors);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">if</span> (Pos != ColorCombinations.end()) {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        CurrentBottomUpReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = Pos-&gt;second;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        CurrentBottomUpReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] =</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;          NextNonReservedID;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        ColorCombinations[SUColors] = NextNonReservedID++;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      }</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    }</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorAccordingToReservedDependencies() {</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  std::map&lt;std::pair&lt;unsigned, unsigned&gt;, <span class="keywordtype">unsigned</span>&gt; ColorCombinations;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">// Every combination of colors given by the top down</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="comment">// and bottom up Reserved node dependency</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    std::pair&lt;unsigned, unsigned&gt; SUColors;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">// High latency instructions: already given.</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>])</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    SUColors.first = CurrentTopDownReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    SUColors.second = CurrentBottomUpReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    std::map&lt;std::pair&lt;unsigned, unsigned&gt;, <span class="keywordtype">unsigned</span>&gt;::iterator Pos =</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      ColorCombinations.find(SUColors);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="keywordflow">if</span> (Pos != ColorCombinations.end()) {</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = Pos-&gt;second;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = NextNonReservedID;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      ColorCombinations[SUColors] = NextNonReservedID++;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    }</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  }</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;}</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorEndsAccordingToDependencies() {</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  std::vector&lt;int&gt; PendingColoring = CurrentColoring;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DAGSize &gt;= 1 &amp;&amp;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;         CurrentBottomUpReservedDependencyColoring.size() == DAGSize &amp;&amp;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;         CurrentTopDownReservedDependencyColoring.size() == DAGSize);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">// If there is no reserved block at all, do nothing. We don&#39;t want</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">// everything in one block.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">if</span> (*std::max_element(CurrentBottomUpReservedDependencyColoring.begin(),</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                        CurrentBottomUpReservedDependencyColoring.end()) == 0 &amp;&amp;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      *std::max_element(CurrentTopDownReservedDependencyColoring.begin(),</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                        CurrentTopDownReservedDependencyColoring.end()) == 0)</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    std::set&lt;unsigned&gt; SUColorsPending;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordflow">if</span> (CurrentBottomUpReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0 ||</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        CurrentTopDownReservedDependencyColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0)</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      <span class="keywordflow">if</span> (CurrentBottomUpReservedDependencyColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0 ||</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;          CurrentTopDownReservedDependencyColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &gt; 0)</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        SUColors.insert(CurrentColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      SUColorsPending.insert(PendingColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="comment">// If there is only one child/parent block, and that block</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="comment">// is not among the ones we are removing in this path, then</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="comment">// merge the instruction to that block</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1 &amp;&amp; SUColorsPending.size() == 1)</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      PendingColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = *SUColors.begin();</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">else</span> <span class="comment">// TODO: Attribute new colors depending on color</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;         <span class="comment">// combination of children.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      PendingColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = NextNonReservedID++;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  }</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  CurrentColoring = PendingColoring;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorForceConsecutiveOrderInGroup() {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordtype">unsigned</span> PreviousColor;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  std::set&lt;unsigned&gt; SeenColors;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">if</span> (DAGSize &lt;= 1)</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  PreviousColor = CurrentColoring[0];</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordtype">unsigned</span> CurrentColor = CurrentColoring[i];</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordtype">unsigned</span> PreviousColorSave = PreviousColor;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(i == SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordflow">if</span> (CurrentColor != PreviousColor)</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      SeenColors.insert(PreviousColor);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    PreviousColor = CurrentColor;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">if</span> (SeenColors.find(CurrentColor) == SeenColors.end())</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">if</span> (PreviousColorSave != CurrentColor)</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;      CurrentColoring[i] = NextNonReservedID++;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      CurrentColoring[i] = CurrentColoring[i-1];</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  }</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;}</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorMergeConstantLoadsNextGroup() {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="comment">// No predecessor: Vgpr constant loading.</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="comment">// Low latency instructions usually have a predecessor (the address)</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.size() &gt; 0 &amp;&amp; !DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a>[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>])</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      SUColors.insert(CurrentColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    }</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1)</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = *SUColors.begin();</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  }</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;}</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorMergeIfPossibleNextGroup() {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;       <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      SUColors.insert(CurrentColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    }</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1)</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = *SUColors.begin();</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorMergeIfPossibleNextGroupOnlyForReserved() {</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;       <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      SUColors.insert(CurrentColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    }</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1 &amp;&amp; *SUColors.begin() &lt;= DAGSize)</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = *SUColors.begin();</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  }</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;}</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorMergeIfPossibleSmallGroupsToNextGroup() {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  std::map&lt;unsigned, unsigned&gt; ColorCount;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordtype">unsigned</span> color = CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;     ++ColorCount[color];</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  }</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordtype">unsigned</span> color = CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    std::set&lt;unsigned&gt; SUColors;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">if</span> (ColorCount[color] &gt; 1)</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;       <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      SUColors.insert(CurrentColoring[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    }</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="keywordflow">if</span> (SUColors.size() == 1 &amp;&amp; *SUColors.begin() != color) {</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      --ColorCount[color];</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = *SUColors.begin();</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      ++ColorCount[*SUColors.begin()];</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    }</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  }</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;}</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::cutHugeBlocks() {</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="comment">// TODO</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;}</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::regroupNoUserInstructions() {</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordtype">int</span> GroupID = NextNonReservedID++;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordtype">bool</span> hasSuccessor = <span class="keyword">false</span>;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">if</span> (CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] &lt;= (<span class="keywordtype">int</span>)DAGSize)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;       <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      hasSuccessor = <span class="keyword">true</span>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    }</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">if</span> (!hasSuccessor)</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = GroupID;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;}</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::colorExports() {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordtype">unsigned</span> ExportColor = NextNonReservedID++;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> ExpGroup;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="comment">// Put all exports together in a block.</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="comment">// The block will naturally end up being scheduled last,</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="comment">// thus putting exports at the end of the schedule, which</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="comment">// is better for performance.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="comment">// However we must ensure, for safety, the exports can be put</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">// together in the same block without any other instruction.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">// This could happen, for example, when scheduling after regalloc</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="comment">// if reloading a spilled register from memory using the same</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="comment">// register than used in a previous export.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="comment">// If that happens, do not regroup the exports.</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> SUNum : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a>) {</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[SUNum];</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">SIInstrInfo::isEXP</a>(*SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <span class="comment">// Check the EXP can be added to the group safely,</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="comment">// ie without needing any other instruction.</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      <span class="comment">// The EXP is allowed to depend on other EXP</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="comment">// (they will be in the same group).</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j : ExpGroup) {</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        <span class="keywordtype">bool</span> HasSubGraph;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        std::vector&lt;int&gt; SubGraph;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        <span class="comment">// By construction (topological order), if SU and</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        <span class="comment">// DAG-&gt;SUnits[j] are linked, DAG-&gt;SUnits[j] is neccessary</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        <span class="comment">// in the parent graph of SU.</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        SubGraph = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">GetTopo</a>()-&gt;<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a346955acdf30b0ecf7f58b3ba9e32129">GetSubGraph</a>(SU, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j],</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                                               HasSubGraph);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!HasSubGraph);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        SubGraph = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">GetTopo</a>()-&gt;<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a346955acdf30b0ecf7f58b3ba9e32129">GetSubGraph</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[j], SU,</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                                               HasSubGraph);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        <span class="keywordflow">if</span> (!HasSubGraph)</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;          <span class="keywordflow">continue</span>; <span class="comment">// No dependencies between each other</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        <span class="comment">// SubGraph contains all the instructions required</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        <span class="comment">// between EXP SUnits[j] and EXP SU.</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> k : SubGraph) {</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">SIInstrInfo::isEXP</a>(*DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[k].getInstr()))</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;            <span class="comment">// Other instructions than EXP would be required in the group.</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;            <span class="comment">// Abort the groupping.</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        }</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      }</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      ExpGroup.push_back(SUNum);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    }</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  }</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="comment">// The group can be formed. Give the color.</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j : ExpGroup)</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    CurrentColoring[j] = ExportColor;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;}</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::createBlocksForVariant(<a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> BlockVariant) {</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  std::map&lt;unsigned,unsigned&gt; RealID;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  CurrentBlocks.clear();</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  CurrentColoring.clear();</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  CurrentColoring.resize(DAGSize, 0);</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  Node2CurrentBlock.clear();</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">// Restore links previous scheduling variant has overridden.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a10557b7d33ea079f0523cac41ef279b8">restoreSULinksLeft</a>();</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  NextReservedID = 1;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  NextNonReservedID = DAGSize + 1;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Coloring the graph\n&quot;</span>);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">if</span> (BlockVariant == <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">SISchedulerBlockCreatorVariant::LatenciesGrouped</a>)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    colorHighLatenciesGroups();</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    colorHighLatenciesAlone();</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  colorComputeReservedDependencies();</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  colorAccordingToReservedDependencies();</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  colorEndsAccordingToDependencies();</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">if</span> (BlockVariant == <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive</a>)</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    colorForceConsecutiveOrderInGroup();</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  regroupNoUserInstructions();</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  colorMergeConstantLoadsNextGroup();</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  colorMergeIfPossibleNextGroupOnlyForReserved();</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  colorExports();</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">// Put SUs of same color into same block</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  Node2CurrentBlock.resize(DAGSize, -1);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a> = CurrentColoring[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">if</span> (RealID.find(Color) == RealID.end()) {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = CurrentBlocks.size();</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;      BlockPtrs.push_back(std::make_unique&lt;SIScheduleBlock&gt;(DAG, <span class="keyword">this</span>, ID));</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      CurrentBlocks.push_back(BlockPtrs.rbegin()-&gt;get());</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      RealID[<a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a>] = <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    CurrentBlocks[RealID[<a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a>]]-&gt;addUnit(SU);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    Node2CurrentBlock[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = RealID[<a class="code" href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a>];</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  }</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="comment">// Build dependencies between blocks.</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordtype">int</span> SUID = Node2CurrentBlock[i];</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;     <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;       <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      <span class="keywordflow">if</span> (Node2CurrentBlock[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] != SUID)</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        CurrentBlocks[SUID]-&gt;addSucc(CurrentBlocks[Node2CurrentBlock[Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]],</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                                     SuccDep.<a class="code" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>() ? <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">NoData</a> : <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    }</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; PredDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Pred = PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;      <span class="keywordflow">if</span> (PredDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      <span class="keywordflow">if</span> (Node2CurrentBlock[Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] != SUID)</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        CurrentBlocks[SUID]-&gt;addPred(CurrentBlocks[Node2CurrentBlock[Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>]]);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    }</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  }</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="comment">// Free root and leafs of all blocks to enable scheduling inside them.</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = CurrentBlocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#afbf733ebc24b55f69910a8099e213a97">finalizeUnits</a>();</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  }</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Blocks created:\n\n&quot;</span>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;             <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = CurrentBlocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;               <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;               Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">printDebug</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;             });</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;}</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">// Two functions taken from Codegen/MachineScheduler.cpp</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/// Non-const version.</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="SIMachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4"> 1268</a></span>&#160;<a class="code" href="SIMachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> End) {</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">for</span> (; I != End; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isDebugInstr())</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  }</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;}</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::topologicalSort() {</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = CurrentBlocks.size();</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  std::vector&lt;int&gt; WorkList;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Topological Sort\n&quot;</span>);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  WorkList.reserve(DAGSize);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  TopDownIndex2Block.resize(DAGSize);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  TopDownBlock2Index.resize(DAGSize);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  BottomUpIndex2Block.resize(DAGSize);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordtype">unsigned</span> Degree = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">getSuccs</a>().size();</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    TopDownBlock2Index[i] = Degree;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">if</span> (Degree == 0) {</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;      WorkList.push_back(i);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    }</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  }</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> = DAGSize;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">while</span> (!WorkList.empty()) {</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    <span class="keywordtype">int</span> i = WorkList.back();</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    WorkList.pop_back();</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    TopDownBlock2Index[i] = --<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    TopDownIndex2Block[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>] = i;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>* Pred : Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>()) {</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;      <span class="keywordflow">if</span> (!--TopDownBlock2Index[Pred-&gt;getID()])</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        WorkList.push_back(Pred-&gt;getID());</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    }</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  }</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="comment">// Check correctness of the ordering.</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>* Pred : Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>()) {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopDownBlock2Index[i] &gt; TopDownBlock2Index[Pred-&gt;getID()] &amp;&amp;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      <span class="stringliteral">&quot;Wrong Top Down topological sorting&quot;</span>);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    }</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  BottomUpIndex2Block = std::vector&lt;int&gt;(TopDownIndex2Block.rbegin(),</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                                         TopDownIndex2Block.rend());</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::scheduleInsideBlocks() {</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = CurrentBlocks.size();</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nScheduling Blocks\n\n&quot;</span>);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="comment">// We do schedule a valid scheduling such that a Block corresponds</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">// to a range of instructions.</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;First phase: Fast scheduling for Reg Liveness\n&quot;</span>);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a1b77136e20e39ef7c52d6a14ddcf5f6d">fastSchedule</a>();</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  }</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="comment">// Note: the following code, and the part restoring previous position</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="comment">// is by far the most expensive operation of the Scheduler.</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// Do not update CurrentTop.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CurrentTopFastSched = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">getCurrentTop</a>();</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  std::vector&lt;MachineBasicBlock::iterator&gt; PosOld;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  std::vector&lt;MachineBasicBlock::iterator&gt; PosNew;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  PosOld.reserve(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size());</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  PosNew.reserve(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size());</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordtype">int</span> BlockIndice = TopDownIndex2Block[i];</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[BlockIndice];</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    std::vector&lt;SUnit*&gt; SUs = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">getScheduledUnits</a>();</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUs) {</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Pos = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      PosOld.push_back(Pos);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <span class="keywordflow">if</span> (&amp;*CurrentTopFastSched == MI) {</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        PosNew.push_back(Pos);</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        CurrentTopFastSched = <a class="code" href="SIMachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a>(++CurrentTopFastSched,</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;                                          DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">getCurrentBottom</a>());</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;        <span class="comment">// Update the instruction stream.</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">getBB</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(CurrentTopFastSched, DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">getBB</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        <span class="comment">// Update LiveIntervals.</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;        <span class="comment">// Note: Moving all instructions and calling handleMove every time</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;        <span class="comment">// is the most cpu intensive operation of the scheduler.</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;        <span class="comment">// It would gain a lot if there was a way to recompute the</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;        <span class="comment">// LiveIntervals for the entire scheduling region.</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a20fa739e04f2ed0a8d47807860bdfd4b">getLIS</a>()-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a29d12c5a65b3940bfac7b5aa1121ac70">handleMove</a>(*MI, <span class="comment">/*UpdateFlags=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;        PosNew.push_back(CurrentTopFastSched);</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      }</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    }</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  }</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="comment">// Now we have Block of SUs == Block of MI.</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="comment">// We do the final schedule for the instructions inside the block.</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="comment">// The property that all the SUs of the Block are grouped together as MI</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// is used for correct reg usage tracking.</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    std::vector&lt;SUnit*&gt; SUs = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">getScheduledUnits</a>();</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ad90a3deb55c0f82327a4ef72bd874948">schedule</a>((*SUs.begin())-&gt;getInstr(), (*SUs.rbegin())-&gt;getInstr());</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  }</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Restoring MI Pos\n&quot;</span>);</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="comment">// Restore old ordering (which prevents a LIS-&gt;handleMove bug).</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = PosOld.size(), <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = 0; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; --i) {</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> POld = PosOld[i-1];</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> PNew = PosNew[i-1];</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">if</span> (PNew != POld) {</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      <span class="comment">// Update the instruction stream.</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">getBB</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(POld, DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">getBB</a>(), PNew);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      <span class="comment">// Update LiveIntervals.</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a20fa739e04f2ed0a8d47807860bdfd4b">getLIS</a>()-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a29d12c5a65b3940bfac7b5aa1121ac70">handleMove</a>(*POld, <span class="comment">/*UpdateFlags=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    }</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = CurrentBlocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[i];</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">printDebug</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  });</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;}</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockCreator::fillStats() {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordtype">unsigned</span> DAGSize = CurrentBlocks.size();</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordtype">int</span> BlockIndice = TopDownIndex2Block[i];</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[BlockIndice];</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="keywordflow">if</span> (Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>().empty())</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">Depth</a> = 0;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Pred : Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>()) {</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;        <span class="keywordflow">if</span> (Depth &lt; Pred-&gt;<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> + Pred-&gt;getCost())</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;          <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = Pred-&gt;Depth + Pred-&gt;getCost();</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      }</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">Depth</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    }</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  }</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DAGSize; i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordtype">int</span> BlockIndice = BottomUpIndex2Block[i];</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = CurrentBlocks[BlockIndice];</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">if</span> (Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">getSuccs</a>().empty())</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;      Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">Height</a> = 0;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;      <span class="keywordtype">unsigned</span> Height = 0;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Succ : Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">getSuccs</a>())</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        Height = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Height, Succ.first-&gt;Height + Succ.first-&gt;getCost());</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">Height</a> = Height;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    }</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  }</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;}</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">// SIScheduleBlockScheduler //</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#a3f8aa4817345abf1b92fbb1b32c6de80"> 1440</a></span>&#160;<a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#a3f8aa4817345abf1b92fbb1b32c6de80">SIScheduleBlockScheduler::SIScheduleBlockScheduler</a>(<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG,</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                                                   <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> Variant,</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                                                   <a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a>  BlocksStruct) :</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  DAG(DAG), Variant(Variant), Blocks(BlocksStruct.Blocks),</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  LastPosWaitedHighLatency(0), NumBlockScheduled(0), VregCurrentUsage(0),</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  SregCurrentUsage(0), maxVregUsage(0), maxSregUsage(0) {</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="comment">// Fill the usage of every output</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="comment">// Warning: while by construction we always have a link between two blocks</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="comment">// when one needs a result from the other, the number of users of an output</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="comment">// is not the sum of child blocks having as input the same virtual register.</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="comment">// Here is an example. A produces x and y. B eats x and produces x&#39;.</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="comment">// C eats x&#39; and y. The register coalescer may have attributed the same</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="comment">// virtual register to x and x&#39;.</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="comment">// To count accurately, we do a topological sort. In case the register is</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">// found for several parents, we increment the usage of the one with the</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="comment">// highest topological index.</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  LiveOutRegsNumUsages.resize(Blocks.size());</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = Blocks[i];</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">getInRegs</a>()) {</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;      <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;      <span class="keywordtype">int</span> topoInd = -1;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>* Pred: Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>()) {</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        std::set&lt;unsigned&gt; PredOutRegs = Pred-&gt;getOutRegs();</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;        std::set&lt;unsigned&gt;::iterator RegPos = PredOutRegs.find(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;        <span class="keywordflow">if</span> (RegPos != PredOutRegs.end()) {</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;          Found = <span class="keyword">true</span>;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;          <span class="keywordflow">if</span> (topoInd &lt; BlocksStruct.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">TopDownBlock2Index</a>[Pred-&gt;getID()]) {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;            topoInd = BlocksStruct.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">TopDownBlock2Index</a>[Pred-&gt;getID()];</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;          }</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;        }</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;      }</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      <span class="keywordflow">if</span> (!Found)</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      <span class="keywordtype">int</span> PredID = BlocksStruct.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">TopDownIndex2Block</a>[topoInd];</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;      ++LiveOutRegsNumUsages[PredID][<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    }</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  LastPosHighLatencyParentScheduled.resize(Blocks.size(), 0);</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  BlockNumPredsLeft.resize(Blocks.size());</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  BlockNumSuccsLeft.resize(Blocks.size());</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = Blocks[i];</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    BlockNumPredsLeft[i] = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>().size();</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    BlockNumSuccsLeft[i] = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">getSuccs</a>().size();</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  }</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = Blocks[i];</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>() == i);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  }</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  std::set&lt;unsigned&gt; InRegs = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aad4fee8e80504d3ce7b80ebce5bf147f">getInRegs</a>();</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  addLiveRegs(InRegs);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="comment">// Increase LiveOutRegsNumUsages for blocks</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="comment">// producing registers consumed in another</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="comment">// scheduling region.</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a53d67083580e653d3ccf5999c84c32c8">getOutRegs</a>()) {</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <span class="comment">// Do reverse traversal</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = BlocksStruct.<a class="code" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">TopDownIndex2Block</a>[Blocks.size()-1-i];</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = Blocks[<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>];</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      <span class="keyword">const</span> std::set&lt;unsigned&gt; &amp;OutRegs = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a2bdfb9b237d68c51839b7b3093ae8e3f">getOutRegs</a>();</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <span class="keywordflow">if</span> (OutRegs.find(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == OutRegs.end())</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;      ++LiveOutRegsNumUsages[<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>][<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    }</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  }</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="comment">// Fill LiveRegsConsumers for regs that were already</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="comment">// defined before scheduling.</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = Blocks[i];</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">getInRegs</a>()) {</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;      <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>* Pred: Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>()) {</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;        std::set&lt;unsigned&gt; PredOutRegs = Pred-&gt;getOutRegs();</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        std::set&lt;unsigned&gt;::iterator RegPos = PredOutRegs.find(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;        <span class="keywordflow">if</span> (RegPos != PredOutRegs.end()) {</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;          Found = <span class="keyword">true</span>;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;        }</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;      }</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      <span class="keywordflow">if</span> (!Found)</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;        ++LiveRegsConsumers[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    }</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  }</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Blocks.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = Blocks[i];</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">if</span> (BlockNumPredsLeft[i] == 0) {</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;      ReadyBlocks.push_back(Block);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    }</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  }</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = pickBlock()) {</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    BlocksScheduled.push_back(Block);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    blockScheduled(Block);</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  }</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Block Order:&quot;</span>; <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;                                            : BlocksScheduled) {</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; Block-&gt;getID();</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  } <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;}</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="keywordtype">bool</span> SIScheduleBlockScheduler::tryCandidateLatency(SIBlockSchedCandidate &amp;Cand,</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                                                   SIBlockSchedCandidate &amp;TryCand) {</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordflow">if</span> (!Cand.isValid()) {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    TryCand.Reason = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  }</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="comment">// Try to hide high latencies.</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.LastPosHighLatParentScheduled,</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                 Cand.LastPosHighLatParentScheduled, TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>))</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <span class="comment">// Schedule high latencies early so you can hide them better.</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">SISched::tryGreater</a>(TryCand.IsHighLatency, Cand.IsHighLatency,</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;                          TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>))</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">if</span> (TryCand.IsHighLatency &amp;&amp; <a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">SISched::tryGreater</a>(TryCand.Height, Cand.Height,</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;                                                   TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>))</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">SISched::tryGreater</a>(TryCand.NumHighLatencySuccessors,</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;                          Cand.NumHighLatencySuccessors,</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                          TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a>))</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;}</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="keywordtype">bool</span> SIScheduleBlockScheduler::tryCandidateRegUsage(SIBlockSchedCandidate &amp;Cand,</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;                                                    SIBlockSchedCandidate &amp;TryCand) {</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">if</span> (!Cand.isValid()) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    TryCand.Reason = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  }</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.VGPRUsageDiff &gt; 0, Cand.VGPRUsageDiff &gt; 0,</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                       TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>))</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">SISched::tryGreater</a>(TryCand.NumSuccessors &gt; 0,</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;                          Cand.NumSuccessors &gt; 0,</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;                          TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a>))</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">SISched::tryGreater</a>(TryCand.Height, Cand.Height, TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>))</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">SISched::tryLess</a>(TryCand.VGPRUsageDiff, Cand.VGPRUsageDiff,</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;                       TryCand, Cand, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>))</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;}</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *SIScheduleBlockScheduler::pickBlock() {</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  SIBlockSchedCandidate Cand;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  std::vector&lt;SIScheduleBlock*&gt;::iterator Best;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">if</span> (ReadyBlocks.empty())</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a65716b8ea88f6ffb38b7f87fe4ee23ab">fillVgprSgprCost</a>(LiveRegs.begin(), LiveRegs.end(),</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;                        VregCurrentUsage, SregCurrentUsage);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keywordflow">if</span> (VregCurrentUsage &gt; maxVregUsage)</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    maxVregUsage = VregCurrentUsage;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="keywordflow">if</span> (SregCurrentUsage &gt; maxSregUsage)</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    maxSregUsage = SregCurrentUsage;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking New Blocks\n&quot;</span>; <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Available: &quot;</span>;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;             <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                  : ReadyBlocks) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;             &lt;&lt; Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span>;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nCurrent Live:\n&quot;</span>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;             <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;                  : LiveRegs) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;             &lt;&lt; <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a97dbdb81f824fa84806d452d3b1682c0">getTRI</a>()) &lt;&lt; <span class="charliteral">&#39; &#39;</span>;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Current VGPRs: &quot;</span> &lt;&lt; VregCurrentUsage &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Current SGPRs: &quot;</span> &lt;&lt; SregCurrentUsage &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  Cand.Block = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="keywordflow">for</span> (std::vector&lt;SIScheduleBlock*&gt;::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = ReadyBlocks.begin(),</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = ReadyBlocks.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    SIBlockSchedCandidate TryCand;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    TryCand.Block = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    TryCand.IsHighLatency = TryCand.Block-&gt;isHighLatencyBlock();</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    TryCand.VGPRUsageDiff =</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      checkRegUsageImpact(TryCand.Block-&gt;getInRegs(),</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;                          TryCand.Block-&gt;getOutRegs())[DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">getVGPRSetID</a>()];</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    TryCand.NumSuccessors = TryCand.Block-&gt;getSuccs().size();</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    TryCand.NumHighLatencySuccessors =</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      TryCand.Block-&gt;getNumHighLatencySuccessors();</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    TryCand.LastPosHighLatParentScheduled =</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;      (<span class="keywordtype">unsigned</span> int) std::max&lt;int&gt; (0,</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;         LastPosHighLatencyParentScheduled[TryCand.Block-&gt;getID()] -</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;           LastPosWaitedHighLatency);</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    TryCand.Height = TryCand.Block-&gt;Height;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <span class="comment">// Try not to increase VGPR usage too much, else we may spill.</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordflow">if</span> (VregCurrentUsage &gt; 120 ||</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;        Variant != <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage</a>) {</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <span class="keywordflow">if</span> (!tryCandidateRegUsage(Cand, TryCand) &amp;&amp;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;          Variant != <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">SISchedulerBlockSchedulerVariant::BlockRegUsage</a>)</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;        tryCandidateLatency(Cand, TryCand);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;      <span class="keywordflow">if</span> (!tryCandidateLatency(Cand, TryCand))</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;        tryCandidateRegUsage(Cand, TryCand);</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    }</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="keywordflow">if</span> (TryCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;      Cand.setBest(TryCand);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      Best = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Best Current Choice: &quot;</span> &lt;&lt; Cand.Block-&gt;getID() &lt;&lt; <span class="charliteral">&#39; &#39;</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                        &lt;&lt; <a class="code" href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a>(Cand.Reason) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    }</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  }</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking: &quot;</span> &lt;&lt; Cand.Block-&gt;getID() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Is a block with high latency instruction: &quot;</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;                    &lt;&lt; (Cand.IsHighLatency ? <span class="stringliteral">&quot;yes\n&quot;</span> : <span class="stringliteral">&quot;no\n&quot;</span>);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Position of last high latency dependency: &quot;</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;                    &lt;&lt; Cand.LastPosHighLatParentScheduled &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;VGPRUsageDiff: &quot;</span> &lt;&lt; Cand.VGPRUsageDiff &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;);</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  Block = Cand.Block;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  ReadyBlocks.erase(Best);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keywordflow">return</span> Block;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;}</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">// Tracking of currently alive registers to determine VGPR Usage.</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockScheduler::addLiveRegs(std::set&lt;unsigned&gt; &amp;Regs) {</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Regs) {</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="comment">// For now only track virtual registers.</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="comment">// If not already in the live set, then add it.</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    (void) LiveRegs.insert(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  }</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;}</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockScheduler::decreaseLiveRegs(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block,</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                                       std::set&lt;unsigned&gt; &amp;Regs) {</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Regs) {</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="comment">// For now only track virtual registers.</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    std::set&lt;unsigned&gt;::iterator Pos = LiveRegs.find(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (Pos != LiveRegs.end() &amp;&amp; <span class="comment">// Reg must be live.</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;               LiveRegsConsumers.find(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) != LiveRegsConsumers.end() &amp;&amp;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;               LiveRegsConsumers[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] &gt;= 1);</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    --LiveRegsConsumers[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>];</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">if</span> (LiveRegsConsumers[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] == 0)</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      LiveRegs.erase(Pos);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;}</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockScheduler::releaseBlockSuccs(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Parent) {</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Block : Parent-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">getSuccs</a>()) {</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">if</span> (--BlockNumPredsLeft[Block.first-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()] == 0)</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      ReadyBlocks.push_back(Block.first);</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="keywordflow">if</span> (Parent-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">isHighLatencyBlock</a>() &amp;&amp;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        Block.second == <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">SIScheduleBlockLinkKind::Data</a>)</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;      LastPosHighLatencyParentScheduled[Block.first-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()] = NumBlockScheduled;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  }</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;}</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="keywordtype">void</span> SIScheduleBlockScheduler::blockScheduled(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block) {</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  decreaseLiveRegs(Block, Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">getInRegs</a>());</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  addLiveRegs(Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a2bdfb9b237d68c51839b7b3093ae8e3f">getOutRegs</a>());</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  releaseBlockSuccs(Block);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">for</span> (std::map&lt;unsigned, unsigned&gt;::iterator RegI =</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;       LiveOutRegsNumUsages[Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()].begin(),</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LiveOutRegsNumUsages[Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()].end(); RegI != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++RegI) {</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    std::pair&lt;unsigned, unsigned&gt; RegP = *RegI;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="comment">// We produce this register, thus it must not be previously alive.</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveRegsConsumers.find(RegP.first) == LiveRegsConsumers.end() ||</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;           LiveRegsConsumers[RegP.first] == 0);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    LiveRegsConsumers[RegP.first] += RegP.second;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  }</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">if</span> (LastPosHighLatencyParentScheduled[Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()] &gt;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;        (<a class="code" href="classunsigned.html">unsigned</a>)LastPosWaitedHighLatency)</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    LastPosWaitedHighLatency =</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      LastPosHighLatencyParentScheduled[Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()];</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  ++NumBlockScheduled;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;}</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;std::vector&lt;int&gt;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;SIScheduleBlockScheduler::checkRegUsageImpact(std::set&lt;unsigned&gt; &amp;InRegs,</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                     std::set&lt;unsigned&gt; &amp;OutRegs) {</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  std::vector&lt;int&gt; DiffSetPressure;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  DiffSetPressure.assign(DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a97dbdb81f824fa84806d452d3b1682c0">getTRI</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a>(), 0);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : InRegs) {</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="comment">// For now only track virtual registers.</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">if</span> (LiveRegsConsumers[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] &gt; 1)</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> PSetI = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a524fdf6f6c81ccf0dcc6f6fc245269b8">getMRI</a>()-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    <span class="keywordflow">for</span> (; PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5">isValid</a>(); ++PSetI) {</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;      DiffSetPressure[*PSetI] -= PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">getWeight</a>();</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    }</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  }</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : OutRegs) {</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="comment">// For now only track virtual registers.</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> PSetI = DAG-&gt;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a524fdf6f6c81ccf0dcc6f6fc245269b8">getMRI</a>()-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">for</span> (; PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5">isValid</a>(); ++PSetI) {</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;      DiffSetPressure[*PSetI] += PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">getWeight</a>();</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    }</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  }</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="keywordflow">return</span> DiffSetPressure;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;}</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">// SIScheduler //</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9"> 1771</a></span>&#160;<a class="code" href="classllvm_1_1SIScheduler.html">SIScheduler</a>::scheduleVariant(SISchedulerBlockCreatorVariant BlockVariant,</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;                             SISchedulerBlockSchedulerVariant ScheduleVariant) {</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a> Blocks = BlockCreator.getBlocks(BlockVariant);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html">SIScheduleBlockScheduler</a> <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>(DAG, ScheduleVariant, Blocks);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  std::vector&lt;SIScheduleBlock*&gt; ScheduledBlocks;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a> Res;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  ScheduledBlocks = Scheduler.<a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#a3cd9c6a70e0ce81979a814a1cf1291a7">getBlocks</a>();</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> b = 0; b &lt; ScheduledBlocks.size(); ++b) {</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = ScheduledBlocks[b];</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    std::vector&lt;SUnit*&gt; SUs = Block-&gt;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">getScheduledUnits</a>();</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* SU : SUs)</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;      Res.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">SUs</a>.push_back(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  }</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  Res.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">MaxSGPRUsage</a> = Scheduler.<a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">getSGPRUsage</a>();</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  Res.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a> = Scheduler.<a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">getVGPRUsage</a>();</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;}</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">// SIScheduleDAGMI //</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a771c24fd27edfc5b9fdf7ae8422cc236"> 1795</a></span>&#160;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a771c24fd27edfc5b9fdf7ae8422cc236">SIScheduleDAGMI::SIScheduleDAGMI</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) :</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, <a class="code" href="namespacestd.html">std</a>::make_unique&lt;<a class="code" href="classllvm_1_1GenericScheduler.html">GenericScheduler</a>&gt;(C)) {</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  SITII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  SITRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>);</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  VGPRSetID = SITRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>();</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  SGPRSetID = SITRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>();</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;}</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#abe716faf3c81cff4cf4e29422d1f0985">SIScheduleDAGMI::~SIScheduleDAGMI</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">// Code adapted from scheduleDAG.cpp</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">// Does a topological sort over the SUs.</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">// Both TopDown and BottomUp</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="keywordtype">void</span> SIScheduleDAGMI::topologicalSort() {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a44c5faa549f250a26b1303eb1a3ebd47">InitDAGTopologicalSorting</a>();</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a> = std::vector&lt;int&gt;(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a6619b762bc4a668ff0fc63b0a9a9d405">begin</a>(), <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a2fc48fc617dea5bb51be4a7210f63c25">end</a>());</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a> = std::vector&lt;int&gt;(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#ad0ab86f00424ef15aa14542a57b2798d">rbegin</a>(), <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a>.<a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html#a1faf371bd07c60102c4cf7b334d5dac9">rend</a>());</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;}</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">// Move low latencies further from their user without</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">// increasing SGPR usage (in general)</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">// This is to be replaced by a better pass that would</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">// take into account SGPR usage (based on VGPR Usage</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">// and the corresponding wavefront count), that would</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">// try to merge groups of loads if it make sense, etc</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="keywordtype">void</span> SIScheduleDAGMI::moveLowLatencies() {</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;   <span class="keywordtype">unsigned</span> DAGSize = <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;   <span class="keywordtype">int</span> LastLowLatencyUser = -1;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;   <span class="keywordtype">int</span> LastLowLatencyPos = -1;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;   <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = ScheduledSUnits.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[ScheduledSUnits[i]];</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    <span class="keywordtype">bool</span> IsLowLatencyUser = <span class="keyword">false</span>;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    <span class="keywordtype">unsigned</span> MinPos = 0;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; PredDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Pred = PredDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;      <span class="keywordflow">if</span> (SITII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">isLowLatencyInstruction</a>(*Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) {</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;        IsLowLatencyUser = <span class="keyword">true</span>;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;      }</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;      <span class="keywordflow">if</span> (Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;      <span class="keywordtype">unsigned</span> PredPos = ScheduledSUnitsInv[Pred-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;      <span class="keywordflow">if</span> (PredPos &gt;= MinPos)</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;        MinPos = PredPos + 1;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    }</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">if</span> (SITII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">isLowLatencyInstruction</a>(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) {</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;      <span class="keywordtype">unsigned</span> BestPos = LastLowLatencyUser + 1;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;      <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)BestPos &lt;= LastLowLatencyPos)</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;        BestPos = LastLowLatencyPos + 1;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;      <span class="keywordflow">if</span> (BestPos &lt; MinPos)</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        BestPos = MinPos;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      <span class="keywordflow">if</span> (BestPos &lt; i) {</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> u = i; u &gt; BestPos; --u) {</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;          ++ScheduledSUnitsInv[ScheduledSUnits[u-1]];</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;          ScheduledSUnits[u] = ScheduledSUnits[u-1];</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;        }</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;        ScheduledSUnits[BestPos] = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;        ScheduledSUnitsInv[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = BestPos;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      }</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      LastLowLatencyPos = BestPos;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;      <span class="keywordflow">if</span> (IsLowLatencyUser)</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;        LastLowLatencyUser = BestPos;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsLowLatencyUser) {</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;      LastLowLatencyUser = i;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="comment">// Moves COPY instructions on which depends</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <span class="comment">// the low latency instructions too.</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::COPY) {</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;      <span class="keywordtype">bool</span> CopyForLowLat = <span class="keyword">false</span>;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a>&amp; SuccDep : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Succ = SuccDep.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        <span class="keywordflow">if</span> (SuccDep.<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>() || Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt;= DAGSize)</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;        <span class="keywordflow">if</span> (SITII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">isLowLatencyInstruction</a>(*Succ-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) {</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;          CopyForLowLat = <span class="keyword">true</span>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;        }</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;      }</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;      <span class="keywordflow">if</span> (!CopyForLowLat)</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;      <span class="keywordflow">if</span> (MinPos &lt; i) {</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> u = i; u &gt; MinPos; --u) {</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;          ++ScheduledSUnitsInv[ScheduledSUnits[u-1]];</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;          ScheduledSUnits[u] = ScheduledSUnits[u-1];</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;        }</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        ScheduledSUnits[MinPos] = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        ScheduledSUnitsInv[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] = MinPos;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      }</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    }</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  }</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;}</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a10557b7d33ea079f0523cac41ef279b8"> 1889</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a10557b7d33ea079f0523cac41ef279b8">SIScheduleDAGMI::restoreSULinksLeft</a>() {</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].isScheduled = <span class="keyword">false</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].WeakPredsLeft = SUnitsLinksBackup[i].WeakPredsLeft;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].NumPredsLeft = SUnitsLinksBackup[i].NumPredsLeft;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].WeakSuccsLeft = SUnitsLinksBackup[i].WeakSuccsLeft;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].NumSuccsLeft = SUnitsLinksBackup[i].NumSuccsLeft;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  }</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;}</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">// Return the Vgpr and Sgpr usage corresponding to some virtual registers.</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> _Iterator&gt; <span class="keywordtype">void</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a65716b8ea88f6ffb38b7f87fe4ee23ab"> 1901</a></span>&#160;<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a65716b8ea88f6ffb38b7f87fe4ee23ab">SIScheduleDAGMI::fillVgprSgprCost</a>(_Iterator First, _Iterator End,</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;                                  <span class="keywordtype">unsigned</span> &amp;VgprUsage, <span class="keywordtype">unsigned</span> &amp;SgprUsage) {</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  VgprUsage = 0;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  SgprUsage = 0;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">for</span> (_Iterator RegI = First; RegI != End; ++RegI) {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = *RegI;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="comment">// For now only track virtual registers</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> PSetI = <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a>(Reg);</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="keywordflow">for</span> (; PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5">isValid</a>(); ++PSetI) {</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      <span class="keywordflow">if</span> (*PSetI == VGPRSetID)</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;        VgprUsage += PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">getWeight</a>();</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (*PSetI == SGPRSetID)</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;        SgprUsage += PSetI.<a class="code" href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">getWeight</a>();</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    }</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  }</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;}</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377"> 1920</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377">SIScheduleDAGMI::schedule</a>()</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;{</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 8&gt;</a> TopRoots, BotRoots;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  <a class="code" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a> Best, Temp;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Preparing Scheduling\n&quot;</span>);</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a>();</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a>());</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  topologicalSort();</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">findRootsAndBiasEdges</a>(TopRoots, BotRoots);</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="comment">// We reuse several ScheduleDAGMI and ScheduleDAGMILive</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="comment">// functions, but to make them happy we must initialize</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="comment">// the default Scheduler implementation (even if we do not</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <span class="comment">// run it)</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>-&gt;initialize(<span class="keyword">this</span>);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150">initQueues</a>(TopRoots, BotRoots);</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="comment">// Fill some stats to help scheduling.</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  SUnitsLinksBackup = <a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a>.clear();</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">LowLatencyOffset</a>.clear();</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>.clear();</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a>.resize(<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(), 0);</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">LowLatencyOffset</a>.resize(<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(), 0);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>.resize(<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(), 0);</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = (<span class="keywordtype">unsigned</span>)<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseLatOp;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    int64_t OffLatReg;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <span class="keywordflow">if</span> (SITII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">isLowLatencyInstruction</a>(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) {</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a>[i] = 1;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;      <span class="keywordflow">if</span> (SITII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">getMemOperandWithOffset</a>(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), BaseLatOp, OffLatReg,</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;                                         <a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>))</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;        <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">LowLatencyOffset</a>[i] = OffLatReg;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SITII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a30f2dd27057f89daf5f0b1420341f22f">isHighLatencyInstruction</a>(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()))</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;      <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>[i] = 1;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  }</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <a class="code" href="classllvm_1_1SIScheduler.html">SIScheduler</a> <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  Best = Scheduler.<a class="code" href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9">scheduleVariant</a>(<a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">SISchedulerBlockCreatorVariant::LatenciesAlone</a>,</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;                                   <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage</a>);</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="comment">// if VGPR usage is extremely high, try other good performing variants</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  <span class="comment">// which could lead to lower VGPR usage</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordflow">if</span> (Best.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a> &gt; 180) {</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;<a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a>,</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;                           <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a>&gt;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;        Variants[] = {</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">LatenciesAlone</a>, <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">BlockRegUsageLatency</a> },</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">//      { LatenciesAlone, BlockRegUsage },</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">LatenciesGrouped</a>, <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">BlockLatencyRegUsage</a> },</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">//      { LatenciesGrouped, BlockRegUsageLatency },</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">//      { LatenciesGrouped, BlockRegUsage },</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">LatenciesAlonePlusConsecutive</a>, BlockLatencyRegUsage },</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">//      { LatenciesAlonePlusConsecutive, BlockRegUsageLatency },</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">//      { LatenciesAlonePlusConsecutive, BlockRegUsage }</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    };</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <span class="keywordflow">for</span> (std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt; v : Variants) {</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;      Temp = Scheduler.<a class="code" href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9">scheduleVariant</a>(v.first, v.second);</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;      <span class="keywordflow">if</span> (Temp.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a> &lt; Best.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a>)</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;        Best = Temp;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    }</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  }</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="comment">// if VGPR usage is still extremely high, we may spill. Try other variants</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="comment">// which are less performing, but that could lead to lower VGPR usage.</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">if</span> (Best.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a> &gt; 200) {</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;<a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a>,</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;                           <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a>&gt;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        Variants[] = {</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">//      { LatenciesAlone, BlockRegUsageLatency },</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">LatenciesAlone</a>, <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">BlockRegUsage</a> },</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">//      { LatenciesGrouped, BlockLatencyRegUsage },</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">LatenciesGrouped</a>, <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">BlockRegUsageLatency</a> },</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">LatenciesGrouped</a>, BlockRegUsage },</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">//      { LatenciesAlonePlusConsecutive, BlockLatencyRegUsage },</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">LatenciesAlonePlusConsecutive</a>, BlockRegUsageLatency },</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;      { <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">LatenciesAlonePlusConsecutive</a>, BlockRegUsage }</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    };</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keywordflow">for</span> (std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt; v : Variants) {</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;      Temp = Scheduler.<a class="code" href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9">scheduleVariant</a>(v.first, v.second);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;      <span class="keywordflow">if</span> (Temp.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a> &lt; Best.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a>)</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;        Best = Temp;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    }</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  }</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  ScheduledSUnits = Best.<a class="code" href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">SUs</a>;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  ScheduledSUnitsInv.resize(<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size());</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = (<span class="keywordtype">unsigned</span>)<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    ScheduledSUnitsInv[ScheduledSUnits[i]] = i;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  }</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  moveLowLatencies();</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="comment">// Tell the outside world about the result of the scheduling.</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>.<a class="code" href="classllvm_1_1RegPressureTracker.html#a8743b2c5c27035fa002ef69e9df50c72">getPos</a>() == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a> &amp;&amp; <span class="stringliteral">&quot;bad initial Top tracker&quot;</span>);</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>.<a class="code" href="classllvm_1_1RegPressureTracker.html#a1d7f11867d76f00e7a6453ef5b9a129a">setPos</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <span class="keywordflow">for</span> (std::vector&lt;unsigned&gt;::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = ScheduledSUnits.begin(),</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = ScheduledSUnits.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a>(SU, <span class="keyword">true</span>);</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scheduling SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;                      &lt;&lt; *SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  }</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a> == <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a> &amp;&amp; <span class="stringliteral">&quot;Nonempty unscheduled zone.&quot;</span>);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a>();</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Final schedule for &quot;</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;           &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>()-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()) &lt;&lt; <span class="stringliteral">&quot; ***\n&quot;</span>;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a>();</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  });</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;}</div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a8cd3eede9e2a32c7139cc5c7c481e08b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">llvm::ScheduleDAGInstrs::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdoc">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00241">ScheduleDAGInstrs.h:241</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_af3397dd1b4f904be65f1cd4a26ea2bef"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">llvm::SIScheduleBlock::Height</a></div><div class="ttdeci">unsigned Height</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00126">SIMachineScheduler.h:126</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">llvm::SIScheduleBlockLinkKind</a></div><div class="ttdeci">SIScheduleBlockLinkKind</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00056">SIMachineScheduler.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a0f68bd50142729a84434a02436bb7b46"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">llvm::TargetRegisterInfo::getNumRegPressureSets</a></div><div class="ttdeci">virtual unsigned getNumRegPressureSets() const =0</div><div class="ttdoc">Get the number of dimensions of register pressure. </div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html_a6a79e93c55e348e776d39bf6194acc16"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">llvm::SIScheduleBlocks::Blocks</a></div><div class="ttdeci">std::vector&lt; SIScheduleBlock * &gt; Blocks</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00214">SIMachineScheduler.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a771c24fd27edfc5b9fdf7ae8422cc236"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a771c24fd27edfc5b9fdf7ae8422cc236">llvm::SIScheduleDAGMI::SIScheduleDAGMI</a></div><div class="ttdeci">SIScheduleDAGMI(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01795">SIMachineScheduler.cpp:1795</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a01b02e76c87211e7084ec17f18a2d16f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">llvm::ScheduleDAGMI::dumpSchedule</a></div><div class="ttdeci">void dumpSchedule() const</div><div class="ttdoc">dump the scheduled Sequence. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00912">MachineScheduler.cpp:912</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html">llvm::SIScheduleBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00061">SIMachineScheduler.h:61</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">llvm::LatenciesAlone</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00220">SIMachineScheduler.h:220</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00272">MachineScheduler.h:272</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_aad4e6825e23d2c00e13507242d24bc63"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">llvm::SISchedulerCandidate::Reason</a></div><div class="ttdeci">SIScheduleCandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00042">SIMachineScheduler.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html">llvm::SIScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00428">SIMachineScheduler.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_add5e3e74f2db8e669b830ae35edc8c02"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">llvm::ScheduleDAGMILive::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01166">MachineScheduler.cpp:1166</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a9dbcf222026885cec7b4bd3e8e7653f2"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">llvm::SIScheduleDAGMI::IsLowLatencySU</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; IsLowLatencySU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00497">SIMachineScheduler.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_adc6369cdcf8df8db8d72b47972b2b481"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#adc6369cdcf8df8db8d72b47972b2b481">llvm::SIScheduleBlock::addUnit</a></div><div class="ttdeci">void addUnit(SUnit *SU)</div><div class="ttdoc">Functions for Block construction. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00197">SIMachineScheduler.cpp:197</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_a3cd9c6a70e0ce81979a814a1cf1291a7"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a3cd9c6a70e0ce81979a814a1cf1291a7">llvm::SIScheduleBlockScheduler::getBlocks</a></div><div class="ttdeci">std::vector&lt; SIScheduleBlock * &gt; getBlocks()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00354">SIMachineScheduler.h:354</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="SIMachineScheduler_8cpp_html_aa9432402dc18539818e3dae69e135ed4"><div class="ttname"><a href="SIMachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a></div><div class="ttdeci">static MachineBasicBlock::iterator nextIfDebug(MachineBasicBlock::iterator I, MachineBasicBlock::const_iterator End)</div><div class="ttdoc">Non-const version. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01268">SIMachineScheduler.cpp:1268</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html">llvm::SIScheduleBlocks</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00213">SIMachineScheduler.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_a729da31bd33107b0befbf11f9f24a8b2"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">llvm::SIScheduleBlockScheduler::getVGPRUsage</a></div><div class="ttdeci">unsigned getVGPRUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00356">SIMachineScheduler.h:356</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_afbf733ebc24b55f69910a8099e213a97"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#afbf733ebc24b55f69910a8099e213a97">llvm::SIScheduleBlock::finalizeUnits</a></div><div class="ttdeci">void finalizeUnits()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00526">SIMachineScheduler.cpp:526</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0318c90d99b85c47bc82d9e0844462f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">std::unique_ptr&lt; MachineSchedStrategy &gt; SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00266">MachineScheduler.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html">llvm::SISchedulerCandidate</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00040">SIMachineScheduler.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a44bdc6a2e8f452060f03765f830a834b"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">llvm::SIScheduleDAGMI::LowLatencyOffset</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; LowLatencyOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00498">SIMachineScheduler.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="SIMachineScheduler_8cpp_html_a628aa7dbdf88b477b398c62d1573d2e1"><div class="ttname"><a href="SIMachineScheduler_8cpp.html#a628aa7dbdf88b477b398c62d1573d2e1">hasDataDependencyPred</a></div><div class="ttdeci">static bool hasDataDependencyPred(const SUnit &amp;SU, const SUnit &amp;FromSU)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00662">SIMachineScheduler.cpp:662</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_aa82328b887e4250add462e259fa32ce4"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">llvm::SIScheduleBlockScheduler::getSGPRUsage</a></div><div class="ttdeci">unsigned getSGPRUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00357">SIMachineScheduler.h:357</a></div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">llvm::RegUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00033">SIMachineScheduler.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00058">SIMachineScheduler.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdoc">Regular data dependence (aka true-dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00053">ScheduleDAG.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html_a8cfeb7a8501b147cf6ec6617706bf227"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">llvm::SIScheduleBlockResult::MaxSGPRUsage</a></div><div class="ttdeci">unsigned MaxSGPRUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00410">SIMachineScheduler.h:410</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a7dc3069afa2ce5ea62ac2eb183e51c00"><div class="ttname"><a href="namespacellvm.html#a7dc3069afa2ce5ea62ac2eb183e51c00">llvm::none_of</a></div><div class="ttdeci">bool none_of(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::none_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01196">STLExtras.h:1196</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a43a6abdb86338265ac2d7ff586478d77"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">llvm::SIScheduleBlock::getSuccs</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; SIScheduleBlock *, SIScheduleBlockLinkKind &gt; &gt; getSuccs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00124">SIMachineScheduler.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html_a44c5faa549f250a26b1303eb1a3ebd47"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a44c5faa549f250a26b1303eb1a3ebd47">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting</a></div><div class="ttdeci">void InitDAGTopologicalSorting()</div><div class="ttdoc">Creates the initial topological ordering from the DAG to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00438">ScheduleDAG.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_a8743b2c5c27035fa002ef69e9df50c72"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a8743b2c5c27035fa002ef69e9df50c72">llvm::RegPressureTracker::getPos</a></div><div class="ttdeci">MachineBasicBlock::const_iterator getPos() const</div><div class="ttdoc">Get the MI position corresponding to this register pressure. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00414">RegisterPressure.h:414</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_adca9aa81c4b0432673b64c7c42611df5"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5">llvm::PSetIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01192">MachineRegisterInfo.h:1192</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html">llvm::SIScheduleBlockResult</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00408">SIMachineScheduler.h:408</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISched_html_ac6bcd3ad1ec3f1be308048693474bd19"><div class="ttname"><a href="namespacellvm_1_1SISched.html#ac6bcd3ad1ec3f1be308048693474bd19">llvm::SISched::tryLess</a></div><div class="ttdeci">static bool tryLess(int TryVal, int CandVal, SISchedulerCandidate &amp;TryCand, SISchedulerCandidate &amp;Cand, SIScheduleCandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00159">SIMachineScheduler.cpp:159</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">llvm::NodeOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00037">SIMachineScheduler.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdoc">defusechain_iterator - This class provides iterator support for machine operands in the function that...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="SIMachineScheduler_8cpp_html_abf1dcbd3c2d7818de05793f9cd2fcdea"><div class="ttname"><a href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a></div><div class="ttdeci">static const char * getReasonStr(SIScheduleCandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00143">SIMachineScheduler.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a53d67083580e653d3ccf5999c84c32c8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a53d67083580e653d3ccf5999c84c32c8">llvm::SIScheduleDAGMI::getOutRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; getOutRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00479">SIMachineScheduler.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html">llvm::SIScheduleBlockScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00321">SIMachineScheduler.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a04a2c04f918397dbac27a79e58807136"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">llvm::ScheduleDAGMILive::scheduleMI</a></div><div class="ttdeci">void scheduleMI(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Move an instruction and update register pressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01389">MachineScheduler.cpp:1389</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_aad4fee8e80504d3ce7b80ebce5bf147f"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aad4fee8e80504d3ce7b80ebce5bf147f">llvm::SIScheduleDAGMI::getInRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; getInRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00471">SIMachineScheduler.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ae3b98982e2036f3d26806de5ed5e02d0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">llvm::SlotIndex::getRegSlot</a></div><div class="ttdeci">SlotIndex getRegSlot(bool EC=false) const</div><div class="ttdoc">Returns the register use/def slot in the current instruction for a normal or early-clobber def...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00254">SlotIndexes.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html_a346955acdf30b0ecf7f58b3ba9e32129"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a346955acdf30b0ecf7f58b3ba9e32129">llvm::ScheduleDAGTopologicalSort::GetSubGraph</a></div><div class="ttdeci">std::vector&lt; int &gt; GetSubGraph(const SUnit &amp;StartSU, const SUnit &amp;TargetSU, bool &amp;Success)</div><div class="ttdoc">Returns an array of SUs that are both in the successor subtree of StartSU and in the predecessor subt...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00598">ScheduleDAG.cpp:598</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00148">ScheduleDAGInstrs.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a4be5ffcd4f76d433cc753be146a872b7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">llvm::ScheduleDAGMILive::buildDAGWithRegPressure</a></div><div class="ttdeci">void buildDAGWithRegPressure()</div><div class="ttdoc">Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking enabled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01259">MachineScheduler.cpp:1259</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00400">MachineRegisterInfo.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html_a2fc48fc617dea5bb51be4a7210f63c25"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a2fc48fc617dea5bb51be4a7210f63c25">llvm::ScheduleDAGTopologicalSort::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00765">ScheduleDAG.h:765</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00272">ScheduleDAGInstrs.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a543aa30430f7e566cc4baa20b271f377"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377">llvm::SIScheduleDAGMI::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01920">SIMachineScheduler.cpp:1920</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a8b4768ef4b1a0a2e8d50714b07465075"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">llvm::SDep::isCtrl</a></div><div class="ttdeci">bool isCtrl() const</div><div class="ttdoc">Shorthand for getKind() != SDep::Data. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00161">ScheduleDAG.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a94f78042fbba3ea4cd1004353daa46aa"><div class="ttname"><a href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">llvm::SUnit::NumPredsLeft</a></div><div class="ttdeci">unsigned NumPredsLeft</div><div class="ttdoc">of preds not scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00268">ScheduleDAG.h:268</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">llvm::LatenciesGrouped</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00221">SIMachineScheduler.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html_a2a2fdd8b0adac5d7daacf7f6a515c4f0"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">llvm::SIScheduleBlocks::TopDownIndex2Block</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownIndex2Block</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00215">SIMachineScheduler.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduler_html_a91522b1e12e9b5d9e9a05928732f15f9"><div class="ttname"><a href="classllvm_1_1SIScheduler.html#a91522b1e12e9b5d9e9a05928732f15f9">llvm::SIScheduler::scheduleVariant</a></div><div class="ttdeci">struct SIScheduleBlockResult scheduleVariant(SISchedulerBlockCreatorVariant BlockVariant, SISchedulerBlockSchedulerVariant ScheduleVariant)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01771">SIMachineScheduler.cpp:1771</a></div></div>
<div class="ttc" id="SIMachineScheduler_8h_html"><div class="ttname"><a href="SIMachineScheduler_8h.html">SIMachineScheduler.h</a></div><div class="ttdoc">SI Machine Scheduler interface. </div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a8cb11354c2e1d4086f2f8d0e11fec9f7"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a8cb11354c2e1d4086f2f8d0e11fec9f7">llvm::SIScheduleBlock::printDebug</a></div><div class="ttdeci">void printDebug(bool Full)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00578">SIMachineScheduler.cpp:578</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_aeb7ed55cb8c1a11bf7f3b9a1a46a046f"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#aeb7ed55cb8c1a11bf7f3b9a1a46a046f">llvm::RegPressureTracker::addLiveRegs</a></div><div class="ttdeci">void addLiveRegs(ArrayRef&lt; RegisterMaskPair &gt; Regs)</div><div class="ttdoc">Force liveness of virtual registers or physical register units. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00705">RegisterPressure.cpp:705</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html_ad0ab86f00424ef15aa14542a57b2798d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#ad0ab86f00424ef15aa14542a57b2798d">llvm::ScheduleDAGTopologicalSort::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00770">ScheduleDAG.h:770</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a9e814a2d5e3dada8df25a0920eb5c70e"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">llvm::SIScheduleBlock::Depth</a></div><div class="ttdeci">unsigned Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00127">SIMachineScheduler.h:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">llvm::BlockRegUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00318">SIMachineScheduler.h:318</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_abe716faf3c81cff4cf4e29422d1f0985"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#abe716faf3c81cff4cf4e29422d1f0985">llvm::SIScheduleDAGMI::~SIScheduleDAGMI</a></div><div class="ttdeci">~SIScheduleDAGMI() override</div></div>
<div class="ttc" id="structllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdoc">RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00068">RegisterPressure.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockCreator_html_a25695e02f3a68587c54629bda36cb5cb"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html#a25695e02f3a68587c54629bda36cb5cb">llvm::SIScheduleBlockCreator::isSUInBlock</a></div><div class="ttdeci">bool isSUInBlock(SUnit *SU, unsigned ID)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00644">SIMachineScheduler.cpp:644</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html_a1faf371bd07c60102c4cf7b334d5dac9"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a1faf371bd07c60102c4cf7b334d5dac9">llvm::ScheduleDAGTopologicalSort::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00772">ScheduleDAG.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a6a4043549a702a5418d35654818252df"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">llvm::SIScheduleBlock::getScheduledUnits</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt; getScheduledUnits()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00145">SIMachineScheduler.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a470670a7d9cc41bc1d5ed1b244fffd11"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">llvm::SIScheduleDAGMI::TopDownIndex2SU</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownIndex2SU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00502">SIMachineScheduler.h:502</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_a3f8aa4817345abf1b92fbb1b32c6de80"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a3f8aa4817345abf1b92fbb1b32c6de80">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler</a></div><div class="ttdeci">SIScheduleBlockScheduler(SIScheduleDAGMI *DAG, SISchedulerBlockSchedulerVariant Variant, SIScheduleBlocks BlocksStruct)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01440">SIMachineScheduler.cpp:1440</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html_a6619b762bc4a668ff0fc63b0a9a9d405"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html#a6619b762bc4a668ff0fc63b0a9a9d405">llvm::ScheduleDAGTopologicalSort::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00763">ScheduleDAG.h:763</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a788c5905de970028eb0efa2266bd10bf"><div class="ttname"><a href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">llvm::printVRegOrUnit</a></div><div class="ttdeci">Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print virtual registers and physical registers on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00143">TargetRegisterInfo.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a955b75300cd30db7c994aab819edb53c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a955b75300cd30db7c994aab819edb53c">llvm::SIScheduleBlock::addSucc</a></div><div class="ttdeci">void addSucc(SIScheduleBlock *Succ, SIScheduleBlockLinkKind Kind)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00555">SIMachineScheduler.cpp:555</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a524fdf6f6c81ccf0dcc6f6fc245269b8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a524fdf6f6c81ccf0dcc6f6fc245269b8">llvm::SIScheduleDAGMI::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00458">SIMachineScheduler.h:458</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_aff54e252bd69a6f8844f089910df486f"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">llvm::SIScheduleDAGMI::getBB</a></div><div class="ttdeci">MachineBasicBlock * getBB()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00454">SIMachineScheduler.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a1b77136e20e39ef7c52d6a14ddcf5f6d"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a1b77136e20e39ef7c52d6a14ddcf5f6d">llvm::SIScheduleBlock::fastSchedule</a></div><div class="ttdeci">void fastSchedule()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00288">SIMachineScheduler.cpp:288</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00358">RegisterPressure.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a20fa739e04f2ed0a8d47807860bdfd4b"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a20fa739e04f2ed0a8d47807860bdfd4b">llvm::SIScheduleDAGMI::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00457">SIMachineScheduler.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0b5fae2a4d745347222b765f0cd5d987"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">llvm::SIRegisterInfo::getSGPRPressureSet</a></div><div class="ttdeci">unsigned getSGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a97dbdb81f824fa84806d452d3b1682c0"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a97dbdb81f824fa84806d452d3b1682c0">llvm::SIScheduleDAGMI::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo * getTRI()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00459">SIMachineScheduler.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockCreator_html_aaccfa769bd03ed022dbe0c68e5447f0c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html#aaccfa769bd03ed022dbe0c68e5447f0c">llvm::SIScheduleBlockCreator::getBlocks</a></div><div class="ttdeci">SIScheduleBlocks getBlocks(SISchedulerBlockCreatorVariant BlockVariant)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00625">SIMachineScheduler.cpp:625</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_adfcce94ec7bd0a6fe31431159d827150"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150">llvm::ScheduleDAGMILive::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit *&gt; TopRoots, ArrayRef&lt; SUnit *&gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01379">MachineScheduler.cpp:1379</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a979a81ddef8582940461c0ec86a6c877"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a979a81ddef8582940461c0ec86a6c877">llvm::SIInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00261">SIInstrInfo.cpp:261</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a7819978aa6afac57ceb568dc197ac8c3"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">llvm::SIScheduleDAGMI::getCurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator getCurrentBottom()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00456">SIMachineScheduler.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_ad90a3deb55c0f82327a4ef72bd874948"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ad90a3deb55c0f82327a4ef72bd874948">llvm::SIScheduleBlock::schedule</a></div><div class="ttdeci">void schedule(MachineBasicBlock::iterator BeginBlock, MachineBasicBlock::iterator EndBlock)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00398">SIMachineScheduler.cpp:398</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a6a4f4908502fda78686f25c25ef6a525"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">llvm::SIRegisterInfo::getVGPRPressureSet</a></div><div class="ttdeci">unsigned getVGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00204">SIRegisterInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2d40ab246e329190bbf36cd93fd88e83"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">llvm::SIInstrInfo::isEXP</a></div><div class="ttdeci">static bool isEXP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00518">SIInstrInfo.h:518</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab9e02660290b9557b547b57870133467"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">llvm::SUnit::WeakPredsLeft</a></div><div class="ttdeci">unsigned WeakPredsLeft</div><div class="ttdoc">of weak preds not scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00270">ScheduleDAG.h:270</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterPressure_html_af444f3c79d12bb654d6477d629cbe7c0"><div class="ttname"><a href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">llvm::RegisterPressure::MaxSetPressure</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; MaxSetPressure</div><div class="ttdoc">Map of max reg pressure indexed by pressure set ID, not class ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00050">RegisterPressure.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a2bdfb9b237d68c51839b7b3093ae8e3f"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a2bdfb9b237d68c51839b7b3093ae8e3f">llvm::SIScheduleBlock::getOutRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; &amp; getOutRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00164">SIMachineScheduler.h:164</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">llvm::LatenciesAlonePlusConsecutive</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00222">SIMachineScheduler.h:222</a></div></div>
<div class="ttc" id="AArch64A57FPLoadBalancing_8cpp_html_ab87bacfdad76e61b9412d7124be44c1c"><div class="ttname"><a href="AArch64A57FPLoadBalancing_8cpp.html#ab87bacfdad76e61b9412d7124be44c1c">Color</a></div><div class="ttdeci">Color</div><div class="ttdoc">A &quot;color&quot;, which is either even or odd. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64A57FPLoadBalancing_8cpp_source.html#l00102">AArch64A57FPLoadBalancing.cpp:102</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html">llvm::GenericScheduler</a></div><div class="ttdoc">GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00937">MachineScheduler.h:937</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accb3520c6008297678829eed493b6c68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01057">MachineInstr.h:1057</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a3839c0faf9a49f67a183aaafe0cd7fe0"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">llvm::SIScheduleDAGMI::IsHighLatencySU</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; IsHighLatencySU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00499">SIMachineScheduler.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 8 &gt;</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">llvm::NoData</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00057">SIMachineScheduler.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html_afa48c69324d21c0d80e406f4731ed2ec"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">llvm::SIScheduleBlockResult::SUs</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; SUs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00409">SIMachineScheduler.h:409</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">llvm::SISchedulerBlockCreatorVariant</a></div><div class="ttdeci">SISchedulerBlockCreatorVariant</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00219">SIMachineScheduler.h:219</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockCreator_html_a3fcf01cdf889dd9943943f22a983e2a3"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html#a3fcf01cdf889dd9943943f22a983e2a3">llvm::SIScheduleBlockCreator::SIScheduleBlockCreator</a></div><div class="ttdeci">SIScheduleBlockCreator(SIScheduleDAGMI *DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00621">SIMachineScheduler.cpp:621</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a9ed7f9965b5fafd5e6f0dae05deb7c23"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">llvm::SIScheduleDAGMI::getCurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator getCurrentTop()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00455">SIMachineScheduler.h:455</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a65716b8ea88f6ffb38b7f87fe4ee23ab"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a65716b8ea88f6ffb38b7f87fe4ee23ab">llvm::SIScheduleDAGMI::fillVgprSgprCost</a></div><div class="ttdeci">void fillVgprSgprCost(_Iterator First, _Iterator End, unsigned &amp;VgprUsage, unsigned &amp;SgprUsage)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01901">SIMachineScheduler.cpp:1901</a></div></div>
<div class="ttc" id="namespacellvm_1_1SISched_html_a0fc548582a68bc6e9519f88a7484ab71"><div class="ttname"><a href="namespacellvm_1_1SISched.html#a0fc548582a68bc6e9519f88a7484ab71">llvm::SISched::tryGreater</a></div><div class="ttdeci">static bool tryGreater(int TryVal, int CandVal, SISchedulerCandidate &amp;TryCand, SISchedulerCandidate &amp;Cand, SIScheduleCandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00176">SIMachineScheduler.cpp:176</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_af40b16d1e0a5c9cfae3c0d8156ccae52"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">llvm::SIScheduleBlock::isHighLatencyBlock</a></div><div class="ttdeci">bool isHighLatencyBlock()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00133">SIMachineScheduler.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab0fae869007b900fbe4275983eda693f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00397">MachineRegisterInfo.h:397</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00226">LiveIntervals.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a175c1ad5b3ca1890083b9f08a93c7afb"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">llvm::SIScheduleDAGMI::GetTopo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort * GetTopo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00460">SIMachineScheduler.h:460</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduler_html"><div class="ttname"><a href="classllvm_1_1SIScheduler.html">llvm::SIScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00414">SIMachineScheduler.h:414</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a8915ed9b0e3f403897963568b030da4b"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a8915ed9b0e3f403897963568b030da4b">llvm::SIScheduleBlock::addPred</a></div><div class="ttdeci">void addPred(SIScheduleBlock *Pred)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00537">SIMachineScheduler.cpp:537</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html_a7e76c8d566e3f09c1b3ffe2add8562e1"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">llvm::SIScheduleBlockResult::MaxVGPRUsage</a></div><div class="ttdeci">unsigned MaxVGPRUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00411">SIMachineScheduler.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad72492bf4273ed58b58a19028ca1b88e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">llvm::ScheduleDAGMI::findRootsAndBiasEdges</a></div><div class="ttdeci">void findRootsAndBiasEdges(SmallVectorImpl&lt; SUnit *&gt; &amp;TopRoots, SmallVectorImpl&lt; SUnit *&gt; &amp;BotRoots)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00829">MachineScheduler.cpp:829</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a1e9f5df7b765366ff598beafbe9ecd37"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">llvm::SIScheduleDAGMI::BottomUpIndex2SU</a></div><div class="ttdeci">std::vector&lt; int &gt; BottomUpIndex2SU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00503">SIMachineScheduler.h:503</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">llvm::Successor</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00035">SIMachineScheduler.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html"><div class="ttname"><a href="classllvm_1_1PSetIterator.html">llvm::PSetIterator</a></div><div class="ttdoc">Iterate over the pressure sets affected by the given physical or virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01170">MachineRegisterInfo.h:1170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8d5307edc71242a67ab7e903b11f63c7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">llvm::MachineRegisterInfo::getPressureSets</a></div><div class="ttdeci">PSetIterator getPressureSets(unsigned RegUnit) const</div><div class="ttdoc">Get an iterator over the pressure sets affected by the given physical or virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01207">MachineRegisterInfo.h:1207</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">llvm::BlockRegUsageLatency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00317">SIMachineScheduler.h:317</a></div></div>
<div class="ttc" id="SIMachineScheduler_8cpp_html_a2d329c0a5d940a3f46746accee6daa83"><div class="ttname"><a href="SIMachineScheduler_8cpp.html#a2d329c0a5d940a3f46746accee6daa83">isDefBetween</a></div><div class="ttdeci">static bool isDefBetween(unsigned Reg, SlotIndex First, SlotIndex Last, const MachineRegisterInfo *MRI, const LiveIntervals *LIS)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00308">SIMachineScheduler.cpp:308</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a30f2dd27057f89daf5f0b1420341f22f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a30f2dd27057f89daf5f0b1420341f22f">llvm::SIInstrInfo::isHighLatencyInstruction</a></div><div class="ttdeci">bool isHighLatencyInstruction(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05922">SIInstrInfo.cpp:5922</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a975ccb82baef08d83e403c8818c52db8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">llvm::SIInstrInfo::isLowLatencyInstruction</a></div><div class="ttdeci">bool isLowLatencyInstruction(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05916">SIInstrInfo.cpp:5916</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac2dafe98c88d43b256622413886e2152"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">llvm::ScheduleDAGMI::placeDebugValues</a></div><div class="ttdeci">void placeDebugValues()</div><div class="ttdoc">Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00889">MachineScheduler.cpp:889</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a10557b7d33ea079f0523cac41ef279b8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a10557b7d33ea079f0523cac41ef279b8">llvm::SIScheduleDAGMI::restoreSULinksLeft</a></div><div class="ttdeci">void restoreSULinksLeft()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l01889">SIMachineScheduler.cpp:1889</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00275">MachineScheduler.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a9ae466f8c568bd4cd88a8b1f821945e3"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">llvm::SIScheduleBlock::getInRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; &amp; getInRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00163">SIMachineScheduler.h:163</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html_ab2c08a79b04d892064771771b1e85fe8"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">llvm::SIScheduleBlocks::TopDownBlock2Index</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownBlock2Index</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00216">SIMachineScheduler.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">llvm::BlockLatencyRegUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00316">SIMachineScheduler.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_abf8b0c9bdc6ad119fef114c6f6d9dfbd"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">llvm::SIScheduleBlock::getPreds</a></div><div class="ttdeci">const std::vector&lt; SIScheduleBlock * &gt; &amp; getPreds() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00122">SIMachineScheduler.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_ad6034fabf889a5e1ac165bb89b95085e"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">llvm::SISchedulerCandidate::setRepeat</a></div><div class="ttdeci">void setRepeat(SIScheduleCandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00050">SIMachineScheduler.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="BasicAliasAnalysis_8cpp_html_a2675de1d8479c7b00387979714da43f7"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00818">BasicAliasAnalysis.cpp:818</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a21e3367f21a2b07ce6e344fc6a2ed078"><div class="ttname"><a href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">llvm::SDep::isWeak</a></div><div class="ttdeci">bool isWeak() const</div><div class="ttdoc">Tests if this a weak dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00194">ScheduleDAG.h:194</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a127ed1a56215acb4c76dcbb1e8aad935"><div class="ttname"><a href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a></div><div class="ttdeci">Machine Instruction Scheduler</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00207">MachineScheduler.cpp:207</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_a1d7f11867d76f00e7a6453ef5b9a129a"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a1d7f11867d76f00e7a6453ef5b9a129a">llvm::RegPressureTracker::setPos</a></div><div class="ttdeci">void setPos(MachineBasicBlock::const_iterator Pos)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00420">RegisterPressure.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_a7468f7aa9ad819d0d0294cc66da0c9e8"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">llvm::PSetIterator::getWeight</a></div><div class="ttdeci">unsigned getWeight() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01194">MachineRegisterInfo.h:1194</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdoc">Virtual/real register map. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00562">ScheduleDAG.h:562</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ab425c63346dc1b312c1f40f408d098c3"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a></div><div class="ttdeci">for(unsigned i=Desc.getNumOperands(), e=OldMI.getNumOperands();i !=e;++i)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00095">AArch64ExpandPseudoInsts.cpp:95</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_ac08724e269f752b3d014ab1de10e8dc8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">llvm::SIScheduleDAGMI::getVGPRSetID</a></div><div class="ttdeci">unsigned getVGPRSetID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00487">SIMachineScheduler.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_ab05d7a100f8e67b13b938e88909f5979"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">llvm::SIScheduleBlock::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00110">SIMachineScheduler.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af7781c87ae9e210811389a826d7d4835"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">llvm::ScheduleDAGMILive::TopRPTracker</a></div><div class="ttdeci">RegPressureTracker TopRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00413">MachineScheduler.h:413</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">llvm::SIScheduleCandReason</a></div><div class="ttdeci">SIScheduleCandReason</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00031">SIMachineScheduler.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">llvm::SISchedulerBlockSchedulerVariant</a></div><div class="ttdeci">SISchedulerBlockSchedulerVariant</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00315">SIMachineScheduler.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a29d12c5a65b3940bfac7b5aa1121ac70"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a29d12c5a65b3940bfac7b5aa1121ac70">llvm::LiveIntervals::handleMove</a></div><div class="ttdeci">void handleMove(MachineInstr &amp;MI, bool UpdateFlags=false)</div><div class="ttdoc">Call this method to notify LiveIntervals that instruction MI has been moved within a basic block...</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8cpp_source.html#l01467">LiveIntervals.cpp:1467</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:40 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
