//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29069683
// Cuda compilation tools, release 11.1, V11.1.74
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_61
.address_size 64

	// .globl	_Z10testKernelPPjPt
// _ZZ12memoryKernelPPjPtiyiS_E7blk_log has been demoted

.visible .entry _Z10testKernelPPjPt(
	.param .u64 _Z10testKernelPPjPt_param_0,
	.param .u64 _Z10testKernelPPjPt_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd14, [_Z10testKernelPPjPt_param_0];
	ld.param.u64 	%rd15, [_Z10testKernelPPjPt_param_1];
	cvta.to.global.u64 	%rd28, %rd15;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.y;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	shr.s32 	%r8, %r7, 31;
	shr.u32 	%r9, %r8, 27;
	add.s32 	%r10, %r7, %r9;
	shr.s32 	%r11, %r10, 5;
	cvta.to.global.u64 	%rd16, %rd14;
	ld.global.u64 	%rd17, [%rd16];
	cvta.to.global.u64 	%rd2, %rd17;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.y;
	mul.lo.s32 	%r14, %r12, %r13;
	mov.u32 	%r15, %ctaid.x;
	shl.b32 	%r16, %r15, 13;
	mad.lo.s32 	%r17, %r14, 8192, %r16;
	mad.lo.s32 	%r18, %r11, 2048, %r17;
	cvt.s64.s32	%rd18, %r18;
	mul.wide.s32 	%rd3, %r18, 2;
	neg.s64 	%rd27, %rd18;
	add.s64 	%rd5, %rd2, 4;
	add.s32 	%r19, %r15, %r14;
	mad.lo.s32 	%r20, %r19, 4, %r11;
	shl.b32 	%r21, %r20, 11;
	cvt.s64.s32	%rd19, %r21;
	mul.wide.s32 	%rd6, %r21, 2;
	neg.s64 	%rd26, %rd19;
	mov.u32 	%r38, -2048;

BB0_1:
	shl.b64 	%rd20, %rd26, 2;
	sub.s64 	%rd21, %rd2, %rd20;
	ld.global.u32 	%r22, [%rd21];
	add.s64 	%rd22, %rd28, %rd6;
	st.global.u16 	[%rd22], %r22;
	shl.b64 	%rd23, %rd27, 2;
	sub.s64 	%rd24, %rd5, %rd23;
	ld.global.u32 	%r23, [%rd24];
	add.s64 	%rd25, %rd28, %rd3;
	st.global.u16 	[%rd25+2], %r23;
	ld.global.u32 	%r24, [%rd24+4];
	st.global.u16 	[%rd25+4], %r24;
	ld.global.u32 	%r25, [%rd24+8];
	st.global.u16 	[%rd25+6], %r25;
	ld.global.u32 	%r26, [%rd24+12];
	st.global.u16 	[%rd25+8], %r26;
	ld.global.u32 	%r27, [%rd24+16];
	st.global.u16 	[%rd25+10], %r27;
	ld.global.u32 	%r28, [%rd24+20];
	st.global.u16 	[%rd25+12], %r28;
	ld.global.u32 	%r29, [%rd24+24];
	st.global.u16 	[%rd25+14], %r29;
	ld.global.u32 	%r30, [%rd24+28];
	st.global.u16 	[%rd25+16], %r30;
	ld.global.u32 	%r31, [%rd24+32];
	st.global.u16 	[%rd25+18], %r31;
	ld.global.u32 	%r32, [%rd24+36];
	st.global.u16 	[%rd25+20], %r32;
	ld.global.u32 	%r33, [%rd24+40];
	st.global.u16 	[%rd25+22], %r33;
	ld.global.u32 	%r34, [%rd24+44];
	st.global.u16 	[%rd25+24], %r34;
	ld.global.u32 	%r35, [%rd24+48];
	st.global.u16 	[%rd25+26], %r35;
	ld.global.u32 	%r36, [%rd24+52];
	st.global.u16 	[%rd25+28], %r36;
	ld.global.u32 	%r37, [%rd24+56];
	st.global.u16 	[%rd25+30], %r37;
	add.s64 	%rd28, %rd28, 32;
	add.s64 	%rd27, %rd27, -16;
	add.s64 	%rd26, %rd26, -16;
	add.s32 	%r38, %r38, 16;
	setp.ne.s32	%p1, %r38, 0;
	@%p1 bra 	BB0_1;

	ret;
}

	// .globl	_Z12memoryKernelPPjPtiyiS_
.visible .entry _Z12memoryKernelPPjPtiyiS_(
	.param .u64 _Z12memoryKernelPPjPtiyiS__param_0,
	.param .u64 _Z12memoryKernelPPjPtiyiS__param_1,
	.param .u32 _Z12memoryKernelPPjPtiyiS__param_2,
	.param .u64 _Z12memoryKernelPPjPtiyiS__param_3,
	.param .u32 _Z12memoryKernelPPjPtiyiS__param_4,
	.param .u64 _Z12memoryKernelPPjPtiyiS__param_5
)
{
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<161>;
	.reg .b64 	%rd<43>;
	// demoted variable
	.shared .align 2 .b8 _ZZ12memoryKernelPPjPtiyiS_E7blk_log[32770];

	ld.param.u64 	%rd10, [_Z12memoryKernelPPjPtiyiS__param_0];
	ld.param.u64 	%rd13, [_Z12memoryKernelPPjPtiyiS__param_1];
	ld.param.u32 	%r62, [_Z12memoryKernelPPjPtiyiS__param_2];
	ld.param.u32 	%r63, [_Z12memoryKernelPPjPtiyiS__param_4];
	ld.param.u64 	%rd14, [_Z12memoryKernelPPjPtiyiS__param_5];
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	mov.u32 	%r1, %nctaid.x;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ctaid.x;
	mad.lo.s32 	%r65, %r1, %r2, %r3;
	mov.u32 	%r66, %ntid.x;
	mov.u32 	%r67, %tid.y;
	mov.u32 	%r68, %tid.x;
	mad.lo.s32 	%r69, %r66, %r67, %r68;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 27;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r4, %r72, 5;
	shl.b32 	%r73, %r65, 2;
	add.s32 	%r5, %r4, %r73;
	shr.s32 	%r74, %r62, 31;
	shr.u32 	%r75, %r74, 22;
	add.s32 	%r76, %r62, %r75;
	shr.s32 	%r6, %r76, 10;
	mul.lo.s32 	%r7, %r5, %r6;
	// inline asm
	mov.u64 	%rd11, %clock64;
	// inline asm
	// inline asm
	mov.u64 	%rd12, %clock64;
	// inline asm
	cvt.s64.s32	%rd15, %r62;
	shr.u64 	%rd16, %rd15, 2;
	cvt.u32.u64	%r8, %rd16;
	mov.u32 	%r141, 0;
	setp.lt.s32	%p1, %r8, 1;
	@%p1 bra 	BB1_12;

	and.b32  	%r83, %r8, 3;
	mov.u32 	%r141, 0;
	setp.eq.s32	%p2, %r83, 0;
	@%p2 bra 	BB1_2;

	setp.eq.s32	%p3, %r83, 1;
	@%p3 bra 	BB1_4;
	bra.uni 	BB1_5;

BB1_4:
	mov.u32 	%r136, %r141;
	bra.uni 	BB1_8;

BB1_2:
	mov.u32 	%r138, %r141;
	bra.uni 	BB1_9;

BB1_5:
	setp.eq.s32	%p4, %r83, 2;
	mov.u32 	%r134, %r141;
	@%p4 bra 	BB1_7;

	ld.global.u32 	%r141, [%rd1];
	mov.u32 	%r134, 1;

BB1_7:
	mul.wide.u32 	%rd17, %r134, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u32 	%r85, [%rd18];
	add.s32 	%r141, %r85, %r141;
	add.s32 	%r136, %r134, 1;

BB1_8:
	mul.wide.s32 	%rd19, %r136, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r86, [%rd20];
	add.s32 	%r141, %r86, %r141;
	add.s32 	%r138, %r136, 1;

BB1_9:
	setp.lt.u32	%p5, %r8, 4;
	@%p5 bra 	BB1_12;

	mul.wide.s32 	%rd21, %r138, 4;
	add.s64 	%rd41, %rd1, %rd21;

BB1_11:
	ld.global.u32 	%r87, [%rd41];
	add.s32 	%r88, %r87, %r141;
	ld.global.u32 	%r89, [%rd41+4];
	add.s32 	%r90, %r89, %r88;
	ld.global.u32 	%r91, [%rd41+8];
	add.s32 	%r92, %r91, %r90;
	ld.global.u32 	%r93, [%rd41+12];
	add.s32 	%r141, %r93, %r92;
	add.s64 	%rd41, %rd41, 16;
	add.s32 	%r138, %r138, 4;
	setp.lt.s32	%p6, %r138, %r8;
	@%p6 bra 	BB1_11;

BB1_12:
	// inline asm
	mov.u64 	%rd22, %clock64;
	// inline asm
	bar.sync 	0;
	mul.lo.s32 	%r94, %r6, %r5;
	shl.b32 	%r25, %r94, 5;
	mov.u32 	%r95, 1;
	max.s32 	%r26, %r6, %r95;
	cvta.to.global.u64 	%rd23, %rd10;
	ld.global.u64 	%rd6, [%rd23];
	bar.sync 	0;
	mov.u32 	%r148, 0;
	setp.lt.s32	%p7, %r62, 1024;
	@%p7 bra 	BB1_13;

	mad.lo.s32 	%r99, %r65, 4, %r4;
	mul.lo.s32 	%r100, %r6, %r99;
	shl.b32 	%r101, %r100, 1;
	mov.u32 	%r102, _ZZ12memoryKernelPPjPtiyiS_E7blk_log;
	add.s32 	%r142, %r102, %r101;
	mov.u32 	%r148, 0;
	mov.u32 	%r147, %r25;

BB1_15:
	.pragma "nounroll";
	// inline asm
	mov.u64 	%rd24, %clock64;
	// inline asm
	mul.wide.s32 	%rd26, %r147, 4;
	add.s64 	%rd27, %rd6, %rd26;
	ld.u32 	%r147, [%rd27];
	add.s32 	%r141, %r147, %r141;
	// inline asm
	mov.u64 	%rd25, %clock64;
	// inline asm
	sub.s64 	%rd28, %rd25, %rd24;
	st.shared.u16 	[%r142], %rd28;
	add.s32 	%r142, %r142, 2;
	add.s32 	%r148, %r148, 1;
	setp.lt.s32	%p8, %r148, %r6;
	@%p8 bra 	BB1_15;
	bra.uni 	BB1_16;

BB1_13:
	mov.u32 	%r147, %r25;

BB1_16:
	bar.sync 	0;
	mul.lo.s32 	%r103, %r148, %r63;
	mad.lo.s32 	%r154, %r103, %r147, %r25;
	bar.sync 	0;
	mov.u32 	%r155, 0;
	@%p7 bra 	BB1_19;

	mad.lo.s32 	%r107, %r65, 4, %r4;
	mul.lo.s32 	%r108, %r6, %r107;
	shl.b32 	%r109, %r108, 1;
	mov.u32 	%r110, _ZZ12memoryKernelPPjPtiyiS_E7blk_log;
	add.s32 	%r149, %r110, %r109;
	mov.u32 	%r155, 0;

BB1_18:
	.pragma "nounroll";
	// inline asm
	mov.u64 	%rd29, %clock64;
	// inline asm
	mul.wide.s32 	%rd31, %r154, 4;
	add.s64 	%rd32, %rd6, %rd31;
	ld.u32 	%r154, [%rd32];
	add.s32 	%r141, %r154, %r141;
	// inline asm
	mov.u64 	%rd30, %clock64;
	// inline asm
	sub.s64 	%rd33, %rd30, %rd29;
	st.shared.u16 	[%r149], %rd33;
	add.s32 	%r149, %r149, 2;
	add.s32 	%r155, %r155, 1;
	setp.lt.s32	%p10, %r155, %r6;
	@%p10 bra 	BB1_18;

BB1_19:
	bar.sync 	0;
	bar.sync 	0;
	@%p7 bra 	BB1_29;

	and.b32  	%r114, %r26, 3;
	mov.u32 	%r156, 0;
	setp.eq.s32	%p12, %r114, 0;
	@%p12 bra 	BB1_26;

	setp.eq.s32	%p13, %r114, 1;
	@%p13 bra 	BB1_25;

	setp.eq.s32	%p14, %r114, 2;
	@%p14 bra 	BB1_24;

	shl.b32 	%r116, %r7, 1;
	mov.u32 	%r117, _ZZ12memoryKernelPPjPtiyiS_E7blk_log;
	add.s32 	%r118, %r117, %r116;
	ld.shared.u16 	%rs1, [%r118];
	mul.wide.s32 	%rd34, %r7, 2;
	add.s64 	%rd35, %rd2, %rd34;
	st.global.u16 	[%rd35], %rs1;
	mov.u32 	%r156, %r95;

BB1_24:
	add.s32 	%r119, %r156, %r7;
	shl.b32 	%r120, %r119, 1;
	mov.u32 	%r121, _ZZ12memoryKernelPPjPtiyiS_E7blk_log;
	add.s32 	%r122, %r121, %r120;
	ld.shared.u16 	%rs2, [%r122];
	mul.wide.s32 	%rd36, %r119, 2;
	add.s64 	%rd37, %rd2, %rd36;
	st.global.u16 	[%rd37], %rs2;
	add.s32 	%r156, %r156, 1;

BB1_25:
	add.s32 	%r123, %r156, %r7;
	shl.b32 	%r124, %r123, 1;
	mov.u32 	%r125, _ZZ12memoryKernelPPjPtiyiS_E7blk_log;
	add.s32 	%r126, %r125, %r124;
	ld.shared.u16 	%rs3, [%r126];
	mul.wide.s32 	%rd38, %r123, 2;
	add.s64 	%rd39, %rd2, %rd38;
	st.global.u16 	[%rd39], %rs3;
	add.s32 	%r156, %r156, 1;

BB1_26:
	setp.lt.u32	%p15, %r26, 4;
	@%p15 bra 	BB1_29;

	mad.lo.s32 	%r128, %r65, 4, %r4;
	mad.lo.s32 	%r129, %r6, %r128, %r156;
	mul.wide.s32 	%rd40, %r129, 2;
	add.s64 	%rd42, %rd2, %rd40;
	shl.b32 	%r130, %r129, 1;
	mov.u32 	%r131, _ZZ12memoryKernelPPjPtiyiS_E7blk_log;
	add.s32 	%r159, %r131, %r130;

BB1_28:
	ld.shared.u16 	%rs4, [%r159];
	st.global.u16 	[%rd42], %rs4;
	ld.shared.u16 	%rs5, [%r159+2];
	st.global.u16 	[%rd42+2], %rs5;
	ld.shared.u16 	%rs6, [%r159+4];
	st.global.u16 	[%rd42+4], %rs6;
	ld.shared.u16 	%rs7, [%r159+6];
	st.global.u16 	[%rd42+6], %rs7;
	add.s64 	%rd42, %rd42, 8;
	add.s32 	%r159, %r159, 8;
	add.s32 	%r156, %r156, 4;
	setp.lt.s32	%p16, %r156, %r6;
	@%p16 bra 	BB1_28;

BB1_29:
	bar.sync 	0;
	st.u32 	[%rd6], %r155;
	add.s32 	%r132, %r141, %r154;
	st.u32 	[%rd6+4], %r132;
	st.u32 	[%rd6+8], %r141;
	ret;
}


