// Seed: 3270850500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6
    , id_15,
    input tri0 id_7,
    output supply1 id_8,
    output wire id_9,
    input uwire id_10,
    input uwire id_11,
    input tri id_12,
    output tri id_13
);
  assign id_9 = 1'b0;
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
