#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Nov 27 00:04:53 2017
# Process ID: 2284
# Current directory: C:/JPEG_Thesis_2/BRAM_Complete_System
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5324 C:\JPEG_Thesis_2\BRAM_Complete_System\BRAM_System_Final.xpr
# Log file: C:/JPEG_Thesis_2/BRAM_Complete_System/vivado.log
# Journal file: C:/JPEG_Thesis_2/BRAM_Complete_System\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.xpr
open_bd_design {C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd}
ipx::edit_ip_in_project -upgrade true -name ARM_FPGA_Control_Bus_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/ARM_FPGA_Control_Bus_v1_0_project c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:ARM_FPGA_Control_Bus:1.0 [get_ips  bram_design_system_ARM_FPGA_Control_Bus_0_5] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_ARM_FPGA_Control_Bus_0_5] -no_script -sync -force -quiet
set_property location {1 -452 -479} [get_bd_cells ARM_FPGA_Control_Bus_0]
report_ip_status -name ip_status 
save_bd_design
ipx::edit_ip_in_project -upgrade true -name REV2_JPEG_IP_DESIGN_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/REV2_JPEG_IP_DESIGN_v1_0_project c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0/component.xml
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/REV2_JPEG_IP_DESIGN_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0 [get_ips  bram_design_system_REV2_JPEG_IP_DESIGN_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_REV2_JPEG_IP_DESIGN_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_00_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_00_lsb]
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_01_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_01_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_02_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_02_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_03_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_03_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_04_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_04_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_05_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_05_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_06_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_06_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_07_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_07_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_08_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_08_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_09_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_09_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_10_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_10_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_11_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_11_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_12_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_12_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_13_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_13_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_14_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_14_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_15_lsb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_15_lsb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_00_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_00_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_01_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_01_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_02_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_02_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_03_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_03_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_04_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_04_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_05_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_05_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_06_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_06_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_07_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_07_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_08_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_08_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_09_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_09_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_10_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_10_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_11_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_11_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_12_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_12_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_13_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_13_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_14_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_14_msb]
connect_bd_net [get_bd_pins REV2_JPEG_IP_DESIGN_0/jpeg_compute_15_msb] [get_bd_pins ARM_FPGA_Control_Bus_0/jpeg_compute_15_msb]
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.tmp/controller_v1_0_project c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/BRAM_FPGA_Controller
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:controller:1.0 [get_ips  bram_design_system_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bram_design_system_controller_0_1] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins ARM_FPGA_Control_Bus_0/bram_addr_offset] [get_bd_pins controller_0/bram_addr_offset]
report_ip_status -name ip_status 
save_bd_design
validate_bd_design
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
reset_run synth_1
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
set_property location {6.5 6021 -965} [get_bd_cells axi_timer_0]
set_property location {6 5979 -906} [get_bd_cells axi_timer_0]
set_property location {6 6011 -872} [get_bd_cells axi_timer_0]
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.srcs/sources_1/bd/bram_design_system/bram_design_system.bd] -directory C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 2
wait_on_run synth_1
write_hwdef -force  -file C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
launch_sdk -workspace C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.sdk -hwspec C:/JPEG_Thesis_2/BRAM_Complete_System/BRAM_System_Final.sdk/bram_design_system_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:\JPEG_Thesis_2\BRAM_Complete_System_PR_Post_Configuring\PRLab\Bitstreams\blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/BRAM_Complete_System_PR_Post_Configuring_Ver2/PRLab/Bitstreams/blank.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
