
module GCL(
	input i_Clk,
	input i_Enable,
	input [31:0] i_seed,
	input [32:0] i_m,
	input [32:0] i_a,
	input [32:0] i_c,
	
	output reg [63:0] o_Data
	);
		
   initial o_Data = 0;
   always @ (posedge i_Clk)
   if(i_Enable)
		o_Data <= (i_a*i_seed + i_c) % i_m;

endmodule