
AVR64DD32-TLE9201SG.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00806000  00806000  00000c60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000bec  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00806000  00806000  00000c60  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c60  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000c90  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  00000cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004579  00000000  00000000  00000e80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000028c9  00000000  00000000  000053f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000010eb  00000000  00000000  00007cc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000310  00000000  00000000  00008db0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001cff  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000080e  00000000  00000000  0000adbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  0000b5cd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__ctors_end>
   4:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
   8:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
   c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  10:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  14:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  18:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  1c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  20:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  24:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  28:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  2c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  30:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  34:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  38:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  3c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  40:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  44:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  48:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  4c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  50:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  54:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  58:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  5c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  60:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  64:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  68:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  6c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  70:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  74:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  78:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  7c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  80:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  84:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  88:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  8c:	0c 94 98 00 	jmp	0x130	; 0x130 <__bad_interrupt>
  90:	89 01       	movw	r16, r18
  92:	3d 01       	movw	r6, r26
  94:	3d 01       	movw	r6, r26
  96:	3d 01       	movw	r6, r26
  98:	46 01       	movw	r8, r12
  9a:	3d 01       	movw	r6, r26
  9c:	3d 01       	movw	r6, r26
  9e:	3d 01       	movw	r6, r26
  a0:	50 01       	movw	r10, r0
  a2:	3d 01       	movw	r6, r26
  a4:	3d 01       	movw	r6, r26
  a6:	3d 01       	movw	r6, r26
  a8:	3d 01       	movw	r6, r26
  aa:	3d 01       	movw	r6, r26
  ac:	3d 01       	movw	r6, r26
  ae:	3d 01       	movw	r6, r26
  b0:	3d 01       	movw	r6, r26
  b2:	3d 01       	movw	r6, r26
  b4:	3d 01       	movw	r6, r26
  b6:	3d 01       	movw	r6, r26
  b8:	5a 01       	movw	r10, r20
  ba:	3d 01       	movw	r6, r26
  bc:	3d 01       	movw	r6, r26
  be:	3d 01       	movw	r6, r26
  c0:	63 01       	movw	r12, r6
  c2:	3d 01       	movw	r6, r26
  c4:	3d 01       	movw	r6, r26
  c6:	3d 01       	movw	r6, r26
  c8:	6c 01       	movw	r12, r24
  ca:	3d 01       	movw	r6, r26
  cc:	3d 01       	movw	r6, r26
  ce:	3d 01       	movw	r6, r26
  d0:	75 01       	movw	r14, r10
  d2:	3d 01       	movw	r6, r26
  d4:	3d 01       	movw	r6, r26
  d6:	3d 01       	movw	r6, r26
  d8:	7f 01       	movw	r14, r30
  da:	ab 01       	movw	r20, r22
  dc:	28 02       	muls	r18, r24
  de:	b0 01       	movw	r22, r0
  e0:	28 02       	muls	r18, r24
  e2:	d9 01       	movw	r26, r18
  e4:	28 02       	muls	r18, r24
  e6:	f8 01       	movw	r30, r16
  e8:	28 02       	muls	r18, r24
  ea:	0c 02       	muls	r16, r28
  ec:	28 02       	muls	r18, r24
  ee:	20 02       	muls	r18, r16
  f0:	28 02       	muls	r18, r24
  f2:	28 02       	muls	r18, r24
  f4:	28 02       	muls	r18, r24
  f6:	28 02       	muls	r18, r24
  f8:	28 02       	muls	r18, r24
  fa:	b9 01       	movw	r22, r18
  fc:	28 02       	muls	r18, r24
  fe:	e2 01       	movw	r28, r4
 100:	28 02       	muls	r18, r24
 102:	ed 01       	movw	r28, r26
 104:	28 02       	muls	r18, r24
 106:	01 02       	muls	r16, r17
 108:	28 02       	muls	r18, r24
 10a:	15 02       	muls	r17, r21

0000010c <__ctors_end>:
 10c:	11 24       	eor	r1, r1
 10e:	1f be       	out	0x3f, r1	; 63
 110:	cf ef       	ldi	r28, 0xFF	; 255
 112:	cd bf       	out	0x3d, r28	; 61
 114:	df e7       	ldi	r29, 0x7F	; 127
 116:	de bf       	out	0x3e, r29	; 62

00000118 <__do_clear_bss>:
 118:	20 e6       	ldi	r18, 0x60	; 96
 11a:	a0 e0       	ldi	r26, 0x00	; 0
 11c:	b0 e6       	ldi	r27, 0x60	; 96
 11e:	01 c0       	rjmp	.+2      	; 0x122 <.do_clear_bss_start>

00000120 <.do_clear_bss_loop>:
 120:	1d 92       	st	X+, r1

00000122 <.do_clear_bss_start>:
 122:	a8 31       	cpi	r26, 0x18	; 24
 124:	b2 07       	cpc	r27, r18
 126:	e1 f7       	brne	.-8      	; 0x120 <.do_clear_bss_loop>
 128:	0e 94 c4 00 	call	0x188	; 0x188 <main>
 12c:	0c 94 f4 05 	jmp	0xbe8	; 0xbe8 <_exit>

00000130 <__bad_interrupt>:
 130:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000134 <CLOCK_INHF_clock_init>:
 * @details Configures the internal oscillator with a frequency of 24 MHz. 
 *          Optionally enables clock output on pin PA7. A prescaler can be configured if needed.
 */
void CLOCK_INHF_clock_init() {
    /* Enable internal oscillator with a frequency of 24 MHz */
    ccp_write_io((uint8_t *) &CLKCTRL.OSCHFCTRLA, CLKCTRL_FRQSEL_24M_gc); 
 134:	64 e2       	ldi	r22, 0x24	; 36
 136:	88 e6       	ldi	r24, 0x68	; 104
 138:	90 e0       	ldi	r25, 0x00	; 0
 13a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ccp_write_io>

    /* Set main clock prescaler (uncomment if required) */
    // ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_2X_gc | CLKCTRL_PEN_bm);

    /* Set main clock to use the internal oscillator as the source */
    ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_OSCHF_gc /*| CLKCTRL_CLKOUT_bm*/); 
 13e:	60 e0       	ldi	r22, 0x00	; 0
 140:	80 e6       	ldi	r24, 0x60	; 96
 142:	90 e0       	ldi	r25, 0x00	; 0
 144:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ccp_write_io>
    // Comment | CLKCTRL_CLKOUT_bm if clock output on PA7 is not required

    /* Wait for oscillator change to complete */
    while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm) {};
 148:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
 14c:	80 fd       	sbrc	r24, 0
 14e:	fc cf       	rjmp	.-8      	; 0x148 <CLOCK_INHF_clock_init+0x14>
}
 150:	08 95       	ret

00000152 <PLL_init>:
 * 
 * @note Ensure the input frequency does not exceed the PLL's maximum limit.
 */
void PLL_init() {
    /* Configure PLL with a multiplication factor of 2 */
    ccp_write_io((uint8_t *) &CLKCTRL.PLLCTRLA, CLKCTRL_MULFAC_2x_gc); 
 152:	61 e0       	ldi	r22, 0x01	; 1
 154:	80 e7       	ldi	r24, 0x70	; 112
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ccp_write_io>

    /* Wait for PLL configuration to complete */
    while (CLKCTRL.MCLKSTATUS & CLKCTRL_PLLS_bm) {};
 15c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
 160:	85 fd       	sbrc	r24, 5
 162:	fc cf       	rjmp	.-8      	; 0x15c <PLL_init+0xa>
}
 164:	08 95       	ret

00000166 <GPIO_init>:
 *  Author: Saulius
 */ 
#include "Settings.h"

void GPIO_init(){
	PORTA.DIRSET = PIN4_bm |PIN6_bm | PIN7_bm; // MOSI, SCK, SS
 166:	e0 e0       	ldi	r30, 0x00	; 0
 168:	f4 e0       	ldi	r31, 0x04	; 4
 16a:	80 ed       	ldi	r24, 0xD0	; 208
 16c:	81 83       	std	Z+1, r24	; 0x01
	PORTA.DIRCLR = PIN5_bm; //MISO
 16e:	80 e2       	ldi	r24, 0x20	; 32
 170:	82 83       	std	Z+2, r24	; 0x02

	PORTD.DIRSET = PIN4_bm | PIN5_bm | PIN6_bm; //PWM, DIR, DIS
 172:	80 e7       	ldi	r24, 0x70	; 112
 174:	80 93 61 04 	sts	0x0461, r24	; 0x800461 <__TEXT_REGION_LENGTH__+0x7f0461>

	PORTF.DIRCLR = PIN5_bm | PIN6_bm; // START/STOP, DIR
 178:	e0 ea       	ldi	r30, 0xA0	; 160
 17a:	f4 e0       	ldi	r31, 0x04	; 4
 17c:	80 e6       	ldi	r24, 0x60	; 96
 17e:	82 83       	std	Z+2, r24	; 0x02
	PORTF.PIN5CTRL = PORT_PULLUPEN_bm;
 180:	88 e0       	ldi	r24, 0x08	; 8
 182:	85 8b       	std	Z+21, r24	; 0x15
	PORTF.PIN6CTRL = PORT_PULLUPEN_bm;
 184:	86 8b       	std	Z+22, r24	; 0x16
 186:	08 95       	ret

00000188 <main>:

#include "Settings.h"

int main(void)
{
	GPIO_init();
 188:	0e 94 b3 00 	call	0x166	; 0x166 <GPIO_init>
    CLOCK_INHF_clock_init(); ///< Initialize the internal high-frequency clock
 18c:	0e 94 9a 00 	call	0x134	; 0x134 <CLOCK_INHF_clock_init>
	TLE9201SG.pwm_freq = 20000; //20kHz //allways before mode init
 190:	e1 e0       	ldi	r30, 0x01	; 1
 192:	f0 e6       	ldi	r31, 0x60	; 96
 194:	80 e2       	ldi	r24, 0x20	; 32
 196:	9e e4       	ldi	r25, 0x4E	; 78
 198:	81 8b       	std	Z+17, r24	; 0x11
 19a:	92 8b       	std	Z+18, r25	; 0x12
	TLE9201SG.duty_cycle = 10.0; //10% duty cycle //allways before mode init
 19c:	80 e0       	ldi	r24, 0x00	; 0
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	a0 e2       	ldi	r26, 0x20	; 32
 1a2:	b1 e4       	ldi	r27, 0x41	; 65
 1a4:	83 8b       	std	Z+19, r24	; 0x13
 1a6:	94 8b       	std	Z+20, r25	; 0x14
 1a8:	a5 8b       	std	Z+21, r26	; 0x15
 1aa:	b6 8b       	std	Z+22, r27	; 0x16
	TLE9201SG_Mode_init(TLE9201SG_MODE_SPI);
 1ac:	81 e0       	ldi	r24, 0x01	; 1
 1ae:	0e 94 48 03 	call	0x690	; 0x690 <TLE9201SG_Mode_init>
	TLE9201SG_OFF(); // disable all outputs
 1b2:	0e 94 75 03 	call	0x6ea	; 0x6ea <TLE9201SG_OFF>

    while (1) {
		if(!(PORTF.IN & PIN5_bm)){ //start TLE9201SG
 1b6:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
 1ba:	85 fd       	sbrc	r24, 5
 1bc:	10 c0       	rjmp	.+32     	; 0x1de <main+0x56>
			TLE9201SG_ON();
 1be:	0e 94 69 03 	call	0x6d2	; 0x6d2 <TLE9201SG_ON>
			TLE9201SG_START();
 1c2:	0e 94 95 03 	call	0x72a	; 0x72a <TLE9201SG_START>
			if(!(PORTF.IN & PIN6_bm))
 1c6:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
 1ca:	86 fd       	sbrc	r24, 6
 1cc:	04 c0       	rjmp	.+8      	; 0x1d6 <main+0x4e>
				TLE9201SG_DIR(1);
 1ce:	81 e0       	ldi	r24, 0x01	; 1
 1d0:	0e 94 84 03 	call	0x708	; 0x708 <TLE9201SG_DIR>
 1d4:	f0 cf       	rjmp	.-32     	; 0x1b6 <main+0x2e>
			else
				TLE9201SG_DIR(0);
 1d6:	80 e0       	ldi	r24, 0x00	; 0
 1d8:	0e 94 84 03 	call	0x708	; 0x708 <TLE9201SG_DIR>
 1dc:	ec cf       	rjmp	.-40     	; 0x1b6 <main+0x2e>
		}
		else { //stop TLE9201SG
			TLE9201SG_STOP();
 1de:	0e 94 b4 03 	call	0x768	; 0x768 <TLE9201SG_STOP>
			TLE9201SG_OFF();
 1e2:	0e 94 75 03 	call	0x6ea	; 0x6ea <TLE9201SG_OFF>
 1e6:	e7 cf       	rjmp	.-50     	; 0x1b6 <main+0x2e>

000001e8 <SPI0_init>:
 */ 
#include "Settings.h"

void SPI0_init(){

	SPI0.CTRLA = /*SPI_CLK2X_bm	//Double speed
 1e8:	e0 e4       	ldi	r30, 0x40	; 64
 1ea:	f9 e0       	ldi	r31, 0x09	; 9
 1ec:	81 e2       	ldi	r24, 0x21	; 33
 1ee:	80 83       	st	Z, r24
			   |*/ SPI_MASTER_bm	//Run as Master
			   | SPI_PRESC_DIV4_gc //Speed = 24Mhz/4*2 = 12Mhz
			   | SPI_ENABLE_bm; //Enable spi

	SPI0.CTRLB =  SPI_MODE_1_gc; //SPI mode 1 for TLE9201SG
 1f0:	81 e0       	ldi	r24, 0x01	; 1
 1f2:	81 83       	std	Z+1, r24	; 0x01
 1f4:	08 95       	ret

000001f6 <SPI0_Start>:
	//SPI0_Stop();
}


void SPI0_Start(){
 PORTA.OUTCLR = PIN7_bm; //Pull SS low
 1f6:	80 e8       	ldi	r24, 0x80	; 128
 1f8:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__TEXT_REGION_LENGTH__+0x7f0406>
 1fc:	08 95       	ret

000001fe <SPI0_Stop>:
}

void SPI0_Stop(){
	PORTA.OUTSET = PIN7_bm; //Pull SS high
 1fe:	80 e8       	ldi	r24, 0x80	; 128
 200:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__TEXT_REGION_LENGTH__+0x7f0405>
 204:	08 95       	ret

00000206 <TCD0_ON>:
 * @brief Turns on the TCD0 counter.
 * 
 * @details Waits until the TCD is ready to be enabled, then activates the timer.
 */
void TCD0_ON() {
    while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until the TCD is ready
 206:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
 20a:	80 ff       	sbrs	r24, 0
 20c:	fc cf       	rjmp	.-8      	; 0x206 <TCD0_ON>
    TCD0.CTRLA |= TCD_ENABLE_bm; ///< Enable the TCD0 counter
 20e:	e0 e8       	ldi	r30, 0x80	; 128
 210:	fb e0       	ldi	r31, 0x0B	; 11
 212:	80 81       	ld	r24, Z
 214:	81 60       	ori	r24, 0x01	; 1
 216:	80 83       	st	Z, r24
 218:	08 95       	ret

0000021a <TCD0_OFF>:
 * @brief Turns off the TCD0 counter.
 * 
 * @details Waits until the TCD is ready to be disabled, then deactivates the timer.
 */
void TCD0_OFF() {
    while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until the TCD is ready
 21a:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
 21e:	80 ff       	sbrs	r24, 0
 220:	fc cf       	rjmp	.-8      	; 0x21a <TCD0_OFF>
    TCD0.CTRLA &= ~TCD_ENABLE_bm; ///< Disable the TCD0 counter
 222:	e0 e8       	ldi	r30, 0x80	; 128
 224:	fb e0       	ldi	r31, 0x0B	; 11
 226:	80 81       	ld	r24, Z
 228:	8e 7f       	andi	r24, 0xFE	; 254
 22a:	80 83       	st	Z, r24
 22c:	08 95       	ret

0000022e <PWM_init>:
 *          prescaler, and target frequency. The function adjusts the timer's compare registers
 *          to produce the specified frequency and duty cycle.
 * 
 * @note Ensure the system clock and PLL settings are correctly configured for the desired base frequency.
 */
void PWM_init(uint32_t target_freq, float duty_cycle) {
 22e:	4f 92       	push	r4
 230:	5f 92       	push	r5
 232:	6f 92       	push	r6
 234:	7f 92       	push	r7
 236:	8f 92       	push	r8
 238:	9f 92       	push	r9
 23a:	af 92       	push	r10
 23c:	bf 92       	push	r11
 23e:	cf 92       	push	r12
 240:	df 92       	push	r13
 242:	ef 92       	push	r14
 244:	ff 92       	push	r15
 246:	0f 93       	push	r16
 248:	cf 93       	push	r28
 24a:	df 93       	push	r29
 24c:	cd b7       	in	r28, 0x3d	; 61
 24e:	de b7       	in	r29, 0x3e	; 62
 250:	28 97       	sbiw	r28, 0x08	; 8
 252:	cd bf       	out	0x3d, r28	; 61
 254:	de bf       	out	0x3e, r29	; 62
 256:	4b 01       	movw	r8, r22
 258:	5c 01       	movw	r10, r24
 25a:	69 01       	movw	r12, r18
 25c:	7a 01       	movw	r14, r20
    uint32_t base_freq = 4000000; ///< Default F_CPU. Adjust if using EXCLK or PLL clock source is EXCLK as well.

    // Determine the base clock frequency based on OSCHFCTRLA settings
    switch (CLKCTRL.OSCHFCTRLA & CLKCTRL_FRQSEL_gm) {
 25e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__TEXT_REGION_LENGTH__+0x7f0068>
 262:	e8 2f       	mov	r30, r24
 264:	ec 73       	andi	r30, 0x3C	; 60
 266:	8e 2f       	mov	r24, r30
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	85 32       	cpi	r24, 0x25	; 37
 26c:	91 05       	cpc	r25, r1
 26e:	28 f4       	brcc	.+10     	; 0x27a <PWM_init+0x4c>
 270:	fc 01       	movw	r30, r24
 272:	e8 5b       	subi	r30, 0xB8	; 184
 274:	ff 4f       	sbci	r31, 0xFF	; 255
 276:	0c 94 7c 05 	jmp	0xaf8	; 0xaf8 <__tablejump2__>
 *          to produce the specified frequency and duty cycle.
 * 
 * @note Ensure the system clock and PLL settings are correctly configured for the desired base frequency.
 */
void PWM_init(uint32_t target_freq, float duty_cycle) {
    uint32_t base_freq = 4000000; ///< Default F_CPU. Adjust if using EXCLK or PLL clock source is EXCLK as well.
 27a:	0f 2e       	mov	r0, r31
 27c:	41 2c       	mov	r4, r1
 27e:	f9 e0       	ldi	r31, 0x09	; 9
 280:	5f 2e       	mov	r5, r31
 282:	fd e3       	ldi	r31, 0x3D	; 61
 284:	6f 2e       	mov	r6, r31
 286:	71 2c       	mov	r7, r1
 288:	f0 2d       	mov	r31, r0
 28a:	4c c0       	rjmp	.+152    	; 0x324 <PWM_init+0xf6>

    // Determine the base clock frequency based on OSCHFCTRLA settings
    switch (CLKCTRL.OSCHFCTRLA & CLKCTRL_FRQSEL_gm) {
        case CLKCTRL_FRQSEL_1M_gc: base_freq = 1000000; break;
        case CLKCTRL_FRQSEL_2M_gc: base_freq = 2000000; break;
 28c:	0f 2e       	mov	r0, r31
 28e:	f0 e8       	ldi	r31, 0x80	; 128
 290:	4f 2e       	mov	r4, r31
 292:	f4 e8       	ldi	r31, 0x84	; 132
 294:	5f 2e       	mov	r5, r31
 296:	fe e1       	ldi	r31, 0x1E	; 30
 298:	6f 2e       	mov	r6, r31
 29a:	71 2c       	mov	r7, r1
 29c:	f0 2d       	mov	r31, r0
 29e:	42 c0       	rjmp	.+132    	; 0x324 <PWM_init+0xf6>
        case CLKCTRL_FRQSEL_3M_gc: base_freq = 3000000; break;
 2a0:	0f 2e       	mov	r0, r31
 2a2:	f0 ec       	ldi	r31, 0xC0	; 192
 2a4:	4f 2e       	mov	r4, r31
 2a6:	f6 ec       	ldi	r31, 0xC6	; 198
 2a8:	5f 2e       	mov	r5, r31
 2aa:	fd e2       	ldi	r31, 0x2D	; 45
 2ac:	6f 2e       	mov	r6, r31
 2ae:	71 2c       	mov	r7, r1
 2b0:	f0 2d       	mov	r31, r0
 2b2:	38 c0       	rjmp	.+112    	; 0x324 <PWM_init+0xf6>
        case CLKCTRL_FRQSEL_8M_gc: base_freq = 8000000; break;
 2b4:	0f 2e       	mov	r0, r31
 2b6:	41 2c       	mov	r4, r1
 2b8:	f2 e1       	ldi	r31, 0x12	; 18
 2ba:	5f 2e       	mov	r5, r31
 2bc:	fa e7       	ldi	r31, 0x7A	; 122
 2be:	6f 2e       	mov	r6, r31
 2c0:	71 2c       	mov	r7, r1
 2c2:	f0 2d       	mov	r31, r0
 2c4:	2f c0       	rjmp	.+94     	; 0x324 <PWM_init+0xf6>
        case CLKCTRL_FRQSEL_12M_gc: base_freq = 12000000; break;
 2c6:	0f 2e       	mov	r0, r31
 2c8:	41 2c       	mov	r4, r1
 2ca:	fb e1       	ldi	r31, 0x1B	; 27
 2cc:	5f 2e       	mov	r5, r31
 2ce:	f7 eb       	ldi	r31, 0xB7	; 183
 2d0:	6f 2e       	mov	r6, r31
 2d2:	71 2c       	mov	r7, r1
 2d4:	f0 2d       	mov	r31, r0
 2d6:	26 c0       	rjmp	.+76     	; 0x324 <PWM_init+0xf6>
        case CLKCTRL_FRQSEL_16M_gc: base_freq = 16000000; break;
 2d8:	0f 2e       	mov	r0, r31
 2da:	41 2c       	mov	r4, r1
 2dc:	f4 e2       	ldi	r31, 0x24	; 36
 2de:	5f 2e       	mov	r5, r31
 2e0:	f4 ef       	ldi	r31, 0xF4	; 244
 2e2:	6f 2e       	mov	r6, r31
 2e4:	71 2c       	mov	r7, r1
 2e6:	f0 2d       	mov	r31, r0
 2e8:	1d c0       	rjmp	.+58     	; 0x324 <PWM_init+0xf6>
        case CLKCTRL_FRQSEL_20M_gc: base_freq = 20000000; break;
 2ea:	0f 2e       	mov	r0, r31
 2ec:	41 2c       	mov	r4, r1
 2ee:	fd e2       	ldi	r31, 0x2D	; 45
 2f0:	5f 2e       	mov	r5, r31
 2f2:	f1 e3       	ldi	r31, 0x31	; 49
 2f4:	6f 2e       	mov	r6, r31
 2f6:	77 24       	eor	r7, r7
 2f8:	73 94       	inc	r7
 2fa:	f0 2d       	mov	r31, r0
 2fc:	13 c0       	rjmp	.+38     	; 0x324 <PWM_init+0xf6>
        case CLKCTRL_FRQSEL_24M_gc: base_freq = 24000000; break;
 2fe:	0f 2e       	mov	r0, r31
 300:	41 2c       	mov	r4, r1
 302:	f6 e3       	ldi	r31, 0x36	; 54
 304:	5f 2e       	mov	r5, r31
 306:	fe e6       	ldi	r31, 0x6E	; 110
 308:	6f 2e       	mov	r6, r31
 30a:	77 24       	eor	r7, r7
 30c:	73 94       	inc	r7
 30e:	f0 2d       	mov	r31, r0
 310:	09 c0       	rjmp	.+18     	; 0x324 <PWM_init+0xf6>
void PWM_init(uint32_t target_freq, float duty_cycle) {
    uint32_t base_freq = 4000000; ///< Default F_CPU. Adjust if using EXCLK or PLL clock source is EXCLK as well.

    // Determine the base clock frequency based on OSCHFCTRLA settings
    switch (CLKCTRL.OSCHFCTRLA & CLKCTRL_FRQSEL_gm) {
        case CLKCTRL_FRQSEL_1M_gc: base_freq = 1000000; break;
 312:	0f 2e       	mov	r0, r31
 314:	f0 e4       	ldi	r31, 0x40	; 64
 316:	4f 2e       	mov	r4, r31
 318:	f2 e4       	ldi	r31, 0x42	; 66
 31a:	5f 2e       	mov	r5, r31
 31c:	ff e0       	ldi	r31, 0x0F	; 15
 31e:	6f 2e       	mov	r6, r31
 320:	71 2c       	mov	r7, r1
 322:	f0 2d       	mov	r31, r0
        case CLKCTRL_FRQSEL_20M_gc: base_freq = 20000000; break;
        case CLKCTRL_FRQSEL_24M_gc: base_freq = 24000000; break;
    }

    // Adjust base frequency for peripheral clock prescaler
    if ((TCD0.CTRLA & TCD_CLKSEL_gm) == TCD_CLKSEL_CLKPER_gc) {
 324:	80 91 80 0b 	lds	r24, 0x0B80	; 0x800b80 <__TEXT_REGION_LENGTH__+0x7f0b80>
 328:	80 76       	andi	r24, 0x60	; 96
 32a:	80 36       	cpi	r24, 0x60	; 96
 32c:	09 f0       	breq	.+2      	; 0x330 <PWM_init+0x102>
 32e:	90 c0       	rjmp	.+288    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
        if (CLKCTRL.MCLKCTRLB & CLKCTRL_PEN_bm) {
 330:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f0061>
 334:	80 ff       	sbrs	r24, 0
 336:	8c c0       	rjmp	.+280    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
            switch (CLKCTRL.MCLKCTRLB & CLKCTRL_PDIV_gm) {
 338:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f0061>
 33c:	e8 2f       	mov	r30, r24
 33e:	ee 71       	andi	r30, 0x1E	; 30
 340:	8e 2f       	mov	r24, r30
 342:	90 e0       	ldi	r25, 0x00	; 0
 344:	89 31       	cpi	r24, 0x19	; 25
 346:	91 05       	cpc	r25, r1
 348:	08 f0       	brcs	.+2      	; 0x34c <PWM_init+0x11e>
 34a:	82 c0       	rjmp	.+260    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
 34c:	fc 01       	movw	r30, r24
 34e:	e3 59       	subi	r30, 0x93	; 147
 350:	ff 4f       	sbci	r31, 0xFF	; 255
 352:	0c 94 7c 05 	jmp	0xaf8	; 0xaf8 <__tablejump2__>
                case CLKCTRL_PDIV_2X_gc:  base_freq /= 2; break;
 356:	76 94       	lsr	r7
 358:	67 94       	ror	r6
 35a:	57 94       	ror	r5
 35c:	47 94       	ror	r4
 35e:	78 c0       	rjmp	.+240    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_4X_gc:  base_freq /= 4; break;
 360:	76 94       	lsr	r7
 362:	67 94       	ror	r6
 364:	57 94       	ror	r5
 366:	47 94       	ror	r4
 368:	76 94       	lsr	r7
 36a:	67 94       	ror	r6
 36c:	57 94       	ror	r5
 36e:	47 94       	ror	r4
 370:	6f c0       	rjmp	.+222    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_6X_gc:  base_freq /= 6; break;
 372:	c3 01       	movw	r24, r6
 374:	b2 01       	movw	r22, r4
 376:	2b ea       	ldi	r18, 0xAB	; 171
 378:	3a ea       	ldi	r19, 0xAA	; 170
 37a:	4a ea       	ldi	r20, 0xAA	; 170
 37c:	5a ea       	ldi	r21, 0xAA	; 170
 37e:	0e 94 8d 05 	call	0xb1a	; 0xb1a <__umulsidi3>
 382:	00 e2       	ldi	r16, 0x20	; 32
 384:	0e 94 ba 05 	call	0xb74	; 0xb74 <__lshrdi3>
 388:	29 83       	std	Y+1, r18	; 0x01
 38a:	3a 83       	std	Y+2, r19	; 0x02
 38c:	4b 83       	std	Y+3, r20	; 0x03
 38e:	5c 83       	std	Y+4, r21	; 0x04
 390:	6d 83       	std	Y+5, r22	; 0x05
 392:	7e 83       	std	Y+6, r23	; 0x06
 394:	8f 83       	std	Y+7, r24	; 0x07
 396:	98 87       	std	Y+8, r25	; 0x08
 398:	49 80       	ldd	r4, Y+1	; 0x01
 39a:	5a 80       	ldd	r5, Y+2	; 0x02
 39c:	6b 80       	ldd	r6, Y+3	; 0x03
 39e:	7c 80       	ldd	r7, Y+4	; 0x04
 3a0:	76 94       	lsr	r7
 3a2:	67 94       	ror	r6
 3a4:	57 94       	ror	r5
 3a6:	47 94       	ror	r4
 3a8:	76 94       	lsr	r7
 3aa:	67 94       	ror	r6
 3ac:	57 94       	ror	r5
 3ae:	47 94       	ror	r4
 3b0:	4f c0       	rjmp	.+158    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_8X_gc:  base_freq /= 8; break;
 3b2:	68 94       	set
 3b4:	12 f8       	bld	r1, 2
 3b6:	76 94       	lsr	r7
 3b8:	67 94       	ror	r6
 3ba:	57 94       	ror	r5
 3bc:	47 94       	ror	r4
 3be:	16 94       	lsr	r1
 3c0:	d1 f7       	brne	.-12     	; 0x3b6 <PWM_init+0x188>
 3c2:	46 c0       	rjmp	.+140    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_10X_gc: base_freq /= 10; break;
 3c4:	c3 01       	movw	r24, r6
 3c6:	b2 01       	movw	r22, r4
 3c8:	2a e0       	ldi	r18, 0x0A	; 10
 3ca:	30 e0       	ldi	r19, 0x00	; 0
 3cc:	40 e0       	ldi	r20, 0x00	; 0
 3ce:	50 e0       	ldi	r21, 0x00	; 0
 3d0:	0e 94 5a 05 	call	0xab4	; 0xab4 <__udivmodsi4>
 3d4:	29 01       	movw	r4, r18
 3d6:	3a 01       	movw	r6, r20
 3d8:	3b c0       	rjmp	.+118    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_12X_gc: base_freq /= 12; break;
 3da:	c3 01       	movw	r24, r6
 3dc:	b2 01       	movw	r22, r4
 3de:	2c e0       	ldi	r18, 0x0C	; 12
 3e0:	30 e0       	ldi	r19, 0x00	; 0
 3e2:	40 e0       	ldi	r20, 0x00	; 0
 3e4:	50 e0       	ldi	r21, 0x00	; 0
 3e6:	0e 94 5a 05 	call	0xab4	; 0xab4 <__udivmodsi4>
 3ea:	29 01       	movw	r4, r18
 3ec:	3a 01       	movw	r6, r20
 3ee:	30 c0       	rjmp	.+96     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_16X_gc: base_freq /= 16; break;
 3f0:	68 94       	set
 3f2:	13 f8       	bld	r1, 3
 3f4:	76 94       	lsr	r7
 3f6:	67 94       	ror	r6
 3f8:	57 94       	ror	r5
 3fa:	47 94       	ror	r4
 3fc:	16 94       	lsr	r1
 3fe:	d1 f7       	brne	.-12     	; 0x3f4 <PWM_init+0x1c6>
 400:	27 c0       	rjmp	.+78     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_24X_gc: base_freq /= 24; break;
 402:	c3 01       	movw	r24, r6
 404:	b2 01       	movw	r22, r4
 406:	28 e1       	ldi	r18, 0x18	; 24
 408:	30 e0       	ldi	r19, 0x00	; 0
 40a:	40 e0       	ldi	r20, 0x00	; 0
 40c:	50 e0       	ldi	r21, 0x00	; 0
 40e:	0e 94 5a 05 	call	0xab4	; 0xab4 <__udivmodsi4>
 412:	29 01       	movw	r4, r18
 414:	3a 01       	movw	r6, r20
 416:	1c c0       	rjmp	.+56     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_32X_gc: base_freq /= 32; break;
 418:	68 94       	set
 41a:	14 f8       	bld	r1, 4
 41c:	76 94       	lsr	r7
 41e:	67 94       	ror	r6
 420:	57 94       	ror	r5
 422:	47 94       	ror	r4
 424:	16 94       	lsr	r1
 426:	d1 f7       	brne	.-12     	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
 428:	13 c0       	rjmp	.+38     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_48X_gc: base_freq /= 48; break;
 42a:	c3 01       	movw	r24, r6
 42c:	b2 01       	movw	r22, r4
 42e:	20 e3       	ldi	r18, 0x30	; 48
 430:	30 e0       	ldi	r19, 0x00	; 0
 432:	40 e0       	ldi	r20, 0x00	; 0
 434:	50 e0       	ldi	r21, 0x00	; 0
 436:	0e 94 5a 05 	call	0xab4	; 0xab4 <__udivmodsi4>
 43a:	29 01       	movw	r4, r18
 43c:	3a 01       	movw	r6, r20
 43e:	08 c0       	rjmp	.+16     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
                case CLKCTRL_PDIV_64X_gc: base_freq /= 64; break;
 440:	68 94       	set
 442:	15 f8       	bld	r1, 5
 444:	76 94       	lsr	r7
 446:	67 94       	ror	r6
 448:	57 94       	ror	r5
 44a:	47 94       	ror	r4
 44c:	16 94       	lsr	r1
 44e:	d1 f7       	brne	.-12     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
            }
        }
    }

    // Adjust base frequency for PLL
    if ((TCD0.CTRLA & TCD_CLKSEL_gm) == TCD_CLKSEL_PLL_gc) {
 450:	80 91 80 0b 	lds	r24, 0x0B80	; 0x800b80 <__TEXT_REGION_LENGTH__+0x7f0b80>
 454:	80 76       	andi	r24, 0x60	; 96
 456:	80 32       	cpi	r24, 0x20	; 32
 458:	79 f5       	brne	.+94     	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
        if ((CLKCTRL.PLLCTRLA & CLKCTRL_PLLCTRLA) == CLKCTRL_MULFAC_2x_gc) {
 45a:	90 91 70 00 	lds	r25, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f0070>
 45e:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f0070>
 462:	89 23       	and	r24, r25
 464:	81 30       	cpi	r24, 0x01	; 1
 466:	29 f4       	brne	.+10     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
            base_freq *= 2;
 468:	44 0c       	add	r4, r4
 46a:	55 1c       	adc	r5, r5
 46c:	66 1c       	adc	r6, r6
 46e:	77 1c       	adc	r7, r7
 470:	11 c0       	rjmp	.+34     	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
        } else if ((CLKCTRL.PLLCTRLA & CLKCTRL_PLLCTRLA) == CLKCTRL_MULFAC_3x_gc) {
 472:	90 91 70 00 	lds	r25, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f0070>
 476:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f0070>
 47a:	89 23       	and	r24, r25
 47c:	82 30       	cpi	r24, 0x02	; 2
 47e:	51 f4       	brne	.+20     	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
            base_freq *= 3;
 480:	d3 01       	movw	r26, r6
 482:	c2 01       	movw	r24, r4
 484:	88 0f       	add	r24, r24
 486:	99 1f       	adc	r25, r25
 488:	aa 1f       	adc	r26, r26
 48a:	bb 1f       	adc	r27, r27
 48c:	48 0e       	add	r4, r24
 48e:	59 1e       	adc	r5, r25
 490:	6a 1e       	adc	r6, r26
 492:	7b 1e       	adc	r7, r27
        }

        if (base_freq > 48000000) {
 494:	81 e0       	ldi	r24, 0x01	; 1
 496:	48 16       	cp	r4, r24
 498:	8c e6       	ldi	r24, 0x6C	; 108
 49a:	58 06       	cpc	r5, r24
 49c:	8c ed       	ldi	r24, 0xDC	; 220
 49e:	68 06       	cpc	r6, r24
 4a0:	82 e0       	ldi	r24, 0x02	; 2
 4a2:	78 06       	cpc	r7, r24
 4a4:	48 f0       	brcs	.+18     	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
            base_freq = 48000000; ///< Cap at 48 MHz (maximum PLL frequency)
 4a6:	0f 2e       	mov	r0, r31
 4a8:	41 2c       	mov	r4, r1
 4aa:	fc e6       	ldi	r31, 0x6C	; 108
 4ac:	5f 2e       	mov	r5, r31
 4ae:	fc ed       	ldi	r31, 0xDC	; 220
 4b0:	6f 2e       	mov	r6, r31
 4b2:	f2 e0       	ldi	r31, 0x02	; 2
 4b4:	7f 2e       	mov	r7, r31
 4b6:	f0 2d       	mov	r31, r0
        }
    }

    // Calculate TCD prescaler
    uint8_t TCD_prescaler = 1;
    switch (TCD0.CTRLA & TCD_CNTPRES_gm) {
 4b8:	80 91 80 0b 	lds	r24, 0x0B80	; 0x800b80 <__TEXT_REGION_LENGTH__+0x7f0b80>
 4bc:	88 71       	andi	r24, 0x18	; 24
 4be:	88 30       	cpi	r24, 0x08	; 8
 4c0:	31 f0       	breq	.+12     	; 0x4ce <__LOCK_REGION_LENGTH__+0xce>
 4c2:	80 31       	cpi	r24, 0x10	; 16
 4c4:	11 f0       	breq	.+4      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
            base_freq = 48000000; ///< Cap at 48 MHz (maximum PLL frequency)
        }
    }

    // Calculate TCD prescaler
    uint8_t TCD_prescaler = 1;
 4c6:	a1 e0       	ldi	r26, 0x01	; 1
 4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
    switch (TCD0.CTRLA & TCD_CNTPRES_gm) {
        case TCD_CNTPRES_DIV4_gc:  TCD_prescaler = 4; break;
        case TCD_CNTPRES_DIV32_gc: TCD_prescaler = 32; break;
 4ca:	a0 e2       	ldi	r26, 0x20	; 32
 4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
    }

    // Calculate TCD prescaler
    uint8_t TCD_prescaler = 1;
    switch (TCD0.CTRLA & TCD_CNTPRES_gm) {
        case TCD_CNTPRES_DIV4_gc:  TCD_prescaler = 4; break;
 4ce:	a4 e0       	ldi	r26, 0x04	; 4
        case TCD_CNTPRES_DIV32_gc: TCD_prescaler = 32; break;
    }

    // Calculate compare registers
    uint16_t cmpbclr = (base_freq / (TCD_prescaler * target_freq * 2)) - 1;
 4d0:	b0 e0       	ldi	r27, 0x00	; 0
 4d2:	a5 01       	movw	r20, r10
 4d4:	94 01       	movw	r18, r8
 4d6:	0e 94 82 05 	call	0xb04	; 0xb04 <__muluhisi3>
 4da:	9b 01       	movw	r18, r22
 4dc:	ac 01       	movw	r20, r24
 4de:	22 0f       	add	r18, r18
 4e0:	33 1f       	adc	r19, r19
 4e2:	44 1f       	adc	r20, r20
 4e4:	55 1f       	adc	r21, r21
 4e6:	c3 01       	movw	r24, r6
 4e8:	b2 01       	movw	r22, r4
 4ea:	0e 94 5a 05 	call	0xab4	; 0xab4 <__udivmodsi4>
 4ee:	59 01       	movw	r10, r18
 4f0:	81 e0       	ldi	r24, 0x01	; 1
 4f2:	a8 1a       	sub	r10, r24
 4f4:	b1 08       	sbc	r11, r1
    uint16_t cmpaset = (uint16_t)(cmpbclr * (duty_cycle / 100.0f)) + 1;
 4f6:	20 e0       	ldi	r18, 0x00	; 0
 4f8:	30 e0       	ldi	r19, 0x00	; 0
 4fa:	48 ec       	ldi	r20, 0xC8	; 200
 4fc:	52 e4       	ldi	r21, 0x42	; 66
 4fe:	c7 01       	movw	r24, r14
 500:	b6 01       	movw	r22, r12
 502:	0e 94 be 03 	call	0x77c	; 0x77c <__divsf3>
 506:	6b 01       	movw	r12, r22
 508:	7c 01       	movw	r14, r24
 50a:	b5 01       	movw	r22, r10
 50c:	80 e0       	ldi	r24, 0x00	; 0
 50e:	90 e0       	ldi	r25, 0x00	; 0
 510:	0e 94 5f 04 	call	0x8be	; 0x8be <__floatunsisf>
 514:	a7 01       	movw	r20, r14
 516:	96 01       	movw	r18, r12
 518:	0e 94 ed 04 	call	0x9da	; 0x9da <__mulsf3>
 51c:	0e 94 30 04 	call	0x860	; 0x860 <__fixunssfsi>
 520:	6f 5f       	subi	r22, 0xFF	; 255
 522:	7f 4f       	sbci	r23, 0xFF	; 255
    uint16_t cmpbset = cmpbclr - cmpaset - 1;
 524:	c5 01       	movw	r24, r10
 526:	86 1b       	sub	r24, r22
 528:	97 0b       	sbc	r25, r23
 52a:	01 97       	sbiw	r24, 0x01	; 1

    // Set TCD compare registers
    TCD0.CMPBCLR = cmpbclr;
 52c:	e0 e8       	ldi	r30, 0x80	; 128
 52e:	fb e0       	ldi	r31, 0x0B	; 11
 530:	a6 a6       	std	Z+46, r10	; 0x2e
 532:	b7 a6       	std	Z+47, r11	; 0x2f
    TCD0.CMPBSET = cmpbset;
 534:	84 a7       	std	Z+44, r24	; 0x2c
 536:	95 a7       	std	Z+45, r25	; 0x2d
    TCD0.CMPASET = cmpaset;
 538:	60 a7       	std	Z+40, r22	; 0x28
 53a:	71 a7       	std	Z+41, r23	; 0x29

}
 53c:	28 96       	adiw	r28, 0x08	; 8
 53e:	cd bf       	out	0x3d, r28	; 61
 540:	de bf       	out	0x3e, r29	; 62
 542:	df 91       	pop	r29
 544:	cf 91       	pop	r28
 546:	0f 91       	pop	r16
 548:	ff 90       	pop	r15
 54a:	ef 90       	pop	r14
 54c:	df 90       	pop	r13
 54e:	cf 90       	pop	r12
 550:	bf 90       	pop	r11
 552:	af 90       	pop	r10
 554:	9f 90       	pop	r9
 556:	8f 90       	pop	r8
 558:	7f 90       	pop	r7
 55a:	6f 90       	pop	r6
 55c:	5f 90       	pop	r5
 55e:	4f 90       	pop	r4
 560:	08 95       	ret

00000562 <TCD0_init>:
 * 
 * @details Configures the waveform generation mode, fault control, and clock source.
 *          This function also selects the WOC (Waveform Output Compare) pin configuration.
 */
void TCD0_init() {
    PORTMUX.TCDROUTEA = PORTMUX_TCD0_ALT4_gc; ///< Select alternative WOC pin variant 4
 562:	84 e0       	ldi	r24, 0x04	; 4
 564:	80 93 e9 05 	sts	0x05E9, r24	; 0x8005e9 <__TEXT_REGION_LENGTH__+0x7f05e9>
    ccp_write_io((uint8_t *) &TCD0.FAULTCTRL, TCD_CMPCEN_bm); ///< Enable WOC on PD4 (pin 14)
 568:	60 e4       	ldi	r22, 0x40	; 64
 56a:	82 e9       	ldi	r24, 0x92	; 146
 56c:	9b e0       	ldi	r25, 0x0B	; 11
 56e:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ccp_write_io>

    TCD0.CTRLB = TCD_WGMODE_DS_gc; ///< Set waveform mode to double slope
 572:	83 e0       	ldi	r24, 0x03	; 3
 574:	80 93 81 0b 	sts	0x0B81, r24	; 0x800b81 <__TEXT_REGION_LENGTH__+0x7f0b81>

    while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until TCD is ready for configuration
 578:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
 57c:	80 ff       	sbrs	r24, 0
 57e:	fc cf       	rjmp	.-8      	; 0x578 <TCD0_init+0x16>
    TCD0.CTRLA = TCD_CLKSEL_PLL_gc | ///< Select PLL as clock source
 580:	80 e2       	ldi	r24, 0x20	; 32
 582:	80 93 80 0b 	sts	0x0B80, r24	; 0x800b80 <__TEXT_REGION_LENGTH__+0x7f0b80>
 586:	08 95       	ret

00000588 <TLE9201SG_Diagnosis>:

	if (loop_count > 65535.0) {
		return 0;
	}
	return (uint16_t)(loop_count + 0.5); // Suapvaliname iki artimiausio sveiko skaièiaus
}
 588:	e1 e0       	ldi	r30, 0x01	; 1
 58a:	f0 e6       	ldi	r31, 0x60	; 96
 58c:	81 81       	ldd	r24, Z+1	; 0x01
 58e:	98 2f       	mov	r25, r24
 590:	99 1f       	adc	r25, r25
 592:	99 27       	eor	r25, r25
 594:	99 1f       	adc	r25, r25
 596:	93 83       	std	Z+3, r25	; 0x03
 598:	86 fb       	bst	r24, 6
 59a:	99 27       	eor	r25, r25
 59c:	90 f9       	bld	r25, 0
 59e:	94 83       	std	Z+4, r25	; 0x04
 5a0:	85 fb       	bst	r24, 5
 5a2:	99 27       	eor	r25, r25
 5a4:	90 f9       	bld	r25, 0
 5a6:	95 83       	std	Z+5, r25	; 0x05
 5a8:	84 fb       	bst	r24, 4
 5aa:	99 27       	eor	r25, r25
 5ac:	90 f9       	bld	r25, 0
 5ae:	96 83       	std	Z+6, r25	; 0x06
 5b0:	8f 70       	andi	r24, 0x0F	; 15
 5b2:	87 83       	std	Z+7, r24	; 0x07
 5b4:	8f 30       	cpi	r24, 0x0F	; 15
 5b6:	11 f0       	breq	.+4      	; 0x5bc <TLE9201SG_Diagnosis+0x34>
 5b8:	80 93 09 60 	sts	0x6009, r24	; 0x806009 <TLE9201SG+0x8>
 5bc:	08 95       	ret

000005be <TLE9201SG_Read_Control>:
 5be:	e1 e0       	ldi	r30, 0x01	; 1
 5c0:	f0 e6       	ldi	r31, 0x60	; 96
 5c2:	82 81       	ldd	r24, Z+2	; 0x02
 5c4:	98 2f       	mov	r25, r24
 5c6:	92 95       	swap	r25
 5c8:	96 95       	lsr	r25
 5ca:	97 70       	andi	r25, 0x07	; 7
 5cc:	91 87       	std	Z+9, r25	; 0x09
 5ce:	84 fb       	bst	r24, 4
 5d0:	99 27       	eor	r25, r25
 5d2:	90 f9       	bld	r25, 0
 5d4:	92 87       	std	Z+10, r25	; 0x0a
 5d6:	83 fb       	bst	r24, 3
 5d8:	99 27       	eor	r25, r25
 5da:	90 f9       	bld	r25, 0
 5dc:	93 87       	std	Z+11, r25	; 0x0b
 5de:	82 fb       	bst	r24, 2
 5e0:	99 27       	eor	r25, r25
 5e2:	90 f9       	bld	r25, 0
 5e4:	94 87       	std	Z+12, r25	; 0x0c
 5e6:	81 fb       	bst	r24, 1
 5e8:	99 27       	eor	r25, r25
 5ea:	90 f9       	bld	r25, 0
 5ec:	95 87       	std	Z+13, r25	; 0x0d
 5ee:	81 70       	andi	r24, 0x01	; 1
 5f0:	86 87       	std	Z+14, r24	; 0x0e
 5f2:	08 95       	ret

000005f4 <TLE9201SG_Write>:
 5f4:	cf 93       	push	r28
 5f6:	c8 2f       	mov	r28, r24
 5f8:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <SPI0_Start>
 5fc:	e1 e0       	ldi	r30, 0x01	; 1
 5fe:	f0 e6       	ldi	r31, 0x60	; 96
 600:	82 85       	ldd	r24, Z+10	; 0x0a
 602:	33 85       	ldd	r19, Z+11	; 0x0b
 604:	24 85       	ldd	r18, Z+12	; 0x0c
 606:	95 85       	ldd	r25, Z+13	; 0x0d
 608:	46 85       	ldd	r20, Z+14	; 0x0e
 60a:	6c 2f       	mov	r22, r28
 60c:	50 e1       	ldi	r21, 0x10	; 16
 60e:	85 9f       	mul	r24, r21
 610:	60 0d       	add	r22, r0
 612:	11 24       	eor	r1, r1
 614:	86 2f       	mov	r24, r22
 616:	33 0f       	add	r19, r19
 618:	33 0f       	add	r19, r19
 61a:	33 0f       	add	r19, r19
 61c:	83 0f       	add	r24, r19
 61e:	22 0f       	add	r18, r18
 620:	22 0f       	add	r18, r18
 622:	82 0f       	add	r24, r18
 624:	99 0f       	add	r25, r25
 626:	89 0f       	add	r24, r25
 628:	84 0f       	add	r24, r20
 62a:	80 93 44 09 	sts	0x0944, r24	; 0x800944 <__TEXT_REGION_LENGTH__+0x7f0944>
 62e:	80 91 43 09 	lds	r24, 0x0943	; 0x800943 <__TEXT_REGION_LENGTH__+0x7f0943>
 632:	88 23       	and	r24, r24
 634:	e4 f7       	brge	.-8      	; 0x62e <TLE9201SG_Write+0x3a>
 636:	0e 94 ff 00 	call	0x1fe	; 0x1fe <SPI0_Stop>
 63a:	80 91 00 60 	lds	r24, 0x6000	; 0x806000 <__DATA_REGION_ORIGIN__>
 63e:	83 30       	cpi	r24, 0x03	; 3
 640:	81 f0       	breq	.+32     	; 0x662 <TLE9201SG_Write+0x6e>
 642:	c0 3e       	cpi	r28, 0xE0	; 224
 644:	39 f4       	brne	.+14     	; 0x654 <TLE9201SG_Write+0x60>
 646:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7f0944>
 64a:	80 93 03 60 	sts	0x6003, r24	; 0x806003 <TLE9201SG+0x2>
 64e:	0e 94 df 02 	call	0x5be	; 0x5be <TLE9201SG_Read_Control>
 652:	1c c0       	rjmp	.+56     	; 0x68c <TLE9201SG_Write+0x98>
 654:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7f0944>
 658:	80 93 02 60 	sts	0x6002, r24	; 0x806002 <TLE9201SG+0x1>
 65c:	0e 94 c4 02 	call	0x588	; 0x588 <TLE9201SG_Diagnosis>
 660:	15 c0       	rjmp	.+42     	; 0x68c <TLE9201SG_Write+0x98>
 662:	c0 3e       	cpi	r28, 0xE0	; 224
 664:	39 f4       	brne	.+14     	; 0x674 <TLE9201SG_Write+0x80>
 666:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7f0944>
 66a:	10 92 03 60 	sts	0x6003, r1	; 0x806003 <TLE9201SG+0x2>
 66e:	0e 94 df 02 	call	0x5be	; 0x5be <TLE9201SG_Read_Control>
 672:	07 c0       	rjmp	.+14     	; 0x682 <TLE9201SG_Write+0x8e>
 674:	80 91 44 09 	lds	r24, 0x0944	; 0x800944 <__TEXT_REGION_LENGTH__+0x7f0944>
 678:	8f ed       	ldi	r24, 0xDF	; 223
 67a:	80 93 02 60 	sts	0x6002, r24	; 0x806002 <TLE9201SG+0x1>
 67e:	0e 94 c4 02 	call	0x588	; 0x588 <TLE9201SG_Diagnosis>
 682:	80 91 00 60 	lds	r24, 0x6000	; 0x806000 <__DATA_REGION_ORIGIN__>
 686:	8f 5f       	subi	r24, 0xFF	; 255
 688:	80 93 00 60 	sts	0x6000, r24	; 0x806000 <__DATA_REGION_ORIGIN__>
 68c:	cf 91       	pop	r28
 68e:	08 95       	ret

00000690 <TLE9201SG_Mode_init>:
 690:	80 93 11 60 	sts	0x6011, r24	; 0x806011 <TLE9201SG+0x10>
 694:	88 23       	and	r24, r24
 696:	61 f0       	breq	.+24     	; 0x6b0 <TLE9201SG_Mode_init+0x20>
 698:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <SPI0_init>
 69c:	e1 e0       	ldi	r30, 0x01	; 1
 69e:	f0 e6       	ldi	r31, 0x60	; 96
 6a0:	81 e0       	ldi	r24, 0x01	; 1
 6a2:	83 87       	std	Z+11, r24	; 0x0b
 6a4:	12 86       	std	Z+10, r1	; 0x0a
 6a6:	14 86       	std	Z+12, r1	; 0x0c
 6a8:	80 ee       	ldi	r24, 0xE0	; 224
 6aa:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <TLE9201SG_Write>
 6ae:	08 95       	ret
 6b0:	0e 94 a9 00 	call	0x152	; 0x152 <PLL_init>
 6b4:	0e 94 b1 02 	call	0x562	; 0x562 <TCD0_init>
 6b8:	e1 e0       	ldi	r30, 0x01	; 1
 6ba:	f0 e6       	ldi	r31, 0x60	; 96
 6bc:	61 89       	ldd	r22, Z+17	; 0x11
 6be:	72 89       	ldd	r23, Z+18	; 0x12
 6c0:	23 89       	ldd	r18, Z+19	; 0x13
 6c2:	34 89       	ldd	r19, Z+20	; 0x14
 6c4:	45 89       	ldd	r20, Z+21	; 0x15
 6c6:	56 89       	ldd	r21, Z+22	; 0x16
 6c8:	80 e0       	ldi	r24, 0x00	; 0
 6ca:	90 e0       	ldi	r25, 0x00	; 0
 6cc:	0e 94 17 01 	call	0x22e	; 0x22e <PWM_init>
 6d0:	08 95       	ret

000006d2 <TLE9201SG_ON>:
 6d2:	80 91 11 60 	lds	r24, 0x6011	; 0x806011 <TLE9201SG+0x10>
 6d6:	88 23       	and	r24, r24
 6d8:	21 f0       	breq	.+8      	; 0x6e2 <TLE9201SG_ON+0x10>
 6da:	81 e0       	ldi	r24, 0x01	; 1
 6dc:	80 93 0d 60 	sts	0x600D, r24	; 0x80600d <TLE9201SG+0xc>
 6e0:	08 95       	ret
 6e2:	80 e4       	ldi	r24, 0x40	; 64
 6e4:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
 6e8:	08 95       	ret

000006ea <TLE9201SG_OFF>:
 6ea:	80 91 11 60 	lds	r24, 0x6011	; 0x806011 <TLE9201SG+0x10>
 6ee:	88 23       	and	r24, r24
 6f0:	29 f0       	breq	.+10     	; 0x6fc <TLE9201SG_OFF+0x12>
 6f2:	10 92 0d 60 	sts	0x600D, r1	; 0x80600d <TLE9201SG+0xc>
 6f6:	0e 94 ff 00 	call	0x1fe	; 0x1fe <SPI0_Stop>
 6fa:	08 95       	ret
 6fc:	0e 94 0d 01 	call	0x21a	; 0x21a <TCD0_OFF>
 700:	80 e4       	ldi	r24, 0x40	; 64
 702:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
 706:	08 95       	ret

00000708 <TLE9201SG_DIR>:
 708:	90 91 11 60 	lds	r25, 0x6011	; 0x806011 <TLE9201SG+0x10>
 70c:	99 23       	and	r25, r25
 70e:	19 f0       	breq	.+6      	; 0x716 <TLE9201SG_DIR+0xe>
 710:	80 93 0e 60 	sts	0x600E, r24	; 0x80600e <TLE9201SG+0xd>
 714:	08 95       	ret
 716:	e0 e6       	ldi	r30, 0x60	; 96
 718:	f4 e0       	ldi	r31, 0x04	; 4
 71a:	24 81       	ldd	r18, Z+4	; 0x04
 71c:	30 e2       	ldi	r19, 0x20	; 32
 71e:	83 9f       	mul	r24, r19
 720:	c0 01       	movw	r24, r0
 722:	11 24       	eor	r1, r1
 724:	82 2b       	or	r24, r18
 726:	84 83       	std	Z+4, r24	; 0x04
 728:	08 95       	ret

0000072a <TLE9201SG_START>:

void TLE9201SG_START(){
 72a:	cf 93       	push	r28
 72c:	df 93       	push	r29
	if(TLE9201SG.mode){ //Mode SPI
 72e:	80 91 11 60 	lds	r24, 0x6011	; 0x806011 <TLE9201SG+0x10>
 732:	88 23       	and	r24, r24
 734:	a1 f0       	breq	.+40     	; 0x75e <TLE9201SG_START+0x34>

	double sig_period = (double)1 / (TLE9201SG.pwm_freq/10000), //100% or full period
		   sig_on = (double)TLE9201SG.duty_cycle * sig_period,
		   sig_off = sig_period*100 - sig_on;

		TLE9201SG.SPWM = 1;
 736:	c1 e0       	ldi	r28, 0x01	; 1
 738:	d0 e6       	ldi	r29, 0x60	; 96
 73a:	81 e0       	ldi	r24, 0x01	; 1
 73c:	8e 87       	std	Y+14, r24	; 0x0e
		TLE9201SG_Write(WR_CTRL_RD_DIA);
 73e:	80 ec       	ldi	r24, 0xC0	; 192
 740:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <TLE9201SG_Write>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 744:	8e e1       	ldi	r24, 0x1E	; 30
 746:	90 e0       	ldi	r25, 0x00	; 0
 748:	01 97       	sbiw	r24, 0x01	; 1
 74a:	f1 f7       	brne	.-4      	; 0x748 <TLE9201SG_START+0x1e>
		//_delay_loop_2(calculate_delay_loop2_value(sig_on)); //50us = 20khz //_delay can be changed with other timer exmpl.: TCA or TCB or RTC or even TCD
		//_delay_loop_2(6*sig_on);
		_delay_loop_2(30);
		TLE9201SG.SPWM = 0;
 74c:	1e 86       	std	Y+14, r1	; 0x0e
		TLE9201SG_Write(WR_CTRL_RD_DIA);
 74e:	80 ec       	ldi	r24, 0xC0	; 192
 750:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <TLE9201SG_Write>
 754:	8e e0       	ldi	r24, 0x0E	; 14
 756:	91 e0       	ldi	r25, 0x01	; 1
 758:	01 97       	sbiw	r24, 0x01	; 1
 75a:	f1 f7       	brne	.-4      	; 0x758 <TLE9201SG_START+0x2e>
 75c:	02 c0       	rjmp	.+4      	; 0x762 <TLE9201SG_START+0x38>
		//_delay_loop_2(calculate_delay_loop2_value(sig_off));	
		//_delay_loop_2(6*sig_off);
		_delay_loop_2(270);
	}
	else{
		TCD0_ON();
 75e:	0e 94 03 01 	call	0x206	; 0x206 <TCD0_ON>
	}	
}
 762:	df 91       	pop	r29
 764:	cf 91       	pop	r28
 766:	08 95       	ret

00000768 <TLE9201SG_STOP>:

void TLE9201SG_STOP(){
	if(TLE9201SG.mode){ //Mode SPI
 768:	80 91 11 60 	lds	r24, 0x6011	; 0x806011 <TLE9201SG+0x10>
 76c:	88 23       	and	r24, r24
 76e:	19 f0       	breq	.+6      	; 0x776 <TLE9201SG_STOP+0xe>
		SPI0_Stop();
 770:	0e 94 ff 00 	call	0x1fe	; 0x1fe <SPI0_Stop>
 774:	08 95       	ret
	}
	else{
		TCD0_OFF();
 776:	0e 94 0d 01 	call	0x21a	; 0x21a <TCD0_OFF>
 77a:	08 95       	ret

0000077c <__divsf3>:
 77c:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <__divsf3x>
 780:	0c 94 b3 04 	jmp	0x966	; 0x966 <__fp_round>
 784:	0e 94 ac 04 	call	0x958	; 0x958 <__fp_pscB>
 788:	58 f0       	brcs	.+22     	; 0x7a0 <__divsf3+0x24>
 78a:	0e 94 a5 04 	call	0x94a	; 0x94a <__fp_pscA>
 78e:	40 f0       	brcs	.+16     	; 0x7a0 <__divsf3+0x24>
 790:	29 f4       	brne	.+10     	; 0x79c <__divsf3+0x20>
 792:	5f 3f       	cpi	r21, 0xFF	; 255
 794:	29 f0       	breq	.+10     	; 0x7a0 <__divsf3+0x24>
 796:	0c 94 9c 04 	jmp	0x938	; 0x938 <__fp_inf>
 79a:	51 11       	cpse	r21, r1
 79c:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_szero>
 7a0:	0c 94 a2 04 	jmp	0x944	; 0x944 <__fp_nan>

000007a4 <__divsf3x>:
 7a4:	0e 94 c4 04 	call	0x988	; 0x988 <__fp_split3>
 7a8:	68 f3       	brcs	.-38     	; 0x784 <__divsf3+0x8>

000007aa <__divsf3_pse>:
 7aa:	99 23       	and	r25, r25
 7ac:	b1 f3       	breq	.-20     	; 0x79a <__divsf3+0x1e>
 7ae:	55 23       	and	r21, r21
 7b0:	91 f3       	breq	.-28     	; 0x796 <__divsf3+0x1a>
 7b2:	95 1b       	sub	r25, r21
 7b4:	55 0b       	sbc	r21, r21
 7b6:	bb 27       	eor	r27, r27
 7b8:	aa 27       	eor	r26, r26
 7ba:	62 17       	cp	r22, r18
 7bc:	73 07       	cpc	r23, r19
 7be:	84 07       	cpc	r24, r20
 7c0:	38 f0       	brcs	.+14     	; 0x7d0 <__divsf3_pse+0x26>
 7c2:	9f 5f       	subi	r25, 0xFF	; 255
 7c4:	5f 4f       	sbci	r21, 0xFF	; 255
 7c6:	22 0f       	add	r18, r18
 7c8:	33 1f       	adc	r19, r19
 7ca:	44 1f       	adc	r20, r20
 7cc:	aa 1f       	adc	r26, r26
 7ce:	a9 f3       	breq	.-22     	; 0x7ba <__divsf3_pse+0x10>
 7d0:	35 d0       	rcall	.+106    	; 0x83c <__divsf3_pse+0x92>
 7d2:	0e 2e       	mov	r0, r30
 7d4:	3a f0       	brmi	.+14     	; 0x7e4 <__divsf3_pse+0x3a>
 7d6:	e0 e8       	ldi	r30, 0x80	; 128
 7d8:	32 d0       	rcall	.+100    	; 0x83e <__divsf3_pse+0x94>
 7da:	91 50       	subi	r25, 0x01	; 1
 7dc:	50 40       	sbci	r21, 0x00	; 0
 7de:	e6 95       	lsr	r30
 7e0:	00 1c       	adc	r0, r0
 7e2:	ca f7       	brpl	.-14     	; 0x7d6 <__divsf3_pse+0x2c>
 7e4:	2b d0       	rcall	.+86     	; 0x83c <__divsf3_pse+0x92>
 7e6:	fe 2f       	mov	r31, r30
 7e8:	29 d0       	rcall	.+82     	; 0x83c <__divsf3_pse+0x92>
 7ea:	66 0f       	add	r22, r22
 7ec:	77 1f       	adc	r23, r23
 7ee:	88 1f       	adc	r24, r24
 7f0:	bb 1f       	adc	r27, r27
 7f2:	26 17       	cp	r18, r22
 7f4:	37 07       	cpc	r19, r23
 7f6:	48 07       	cpc	r20, r24
 7f8:	ab 07       	cpc	r26, r27
 7fa:	b0 e8       	ldi	r27, 0x80	; 128
 7fc:	09 f0       	breq	.+2      	; 0x800 <__divsf3_pse+0x56>
 7fe:	bb 0b       	sbc	r27, r27
 800:	80 2d       	mov	r24, r0
 802:	bf 01       	movw	r22, r30
 804:	ff 27       	eor	r31, r31
 806:	93 58       	subi	r25, 0x83	; 131
 808:	5f 4f       	sbci	r21, 0xFF	; 255
 80a:	3a f0       	brmi	.+14     	; 0x81a <__divsf3_pse+0x70>
 80c:	9e 3f       	cpi	r25, 0xFE	; 254
 80e:	51 05       	cpc	r21, r1
 810:	78 f0       	brcs	.+30     	; 0x830 <__divsf3_pse+0x86>
 812:	0c 94 9c 04 	jmp	0x938	; 0x938 <__fp_inf>
 816:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_szero>
 81a:	5f 3f       	cpi	r21, 0xFF	; 255
 81c:	e4 f3       	brlt	.-8      	; 0x816 <__divsf3_pse+0x6c>
 81e:	98 3e       	cpi	r25, 0xE8	; 232
 820:	d4 f3       	brlt	.-12     	; 0x816 <__divsf3_pse+0x6c>
 822:	86 95       	lsr	r24
 824:	77 95       	ror	r23
 826:	67 95       	ror	r22
 828:	b7 95       	ror	r27
 82a:	f7 95       	ror	r31
 82c:	9f 5f       	subi	r25, 0xFF	; 255
 82e:	c9 f7       	brne	.-14     	; 0x822 <__divsf3_pse+0x78>
 830:	88 0f       	add	r24, r24
 832:	91 1d       	adc	r25, r1
 834:	96 95       	lsr	r25
 836:	87 95       	ror	r24
 838:	97 f9       	bld	r25, 7
 83a:	08 95       	ret
 83c:	e1 e0       	ldi	r30, 0x01	; 1
 83e:	66 0f       	add	r22, r22
 840:	77 1f       	adc	r23, r23
 842:	88 1f       	adc	r24, r24
 844:	bb 1f       	adc	r27, r27
 846:	62 17       	cp	r22, r18
 848:	73 07       	cpc	r23, r19
 84a:	84 07       	cpc	r24, r20
 84c:	ba 07       	cpc	r27, r26
 84e:	20 f0       	brcs	.+8      	; 0x858 <__divsf3_pse+0xae>
 850:	62 1b       	sub	r22, r18
 852:	73 0b       	sbc	r23, r19
 854:	84 0b       	sbc	r24, r20
 856:	ba 0b       	sbc	r27, r26
 858:	ee 1f       	adc	r30, r30
 85a:	88 f7       	brcc	.-30     	; 0x83e <__divsf3_pse+0x94>
 85c:	e0 95       	com	r30
 85e:	08 95       	ret

00000860 <__fixunssfsi>:
 860:	0e 94 cc 04 	call	0x998	; 0x998 <__fp_splitA>
 864:	88 f0       	brcs	.+34     	; 0x888 <__fixunssfsi+0x28>
 866:	9f 57       	subi	r25, 0x7F	; 127
 868:	98 f0       	brcs	.+38     	; 0x890 <__fixunssfsi+0x30>
 86a:	b9 2f       	mov	r27, r25
 86c:	99 27       	eor	r25, r25
 86e:	b7 51       	subi	r27, 0x17	; 23
 870:	b0 f0       	brcs	.+44     	; 0x89e <__fixunssfsi+0x3e>
 872:	e1 f0       	breq	.+56     	; 0x8ac <__fixunssfsi+0x4c>
 874:	66 0f       	add	r22, r22
 876:	77 1f       	adc	r23, r23
 878:	88 1f       	adc	r24, r24
 87a:	99 1f       	adc	r25, r25
 87c:	1a f0       	brmi	.+6      	; 0x884 <__fixunssfsi+0x24>
 87e:	ba 95       	dec	r27
 880:	c9 f7       	brne	.-14     	; 0x874 <__fixunssfsi+0x14>
 882:	14 c0       	rjmp	.+40     	; 0x8ac <__fixunssfsi+0x4c>
 884:	b1 30       	cpi	r27, 0x01	; 1
 886:	91 f0       	breq	.+36     	; 0x8ac <__fixunssfsi+0x4c>
 888:	0e 94 e6 04 	call	0x9cc	; 0x9cc <__fp_zero>
 88c:	b1 e0       	ldi	r27, 0x01	; 1
 88e:	08 95       	ret
 890:	0c 94 e6 04 	jmp	0x9cc	; 0x9cc <__fp_zero>
 894:	67 2f       	mov	r22, r23
 896:	78 2f       	mov	r23, r24
 898:	88 27       	eor	r24, r24
 89a:	b8 5f       	subi	r27, 0xF8	; 248
 89c:	39 f0       	breq	.+14     	; 0x8ac <__fixunssfsi+0x4c>
 89e:	b9 3f       	cpi	r27, 0xF9	; 249
 8a0:	cc f3       	brlt	.-14     	; 0x894 <__fixunssfsi+0x34>
 8a2:	86 95       	lsr	r24
 8a4:	77 95       	ror	r23
 8a6:	67 95       	ror	r22
 8a8:	b3 95       	inc	r27
 8aa:	d9 f7       	brne	.-10     	; 0x8a2 <__fixunssfsi+0x42>
 8ac:	3e f4       	brtc	.+14     	; 0x8bc <__fixunssfsi+0x5c>
 8ae:	90 95       	com	r25
 8b0:	80 95       	com	r24
 8b2:	70 95       	com	r23
 8b4:	61 95       	neg	r22
 8b6:	7f 4f       	sbci	r23, 0xFF	; 255
 8b8:	8f 4f       	sbci	r24, 0xFF	; 255
 8ba:	9f 4f       	sbci	r25, 0xFF	; 255
 8bc:	08 95       	ret

000008be <__floatunsisf>:
 8be:	e8 94       	clt
 8c0:	09 c0       	rjmp	.+18     	; 0x8d4 <__floatsisf+0x12>

000008c2 <__floatsisf>:
 8c2:	97 fb       	bst	r25, 7
 8c4:	3e f4       	brtc	.+14     	; 0x8d4 <__floatsisf+0x12>
 8c6:	90 95       	com	r25
 8c8:	80 95       	com	r24
 8ca:	70 95       	com	r23
 8cc:	61 95       	neg	r22
 8ce:	7f 4f       	sbci	r23, 0xFF	; 255
 8d0:	8f 4f       	sbci	r24, 0xFF	; 255
 8d2:	9f 4f       	sbci	r25, 0xFF	; 255
 8d4:	99 23       	and	r25, r25
 8d6:	a9 f0       	breq	.+42     	; 0x902 <__floatsisf+0x40>
 8d8:	f9 2f       	mov	r31, r25
 8da:	96 e9       	ldi	r25, 0x96	; 150
 8dc:	bb 27       	eor	r27, r27
 8de:	93 95       	inc	r25
 8e0:	f6 95       	lsr	r31
 8e2:	87 95       	ror	r24
 8e4:	77 95       	ror	r23
 8e6:	67 95       	ror	r22
 8e8:	b7 95       	ror	r27
 8ea:	f1 11       	cpse	r31, r1
 8ec:	f8 cf       	rjmp	.-16     	; 0x8de <__floatsisf+0x1c>
 8ee:	fa f4       	brpl	.+62     	; 0x92e <__floatsisf+0x6c>
 8f0:	bb 0f       	add	r27, r27
 8f2:	11 f4       	brne	.+4      	; 0x8f8 <__floatsisf+0x36>
 8f4:	60 ff       	sbrs	r22, 0
 8f6:	1b c0       	rjmp	.+54     	; 0x92e <__floatsisf+0x6c>
 8f8:	6f 5f       	subi	r22, 0xFF	; 255
 8fa:	7f 4f       	sbci	r23, 0xFF	; 255
 8fc:	8f 4f       	sbci	r24, 0xFF	; 255
 8fe:	9f 4f       	sbci	r25, 0xFF	; 255
 900:	16 c0       	rjmp	.+44     	; 0x92e <__floatsisf+0x6c>
 902:	88 23       	and	r24, r24
 904:	11 f0       	breq	.+4      	; 0x90a <__floatsisf+0x48>
 906:	96 e9       	ldi	r25, 0x96	; 150
 908:	11 c0       	rjmp	.+34     	; 0x92c <__floatsisf+0x6a>
 90a:	77 23       	and	r23, r23
 90c:	21 f0       	breq	.+8      	; 0x916 <__floatsisf+0x54>
 90e:	9e e8       	ldi	r25, 0x8E	; 142
 910:	87 2f       	mov	r24, r23
 912:	76 2f       	mov	r23, r22
 914:	05 c0       	rjmp	.+10     	; 0x920 <__floatsisf+0x5e>
 916:	66 23       	and	r22, r22
 918:	71 f0       	breq	.+28     	; 0x936 <__floatsisf+0x74>
 91a:	96 e8       	ldi	r25, 0x86	; 134
 91c:	86 2f       	mov	r24, r22
 91e:	70 e0       	ldi	r23, 0x00	; 0
 920:	60 e0       	ldi	r22, 0x00	; 0
 922:	2a f0       	brmi	.+10     	; 0x92e <__floatsisf+0x6c>
 924:	9a 95       	dec	r25
 926:	66 0f       	add	r22, r22
 928:	77 1f       	adc	r23, r23
 92a:	88 1f       	adc	r24, r24
 92c:	da f7       	brpl	.-10     	; 0x924 <__floatsisf+0x62>
 92e:	88 0f       	add	r24, r24
 930:	96 95       	lsr	r25
 932:	87 95       	ror	r24
 934:	97 f9       	bld	r25, 7
 936:	08 95       	ret

00000938 <__fp_inf>:
 938:	97 f9       	bld	r25, 7
 93a:	9f 67       	ori	r25, 0x7F	; 127
 93c:	80 e8       	ldi	r24, 0x80	; 128
 93e:	70 e0       	ldi	r23, 0x00	; 0
 940:	60 e0       	ldi	r22, 0x00	; 0
 942:	08 95       	ret

00000944 <__fp_nan>:
 944:	9f ef       	ldi	r25, 0xFF	; 255
 946:	80 ec       	ldi	r24, 0xC0	; 192
 948:	08 95       	ret

0000094a <__fp_pscA>:
 94a:	00 24       	eor	r0, r0
 94c:	0a 94       	dec	r0
 94e:	16 16       	cp	r1, r22
 950:	17 06       	cpc	r1, r23
 952:	18 06       	cpc	r1, r24
 954:	09 06       	cpc	r0, r25
 956:	08 95       	ret

00000958 <__fp_pscB>:
 958:	00 24       	eor	r0, r0
 95a:	0a 94       	dec	r0
 95c:	12 16       	cp	r1, r18
 95e:	13 06       	cpc	r1, r19
 960:	14 06       	cpc	r1, r20
 962:	05 06       	cpc	r0, r21
 964:	08 95       	ret

00000966 <__fp_round>:
 966:	09 2e       	mov	r0, r25
 968:	03 94       	inc	r0
 96a:	00 0c       	add	r0, r0
 96c:	11 f4       	brne	.+4      	; 0x972 <__fp_round+0xc>
 96e:	88 23       	and	r24, r24
 970:	52 f0       	brmi	.+20     	; 0x986 <__fp_round+0x20>
 972:	bb 0f       	add	r27, r27
 974:	40 f4       	brcc	.+16     	; 0x986 <__fp_round+0x20>
 976:	bf 2b       	or	r27, r31
 978:	11 f4       	brne	.+4      	; 0x97e <__fp_round+0x18>
 97a:	60 ff       	sbrs	r22, 0
 97c:	04 c0       	rjmp	.+8      	; 0x986 <__fp_round+0x20>
 97e:	6f 5f       	subi	r22, 0xFF	; 255
 980:	7f 4f       	sbci	r23, 0xFF	; 255
 982:	8f 4f       	sbci	r24, 0xFF	; 255
 984:	9f 4f       	sbci	r25, 0xFF	; 255
 986:	08 95       	ret

00000988 <__fp_split3>:
 988:	57 fd       	sbrc	r21, 7
 98a:	90 58       	subi	r25, 0x80	; 128
 98c:	44 0f       	add	r20, r20
 98e:	55 1f       	adc	r21, r21
 990:	59 f0       	breq	.+22     	; 0x9a8 <__fp_splitA+0x10>
 992:	5f 3f       	cpi	r21, 0xFF	; 255
 994:	71 f0       	breq	.+28     	; 0x9b2 <__fp_splitA+0x1a>
 996:	47 95       	ror	r20

00000998 <__fp_splitA>:
 998:	88 0f       	add	r24, r24
 99a:	97 fb       	bst	r25, 7
 99c:	99 1f       	adc	r25, r25
 99e:	61 f0       	breq	.+24     	; 0x9b8 <__fp_splitA+0x20>
 9a0:	9f 3f       	cpi	r25, 0xFF	; 255
 9a2:	79 f0       	breq	.+30     	; 0x9c2 <__fp_splitA+0x2a>
 9a4:	87 95       	ror	r24
 9a6:	08 95       	ret
 9a8:	12 16       	cp	r1, r18
 9aa:	13 06       	cpc	r1, r19
 9ac:	14 06       	cpc	r1, r20
 9ae:	55 1f       	adc	r21, r21
 9b0:	f2 cf       	rjmp	.-28     	; 0x996 <__fp_split3+0xe>
 9b2:	46 95       	lsr	r20
 9b4:	f1 df       	rcall	.-30     	; 0x998 <__fp_splitA>
 9b6:	08 c0       	rjmp	.+16     	; 0x9c8 <__fp_splitA+0x30>
 9b8:	16 16       	cp	r1, r22
 9ba:	17 06       	cpc	r1, r23
 9bc:	18 06       	cpc	r1, r24
 9be:	99 1f       	adc	r25, r25
 9c0:	f1 cf       	rjmp	.-30     	; 0x9a4 <__fp_splitA+0xc>
 9c2:	86 95       	lsr	r24
 9c4:	71 05       	cpc	r23, r1
 9c6:	61 05       	cpc	r22, r1
 9c8:	08 94       	sec
 9ca:	08 95       	ret

000009cc <__fp_zero>:
 9cc:	e8 94       	clt

000009ce <__fp_szero>:
 9ce:	bb 27       	eor	r27, r27
 9d0:	66 27       	eor	r22, r22
 9d2:	77 27       	eor	r23, r23
 9d4:	cb 01       	movw	r24, r22
 9d6:	97 f9       	bld	r25, 7
 9d8:	08 95       	ret

000009da <__mulsf3>:
 9da:	0e 94 00 05 	call	0xa00	; 0xa00 <__mulsf3x>
 9de:	0c 94 b3 04 	jmp	0x966	; 0x966 <__fp_round>
 9e2:	0e 94 a5 04 	call	0x94a	; 0x94a <__fp_pscA>
 9e6:	38 f0       	brcs	.+14     	; 0x9f6 <__mulsf3+0x1c>
 9e8:	0e 94 ac 04 	call	0x958	; 0x958 <__fp_pscB>
 9ec:	20 f0       	brcs	.+8      	; 0x9f6 <__mulsf3+0x1c>
 9ee:	95 23       	and	r25, r21
 9f0:	11 f0       	breq	.+4      	; 0x9f6 <__mulsf3+0x1c>
 9f2:	0c 94 9c 04 	jmp	0x938	; 0x938 <__fp_inf>
 9f6:	0c 94 a2 04 	jmp	0x944	; 0x944 <__fp_nan>
 9fa:	11 24       	eor	r1, r1
 9fc:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_szero>

00000a00 <__mulsf3x>:
 a00:	0e 94 c4 04 	call	0x988	; 0x988 <__fp_split3>
 a04:	70 f3       	brcs	.-36     	; 0x9e2 <__mulsf3+0x8>

00000a06 <__mulsf3_pse>:
 a06:	95 9f       	mul	r25, r21
 a08:	c1 f3       	breq	.-16     	; 0x9fa <__mulsf3+0x20>
 a0a:	95 0f       	add	r25, r21
 a0c:	50 e0       	ldi	r21, 0x00	; 0
 a0e:	55 1f       	adc	r21, r21
 a10:	62 9f       	mul	r22, r18
 a12:	f0 01       	movw	r30, r0
 a14:	72 9f       	mul	r23, r18
 a16:	bb 27       	eor	r27, r27
 a18:	f0 0d       	add	r31, r0
 a1a:	b1 1d       	adc	r27, r1
 a1c:	63 9f       	mul	r22, r19
 a1e:	aa 27       	eor	r26, r26
 a20:	f0 0d       	add	r31, r0
 a22:	b1 1d       	adc	r27, r1
 a24:	aa 1f       	adc	r26, r26
 a26:	64 9f       	mul	r22, r20
 a28:	66 27       	eor	r22, r22
 a2a:	b0 0d       	add	r27, r0
 a2c:	a1 1d       	adc	r26, r1
 a2e:	66 1f       	adc	r22, r22
 a30:	82 9f       	mul	r24, r18
 a32:	22 27       	eor	r18, r18
 a34:	b0 0d       	add	r27, r0
 a36:	a1 1d       	adc	r26, r1
 a38:	62 1f       	adc	r22, r18
 a3a:	73 9f       	mul	r23, r19
 a3c:	b0 0d       	add	r27, r0
 a3e:	a1 1d       	adc	r26, r1
 a40:	62 1f       	adc	r22, r18
 a42:	83 9f       	mul	r24, r19
 a44:	a0 0d       	add	r26, r0
 a46:	61 1d       	adc	r22, r1
 a48:	22 1f       	adc	r18, r18
 a4a:	74 9f       	mul	r23, r20
 a4c:	33 27       	eor	r19, r19
 a4e:	a0 0d       	add	r26, r0
 a50:	61 1d       	adc	r22, r1
 a52:	23 1f       	adc	r18, r19
 a54:	84 9f       	mul	r24, r20
 a56:	60 0d       	add	r22, r0
 a58:	21 1d       	adc	r18, r1
 a5a:	82 2f       	mov	r24, r18
 a5c:	76 2f       	mov	r23, r22
 a5e:	6a 2f       	mov	r22, r26
 a60:	11 24       	eor	r1, r1
 a62:	9f 57       	subi	r25, 0x7F	; 127
 a64:	50 40       	sbci	r21, 0x00	; 0
 a66:	9a f0       	brmi	.+38     	; 0xa8e <__mulsf3_pse+0x88>
 a68:	f1 f0       	breq	.+60     	; 0xaa6 <__mulsf3_pse+0xa0>
 a6a:	88 23       	and	r24, r24
 a6c:	4a f0       	brmi	.+18     	; 0xa80 <__mulsf3_pse+0x7a>
 a6e:	ee 0f       	add	r30, r30
 a70:	ff 1f       	adc	r31, r31
 a72:	bb 1f       	adc	r27, r27
 a74:	66 1f       	adc	r22, r22
 a76:	77 1f       	adc	r23, r23
 a78:	88 1f       	adc	r24, r24
 a7a:	91 50       	subi	r25, 0x01	; 1
 a7c:	50 40       	sbci	r21, 0x00	; 0
 a7e:	a9 f7       	brne	.-22     	; 0xa6a <__mulsf3_pse+0x64>
 a80:	9e 3f       	cpi	r25, 0xFE	; 254
 a82:	51 05       	cpc	r21, r1
 a84:	80 f0       	brcs	.+32     	; 0xaa6 <__mulsf3_pse+0xa0>
 a86:	0c 94 9c 04 	jmp	0x938	; 0x938 <__fp_inf>
 a8a:	0c 94 e7 04 	jmp	0x9ce	; 0x9ce <__fp_szero>
 a8e:	5f 3f       	cpi	r21, 0xFF	; 255
 a90:	e4 f3       	brlt	.-8      	; 0xa8a <__mulsf3_pse+0x84>
 a92:	98 3e       	cpi	r25, 0xE8	; 232
 a94:	d4 f3       	brlt	.-12     	; 0xa8a <__mulsf3_pse+0x84>
 a96:	86 95       	lsr	r24
 a98:	77 95       	ror	r23
 a9a:	67 95       	ror	r22
 a9c:	b7 95       	ror	r27
 a9e:	f7 95       	ror	r31
 aa0:	e7 95       	ror	r30
 aa2:	9f 5f       	subi	r25, 0xFF	; 255
 aa4:	c1 f7       	brne	.-16     	; 0xa96 <__mulsf3_pse+0x90>
 aa6:	fe 2b       	or	r31, r30
 aa8:	88 0f       	add	r24, r24
 aaa:	91 1d       	adc	r25, r1
 aac:	96 95       	lsr	r25
 aae:	87 95       	ror	r24
 ab0:	97 f9       	bld	r25, 7
 ab2:	08 95       	ret

00000ab4 <__udivmodsi4>:
 ab4:	a1 e2       	ldi	r26, 0x21	; 33
 ab6:	1a 2e       	mov	r1, r26
 ab8:	aa 1b       	sub	r26, r26
 aba:	bb 1b       	sub	r27, r27
 abc:	fd 01       	movw	r30, r26
 abe:	0d c0       	rjmp	.+26     	; 0xada <__udivmodsi4_ep>

00000ac0 <__udivmodsi4_loop>:
 ac0:	aa 1f       	adc	r26, r26
 ac2:	bb 1f       	adc	r27, r27
 ac4:	ee 1f       	adc	r30, r30
 ac6:	ff 1f       	adc	r31, r31
 ac8:	a2 17       	cp	r26, r18
 aca:	b3 07       	cpc	r27, r19
 acc:	e4 07       	cpc	r30, r20
 ace:	f5 07       	cpc	r31, r21
 ad0:	20 f0       	brcs	.+8      	; 0xada <__udivmodsi4_ep>
 ad2:	a2 1b       	sub	r26, r18
 ad4:	b3 0b       	sbc	r27, r19
 ad6:	e4 0b       	sbc	r30, r20
 ad8:	f5 0b       	sbc	r31, r21

00000ada <__udivmodsi4_ep>:
 ada:	66 1f       	adc	r22, r22
 adc:	77 1f       	adc	r23, r23
 ade:	88 1f       	adc	r24, r24
 ae0:	99 1f       	adc	r25, r25
 ae2:	1a 94       	dec	r1
 ae4:	69 f7       	brne	.-38     	; 0xac0 <__udivmodsi4_loop>
 ae6:	60 95       	com	r22
 ae8:	70 95       	com	r23
 aea:	80 95       	com	r24
 aec:	90 95       	com	r25
 aee:	9b 01       	movw	r18, r22
 af0:	ac 01       	movw	r20, r24
 af2:	bd 01       	movw	r22, r26
 af4:	cf 01       	movw	r24, r30
 af6:	08 95       	ret

00000af8 <__tablejump2__>:
 af8:	ee 0f       	add	r30, r30
 afa:	ff 1f       	adc	r31, r31
 afc:	05 90       	lpm	r0, Z+
 afe:	f4 91       	lpm	r31, Z
 b00:	e0 2d       	mov	r30, r0
 b02:	09 94       	ijmp

00000b04 <__muluhisi3>:
 b04:	0e 94 d6 05 	call	0xbac	; 0xbac <__umulhisi3>
 b08:	a5 9f       	mul	r26, r21
 b0a:	90 0d       	add	r25, r0
 b0c:	b4 9f       	mul	r27, r20
 b0e:	90 0d       	add	r25, r0
 b10:	a4 9f       	mul	r26, r20
 b12:	80 0d       	add	r24, r0
 b14:	91 1d       	adc	r25, r1
 b16:	11 24       	eor	r1, r1
 b18:	08 95       	ret

00000b1a <__umulsidi3>:
 b1a:	e8 94       	clt

00000b1c <__umulsidi3_helper>:
 b1c:	df 93       	push	r29
 b1e:	cf 93       	push	r28
 b20:	fc 01       	movw	r30, r24
 b22:	db 01       	movw	r26, r22
 b24:	0e 94 d6 05 	call	0xbac	; 0xbac <__umulhisi3>
 b28:	7f 93       	push	r23
 b2a:	6f 93       	push	r22
 b2c:	e9 01       	movw	r28, r18
 b2e:	9a 01       	movw	r18, r20
 b30:	ac 01       	movw	r20, r24
 b32:	bf 93       	push	r27
 b34:	af 93       	push	r26
 b36:	3f 93       	push	r19
 b38:	2f 93       	push	r18
 b3a:	df 01       	movw	r26, r30
 b3c:	0e 94 d6 05 	call	0xbac	; 0xbac <__umulhisi3>
 b40:	26 f4       	brtc	.+8      	; 0xb4a <__umulsidi3_helper+0x2e>
 b42:	6c 1b       	sub	r22, r28
 b44:	7d 0b       	sbc	r23, r29
 b46:	82 0b       	sbc	r24, r18
 b48:	93 0b       	sbc	r25, r19
 b4a:	9e 01       	movw	r18, r28
 b4c:	eb 01       	movw	r28, r22
 b4e:	fc 01       	movw	r30, r24
 b50:	0e 94 e5 05 	call	0xbca	; 0xbca <__muldi3_6>
 b54:	af 91       	pop	r26
 b56:	bf 91       	pop	r27
 b58:	2f 91       	pop	r18
 b5a:	3f 91       	pop	r19
 b5c:	0e 94 e5 05 	call	0xbca	; 0xbca <__muldi3_6>
 b60:	be 01       	movw	r22, r28
 b62:	cf 01       	movw	r24, r30
 b64:	f9 01       	movw	r30, r18
 b66:	2f 91       	pop	r18
 b68:	3f 91       	pop	r19
 b6a:	cf 91       	pop	r28
 b6c:	df 91       	pop	r29
 b6e:	08 95       	ret

00000b70 <__ashrdi3>:
 b70:	97 fb       	bst	r25, 7
 b72:	10 f8       	bld	r1, 0

00000b74 <__lshrdi3>:
 b74:	16 94       	lsr	r1
 b76:	00 08       	sbc	r0, r0
 b78:	0f 93       	push	r16
 b7a:	08 30       	cpi	r16, 0x08	; 8
 b7c:	98 f0       	brcs	.+38     	; 0xba4 <__lshrdi3+0x30>
 b7e:	08 50       	subi	r16, 0x08	; 8
 b80:	23 2f       	mov	r18, r19
 b82:	34 2f       	mov	r19, r20
 b84:	45 2f       	mov	r20, r21
 b86:	56 2f       	mov	r21, r22
 b88:	67 2f       	mov	r22, r23
 b8a:	78 2f       	mov	r23, r24
 b8c:	89 2f       	mov	r24, r25
 b8e:	90 2d       	mov	r25, r0
 b90:	f4 cf       	rjmp	.-24     	; 0xb7a <__lshrdi3+0x6>
 b92:	05 94       	asr	r0
 b94:	97 95       	ror	r25
 b96:	87 95       	ror	r24
 b98:	77 95       	ror	r23
 b9a:	67 95       	ror	r22
 b9c:	57 95       	ror	r21
 b9e:	47 95       	ror	r20
 ba0:	37 95       	ror	r19
 ba2:	27 95       	ror	r18
 ba4:	0a 95       	dec	r16
 ba6:	aa f7       	brpl	.-22     	; 0xb92 <__lshrdi3+0x1e>
 ba8:	0f 91       	pop	r16
 baa:	08 95       	ret

00000bac <__umulhisi3>:
 bac:	a2 9f       	mul	r26, r18
 bae:	b0 01       	movw	r22, r0
 bb0:	b3 9f       	mul	r27, r19
 bb2:	c0 01       	movw	r24, r0
 bb4:	a3 9f       	mul	r26, r19
 bb6:	70 0d       	add	r23, r0
 bb8:	81 1d       	adc	r24, r1
 bba:	11 24       	eor	r1, r1
 bbc:	91 1d       	adc	r25, r1
 bbe:	b2 9f       	mul	r27, r18
 bc0:	70 0d       	add	r23, r0
 bc2:	81 1d       	adc	r24, r1
 bc4:	11 24       	eor	r1, r1
 bc6:	91 1d       	adc	r25, r1
 bc8:	08 95       	ret

00000bca <__muldi3_6>:
 bca:	0e 94 d6 05 	call	0xbac	; 0xbac <__umulhisi3>
 bce:	46 0f       	add	r20, r22
 bd0:	57 1f       	adc	r21, r23
 bd2:	c8 1f       	adc	r28, r24
 bd4:	d9 1f       	adc	r29, r25
 bd6:	08 f4       	brcc	.+2      	; 0xbda <__muldi3_6+0x10>
 bd8:	31 96       	adiw	r30, 0x01	; 1
 bda:	08 95       	ret

00000bdc <ccp_write_io>:
 bdc:	dc 01       	movw	r26, r24
 bde:	28 ed       	ldi	r18, 0xD8	; 216
 be0:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x7f0034>
 be4:	6c 93       	st	X, r22
 be6:	08 95       	ret

00000be8 <_exit>:
 be8:	f8 94       	cli

00000bea <__stop_program>:
 bea:	ff cf       	rjmp	.-2      	; 0xbea <__stop_program>
