<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_297E90BF-F1C2-4DAE-9A73-D12A56F67B7F"><title>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</title><body><section id="SECTION_0039ED0A-8377-4B57-90C2-2F3FA5AD0A52"><fig id="FIG_spi0_flash_50_mhz_2_load_branch_device_down_maf_with_flash_and_tpm_topology_diagram_1"><title>SPI0 Flash 50 MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</title><image href="FIG_spi0 flash 50 mhz 2 load branch (device down) maf with flash and tpm topology diagram_1.jpg" scalefit="yes" id="IMG_spi0_flash_50_mhz_2_load_branch_device_down_maf_with_flash_and_tpm_topology_diagram_1_jpg" /></fig><table id="TABLE_0039ED0A-8377-4B57-90C2-2F3FA5AD0A52_1"><title>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>Flash 1: 50 MHz.</p><p>TPM: 33 MHz.</p></entry></row><row><entry><p>Flash Programmer</p></entry><entry><p>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </p></entry></row><row><entry><p>R1</p></entry><entry><p>27 Ω ± 5%.</p><p>To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>R2</p></entry><entry><p>51 Ω ± 5%.</p><p>To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>Length from CPU to flash 1 or flash 2</p></entry><entry><p>Length from CPU to flash 1: </p><p>= BO + M1 + M2 + M3</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 50MHz support: Option 1</p></entry><entry><p>[1] Driver strength spec: 40 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 3 ns.</p><p>[6] Data input hold time ≤ 3 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 50MHz support: Option 2</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 3 ns.</p><p>[6] Data input hold time ≤ 3 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Minimum length, total</p></entry><entry><p>BO + M1 + M2 + M3 = 38.1 mm.</p></entry></row><row><entry><p>Length matching between CLK and DATA/ CS# signals</p></entry><entry><p>12.7 mm </p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</p></entry></row></tbody></tgroup></table><table id="TABLE_0039ED0A-8377-4B57-90C2-2F3FA5AD0A52_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_576388F3-5857-4E27-AAE0-8581AC6540DA"><title>Segment Lengths for Maximum 50MHz</title><table id="TABLE_576388F3-5857-4E27-AAE0-8581AC6540DA_1"><title>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>124.46</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2.54</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>38.1</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>50.8</p></entry><entry><p>This length only applicable for TPM branch</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 38.1</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 38.1 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length =231.14.</p></section></body></topic>