<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3')">rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod985.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod985.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod985.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod985.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod985.html#inst_tag_301636"  onclick="showContent('inst_tag_301636')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TranslationTable.Isp</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod985.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod985.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod985.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod985.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3'>
<hr>
<a name="inst_tag_301636"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_301636" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TranslationTable.Isp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"><a href="mod985.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod985.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod985.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod985.html#Branch" > 46.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod362.html#inst_tag_136836" >TranslationTable</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod985.html" >rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1613</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
1612                    	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
1613       1/1          	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
1614       <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
1615       <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
1616       1/1          	,	.Sys_Clk_En( Sys_Clk_En )
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod985.html" >rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>12</td><td>6</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1602
 EXPRESSION (IdInfo_0_Id ? 30'b0 : 30'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1603
 EXPRESSION (IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1604
 EXPRESSION (IdInfo_0_Id ? 1'b0 : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1605
 EXPRESSION (IdInfo_1_Id ? 30'b0 : 30'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1606
 EXPRESSION (IdInfo_1_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1607
 EXPRESSION (IdInfo_1_Id ? 1'b0 : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod985.html" >rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">294</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">147</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">147</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">270</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_28b6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db04</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uTranslation_0_Id_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod985.html" >rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1602</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1603</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1604</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1605</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1606</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1607</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">1613</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1602       	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
1603       	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
1604       	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
1605       	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
1606       	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
1607       	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
1608       	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
1609       	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
1610       	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
1611       	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
1612       	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           	 	                   
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
1617       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
1618       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
1619       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
1620       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
1621       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
1622       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
1623       	);
           	  
1624       	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
1625       	assign TxRspCn_Data = TxRsp [35:4];
           	                                   
1626       	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
1627       	assign TxRspCn_Last = TxRsp [3];
           	                                
1628       	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
1629       	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
1630       	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
1631       	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
1632       	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
1633       	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
1634       	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
1635       	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
1636       	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
1637       endmodule
                    
1638       
           
1639       
           
1640       
           
1641       // FlexNoC version    : 4.7.0
                                        
1642       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
1643       // Exported Structure : /Specification.Architecture.Structure
                                                                        
1644       // ExportOption       : /verilog
                                           
1645       
           
1646       `timescale 1ps/1ps
                             
1647       module rsnoc_z_H_R_G_T2_Tt_Sp_5bde4208 (
                                                   
1648       	IdInfo_0_AddrBase
           	                 
1649       ,	IdInfo_0_AddrMask
            	                 
1650       ,	IdInfo_0_Debug
            	              
1651       ,	IdInfo_0_Id
            	           
1652       ,	IdInfo_1_AddrBase
            	                 
1653       ,	IdInfo_1_AddrMask
            	                 
1654       ,	IdInfo_1_Debug
            	              
1655       ,	IdInfo_1_Id
            	           
1656       ,	Translation_0_Aperture
            	                      
1657       ,	Translation_0_Id
            	                
1658       ,	Translation_0_PathFound
            	                       
1659       ,	Translation_0_SubFound
            	                      
1660       );
             
1661       	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
1662       	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
1663       	output        IdInfo_0_Debug          ;
           	                                       
1664       	input         IdInfo_0_Id             ;
           	                                       
1665       	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
1666       	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
1667       	output        IdInfo_1_Debug          ;
           	                                       
1668       	input         IdInfo_1_Id             ;
           	                                       
1669       	input  [8:0]  Translation_0_Aperture  ;
           	                                       
1670       	output        Translation_0_Id        ;
           	                                       
1671       	output        Translation_0_PathFound ;
           	                                       
1672       	output        Translation_0_SubFound  ;
           	                                       
1673       	wire [8:0] u_28b6                    ;
           	                                      
1674       	wire       u_39fb                    ;
           	                                      
1675       	wire       u_b7ab                    ;
           	                                      
1676       	reg        Translation_0_Id          ;
           	                                      
1677       	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
1678       	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1603       	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
1604       	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
1605       	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
1606       	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
1607       	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
1608       	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
1609       	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
1610       	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
1611       	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
1612       	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           	 	                   
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
1617       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
1618       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
1619       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
1620       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
1621       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
1622       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
1623       	);
           	  
1624       	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
1625       	assign TxRspCn_Data = TxRsp [35:4];
           	                                   
1626       	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
1627       	assign TxRspCn_Last = TxRsp [3];
           	                                
1628       	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
1629       	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
1630       	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
1631       	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
1632       	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
1633       	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
1634       	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
1635       	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
1636       	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
1637       endmodule
                    
1638       
           
1639       
           
1640       
           
1641       // FlexNoC version    : 4.7.0
                                        
1642       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
1643       // Exported Structure : /Specification.Architecture.Structure
                                                                        
1644       // ExportOption       : /verilog
                                           
1645       
           
1646       `timescale 1ps/1ps
                             
1647       module rsnoc_z_H_R_G_T2_Tt_Sp_5bde4208 (
                                                   
1648       	IdInfo_0_AddrBase
           	                 
1649       ,	IdInfo_0_AddrMask
            	                 
1650       ,	IdInfo_0_Debug
            	              
1651       ,	IdInfo_0_Id
            	           
1652       ,	IdInfo_1_AddrBase
            	                 
1653       ,	IdInfo_1_AddrMask
            	                 
1654       ,	IdInfo_1_Debug
            	              
1655       ,	IdInfo_1_Id
            	           
1656       ,	Translation_0_Aperture
            	                      
1657       ,	Translation_0_Id
            	                
1658       ,	Translation_0_PathFound
            	                       
1659       ,	Translation_0_SubFound
            	                      
1660       );
             
1661       	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
1662       	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
1663       	output        IdInfo_0_Debug          ;
           	                                       
1664       	input         IdInfo_0_Id             ;
           	                                       
1665       	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
1666       	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
1667       	output        IdInfo_1_Debug          ;
           	                                       
1668       	input         IdInfo_1_Id             ;
           	                                       
1669       	input  [8:0]  Translation_0_Aperture  ;
           	                                       
1670       	output        Translation_0_Id        ;
           	                                       
1671       	output        Translation_0_PathFound ;
           	                                       
1672       	output        Translation_0_SubFound  ;
           	                                       
1673       	wire [8:0] u_28b6                    ;
           	                                      
1674       	wire       u_39fb                    ;
           	                                      
1675       	wire       u_b7ab                    ;
           	                                      
1676       	reg        Translation_0_Id          ;
           	                                      
1677       	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
1678       	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1604       	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
1605       	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
1606       	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
1607       	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
1608       	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
1609       	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
1610       	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
1611       	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
1612       	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           	 	                   
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
1617       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
1618       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
1619       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
1620       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
1621       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
1622       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
1623       	);
           	  
1624       	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
1625       	assign TxRspCn_Data = TxRsp [35:4];
           	                                   
1626       	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
1627       	assign TxRspCn_Last = TxRsp [3];
           	                                
1628       	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
1629       	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
1630       	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
1631       	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
1632       	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
1633       	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
1634       	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
1635       	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
1636       	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
1637       endmodule
                    
1638       
           
1639       
           
1640       
           
1641       // FlexNoC version    : 4.7.0
                                        
1642       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
1643       // Exported Structure : /Specification.Architecture.Structure
                                                                        
1644       // ExportOption       : /verilog
                                           
1645       
           
1646       `timescale 1ps/1ps
                             
1647       module rsnoc_z_H_R_G_T2_Tt_Sp_5bde4208 (
                                                   
1648       	IdInfo_0_AddrBase
           	                 
1649       ,	IdInfo_0_AddrMask
            	                 
1650       ,	IdInfo_0_Debug
            	              
1651       ,	IdInfo_0_Id
            	           
1652       ,	IdInfo_1_AddrBase
            	                 
1653       ,	IdInfo_1_AddrMask
            	                 
1654       ,	IdInfo_1_Debug
            	              
1655       ,	IdInfo_1_Id
            	           
1656       ,	Translation_0_Aperture
            	                      
1657       ,	Translation_0_Id
            	                
1658       ,	Translation_0_PathFound
            	                       
1659       ,	Translation_0_SubFound
            	                      
1660       );
             
1661       	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
1662       	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
1663       	output        IdInfo_0_Debug          ;
           	                                       
1664       	input         IdInfo_0_Id             ;
           	                                       
1665       	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
1666       	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
1667       	output        IdInfo_1_Debug          ;
           	                                       
1668       	input         IdInfo_1_Id             ;
           	                                       
1669       	input  [8:0]  Translation_0_Aperture  ;
           	                                       
1670       	output        Translation_0_Id        ;
           	                                       
1671       	output        Translation_0_PathFound ;
           	                                       
1672       	output        Translation_0_SubFound  ;
           	                                       
1673       	wire [8:0] u_28b6                    ;
           	                                      
1674       	wire       u_39fb                    ;
           	                                      
1675       	wire       u_b7ab                    ;
           	                                      
1676       	reg        Translation_0_Id          ;
           	                                      
1677       	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
1678       	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1605       	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
1606       	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
1607       	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
1608       	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
1609       	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
1610       	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
1611       	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
1612       	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           	 	                   
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
1617       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
1618       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
1619       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
1620       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
1621       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
1622       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
1623       	);
           	  
1624       	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
1625       	assign TxRspCn_Data = TxRsp [35:4];
           	                                   
1626       	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
1627       	assign TxRspCn_Last = TxRsp [3];
           	                                
1628       	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
1629       	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
1630       	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
1631       	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
1632       	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
1633       	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
1634       	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
1635       	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
1636       	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
1637       endmodule
                    
1638       
           
1639       
           
1640       
           
1641       // FlexNoC version    : 4.7.0
                                        
1642       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
1643       // Exported Structure : /Specification.Architecture.Structure
                                                                        
1644       // ExportOption       : /verilog
                                           
1645       
           
1646       `timescale 1ps/1ps
                             
1647       module rsnoc_z_H_R_G_T2_Tt_Sp_5bde4208 (
                                                   
1648       	IdInfo_0_AddrBase
           	                 
1649       ,	IdInfo_0_AddrMask
            	                 
1650       ,	IdInfo_0_Debug
            	              
1651       ,	IdInfo_0_Id
            	           
1652       ,	IdInfo_1_AddrBase
            	                 
1653       ,	IdInfo_1_AddrMask
            	                 
1654       ,	IdInfo_1_Debug
            	              
1655       ,	IdInfo_1_Id
            	           
1656       ,	Translation_0_Aperture
            	                      
1657       ,	Translation_0_Id
            	                
1658       ,	Translation_0_PathFound
            	                       
1659       ,	Translation_0_SubFound
            	                      
1660       );
             
1661       	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
1662       	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
1663       	output        IdInfo_0_Debug          ;
           	                                       
1664       	input         IdInfo_0_Id             ;
           	                                       
1665       	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
1666       	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
1667       	output        IdInfo_1_Debug          ;
           	                                       
1668       	input         IdInfo_1_Id             ;
           	                                       
1669       	input  [8:0]  Translation_0_Aperture  ;
           	                                       
1670       	output        Translation_0_Id        ;
           	                                       
1671       	output        Translation_0_PathFound ;
           	                                       
1672       	output        Translation_0_SubFound  ;
           	                                       
1673       	wire [8:0] u_28b6                    ;
           	                                      
1674       	wire       u_39fb                    ;
           	                                      
1675       	wire       u_b7ab                    ;
           	                                      
1676       	reg        Translation_0_Id          ;
           	                                      
1677       	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
1678       	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1606       	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
1607       	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
1608       	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
1609       	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
1610       	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
1611       	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
1612       	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           	 	                   
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
1617       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
1618       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
1619       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
1620       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
1621       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
1622       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
1623       	);
           	  
1624       	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
1625       	assign TxRspCn_Data = TxRsp [35:4];
           	                                   
1626       	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
1627       	assign TxRspCn_Last = TxRsp [3];
           	                                
1628       	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
1629       	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
1630       	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
1631       	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
1632       	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
1633       	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
1634       	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
1635       	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
1636       	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
1637       endmodule
                    
1638       
           
1639       
           
1640       
           
1641       // FlexNoC version    : 4.7.0
                                        
1642       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
1643       // Exported Structure : /Specification.Architecture.Structure
                                                                        
1644       // ExportOption       : /verilog
                                           
1645       
           
1646       `timescale 1ps/1ps
                             
1647       module rsnoc_z_H_R_G_T2_Tt_Sp_5bde4208 (
                                                   
1648       	IdInfo_0_AddrBase
           	                 
1649       ,	IdInfo_0_AddrMask
            	                 
1650       ,	IdInfo_0_Debug
            	              
1651       ,	IdInfo_0_Id
            	           
1652       ,	IdInfo_1_AddrBase
            	                 
1653       ,	IdInfo_1_AddrMask
            	                 
1654       ,	IdInfo_1_Debug
            	              
1655       ,	IdInfo_1_Id
            	           
1656       ,	Translation_0_Aperture
            	                      
1657       ,	Translation_0_Id
            	                
1658       ,	Translation_0_PathFound
            	                       
1659       ,	Translation_0_SubFound
            	                      
1660       );
             
1661       	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
1662       	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
1663       	output        IdInfo_0_Debug          ;
           	                                       
1664       	input         IdInfo_0_Id             ;
           	                                       
1665       	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
1666       	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
1667       	output        IdInfo_1_Debug          ;
           	                                       
1668       	input         IdInfo_1_Id             ;
           	                                       
1669       	input  [8:0]  Translation_0_Aperture  ;
           	                                       
1670       	output        Translation_0_Id        ;
           	                                       
1671       	output        Translation_0_PathFound ;
           	                                       
1672       	output        Translation_0_SubFound  ;
           	                                       
1673       	wire [8:0] u_28b6                    ;
           	                                      
1674       	wire       u_39fb                    ;
           	                                      
1675       	wire       u_b7ab                    ;
           	                                      
1676       	reg        Translation_0_Id          ;
           	                                      
1677       	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
1678       	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1607       	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
1608       	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
1609       	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
1610       	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
1611       	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
1612       	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           	 	                   
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
1617       	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
1618       	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
1619       	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
1620       	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
1621       	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
1622       	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
1623       	);
           	  
1624       	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
1625       	assign TxRspCn_Data = TxRsp [35:4];
           	                                   
1626       	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
1627       	assign TxRspCn_Last = TxRsp [3];
           	                                
1628       	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
1629       	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
1630       	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
1631       	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
1632       	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
1633       	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
1634       	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
1635       	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
1636       	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
1637       endmodule
                    
1638       
           
1639       
           
1640       
           
1641       // FlexNoC version    : 4.7.0
                                        
1642       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
1643       // Exported Structure : /Specification.Architecture.Structure
                                                                        
1644       // ExportOption       : /verilog
                                           
1645       
           
1646       `timescale 1ps/1ps
                             
1647       module rsnoc_z_H_R_G_T2_Tt_Sp_5bde4208 (
                                                   
1648       	IdInfo_0_AddrBase
           	                 
1649       ,	IdInfo_0_AddrMask
            	                 
1650       ,	IdInfo_0_Debug
            	              
1651       ,	IdInfo_0_Id
            	           
1652       ,	IdInfo_1_AddrBase
            	                 
1653       ,	IdInfo_1_AddrMask
            	                 
1654       ,	IdInfo_1_Debug
            	              
1655       ,	IdInfo_1_Id
            	           
1656       ,	Translation_0_Aperture
            	                      
1657       ,	Translation_0_Id
            	                
1658       ,	Translation_0_PathFound
            	                       
1659       ,	Translation_0_SubFound
            	                      
1660       );
             
1661       	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
1662       	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
1663       	output        IdInfo_0_Debug          ;
           	                                       
1664       	input         IdInfo_0_Id             ;
           	                                       
1665       	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
1666       	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
1667       	output        IdInfo_1_Debug          ;
           	                                       
1668       	input         IdInfo_1_Id             ;
           	                                       
1669       	input  [8:0]  Translation_0_Aperture  ;
           	                                       
1670       	output        Translation_0_Id        ;
           	                                       
1671       	output        Translation_0_PathFound ;
           	                                       
1672       	output        Translation_0_SubFound  ;
           	                                       
1673       	wire [8:0] u_28b6                    ;
           	                                      
1674       	wire       u_39fb                    ;
           	                                      
1675       	wire       u_b7ab                    ;
           	                                      
1676       	reg        Translation_0_Id          ;
           	                                      
1677       	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
1678       	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1613       	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	<font color = "red">-1-</font> 	                                 
1614       	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
1615       	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
1616       	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_301636">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_Tt_Sp_80d28fa3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
