<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_sl82c105_reg.h source code [netbsd/sys/dev/pci/pciide_sl82c105_reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="symph_cmdtime "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_sl82c105_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_sl82c105_reg.h.html'>pciide_sl82c105_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_sl82c105_reg.h,v 1.6 2008/04/28 20:23:55 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2002 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Register definitions for the Symphony Labs 82C105 PCI IDE</i></td></tr>
<tr><th id="34">34</th><td><i> * interface.  This 82C105 is also found embedded in the Winbond</i></td></tr>
<tr><th id="35">35</th><td><i> * 83C553 Southbridge.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* PCI configuration space registers */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_PORT0_P" data-ref="_M/SYMPH_PORT0_P">SYMPH_PORT0_P</dfn>	(PCI_MAPREG_START + 0x00)	/* port 0 primary */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_PORT0_S" data-ref="_M/SYMPH_PORT0_S">SYMPH_PORT0_S</dfn>	(PCI_MAPREG_START + 0x04)	/* port 0 secondary */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_PORT1_P" data-ref="_M/SYMPH_PORT1_P">SYMPH_PORT1_P</dfn>	(PCI_MAPREG_START + 0x08)	/* port 1 primary */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_PORT1_S" data-ref="_M/SYMPH_PORT1_S">SYMPH_PORT1_S</dfn>	(PCI_MAPREG_START + 0x0c)	/* port 1 secondary */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_BMIDER" data-ref="_M/SYMPH_BMIDER">SYMPH_BMIDER</dfn>	(PCI_MAPREG_START + 0x10)	/* bus master regs */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_IDECSR" data-ref="_M/SYMPH_IDECSR">SYMPH_IDECSR</dfn>	0x40		/* IDE control/status */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_P0D0CR" data-ref="_M/SYMPH_P0D0CR">SYMPH_P0D0CR</dfn>	0x44		/* port 0 drive 0 control */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_P0D1CR" data-ref="_M/SYMPH_P0D1CR">SYMPH_P0D1CR</dfn>	0x48		/* port 0 drive 1 control */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_P1D0CR" data-ref="_M/SYMPH_P1D0CR">SYMPH_P1D0CR</dfn>	0x4c		/* port 1 drive 0 control */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/SYMPH_P1D1CR" data-ref="_M/SYMPH_P1D1CR">SYMPH_P1D1CR</dfn>	0x50		/* port 1 drive 1 control */</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/IDECR_IDE_IRQB" data-ref="_M/IDECR_IDE_IRQB">IDECR_IDE_IRQB</dfn>	(1U &lt;&lt; 30)	/* IDE_IRQB signal */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/IDECR_IDE_IRQA" data-ref="_M/IDECR_IDE_IRQA">IDECR_IDE_IRQA</dfn>	(1U &lt;&lt; 28)	/* IDE_IRQA signal */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/IDECR_RA_SHIFT" data-ref="_M/IDECR_RA_SHIFT">IDECR_RA_SHIFT</dfn>	16		/* read-ahead duration */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/IDECR_RA_MASK" data-ref="_M/IDECR_RA_MASK">IDECR_RA_MASK</dfn>	(0x7ff &lt;&lt; IDECR_RA_SHIFT)</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/IDECR_LEGIRQ" data-ref="_M/IDECR_LEGIRQ">IDECR_LEGIRQ</dfn>	(1U &lt;&lt; 11)	/* don't use legacy IRQ mode */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/IDECR_P1F16" data-ref="_M/IDECR_P1F16">IDECR_P1F16</dfn>	(1U &lt;&lt; 5)	/* port 1 fast 16 */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/IDECR_P1EN" data-ref="_M/IDECR_P1EN">IDECR_P1EN</dfn>	(1U &lt;&lt; 4)	/* port 1 enable */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/IDECR_P0F16" data-ref="_M/IDECR_P0F16">IDECR_P0F16</dfn>	(1U &lt;&lt; 1)	/* port 0 fast 16 */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/IDECR_P0EN" data-ref="_M/IDECR_P0EN">IDECR_P0EN</dfn>	(1U &lt;&lt; 0)	/* port 0 enable */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/PxDx_USR_SHIFT" data-ref="_M/PxDx_USR_SHIFT">PxDx_USR_SHIFT</dfn>	16		/* user defined bits */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/PxDx_USR_MASK" data-ref="_M/PxDx_USR_MASK">PxDx_USR_MASK</dfn>	(0xff &lt;&lt; PxDx_USR_SHIFT)</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/PxDx_CMD_ON_SHIFT" data-ref="_M/PxDx_CMD_ON_SHIFT">PxDx_CMD_ON_SHIFT</dfn> 8		/* CMD ON time */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/PxDx_CMD_ON_MASK" data-ref="_M/PxDx_CMD_ON_MASK">PxDx_CMD_ON_MASK</dfn> (0x1f &lt;&lt; PxDx_CMD_ON_SHIFT)</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/PxDx_PWEN" data-ref="_M/PxDx_PWEN">PxDx_PWEN</dfn>	(1U &lt;&lt; 7)	/* posted write enable */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/PxDx_RDYEN" data-ref="_M/PxDx_RDYEN">PxDx_RDYEN</dfn>	(1U &lt;&lt; 6)	/* IOCHRDY enable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/PxDx_RAEN" data-ref="_M/PxDx_RAEN">PxDx_RAEN</dfn>	(1U &lt;&lt; 5)	/* read-ahead enable */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/PxDx_CMD_OFF_MASK" data-ref="_M/PxDx_CMD_OFF_MASK">PxDx_CMD_OFF_MASK</dfn> (0x1f)	/* CMD OFF time */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/*</i></td></tr>
<tr><th id="72">72</th><td><i> * IDE CMD ON and CMD OFF times for a 33MHz PCI bus clock.</i></td></tr>
<tr><th id="73">73</th><td><i> *</i></td></tr>
<tr><th id="74">74</th><td><i> * These come from Table 4-4 of the 83c553 manual.</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td><b>struct</b> <dfn class="type def" id="symph_cmdtime" title='symph_cmdtime' data-ref="symph_cmdtime" data-ref-filename="symph_cmdtime">symph_cmdtime</dfn> {</td></tr>
<tr><th id="77">77</th><td>	<em>int</em>	<dfn class="decl field" id="symph_cmdtime::cmd_on" title='symph_cmdtime::cmd_on' data-ref="symph_cmdtime::cmd_on" data-ref-filename="symph_cmdtime..cmd_on">cmd_on</dfn>;		<i>/* cmd on time */</i></td></tr>
<tr><th id="78">78</th><td>	<em>int</em>	<dfn class="decl field" id="symph_cmdtime::cmd_off" title='symph_cmdtime::cmd_off' data-ref="symph_cmdtime::cmd_off" data-ref-filename="symph_cmdtime..cmd_off">cmd_off</dfn>;	<i>/* cmd off time */</i></td></tr>
<tr><th id="79">79</th><td>};</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#symph_cmdtime" title='symph_cmdtime' data-ref="symph_cmdtime" data-ref-filename="symph_cmdtime">symph_cmdtime</a> <dfn class="decl def" id="symph_pio_times" title='symph_pio_times' data-ref="symph_pio_times" data-ref-filename="symph_pio_times">symph_pio_times</dfn>[]</td></tr>
<tr><th id="82">82</th><td>    <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="83">83</th><td><i>/*        programmed               actual       */</i></td></tr>
<tr><th id="84">84</th><td>	{ <var>5</var>, <var>13</var> },		<i>/* 6, 14 */</i></td></tr>
<tr><th id="85">85</th><td>	{ <var>4</var>, <var>7</var> },		<i>/* 5, 8 */</i></td></tr>
<tr><th id="86">86</th><td>	{ <var>3</var>, <var>4</var> },		<i>/* 4, 5 */</i></td></tr>
<tr><th id="87">87</th><td>	{ <var>2</var>, <var>2</var> },		<i>/* 3, 3 */</i></td></tr>
<tr><th id="88">88</th><td>	{ <var>2</var>, <var>0</var> },		<i>/* 3, 1 */</i></td></tr>
<tr><th id="89">89</th><td>	{ <var>1</var>, <var>0</var> },		<i>/* 2, 1 */</i></td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#symph_cmdtime" title='symph_cmdtime' data-ref="symph_cmdtime" data-ref-filename="symph_cmdtime">symph_cmdtime</a> <dfn class="decl def" id="symph_sw_dma_times" title='symph_sw_dma_times' data-ref="symph_sw_dma_times" data-ref-filename="symph_sw_dma_times">symph_sw_dma_times</dfn>[]</td></tr>
<tr><th id="93">93</th><td>    <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="94">94</th><td><i>/*        programmed               actual       */</i></td></tr>
<tr><th id="95">95</th><td>	{ <var>15</var>, <var>15</var> },		<i>/* 16, 16 */</i></td></tr>
<tr><th id="96">96</th><td>};</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#symph_cmdtime" title='symph_cmdtime' data-ref="symph_cmdtime" data-ref-filename="symph_cmdtime">symph_cmdtime</a> <dfn class="decl def" id="symph_mw_dma_times" title='symph_mw_dma_times' data-ref="symph_mw_dma_times" data-ref-filename="symph_mw_dma_times">symph_mw_dma_times</dfn>[]</td></tr>
<tr><th id="99">99</th><td>     <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="100">100</th><td><i>/*        programmed               actual       */</i></td></tr>
<tr><th id="101">101</th><td>	{ <var>7</var>, <var>7</var> },		<i>/* 8, 8 */</i></td></tr>
<tr><th id="102">102</th><td>	{ <var>2</var>, <var>1</var> },		<i>/* 3, 2 */</i></td></tr>
<tr><th id="103">103</th><td>	{ <var>2</var>, <var>0</var> },		<i>/* 3, 1 */</i></td></tr>
<tr><th id="104">104</th><td>	{ <var>1</var>, <var>0</var> },		<i>/* 2, 1 */</i></td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='slide.c.html'>netbsd/sys/dev/pci/slide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
