'\" t
.nh
.TH "X86-PABSB-PABSW-PABSD-PABSQ" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
PABSB-PABSW-PABSD-PABSQ - PACKED ABSOLUTE VALUE
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
NP 0F 38 1C /r1 PABSB mm1, mm2/m64	A	V/V	SSSE3	T{
Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1.
T}
T{
66 0F 38 1C /r PABSB xmm1, xmm2/m128
T}	A	V/V	SSSE3	T{
Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
T}
NP 0F 38 1D /r1 PABSW mm1, mm2/m64	A	V/V	SSSE3	T{
Compute the absolute value of 16-bit integers in mm2/m64 and store UNSIGNED result in mm1.
T}
T{
66 0F 38 1D /r PABSW xmm1, xmm2/m128
T}	A	V/V	SSSE3	T{
Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
T}
NP 0F 38 1E /r1 PABSD mm1, mm2/m64	A	V/V	SSSE3	T{
Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1.
T}
T{
66 0F 38 1E /r PABSD xmm1, xmm2/m128
T}	A	V/V	SSSE3	T{
Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
T}
T{
VEX.128.66.0F38.WIG 1C /r VPABSB xmm1, xmm2/m128
T}	A	V/V	AVX	T{
Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
T}
T{
VEX.128.66.0F38.WIG 1D /r VPABSW xmm1, xmm2/m128
T}	A	V/V	AVX	T{
Compute the absolute value of 16- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
T}
T{
VEX.128.66.0F38.WIG 1E /r VPABSD xmm1, xmm2/m128
T}	A	V/V	AVX	T{
Compute the absolute value of 32- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
T}
T{
VEX.256.66.0F38.WIG 1C /r VPABSB ymm1, ymm2/m256
T}	A	V/V	AVX2	T{
Compute the absolute value of bytes in ymm2/m256 and store UNSIGNED result in ymm1.
T}
T{
VEX.256.66.0F38.WIG 1D /r VPABSW ymm1, ymm2/m256
T}	A	V/V	AVX2	T{
Compute the absolute value of 16-bit integers in ymm2/m256 and store UNSIGNED result in ymm1.
T}
T{
VEX.256.66.0F38.WIG 1E /r VPABSD ymm1, ymm2/m256
T}	A	V/V	AVX2	T{
Compute the absolute value of 32-bit integers in ymm2/m256 and store UNSIGNED result in ymm1.
T}
T{
EVEX.128.66.0F38.WIG 1C /r VPABSB xmm1 {k1}{z}, xmm2/m128
T}	B	V/V	AVX512VL AVX512BW	T{
Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1 using writemask k1.
T}
T{
EVEX.256.66.0F38.WIG 1C /r VPABSB ymm1 {k1}{z}, ymm2/m256
T}	B	V/V	AVX512VL AVX512BW	T{
Compute the absolute value of bytes in ymm2/m256 and store UNSIGNED result in ymm1 using writemask k1.
T}
T{
EVEX.512.66.0F38.WIG 1C /r VPABSB zmm1 {k1}{z}, zmm2/m512
T}	B	V/V	AVX512BW	T{
Compute the absolute value of bytes in zmm2/m512 and store UNSIGNED result in zmm1 using writemask k1.
T}
T{
EVEX.128.66.0F38.WIG 1D /r VPABSW xmm1 {k1}{z}, xmm2/m128
T}	B	V/V	AVX512VL AVX512BW	T{
Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1 using writemask k1.
T}
T{
EVEX.256.66.0F38.WIG 1D /r VPABSW ymm1 {k1}{z}, ymm2/m256
T}	B	V/V	AVX512VL AVX512BW	T{
Compute the absolute value of 16-bit integers in ymm2/m256 and store UNSIGNED result in ymm1 using writemask k1.
T}
T{
EVEX.512.66.0F38.WIG 1D /r VPABSW zmm1 {k1}{z}, zmm2/m512
T}	B	V/V	AVX512BW	T{
Compute the absolute value of 16-bit integers in zmm2/m512 and store UNSIGNED result in zmm1 using writemask k1.
T}
T{
EVEX.128.66.0F38.W0 1E /r VPABSD xmm1 {k1}{z}, xmm2/m128/m32bcst
T}	C	V/V	AVX512VL AVX512F	T{
Compute the absolute value of 32-bit integers in xmm2/m128/m32bcst and store UNSIGNED result in xmm1 using writemask k1.
T}
T{
EVEX.256.66.0F38.W0 1E /r VPABSD ymm1 {k1}{z}, ymm2/m256/m32bcst
T}	C	V/V	AVX512VL AVX512F	T{
Compute the absolute value of 32-bit integers in ymm2/m256/m32bcst and store UNSIGNED result in ymm1 using writemask k1.
T}
T{
EVEX.512.66.0F38.W0 1E /r VPABSD zmm1 {k1}{z}, zmm2/m512/m32bcst
T}	C	V/V	AVX512F	T{
Compute the absolute value of 32-bit integers in zmm2/m512/m32bcst and store UNSIGNED result in zmm1 using writemask k1.
T}
T{
EVEX.128.66.0F38.W1 1F /r VPABSQ xmm1 {k1}{z}, xmm2/m128/m64bcst
T}	C	V/V	AVX512VL AVX512F	T{
Compute the absolute value of 64-bit integers in xmm2/m128/m64bcst and store UNSIGNED result in xmm1 using writemask k1.
T}
T{
EVEX.256.66.0F38.W1 1F /r VPABSQ ymm1 {k1}{z}, ymm2/m256/m64bcst
T}	C	V/V	AVX512VL AVX512F	T{
Compute the absolute value of 64-bit integers in ymm2/m256/m64bcst and store UNSIGNED result in ymm1 using writemask k1.
T}
T{
EVEX.512.66.0F38.W1 1F /r VPABSQ zmm1 {k1}{z}, zmm2/m512/m64bcst
T}	C	V/V	AVX512F	T{
Compute the absolute value of 64-bit integers in zmm2/m512/m64bcst and store UNSIGNED result in zmm1 using writemask k1.
T}
.TE

.PP
.RS

.PP
1\&. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction
Exception Classification,” in the Intel® 64 and IA-32
Architectures Software Developer’s Manual, Volume 2A, and Section
23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating
on MMX Registers,” in the Intel® 64 and IA-32 Architectures
Software Developer’s Manual, Volume 3B.

.RE

.SH INSTRUCTION OPERAND ENCODING  href="./pabsb:pabsw:pabsd:pabsq.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l l 
l l l l l l .
\fBOp/En\fP	\fBTuple Type\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
A	N/A	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A
B	Full Mem	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A
C	Full	ModRM:reg (w)	ModRM:r/m (r)	N/A	N/A
.TE

.SH DESCRIPTION  href="./pabsb:pabsw:pabsd:pabsq.html#description"
class="anchor">¶

.PP
PABSB/W/D computes the absolute value of each data element of the source
operand (the second operand) and stores the UNSIGNED results in the
destination operand (the first operand). PABSB operates on signed bytes,
PABSW operates on signed 16-bit words, and PABSD operates on signed
32-bit integers.

.PP
EVEX encoded VPABSD/Q: The source operand is a ZMM/YMM/XMM register, a
512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted
from a 32/64-bit memory location. The destination operand is a
ZMM/YMM/XMM register updated according to the writemask.

.PP
EVEX encoded VPABSB/W: The source operand is a ZMM/YMM/XMM register, or
a 512/256/128-bit memory location. The destination operand is a
ZMM/YMM/XMM register updated according to the writemask.

.PP
VEX.256 encoded versions: The source operand is a YMM register or a
256-bit memory location. The destination operand is a YMM register. The
upper bits (MAXVL-1:256) of the corresponding register destination are
zeroed.

.PP
VEX.128 encoded versions: The source operand is an XMM register or
128-bit memory location. The destination operand is an XMM register. The
upper bits (MAXVL-1:128) of the corresponding register destination are
zeroed.

.PP
128-bit Legacy SSE version: The source operand can be an XMM register or
an 128-bit memory location. The destination is an XMM register. The
upper bits (VL_MAX-1:128) of the corresponding register destination are
unmodified.

.PP
VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise
instructions will #UD.

.SH OPERATION
.SS PABSB WITH 128-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#pabsb-with-128-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[7:0] := ABS(SRC[7: 0])
Repeat operation for 2nd through 15th bytes
Unsigned DEST[127:120] := ABS(SRC[127:120])
.EE

.SS VPABSB WITH 128-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsb-with-128-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[7:0] := ABS(SRC[7: 0])
Repeat operation for 2nd through 15th bytes
Unsigned DEST[127:120] := ABS(SRC[127:120])
.EE

.SS VPABSB WITH 256-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsb-with-256-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[7:0] := ABS(SRC[7: 0])
Repeat operation for 2nd through 31st bytes
Unsigned DEST[255:248] := ABS(SRC[255:248])
.EE

.SS VPABSB (EVEX ENCODED VERSIONS)  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsb--evex-encoded-versions-"
class="anchor">¶

.EX
    (KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j := 0 TO KL-1
    i := j * 8
    IF k1[j] OR *no writemask*
        THEN
            Unsigned DEST[i+7:i] := ABS(SRC[i+7:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+7:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+7:i] := 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] := 0
.EE

.SS PABSW WITH 128-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#pabsw-with-128-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[15:0] := ABS(SRC[15:0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] := ABS(SRC[127:112])
.EE

.SS VPABSW WITH 128-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsw-with-128-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[15:0] := ABS(SRC[15:0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] := ABS(SRC[127:112])
.EE

.SS VPABSW WITH 256-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsw-with-256-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[15:0] := ABS(SRC[15:0])
Repeat operation for 2nd through 15th 16-bit words
Unsigned DEST[255:240] := ABS(SRC[255:240])
.EE

.SS VPABSW (EVEX ENCODED VERSIONS)  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsw--evex-encoded-versions-"
class="anchor">¶

.EX
    (KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j := 0 TO KL-1
    i := j * 16
    IF k1[j] OR *no writemask*
        THEN
            Unsigned DEST[i+15:i] := ABS(SRC[i+15:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+15:i] := 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] := 0
.EE

.SS PABSD WITH 128-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#pabsd-with-128-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[31:0] := ABS(SRC[31:0])
Repeat operation for 2nd through 3rd 32-bit double words
Unsigned DEST[127:96] := ABS(SRC[127:96])
.EE

.SS VPABSD WITH 128-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsd-with-128-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[31:0] := ABS(SRC[31:0])
Repeat operation for 2nd through 3rd 32-bit double words
Unsigned DEST[127:96] := ABS(SRC[127:96])
.EE

.SS VPABSD WITH 256-BIT OPERANDS:  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsd-with-256-bit-operands-"
class="anchor">¶

.EX
Unsigned DEST[31:0] := ABS(SRC[31:0])
Repeat operation for 2nd through 7th 32-bit double words
Unsigned DEST[255:224] := ABS(SRC[255:224])
.EE

.SS VPABSD (EVEX ENCODED VERSIONS)  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsd--evex-encoded-versions-"
class="anchor">¶

.EX
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j := 0 TO KL-1
    i := j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC *is memory*)
                THEN
                    Unsigned DEST[i+31:i] := ABS(SRC[31:0])
                ELSE
                    Unsigned DEST[i+31:i] := ABS(SRC[i+31:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+31:i] := 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] := 0
.EE

.SS VPABSQ (EVEX ENCODED VERSIONS)  href="./pabsb:pabsw:pabsd:pabsq.html#vpabsq--evex-encoded-versions-"
class="anchor">¶

.EX
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC *is memory*)
                THEN
                    Unsigned DEST[i+63:i] := ABS(SRC[63:0])
                ELSE
                    Unsigned DEST[i+63:i] := ABS(SRC[i+63:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
                ELSE *zeroing-masking*
                        ; zeroing-masking
                    DEST[i+63:i] := 0
            FI
    FI;
ENDFOR;
DEST[MAXVL-1:VL] := 0
.EE

.SH INTEL C/C++ COMPILER INTRINSIC EQUIVALENTS <a
href="./pabsb:pabsw:pabsd:pabsq.html#intel-c-c++-compiler-intrinsic-equivalents"
class="anchor">¶

.EX
VPABSB__m512i _mm512_abs_epi8 ( __m512i a)

VPABSW__m512i _mm512_abs_epi16 ( __m512i a)

VPABSB__m512i _mm512_mask_abs_epi8 ( __m512i s, __mmask64 m, __m512i a)

VPABSW__m512i _mm512_mask_abs_epi16 ( __m512i s, __mmask32 m, __m512i a)

VPABSB__m512i _mm512_maskz_abs_epi8 (__mmask64 m, __m512i a)

VPABSW__m512i _mm512_maskz_abs_epi16 (__mmask32 m, __m512i a)

VPABSB__m256i _mm256_mask_abs_epi8 (__m256i s, __mmask32 m, __m256i a)

VPABSW__m256i _mm256_mask_abs_epi16 (__m256i s, __mmask16 m, __m256i a)

VPABSB__m256i _mm256_maskz_abs_epi8 (__mmask32 m, __m256i a)

VPABSW__m256i _mm256_maskz_abs_epi16 (__mmask16 m, __m256i a)

VPABSB__m128i _mm_mask_abs_epi8 (__m128i s, __mmask16 m, __m128i a)

VPABSW__m128i _mm_mask_abs_epi16 (__m128i s, __mmask8 m, __m128i a)

VPABSB__m128i _mm_maskz_abs_epi8 (__mmask16 m, __m128i a)

VPABSW__m128i _mm_maskz_abs_epi16 (__mmask8 m, __m128i a)

VPABSD __m256i _mm256_mask_abs_epi32(__m256i s, __mmask8 k, __m256i a);

VPABSD __m256i _mm256_maskz_abs_epi32( __mmask8 k, __m256i a);

VPABSD __m128i _mm_mask_abs_epi32(__m128i s, __mmask8 k, __m128i a);

VPABSD __m128i _mm_maskz_abs_epi32( __mmask8 k, __m128i a);

VPABSD __m512i _mm512_abs_epi32( __m512i a);

VPABSD __m512i _mm512_mask_abs_epi32(__m512i s, __mmask16 k, __m512i a);

VPABSD __m512i _mm512_maskz_abs_epi32( __mmask16 k, __m512i a);

VPABSQ __m512i _mm512_abs_epi64( __m512i a);

VPABSQ __m512i _mm512_mask_abs_epi64(__m512i s, __mmask8 k, __m512i a);

VPABSQ __m512i _mm512_maskz_abs_epi64( __mmask8 k, __m512i a);

VPABSQ __m256i _mm256_mask_abs_epi64(__m256i s, __mmask8 k, __m256i a);

VPABSQ __m256i _mm256_maskz_abs_epi64( __mmask8 k, __m256i a);

VPABSQ __m128i _mm_mask_abs_epi64(__m128i s, __mmask8 k, __m128i a);

VPABSQ __m128i _mm_maskz_abs_epi64( __mmask8 k, __m128i a);

PABSB __m128i _mm_abs_epi8 (__m128i a)

VPABSB __m128i _mm_abs_epi8 (__m128i a)

VPABSB __m256i _mm256_abs_epi8 (__m256i a)

PABSW __m128i _mm_abs_epi16 (__m128i a)

VPABSW __m128i _mm_abs_epi16 (__m128i a)

VPABSW __m256i _mm256_abs_epi16 (__m256i a)

PABSD __m128i _mm_abs_epi32 (__m128i a)

VPABSD __m128i _mm_abs_epi32 (__m128i a)

VPABSD __m256i _mm256_abs_epi32 (__m256i a)
.EE

.SH SIMD FLOATING-POINT EXCEPTIONS  href="./pabsb:pabsw:pabsd:pabsq.html#simd-floating-point-exceptions"
class="anchor">¶

.PP
None.

.SH OTHER EXCEPTIONS  href="./pabsb:pabsw:pabsd:pabsq.html#other-exceptions"
class="anchor">¶

.PP
Non-EVEX-encoded instruction, see Table
2-21, “Type 4 Class Exception Conditions.”

.PP
EVEX-encoded VPABSD/Q, see Table 2-49,
“Type E4 Class Exception Conditions.”

.PP
EVEX-encoded VPABSB/W, see Exceptions Type E4.nb in
Table 2-49, “Type E4 Class Exception
Conditions.”

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
