// Seed: 1275844995
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  ;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input wire id_2,
    output uwire id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12
);
  logic id_14 = id_2, id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
endmodule
