# MIPS single cycle CPU implemented on FPGA
An implementation of MIPS CPU on FPGA and an experiment that runs bubble sort algorithm.

To run simluation, add Data.txt and Instructions.txt into folder PROJECT_NAME.sim/sim_1/behav/xsim
