<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU Two Documentation: LPC_CAN_TypeDef Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/js/bootstrap.min.js"></script>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU Two Documentation </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part --><!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_CAN_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa552e0d7073db33aef9d5fff30270385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#aa552e0d7073db33aef9d5fff30270385">MOD</a></td></tr>
<tr class="memdesc:aa552e0d7073db33aef9d5fff30270385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000000 - Controls the operating mode of the CAN Controller.  <a href="#aa552e0d7073db33aef9d5fff30270385">More...</a><br /></td></tr>
<tr class="separator:aa552e0d7073db33aef9d5fff30270385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4aaea6fbeb16b7f985b0c1deea0a8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a9c4aaea6fbeb16b7f985b0c1deea0a8a">CMR</a></td></tr>
<tr class="memdesc:a9c4aaea6fbeb16b7f985b0c1deea0a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000004 - Command bits that affect the state.  <a href="#a9c4aaea6fbeb16b7f985b0c1deea0a8a">More...</a><br /></td></tr>
<tr class="separator:a9c4aaea6fbeb16b7f985b0c1deea0a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaebe05a3f2b42fe710cc55146232709c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#aaebe05a3f2b42fe710cc55146232709c">GSR</a></td></tr>
<tr class="memdesc:aaebe05a3f2b42fe710cc55146232709c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000008 - Global Controller Status and Error Counters.  <a href="#aaebe05a3f2b42fe710cc55146232709c">More...</a><br /></td></tr>
<tr class="separator:aaebe05a3f2b42fe710cc55146232709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36125aee673455a73715ac364e05b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#ab36125aee673455a73715ac364e05b6c">ICR</a></td></tr>
<tr class="memdesc:ab36125aee673455a73715ac364e05b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000000C - Interrupt status, Arbitration Lost Capture, Error Code Capture.  <a href="#ab36125aee673455a73715ac364e05b6c">More...</a><br /></td></tr>
<tr class="separator:ab36125aee673455a73715ac364e05b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb907d3a6919c93ca9951b62595facea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#aeb907d3a6919c93ca9951b62595facea">IER</a></td></tr>
<tr class="memdesc:aeb907d3a6919c93ca9951b62595facea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000010 - Interrupt Enable Register.  <a href="#aeb907d3a6919c93ca9951b62595facea">More...</a><br /></td></tr>
<tr class="separator:aeb907d3a6919c93ca9951b62595facea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461439cb1fa20001b5177c0589a2fdcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a461439cb1fa20001b5177c0589a2fdcc">BTR</a></td></tr>
<tr class="memdesc:a461439cb1fa20001b5177c0589a2fdcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000014 - Bus Timing Register.  <a href="#a461439cb1fa20001b5177c0589a2fdcc">More...</a><br /></td></tr>
<tr class="separator:a461439cb1fa20001b5177c0589a2fdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14ee65dbb90b26a372a549efafa951a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#ad14ee65dbb90b26a372a549efafa951a">EWL</a></td></tr>
<tr class="memdesc:ad14ee65dbb90b26a372a549efafa951a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000018 - Error Warning Limit.  <a href="#ad14ee65dbb90b26a372a549efafa951a">More...</a><br /></td></tr>
<tr class="separator:ad14ee65dbb90b26a372a549efafa951a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af196d4014a0e6c89397940310a708025"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#af196d4014a0e6c89397940310a708025">SR</a></td></tr>
<tr class="memdesc:af196d4014a0e6c89397940310a708025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000001C - Status Register.  <a href="#af196d4014a0e6c89397940310a708025">More...</a><br /></td></tr>
<tr class="separator:af196d4014a0e6c89397940310a708025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1226fc21b1f4530138d8804d4616ee75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a1226fc21b1f4530138d8804d4616ee75">RFS</a></td></tr>
<tr class="memdesc:a1226fc21b1f4530138d8804d4616ee75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000020 - Receive frame status.  <a href="#a1226fc21b1f4530138d8804d4616ee75">More...</a><br /></td></tr>
<tr class="separator:a1226fc21b1f4530138d8804d4616ee75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2d189e0ce8d151633fe7af32b16751"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#acc2d189e0ce8d151633fe7af32b16751">RID</a></td></tr>
<tr class="memdesc:acc2d189e0ce8d151633fe7af32b16751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000024 - Received Identifier.  <a href="#acc2d189e0ce8d151633fe7af32b16751">More...</a><br /></td></tr>
<tr class="separator:acc2d189e0ce8d151633fe7af32b16751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf277729e96b67ccdda724d32c401e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a3bf277729e96b67ccdda724d32c401e3">RDA</a></td></tr>
<tr class="memdesc:a3bf277729e96b67ccdda724d32c401e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000028 - Received data bytes 1-4.  <a href="#a3bf277729e96b67ccdda724d32c401e3">More...</a><br /></td></tr>
<tr class="separator:a3bf277729e96b67ccdda724d32c401e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e30d0e614d62cb8c4dcc028b54b1c1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a9e30d0e614d62cb8c4dcc028b54b1c1c">RDB</a></td></tr>
<tr class="memdesc:a9e30d0e614d62cb8c4dcc028b54b1c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000002C - Received data bytes 5-8.  <a href="#a9e30d0e614d62cb8c4dcc028b54b1c1c">More...</a><br /></td></tr>
<tr class="separator:a9e30d0e614d62cb8c4dcc028b54b1c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919f2abe173ad747c4956a4b6143c790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a919f2abe173ad747c4956a4b6143c790">TFI1</a></td></tr>
<tr class="memdesc:a919f2abe173ad747c4956a4b6143c790"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000030 - Transmit frame info (Tx Buffer 1)  <a href="#a919f2abe173ad747c4956a4b6143c790">More...</a><br /></td></tr>
<tr class="separator:a919f2abe173ad747c4956a4b6143c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad941f092e33373988b99e82eb8da7b98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#ad941f092e33373988b99e82eb8da7b98">TID1</a></td></tr>
<tr class="memdesc:ad941f092e33373988b99e82eb8da7b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000034 - Transmit Identifier (Tx Buffer 1)  <a href="#ad941f092e33373988b99e82eb8da7b98">More...</a><br /></td></tr>
<tr class="separator:ad941f092e33373988b99e82eb8da7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9407b69dad93493645a9a52ae0c5b4e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a9407b69dad93493645a9a52ae0c5b4e5">TDA1</a></td></tr>
<tr class="memdesc:a9407b69dad93493645a9a52ae0c5b4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000038 - Transmit data bytes 1-4 (Tx Buffer 1)  <a href="#a9407b69dad93493645a9a52ae0c5b4e5">More...</a><br /></td></tr>
<tr class="separator:a9407b69dad93493645a9a52ae0c5b4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa983819f65057aa69ebc505063a4ed4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#aaa983819f65057aa69ebc505063a4ed4">TDB1</a></td></tr>
<tr class="memdesc:aaa983819f65057aa69ebc505063a4ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000003C - Transmit data bytes 5-8 (Tx Buffer 1)  <a href="#aaa983819f65057aa69ebc505063a4ed4">More...</a><br /></td></tr>
<tr class="separator:aaa983819f65057aa69ebc505063a4ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494b873717ee793057037fc971f29e42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a494b873717ee793057037fc971f29e42">TFI2</a></td></tr>
<tr class="memdesc:a494b873717ee793057037fc971f29e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000040 - Transmit frame info (Tx Buffer 2)  <a href="#a494b873717ee793057037fc971f29e42">More...</a><br /></td></tr>
<tr class="separator:a494b873717ee793057037fc971f29e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5df91f305a251b272faf9ec198ec0e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#aa5df91f305a251b272faf9ec198ec0e8">TID2</a></td></tr>
<tr class="memdesc:aa5df91f305a251b272faf9ec198ec0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000044 - Transmit Identifier (Tx Buffer 2)  <a href="#aa5df91f305a251b272faf9ec198ec0e8">More...</a><br /></td></tr>
<tr class="separator:aa5df91f305a251b272faf9ec198ec0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015d5bfc31a5bfd088f13235096b6f96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a015d5bfc31a5bfd088f13235096b6f96">TDA2</a></td></tr>
<tr class="memdesc:a015d5bfc31a5bfd088f13235096b6f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000048 - Transmit data bytes 1-4 (Tx Buffer 2)  <a href="#a015d5bfc31a5bfd088f13235096b6f96">More...</a><br /></td></tr>
<tr class="separator:a015d5bfc31a5bfd088f13235096b6f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bc89ade505be907bb328e52480ab71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a24bc89ade505be907bb328e52480ab71">TDB2</a></td></tr>
<tr class="memdesc:a24bc89ade505be907bb328e52480ab71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000004C - Transmit data bytes 5-8 (Tx Buffer 2)  <a href="#a24bc89ade505be907bb328e52480ab71">More...</a><br /></td></tr>
<tr class="separator:a24bc89ade505be907bb328e52480ab71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19178f6639ceb8596a96e66674c0d840"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a19178f6639ceb8596a96e66674c0d840">TFI3</a></td></tr>
<tr class="memdesc:a19178f6639ceb8596a96e66674c0d840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000050 - Transmit frame info (Tx Buffer 3)  <a href="#a19178f6639ceb8596a96e66674c0d840">More...</a><br /></td></tr>
<tr class="separator:a19178f6639ceb8596a96e66674c0d840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7b5ae2f928f189fea5f021789e1e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a8ad7b5ae2f928f189fea5f021789e1e2">TID3</a></td></tr>
<tr class="memdesc:a8ad7b5ae2f928f189fea5f021789e1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000054 - Transmit Identifier (Tx Buffer 3)  <a href="#a8ad7b5ae2f928f189fea5f021789e1e2">More...</a><br /></td></tr>
<tr class="separator:a8ad7b5ae2f928f189fea5f021789e1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4700b9e9bb0a2f5230fe59e27746038f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#a4700b9e9bb0a2f5230fe59e27746038f">TDA3</a></td></tr>
<tr class="memdesc:a4700b9e9bb0a2f5230fe59e27746038f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00000058 - Transmit data bytes 1-4 (Tx Buffer 3)  <a href="#a4700b9e9bb0a2f5230fe59e27746038f">More...</a><br /></td></tr>
<tr class="separator:a4700b9e9bb0a2f5230fe59e27746038f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb52795fc9c58e15fc05c7fe43faab4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/dba/structLPC__CAN__TypeDef.html#aeb52795fc9c58e15fc05c7fe43faab4f">TDB3</a></td></tr>
<tr class="memdesc:aeb52795fc9c58e15fc05c7fe43faab4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0000005C - Transmit data bytes 5-8 (Tx Buffer 3)  <a href="#aeb52795fc9c58e15fc05c7fe43faab4f">More...</a><br /></td></tr>
<tr class="separator:aeb52795fc9c58e15fc05c7fe43faab4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a461439cb1fa20001b5177c0589a2fdcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461439cb1fa20001b5177c0589a2fdcc">&#9670;&nbsp;</a></span>BTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::BTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000014 - Bus Timing Register. </p>

</div>
</div>
<a id="a9c4aaea6fbeb16b7f985b0c1deea0a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4aaea6fbeb16b7f985b0c1deea0a8a">&#9670;&nbsp;</a></span>CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_CAN_TypeDef::CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000004 - Command bits that affect the state. </p>

</div>
</div>
<a id="ad14ee65dbb90b26a372a549efafa951a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14ee65dbb90b26a372a549efafa951a">&#9670;&nbsp;</a></span>EWL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::EWL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000018 - Error Warning Limit. </p>

</div>
</div>
<a id="aaebe05a3f2b42fe710cc55146232709c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaebe05a3f2b42fe710cc55146232709c">&#9670;&nbsp;</a></span>GSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::GSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000008 - Global Controller Status and Error Counters. </p>

</div>
</div>
<a id="ab36125aee673455a73715ac364e05b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36125aee673455a73715ac364e05b6c">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000000C - Interrupt status, Arbitration Lost Capture, Error Code Capture. </p>

</div>
</div>
<a id="aeb907d3a6919c93ca9951b62595facea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb907d3a6919c93ca9951b62595facea">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000010 - Interrupt Enable Register. </p>

</div>
</div>
<a id="aa552e0d7073db33aef9d5fff30270385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa552e0d7073db33aef9d5fff30270385">&#9670;&nbsp;</a></span>MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000000 - Controls the operating mode of the CAN Controller. </p>

</div>
</div>
<a id="a3bf277729e96b67ccdda724d32c401e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bf277729e96b67ccdda724d32c401e3">&#9670;&nbsp;</a></span>RDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::RDA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000028 - Received data bytes 1-4. </p>

</div>
</div>
<a id="a9e30d0e614d62cb8c4dcc028b54b1c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e30d0e614d62cb8c4dcc028b54b1c1c">&#9670;&nbsp;</a></span>RDB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::RDB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000002C - Received data bytes 5-8. </p>

</div>
</div>
<a id="a1226fc21b1f4530138d8804d4616ee75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1226fc21b1f4530138d8804d4616ee75">&#9670;&nbsp;</a></span>RFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::RFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000020 - Receive frame status. </p>

</div>
</div>
<a id="acc2d189e0ce8d151633fe7af32b16751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2d189e0ce8d151633fe7af32b16751">&#9670;&nbsp;</a></span>RID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::RID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000024 - Received Identifier. </p>

</div>
</div>
<a id="af196d4014a0e6c89397940310a708025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af196d4014a0e6c89397940310a708025">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000001C - Status Register. </p>

</div>
</div>
<a id="a9407b69dad93493645a9a52ae0c5b4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9407b69dad93493645a9a52ae0c5b4e5">&#9670;&nbsp;</a></span>TDA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TDA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000038 - Transmit data bytes 1-4 (Tx Buffer 1) </p>

</div>
</div>
<a id="a015d5bfc31a5bfd088f13235096b6f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015d5bfc31a5bfd088f13235096b6f96">&#9670;&nbsp;</a></span>TDA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TDA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000048 - Transmit data bytes 1-4 (Tx Buffer 2) </p>

</div>
</div>
<a id="a4700b9e9bb0a2f5230fe59e27746038f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4700b9e9bb0a2f5230fe59e27746038f">&#9670;&nbsp;</a></span>TDA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TDA3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000058 - Transmit data bytes 1-4 (Tx Buffer 3) </p>

</div>
</div>
<a id="aaa983819f65057aa69ebc505063a4ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa983819f65057aa69ebc505063a4ed4">&#9670;&nbsp;</a></span>TDB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TDB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000003C - Transmit data bytes 5-8 (Tx Buffer 1) </p>

</div>
</div>
<a id="a24bc89ade505be907bb328e52480ab71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bc89ade505be907bb328e52480ab71">&#9670;&nbsp;</a></span>TDB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TDB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000004C - Transmit data bytes 5-8 (Tx Buffer 2) </p>

</div>
</div>
<a id="aeb52795fc9c58e15fc05c7fe43faab4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb52795fc9c58e15fc05c7fe43faab4f">&#9670;&nbsp;</a></span>TDB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TDB3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0000005C - Transmit data bytes 5-8 (Tx Buffer 3) </p>

</div>
</div>
<a id="a919f2abe173ad747c4956a4b6143c790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919f2abe173ad747c4956a4b6143c790">&#9670;&nbsp;</a></span>TFI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TFI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000030 - Transmit frame info (Tx Buffer 1) </p>

</div>
</div>
<a id="a494b873717ee793057037fc971f29e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494b873717ee793057037fc971f29e42">&#9670;&nbsp;</a></span>TFI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TFI2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000040 - Transmit frame info (Tx Buffer 2) </p>

</div>
</div>
<a id="a19178f6639ceb8596a96e66674c0d840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19178f6639ceb8596a96e66674c0d840">&#9670;&nbsp;</a></span>TFI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TFI3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000050 - Transmit frame info (Tx Buffer 3) </p>

</div>
</div>
<a id="ad941f092e33373988b99e82eb8da7b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad941f092e33373988b99e82eb8da7b98">&#9670;&nbsp;</a></span>TID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000034 - Transmit Identifier (Tx Buffer 1) </p>

</div>
</div>
<a id="aa5df91f305a251b272faf9ec198ec0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5df91f305a251b272faf9ec198ec0e8">&#9670;&nbsp;</a></span>TID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000044 - Transmit Identifier (Tx Buffer 2) </p>

</div>
</div>
<a id="a8ad7b5ae2f928f189fea5f021789e1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad7b5ae2f928f189fea5f021789e1e2">&#9670;&nbsp;</a></span>TID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00000054 - Transmit Identifier (Tx Buffer 3) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/khalil/Git/SJSU-Dev2/firmware/library/L0_LowLevel/<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
