INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_3/fsm_mealy/fsm_mealy.srcs/sources_1/new/fsm_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_3/fsm_mealy/fsm_mealy.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
