POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,ADD,PUSH,OR,ADD,ADD,ADD,ADD,OUTS,OUTS,OR,ADD,ADD,ADD,ADD,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,MOVSB,INT,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,SBB,OR,ADD,ADD,OR,LOCK,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADD,AND,ADD,PUSH,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,JB,JB,ADD,ADD,ADD,ADD,OR,ADD,ADD,PUSH,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,RETF,ADD,ADD,XCHG,ADD,ADD,JAE,INS,PUSH,JAE,JNZ,MOVSXD,PUSH,JAE,JNZ,MOVSXD,DB,DB,JB,AND,MOVSXD,INS,IMUL,JAE,OUTS,OUTS,CMP,XOR,XOR,JNZ,JZ,JB,CMP,JB,INS,SUB,PUSH,JNZ,INS,IMUL,IMUL,DB,DB,DB,DB,XOR,CMP,XOR,XOR,CMP,PUSH,JNS,JZ,INS,PUSH,JAE,JNZ,MOVSXD,PUSH,JNZ,JZ,INS,PUSH,JAE,JNZ,MOVSXD,JZ,ADD,ADD,ADD,ADD,JNS,JZ,INS,JB,JA,OUTS,PUSH,IMUL,JNS,JZ,INS,JB,JA,OUTS,SUB,PUSH,JB,IMUL,XOR,XOR,JNZ,JZ,JB,CMP,JB,INS,SUB,PUSH,JNZ,INS,IMUL,IMUL,DB,XOR,XOR,XOR,XOR,PUSH,JNS,JZ,INS,JB,JA,OUTS,PUSH,IMUL,JAE,INS,JB,JA,OUTS,SUB,PUSH,JB,IMUL,XOR,XOR,JNZ,JZ,JB,CMP,JB,INS,SUB