vendor_name = ModelSim
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/registrador_tipo_d.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/PNot.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/JK_FF.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/JK_FF.vwf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Trabalhos_AOC/lab_vhdl_Luigi_Muller_Sousa_Linhares_aoc2018/db/laboratorio_VHDL_Luigi.cbx.xml
design_name = JK_FF
instance = comp, \Q~output\, Q~output, JK_FF, 1
instance = comp, \Qbar~output\, Qbar~output, JK_FF, 1
instance = comp, \clock~input\, clock~input, JK_FF, 1
instance = comp, \K~input\, K~input, JK_FF, 1
instance = comp, \J~input\, J~input, JK_FF, 1
instance = comp, \Mux0~0\, Mux0~0, JK_FF, 1
instance = comp, \state~feeder\, state~feeder, JK_FF, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, JK_FF, 1
