-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/29/2017 20:36:53"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MipsMulticicloDE2Wrapper IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(7 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(15 DOWNTO 0);
	LEDG : OUT std_logic_vector(3 DOWNTO 0)
	);
END MipsMulticicloDE2Wrapper;

-- Design Ports Information
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MipsMulticicloDE2Wrapper IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DebRst|DebouncedData~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DebClk|DebouncedData~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mips|BO|ULA1|AddSub|Add0~0_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~0_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~2_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~4_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~6_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~10_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~36_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~38_combout\ : std_logic;
SIGNAL \LEDR~2_combout\ : std_logic;
SIGNAL \LEDR~11_combout\ : std_logic;
SIGNAL \LEDR~22_combout\ : std_logic;
SIGNAL \LEDR~53_combout\ : std_logic;
SIGNAL \Mips|BO|operacaoUla|Operation[2]~3_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[0]~57_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[0]~58_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[25]~7_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[10]~30_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[9]~32_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[7]~36_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[6]~26_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[6]~38_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[5]~40_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[2]~46_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[15]~65_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[16]~67_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[17]~69_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[20]~71_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[21]~73_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[22]~79_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[23]~81_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[27]~93_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[7]~106_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[25]~115_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[13]~121_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~17_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[2]~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~15_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[31]~125_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~14_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[28]~35_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~16_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[27]~37_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[27]~38_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~16_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[25]~41_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[25]~42_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux6~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~18_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[21]~49_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[21]~50_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux11~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux13~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux19~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux25~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux29~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~11_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[21]~148_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~21_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \Mips|BO|RDM|CurrentState[11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|RDM|CurrentState[12]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|RI|CurrentState[31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][30]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][30]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][28]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][28]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][25]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][25]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][23]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][15]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][15]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][14]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][14]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][13]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][13]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][12]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][7]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][6]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][6]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][5]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][4]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][2]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][1]~feeder_combout\ : std_logic;
SIGNAL \DebClk|OP1~0_combout\ : std_logic;
SIGNAL \DebClk|OP1~regout\ : std_logic;
SIGNAL \DebClk|OP2~feeder_combout\ : std_logic;
SIGNAL \DebClk|OP2~regout\ : std_logic;
SIGNAL \DebClk|OP3~regout\ : std_logic;
SIGNAL \DebClk|OP4~feeder_combout\ : std_logic;
SIGNAL \DebClk|OP4~regout\ : std_logic;
SIGNAL \DebClk|OP5~feeder_combout\ : std_logic;
SIGNAL \DebClk|OP5~regout\ : std_logic;
SIGNAL \DebClk|OP6~regout\ : std_logic;
SIGNAL \DebClk|DebouncedData~0_combout\ : std_logic;
SIGNAL \DebClk|DebouncedData~combout\ : std_logic;
SIGNAL \DebClk|DebouncedData~clkctrl_outclk\ : std_logic;
SIGNAL \Mips|BO|operacaoUla|Operation[2]~4_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[15]~0_combout\ : std_logic;
SIGNAL \Mips|BC|Selector0~4_combout\ : std_logic;
SIGNAL \DebRst|OP1~0_combout\ : std_logic;
SIGNAL \DebRst|OP1~regout\ : std_logic;
SIGNAL \DebRst|OP2~regout\ : std_logic;
SIGNAL \DebRst|OP3~regout\ : std_logic;
SIGNAL \DebRst|OP4~feeder_combout\ : std_logic;
SIGNAL \DebRst|OP4~regout\ : std_logic;
SIGNAL \DebRst|OP5~regout\ : std_logic;
SIGNAL \DebRst|OP6~regout\ : std_logic;
SIGNAL \DebRst|DebouncedData~0_combout\ : std_logic;
SIGNAL \DebRst|DebouncedData~combout\ : std_logic;
SIGNAL \DebRst|DebouncedData~clkctrl_outclk\ : std_logic;
SIGNAL \Mips|BC|current_state.S0~regout\ : std_logic;
SIGNAL \Mips|BC|Selector1~0_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S1~regout\ : std_logic;
SIGNAL \Mips|BC|next_state.S2~0_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S2~regout\ : std_logic;
SIGNAL \Mips|BC|WideOr8~0_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[20]~12_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S7~feeder_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S7~regout\ : std_logic;
SIGNAL \Mips|BO|mux1|Output[4]~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~26_combout\ : std_logic;
SIGNAL \Mips|BO|RDM|CurrentState[3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[3]~29_combout\ : std_logic;
SIGNAL \Mips|BO|RDM|CurrentState[5]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Equal2~0_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[1]~0_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[5]~41_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[21]~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][21]~regout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[6]~26_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~43_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][6]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~40_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~41_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~31_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~39_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~37_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~34_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~33_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][6]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][6]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux57~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[7]~25_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~24_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~25_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][7]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][7]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux56~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[8]~24_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~32_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~23_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~21_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux55~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[11]~21_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[11]~22_combout\ : std_logic;
SIGNAL \Mips|BC|PCEsc~combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~15_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[10]~19_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[10]~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~36_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~38_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~42_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~18_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Equal2~1_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[12]~26_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[12]~27_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[11]~28_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[11]~29_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][7]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux24~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[7]~13_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[7]~14_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[7]~25_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[6]~39_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[4]~42_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[4]~43_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[13]~24_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[13]~25_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[12]~23_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[12]~24_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[12]~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[14]~27_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[14]~28_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][14]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux17~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[14]~18_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[14]~62_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[15]~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux48~20_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[30]~149_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[30]~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][30]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~28_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~27_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][30]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux33~20_combout\ : std_logic;
SIGNAL \Mips|BO|RDM|CurrentState[31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[31]~31_combout\ : std_logic;
SIGNAL \Mips|BO|PC|CurrentState[31]~3_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~20_combout\ : std_logic;
SIGNAL \Mips|BO|RDM|CurrentState[1]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[1]~31_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][1]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][1]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~29_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux30~20_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[1]~140_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[1]~2_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[1]~31_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~1\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~2_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[1]~1_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[1]~48_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[1]~101_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[1]~102_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[30]~4_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[30]~99_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][30]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][30]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux1~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[30]~32_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[30]~33_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[30]~2_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[29]~91_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[29]~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][29]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][29]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][29]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][29]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][29]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux34~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[29]~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][28]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][28]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux35~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[28]~6_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[28]~87_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[26]~89_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[23]~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux9~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[21]~13_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[19]~15_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[18]~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux14~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[16]~18_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[16]~19_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[15]~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[15]~21_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~27\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~29\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~31\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~33\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~34_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[16]~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux15~20_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~25\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~27\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~29\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~31\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~32_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~32_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[16]~68_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[16]~128_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[16]~59_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[16]~60_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[16]~16_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~33\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~34_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[17]~70_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[17]~129_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[17]~57_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[17]~58_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[17]~15_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~35\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~37\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~39\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~40_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[20]~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux12~20_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[19]~77_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~38_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[19]~78_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[19]~131_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[19]~53_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[19]~54_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[19]~13_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~35\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~37\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~39\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~40_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[20]~72_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[20]~154_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[20]~51_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[20]~52_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[20]~12_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~41\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~43\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~44_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[22]~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux10~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[21]~11_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~41\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~43\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~44_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[22]~80_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[22]~132_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[22]~47_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[22]~48_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[22]~10_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~45\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~46_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~45\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~46_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[23]~82_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[23]~45_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[23]~46_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux8~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[23]~9_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~47\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~49\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~51\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~52_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~47\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~49\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~51\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~52_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[26]~90_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[26]~152_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[26]~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][26]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][26]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][26]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][26]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux5~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[26]~39_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[26]~40_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[26]~6_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~53\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~54_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux4~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[27]~5_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~53\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~54_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[27]~94_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[27]~151_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[27]~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][27]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][27]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux36~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[27]~7_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~55\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~56_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~55\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~56_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[28]~88_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[28]~150_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[28]~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][28]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][28]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux3~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[28]~36_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[28]~4_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~57\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~58_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~57\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~58_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[29]~92_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[29]~147_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[29]~34_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][29]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux2~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[29]~3_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~59\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~60_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~59\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~60_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[30]~100_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~14_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~11_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~12_combout\ : std_logic;
SIGNAL \Mips|BO|PC|CurrentState[31]~2_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[23]~133_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~10_combout\ : std_logic;
SIGNAL \Mips|BO|PC|CurrentState[31]~4_combout\ : std_logic;
SIGNAL \Mips|BO|PC|CurrentState[31]~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux0~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[31]~1_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~61\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~62_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[31]~3_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~61\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~62_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[31]~126_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[31]~146_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[31]~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][31]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][31]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux32~20_combout\ : std_logic;
SIGNAL \Mips|BO|RI|CurrentState[14]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[14]~22_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[14]~23_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~28_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~28_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[14]~63_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[14]~64_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[14]~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][14]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux49~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[8]~15_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[8]~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][8]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][8]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux23~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[8]~24_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[2]~47_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux31~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[0]~0_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~1\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~3\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~5\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~7\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~9\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~11\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~13\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~15\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~17\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~19\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~21\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~23\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~25\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~26_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~26_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[13]~122_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[13]~145_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[13]~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][13]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][13]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][13]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux50~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[3]~5_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[3]~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][3]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux28~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[3]~29_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~3\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~5\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~7\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~9\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~11\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~13\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~15\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~17\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~19\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~21\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~23\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~24_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~24_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[12]~119_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[12]~120_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[12]~144_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[12]~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][12]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][12]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][12]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][12]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][12]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux51~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[25]~9_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~50_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~50_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[25]~116_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[25]~153_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[25]~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][25]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][25]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][25]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux38~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][26]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][26]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][26]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux37~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][24]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux7~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[24]~43_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[24]~44_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[24]~8_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[24]~83_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~48_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~48_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[24]~84_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[24]~134_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[24]~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][24]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux39~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[23]~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][23]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][23]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][23]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux40~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[22]~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][22]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][22]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux41~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][10]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux21~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[10]~22_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[10]~112_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~20_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~20_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[10]~113_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[10]~114_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~16_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~18_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~42_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~42_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[21]~74_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~19_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~30_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~30_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[15]~66_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[15]~127_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~8_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~9_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~13_combout\ : std_logic;
SIGNAL \Mips|BO|EnableRegPC_s~combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux20~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[11]~21_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[11]~117_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~22_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~22_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[11]~118_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[11]~139_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[11]~21_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][11]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][11]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux52~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[10]~22_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][10]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][10]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][10]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux53~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[9]~23_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux54~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux1|Output[0]~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][21]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][21]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux42~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][5]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][5]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux26~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[5]~27_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[5]~85_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~10_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[5]~86_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[5]~135_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[5]~27_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][5]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][5]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux58~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][4]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][4]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux27~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[4]~28_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[4]~97_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~8_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~8_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[4]~98_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[4]~143_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[4]~28_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][4]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][4]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux59~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux1|Output[1]~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~22_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~35_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[7][3]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux60~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[2]~30_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][2]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][2]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][2]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux61~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux1|Output[2]~2_combout\ : std_logic;
SIGNAL \Mips|BC|EscReg~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Equal0~30_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][20]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux43~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[19]~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][19]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][19]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux44~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[18]~55_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[18]~56_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[18]~14_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[18]~75_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~36_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[18]~76_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[18]~130_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[18]~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[29][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[17][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[25][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][18]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][18]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux45~20_combout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[17]~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][17]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][17]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux46~20_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][1]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][1]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[16][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[30][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][1]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[22][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][1]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux62~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[9]~33_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[6][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][9]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][9]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux22~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[9]~23_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[9]~110_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~18_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[9]~111_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[9]~138_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[9]~17_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[9]~18_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[9]~7_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[8]~34_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[8]~35_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[8]~108_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~16_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~16_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[8]~109_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[8]~137_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[8]~6_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[7]~37_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~14_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~14_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[7]~107_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[7]~136_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[7]~5_combout\ : std_logic;
SIGNAL \Mips|BO|RI|CurrentState[28]~feeder_combout\ : std_logic;
SIGNAL \Mips|BC|next_state.S8~0_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S8~regout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[13]~60_combout\ : std_logic;
SIGNAL \Mips|BO|operacaoUla|Operation[2]~2_combout\ : std_logic;
SIGNAL \Mips|BO|operacaoUla|Operation[0]~0_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[13]~61_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[6]~103_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~12_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add0~12_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[6]~104_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[6]~105_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[6]~11_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[6]~12_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[6]~4_combout\ : std_logic;
SIGNAL \Mips|BC|Equal1~0_combout\ : std_logic;
SIGNAL \Mips|BC|Selector4~0_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S5~regout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[5]~9_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[5]~10_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[5]~3_combout\ : std_logic;
SIGNAL \Mips|BC|next_state.S9~3_combout\ : std_logic;
SIGNAL \Mips|BC|Equal1~1_combout\ : std_logic;
SIGNAL \Mips|BC|next_state~10_combout\ : std_logic;
SIGNAL \Mips|BC|next_state.S9~2_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S9~regout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[4]~7_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[4]~8_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[4]~2_combout\ : std_logic;
SIGNAL \Mips|BC|Equal0~0_combout\ : std_logic;
SIGNAL \Mips|BC|next_state.S6~0_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S6~regout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[3]~44_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[3]~45_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[3]~123_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~6_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[3]~124_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[3]~142_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[3]~1_combout\ : std_logic;
SIGNAL \Mips|BO|operacaoUla|Operation[1]~1_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[2]~4_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[2]~30_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[2]~95_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AddSub|Add1~4_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[2]~96_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[2]~141_combout\ : std_logic;
SIGNAL \Mips|BO|muxPC|Output[2]~0_combout\ : std_logic;
SIGNAL \Mips|BO|RI|CurrentState[20]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[24][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[28][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[18][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[3][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][16]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][16]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux47~20_combout\ : std_logic;
SIGNAL \Mips|BC|Selector2~0_combout\ : std_logic;
SIGNAL \Mips|BC|current_state.S3~regout\ : std_logic;
SIGNAL \Mips|BC|current_state.S4~regout\ : std_logic;
SIGNAL \Mips|BO|mux2|Output[0]~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[13][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[12][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~17_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[2][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][0]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[4][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[9][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][0]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux63~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[0]~2_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[0]~56_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[26]~8_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[24]~10_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[17]~17_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[15]~29_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[15]~30_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][15]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[23][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[31][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[19][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[27][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~7_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~8_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][15]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[5][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~10_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~11_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][15]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[11][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[10][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[8][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~12_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~13_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[0][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][15]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[1][15]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux16~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[15]~17_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[13]~25_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[13]~26_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[21][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~0_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~1_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[26][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~2_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~3_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][13]~feeder_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[20][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~4_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~5_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~6_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~9_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~14_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~15_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~16_combout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[14][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|CurrentState[15][13]~regout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~18_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~19_combout\ : std_logic;
SIGNAL \Mips|BO|reg|Mux18~20_combout\ : std_logic;
SIGNAL \Mips|BO|muxA|Output[13]~19_combout\ : std_logic;
SIGNAL \Mips|BO|muxB|Output[10]~31_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~1_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~3_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~5_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~7_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~9_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~11_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~13_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~15_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~17_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~19_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~21_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~23_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~25_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~27_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~29_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~31_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~33_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~35_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~37_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~39_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~41_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~43_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~45_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~47_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~49_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~51_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~53_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~55_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~57_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~59_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~61_cout\ : std_logic;
SIGNAL \Mips|BO|ULA1|AndOrSlt|LessThan0~62_combout\ : std_logic;
SIGNAL \Mips|BO|ULA1|Output[0]~59_combout\ : std_logic;
SIGNAL \Mips|BO|mux3|Output[0]~1_combout\ : std_logic;
SIGNAL \H0|Mux6~0_combout\ : std_logic;
SIGNAL \H0|Mux5~0_combout\ : std_logic;
SIGNAL \H0|Mux4~0_combout\ : std_logic;
SIGNAL \H0|Mux3~0_combout\ : std_logic;
SIGNAL \H0|Mux2~0_combout\ : std_logic;
SIGNAL \H0|Mux1~0_combout\ : std_logic;
SIGNAL \H0|Mux0~0_combout\ : std_logic;
SIGNAL \H1|Mux6~0_combout\ : std_logic;
SIGNAL \H1|Mux5~0_combout\ : std_logic;
SIGNAL \H1|Mux4~0_combout\ : std_logic;
SIGNAL \H1|Mux3~0_combout\ : std_logic;
SIGNAL \H1|Mux2~0_combout\ : std_logic;
SIGNAL \H1|Mux1~0_combout\ : std_logic;
SIGNAL \H1|Mux0~0_combout\ : std_logic;
SIGNAL \H2|Mux6~0_combout\ : std_logic;
SIGNAL \H2|Mux5~0_combout\ : std_logic;
SIGNAL \H2|Mux4~0_combout\ : std_logic;
SIGNAL \H2|Mux3~0_combout\ : std_logic;
SIGNAL \H2|Mux2~0_combout\ : std_logic;
SIGNAL \H2|Mux1~0_combout\ : std_logic;
SIGNAL \H2|Mux0~0_combout\ : std_logic;
SIGNAL \H3|Mux6~0_combout\ : std_logic;
SIGNAL \H3|Mux5~0_combout\ : std_logic;
SIGNAL \H3|Mux4~0_combout\ : std_logic;
SIGNAL \H3|Mux3~0_combout\ : std_logic;
SIGNAL \H3|Mux2~0_combout\ : std_logic;
SIGNAL \H3|Mux1~0_combout\ : std_logic;
SIGNAL \H3|Mux0~0_combout\ : std_logic;
SIGNAL \H4|Mux6~0_combout\ : std_logic;
SIGNAL \H4|Mux5~0_combout\ : std_logic;
SIGNAL \H4|Mux4~0_combout\ : std_logic;
SIGNAL \H4|Mux3~0_combout\ : std_logic;
SIGNAL \H4|Mux2~0_combout\ : std_logic;
SIGNAL \H4|Mux1~0_combout\ : std_logic;
SIGNAL \H4|Mux0~0_combout\ : std_logic;
SIGNAL \H5|Mux6~0_combout\ : std_logic;
SIGNAL \H5|Mux5~0_combout\ : std_logic;
SIGNAL \H5|Mux4~0_combout\ : std_logic;
SIGNAL \H5|Mux3~0_combout\ : std_logic;
SIGNAL \H5|Mux2~0_combout\ : std_logic;
SIGNAL \H5|Mux1~0_combout\ : std_logic;
SIGNAL \H5|Mux0~0_combout\ : std_logic;
SIGNAL \Mips|BC|WideOr8~combout\ : std_logic;
SIGNAL \Mips|BC|WideOr7~0_combout\ : std_logic;
SIGNAL \Mips|BC|WideOr6~combout\ : std_logic;
SIGNAL \H6|Mux6~0_combout\ : std_logic;
SIGNAL \H6|Mux5~0_combout\ : std_logic;
SIGNAL \H6|Mux4~0_combout\ : std_logic;
SIGNAL \H6|Mux3~0_combout\ : std_logic;
SIGNAL \H6|Mux2~0_combout\ : std_logic;
SIGNAL \H6|Mux1~0_combout\ : std_logic;
SIGNAL \H6|Mux0~0_combout\ : std_logic;
SIGNAL \LEDR~4_combout\ : std_logic;
SIGNAL \LEDR~0_combout\ : std_logic;
SIGNAL \LEDR~3_combout\ : std_logic;
SIGNAL \LEDR~5_combout\ : std_logic;
SIGNAL \LEDR~6_combout\ : std_logic;
SIGNAL \LEDR~1_combout\ : std_logic;
SIGNAL \LEDR~7_combout\ : std_logic;
SIGNAL \LEDR~8_combout\ : std_logic;
SIGNAL \LEDR~9_combout\ : std_logic;
SIGNAL \LEDR~10_combout\ : std_logic;
SIGNAL \LEDR~12_combout\ : std_logic;
SIGNAL \LEDR~13_combout\ : std_logic;
SIGNAL \LEDR~14_combout\ : std_logic;
SIGNAL \LEDR~16_combout\ : std_logic;
SIGNAL \LEDR~17_combout\ : std_logic;
SIGNAL \LEDR~18_combout\ : std_logic;
SIGNAL \LEDR~19_combout\ : std_logic;
SIGNAL \LEDR~20_combout\ : std_logic;
SIGNAL \LEDR~21_combout\ : std_logic;
SIGNAL \LEDR~23_combout\ : std_logic;
SIGNAL \LEDR~24_combout\ : std_logic;
SIGNAL \LEDR~15_combout\ : std_logic;
SIGNAL \LEDR~25_combout\ : std_logic;
SIGNAL \LEDR~26_combout\ : std_logic;
SIGNAL \LEDR~27_combout\ : std_logic;
SIGNAL \LEDR~28_combout\ : std_logic;
SIGNAL \LEDR~29_combout\ : std_logic;
SIGNAL \LEDR~30_combout\ : std_logic;
SIGNAL \LEDR~31_combout\ : std_logic;
SIGNAL \LEDR~32_combout\ : std_logic;
SIGNAL \LEDR~33_combout\ : std_logic;
SIGNAL \LEDR~34_combout\ : std_logic;
SIGNAL \LEDR~35_combout\ : std_logic;
SIGNAL \LEDR~36_combout\ : std_logic;
SIGNAL \LEDR~37_combout\ : std_logic;
SIGNAL \LEDR~38_combout\ : std_logic;
SIGNAL \LEDR~39_combout\ : std_logic;
SIGNAL \LEDR~40_combout\ : std_logic;
SIGNAL \LEDR~41_combout\ : std_logic;
SIGNAL \LEDR~42_combout\ : std_logic;
SIGNAL \LEDR~43_combout\ : std_logic;
SIGNAL \LEDR~44_combout\ : std_logic;
SIGNAL \LEDR~45_combout\ : std_logic;
SIGNAL \LEDR~46_combout\ : std_logic;
SIGNAL \LEDR~47_combout\ : std_logic;
SIGNAL \Mips|BC|LerMem~combout\ : std_logic;
SIGNAL \LEDR~48_combout\ : std_logic;
SIGNAL \LEDR~49_combout\ : std_logic;
SIGNAL \LEDR~50_combout\ : std_logic;
SIGNAL \Mips|BC|IouD~combout\ : std_logic;
SIGNAL \LEDR~51_combout\ : std_logic;
SIGNAL \LEDR~52_combout\ : std_logic;
SIGNAL \LEDR~54_combout\ : std_logic;
SIGNAL \LEDR~55_combout\ : std_logic;
SIGNAL \LEDR~56_combout\ : std_logic;
SIGNAL \LEDR~57_combout\ : std_logic;
SIGNAL \LEDR~58_combout\ : std_logic;
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Mips|BO|RDM|CurrentState\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mips|BO|PC|CurrentState\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mips|BO|RegA|CurrentState\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mips|BO|RegB|CurrentState\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mips|BO|ULASaida|CurrentState\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mips|BO|RI|CurrentState\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \H6|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Mips|BC|ALT_INV_current_state.S0~regout\ : std_logic;
SIGNAL \H5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \H4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \H3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \H2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \H1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \H0|ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\Mips|BO|RegB|CurrentState\(31) & \Mips|BO|RegB|CurrentState\(30) & \Mips|BO|RegB|CurrentState\(15) & \Mips|BO|RegB|CurrentState\(14) & 
\Mips|BO|RegB|CurrentState\(13) & \Mips|BO|RegB|CurrentState\(12) & \Mips|BO|RegB|CurrentState\(11) & \Mips|BO|RegB|CurrentState\(10) & \Mips|BO|RegB|CurrentState\(9) & \Mips|BO|RegB|CurrentState\(8) & \Mips|BO|RegB|CurrentState\(7) & 
\Mips|BO|RegB|CurrentState\(6) & \Mips|BO|RegB|CurrentState\(5) & \Mips|BO|RegB|CurrentState\(4) & \Mips|BO|RegB|CurrentState\(3) & \Mips|BO|RegB|CurrentState\(2) & \Mips|BO|RegB|CurrentState\(1) & \Mips|BO|RegB|CurrentState\(0));

\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Mips|BO|muxPC|Output[9]~7_combout\ & \Mips|BO|muxPC|Output[8]~6_combout\ & \Mips|BO|muxPC|Output[7]~5_combout\ & \Mips|BO|muxPC|Output[6]~4_combout\ & 
\Mips|BO|muxPC|Output[5]~3_combout\ & \Mips|BO|muxPC|Output[4]~2_combout\ & \Mips|BO|muxPC|Output[3]~1_combout\ & \Mips|BO|muxPC|Output[2]~0_combout\);

\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(0) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(1) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(2) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(3) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(4) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(5) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(6) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(7) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(8) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(9) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(10) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(11) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(12) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(13) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(14) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(15) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(30) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(31) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\Mips|BO|RegB|CurrentState\(29) & \Mips|BO|RegB|CurrentState\(28) & \Mips|BO|RegB|CurrentState\(27) & \Mips|BO|RegB|CurrentState\(26) & 
\Mips|BO|RegB|CurrentState\(25) & \Mips|BO|RegB|CurrentState\(24) & \Mips|BO|RegB|CurrentState\(23) & \Mips|BO|RegB|CurrentState\(22) & \Mips|BO|RegB|CurrentState\(21) & \Mips|BO|RegB|CurrentState\(20) & \Mips|BO|RegB|CurrentState\(19) & 
\Mips|BO|RegB|CurrentState\(18) & \Mips|BO|RegB|CurrentState\(17) & \Mips|BO|RegB|CurrentState\(16));

\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Mips|BO|muxPC|Output[9]~7_combout\ & \Mips|BO|muxPC|Output[8]~6_combout\ & \Mips|BO|muxPC|Output[7]~5_combout\ & \Mips|BO|muxPC|Output[6]~4_combout\ & 
\Mips|BO|muxPC|Output[5]~3_combout\ & \Mips|BO|muxPC|Output[4]~2_combout\ & \Mips|BO|muxPC|Output[3]~1_combout\ & \Mips|BO|muxPC|Output[2]~0_combout\);

\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(16) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(17) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(18) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(19) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(20) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(21) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(22) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(23) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(24) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(25) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(26) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(27) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(28) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(29) <= \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);

\DebRst|DebouncedData~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DebRst|DebouncedData~combout\);

\DebClk|DebouncedData~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DebClk|DebouncedData~combout\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);
\H6|ALT_INV_Mux2~0_combout\ <= NOT \H6|Mux2~0_combout\;
\Mips|BC|ALT_INV_current_state.S0~regout\ <= NOT \Mips|BC|current_state.S0~regout\;
\H5|ALT_INV_Mux0~0_combout\ <= NOT \H5|Mux0~0_combout\;
\H4|ALT_INV_Mux0~0_combout\ <= NOT \H4|Mux0~0_combout\;
\H3|ALT_INV_Mux0~0_combout\ <= NOT \H3|Mux0~0_combout\;
\H2|ALT_INV_Mux0~0_combout\ <= NOT \H2|Mux0~0_combout\;
\H1|ALT_INV_Mux0~0_combout\ <= NOT \H1|Mux0~0_combout\;
\H0|ALT_INV_Mux0~0_combout\ <= NOT \H0|Mux0~0_combout\;

-- Location: LCCOMB_X29_Y13_N0
\Mips|BO|ULA1|AddSub|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~0_combout\ = (\Mips|BO|muxA|Output[0]~0_combout\ & ((GND) # (!\Mips|BO|muxB|Output[0]~2_combout\))) # (!\Mips|BO|muxA|Output[0]~0_combout\ & (\Mips|BO|muxB|Output[0]~2_combout\ $ (GND)))
-- \Mips|BO|ULA1|AddSub|Add0~1\ = CARRY((\Mips|BO|muxA|Output[0]~0_combout\) # (!\Mips|BO|muxB|Output[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[0]~0_combout\,
	datab => \Mips|BO|muxB|Output[0]~2_combout\,
	datad => VCC,
	combout => \Mips|BO|ULA1|AddSub|Add0~0_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~1\);

-- Location: LCCOMB_X31_Y15_N0
\Mips|BO|ULA1|AddSub|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~0_combout\ = (\Mips|BO|muxB|Output[0]~2_combout\ & (\Mips|BO|muxA|Output[0]~0_combout\ $ (VCC))) # (!\Mips|BO|muxB|Output[0]~2_combout\ & (\Mips|BO|muxA|Output[0]~0_combout\ & VCC))
-- \Mips|BO|ULA1|AddSub|Add1~1\ = CARRY((\Mips|BO|muxB|Output[0]~2_combout\ & \Mips|BO|muxA|Output[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[0]~2_combout\,
	datab => \Mips|BO|muxA|Output[0]~0_combout\,
	datad => VCC,
	combout => \Mips|BO|ULA1|AddSub|Add1~0_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~1\);

-- Location: LCCOMB_X31_Y15_N2
\Mips|BO|ULA1|AddSub|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~2_combout\ = (\Mips|BO|muxB|Output[1]~48_combout\ & ((\Mips|BO|muxA|Output[1]~31_combout\ & (\Mips|BO|ULA1|AddSub|Add1~1\ & VCC)) # (!\Mips|BO|muxA|Output[1]~31_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~1\)))) # 
-- (!\Mips|BO|muxB|Output[1]~48_combout\ & ((\Mips|BO|muxA|Output[1]~31_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~1\)) # (!\Mips|BO|muxA|Output[1]~31_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~1\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~3\ = CARRY((\Mips|BO|muxB|Output[1]~48_combout\ & (!\Mips|BO|muxA|Output[1]~31_combout\ & !\Mips|BO|ULA1|AddSub|Add1~1\)) # (!\Mips|BO|muxB|Output[1]~48_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~1\) # 
-- (!\Mips|BO|muxA|Output[1]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[1]~48_combout\,
	datab => \Mips|BO|muxA|Output[1]~31_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~1\,
	combout => \Mips|BO|ULA1|AddSub|Add1~2_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~3\);

-- Location: LCCOMB_X29_Y13_N4
\Mips|BO|ULA1|AddSub|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~4_combout\ = ((\Mips|BO|muxA|Output[2]~30_combout\ $ (\Mips|BO|muxB|Output[2]~47_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~3\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~5\ = CARRY((\Mips|BO|muxA|Output[2]~30_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~3\) # (!\Mips|BO|muxB|Output[2]~47_combout\))) # (!\Mips|BO|muxA|Output[2]~30_combout\ & (!\Mips|BO|muxB|Output[2]~47_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[2]~30_combout\,
	datab => \Mips|BO|muxB|Output[2]~47_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~3\,
	combout => \Mips|BO|ULA1|AddSub|Add0~4_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~5\);

-- Location: LCCOMB_X29_Y13_N6
\Mips|BO|ULA1|AddSub|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~6_combout\ = (\Mips|BO|muxB|Output[3]~45_combout\ & ((\Mips|BO|muxA|Output[3]~29_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~5\)) # (!\Mips|BO|muxA|Output[3]~29_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~5\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[3]~45_combout\ & ((\Mips|BO|muxA|Output[3]~29_combout\ & (\Mips|BO|ULA1|AddSub|Add0~5\ & VCC)) # (!\Mips|BO|muxA|Output[3]~29_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~5\))))
-- \Mips|BO|ULA1|AddSub|Add0~7\ = CARRY((\Mips|BO|muxB|Output[3]~45_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~5\) # (!\Mips|BO|muxA|Output[3]~29_combout\))) # (!\Mips|BO|muxB|Output[3]~45_combout\ & (!\Mips|BO|muxA|Output[3]~29_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[3]~45_combout\,
	datab => \Mips|BO|muxA|Output[3]~29_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~5\,
	combout => \Mips|BO|ULA1|AddSub|Add0~6_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~7\);

-- Location: LCCOMB_X29_Y13_N10
\Mips|BO|ULA1|AddSub|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~10_combout\ = (\Mips|BO|muxA|Output[5]~27_combout\ & ((\Mips|BO|muxB|Output[5]~41_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~9\)) # (!\Mips|BO|muxB|Output[5]~41_combout\ & (\Mips|BO|ULA1|AddSub|Add0~9\ & VCC)))) # 
-- (!\Mips|BO|muxA|Output[5]~27_combout\ & ((\Mips|BO|muxB|Output[5]~41_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~9\) # (GND))) # (!\Mips|BO|muxB|Output[5]~41_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~9\))))
-- \Mips|BO|ULA1|AddSub|Add0~11\ = CARRY((\Mips|BO|muxA|Output[5]~27_combout\ & (\Mips|BO|muxB|Output[5]~41_combout\ & !\Mips|BO|ULA1|AddSub|Add0~9\)) # (!\Mips|BO|muxA|Output[5]~27_combout\ & ((\Mips|BO|muxB|Output[5]~41_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[5]~27_combout\,
	datab => \Mips|BO|muxB|Output[5]~41_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~9\,
	combout => \Mips|BO|ULA1|AddSub|Add0~10_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~11\);

-- Location: LCCOMB_X29_Y12_N4
\Mips|BO|ULA1|AddSub|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~36_combout\ = ((\Mips|BO|muxA|Output[18]~14_combout\ $ (\Mips|BO|muxB|Output[18]~16_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~35\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~37\ = CARRY((\Mips|BO|muxA|Output[18]~14_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~35\) # (!\Mips|BO|muxB|Output[18]~16_combout\))) # (!\Mips|BO|muxA|Output[18]~14_combout\ & (!\Mips|BO|muxB|Output[18]~16_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[18]~14_combout\,
	datab => \Mips|BO|muxB|Output[18]~16_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~35\,
	combout => \Mips|BO|ULA1|AddSub|Add0~36_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~37\);

-- Location: LCCOMB_X29_Y12_N6
\Mips|BO|ULA1|AddSub|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~38_combout\ = (\Mips|BO|muxB|Output[19]~15_combout\ & ((\Mips|BO|muxA|Output[19]~13_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~37\)) # (!\Mips|BO|muxA|Output[19]~13_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~37\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[19]~15_combout\ & ((\Mips|BO|muxA|Output[19]~13_combout\ & (\Mips|BO|ULA1|AddSub|Add0~37\ & VCC)) # (!\Mips|BO|muxA|Output[19]~13_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~37\))))
-- \Mips|BO|ULA1|AddSub|Add0~39\ = CARRY((\Mips|BO|muxB|Output[19]~15_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~37\) # (!\Mips|BO|muxA|Output[19]~13_combout\))) # (!\Mips|BO|muxB|Output[19]~15_combout\ & (!\Mips|BO|muxA|Output[19]~13_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[19]~15_combout\,
	datab => \Mips|BO|muxA|Output[19]~13_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~37\,
	combout => \Mips|BO|ULA1|AddSub|Add0~38_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~39\);

-- Location: LCCOMB_X29_Y11_N16
\LEDR~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~2_combout\ = (\LEDR~1_combout\ & ((\Mips|BO|RDM|CurrentState\(0)) # ((\LEDR~0_combout\)))) # (!\LEDR~1_combout\ & (((!\Mips|BC|WideOr8~combout\ & !\LEDR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(0),
	datab => \Mips|BC|WideOr8~combout\,
	datac => \LEDR~1_combout\,
	datad => \LEDR~0_combout\,
	combout => \LEDR~2_combout\);

-- Location: LCCOMB_X29_Y11_N24
\LEDR~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~11_combout\ = (\LEDR~1_combout\ & ((\Mips|BO|RDM|CurrentState\(2)) # ((\LEDR~0_combout\)))) # (!\LEDR~1_combout\ & (((!\LEDR~0_combout\ & \Mips|BC|WideOr6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \LEDR~1_combout\,
	datac => \LEDR~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \LEDR~11_combout\);

-- Location: LCCOMB_X29_Y14_N24
\LEDR~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~22_combout\ = (\LEDR~15_combout\ & ((\LEDR~16_combout\ & ((\Mips|BO|ULASaida|CurrentState\(4)))) # (!\LEDR~16_combout\ & (\Mips|BO|RI|CurrentState\(4))))) # (!\LEDR~15_combout\ & (((\LEDR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(4),
	datab => \LEDR~15_combout\,
	datac => \LEDR~16_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \LEDR~22_combout\);

-- Location: LCFF_X27_Y15_N17
\Mips|BO|RDM|CurrentState[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RDM|CurrentState[11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(11));

-- Location: LCFF_X27_Y15_N15
\Mips|BO|RDM|CurrentState[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RDM|CurrentState[12]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(12));

-- Location: LCCOMB_X27_Y16_N14
\LEDR~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~53_combout\ = (\LEDR~15_combout\ & ((\LEDR~16_combout\ & ((\Mips|BO|ULASaida|CurrentState\(14)))) # (!\LEDR~16_combout\ & (\Mips|BO|RI|CurrentState\(14))))) # (!\LEDR~15_combout\ & (((\LEDR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(14),
	datab => \LEDR~15_combout\,
	datac => \LEDR~16_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(14),
	combout => \LEDR~53_combout\);

-- Location: LCCOMB_X32_Y13_N30
\Mips|BO|operacaoUla|Operation[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|operacaoUla|Operation[2]~3_combout\ = (\Mips|BO|operacaoUla|Operation[2]~2_combout\) # ((\Mips|BC|current_state.S8~regout\) # ((\Mips|BO|RI|CurrentState\(3) & \Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~2_combout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|operacaoUla|Operation[2]~3_combout\);

-- Location: LCCOMB_X32_Y13_N28
\Mips|BO|ULA1|Output[0]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[0]~57_combout\ = (\Mips|BO|operacaoUla|Operation[2]~3_combout\ & (\Mips|BO|operacaoUla|Operation[0]~0_combout\ & (\Mips|BO|ULA1|AddSub|Add0~0_combout\))) # (!\Mips|BO|operacaoUla|Operation[2]~3_combout\ & 
-- (((\Mips|BO|ULA1|AddSub|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[0]~0_combout\,
	datab => \Mips|BO|ULA1|AddSub|Add0~0_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~0_combout\,
	datad => \Mips|BO|operacaoUla|Operation[2]~3_combout\,
	combout => \Mips|BO|ULA1|Output[0]~57_combout\);

-- Location: LCCOMB_X32_Y13_N10
\Mips|BO|ULA1|Output[0]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[0]~58_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & \Mips|BO|ULA1|Output[0]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|Output[0]~57_combout\,
	combout => \Mips|BO|ULA1|Output[0]~58_combout\);

-- Location: LCFF_X32_Y14_N13
\Mips|BO|PC|CurrentState[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[27]~38_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(27));

-- Location: LCFF_X32_Y13_N23
\Mips|BO|PC|CurrentState[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[25]~42_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(25));

-- Location: LCFF_X28_Y13_N13
\Mips|BO|RegA|CurrentState[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux6~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(25));

-- Location: LCCOMB_X28_Y13_N14
\Mips|BO|muxA|Output[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[25]~7_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(25))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~0_combout\,
	datac => \Mips|BO|PC|CurrentState\(25),
	datad => \Mips|BO|RegA|CurrentState\(25),
	combout => \Mips|BO|muxA|Output[25]~7_combout\);

-- Location: LCFF_X33_Y12_N13
\Mips|BO|PC|CurrentState[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[21]~50_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(21));

-- Location: LCFF_X32_Y15_N13
\Mips|BO|RegA|CurrentState[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux11~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(20));

-- Location: LCFF_X28_Y12_N25
\Mips|BO|RegA|CurrentState[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux13~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(18));

-- Location: LCFF_X30_Y13_N21
\Mips|BO|RegA|CurrentState[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux19~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(12));

-- Location: LCCOMB_X29_Y14_N20
\Mips|BO|muxB|Output[10]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[10]~30_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(10))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RI|CurrentState\(10)))) # 
-- (!\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RegB|CurrentState\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S1~regout\,
	datab => \Mips|BO|RegB|CurrentState\(10),
	datac => \Mips|BO|RI|CurrentState\(10),
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[10]~30_combout\);

-- Location: LCCOMB_X28_Y15_N20
\Mips|BO|muxB|Output[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[9]~32_combout\ = (\Mips|BC|current_state.S2~regout\ & (((\Mips|BO|RI|CurrentState\(9))))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BC|current_state.S1~regout\ & ((\Mips|BO|RI|CurrentState\(9)))) # 
-- (!\Mips|BC|current_state.S1~regout\ & (\Mips|BO|RegB|CurrentState\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(9),
	datab => \Mips|BC|current_state.S2~regout\,
	datac => \Mips|BO|RI|CurrentState\(9),
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Output[9]~32_combout\);

-- Location: LCCOMB_X28_Y15_N2
\Mips|BO|muxB|Output[7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[7]~36_combout\ = (\Mips|BC|current_state.S2~regout\ & (((\Mips|BO|RI|CurrentState\(7))))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BC|current_state.S1~regout\ & ((\Mips|BO|RI|CurrentState\(7)))) # 
-- (!\Mips|BC|current_state.S1~regout\ & (\Mips|BO|RegB|CurrentState\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(7),
	datab => \Mips|BC|current_state.S2~regout\,
	datac => \Mips|BO|RI|CurrentState\(7),
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Output[7]~36_combout\);

-- Location: LCFF_X31_Y13_N23
\Mips|BO|RegA|CurrentState[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux25~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(6));

-- Location: LCCOMB_X31_Y13_N8
\Mips|BO|muxA|Output[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[6]~26_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(6)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(6),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[6]~26_combout\);

-- Location: LCCOMB_X29_Y14_N10
\Mips|BO|muxB|Output[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[6]~38_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(6))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RI|CurrentState\(6)))) # 
-- (!\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RegB|CurrentState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S1~regout\,
	datab => \Mips|BO|RegB|CurrentState\(6),
	datac => \Mips|BO|RI|CurrentState\(6),
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[6]~38_combout\);

-- Location: LCCOMB_X28_Y15_N24
\Mips|BO|muxB|Output[5]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[5]~40_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(5))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RI|CurrentState\(5))) # 
-- (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RegB|CurrentState\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S1~regout\,
	datab => \Mips|BC|current_state.S2~regout\,
	datac => \Mips|BO|RI|CurrentState\(5),
	datad => \Mips|BO|RegB|CurrentState\(5),
	combout => \Mips|BO|muxB|Output[5]~40_combout\);

-- Location: LCFF_X30_Y15_N25
\Mips|BO|RegA|CurrentState[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux29~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(2));

-- Location: LCCOMB_X29_Y15_N2
\Mips|BO|muxB|Output[2]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[2]~46_combout\ = (\Mips|BC|current_state.S0~regout\ & ((\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RI|CurrentState\(2))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RegB|CurrentState\(2)))))) # 
-- (!\Mips|BC|current_state.S0~regout\ & (((\Mips|BC|current_state.S2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(2),
	datab => \Mips|BC|current_state.S0~regout\,
	datac => \Mips|BO|RegB|CurrentState\(2),
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[2]~46_combout\);

-- Location: LCCOMB_X30_Y12_N6
\Mips|BO|ULA1|Output[15]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[15]~65_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[15]~21_combout\ & \Mips|BO|muxA|Output[15]~17_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[15]~21_combout\) # (\Mips|BO|muxA|Output[15]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[15]~21_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxA|Output[15]~17_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[15]~65_combout\);

-- Location: LCCOMB_X32_Y12_N30
\Mips|BO|ULA1|Output[16]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[16]~67_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[16]~16_combout\ & 
-- ((\Mips|BO|muxB|Output[16]~19_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxA|Output[16]~16_combout\ & (\Mips|BO|muxB|Output[16]~19_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[16]~16_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxB|Output[16]~19_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[16]~67_combout\);

-- Location: LCCOMB_X32_Y12_N8
\Mips|BO|ULA1|Output[17]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[17]~69_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxA|Output[17]~15_combout\ & \Mips|BO|muxB|Output[17]~17_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[17]~15_combout\) # (\Mips|BO|muxB|Output[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[17]~15_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxB|Output[17]~17_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[17]~69_combout\);

-- Location: LCCOMB_X32_Y12_N10
\Mips|BO|ULA1|Output[20]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[20]~71_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[20]~14_combout\ & \Mips|BO|muxA|Output[20]~12_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[20]~14_combout\) # (\Mips|BO|muxA|Output[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[20]~14_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxA|Output[20]~12_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[20]~71_combout\);

-- Location: LCCOMB_X32_Y12_N6
\Mips|BO|ULA1|Output[21]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[21]~73_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[21]~13_combout\ & \Mips|BO|muxA|Output[21]~11_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[21]~13_combout\) # (\Mips|BO|muxA|Output[21]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[21]~13_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxA|Output[21]~11_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[21]~73_combout\);

-- Location: LCCOMB_X32_Y14_N10
\Mips|BO|ULA1|Output[22]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[22]~79_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[22]~12_combout\ & 
-- ((\Mips|BO|muxA|Output[22]~10_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[22]~12_combout\ & (\Mips|BO|muxA|Output[22]~10_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[22]~12_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxA|Output[22]~10_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[22]~79_combout\);

-- Location: LCCOMB_X28_Y13_N16
\Mips|BO|ULA1|Output[23]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[23]~81_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[23]~11_combout\ & 
-- ((\Mips|BO|muxA|Output[23]~9_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[23]~11_combout\ & (\Mips|BO|muxA|Output[23]~9_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[23]~11_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxA|Output[23]~9_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[23]~81_combout\);

-- Location: LCCOMB_X32_Y14_N6
\Mips|BO|ULA1|Output[27]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[27]~93_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[27]~7_combout\ & \Mips|BO|muxA|Output[27]~5_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[27]~7_combout\) # (\Mips|BO|muxA|Output[27]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[27]~7_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxA|Output[27]~5_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[27]~93_combout\);

-- Location: LCCOMB_X31_Y13_N2
\Mips|BO|ULA1|Output[7]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[7]~106_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[7]~37_combout\ & 
-- ((\Mips|BO|muxA|Output[7]~25_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[7]~37_combout\ & (\Mips|BO|muxA|Output[7]~25_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|muxB|Output[7]~37_combout\,
	datac => \Mips|BO|muxA|Output[7]~25_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[7]~106_combout\);

-- Location: LCCOMB_X28_Y13_N26
\Mips|BO|ULA1|Output[25]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[25]~115_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[25]~7_combout\ & 
-- ((\Mips|BO|muxB|Output[25]~9_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxA|Output[25]~7_combout\ & (\Mips|BO|muxB|Output[25]~9_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|muxA|Output[25]~7_combout\,
	datac => \Mips|BO|muxB|Output[25]~9_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[25]~115_combout\);

-- Location: LCCOMB_X30_Y11_N20
\Mips|BO|ULA1|Output[13]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[13]~121_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[13]~25_combout\ & \Mips|BO|muxA|Output[13]~19_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[13]~25_combout\) # (\Mips|BO|muxA|Output[13]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[13]~25_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|muxA|Output[13]~19_combout\,
	combout => \Mips|BO|ULA1|Output[13]~121_combout\);

-- Location: LCCOMB_X30_Y11_N28
\Mips|BO|EnableRegPC_s~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~17_combout\ = (\Mips|BC|current_state.S8~regout\ & ((\Mips|BO|operacaoUla|Operation[2]~4_combout\) # ((!\Mips|BO|ULA1|Output[13]~122_combout\ & !\Mips|BO|ULA1|Output[3]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULA1|Output[13]~122_combout\,
	datac => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datad => \Mips|BO|ULA1|Output[3]~124_combout\,
	combout => \Mips|BO|EnableRegPC_s~17_combout\);

-- Location: LCCOMB_X29_Y11_N22
\Mips|BO|mux3|Output[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[2]~3_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(0))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULA1|Output[2]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|RI|CurrentState\(0),
	datad => \Mips|BO|ULA1|Output[2]~141_combout\,
	combout => \Mips|BO|mux3|Output[2]~3_combout\);

-- Location: LCFF_X27_Y16_N13
\Mips|BO|RI|CurrentState[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RI|CurrentState[31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(31));

-- Location: LCFF_X41_Y16_N29
\Mips|BO|reg|CurrentState[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][0]~regout\);

-- Location: LCFF_X38_Y14_N21
\Mips|BO|reg|CurrentState[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][0]~regout\);

-- Location: LCFF_X44_Y17_N1
\Mips|BO|reg|CurrentState[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][0]~regout\);

-- Location: LCCOMB_X42_Y18_N24
\Mips|BO|reg|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[26][0]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[26][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][0]~regout\,
	combout => \Mips|BO|reg|Mux63~0_combout\);

-- Location: LCFF_X42_Y18_N31
\Mips|BO|reg|CurrentState[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][0]~regout\);

-- Location: LCCOMB_X41_Y18_N16
\Mips|BO|reg|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux63~0_combout\ & ((\Mips|BO|reg|CurrentState[30][0]~regout\))) # (!\Mips|BO|reg|Mux63~0_combout\ & (\Mips|BO|reg|CurrentState[22][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux63~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux63~0_combout\,
	datac => \Mips|BO|reg|CurrentState[22][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][0]~regout\,
	combout => \Mips|BO|reg|Mux63~1_combout\);

-- Location: LCFF_X38_Y14_N7
\Mips|BO|reg|CurrentState[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][0]~regout\);

-- Location: LCCOMB_X40_Y14_N6
\Mips|BO|reg|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[24][0]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux63~4_combout\);

-- Location: LCFF_X30_Y17_N17
\Mips|BO|reg|CurrentState[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[14][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][0]~regout\);

-- Location: LCCOMB_X41_Y18_N30
\Mips|BO|reg|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[22][0]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[22][0]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[18][0]~regout\,
	combout => \Mips|BO|reg|Mux31~2_combout\);

-- Location: LCCOMB_X42_Y18_N16
\Mips|BO|reg|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~3_combout\ = (\Mips|BO|reg|Mux31~2_combout\ & (((\Mips|BO|reg|CurrentState[30][0]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux31~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[26][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux31~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][0]~regout\,
	combout => \Mips|BO|reg|Mux31~3_combout\);

-- Location: LCCOMB_X32_Y20_N6
\Mips|BO|reg|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][0]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][0]~regout\,
	datab => \Mips|BO|reg|CurrentState[4][0]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux31~10_combout\);

-- Location: LCCOMB_X31_Y17_N30
\Mips|BO|reg|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21)) # (\Mips|BO|reg|CurrentState[2][0]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[0][0]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[0][0]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[2][0]~regout\,
	combout => \Mips|BO|reg|Mux31~14_combout\);

-- Location: LCCOMB_X36_Y16_N20
\Mips|BO|reg|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][0]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[12][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][0]~regout\,
	combout => \Mips|BO|reg|Mux31~17_combout\);

-- Location: LCCOMB_X36_Y16_N30
\Mips|BO|reg|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux31~17_combout\ & (\Mips|BO|reg|CurrentState[15][0]~regout\)) # (!\Mips|BO|reg|Mux31~17_combout\ & ((\Mips|BO|reg|CurrentState[14][0]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[15][0]~regout\,
	datac => \Mips|BO|reg|Mux31~17_combout\,
	datad => \Mips|BO|reg|CurrentState[14][0]~regout\,
	combout => \Mips|BO|reg|Mux31~18_combout\);

-- Location: LCFF_X42_Y18_N3
\Mips|BO|reg|CurrentState[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][31]~regout\);

-- Location: LCFF_X40_Y14_N27
\Mips|BO|reg|CurrentState[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][31]~regout\);

-- Location: LCFF_X41_Y13_N1
\Mips|BO|reg|CurrentState[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][31]~regout\);

-- Location: LCCOMB_X41_Y13_N16
\Mips|BO|reg|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][31]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[16][31]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][31]~regout\,
	datab => \Mips|BO|reg|CurrentState[16][31]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux32~4_combout\);

-- Location: LCFF_X31_Y20_N21
\Mips|BO|reg|CurrentState[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][31]~regout\);

-- Location: LCFF_X32_Y20_N1
\Mips|BO|reg|CurrentState[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[4][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][31]~regout\);

-- Location: LCCOMB_X31_Y20_N20
\Mips|BO|reg|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][31]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[4][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux32~10_combout\);

-- Location: LCCOMB_X31_Y20_N10
\Mips|BO|reg|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux32~10_combout\ & ((\Mips|BO|reg|CurrentState[7][31]~regout\))) # (!\Mips|BO|reg|Mux32~10_combout\ & (\Mips|BO|reg|CurrentState[6][31]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[6][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][31]~regout\,
	datad => \Mips|BO|reg|Mux32~10_combout\,
	combout => \Mips|BO|reg|Mux32~11_combout\);

-- Location: LCFF_X36_Y21_N17
\Mips|BO|reg|CurrentState[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][31]~regout\);

-- Location: LCFF_X32_Y17_N17
\Mips|BO|reg|CurrentState[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][31]~regout\);

-- Location: LCFF_X35_Y14_N13
\Mips|BO|reg|CurrentState[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][31]~regout\);

-- Location: LCFF_X33_Y17_N25
\Mips|BO|reg|CurrentState[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][31]~regout\);

-- Location: LCCOMB_X33_Y17_N22
\Mips|BO|reg|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[2][31]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[0][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[0][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][31]~regout\,
	combout => \Mips|BO|reg|Mux32~14_combout\);

-- Location: LCFF_X32_Y17_N3
\Mips|BO|reg|CurrentState[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][31]~regout\);

-- Location: LCCOMB_X33_Y17_N2
\Mips|BO|reg|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux32~14_combout\ & (\Mips|BO|reg|CurrentState[3][31]~regout\)) # (!\Mips|BO|reg|Mux32~14_combout\ & ((\Mips|BO|reg|CurrentState[1][31]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][31]~regout\,
	datab => \Mips|BO|reg|CurrentState[1][31]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux32~14_combout\,
	combout => \Mips|BO|reg|Mux32~15_combout\);

-- Location: LCCOMB_X32_Y14_N20
\Mips|BO|ULA1|Output[31]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[31]~125_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[31]~3_combout\ & \Mips|BO|muxA|Output[31]~1_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[31]~3_combout\) # (\Mips|BO|muxA|Output[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[31]~3_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxA|Output[31]~1_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[31]~125_combout\);

-- Location: LCCOMB_X45_Y14_N4
\Mips|BO|reg|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[22][31]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[18][31]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[18][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux0~2_combout\);

-- Location: LCCOMB_X38_Y14_N28
\Mips|BO|reg|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux0~2_combout\ & ((\Mips|BO|reg|CurrentState[30][31]~regout\))) # (!\Mips|BO|reg|Mux0~2_combout\ & (\Mips|BO|reg|CurrentState[26][31]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux0~2_combout\,
	datac => \Mips|BO|reg|CurrentState[26][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][31]~regout\,
	combout => \Mips|BO|reg|Mux0~3_combout\);

-- Location: LCCOMB_X41_Y13_N0
\Mips|BO|reg|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][31]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[16][31]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][31]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[16][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux0~4_combout\);

-- Location: LCCOMB_X38_Y14_N14
\Mips|BO|reg|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux0~4_combout\ & ((\Mips|BO|reg|CurrentState[28][31]~regout\))) # (!\Mips|BO|reg|Mux0~4_combout\ & (\Mips|BO|reg|CurrentState[24][31]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux0~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][31]~regout\,
	combout => \Mips|BO|reg|Mux0~5_combout\);

-- Location: LCCOMB_X37_Y17_N20
\Mips|BO|reg|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux0~3_combout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux0~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux0~5_combout\,
	combout => \Mips|BO|reg|Mux0~6_combout\);

-- Location: LCCOMB_X31_Y20_N16
\Mips|BO|reg|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[5][31]~regout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[4][31]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[4][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux0~10_combout\);

-- Location: LCCOMB_X33_Y17_N4
\Mips|BO|reg|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[2][31]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[0][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][31]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[0][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux0~14_combout\);

-- Location: LCCOMB_X32_Y17_N16
\Mips|BO|reg|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~15_combout\ = (\Mips|BO|reg|Mux0~14_combout\ & (((\Mips|BO|reg|CurrentState[3][31]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux0~14_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[1][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux0~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[1][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[3][31]~regout\,
	combout => \Mips|BO|reg|Mux0~15_combout\);

-- Location: LCCOMB_X36_Y16_N24
\Mips|BO|reg|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][31]~regout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((!\Mips|BO|RI|CurrentState\(22) & 
-- \Mips|BO|reg|CurrentState[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][31]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[12][31]~regout\,
	combout => \Mips|BO|reg|Mux0~17_combout\);

-- Location: LCCOMB_X36_Y16_N6
\Mips|BO|reg|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~18_combout\ = (\Mips|BO|reg|Mux0~17_combout\ & (((\Mips|BO|reg|CurrentState[15][31]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux0~17_combout\ & (\Mips|BO|reg|CurrentState[14][31]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux0~17_combout\,
	datab => \Mips|BO|reg|CurrentState[14][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux0~18_combout\);

-- Location: LCFF_X41_Y12_N1
\Mips|BO|reg|CurrentState[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][30]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][30]~regout\);

-- Location: LCCOMB_X42_Y15_N16
\Mips|BO|reg|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[24][30]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[16][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[16][30]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][30]~regout\,
	combout => \Mips|BO|reg|Mux1~4_combout\);

-- Location: LCCOMB_X37_Y14_N0
\Mips|BO|reg|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux1~4_combout\ & ((\Mips|BO|reg|CurrentState[28][30]~regout\))) # (!\Mips|BO|reg|Mux1~4_combout\ & (\Mips|BO|reg|CurrentState[20][30]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][30]~regout\,
	datab => \Mips|BO|reg|CurrentState[28][30]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux1~4_combout\,
	combout => \Mips|BO|reg|Mux1~5_combout\);

-- Location: LCFF_X34_Y17_N25
\Mips|BO|reg|CurrentState[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[31][30]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][30]~regout\);

-- Location: LCFF_X37_Y21_N15
\Mips|BO|reg|CurrentState[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][30]~regout\);

-- Location: LCCOMB_X37_Y21_N14
\Mips|BO|reg|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[9][30]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[8][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][30]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][30]~regout\,
	combout => \Mips|BO|reg|Mux1~10_combout\);

-- Location: LCFF_X29_Y18_N9
\Mips|BO|reg|CurrentState[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][30]~regout\);

-- Location: LCFF_X29_Y18_N23
\Mips|BO|reg|CurrentState[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][30]~regout\);

-- Location: LCCOMB_X29_Y18_N8
\Mips|BO|reg|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][30]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][30]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][30]~regout\,
	combout => \Mips|BO|reg|Mux1~12_combout\);

-- Location: LCCOMB_X35_Y16_N30
\Mips|BO|reg|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][30]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[12][30]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[14][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux1~17_combout\);

-- Location: LCFF_X33_Y14_N27
\Mips|BO|reg|CurrentState[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][30]~regout\);

-- Location: LCCOMB_X34_Y16_N6
\Mips|BO|reg|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~18_combout\ = (\Mips|BO|reg|Mux1~17_combout\ & ((\Mips|BO|reg|CurrentState[15][30]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux1~17_combout\ & (((\Mips|BO|reg|CurrentState[13][30]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][30]~regout\,
	datab => \Mips|BO|reg|CurrentState[13][30]~regout\,
	datac => \Mips|BO|reg|Mux1~17_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux1~18_combout\);

-- Location: LCCOMB_X42_Y15_N14
\Mips|BO|reg|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[26][30]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][30]~regout\,
	datab => \Mips|BO|reg|CurrentState[18][30]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux33~0_combout\);

-- Location: LCCOMB_X41_Y15_N30
\Mips|BO|reg|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~1_combout\ = (\Mips|BO|reg|Mux33~0_combout\ & (((\Mips|BO|reg|CurrentState[30][30]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux33~0_combout\ & (\Mips|BO|reg|CurrentState[22][30]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][30]~regout\,
	datab => \Mips|BO|reg|Mux33~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[30][30]~regout\,
	combout => \Mips|BO|reg|Mux33~1_combout\);

-- Location: LCCOMB_X29_Y18_N22
\Mips|BO|reg|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][30]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][30]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux33~12_combout\);

-- Location: LCCOMB_X30_Y18_N22
\Mips|BO|reg|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux33~12_combout\ & ((\Mips|BO|reg|CurrentState[7][30]~regout\))) # (!\Mips|BO|reg|Mux33~12_combout\ & (\Mips|BO|reg|CurrentState[5][30]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][30]~regout\,
	datad => \Mips|BO|reg|Mux33~12_combout\,
	combout => \Mips|BO|reg|Mux33~13_combout\);

-- Location: LCCOMB_X33_Y17_N8
\Mips|BO|reg|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[1][30]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[0][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[1][30]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[0][30]~regout\,
	combout => \Mips|BO|reg|Mux33~14_combout\);

-- Location: LCCOMB_X34_Y17_N6
\Mips|BO|reg|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux33~14_combout\ & ((\Mips|BO|reg|CurrentState[3][30]~regout\))) # (!\Mips|BO|reg|Mux33~14_combout\ & (\Mips|BO|reg|CurrentState[2][30]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[2][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[3][30]~regout\,
	datad => \Mips|BO|reg|Mux33~14_combout\,
	combout => \Mips|BO|reg|Mux33~15_combout\);

-- Location: LCCOMB_X34_Y17_N20
\Mips|BO|reg|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux33~13_combout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux33~15_combout\ & ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux33~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux33~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux33~16_combout\);

-- Location: LCFF_X40_Y14_N25
\Mips|BO|reg|CurrentState[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][29]~regout\);

-- Location: LCFF_X40_Y14_N19
\Mips|BO|reg|CurrentState[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][29]~regout\);

-- Location: LCCOMB_X40_Y14_N24
\Mips|BO|reg|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|CurrentState[20][29]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[20][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][29]~regout\,
	combout => \Mips|BO|reg|Mux2~4_combout\);

-- Location: LCCOMB_X38_Y14_N24
\Mips|BO|reg|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux2~4_combout\ & ((\Mips|BO|reg|CurrentState[28][29]~regout\))) # (!\Mips|BO|reg|Mux2~4_combout\ & (\Mips|BO|reg|CurrentState[24][29]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux2~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][29]~regout\,
	combout => \Mips|BO|reg|Mux2~5_combout\);

-- Location: LCCOMB_X29_Y18_N14
\Mips|BO|reg|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[5][29]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[4][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][29]~regout\,
	combout => \Mips|BO|reg|Mux2~10_combout\);

-- Location: LCFF_X30_Y18_N15
\Mips|BO|reg|CurrentState[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][29]~regout\);

-- Location: LCCOMB_X30_Y18_N14
\Mips|BO|reg|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~11_combout\ = (\Mips|BO|reg|Mux2~10_combout\ & (((\Mips|BO|reg|CurrentState[7][29]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux2~10_combout\ & (\Mips|BO|reg|CurrentState[6][29]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux2~10_combout\,
	datab => \Mips|BO|reg|CurrentState[6][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux2~11_combout\);

-- Location: LCCOMB_X37_Y21_N20
\Mips|BO|reg|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][29]~regout\,
	combout => \Mips|BO|reg|Mux2~12_combout\);

-- Location: LCFF_X35_Y14_N21
\Mips|BO|reg|CurrentState[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][29]~regout\);

-- Location: LCCOMB_X45_Y14_N26
\Mips|BO|reg|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[22][29]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[18][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[22][29]~regout\,
	combout => \Mips|BO|reg|Mux34~2_combout\);

-- Location: LCCOMB_X40_Y14_N18
\Mips|BO|reg|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][29]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[16][29]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][29]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux34~4_combout\);

-- Location: LCCOMB_X41_Y17_N26
\Mips|BO|reg|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][29]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[19][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][29]~regout\,
	combout => \Mips|BO|reg|Mux34~7_combout\);

-- Location: LCCOMB_X35_Y14_N20
\Mips|BO|reg|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][29]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[0][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[0][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][29]~regout\,
	combout => \Mips|BO|reg|Mux34~14_combout\);

-- Location: LCCOMB_X32_Y16_N4
\Mips|BO|mux3|Output[28]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[28]~35_combout\ = (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULASaida|CurrentState\(28)) # (!\Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(28),
	combout => \Mips|BO|mux3|Output[28]~35_combout\);

-- Location: LCFF_X41_Y16_N21
\Mips|BO|reg|CurrentState[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][28]~regout\);

-- Location: LCFF_X42_Y15_N21
\Mips|BO|reg|CurrentState[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][28]~regout\);

-- Location: LCCOMB_X42_Y15_N20
\Mips|BO|reg|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[26][28]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[18][28]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[18][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux3~0_combout\);

-- Location: LCCOMB_X41_Y16_N6
\Mips|BO|reg|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~1_combout\ = (\Mips|BO|reg|Mux3~0_combout\ & (((\Mips|BO|reg|CurrentState[30][28]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux3~0_combout\ & (\Mips|BO|reg|CurrentState[22][28]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][28]~regout\,
	datab => \Mips|BO|reg|Mux3~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[30][28]~regout\,
	combout => \Mips|BO|reg|Mux3~1_combout\);

-- Location: LCFF_X37_Y14_N27
\Mips|BO|reg|CurrentState[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][28]~regout\);

-- Location: LCFF_X40_Y12_N13
\Mips|BO|reg|CurrentState[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][28]~regout\);

-- Location: LCFF_X41_Y12_N19
\Mips|BO|reg|CurrentState[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][28]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][28]~regout\);

-- Location: LCCOMB_X40_Y12_N18
\Mips|BO|reg|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[24][28]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][28]~regout\,
	datab => \Mips|BO|reg|CurrentState[16][28]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux3~4_combout\);

-- Location: LCFF_X37_Y14_N17
\Mips|BO|reg|CurrentState[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][28]~regout\);

-- Location: LCCOMB_X37_Y14_N26
\Mips|BO|reg|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux3~4_combout\ & (\Mips|BO|reg|CurrentState[28][28]~regout\)) # (!\Mips|BO|reg|Mux3~4_combout\ & ((\Mips|BO|reg|CurrentState[20][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[20][28]~regout\,
	datad => \Mips|BO|reg|Mux3~4_combout\,
	combout => \Mips|BO|reg|Mux3~5_combout\);

-- Location: LCFF_X37_Y21_N3
\Mips|BO|reg|CurrentState[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][28]~regout\);

-- Location: LCCOMB_X37_Y21_N2
\Mips|BO|reg|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[9][28]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[8][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][28]~regout\,
	combout => \Mips|BO|reg|Mux3~10_combout\);

-- Location: LCCOMB_X34_Y21_N28
\Mips|BO|reg|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux3~10_combout\ & (\Mips|BO|reg|CurrentState[11][28]~regout\)) # (!\Mips|BO|reg|Mux3~10_combout\ & ((\Mips|BO|reg|CurrentState[10][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux3~10_combout\,
	datac => \Mips|BO|reg|CurrentState[11][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][28]~regout\,
	combout => \Mips|BO|reg|Mux3~11_combout\);

-- Location: LCFF_X34_Y13_N17
\Mips|BO|reg|CurrentState[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][28]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][28]~regout\);

-- Location: LCFF_X31_Y16_N19
\Mips|BO|reg|CurrentState[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][28]~regout\);

-- Location: LCCOMB_X40_Y12_N12
\Mips|BO|reg|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[24][28]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[24][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][28]~regout\,
	combout => \Mips|BO|reg|Mux35~4_combout\);

-- Location: LCCOMB_X37_Y14_N16
\Mips|BO|reg|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux35~4_combout\ & ((\Mips|BO|reg|CurrentState[28][28]~regout\))) # (!\Mips|BO|reg|Mux35~4_combout\ & (\Mips|BO|reg|CurrentState[20][28]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[20][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][28]~regout\,
	datad => \Mips|BO|reg|Mux35~4_combout\,
	combout => \Mips|BO|reg|Mux35~5_combout\);

-- Location: LCCOMB_X29_Y18_N10
\Mips|BO|reg|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][28]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][28]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux35~12_combout\);

-- Location: LCCOMB_X30_Y18_N18
\Mips|BO|reg|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~13_combout\ = (\Mips|BO|reg|Mux35~12_combout\ & (((\Mips|BO|reg|CurrentState[7][28]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux35~12_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[5][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux35~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][28]~regout\,
	combout => \Mips|BO|reg|Mux35~13_combout\);

-- Location: LCCOMB_X35_Y13_N22
\Mips|BO|reg|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[1][28]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[0][28]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[1][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux35~14_combout\);

-- Location: LCCOMB_X34_Y13_N10
\Mips|BO|reg|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux35~14_combout\ & (\Mips|BO|reg|CurrentState[3][28]~regout\)) # (!\Mips|BO|reg|Mux35~14_combout\ & ((\Mips|BO|reg|CurrentState[2][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[2][28]~regout\,
	datad => \Mips|BO|reg|Mux35~14_combout\,
	combout => \Mips|BO|reg|Mux35~15_combout\);

-- Location: LCCOMB_X34_Y21_N12
\Mips|BO|reg|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux35~13_combout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|Mux35~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux35~13_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux35~15_combout\,
	combout => \Mips|BO|reg|Mux35~16_combout\);

-- Location: LCCOMB_X32_Y14_N30
\Mips|BO|mux3|Output[27]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[27]~37_combout\ = (\Mips|BC|current_state.S9~regout\ & (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BO|RI|CurrentState\(25))))) # (!\Mips|BC|current_state.S9~regout\ & (\Mips|BC|current_state.S8~regout\ & 
-- (\Mips|BO|ULASaida|CurrentState\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(27),
	datad => \Mips|BO|RI|CurrentState\(25),
	combout => \Mips|BO|mux3|Output[27]~37_combout\);

-- Location: LCCOMB_X32_Y14_N12
\Mips|BO|mux3|Output[27]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[27]~38_combout\ = (\Mips|BO|mux3|Output[27]~37_combout\) # ((\Mips|BO|mux3|Output[15]~0_combout\ & (!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & \Mips|BO|ULA1|Output[27]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|mux3|Output[15]~0_combout\,
	datab => \Mips|BO|mux3|Output[27]~37_combout\,
	datac => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datad => \Mips|BO|ULA1|Output[27]~94_combout\,
	combout => \Mips|BO|mux3|Output[27]~38_combout\);

-- Location: LCFF_X38_Y14_N11
\Mips|BO|reg|CurrentState[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][27]~regout\);

-- Location: LCFF_X41_Y17_N13
\Mips|BO|reg|CurrentState[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][27]~regout\);

-- Location: LCFF_X38_Y17_N21
\Mips|BO|reg|CurrentState[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[19][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][27]~regout\);

-- Location: LCCOMB_X41_Y17_N6
\Mips|BO|reg|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][27]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[19][27]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][27]~regout\,
	datab => \Mips|BO|reg|CurrentState[19][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux4~7_combout\);

-- Location: LCFF_X30_Y17_N23
\Mips|BO|reg|CurrentState[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][27]~regout\);

-- Location: LCFF_X30_Y18_N1
\Mips|BO|reg|CurrentState[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][27]~regout\);

-- Location: LCFF_X29_Y18_N21
\Mips|BO|reg|CurrentState[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][27]~regout\);

-- Location: LCCOMB_X30_Y18_N0
\Mips|BO|reg|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[5][27]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[5][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux4~10_combout\);

-- Location: LCFF_X30_Y18_N3
\Mips|BO|reg|CurrentState[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][27]~regout\);

-- Location: LCCOMB_X30_Y17_N24
\Mips|BO|reg|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~11_combout\ = (\Mips|BO|reg|Mux4~10_combout\ & (((\Mips|BO|reg|CurrentState[7][27]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux4~10_combout\ & (\Mips|BO|reg|CurrentState[6][27]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux4~10_combout\,
	datab => \Mips|BO|reg|CurrentState[6][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[7][27]~regout\,
	combout => \Mips|BO|reg|Mux4~11_combout\);

-- Location: LCCOMB_X37_Y21_N0
\Mips|BO|reg|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][27]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][27]~regout\,
	combout => \Mips|BO|reg|Mux4~12_combout\);

-- Location: LCCOMB_X36_Y20_N4
\Mips|BO|reg|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~13_combout\ = (\Mips|BO|reg|Mux4~12_combout\ & (((\Mips|BO|reg|CurrentState[11][27]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux4~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux4~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][27]~regout\,
	combout => \Mips|BO|reg|Mux4~13_combout\);

-- Location: LCCOMB_X37_Y17_N26
\Mips|BO|reg|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[2][27]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[0][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[2][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[0][27]~regout\,
	combout => \Mips|BO|reg|Mux4~14_combout\);

-- Location: LCFF_X36_Y17_N13
\Mips|BO|reg|CurrentState[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][27]~regout\);

-- Location: LCCOMB_X37_Y17_N24
\Mips|BO|reg|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux4~14_combout\ & (\Mips|BO|reg|CurrentState[3][27]~regout\)) # (!\Mips|BO|reg|Mux4~14_combout\ & ((\Mips|BO|reg|CurrentState[1][27]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux4~14_combout\,
	datac => \Mips|BO|reg|CurrentState[3][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][27]~regout\,
	combout => \Mips|BO|reg|Mux4~15_combout\);

-- Location: LCCOMB_X37_Y17_N18
\Mips|BO|reg|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux4~13_combout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux4~15_combout\ & ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux4~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux4~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux4~16_combout\);

-- Location: LCFF_X30_Y17_N15
\Mips|BO|reg|CurrentState[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][27]~regout\);

-- Location: LCFF_X35_Y17_N11
\Mips|BO|reg|CurrentState[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][27]~regout\);

-- Location: LCCOMB_X35_Y17_N10
\Mips|BO|reg|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][27]~regout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[12][27]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[13][27]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux4~17_combout\);

-- Location: LCCOMB_X31_Y17_N8
\Mips|BO|reg|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux4~17_combout\ & (\Mips|BO|reg|CurrentState[15][27]~regout\)) # (!\Mips|BO|reg|Mux4~17_combout\ & ((\Mips|BO|reg|CurrentState[14][27]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux4~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux4~17_combout\,
	datac => \Mips|BO|reg|CurrentState[15][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][27]~regout\,
	combout => \Mips|BO|reg|Mux4~18_combout\);

-- Location: LCCOMB_X31_Y17_N6
\Mips|BO|reg|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~19_combout\ = (\Mips|BO|reg|Mux4~16_combout\ & ((\Mips|BO|reg|Mux4~18_combout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux4~16_combout\ & (((\Mips|BO|RI|CurrentState\(23) & \Mips|BO|reg|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux4~16_combout\,
	datab => \Mips|BO|reg|Mux4~18_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux4~11_combout\,
	combout => \Mips|BO|reg|Mux4~19_combout\);

-- Location: LCCOMB_X43_Y18_N6
\Mips|BO|reg|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[25][27]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[17][27]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][27]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux36~0_combout\);

-- Location: LCCOMB_X41_Y17_N0
\Mips|BO|reg|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][27]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[19][27]~regout\,
	combout => \Mips|BO|reg|Mux36~7_combout\);

-- Location: LCCOMB_X42_Y19_N22
\Mips|BO|reg|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~8_combout\ = (\Mips|BO|reg|Mux36~7_combout\ & ((\Mips|BO|reg|CurrentState[31][27]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux36~7_combout\ & (((\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[23][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux36~7_combout\,
	datab => \Mips|BO|reg|CurrentState[31][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[23][27]~regout\,
	combout => \Mips|BO|reg|Mux36~8_combout\);

-- Location: LCCOMB_X29_Y18_N20
\Mips|BO|reg|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[5][27]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux36~10_combout\);

-- Location: LCCOMB_X30_Y17_N20
\Mips|BO|reg|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~11_combout\ = (\Mips|BO|reg|Mux36~10_combout\ & (((\Mips|BO|reg|CurrentState[7][27]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux36~10_combout\ & (\Mips|BO|reg|CurrentState[6][27]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux36~10_combout\,
	datab => \Mips|BO|reg|CurrentState[6][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[7][27]~regout\,
	combout => \Mips|BO|reg|Mux36~11_combout\);

-- Location: LCFF_X44_Y13_N1
\Mips|BO|reg|CurrentState[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][26]~regout\);

-- Location: LCFF_X43_Y17_N21
\Mips|BO|reg|CurrentState[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][26]~regout\);

-- Location: LCCOMB_X43_Y20_N4
\Mips|BO|reg|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[21][26]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[21][26]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][26]~regout\,
	combout => \Mips|BO|reg|Mux5~2_combout\);

-- Location: LCCOMB_X43_Y17_N8
\Mips|BO|reg|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux5~2_combout\ & ((\Mips|BO|reg|CurrentState[29][26]~regout\))) # (!\Mips|BO|reg|Mux5~2_combout\ & (\Mips|BO|reg|CurrentState[25][26]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux5~2_combout\,
	datad => \Mips|BO|reg|CurrentState[29][26]~regout\,
	combout => \Mips|BO|reg|Mux5~3_combout\);

-- Location: LCFF_X40_Y12_N9
\Mips|BO|reg|CurrentState[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][26]~regout\);

-- Location: LCCOMB_X40_Y12_N8
\Mips|BO|reg|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[24][26]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[16][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux5~4_combout\);

-- Location: LCCOMB_X37_Y14_N28
\Mips|BO|reg|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux5~4_combout\ & (\Mips|BO|reg|CurrentState[28][26]~regout\)) # (!\Mips|BO|reg|Mux5~4_combout\ & ((\Mips|BO|reg|CurrentState[20][26]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[20][26]~regout\,
	datad => \Mips|BO|reg|Mux5~4_combout\,
	combout => \Mips|BO|reg|Mux5~5_combout\);

-- Location: LCCOMB_X37_Y13_N24
\Mips|BO|reg|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux5~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux5~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux5~3_combout\,
	combout => \Mips|BO|reg|Mux5~6_combout\);

-- Location: LCFF_X29_Y18_N3
\Mips|BO|reg|CurrentState[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][26]~regout\);

-- Location: LCFF_X29_Y18_N25
\Mips|BO|reg|CurrentState[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][26]~regout\);

-- Location: LCCOMB_X29_Y18_N2
\Mips|BO|reg|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[6][26]~regout\) # (\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[4][26]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[4][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux5~12_combout\);

-- Location: LCFF_X35_Y14_N27
\Mips|BO|reg|CurrentState[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][26]~regout\);

-- Location: LCFF_X36_Y14_N19
\Mips|BO|reg|CurrentState[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][26]~regout\);

-- Location: LCFF_X35_Y14_N17
\Mips|BO|reg|CurrentState[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][26]~regout\);

-- Location: LCCOMB_X35_Y14_N16
\Mips|BO|reg|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[1][26]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][26]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][26]~regout\,
	combout => \Mips|BO|reg|Mux5~14_combout\);

-- Location: LCFF_X36_Y14_N25
\Mips|BO|reg|CurrentState[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][26]~regout\);

-- Location: LCCOMB_X35_Y14_N26
\Mips|BO|reg|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~15_combout\ = (\Mips|BO|reg|Mux5~14_combout\ & (((\Mips|BO|reg|CurrentState[3][26]~regout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux5~14_combout\ & (\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux5~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[2][26]~regout\,
	datad => \Mips|BO|reg|CurrentState[3][26]~regout\,
	combout => \Mips|BO|reg|Mux5~15_combout\);

-- Location: LCFF_X34_Y16_N5
\Mips|BO|reg|CurrentState[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][26]~regout\);

-- Location: LCCOMB_X35_Y16_N18
\Mips|BO|reg|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[14][26]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[12][26]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][26]~regout\,
	combout => \Mips|BO|reg|Mux5~17_combout\);

-- Location: LCCOMB_X34_Y16_N4
\Mips|BO|reg|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux5~17_combout\ & (\Mips|BO|reg|CurrentState[15][26]~regout\)) # (!\Mips|BO|reg|Mux5~17_combout\ & ((\Mips|BO|reg|CurrentState[13][26]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[13][26]~regout\,
	datad => \Mips|BO|reg|Mux5~17_combout\,
	combout => \Mips|BO|reg|Mux5~18_combout\);

-- Location: LCCOMB_X29_Y18_N24
\Mips|BO|reg|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][26]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][26]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux37~12_combout\);

-- Location: LCCOMB_X30_Y18_N30
\Mips|BO|reg|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux37~12_combout\ & ((\Mips|BO|reg|CurrentState[7][26]~regout\))) # (!\Mips|BO|reg|Mux37~12_combout\ & (\Mips|BO|reg|CurrentState[5][26]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][26]~regout\,
	datad => \Mips|BO|reg|Mux37~12_combout\,
	combout => \Mips|BO|reg|Mux37~13_combout\);

-- Location: LCCOMB_X36_Y14_N18
\Mips|BO|reg|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[1][26]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[0][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[1][26]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][26]~regout\,
	combout => \Mips|BO|reg|Mux37~14_combout\);

-- Location: LCCOMB_X36_Y14_N22
\Mips|BO|reg|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux37~14_combout\ & ((\Mips|BO|reg|CurrentState[3][26]~regout\))) # (!\Mips|BO|reg|Mux37~14_combout\ & (\Mips|BO|reg|CurrentState[2][26]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[2][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[3][26]~regout\,
	datad => \Mips|BO|reg|Mux37~14_combout\,
	combout => \Mips|BO|reg|Mux37~15_combout\);

-- Location: LCCOMB_X36_Y14_N16
\Mips|BO|reg|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux37~13_combout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|Mux37~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux37~13_combout\,
	datad => \Mips|BO|reg|Mux37~15_combout\,
	combout => \Mips|BO|reg|Mux37~16_combout\);

-- Location: LCCOMB_X32_Y16_N12
\Mips|BO|mux3|Output[25]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[25]~41_combout\ = (\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|ULASaida|CurrentState\(25) & !\Mips|BC|current_state.S9~regout\)))) # (!\Mips|BC|current_state.S8~regout\ & (\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BC|current_state.S9~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|ULASaida|CurrentState\(25),
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[25]~41_combout\);

-- Location: LCCOMB_X32_Y13_N22
\Mips|BO|mux3|Output[25]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[25]~42_combout\ = (\Mips|BO|mux3|Output[25]~41_combout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & (\Mips|BO|ULA1|Output[25]~116_combout\ & \Mips|BO|mux3|Output[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|mux3|Output[25]~41_combout\,
	datac => \Mips|BO|ULA1|Output[25]~116_combout\,
	datad => \Mips|BO|mux3|Output[15]~0_combout\,
	combout => \Mips|BO|mux3|Output[25]~42_combout\);

-- Location: LCFF_X44_Y18_N25
\Mips|BO|reg|CurrentState[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][25]~regout\);

-- Location: LCFF_X43_Y18_N3
\Mips|BO|reg|CurrentState[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][25]~regout\);

-- Location: LCFF_X44_Y18_N23
\Mips|BO|reg|CurrentState[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][25]~regout\);

-- Location: LCCOMB_X44_Y18_N22
\Mips|BO|reg|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][25]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[17][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][25]~regout\,
	combout => \Mips|BO|reg|Mux6~0_combout\);

-- Location: LCFF_X43_Y18_N17
\Mips|BO|reg|CurrentState[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][25]~regout\);

-- Location: LCCOMB_X44_Y18_N16
\Mips|BO|reg|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux6~0_combout\ & (\Mips|BO|reg|CurrentState[29][25]~regout\)) # (!\Mips|BO|reg|Mux6~0_combout\ & ((\Mips|BO|reg|CurrentState[21][25]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[29][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][25]~regout\,
	datad => \Mips|BO|reg|Mux6~0_combout\,
	combout => \Mips|BO|reg|Mux6~1_combout\);

-- Location: LCFF_X44_Y13_N21
\Mips|BO|reg|CurrentState[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][25]~regout\);

-- Location: LCFF_X45_Y14_N17
\Mips|BO|reg|CurrentState[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][25]~regout\);

-- Location: LCFF_X45_Y14_N11
\Mips|BO|reg|CurrentState[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][25]~regout\);

-- Location: LCCOMB_X45_Y14_N16
\Mips|BO|reg|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[22][25]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[18][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[18][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[22][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux6~2_combout\);

-- Location: LCFF_X44_Y13_N19
\Mips|BO|reg|CurrentState[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][25]~regout\);

-- Location: LCCOMB_X44_Y13_N28
\Mips|BO|reg|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux6~2_combout\ & ((\Mips|BO|reg|CurrentState[30][25]~regout\))) # (!\Mips|BO|reg|Mux6~2_combout\ & (\Mips|BO|reg|CurrentState[26][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][25]~regout\,
	datab => \Mips|BO|reg|CurrentState[30][25]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux6~2_combout\,
	combout => \Mips|BO|reg|Mux6~3_combout\);

-- Location: LCFF_X40_Y14_N21
\Mips|BO|reg|CurrentState[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][25]~regout\);

-- Location: LCFF_X40_Y14_N23
\Mips|BO|reg|CurrentState[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][25]~regout\);

-- Location: LCCOMB_X40_Y14_N20
\Mips|BO|reg|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[20][25]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[16][25]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[16][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux6~4_combout\);

-- Location: LCCOMB_X40_Y12_N0
\Mips|BO|reg|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux6~4_combout\ & ((\Mips|BO|reg|CurrentState[28][25]~regout\))) # (!\Mips|BO|reg|Mux6~4_combout\ & (\Mips|BO|reg|CurrentState[24][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[24][25]~regout\,
	datac => \Mips|BO|reg|Mux6~4_combout\,
	datad => \Mips|BO|reg|CurrentState[28][25]~regout\,
	combout => \Mips|BO|reg|Mux6~5_combout\);

-- Location: LCCOMB_X38_Y13_N20
\Mips|BO|reg|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux6~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux6~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux6~3_combout\,
	combout => \Mips|BO|reg|Mux6~6_combout\);

-- Location: LCFF_X41_Y17_N11
\Mips|BO|reg|CurrentState[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][25]~regout\);

-- Location: LCCOMB_X41_Y17_N10
\Mips|BO|reg|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[27][25]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[19][25]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[19][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux6~7_combout\);

-- Location: LCCOMB_X40_Y19_N16
\Mips|BO|reg|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~8_combout\ = (\Mips|BO|reg|Mux6~7_combout\ & (((\Mips|BO|reg|CurrentState[31][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(23)))) # (!\Mips|BO|reg|Mux6~7_combout\ & (\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[23][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux6~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[31][25]~regout\,
	combout => \Mips|BO|reg|Mux6~8_combout\);

-- Location: LCCOMB_X38_Y13_N2
\Mips|BO|reg|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~9_combout\ = (\Mips|BO|reg|Mux6~6_combout\ & (((\Mips|BO|reg|Mux6~8_combout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux6~6_combout\ & (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux6~6_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux6~8_combout\,
	datad => \Mips|BO|reg|Mux6~1_combout\,
	combout => \Mips|BO|reg|Mux6~9_combout\);

-- Location: LCCOMB_X29_Y18_N0
\Mips|BO|reg|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[5][25]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[4][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][25]~regout\,
	combout => \Mips|BO|reg|Mux6~10_combout\);

-- Location: LCCOMB_X30_Y18_N20
\Mips|BO|reg|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux6~10_combout\ & (\Mips|BO|reg|CurrentState[7][25]~regout\)) # (!\Mips|BO|reg|Mux6~10_combout\ & ((\Mips|BO|reg|CurrentState[6][25]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux6~10_combout\,
	datad => \Mips|BO|reg|CurrentState[6][25]~regout\,
	combout => \Mips|BO|reg|Mux6~11_combout\);

-- Location: LCFF_X37_Y21_N17
\Mips|BO|reg|CurrentState[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][25]~regout\);

-- Location: LCCOMB_X37_Y21_N16
\Mips|BO|reg|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][25]~regout\,
	combout => \Mips|BO|reg|Mux6~12_combout\);

-- Location: LCCOMB_X36_Y20_N8
\Mips|BO|reg|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~13_combout\ = (\Mips|BO|reg|Mux6~12_combout\ & (((\Mips|BO|reg|CurrentState[11][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux6~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux6~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][25]~regout\,
	combout => \Mips|BO|reg|Mux6~13_combout\);

-- Location: LCFF_X37_Y13_N1
\Mips|BO|reg|CurrentState[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][25]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][25]~regout\);

-- Location: LCFF_X38_Y13_N15
\Mips|BO|reg|CurrentState[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][25]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][25]~regout\);

-- Location: LCCOMB_X37_Y13_N10
\Mips|BO|reg|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[2][25]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[0][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[0][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][25]~regout\,
	combout => \Mips|BO|reg|Mux6~14_combout\);

-- Location: LCCOMB_X37_Y13_N2
\Mips|BO|reg|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~15_combout\ = (\Mips|BO|reg|Mux6~14_combout\ & (((\Mips|BO|reg|CurrentState[3][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux6~14_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux6~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[3][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][25]~regout\,
	combout => \Mips|BO|reg|Mux6~15_combout\);

-- Location: LCCOMB_X35_Y14_N2
\Mips|BO|reg|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux6~13_combout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((!\Mips|BO|RI|CurrentState\(23) & \Mips|BO|reg|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux6~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux6~15_combout\,
	combout => \Mips|BO|reg|Mux6~16_combout\);

-- Location: LCFF_X35_Y16_N15
\Mips|BO|reg|CurrentState[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][25]~regout\);

-- Location: LCCOMB_X35_Y17_N26
\Mips|BO|reg|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][25]~regout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[12][25]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[13][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux6~17_combout\);

-- Location: LCCOMB_X35_Y16_N14
\Mips|BO|reg|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux6~17_combout\ & (\Mips|BO|reg|CurrentState[15][25]~regout\)) # (!\Mips|BO|reg|Mux6~17_combout\ & ((\Mips|BO|reg|CurrentState[14][25]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[14][25]~regout\,
	datad => \Mips|BO|reg|Mux6~17_combout\,
	combout => \Mips|BO|reg|Mux6~18_combout\);

-- Location: LCCOMB_X34_Y14_N16
\Mips|BO|reg|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux6~16_combout\ & ((\Mips|BO|reg|Mux6~18_combout\))) # (!\Mips|BO|reg|Mux6~16_combout\ & (\Mips|BO|reg|Mux6~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux6~11_combout\,
	datab => \Mips|BO|reg|Mux6~18_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux6~16_combout\,
	combout => \Mips|BO|reg|Mux6~19_combout\);

-- Location: LCCOMB_X28_Y13_N12
\Mips|BO|reg|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux6~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux6~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux6~19_combout\,
	datad => \Mips|BO|reg|Mux6~9_combout\,
	combout => \Mips|BO|reg|Mux6~20_combout\);

-- Location: LCCOMB_X43_Y18_N2
\Mips|BO|reg|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[25][25]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[17][25]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux38~0_combout\);

-- Location: LCCOMB_X43_Y18_N16
\Mips|BO|reg|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~1_combout\ = (\Mips|BO|reg|Mux38~0_combout\ & (((\Mips|BO|reg|CurrentState[29][25]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux38~0_combout\ & (\Mips|BO|reg|CurrentState[21][25]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][25]~regout\,
	datab => \Mips|BO|reg|Mux38~0_combout\,
	datac => \Mips|BO|reg|CurrentState[29][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux38~1_combout\);

-- Location: LCCOMB_X45_Y14_N10
\Mips|BO|reg|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[22][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux38~2_combout\);

-- Location: LCCOMB_X44_Y13_N18
\Mips|BO|reg|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux38~2_combout\ & ((\Mips|BO|reg|CurrentState[30][25]~regout\))) # (!\Mips|BO|reg|Mux38~2_combout\ & (\Mips|BO|reg|CurrentState[26][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[30][25]~regout\,
	datad => \Mips|BO|reg|Mux38~2_combout\,
	combout => \Mips|BO|reg|Mux38~3_combout\);

-- Location: LCCOMB_X40_Y14_N22
\Mips|BO|reg|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][25]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[16][25]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux38~4_combout\);

-- Location: LCCOMB_X37_Y13_N8
\Mips|BO|reg|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][25]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[0][25]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[2][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux38~14_combout\);

-- Location: LCFF_X43_Y17_N25
\Mips|BO|reg|CurrentState[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][24]~regout\);

-- Location: LCFF_X38_Y17_N17
\Mips|BO|reg|CurrentState[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][24]~regout\);

-- Location: LCCOMB_X38_Y17_N16
\Mips|BO|reg|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][24]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[23][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux7~7_combout\);

-- Location: LCCOMB_X38_Y16_N2
\Mips|BO|reg|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~8_combout\ = (\Mips|BO|reg|Mux7~7_combout\ & (((\Mips|BO|reg|CurrentState[31][24]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux7~7_combout\ & (\Mips|BO|reg|CurrentState[27][24]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux7~7_combout\,
	datab => \Mips|BO|reg|CurrentState[27][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux7~8_combout\);

-- Location: LCFF_X37_Y21_N25
\Mips|BO|reg|CurrentState[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][24]~regout\);

-- Location: LCFF_X35_Y20_N11
\Mips|BO|reg|CurrentState[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][24]~regout\);

-- Location: LCFF_X37_Y21_N19
\Mips|BO|reg|CurrentState[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][24]~regout\);

-- Location: LCCOMB_X37_Y21_N18
\Mips|BO|reg|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[9][24]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[8][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][24]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][24]~regout\,
	combout => \Mips|BO|reg|Mux7~10_combout\);

-- Location: LCFF_X35_Y20_N1
\Mips|BO|reg|CurrentState[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][24]~regout\);

-- Location: LCCOMB_X37_Y21_N24
\Mips|BO|reg|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux7~10_combout\ & (\Mips|BO|reg|CurrentState[11][24]~regout\)) # (!\Mips|BO|reg|Mux7~10_combout\ & ((\Mips|BO|reg|CurrentState[10][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][24]~regout\,
	datad => \Mips|BO|reg|Mux7~10_combout\,
	combout => \Mips|BO|reg|Mux7~11_combout\);

-- Location: LCFF_X32_Y18_N11
\Mips|BO|reg|CurrentState[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[5][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][24]~regout\);

-- Location: LCFF_X35_Y18_N17
\Mips|BO|reg|CurrentState[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][24]~regout\);

-- Location: LCCOMB_X43_Y20_N8
\Mips|BO|reg|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[21][24]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[17][24]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[17][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux39~2_combout\);

-- Location: LCCOMB_X43_Y17_N24
\Mips|BO|reg|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux39~2_combout\ & ((\Mips|BO|reg|CurrentState[29][24]~regout\))) # (!\Mips|BO|reg|Mux39~2_combout\ & (\Mips|BO|reg|CurrentState[25][24]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[29][24]~regout\,
	datad => \Mips|BO|reg|Mux39~2_combout\,
	combout => \Mips|BO|reg|Mux39~3_combout\);

-- Location: LCCOMB_X41_Y12_N6
\Mips|BO|reg|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][24]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][24]~regout\,
	datab => \Mips|BO|reg|CurrentState[24][24]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux39~4_combout\);

-- Location: LCCOMB_X43_Y12_N6
\Mips|BO|reg|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux39~4_combout\ & (\Mips|BO|reg|CurrentState[28][24]~regout\)) # (!\Mips|BO|reg|Mux39~4_combout\ & ((\Mips|BO|reg|CurrentState[20][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[28][24]~regout\,
	datac => \Mips|BO|reg|Mux39~4_combout\,
	datad => \Mips|BO|reg|CurrentState[20][24]~regout\,
	combout => \Mips|BO|reg|Mux39~5_combout\);

-- Location: LCCOMB_X38_Y15_N20
\Mips|BO|reg|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux39~3_combout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux39~5_combout\ & ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux39~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux39~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux39~6_combout\);

-- Location: LCCOMB_X35_Y20_N14
\Mips|BO|reg|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][24]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((!\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[8][24]~regout\,
	combout => \Mips|BO|reg|Mux39~10_combout\);

-- Location: LCCOMB_X35_Y20_N20
\Mips|BO|reg|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~11_combout\ = (\Mips|BO|reg|Mux39~10_combout\ & (((\Mips|BO|reg|CurrentState[11][24]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux39~10_combout\ & (\Mips|BO|reg|CurrentState[10][24]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][24]~regout\,
	datab => \Mips|BO|reg|Mux39~10_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[11][24]~regout\,
	combout => \Mips|BO|reg|Mux39~11_combout\);

-- Location: LCFF_X44_Y18_N7
\Mips|BO|reg|CurrentState[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][23]~regout\);

-- Location: LCCOMB_X44_Y18_N8
\Mips|BO|reg|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][23]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[17][23]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[17][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux8~0_combout\);

-- Location: LCCOMB_X44_Y18_N6
\Mips|BO|reg|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~1_combout\ = (\Mips|BO|reg|Mux8~0_combout\ & ((\Mips|BO|reg|CurrentState[29][23]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux8~0_combout\ & (((\Mips|BO|reg|CurrentState[21][23]~regout\ & 
-- \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][23]~regout\,
	datab => \Mips|BO|reg|Mux8~0_combout\,
	datac => \Mips|BO|reg|CurrentState[21][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux8~1_combout\);

-- Location: LCFF_X44_Y14_N17
\Mips|BO|reg|CurrentState[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][23]~regout\);

-- Location: LCFF_X44_Y14_N19
\Mips|BO|reg|CurrentState[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][23]~regout\);

-- Location: LCCOMB_X44_Y14_N16
\Mips|BO|reg|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[22][23]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[18][23]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[18][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux8~2_combout\);

-- Location: LCFF_X40_Y12_N11
\Mips|BO|reg|CurrentState[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][23]~regout\);

-- Location: LCFF_X40_Y14_N13
\Mips|BO|reg|CurrentState[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][23]~regout\);

-- Location: LCCOMB_X40_Y14_N12
\Mips|BO|reg|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[20][23]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[16][23]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[16][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux8~4_combout\);

-- Location: LCCOMB_X40_Y12_N10
\Mips|BO|reg|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~5_combout\ = (\Mips|BO|reg|Mux8~4_combout\ & ((\Mips|BO|reg|CurrentState[28][23]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux8~4_combout\ & (((\Mips|BO|reg|CurrentState[24][23]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][23]~regout\,
	datab => \Mips|BO|reg|Mux8~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux8~5_combout\);

-- Location: LCFF_X38_Y16_N31
\Mips|BO|reg|CurrentState[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][23]~regout\);

-- Location: LCFF_X38_Y17_N29
\Mips|BO|reg|CurrentState[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][23]~regout\);

-- Location: LCCOMB_X37_Y16_N20
\Mips|BO|reg|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[27][23]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[19][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[19][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][23]~regout\,
	combout => \Mips|BO|reg|Mux8~7_combout\);

-- Location: LCFF_X31_Y19_N21
\Mips|BO|reg|CurrentState[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][23]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][23]~regout\);

-- Location: LCFF_X35_Y21_N15
\Mips|BO|reg|CurrentState[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][23]~regout\);

-- Location: LCCOMB_X35_Y21_N16
\Mips|BO|reg|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][23]~regout\,
	datab => \Mips|BO|reg|CurrentState[8][23]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux8~12_combout\);

-- Location: LCFF_X36_Y13_N5
\Mips|BO|reg|CurrentState[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][23]~regout\);

-- Location: LCFF_X38_Y13_N19
\Mips|BO|reg|CurrentState[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][23]~regout\);

-- Location: LCCOMB_X38_Y13_N16
\Mips|BO|reg|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[2][23]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[2][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][23]~regout\,
	combout => \Mips|BO|reg|Mux8~14_combout\);

-- Location: LCFF_X35_Y17_N29
\Mips|BO|reg|CurrentState[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][23]~regout\);

-- Location: LCFF_X35_Y17_N15
\Mips|BO|reg|CurrentState[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][23]~regout\);

-- Location: LCCOMB_X35_Y17_N14
\Mips|BO|reg|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[13][23]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[12][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][23]~regout\,
	combout => \Mips|BO|reg|Mux8~17_combout\);

-- Location: LCCOMB_X36_Y17_N16
\Mips|BO|reg|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~18_combout\ = (\Mips|BO|reg|Mux8~17_combout\ & (((\Mips|BO|reg|CurrentState[15][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux8~17_combout\ & (\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[14][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~17_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[15][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][23]~regout\,
	combout => \Mips|BO|reg|Mux8~18_combout\);

-- Location: LCCOMB_X44_Y14_N18
\Mips|BO|reg|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[22][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux40~2_combout\);

-- Location: LCCOMB_X44_Y13_N12
\Mips|BO|reg|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux40~2_combout\ & ((\Mips|BO|reg|CurrentState[30][23]~regout\))) # (!\Mips|BO|reg|Mux40~2_combout\ & (\Mips|BO|reg|CurrentState[26][23]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[26][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][23]~regout\,
	datad => \Mips|BO|reg|Mux40~2_combout\,
	combout => \Mips|BO|reg|Mux40~3_combout\);

-- Location: LCCOMB_X37_Y16_N26
\Mips|BO|reg|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18)) # (\Mips|BO|reg|CurrentState[27][23]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[19][23]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[27][23]~regout\,
	combout => \Mips|BO|reg|Mux40~7_combout\);

-- Location: LCCOMB_X37_Y16_N12
\Mips|BO|reg|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux40~7_combout\ & ((\Mips|BO|reg|CurrentState[31][23]~regout\))) # (!\Mips|BO|reg|Mux40~7_combout\ & (\Mips|BO|reg|CurrentState[23][23]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][23]~regout\,
	datab => \Mips|BO|reg|CurrentState[31][23]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux40~7_combout\,
	combout => \Mips|BO|reg|Mux40~8_combout\);

-- Location: LCCOMB_X30_Y18_N10
\Mips|BO|reg|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[5][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[5][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][23]~regout\,
	combout => \Mips|BO|reg|Mux40~10_combout\);

-- Location: LCCOMB_X31_Y18_N6
\Mips|BO|reg|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~11_combout\ = (\Mips|BO|reg|Mux40~10_combout\ & ((\Mips|BO|reg|CurrentState[7][23]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux40~10_combout\ & (((\Mips|BO|reg|CurrentState[6][23]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux40~10_combout\,
	datab => \Mips|BO|reg|CurrentState[7][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux40~11_combout\);

-- Location: LCCOMB_X38_Y13_N18
\Mips|BO|reg|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[2][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[2][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux40~14_combout\);

-- Location: LCCOMB_X38_Y13_N26
\Mips|BO|reg|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux40~14_combout\ & (\Mips|BO|reg|CurrentState[3][23]~regout\)) # (!\Mips|BO|reg|Mux40~14_combout\ & ((\Mips|BO|reg|CurrentState[1][23]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[3][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][23]~regout\,
	datad => \Mips|BO|reg|Mux40~14_combout\,
	combout => \Mips|BO|reg|Mux40~15_combout\);

-- Location: LCCOMB_X35_Y17_N28
\Mips|BO|reg|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[13][23]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[12][23]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[12][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux40~17_combout\);

-- Location: LCFF_X43_Y20_N21
\Mips|BO|reg|CurrentState[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][22]~regout\);

-- Location: LCFF_X43_Y13_N15
\Mips|BO|reg|CurrentState[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][22]~regout\);

-- Location: LCCOMB_X42_Y19_N2
\Mips|BO|reg|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[23][22]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[19][22]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][22]~regout\,
	datab => \Mips|BO|reg|CurrentState[23][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux9~7_combout\);

-- Location: LCFF_X42_Y19_N17
\Mips|BO|reg|CurrentState[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[31][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][22]~regout\);

-- Location: LCCOMB_X42_Y19_N26
\Mips|BO|reg|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~8_combout\ = (\Mips|BO|reg|Mux9~7_combout\ & ((\Mips|BO|reg|CurrentState[31][22]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux9~7_combout\ & (((\Mips|BO|reg|CurrentState[27][22]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][22]~regout\,
	datab => \Mips|BO|reg|CurrentState[27][22]~regout\,
	datac => \Mips|BO|reg|Mux9~7_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux9~8_combout\);

-- Location: LCFF_X38_Y21_N13
\Mips|BO|reg|CurrentState[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][22]~regout\);

-- Location: LCFF_X35_Y21_N27
\Mips|BO|reg|CurrentState[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][22]~regout\);

-- Location: LCCOMB_X36_Y21_N4
\Mips|BO|reg|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[9][22]~regout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[8][22]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[8][22]~regout\,
	datac => \Mips|BO|reg|CurrentState[9][22]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux9~10_combout\);

-- Location: LCCOMB_X30_Y20_N30
\Mips|BO|reg|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][22]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[4][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][22]~regout\,
	combout => \Mips|BO|reg|Mux9~12_combout\);

-- Location: LCFF_X40_Y18_N5
\Mips|BO|reg|CurrentState[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][22]~regout\);

-- Location: LCFF_X37_Y19_N23
\Mips|BO|reg|CurrentState[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][22]~regout\);

-- Location: LCFF_X40_Y18_N11
\Mips|BO|reg|CurrentState[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][22]~regout\);

-- Location: LCCOMB_X37_Y18_N4
\Mips|BO|reg|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[1][22]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[0][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[0][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][22]~regout\,
	combout => \Mips|BO|reg|Mux9~14_combout\);

-- Location: LCFF_X37_Y15_N17
\Mips|BO|reg|CurrentState[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][22]~regout\);

-- Location: LCCOMB_X40_Y18_N20
\Mips|BO|reg|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~15_combout\ = (\Mips|BO|reg|Mux9~14_combout\ & (((\Mips|BO|reg|CurrentState[3][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux9~14_combout\ & (\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[2][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux9~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[2][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[3][22]~regout\,
	combout => \Mips|BO|reg|Mux9~15_combout\);

-- Location: LCFF_X33_Y18_N25
\Mips|BO|reg|CurrentState[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][22]~regout\);

-- Location: LCFF_X34_Y16_N15
\Mips|BO|reg|CurrentState[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][22]~regout\);

-- Location: LCCOMB_X34_Y16_N14
\Mips|BO|reg|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[14][22]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[12][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][22]~regout\,
	combout => \Mips|BO|reg|Mux9~17_combout\);

-- Location: LCCOMB_X43_Y20_N20
\Mips|BO|reg|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[21][22]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[17][22]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[17][22]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][22]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux41~2_combout\);

-- Location: LCCOMB_X40_Y20_N16
\Mips|BO|reg|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux41~2_combout\ & ((\Mips|BO|reg|CurrentState[29][22]~regout\))) # (!\Mips|BO|reg|Mux41~2_combout\ & (\Mips|BO|reg|CurrentState[25][22]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][22]~regout\,
	datab => \Mips|BO|reg|CurrentState[29][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux41~2_combout\,
	combout => \Mips|BO|reg|Mux41~3_combout\);

-- Location: LCCOMB_X41_Y12_N30
\Mips|BO|reg|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[24][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][22]~regout\,
	datab => \Mips|BO|reg|CurrentState[16][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux41~4_combout\);

-- Location: LCCOMB_X41_Y12_N12
\Mips|BO|reg|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~5_combout\ = (\Mips|BO|reg|Mux41~4_combout\ & ((\Mips|BO|reg|CurrentState[28][22]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux41~4_combout\ & (((\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[20][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][22]~regout\,
	datab => \Mips|BO|reg|Mux41~4_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[20][22]~regout\,
	combout => \Mips|BO|reg|Mux41~5_combout\);

-- Location: LCCOMB_X36_Y19_N20
\Mips|BO|reg|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux41~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux41~5_combout\,
	datab => \Mips|BO|reg|Mux41~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux41~6_combout\);

-- Location: LCCOMB_X35_Y21_N26
\Mips|BO|reg|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][22]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[8][22]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][22]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[8][22]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux41~10_combout\);

-- Location: LCCOMB_X40_Y18_N10
\Mips|BO|reg|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[1][22]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[0][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[0][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][22]~regout\,
	combout => \Mips|BO|reg|Mux41~14_combout\);

-- Location: LCCOMB_X40_Y18_N18
\Mips|BO|reg|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~15_combout\ = (\Mips|BO|reg|Mux41~14_combout\ & (((\Mips|BO|reg|CurrentState[3][22]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux41~14_combout\ & (\Mips|BO|reg|CurrentState[2][22]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux41~14_combout\,
	datab => \Mips|BO|reg|CurrentState[2][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[3][22]~regout\,
	combout => \Mips|BO|reg|Mux41~15_combout\);

-- Location: LCCOMB_X35_Y16_N16
\Mips|BO|reg|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][22]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[12][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][22]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[14][22]~regout\,
	combout => \Mips|BO|reg|Mux41~17_combout\);

-- Location: LCCOMB_X36_Y16_N16
\Mips|BO|reg|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux41~17_combout\ & (\Mips|BO|reg|CurrentState[15][22]~regout\)) # (!\Mips|BO|reg|Mux41~17_combout\ & ((\Mips|BO|reg|CurrentState[13][22]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux41~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux41~17_combout\,
	datac => \Mips|BO|reg|CurrentState[15][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][22]~regout\,
	combout => \Mips|BO|reg|Mux41~18_combout\);

-- Location: LCFF_X32_Y12_N1
\Mips|BO|ULASaida|CurrentState[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[21]~148_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(21));

-- Location: LCCOMB_X33_Y12_N26
\Mips|BO|mux3|Output[21]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[21]~49_combout\ = (\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(19) & !\Mips|BC|current_state.S8~regout\)) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BC|current_state.S8~regout\,
	combout => \Mips|BO|mux3|Output[21]~49_combout\);

-- Location: LCCOMB_X33_Y12_N12
\Mips|BO|mux3|Output[21]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[21]~50_combout\ = (\Mips|BC|current_state.S9~regout\ & (((\Mips|BO|mux3|Output[21]~49_combout\)))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|mux3|Output[21]~49_combout\ & (\Mips|BO|ULASaida|CurrentState\(21))) # 
-- (!\Mips|BO|mux3|Output[21]~49_combout\ & ((\Mips|BO|ULA1|Output[21]~148_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(21),
	datac => \Mips|BO|ULA1|Output[21]~148_combout\,
	datad => \Mips|BO|mux3|Output[21]~49_combout\,
	combout => \Mips|BO|mux3|Output[21]~50_combout\);

-- Location: LCFF_X41_Y20_N31
\Mips|BO|reg|CurrentState[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][21]~regout\);

-- Location: LCCOMB_X41_Y20_N0
\Mips|BO|reg|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[25][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[17][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux10~0_combout\);

-- Location: LCCOMB_X41_Y20_N30
\Mips|BO|reg|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux10~0_combout\ & (\Mips|BO|reg|CurrentState[29][21]~regout\)) # (!\Mips|BO|reg|Mux10~0_combout\ & ((\Mips|BO|reg|CurrentState[21][21]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[21][21]~regout\,
	datad => \Mips|BO|reg|Mux10~0_combout\,
	combout => \Mips|BO|reg|Mux10~1_combout\);

-- Location: LCFF_X44_Y14_N29
\Mips|BO|reg|CurrentState[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][21]~regout\);

-- Location: LCFF_X43_Y14_N1
\Mips|BO|reg|CurrentState[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][21]~regout\);

-- Location: LCCOMB_X44_Y14_N28
\Mips|BO|reg|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[22][21]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[18][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[22][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux10~2_combout\);

-- Location: LCCOMB_X42_Y15_N0
\Mips|BO|reg|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux10~2_combout\ & (\Mips|BO|reg|CurrentState[30][21]~regout\)) # (!\Mips|BO|reg|Mux10~2_combout\ & ((\Mips|BO|reg|CurrentState[26][21]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[30][21]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][21]~regout\,
	datad => \Mips|BO|reg|Mux10~2_combout\,
	combout => \Mips|BO|reg|Mux10~3_combout\);

-- Location: LCFF_X41_Y15_N11
\Mips|BO|reg|CurrentState[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][21]~regout\);

-- Location: LCFF_X42_Y17_N21
\Mips|BO|reg|CurrentState[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][21]~regout\);

-- Location: LCFF_X34_Y20_N9
\Mips|BO|reg|CurrentState[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][21]~regout\);

-- Location: LCFF_X35_Y21_N25
\Mips|BO|reg|CurrentState[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][21]~regout\);

-- Location: LCFF_X35_Y21_N11
\Mips|BO|reg|CurrentState[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][21]~regout\);

-- Location: LCCOMB_X35_Y21_N24
\Mips|BO|reg|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][21]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][21]~regout\,
	combout => \Mips|BO|reg|Mux10~12_combout\);

-- Location: LCFF_X36_Y19_N5
\Mips|BO|reg|CurrentState[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][21]~regout\);

-- Location: LCCOMB_X34_Y20_N6
\Mips|BO|reg|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~13_combout\ = (\Mips|BO|reg|Mux10~12_combout\ & (((\Mips|BO|reg|CurrentState[11][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux10~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux10~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][21]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][21]~regout\,
	combout => \Mips|BO|reg|Mux10~13_combout\);

-- Location: LCFF_X40_Y18_N13
\Mips|BO|reg|CurrentState[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][21]~regout\);

-- Location: LCFF_X40_Y18_N23
\Mips|BO|reg|CurrentState[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][21]~regout\);

-- Location: LCCOMB_X40_Y18_N22
\Mips|BO|reg|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][21]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][21]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][21]~regout\,
	combout => \Mips|BO|reg|Mux10~14_combout\);

-- Location: LCFF_X36_Y18_N7
\Mips|BO|reg|CurrentState[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][21]~regout\);

-- Location: LCFF_X34_Y16_N1
\Mips|BO|reg|CurrentState[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[13][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][21]~regout\);

-- Location: LCCOMB_X43_Y14_N0
\Mips|BO|reg|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[22][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[22][21]~regout\,
	datac => \Mips|BO|reg|CurrentState[18][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux42~2_combout\);

-- Location: LCCOMB_X42_Y17_N16
\Mips|BO|reg|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][21]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[19][21]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[19][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux42~7_combout\);

-- Location: LCCOMB_X42_Y16_N4
\Mips|BO|reg|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~8_combout\ = (\Mips|BO|reg|Mux42~7_combout\ & ((\Mips|BO|reg|CurrentState[31][21]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux42~7_combout\ & (((\Mips|BO|reg|CurrentState[23][21]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][21]~regout\,
	datab => \Mips|BO|reg|CurrentState[23][21]~regout\,
	datac => \Mips|BO|reg|Mux42~7_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux42~8_combout\);

-- Location: LCCOMB_X35_Y21_N10
\Mips|BO|reg|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[8][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux42~12_combout\);

-- Location: LCCOMB_X36_Y19_N6
\Mips|BO|reg|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux42~12_combout\ & (\Mips|BO|reg|CurrentState[11][21]~regout\)) # (!\Mips|BO|reg|Mux42~12_combout\ & ((\Mips|BO|reg|CurrentState[9][21]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[11][21]~regout\,
	datac => \Mips|BO|reg|CurrentState[9][21]~regout\,
	datad => \Mips|BO|reg|Mux42~12_combout\,
	combout => \Mips|BO|reg|Mux42~13_combout\);

-- Location: LCCOMB_X40_Y18_N0
\Mips|BO|reg|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][21]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[0][21]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][21]~regout\,
	datab => \Mips|BO|reg|CurrentState[0][21]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux42~14_combout\);

-- Location: LCCOMB_X36_Y19_N24
\Mips|BO|reg|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux42~14_combout\ & (\Mips|BO|reg|CurrentState[3][21]~regout\)) # (!\Mips|BO|reg|Mux42~14_combout\ & ((\Mips|BO|reg|CurrentState[1][21]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[3][21]~regout\,
	datac => \Mips|BO|reg|Mux42~14_combout\,
	datad => \Mips|BO|reg|CurrentState[1][21]~regout\,
	combout => \Mips|BO|reg|Mux42~15_combout\);

-- Location: LCCOMB_X36_Y19_N10
\Mips|BO|reg|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux42~13_combout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux42~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux42~13_combout\,
	combout => \Mips|BO|reg|Mux42~16_combout\);

-- Location: LCFF_X44_Y15_N13
\Mips|BO|reg|CurrentState[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[22][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][20]~regout\);

-- Location: LCFF_X45_Y15_N13
\Mips|BO|reg|CurrentState[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[26][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][20]~regout\);

-- Location: LCFF_X45_Y15_N3
\Mips|BO|reg|CurrentState[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][20]~regout\);

-- Location: LCCOMB_X45_Y15_N0
\Mips|BO|reg|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][20]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[18][20]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[18][20]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux11~0_combout\);

-- Location: LCFF_X43_Y15_N17
\Mips|BO|reg|CurrentState[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][20]~regout\);

-- Location: LCCOMB_X44_Y15_N18
\Mips|BO|reg|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux11~0_combout\ & ((\Mips|BO|reg|CurrentState[30][20]~regout\))) # (!\Mips|BO|reg|Mux11~0_combout\ & (\Mips|BO|reg|CurrentState[22][20]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux11~0_combout\,
	datad => \Mips|BO|reg|CurrentState[30][20]~regout\,
	combout => \Mips|BO|reg|Mux11~1_combout\);

-- Location: LCFF_X43_Y17_N27
\Mips|BO|reg|CurrentState[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][20]~regout\);

-- Location: LCFF_X44_Y17_N7
\Mips|BO|reg|CurrentState[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][20]~regout\);

-- Location: LCFF_X45_Y17_N25
\Mips|BO|reg|CurrentState[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[17][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][20]~regout\);

-- Location: LCCOMB_X44_Y17_N16
\Mips|BO|reg|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[21][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[17][20]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux11~2_combout\);

-- Location: LCFF_X43_Y17_N13
\Mips|BO|reg|CurrentState[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][20]~regout\);

-- Location: LCCOMB_X43_Y17_N26
\Mips|BO|reg|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~3_combout\ = (\Mips|BO|reg|Mux11~2_combout\ & (((\Mips|BO|reg|CurrentState[29][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux11~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[25][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux11~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[29][20]~regout\,
	combout => \Mips|BO|reg|Mux11~3_combout\);

-- Location: LCFF_X40_Y14_N5
\Mips|BO|reg|CurrentState[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][20]~regout\);

-- Location: LCFF_X42_Y13_N1
\Mips|BO|reg|CurrentState[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[24][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][20]~regout\);

-- Location: LCFF_X40_Y14_N31
\Mips|BO|reg|CurrentState[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][20]~regout\);

-- Location: LCCOMB_X40_Y14_N30
\Mips|BO|reg|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[24][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[24][20]~regout\,
	datac => \Mips|BO|reg|CurrentState[16][20]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux11~4_combout\);

-- Location: LCFF_X42_Y13_N11
\Mips|BO|reg|CurrentState[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][20]~regout\);

-- Location: LCCOMB_X40_Y14_N4
\Mips|BO|reg|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux11~4_combout\ & ((\Mips|BO|reg|CurrentState[28][20]~regout\))) # (!\Mips|BO|reg|Mux11~4_combout\ & (\Mips|BO|reg|CurrentState[20][20]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux11~4_combout\,
	datac => \Mips|BO|reg|CurrentState[20][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][20]~regout\,
	combout => \Mips|BO|reg|Mux11~5_combout\);

-- Location: LCCOMB_X40_Y18_N2
\Mips|BO|reg|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|Mux11~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux11~5_combout\,
	datad => \Mips|BO|reg|Mux11~3_combout\,
	combout => \Mips|BO|reg|Mux11~6_combout\);

-- Location: LCFF_X37_Y18_N11
\Mips|BO|reg|CurrentState[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][20]~regout\);

-- Location: LCFF_X42_Y19_N21
\Mips|BO|reg|CurrentState[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[23][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][20]~regout\);

-- Location: LCFF_X42_Y17_N11
\Mips|BO|reg|CurrentState[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][20]~regout\);

-- Location: LCCOMB_X42_Y18_N8
\Mips|BO|reg|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[23][20]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[19][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[23][20]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux11~7_combout\);

-- Location: LCFF_X38_Y12_N11
\Mips|BO|reg|CurrentState[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][20]~regout\);

-- Location: LCCOMB_X38_Y18_N20
\Mips|BO|reg|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~8_combout\ = (\Mips|BO|reg|Mux11~7_combout\ & (((\Mips|BO|reg|CurrentState[31][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux11~7_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[27][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux11~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[31][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][20]~regout\,
	combout => \Mips|BO|reg|Mux11~8_combout\);

-- Location: LCCOMB_X40_Y18_N28
\Mips|BO|reg|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~9_combout\ = (\Mips|BO|reg|Mux11~6_combout\ & ((\Mips|BO|reg|Mux11~8_combout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux11~6_combout\ & (((\Mips|BO|RI|CurrentState\(22) & \Mips|BO|reg|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux11~8_combout\,
	datab => \Mips|BO|reg|Mux11~6_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux11~1_combout\,
	combout => \Mips|BO|reg|Mux11~9_combout\);

-- Location: LCFF_X35_Y20_N19
\Mips|BO|reg|CurrentState[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][20]~regout\);

-- Location: LCFF_X32_Y20_N27
\Mips|BO|reg|CurrentState[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][20]~regout\);

-- Location: LCCOMB_X34_Y20_N26
\Mips|BO|reg|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22)) # (\Mips|BO|reg|CurrentState[9][20]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[8][20]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[8][20]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[9][20]~regout\,
	combout => \Mips|BO|reg|Mux11~10_combout\);

-- Location: LCCOMB_X34_Y18_N10
\Mips|BO|reg|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux11~10_combout\ & ((\Mips|BO|reg|CurrentState[11][20]~regout\))) # (!\Mips|BO|reg|Mux11~10_combout\ & (\Mips|BO|reg|CurrentState[10][20]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux11~10_combout\,
	datad => \Mips|BO|reg|CurrentState[11][20]~regout\,
	combout => \Mips|BO|reg|Mux11~11_combout\);

-- Location: LCFF_X32_Y18_N31
\Mips|BO|reg|CurrentState[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[5][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][20]~regout\);

-- Location: LCFF_X30_Y20_N21
\Mips|BO|reg|CurrentState[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][20]~regout\);

-- Location: LCFF_X30_Y20_N11
\Mips|BO|reg|CurrentState[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][20]~regout\);

-- Location: LCCOMB_X30_Y20_N10
\Mips|BO|reg|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][20]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[4][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][20]~regout\,
	combout => \Mips|BO|reg|Mux11~12_combout\);

-- Location: LCFF_X32_Y18_N17
\Mips|BO|reg|CurrentState[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[7][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][20]~regout\);

-- Location: LCCOMB_X32_Y18_N26
\Mips|BO|reg|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~13_combout\ = (\Mips|BO|reg|Mux11~12_combout\ & ((\Mips|BO|reg|CurrentState[7][20]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux11~12_combout\ & (((\Mips|BO|reg|CurrentState[5][20]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[5][20]~regout\,
	datac => \Mips|BO|reg|Mux11~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux11~13_combout\);

-- Location: LCFF_X35_Y15_N7
\Mips|BO|reg|CurrentState[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][20]~regout\);

-- Location: LCFF_X35_Y13_N19
\Mips|BO|reg|CurrentState[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][20]~regout\);

-- Location: LCFF_X35_Y13_N21
\Mips|BO|reg|CurrentState[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][20]~regout\);

-- Location: LCCOMB_X35_Y13_N6
\Mips|BO|reg|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[1][20]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][20]~regout\,
	combout => \Mips|BO|reg|Mux11~14_combout\);

-- Location: LCFF_X35_Y15_N5
\Mips|BO|reg|CurrentState[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][20]~regout\);

-- Location: LCCOMB_X35_Y15_N2
\Mips|BO|reg|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~15_combout\ = (\Mips|BO|reg|Mux11~14_combout\ & ((\Mips|BO|reg|CurrentState[3][20]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux11~14_combout\ & (((\Mips|BO|RI|CurrentState\(22) & 
-- \Mips|BO|reg|CurrentState[2][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux11~14_combout\,
	datab => \Mips|BO|reg|CurrentState[3][20]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[2][20]~regout\,
	combout => \Mips|BO|reg|Mux11~15_combout\);

-- Location: LCCOMB_X35_Y15_N28
\Mips|BO|reg|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux11~13_combout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux11~15_combout\,
	datac => \Mips|BO|reg|Mux11~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux11~16_combout\);

-- Location: LCFF_X36_Y18_N17
\Mips|BO|reg|CurrentState[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][20]~regout\);

-- Location: LCCOMB_X36_Y17_N6
\Mips|BO|reg|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][20]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((!\Mips|BO|RI|CurrentState\(21) & 
-- \Mips|BO|reg|CurrentState[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[12][20]~regout\,
	combout => \Mips|BO|reg|Mux11~17_combout\);

-- Location: LCCOMB_X35_Y17_N2
\Mips|BO|reg|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~18_combout\ = (\Mips|BO|reg|Mux11~17_combout\ & ((\Mips|BO|reg|CurrentState[15][20]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux11~17_combout\ & (((\Mips|BO|reg|CurrentState[13][20]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux11~17_combout\,
	datab => \Mips|BO|reg|CurrentState[15][20]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][20]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux11~18_combout\);

-- Location: LCCOMB_X35_Y15_N10
\Mips|BO|reg|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux11~16_combout\ & (\Mips|BO|reg|Mux11~18_combout\)) # (!\Mips|BO|reg|Mux11~16_combout\ & ((\Mips|BO|reg|Mux11~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux11~18_combout\,
	datac => \Mips|BO|reg|Mux11~11_combout\,
	datad => \Mips|BO|reg|Mux11~16_combout\,
	combout => \Mips|BO|reg|Mux11~19_combout\);

-- Location: LCCOMB_X32_Y15_N12
\Mips|BO|reg|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux11~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux11~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux11~19_combout\,
	datac => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux11~9_combout\,
	combout => \Mips|BO|reg|Mux11~20_combout\);

-- Location: LCCOMB_X45_Y15_N26
\Mips|BO|reg|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[26][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[18][20]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux43~0_combout\);

-- Location: LCCOMB_X44_Y15_N4
\Mips|BO|reg|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~1_combout\ = (\Mips|BO|reg|Mux43~0_combout\ & (((\Mips|BO|reg|CurrentState[30][20]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux43~0_combout\ & (\Mips|BO|reg|CurrentState[22][20]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[30][20]~regout\,
	datac => \Mips|BO|reg|Mux43~0_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux43~1_combout\);

-- Location: LCCOMB_X44_Y17_N14
\Mips|BO|reg|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[21][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[17][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[17][20]~regout\,
	combout => \Mips|BO|reg|Mux43~2_combout\);

-- Location: LCCOMB_X43_Y17_N12
\Mips|BO|reg|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux43~2_combout\ & (\Mips|BO|reg|CurrentState[29][20]~regout\)) # (!\Mips|BO|reg|Mux43~2_combout\ & ((\Mips|BO|reg|CurrentState[25][20]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux43~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][20]~regout\,
	combout => \Mips|BO|reg|Mux43~3_combout\);

-- Location: LCCOMB_X42_Y13_N24
\Mips|BO|reg|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[24][20]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[16][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][20]~regout\,
	combout => \Mips|BO|reg|Mux43~4_combout\);

-- Location: LCCOMB_X42_Y13_N18
\Mips|BO|reg|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~5_combout\ = (\Mips|BO|reg|Mux43~4_combout\ & ((\Mips|BO|reg|CurrentState[28][20]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux43~4_combout\ & (((\Mips|BO|reg|CurrentState[20][20]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[20][20]~regout\,
	datac => \Mips|BO|reg|Mux43~4_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux43~5_combout\);

-- Location: LCCOMB_X43_Y15_N10
\Mips|BO|reg|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux43~3_combout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux43~5_combout\ & !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux43~3_combout\,
	datac => \Mips|BO|reg|Mux43~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux43~6_combout\);

-- Location: LCCOMB_X42_Y18_N26
\Mips|BO|reg|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[23][20]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[19][20]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][20]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux43~7_combout\);

-- Location: LCCOMB_X38_Y18_N26
\Mips|BO|reg|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux43~7_combout\ & ((\Mips|BO|reg|CurrentState[31][20]~regout\))) # (!\Mips|BO|reg|Mux43~7_combout\ & (\Mips|BO|reg|CurrentState[27][20]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[31][20]~regout\,
	datad => \Mips|BO|reg|Mux43~7_combout\,
	combout => \Mips|BO|reg|Mux43~8_combout\);

-- Location: LCCOMB_X43_Y15_N24
\Mips|BO|reg|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~9_combout\ = (\Mips|BO|reg|Mux43~6_combout\ & (((\Mips|BO|reg|Mux43~8_combout\)) # (!\Mips|BO|RI|CurrentState\(17)))) # (!\Mips|BO|reg|Mux43~6_combout\ & (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux43~6_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux43~8_combout\,
	datad => \Mips|BO|reg|Mux43~1_combout\,
	combout => \Mips|BO|reg|Mux43~9_combout\);

-- Location: LCCOMB_X35_Y20_N18
\Mips|BO|reg|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[9][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[8][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[9][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][20]~regout\,
	combout => \Mips|BO|reg|Mux43~10_combout\);

-- Location: LCCOMB_X30_Y20_N20
\Mips|BO|reg|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][20]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[4][20]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][20]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux43~12_combout\);

-- Location: LCCOMB_X32_Y18_N4
\Mips|BO|reg|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux43~12_combout\ & (\Mips|BO|reg|CurrentState[7][20]~regout\)) # (!\Mips|BO|reg|Mux43~12_combout\ & ((\Mips|BO|reg|CurrentState[5][20]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux43~12_combout\,
	datad => \Mips|BO|reg|CurrentState[5][20]~regout\,
	combout => \Mips|BO|reg|Mux43~13_combout\);

-- Location: LCCOMB_X35_Y13_N20
\Mips|BO|reg|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[1][20]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[0][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[0][20]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][20]~regout\,
	combout => \Mips|BO|reg|Mux43~14_combout\);

-- Location: LCCOMB_X35_Y15_N20
\Mips|BO|reg|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux43~14_combout\ & ((\Mips|BO|reg|CurrentState[3][20]~regout\))) # (!\Mips|BO|reg|Mux43~14_combout\ & (\Mips|BO|reg|CurrentState[2][20]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][20]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][20]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux43~14_combout\,
	combout => \Mips|BO|reg|Mux43~15_combout\);

-- Location: LCCOMB_X32_Y18_N6
\Mips|BO|reg|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux43~13_combout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux43~15_combout\ & ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux43~15_combout\,
	datac => \Mips|BO|reg|Mux43~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux43~16_combout\);

-- Location: LCFF_X35_Y19_N21
\Mips|BO|reg|CurrentState[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][19]~regout\);

-- Location: LCFF_X35_Y21_N21
\Mips|BO|reg|CurrentState[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][19]~regout\);

-- Location: LCFF_X37_Y20_N7
\Mips|BO|reg|CurrentState[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][19]~regout\);

-- Location: LCFF_X36_Y18_N29
\Mips|BO|reg|CurrentState[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][19]~regout\);

-- Location: LCFF_X36_Y16_N1
\Mips|BO|reg|CurrentState[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][19]~regout\);

-- Location: LCFF_X35_Y17_N13
\Mips|BO|reg|CurrentState[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][19]~regout\);

-- Location: LCCOMB_X36_Y17_N10
\Mips|BO|reg|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[13][19]~regout\,
	combout => \Mips|BO|reg|Mux12~17_combout\);

-- Location: LCFF_X36_Y18_N23
\Mips|BO|reg|CurrentState[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][19]~regout\);

-- Location: LCCOMB_X36_Y18_N22
\Mips|BO|reg|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux12~17_combout\ & ((\Mips|BO|reg|CurrentState[15][19]~regout\))) # (!\Mips|BO|reg|Mux12~17_combout\ & (\Mips|BO|reg|CurrentState[14][19]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[14][19]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][19]~regout\,
	datad => \Mips|BO|reg|Mux12~17_combout\,
	combout => \Mips|BO|reg|Mux12~18_combout\);

-- Location: LCCOMB_X44_Y15_N28
\Mips|BO|reg|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][19]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((!\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[20][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[16][19]~regout\,
	combout => \Mips|BO|reg|Mux44~4_combout\);

-- Location: LCCOMB_X35_Y21_N20
\Mips|BO|reg|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[10][19]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[10][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][19]~regout\,
	combout => \Mips|BO|reg|Mux44~12_combout\);

-- Location: LCCOMB_X35_Y19_N20
\Mips|BO|reg|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~13_combout\ = (\Mips|BO|reg|Mux44~12_combout\ & (((\Mips|BO|reg|CurrentState[11][19]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux44~12_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[9][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux44~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[9][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][19]~regout\,
	combout => \Mips|BO|reg|Mux44~13_combout\);

-- Location: LCCOMB_X36_Y17_N28
\Mips|BO|reg|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17)) # (\Mips|BO|reg|CurrentState[13][19]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[12][19]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[13][19]~regout\,
	combout => \Mips|BO|reg|Mux44~17_combout\);

-- Location: LCCOMB_X36_Y18_N28
\Mips|BO|reg|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~18_combout\ = (\Mips|BO|reg|Mux44~17_combout\ & (((\Mips|BO|reg|CurrentState[15][19]~regout\)) # (!\Mips|BO|RI|CurrentState\(17)))) # (!\Mips|BO|reg|Mux44~17_combout\ & (\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[14][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux44~17_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[14][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[15][19]~regout\,
	combout => \Mips|BO|reg|Mux44~18_combout\);

-- Location: LCCOMB_X44_Y13_N6
\Mips|BO|reg|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[26][18]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[18][18]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[18][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux13~0_combout\);

-- Location: LCCOMB_X43_Y15_N28
\Mips|BO|reg|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux13~0_combout\ & ((\Mips|BO|reg|CurrentState[30][18]~regout\))) # (!\Mips|BO|reg|Mux13~0_combout\ & (\Mips|BO|reg|CurrentState[22][18]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[22][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][18]~regout\,
	datad => \Mips|BO|reg|Mux13~0_combout\,
	combout => \Mips|BO|reg|Mux13~1_combout\);

-- Location: LCCOMB_X41_Y20_N4
\Mips|BO|reg|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][18]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][18]~regout\,
	combout => \Mips|BO|reg|Mux13~2_combout\);

-- Location: LCCOMB_X40_Y16_N18
\Mips|BO|reg|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~3_combout\ = (\Mips|BO|reg|Mux13~2_combout\ & (((\Mips|BO|reg|CurrentState[29][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux13~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[25][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux13~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[29][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][18]~regout\,
	combout => \Mips|BO|reg|Mux13~3_combout\);

-- Location: LCFF_X44_Y15_N9
\Mips|BO|reg|CurrentState[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][18]~regout\);

-- Location: LCFF_X42_Y13_N9
\Mips|BO|reg|CurrentState[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][18]~regout\);

-- Location: LCFF_X41_Y13_N25
\Mips|BO|reg|CurrentState[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][18]~regout\);

-- Location: LCCOMB_X42_Y13_N8
\Mips|BO|reg|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[24][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[24][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][18]~regout\,
	combout => \Mips|BO|reg|Mux13~4_combout\);

-- Location: LCFF_X43_Y15_N19
\Mips|BO|reg|CurrentState[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][18]~regout\);

-- Location: LCCOMB_X43_Y15_N12
\Mips|BO|reg|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux13~4_combout\ & (\Mips|BO|reg|CurrentState[28][18]~regout\)) # (!\Mips|BO|reg|Mux13~4_combout\ & ((\Mips|BO|reg|CurrentState[20][18]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[28][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][18]~regout\,
	datad => \Mips|BO|reg|Mux13~4_combout\,
	combout => \Mips|BO|reg|Mux13~5_combout\);

-- Location: LCCOMB_X40_Y15_N8
\Mips|BO|reg|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux13~3_combout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((!\Mips|BO|RI|CurrentState\(22) & \Mips|BO|reg|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux13~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux13~5_combout\,
	combout => \Mips|BO|reg|Mux13~6_combout\);

-- Location: LCCOMB_X41_Y19_N26
\Mips|BO|reg|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|CurrentState[23][18]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[19][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[19][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][18]~regout\,
	combout => \Mips|BO|reg|Mux13~7_combout\);

-- Location: LCCOMB_X40_Y15_N22
\Mips|BO|reg|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~8_combout\ = (\Mips|BO|reg|Mux13~7_combout\ & (((\Mips|BO|reg|CurrentState[31][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux13~7_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[27][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux13~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[31][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][18]~regout\,
	combout => \Mips|BO|reg|Mux13~8_combout\);

-- Location: LCCOMB_X40_Y15_N28
\Mips|BO|reg|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux13~6_combout\ & (\Mips|BO|reg|Mux13~8_combout\)) # (!\Mips|BO|reg|Mux13~6_combout\ & ((\Mips|BO|reg|Mux13~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux13~8_combout\,
	datac => \Mips|BO|reg|Mux13~6_combout\,
	datad => \Mips|BO|reg|Mux13~1_combout\,
	combout => \Mips|BO|reg|Mux13~9_combout\);

-- Location: LCFF_X34_Y18_N9
\Mips|BO|reg|CurrentState[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][18]~regout\);

-- Location: LCFF_X35_Y20_N23
\Mips|BO|reg|CurrentState[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][18]~regout\);

-- Location: LCFF_X32_Y20_N23
\Mips|BO|reg|CurrentState[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[8][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][18]~regout\);

-- Location: LCCOMB_X33_Y20_N16
\Mips|BO|reg|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22)) # (\Mips|BO|reg|CurrentState[9][18]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[8][18]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[8][18]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[9][18]~regout\,
	combout => \Mips|BO|reg|Mux13~10_combout\);

-- Location: LCFF_X34_Y15_N23
\Mips|BO|reg|CurrentState[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][18]~regout\);

-- Location: LCCOMB_X34_Y18_N14
\Mips|BO|reg|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~11_combout\ = (\Mips|BO|reg|Mux13~10_combout\ & (((\Mips|BO|reg|CurrentState[11][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux13~10_combout\ & (\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[10][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux13~10_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][18]~regout\,
	combout => \Mips|BO|reg|Mux13~11_combout\);

-- Location: LCFF_X30_Y19_N9
\Mips|BO|reg|CurrentState[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][18]~regout\);

-- Location: LCFF_X30_Y20_N17
\Mips|BO|reg|CurrentState[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][18]~regout\);

-- Location: LCFF_X30_Y20_N19
\Mips|BO|reg|CurrentState[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][18]~regout\);

-- Location: LCCOMB_X30_Y20_N16
\Mips|BO|reg|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][18]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][18]~regout\,
	combout => \Mips|BO|reg|Mux13~12_combout\);

-- Location: LCFF_X30_Y19_N7
\Mips|BO|reg|CurrentState[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][18]~regout\);

-- Location: LCCOMB_X30_Y19_N6
\Mips|BO|reg|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~13_combout\ = (\Mips|BO|reg|Mux13~12_combout\ & (((\Mips|BO|reg|CurrentState[7][18]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux13~12_combout\ & (\Mips|BO|reg|CurrentState[5][18]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux13~12_combout\,
	datab => \Mips|BO|reg|CurrentState[5][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux13~13_combout\);

-- Location: LCFF_X37_Y20_N31
\Mips|BO|reg|CurrentState[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][18]~regout\);

-- Location: LCFF_X38_Y20_N23
\Mips|BO|reg|CurrentState[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][18]~regout\);

-- Location: LCCOMB_X38_Y20_N16
\Mips|BO|reg|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[1][18]~regout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[0][18]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[0][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux13~14_combout\);

-- Location: LCCOMB_X38_Y20_N14
\Mips|BO|reg|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~15_combout\ = (\Mips|BO|reg|Mux13~14_combout\ & (((\Mips|BO|reg|CurrentState[3][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux13~14_combout\ & (\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[2][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux13~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[3][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][18]~regout\,
	combout => \Mips|BO|reg|Mux13~15_combout\);

-- Location: LCCOMB_X37_Y20_N10
\Mips|BO|reg|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24)) # (\Mips|BO|reg|Mux13~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux13~15_combout\ & (!\Mips|BO|RI|CurrentState\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux13~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux13~13_combout\,
	combout => \Mips|BO|reg|Mux13~16_combout\);

-- Location: LCFF_X36_Y18_N27
\Mips|BO|reg|CurrentState[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][18]~regout\);

-- Location: LCFF_X35_Y17_N31
\Mips|BO|reg|CurrentState[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][18]~regout\);

-- Location: LCCOMB_X35_Y17_N30
\Mips|BO|reg|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][18]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[12][18]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][18]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[12][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux13~17_combout\);

-- Location: LCCOMB_X35_Y18_N12
\Mips|BO|reg|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux13~17_combout\ & ((\Mips|BO|reg|CurrentState[15][18]~regout\))) # (!\Mips|BO|reg|Mux13~17_combout\ & (\Mips|BO|reg|CurrentState[13][18]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux13~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux13~17_combout\,
	datac => \Mips|BO|reg|CurrentState[13][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[15][18]~regout\,
	combout => \Mips|BO|reg|Mux13~18_combout\);

-- Location: LCCOMB_X34_Y18_N16
\Mips|BO|reg|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux13~16_combout\ & ((\Mips|BO|reg|Mux13~18_combout\))) # (!\Mips|BO|reg|Mux13~16_combout\ & (\Mips|BO|reg|Mux13~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux13~11_combout\,
	datac => \Mips|BO|reg|Mux13~18_combout\,
	datad => \Mips|BO|reg|Mux13~16_combout\,
	combout => \Mips|BO|reg|Mux13~19_combout\);

-- Location: LCCOMB_X28_Y12_N24
\Mips|BO|reg|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux13~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux13~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux13~9_combout\,
	datab => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux13~19_combout\,
	combout => \Mips|BO|reg|Mux13~20_combout\);

-- Location: LCCOMB_X41_Y13_N24
\Mips|BO|reg|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][18]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[16][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][18]~regout\,
	combout => \Mips|BO|reg|Mux45~4_combout\);

-- Location: LCCOMB_X44_Y15_N22
\Mips|BO|reg|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux45~4_combout\ & ((\Mips|BO|reg|CurrentState[28][18]~regout\))) # (!\Mips|BO|reg|Mux45~4_combout\ & (\Mips|BO|reg|CurrentState[20][18]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[20][18]~regout\,
	datac => \Mips|BO|reg|Mux45~4_combout\,
	datad => \Mips|BO|reg|CurrentState[28][18]~regout\,
	combout => \Mips|BO|reg|Mux45~5_combout\);

-- Location: LCCOMB_X33_Y20_N2
\Mips|BO|reg|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[9][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[9][18]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[8][18]~regout\,
	combout => \Mips|BO|reg|Mux45~10_combout\);

-- Location: LCCOMB_X34_Y18_N8
\Mips|BO|reg|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~11_combout\ = (\Mips|BO|reg|Mux45~10_combout\ & (((\Mips|BO|reg|CurrentState[11][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(17)))) # (!\Mips|BO|reg|Mux45~10_combout\ & (\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[10][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~10_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][18]~regout\,
	combout => \Mips|BO|reg|Mux45~11_combout\);

-- Location: LCCOMB_X30_Y20_N18
\Mips|BO|reg|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][18]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][18]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][18]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux45~12_combout\);

-- Location: LCCOMB_X30_Y19_N4
\Mips|BO|reg|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~13_combout\ = (\Mips|BO|reg|Mux45~12_combout\ & (((\Mips|BO|reg|CurrentState[7][18]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux45~12_combout\ & (\Mips|BO|reg|CurrentState[5][18]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~12_combout\,
	datab => \Mips|BO|reg|CurrentState[5][18]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[7][18]~regout\,
	combout => \Mips|BO|reg|Mux45~13_combout\);

-- Location: LCCOMB_X38_Y20_N24
\Mips|BO|reg|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[1][18]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[0][18]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][18]~regout\,
	datab => \Mips|BO|reg|CurrentState[0][18]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux45~14_combout\);

-- Location: LCCOMB_X36_Y18_N26
\Mips|BO|reg|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[14][18]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[14][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][18]~regout\,
	combout => \Mips|BO|reg|Mux45~17_combout\);

-- Location: LCFF_X33_Y16_N1
\Mips|BO|reg|CurrentState[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][17]~regout\);

-- Location: LCFF_X40_Y20_N7
\Mips|BO|reg|CurrentState[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[17][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][17]~regout\);

-- Location: LCCOMB_X42_Y14_N24
\Mips|BO|reg|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[22][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[18][17]~regout\,
	combout => \Mips|BO|reg|Mux14~2_combout\);

-- Location: LCCOMB_X41_Y13_N14
\Mips|BO|reg|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][17]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[16][17]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[16][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux14~4_combout\);

-- Location: LCCOMB_X42_Y13_N28
\Mips|BO|reg|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~5_combout\ = (\Mips|BO|reg|Mux14~4_combout\ & (((\Mips|BO|reg|CurrentState[28][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux14~4_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[24][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[28][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][17]~regout\,
	combout => \Mips|BO|reg|Mux14~5_combout\);

-- Location: LCCOMB_X43_Y19_N30
\Mips|BO|reg|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][17]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((!\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[27][17]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[19][17]~regout\,
	combout => \Mips|BO|reg|Mux14~7_combout\);

-- Location: LCCOMB_X40_Y19_N28
\Mips|BO|reg|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~8_combout\ = (\Mips|BO|reg|Mux14~7_combout\ & (((\Mips|BO|reg|CurrentState[31][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(23)))) # (!\Mips|BO|reg|Mux14~7_combout\ & (\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[23][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[31][17]~regout\,
	combout => \Mips|BO|reg|Mux14~8_combout\);

-- Location: LCCOMB_X31_Y20_N12
\Mips|BO|reg|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[5][17]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[5][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][17]~regout\,
	combout => \Mips|BO|reg|Mux14~10_combout\);

-- Location: LCFF_X35_Y12_N25
\Mips|BO|reg|CurrentState[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][17]~regout\);

-- Location: LCCOMB_X35_Y12_N24
\Mips|BO|reg|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][17]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[12][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux14~17_combout\);

-- Location: LCCOMB_X33_Y18_N14
\Mips|BO|reg|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux14~17_combout\ & (\Mips|BO|reg|CurrentState[15][17]~regout\)) # (!\Mips|BO|reg|Mux14~17_combout\ & ((\Mips|BO|reg|CurrentState[14][17]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux14~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux14~17_combout\,
	datac => \Mips|BO|reg|CurrentState[15][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][17]~regout\,
	combout => \Mips|BO|reg|Mux14~18_combout\);

-- Location: LCCOMB_X40_Y20_N30
\Mips|BO|reg|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[25][17]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[25][17]~regout\,
	combout => \Mips|BO|reg|Mux46~0_combout\);

-- Location: LCCOMB_X40_Y20_N24
\Mips|BO|reg|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~1_combout\ = (\Mips|BO|reg|Mux46~0_combout\ & (((\Mips|BO|reg|CurrentState[29][17]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux46~0_combout\ & (\Mips|BO|reg|CurrentState[21][17]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][17]~regout\,
	datab => \Mips|BO|reg|Mux46~0_combout\,
	datac => \Mips|BO|reg|CurrentState[29][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux46~1_combout\);

-- Location: LCCOMB_X43_Y15_N20
\Mips|BO|reg|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][16]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[18][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[26][16]~regout\,
	combout => \Mips|BO|reg|Mux15~0_combout\);

-- Location: LCFF_X40_Y16_N13
\Mips|BO|reg|CurrentState[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[29][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][16]~regout\);

-- Location: LCFF_X43_Y13_N23
\Mips|BO|reg|CurrentState[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[20][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][16]~regout\);

-- Location: LCFF_X41_Y13_N9
\Mips|BO|reg|CurrentState[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][16]~regout\);

-- Location: LCCOMB_X42_Y13_N20
\Mips|BO|reg|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[24][16]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[16][16]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[24][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux15~4_combout\);

-- Location: LCCOMB_X43_Y13_N28
\Mips|BO|reg|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux15~4_combout\ & (\Mips|BO|reg|CurrentState[28][16]~regout\)) # (!\Mips|BO|reg|Mux15~4_combout\ & ((\Mips|BO|reg|CurrentState[20][16]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[28][16]~regout\,
	datac => \Mips|BO|reg|Mux15~4_combout\,
	datad => \Mips|BO|reg|CurrentState[20][16]~regout\,
	combout => \Mips|BO|reg|Mux15~5_combout\);

-- Location: LCFF_X37_Y18_N13
\Mips|BO|reg|CurrentState[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][16]~regout\);

-- Location: LCFF_X34_Y18_N23
\Mips|BO|reg|CurrentState[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][16]~regout\);

-- Location: LCFF_X35_Y20_N9
\Mips|BO|reg|CurrentState[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][16]~regout\);

-- Location: LCFF_X32_Y20_N31
\Mips|BO|reg|CurrentState[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][16]~regout\);

-- Location: LCCOMB_X35_Y20_N8
\Mips|BO|reg|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[9][16]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[9][16]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][16]~regout\,
	combout => \Mips|BO|reg|Mux15~10_combout\);

-- Location: LCFF_X35_Y20_N31
\Mips|BO|reg|CurrentState[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][16]~regout\);

-- Location: LCCOMB_X35_Y20_N12
\Mips|BO|reg|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux15~10_combout\ & (\Mips|BO|reg|CurrentState[11][16]~regout\)) # (!\Mips|BO|reg|Mux15~10_combout\ & ((\Mips|BO|reg|CurrentState[10][16]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[11][16]~regout\,
	datac => \Mips|BO|reg|Mux15~10_combout\,
	datad => \Mips|BO|reg|CurrentState[10][16]~regout\,
	combout => \Mips|BO|reg|Mux15~11_combout\);

-- Location: LCFF_X30_Y20_N29
\Mips|BO|reg|CurrentState[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][16]~regout\);

-- Location: LCFF_X30_Y20_N7
\Mips|BO|reg|CurrentState[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][16]~regout\);

-- Location: LCCOMB_X30_Y20_N6
\Mips|BO|reg|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][16]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[4][16]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][16]~regout\,
	combout => \Mips|BO|reg|Mux15~12_combout\);

-- Location: LCFF_X37_Y15_N25
\Mips|BO|reg|CurrentState[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][16]~regout\);

-- Location: LCFF_X38_Y19_N13
\Mips|BO|reg|CurrentState[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][16]~regout\);

-- Location: LCCOMB_X38_Y19_N28
\Mips|BO|reg|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][16]~regout\,
	datab => \Mips|BO|reg|CurrentState[0][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux15~14_combout\);

-- Location: LCCOMB_X37_Y15_N0
\Mips|BO|reg|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux15~14_combout\ & ((\Mips|BO|reg|CurrentState[3][16]~regout\))) # (!\Mips|BO|reg|Mux15~14_combout\ & (\Mips|BO|reg|CurrentState[2][16]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][16]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux15~14_combout\,
	combout => \Mips|BO|reg|Mux15~15_combout\);

-- Location: LCCOMB_X37_Y18_N22
\Mips|BO|reg|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[14][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[12][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux15~17_combout\);

-- Location: LCCOMB_X32_Y20_N30
\Mips|BO|reg|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[9][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux47~10_combout\);

-- Location: LCCOMB_X35_Y20_N30
\Mips|BO|reg|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux47~10_combout\ & (\Mips|BO|reg|CurrentState[11][16]~regout\)) # (!\Mips|BO|reg|Mux47~10_combout\ & ((\Mips|BO|reg|CurrentState[10][16]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux47~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux47~10_combout\,
	datac => \Mips|BO|reg|CurrentState[11][16]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][16]~regout\,
	combout => \Mips|BO|reg|Mux47~11_combout\);

-- Location: LCCOMB_X30_Y20_N28
\Mips|BO|reg|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[6][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[6][16]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][16]~regout\,
	combout => \Mips|BO|reg|Mux47~12_combout\);

-- Location: LCFF_X44_Y18_N27
\Mips|BO|reg|CurrentState[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][15]~regout\);

-- Location: LCCOMB_X44_Y18_N0
\Mips|BO|reg|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][15]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[17][15]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][15]~regout\,
	combout => \Mips|BO|reg|Mux16~0_combout\);

-- Location: LCCOMB_X44_Y18_N14
\Mips|BO|reg|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux16~0_combout\ & ((\Mips|BO|reg|CurrentState[29][15]~regout\))) # (!\Mips|BO|reg|Mux16~0_combout\ & (\Mips|BO|reg|CurrentState[21][15]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[21][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[29][15]~regout\,
	datad => \Mips|BO|reg|Mux16~0_combout\,
	combout => \Mips|BO|reg|Mux16~1_combout\);

-- Location: LCFF_X45_Y14_N9
\Mips|BO|reg|CurrentState[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][15]~regout\);

-- Location: LCCOMB_X45_Y14_N8
\Mips|BO|reg|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[22][15]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[18][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[22][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux16~2_combout\);

-- Location: LCFF_X32_Y20_N13
\Mips|BO|reg|CurrentState[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][15]~regout\);

-- Location: LCFF_X34_Y20_N17
\Mips|BO|reg|CurrentState[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][15]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][15]~regout\);

-- Location: LCFF_X34_Y13_N5
\Mips|BO|reg|CurrentState[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][15]~regout\);

-- Location: LCFF_X34_Y21_N25
\Mips|BO|reg|CurrentState[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][15]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][15]~regout\);

-- Location: LCFF_X35_Y12_N17
\Mips|BO|reg|CurrentState[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][15]~regout\);

-- Location: LCCOMB_X35_Y12_N16
\Mips|BO|reg|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][15]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[12][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux16~17_combout\);

-- Location: LCCOMB_X33_Y18_N2
\Mips|BO|reg|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux16~17_combout\ & (\Mips|BO|reg|CurrentState[15][15]~regout\)) # (!\Mips|BO|reg|Mux16~17_combout\ & ((\Mips|BO|reg|CurrentState[14][15]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[15][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][15]~regout\,
	datad => \Mips|BO|reg|Mux16~17_combout\,
	combout => \Mips|BO|reg|Mux16~18_combout\);

-- Location: LCCOMB_X42_Y17_N12
\Mips|BO|reg|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][15]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[19][15]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[19][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux48~7_combout\);

-- Location: LCCOMB_X42_Y17_N24
\Mips|BO|reg|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~8_combout\ = (\Mips|BO|reg|Mux48~7_combout\ & ((\Mips|BO|reg|CurrentState[31][15]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux48~7_combout\ & (((\Mips|BO|reg|CurrentState[23][15]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux48~7_combout\,
	datab => \Mips|BO|reg|CurrentState[31][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[23][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux48~8_combout\);

-- Location: LCCOMB_X33_Y20_N12
\Mips|BO|reg|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17)) # (\Mips|BO|reg|CurrentState[5][15]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[4][15]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[5][15]~regout\,
	combout => \Mips|BO|reg|Mux48~10_combout\);

-- Location: LCCOMB_X35_Y21_N22
\Mips|BO|reg|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][15]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[10][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux48~12_combout\);

-- Location: LCCOMB_X34_Y21_N22
\Mips|BO|reg|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~13_combout\ = (\Mips|BO|reg|Mux48~12_combout\ & (((\Mips|BO|reg|CurrentState[11][15]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux48~12_combout\ & (\Mips|BO|reg|CurrentState[9][15]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][15]~regout\,
	datab => \Mips|BO|reg|Mux48~12_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[11][15]~regout\,
	combout => \Mips|BO|reg|Mux48~13_combout\);

-- Location: LCCOMB_X33_Y17_N28
\Mips|BO|reg|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[2][15]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[0][15]~regout\,
	combout => \Mips|BO|reg|Mux48~14_combout\);

-- Location: LCCOMB_X34_Y21_N20
\Mips|BO|reg|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~15_combout\ = (\Mips|BO|reg|Mux48~14_combout\ & ((\Mips|BO|reg|CurrentState[3][15]~regout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux48~14_combout\ & (((\Mips|BO|RI|CurrentState\(16) & 
-- \Mips|BO|reg|CurrentState[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][15]~regout\,
	datab => \Mips|BO|reg|Mux48~14_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[1][15]~regout\,
	combout => \Mips|BO|reg|Mux48~15_combout\);

-- Location: LCCOMB_X34_Y21_N26
\Mips|BO|reg|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux48~13_combout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux48~13_combout\,
	datac => \Mips|BO|reg|Mux48~15_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux48~16_combout\);

-- Location: LCFF_X42_Y16_N7
\Mips|BO|reg|CurrentState[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][14]~regout\);

-- Location: LCFF_X38_Y16_N21
\Mips|BO|reg|CurrentState[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][14]~regout\);

-- Location: LCFF_X35_Y19_N9
\Mips|BO|reg|CurrentState[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][14]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][14]~regout\);

-- Location: LCCOMB_X34_Y18_N28
\Mips|BO|reg|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[9][14]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[9][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][14]~regout\,
	combout => \Mips|BO|reg|Mux17~10_combout\);

-- Location: LCFF_X35_Y19_N15
\Mips|BO|reg|CurrentState[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][14]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][14]~regout\);

-- Location: LCCOMB_X34_Y18_N6
\Mips|BO|reg|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~11_combout\ = (\Mips|BO|reg|Mux17~10_combout\ & ((\Mips|BO|reg|CurrentState[11][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux17~10_combout\ & (((\Mips|BO|reg|CurrentState[10][14]~regout\ & 
-- \Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][14]~regout\,
	datab => \Mips|BO|reg|Mux17~10_combout\,
	datac => \Mips|BO|reg|CurrentState[10][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux17~11_combout\);

-- Location: LCFF_X31_Y18_N21
\Mips|BO|reg|CurrentState[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][14]~regout\);

-- Location: LCFF_X35_Y18_N15
\Mips|BO|reg|CurrentState[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][14]~regout\);

-- Location: LCCOMB_X42_Y16_N10
\Mips|BO|reg|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[23][14]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((!\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][14]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[19][14]~regout\,
	combout => \Mips|BO|reg|Mux49~7_combout\);

-- Location: LCCOMB_X38_Y16_N20
\Mips|BO|reg|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux49~7_combout\ & (\Mips|BO|reg|CurrentState[31][14]~regout\)) # (!\Mips|BO|reg|Mux49~7_combout\ & ((\Mips|BO|reg|CurrentState[27][14]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux49~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux49~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][14]~regout\,
	combout => \Mips|BO|reg|Mux49~8_combout\);

-- Location: LCCOMB_X35_Y13_N28
\Mips|BO|reg|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[1][14]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[0][14]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[0][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux49~14_combout\);

-- Location: LCCOMB_X35_Y16_N8
\Mips|BO|reg|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][14]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[12][14]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux49~17_combout\);

-- Location: LCCOMB_X35_Y18_N14
\Mips|BO|reg|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~18_combout\ = (\Mips|BO|reg|Mux49~17_combout\ & (((\Mips|BO|reg|CurrentState[15][14]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux49~17_combout\ & (\Mips|BO|reg|CurrentState[13][14]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux49~17_combout\,
	datab => \Mips|BO|reg|CurrentState[13][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux49~18_combout\);

-- Location: LCFF_X41_Y13_N11
\Mips|BO|reg|CurrentState[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][13]~regout\);

-- Location: LCFF_X41_Y16_N1
\Mips|BO|reg|CurrentState[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[23][13]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][13]~regout\);

-- Location: LCFF_X41_Y17_N17
\Mips|BO|reg|CurrentState[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][13]~regout\);

-- Location: LCFF_X42_Y17_N27
\Mips|BO|reg|CurrentState[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][13]~regout\);

-- Location: LCCOMB_X42_Y17_N26
\Mips|BO|reg|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][13]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[19][13]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[19][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux18~7_combout\);

-- Location: LCFF_X42_Y17_N9
\Mips|BO|reg|CurrentState[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][13]~regout\);

-- Location: LCCOMB_X42_Y17_N18
\Mips|BO|reg|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux18~7_combout\ & ((\Mips|BO|reg|CurrentState[31][13]~regout\))) # (!\Mips|BO|reg|Mux18~7_combout\ & (\Mips|BO|reg|CurrentState[23][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[23][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][13]~regout\,
	datad => \Mips|BO|reg|Mux18~7_combout\,
	combout => \Mips|BO|reg|Mux18~8_combout\);

-- Location: LCFF_X31_Y19_N1
\Mips|BO|reg|CurrentState[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][13]~regout\);

-- Location: LCCOMB_X30_Y19_N16
\Mips|BO|reg|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[5][13]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[4][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux18~10_combout\);

-- Location: LCCOMB_X30_Y19_N18
\Mips|BO|reg|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux18~10_combout\ & ((\Mips|BO|reg|CurrentState[7][13]~regout\))) # (!\Mips|BO|reg|Mux18~10_combout\ & (\Mips|BO|reg|CurrentState[6][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[6][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][13]~regout\,
	datad => \Mips|BO|reg|Mux18~10_combout\,
	combout => \Mips|BO|reg|Mux18~11_combout\);

-- Location: LCCOMB_X35_Y21_N12
\Mips|BO|reg|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][13]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][13]~regout\,
	combout => \Mips|BO|reg|Mux18~12_combout\);

-- Location: LCCOMB_X36_Y20_N0
\Mips|BO|reg|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~13_combout\ = (\Mips|BO|reg|Mux18~12_combout\ & (((\Mips|BO|reg|CurrentState[11][13]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux18~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux18~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][13]~regout\,
	combout => \Mips|BO|reg|Mux18~13_combout\);

-- Location: LCFF_X37_Y12_N25
\Mips|BO|reg|CurrentState[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][13]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][13]~regout\);

-- Location: LCFF_X34_Y16_N23
\Mips|BO|reg|CurrentState[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][13]~regout\);

-- Location: LCFF_X35_Y16_N27
\Mips|BO|reg|CurrentState[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][13]~regout\);

-- Location: LCCOMB_X34_Y16_N22
\Mips|BO|reg|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[13][13]~regout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[12][13]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[13][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux18~17_combout\);

-- Location: LCCOMB_X41_Y13_N10
\Mips|BO|reg|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[20][13]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[16][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][13]~regout\,
	combout => \Mips|BO|reg|Mux50~4_combout\);

-- Location: LCCOMB_X41_Y17_N16
\Mips|BO|reg|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][13]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[19][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux50~7_combout\);

-- Location: LCCOMB_X42_Y17_N8
\Mips|BO|reg|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux50~7_combout\ & ((\Mips|BO|reg|CurrentState[31][13]~regout\))) # (!\Mips|BO|reg|Mux50~7_combout\ & (\Mips|BO|reg|CurrentState[23][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[23][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][13]~regout\,
	datad => \Mips|BO|reg|Mux50~7_combout\,
	combout => \Mips|BO|reg|Mux50~8_combout\);

-- Location: LCCOMB_X35_Y16_N26
\Mips|BO|reg|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][13]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[12][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][13]~regout\,
	combout => \Mips|BO|reg|Mux50~17_combout\);

-- Location: LCCOMB_X36_Y12_N30
\Mips|BO|reg|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux50~17_combout\ & (\Mips|BO|reg|CurrentState[15][13]~regout\)) # (!\Mips|BO|reg|Mux50~17_combout\ & ((\Mips|BO|reg|CurrentState[14][13]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[14][13]~regout\,
	datad => \Mips|BO|reg|Mux50~17_combout\,
	combout => \Mips|BO|reg|Mux50~18_combout\);

-- Location: LCFF_X44_Y14_N3
\Mips|BO|reg|CurrentState[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][12]~regout\);

-- Location: LCFF_X41_Y14_N13
\Mips|BO|reg|CurrentState[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][12]~regout\);

-- Location: LCFF_X44_Y14_N13
\Mips|BO|reg|CurrentState[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][12]~regout\);

-- Location: LCCOMB_X44_Y14_N12
\Mips|BO|reg|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][12]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][12]~regout\,
	combout => \Mips|BO|reg|Mux19~0_combout\);

-- Location: LCFF_X41_Y14_N3
\Mips|BO|reg|CurrentState[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][12]~regout\);

-- Location: LCCOMB_X44_Y14_N2
\Mips|BO|reg|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux19~0_combout\ & (\Mips|BO|reg|CurrentState[30][12]~regout\)) # (!\Mips|BO|reg|Mux19~0_combout\ & ((\Mips|BO|reg|CurrentState[22][12]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[22][12]~regout\,
	datad => \Mips|BO|reg|Mux19~0_combout\,
	combout => \Mips|BO|reg|Mux19~1_combout\);

-- Location: LCFF_X41_Y20_N23
\Mips|BO|reg|CurrentState[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][12]~regout\);

-- Location: LCCOMB_X41_Y20_N22
\Mips|BO|reg|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][12]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][12]~regout\,
	combout => \Mips|BO|reg|Mux19~2_combout\);

-- Location: LCCOMB_X43_Y17_N14
\Mips|BO|reg|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux19~2_combout\ & (\Mips|BO|reg|CurrentState[29][12]~regout\)) # (!\Mips|BO|reg|Mux19~2_combout\ & ((\Mips|BO|reg|CurrentState[25][12]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][12]~regout\,
	datad => \Mips|BO|reg|Mux19~2_combout\,
	combout => \Mips|BO|reg|Mux19~3_combout\);

-- Location: LCFF_X42_Y12_N13
\Mips|BO|reg|CurrentState[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][12]~regout\);

-- Location: LCCOMB_X42_Y12_N12
\Mips|BO|reg|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[24][12]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[24][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][12]~regout\,
	combout => \Mips|BO|reg|Mux19~4_combout\);

-- Location: LCCOMB_X42_Y12_N6
\Mips|BO|reg|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~5_combout\ = (\Mips|BO|reg|Mux19~4_combout\ & ((\Mips|BO|reg|CurrentState[28][12]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux19~4_combout\ & (((\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[20][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux19~4_combout\,
	datab => \Mips|BO|reg|CurrentState[28][12]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[20][12]~regout\,
	combout => \Mips|BO|reg|Mux19~5_combout\);

-- Location: LCCOMB_X38_Y12_N14
\Mips|BO|reg|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux19~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux19~5_combout\,
	datad => \Mips|BO|reg|Mux19~3_combout\,
	combout => \Mips|BO|reg|Mux19~6_combout\);

-- Location: LCCOMB_X42_Y16_N20
\Mips|BO|reg|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[23][12]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[19][12]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux19~7_combout\);

-- Location: LCCOMB_X38_Y16_N14
\Mips|BO|reg|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~8_combout\ = (\Mips|BO|reg|Mux19~7_combout\ & ((\Mips|BO|reg|CurrentState[31][12]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux19~7_combout\ & (((\Mips|BO|reg|CurrentState[27][12]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux19~7_combout\,
	datab => \Mips|BO|reg|CurrentState[31][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux19~8_combout\);

-- Location: LCCOMB_X38_Y12_N4
\Mips|BO|reg|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux19~6_combout\ & (\Mips|BO|reg|Mux19~8_combout\)) # (!\Mips|BO|reg|Mux19~6_combout\ & ((\Mips|BO|reg|Mux19~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux19~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux19~6_combout\,
	datac => \Mips|BO|reg|Mux19~8_combout\,
	datad => \Mips|BO|reg|Mux19~1_combout\,
	combout => \Mips|BO|reg|Mux19~9_combout\);

-- Location: LCCOMB_X35_Y19_N6
\Mips|BO|reg|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[9][12]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][12]~regout\,
	combout => \Mips|BO|reg|Mux19~10_combout\);

-- Location: LCFF_X35_Y19_N17
\Mips|BO|reg|CurrentState[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][12]~regout\);

-- Location: LCCOMB_X35_Y19_N16
\Mips|BO|reg|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~11_combout\ = (\Mips|BO|reg|Mux19~10_combout\ & (((\Mips|BO|reg|CurrentState[11][12]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux19~10_combout\ & (\Mips|BO|reg|CurrentState[10][12]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux19~10_combout\,
	datab => \Mips|BO|reg|CurrentState[10][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux19~11_combout\);

-- Location: LCFF_X31_Y20_N25
\Mips|BO|reg|CurrentState[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][12]~regout\);

-- Location: LCFF_X30_Y20_N25
\Mips|BO|reg|CurrentState[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][12]~regout\);

-- Location: LCCOMB_X30_Y20_N24
\Mips|BO|reg|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][12]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][12]~regout\,
	combout => \Mips|BO|reg|Mux19~12_combout\);

-- Location: LCCOMB_X31_Y20_N24
\Mips|BO|reg|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux19~12_combout\ & (\Mips|BO|reg|CurrentState[7][12]~regout\)) # (!\Mips|BO|reg|Mux19~12_combout\ & ((\Mips|BO|reg|CurrentState[5][12]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[7][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][12]~regout\,
	datad => \Mips|BO|reg|Mux19~12_combout\,
	combout => \Mips|BO|reg|Mux19~13_combout\);

-- Location: LCFF_X37_Y16_N1
\Mips|BO|reg|CurrentState[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][12]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][12]~regout\);

-- Location: LCCOMB_X38_Y13_N6
\Mips|BO|reg|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][12]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[1][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux19~14_combout\);

-- Location: LCCOMB_X37_Y16_N28
\Mips|BO|reg|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~15_combout\ = (\Mips|BO|reg|Mux19~14_combout\ & ((\Mips|BO|reg|CurrentState[3][12]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux19~14_combout\ & (((\Mips|BO|RI|CurrentState\(22) & 
-- \Mips|BO|reg|CurrentState[2][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux19~14_combout\,
	datab => \Mips|BO|reg|CurrentState[3][12]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[2][12]~regout\,
	combout => \Mips|BO|reg|Mux19~15_combout\);

-- Location: LCCOMB_X37_Y16_N10
\Mips|BO|reg|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux19~13_combout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((!\Mips|BO|RI|CurrentState\(24) & \Mips|BO|reg|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux19~13_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux19~15_combout\,
	combout => \Mips|BO|reg|Mux19~16_combout\);

-- Location: LCFF_X35_Y12_N9
\Mips|BO|reg|CurrentState[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][12]~regout\);

-- Location: LCFF_X36_Y12_N11
\Mips|BO|reg|CurrentState[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][12]~regout\);

-- Location: LCFF_X35_Y12_N15
\Mips|BO|reg|CurrentState[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][12]~regout\);

-- Location: LCCOMB_X36_Y12_N10
\Mips|BO|reg|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][12]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[14][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux19~17_combout\);

-- Location: LCFF_X36_Y12_N5
\Mips|BO|reg|CurrentState[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][12]~regout\);

-- Location: LCCOMB_X36_Y12_N4
\Mips|BO|reg|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux19~17_combout\ & ((\Mips|BO|reg|CurrentState[15][12]~regout\))) # (!\Mips|BO|reg|Mux19~17_combout\ & (\Mips|BO|reg|CurrentState[13][12]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[15][12]~regout\,
	datad => \Mips|BO|reg|Mux19~17_combout\,
	combout => \Mips|BO|reg|Mux19~18_combout\);

-- Location: LCCOMB_X37_Y16_N8
\Mips|BO|reg|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~19_combout\ = (\Mips|BO|reg|Mux19~16_combout\ & ((\Mips|BO|reg|Mux19~18_combout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux19~16_combout\ & (((\Mips|BO|RI|CurrentState\(24) & \Mips|BO|reg|Mux19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux19~16_combout\,
	datab => \Mips|BO|reg|Mux19~18_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux19~11_combout\,
	combout => \Mips|BO|reg|Mux19~19_combout\);

-- Location: LCCOMB_X30_Y13_N20
\Mips|BO|reg|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux19~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux19~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux19~19_combout\,
	datad => \Mips|BO|reg|Mux19~9_combout\,
	combout => \Mips|BO|reg|Mux19~20_combout\);

-- Location: LCCOMB_X41_Y14_N12
\Mips|BO|reg|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[26][12]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[26][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][12]~regout\,
	combout => \Mips|BO|reg|Mux51~0_combout\);

-- Location: LCCOMB_X41_Y14_N2
\Mips|BO|reg|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~1_combout\ = (\Mips|BO|reg|Mux51~0_combout\ & (((\Mips|BO|reg|CurrentState[30][12]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux51~0_combout\ & (\Mips|BO|reg|CurrentState[22][12]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux51~0_combout\,
	datab => \Mips|BO|reg|CurrentState[22][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux51~1_combout\);

-- Location: LCCOMB_X35_Y12_N14
\Mips|BO|reg|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][12]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[12][12]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux51~17_combout\);

-- Location: LCCOMB_X35_Y12_N4
\Mips|BO|reg|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux51~17_combout\ & (\Mips|BO|reg|CurrentState[15][12]~regout\)) # (!\Mips|BO|reg|Mux51~17_combout\ & ((\Mips|BO|reg|CurrentState[13][12]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[13][12]~regout\,
	datad => \Mips|BO|reg|Mux51~17_combout\,
	combout => \Mips|BO|reg|Mux51~18_combout\);

-- Location: LCFF_X41_Y18_N13
\Mips|BO|reg|CurrentState[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][11]~regout\);

-- Location: LCFF_X43_Y18_N31
\Mips|BO|reg|CurrentState[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][11]~regout\);

-- Location: LCFF_X41_Y17_N3
\Mips|BO|reg|CurrentState[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][11]~regout\);

-- Location: LCFF_X33_Y20_N31
\Mips|BO|reg|CurrentState[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[10][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][11]~regout\);

-- Location: LCFF_X32_Y20_N11
\Mips|BO|reg|CurrentState[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[8][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][11]~regout\);

-- Location: LCCOMB_X33_Y20_N28
\Mips|BO|reg|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][11]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[10][11]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[8][11]~regout\,
	combout => \Mips|BO|reg|Mux20~12_combout\);

-- Location: LCFF_X34_Y16_N25
\Mips|BO|reg|CurrentState[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][11]~regout\);

-- Location: LCCOMB_X34_Y16_N24
\Mips|BO|reg|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[13][11]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[13][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux20~17_combout\);

-- Location: LCFF_X36_Y18_N13
\Mips|BO|reg|CurrentState[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][11]~regout\);

-- Location: LCCOMB_X37_Y19_N16
\Mips|BO|reg|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux20~17_combout\ & (\Mips|BO|reg|CurrentState[15][11]~regout\)) # (!\Mips|BO|reg|Mux20~17_combout\ & ((\Mips|BO|reg|CurrentState[14][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][11]~regout\,
	datab => \Mips|BO|reg|CurrentState[14][11]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux20~17_combout\,
	combout => \Mips|BO|reg|Mux20~18_combout\);

-- Location: LCCOMB_X43_Y18_N30
\Mips|BO|reg|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[25][11]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[17][11]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux52~0_combout\);

-- Location: LCCOMB_X41_Y18_N2
\Mips|BO|reg|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux52~0_combout\ & ((\Mips|BO|reg|CurrentState[29][11]~regout\))) # (!\Mips|BO|reg|Mux52~0_combout\ & (\Mips|BO|reg|CurrentState[21][11]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][11]~regout\,
	datab => \Mips|BO|reg|CurrentState[29][11]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux52~0_combout\,
	combout => \Mips|BO|reg|Mux52~1_combout\);

-- Location: LCCOMB_X33_Y20_N26
\Mips|BO|reg|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[10][11]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[10][11]~regout\,
	combout => \Mips|BO|reg|Mux52~12_combout\);

-- Location: LCCOMB_X36_Y20_N2
\Mips|BO|reg|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~13_combout\ = (\Mips|BO|reg|Mux52~12_combout\ & (((\Mips|BO|reg|CurrentState[11][11]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux52~12_combout\ & (\Mips|BO|reg|CurrentState[9][11]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][11]~regout\,
	datab => \Mips|BO|reg|Mux52~12_combout\,
	datac => \Mips|BO|reg|CurrentState[11][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux52~13_combout\);

-- Location: LCCOMB_X40_Y18_N6
\Mips|BO|reg|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][11]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[0][11]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[0][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux52~14_combout\);

-- Location: LCCOMB_X37_Y19_N12
\Mips|BO|reg|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux52~14_combout\ & (\Mips|BO|reg|CurrentState[3][11]~regout\)) # (!\Mips|BO|reg|Mux52~14_combout\ & ((\Mips|BO|reg|CurrentState[1][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[3][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][11]~regout\,
	datad => \Mips|BO|reg|Mux52~14_combout\,
	combout => \Mips|BO|reg|Mux52~15_combout\);

-- Location: LCCOMB_X37_Y19_N6
\Mips|BO|reg|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux52~13_combout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|Mux52~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux52~13_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux52~15_combout\,
	combout => \Mips|BO|reg|Mux52~16_combout\);

-- Location: LCCOMB_X41_Y20_N2
\Mips|BO|reg|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][10]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[17][10]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux21~2_combout\);

-- Location: LCCOMB_X43_Y19_N12
\Mips|BO|reg|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux21~2_combout\ & (\Mips|BO|reg|CurrentState[29][10]~regout\)) # (!\Mips|BO|reg|Mux21~2_combout\ & ((\Mips|BO|reg|CurrentState[25][10]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[29][10]~regout\,
	datac => \Mips|BO|reg|Mux21~2_combout\,
	datad => \Mips|BO|reg|CurrentState[25][10]~regout\,
	combout => \Mips|BO|reg|Mux21~3_combout\);

-- Location: LCFF_X40_Y13_N21
\Mips|BO|reg|CurrentState[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][10]~regout\);

-- Location: LCCOMB_X41_Y13_N12
\Mips|BO|reg|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[24][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[16][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux21~4_combout\);

-- Location: LCCOMB_X40_Y13_N26
\Mips|BO|reg|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~5_combout\ = (\Mips|BO|reg|Mux21~4_combout\ & (((\Mips|BO|reg|CurrentState[28][10]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux21~4_combout\ & (\Mips|BO|reg|CurrentState[20][10]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][10]~regout\,
	datab => \Mips|BO|reg|Mux21~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux21~5_combout\);

-- Location: LCCOMB_X40_Y13_N16
\Mips|BO|reg|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22)) # (\Mips|BO|reg|Mux21~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux21~5_combout\ & (!\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux21~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux21~3_combout\,
	combout => \Mips|BO|reg|Mux21~6_combout\);

-- Location: LCFF_X41_Y16_N11
\Mips|BO|reg|CurrentState[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][10]~regout\);

-- Location: LCCOMB_X42_Y17_N28
\Mips|BO|reg|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[19][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux21~7_combout\);

-- Location: LCFF_X36_Y12_N7
\Mips|BO|reg|CurrentState[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][10]~regout\);

-- Location: LCFF_X35_Y12_N1
\Mips|BO|reg|CurrentState[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][10]~regout\);

-- Location: LCCOMB_X36_Y12_N12
\Mips|BO|reg|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[14][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[12][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux21~17_combout\);

-- Location: LCCOMB_X41_Y14_N24
\Mips|BO|reg|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[26][10]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[26][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][10]~regout\,
	combout => \Mips|BO|reg|Mux53~0_combout\);

-- Location: LCCOMB_X35_Y13_N4
\Mips|BO|reg|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[1][10]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[0][10]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[0][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux53~14_combout\);

-- Location: LCCOMB_X35_Y12_N0
\Mips|BO|reg|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[14][10]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[12][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[12][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][10]~regout\,
	combout => \Mips|BO|reg|Mux53~17_combout\);

-- Location: LCCOMB_X35_Y12_N18
\Mips|BO|reg|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux53~17_combout\ & (\Mips|BO|reg|CurrentState[15][10]~regout\)) # (!\Mips|BO|reg|Mux53~17_combout\ & ((\Mips|BO|reg|CurrentState[13][10]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[15][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][10]~regout\,
	datad => \Mips|BO|reg|Mux53~17_combout\,
	combout => \Mips|BO|reg|Mux53~18_combout\);

-- Location: LCCOMB_X44_Y20_N10
\Mips|BO|reg|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[25][9]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[25][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][9]~regout\,
	combout => \Mips|BO|reg|Mux22~0_combout\);

-- Location: LCFF_X45_Y14_N13
\Mips|BO|reg|CurrentState[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][9]~regout\);

-- Location: LCCOMB_X45_Y14_N12
\Mips|BO|reg|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[22][9]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[18][9]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[18][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux22~2_combout\);

-- Location: LCCOMB_X42_Y12_N30
\Mips|BO|reg|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[20][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[20][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][9]~regout\,
	combout => \Mips|BO|reg|Mux22~4_combout\);

-- Location: LCFF_X41_Y18_N9
\Mips|BO|reg|CurrentState[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[19][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][9]~regout\);

-- Location: LCCOMB_X41_Y17_N22
\Mips|BO|reg|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[27][9]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[19][9]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][9]~regout\,
	datab => \Mips|BO|reg|CurrentState[27][9]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux22~7_combout\);

-- Location: LCCOMB_X40_Y19_N0
\Mips|BO|reg|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux22~7_combout\ & (\Mips|BO|reg|CurrentState[31][9]~regout\)) # (!\Mips|BO|reg|Mux22~7_combout\ & ((\Mips|BO|reg|CurrentState[23][9]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][9]~regout\,
	datad => \Mips|BO|reg|Mux22~7_combout\,
	combout => \Mips|BO|reg|Mux22~8_combout\);

-- Location: LCFF_X30_Y19_N27
\Mips|BO|reg|CurrentState[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[7][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][9]~regout\);

-- Location: LCFF_X36_Y20_N7
\Mips|BO|reg|CurrentState[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][9]~regout\);

-- Location: LCFF_X37_Y20_N15
\Mips|BO|reg|CurrentState[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][9]~regout\);

-- Location: LCFF_X34_Y16_N21
\Mips|BO|reg|CurrentState[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][9]~regout\);

-- Location: LCFF_X34_Y16_N31
\Mips|BO|reg|CurrentState[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][9]~regout\);

-- Location: LCCOMB_X34_Y16_N20
\Mips|BO|reg|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[13][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[12][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[13][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][9]~regout\,
	combout => \Mips|BO|reg|Mux22~17_combout\);

-- Location: LCCOMB_X33_Y19_N22
\Mips|BO|reg|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][9]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[4][9]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][9]~regout\,
	datab => \Mips|BO|reg|CurrentState[4][9]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux54~10_combout\);

-- Location: LCCOMB_X33_Y19_N8
\Mips|BO|reg|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~11_combout\ = (\Mips|BO|reg|Mux54~10_combout\ & ((\Mips|BO|reg|CurrentState[7][9]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux54~10_combout\ & (((\Mips|BO|reg|CurrentState[6][9]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][9]~regout\,
	datab => \Mips|BO|reg|Mux54~10_combout\,
	datac => \Mips|BO|reg|CurrentState[6][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux54~11_combout\);

-- Location: LCCOMB_X35_Y21_N18
\Mips|BO|reg|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[10][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux54~12_combout\);

-- Location: LCCOMB_X36_Y20_N6
\Mips|BO|reg|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux54~12_combout\ & (\Mips|BO|reg|CurrentState[11][9]~regout\)) # (!\Mips|BO|reg|Mux54~12_combout\ & ((\Mips|BO|reg|CurrentState[9][9]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux54~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux54~12_combout\,
	datac => \Mips|BO|reg|CurrentState[11][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][9]~regout\,
	combout => \Mips|BO|reg|Mux54~13_combout\);

-- Location: LCCOMB_X38_Y20_N12
\Mips|BO|reg|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][9]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[0][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux54~14_combout\);

-- Location: LCCOMB_X37_Y20_N24
\Mips|BO|reg|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~15_combout\ = (\Mips|BO|reg|Mux54~14_combout\ & (((\Mips|BO|reg|CurrentState[3][9]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux54~14_combout\ & (\Mips|BO|reg|CurrentState[1][9]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][9]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][9]~regout\,
	datac => \Mips|BO|reg|Mux54~14_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux54~15_combout\);

-- Location: LCCOMB_X36_Y19_N2
\Mips|BO|reg|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux54~13_combout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux54~15_combout\ & !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux54~13_combout\,
	datab => \Mips|BO|reg|Mux54~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux54~16_combout\);

-- Location: LCCOMB_X34_Y16_N30
\Mips|BO|reg|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][9]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[12][9]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[12][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux54~17_combout\);

-- Location: LCCOMB_X33_Y18_N0
\Mips|BO|reg|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~18_combout\ = (\Mips|BO|reg|Mux54~17_combout\ & ((\Mips|BO|reg|CurrentState[15][9]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux54~17_combout\ & (((\Mips|BO|reg|CurrentState[14][9]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][9]~regout\,
	datab => \Mips|BO|reg|Mux54~17_combout\,
	datac => \Mips|BO|reg|CurrentState[14][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux54~18_combout\);

-- Location: LCCOMB_X36_Y19_N28
\Mips|BO|reg|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux54~16_combout\ & ((\Mips|BO|reg|Mux54~18_combout\))) # (!\Mips|BO|reg|Mux54~16_combout\ & (\Mips|BO|reg|Mux54~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux54~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux54~18_combout\,
	datad => \Mips|BO|reg|Mux54~16_combout\,
	combout => \Mips|BO|reg|Mux54~19_combout\);

-- Location: LCCOMB_X44_Y16_N2
\Mips|BO|reg|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[26][8]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[26][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][8]~regout\,
	combout => \Mips|BO|reg|Mux23~0_combout\);

-- Location: LCFF_X42_Y16_N13
\Mips|BO|reg|CurrentState[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][8]~regout\);

-- Location: LCCOMB_X42_Y16_N12
\Mips|BO|reg|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux23~0_combout\ & ((\Mips|BO|reg|CurrentState[30][8]~regout\))) # (!\Mips|BO|reg|Mux23~0_combout\ & (\Mips|BO|reg|CurrentState[22][8]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][8]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[30][8]~regout\,
	datad => \Mips|BO|reg|Mux23~0_combout\,
	combout => \Mips|BO|reg|Mux23~1_combout\);

-- Location: LCFF_X40_Y16_N3
\Mips|BO|reg|CurrentState[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][8]~regout\);

-- Location: LCFF_X43_Y12_N31
\Mips|BO|reg|CurrentState[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][8]~regout\);

-- Location: LCCOMB_X42_Y16_N8
\Mips|BO|reg|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[23][8]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[19][8]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][8]~regout\,
	datab => \Mips|BO|reg|CurrentState[23][8]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux23~7_combout\);

-- Location: LCFF_X35_Y19_N27
\Mips|BO|reg|CurrentState[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][8]~regout\);

-- Location: LCFF_X37_Y13_N17
\Mips|BO|reg|CurrentState[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][8]~regout\);

-- Location: LCFF_X36_Y12_N9
\Mips|BO|reg|CurrentState[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][8]~regout\);

-- Location: LCFF_X35_Y12_N13
\Mips|BO|reg|CurrentState[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][8]~regout\);

-- Location: LCCOMB_X36_Y12_N8
\Mips|BO|reg|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][8]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][8]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[14][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux23~17_combout\);

-- Location: LCCOMB_X36_Y12_N16
\Mips|BO|reg|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~18_combout\ = (\Mips|BO|reg|Mux23~17_combout\ & (((\Mips|BO|reg|CurrentState[15][8]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux23~17_combout\ & (\Mips|BO|reg|CurrentState[13][8]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][8]~regout\,
	datab => \Mips|BO|reg|CurrentState[15][8]~regout\,
	datac => \Mips|BO|reg|Mux23~17_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux23~18_combout\);

-- Location: LCCOMB_X41_Y20_N18
\Mips|BO|reg|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][8]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[17][8]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[21][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[17][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux55~2_combout\);

-- Location: LCCOMB_X40_Y16_N2
\Mips|BO|reg|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux55~2_combout\ & ((\Mips|BO|reg|CurrentState[29][8]~regout\))) # (!\Mips|BO|reg|Mux55~2_combout\ & (\Mips|BO|reg|CurrentState[25][8]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[25][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[29][8]~regout\,
	datad => \Mips|BO|reg|Mux55~2_combout\,
	combout => \Mips|BO|reg|Mux55~3_combout\);

-- Location: LCCOMB_X43_Y12_N16
\Mips|BO|reg|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][8]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[16][8]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[24][8]~regout\,
	combout => \Mips|BO|reg|Mux55~4_combout\);

-- Location: LCCOMB_X43_Y12_N14
\Mips|BO|reg|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux55~4_combout\ & ((\Mips|BO|reg|CurrentState[28][8]~regout\))) # (!\Mips|BO|reg|Mux55~4_combout\ & (\Mips|BO|reg|CurrentState[20][8]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[20][8]~regout\,
	datac => \Mips|BO|reg|Mux55~4_combout\,
	datad => \Mips|BO|reg|CurrentState[28][8]~regout\,
	combout => \Mips|BO|reg|Mux55~5_combout\);

-- Location: LCCOMB_X38_Y15_N24
\Mips|BO|reg|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux55~3_combout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|Mux55~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux55~3_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux55~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux55~6_combout\);

-- Location: LCCOMB_X35_Y19_N28
\Mips|BO|reg|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][8]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[8][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][8]~regout\,
	combout => \Mips|BO|reg|Mux55~10_combout\);

-- Location: LCCOMB_X35_Y19_N26
\Mips|BO|reg|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux55~10_combout\ & ((\Mips|BO|reg|CurrentState[11][8]~regout\))) # (!\Mips|BO|reg|Mux55~10_combout\ & (\Mips|BO|reg|CurrentState[10][8]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][8]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[11][8]~regout\,
	datad => \Mips|BO|reg|Mux55~10_combout\,
	combout => \Mips|BO|reg|Mux55~11_combout\);

-- Location: LCCOMB_X30_Y20_N22
\Mips|BO|reg|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[6][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[6][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[4][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux55~12_combout\);

-- Location: LCCOMB_X38_Y19_N26
\Mips|BO|reg|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[1][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][8]~regout\,
	datab => \Mips|BO|reg|CurrentState[0][8]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux55~14_combout\);

-- Location: LCCOMB_X37_Y13_N30
\Mips|BO|reg|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux55~14_combout\ & (\Mips|BO|reg|CurrentState[3][8]~regout\)) # (!\Mips|BO|reg|Mux55~14_combout\ & ((\Mips|BO|reg|CurrentState[2][8]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[3][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][8]~regout\,
	datad => \Mips|BO|reg|Mux55~14_combout\,
	combout => \Mips|BO|reg|Mux55~15_combout\);

-- Location: LCCOMB_X35_Y12_N12
\Mips|BO|reg|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][8]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[12][8]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux55~17_combout\);

-- Location: LCFF_X42_Y12_N25
\Mips|BO|reg|CurrentState[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][7]~regout\);

-- Location: LCFF_X41_Y19_N13
\Mips|BO|reg|CurrentState[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][7]~regout\);

-- Location: LCCOMB_X41_Y19_N4
\Mips|BO|reg|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[19][7]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[27][7]~regout\,
	combout => \Mips|BO|reg|Mux24~7_combout\);

-- Location: LCFF_X35_Y20_N27
\Mips|BO|reg|CurrentState[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][7]~regout\);

-- Location: LCFF_X33_Y20_N1
\Mips|BO|reg|CurrentState[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[10][7]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][7]~regout\);

-- Location: LCFF_X32_Y20_N15
\Mips|BO|reg|CurrentState[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][7]~regout\);

-- Location: LCCOMB_X33_Y20_N14
\Mips|BO|reg|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[10][7]~regout\) # (\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[8][7]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][7]~regout\,
	datab => \Mips|BO|reg|CurrentState[10][7]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux24~12_combout\);

-- Location: LCFF_X35_Y20_N17
\Mips|BO|reg|CurrentState[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][7]~regout\);

-- Location: LCCOMB_X35_Y20_N26
\Mips|BO|reg|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~13_combout\ = (\Mips|BO|reg|Mux24~12_combout\ & ((\Mips|BO|reg|CurrentState[11][7]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux24~12_combout\ & (((\Mips|BO|reg|CurrentState[9][7]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][7]~regout\,
	datab => \Mips|BO|reg|Mux24~12_combout\,
	datac => \Mips|BO|reg|CurrentState[9][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux24~13_combout\);

-- Location: LCFF_X38_Y19_N1
\Mips|BO|reg|CurrentState[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][7]~regout\);

-- Location: LCFF_X38_Y15_N1
\Mips|BO|reg|CurrentState[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][7]~regout\);

-- Location: LCFF_X38_Y19_N15
\Mips|BO|reg|CurrentState[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][7]~regout\);

-- Location: LCCOMB_X38_Y19_N14
\Mips|BO|reg|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][7]~regout\,
	combout => \Mips|BO|reg|Mux24~14_combout\);

-- Location: LCFF_X38_Y15_N15
\Mips|BO|reg|CurrentState[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][7]~regout\);

-- Location: LCCOMB_X38_Y19_N8
\Mips|BO|reg|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux24~14_combout\ & ((\Mips|BO|reg|CurrentState[3][7]~regout\))) # (!\Mips|BO|reg|Mux24~14_combout\ & (\Mips|BO|reg|CurrentState[1][7]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[1][7]~regout\,
	datac => \Mips|BO|reg|Mux24~14_combout\,
	datad => \Mips|BO|reg|CurrentState[3][7]~regout\,
	combout => \Mips|BO|reg|Mux24~15_combout\);

-- Location: LCCOMB_X37_Y20_N26
\Mips|BO|reg|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux24~13_combout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux24~15_combout\ & ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux24~15_combout\,
	datab => \Mips|BO|reg|Mux24~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux24~16_combout\);

-- Location: LCFF_X33_Y18_N17
\Mips|BO|reg|CurrentState[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][7]~regout\);

-- Location: LCCOMB_X41_Y12_N4
\Mips|BO|reg|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][7]~regout\,
	combout => \Mips|BO|reg|Mux56~4_combout\);

-- Location: LCCOMB_X42_Y14_N0
\Mips|BO|reg|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~5_combout\ = (\Mips|BO|reg|Mux56~4_combout\ & ((\Mips|BO|reg|CurrentState[28][7]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux56~4_combout\ & (((\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[24][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~4_combout\,
	datab => \Mips|BO|reg|CurrentState[28][7]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[24][7]~regout\,
	combout => \Mips|BO|reg|Mux56~5_combout\);

-- Location: LCCOMB_X32_Y19_N16
\Mips|BO|reg|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][7]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[5][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux56~10_combout\);

-- Location: LCCOMB_X32_Y19_N22
\Mips|BO|reg|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~11_combout\ = (\Mips|BO|reg|Mux56~10_combout\ & ((\Mips|BO|reg|CurrentState[7][7]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux56~10_combout\ & (((\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[6][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~10_combout\,
	datab => \Mips|BO|reg|CurrentState[7][7]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[6][7]~regout\,
	combout => \Mips|BO|reg|Mux56~11_combout\);

-- Location: LCCOMB_X33_Y20_N24
\Mips|BO|reg|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[10][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][7]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[10][7]~regout\,
	combout => \Mips|BO|reg|Mux56~12_combout\);

-- Location: LCCOMB_X35_Y20_N16
\Mips|BO|reg|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux56~12_combout\ & (\Mips|BO|reg|CurrentState[11][7]~regout\)) # (!\Mips|BO|reg|Mux56~12_combout\ & ((\Mips|BO|reg|CurrentState[9][7]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux56~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux56~12_combout\,
	datac => \Mips|BO|reg|CurrentState[11][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][7]~regout\,
	combout => \Mips|BO|reg|Mux56~13_combout\);

-- Location: LCCOMB_X38_Y15_N12
\Mips|BO|reg|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[0][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][7]~regout\,
	combout => \Mips|BO|reg|Mux56~14_combout\);

-- Location: LCCOMB_X38_Y15_N26
\Mips|BO|reg|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~15_combout\ = (\Mips|BO|reg|Mux56~14_combout\ & (((\Mips|BO|reg|CurrentState[3][7]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux56~14_combout\ & (\Mips|BO|reg|CurrentState[1][7]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~14_combout\,
	datab => \Mips|BO|reg|CurrentState[1][7]~regout\,
	datac => \Mips|BO|reg|CurrentState[3][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux56~15_combout\);

-- Location: LCCOMB_X36_Y15_N20
\Mips|BO|reg|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux56~13_combout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux56~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux56~16_combout\);

-- Location: LCCOMB_X34_Y16_N26
\Mips|BO|reg|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][7]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[12][7]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][7]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[12][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux56~17_combout\);

-- Location: LCCOMB_X33_Y18_N16
\Mips|BO|reg|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux56~17_combout\ & ((\Mips|BO|reg|CurrentState[15][7]~regout\))) # (!\Mips|BO|reg|Mux56~17_combout\ & (\Mips|BO|reg|CurrentState[14][7]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux56~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux56~17_combout\,
	datac => \Mips|BO|reg|CurrentState[14][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[15][7]~regout\,
	combout => \Mips|BO|reg|Mux56~18_combout\);

-- Location: LCCOMB_X36_Y15_N26
\Mips|BO|reg|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~19_combout\ = (\Mips|BO|reg|Mux56~16_combout\ & ((\Mips|BO|reg|Mux56~18_combout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux56~16_combout\ & (((\Mips|BO|RI|CurrentState\(18) & \Mips|BO|reg|Mux56~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~16_combout\,
	datab => \Mips|BO|reg|Mux56~18_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux56~11_combout\,
	combout => \Mips|BO|reg|Mux56~19_combout\);

-- Location: LCFF_X44_Y16_N19
\Mips|BO|reg|CurrentState[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[26][6]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][6]~regout\);

-- Location: LCFF_X43_Y14_N21
\Mips|BO|reg|CurrentState[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][6]~regout\);

-- Location: LCCOMB_X43_Y14_N26
\Mips|BO|reg|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][6]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[18][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux25~0_combout\);

-- Location: LCCOMB_X43_Y13_N18
\Mips|BO|reg|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux25~0_combout\ & (\Mips|BO|reg|CurrentState[30][6]~regout\)) # (!\Mips|BO|reg|Mux25~0_combout\ & ((\Mips|BO|reg|CurrentState[22][6]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[30][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][6]~regout\,
	datad => \Mips|BO|reg|Mux25~0_combout\,
	combout => \Mips|BO|reg|Mux25~1_combout\);

-- Location: LCCOMB_X43_Y16_N30
\Mips|BO|reg|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[21][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[21][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][6]~regout\,
	combout => \Mips|BO|reg|Mux25~2_combout\);

-- Location: LCCOMB_X40_Y16_N26
\Mips|BO|reg|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux25~2_combout\ & (\Mips|BO|reg|CurrentState[29][6]~regout\)) # (!\Mips|BO|reg|Mux25~2_combout\ & ((\Mips|BO|reg|CurrentState[25][6]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][6]~regout\,
	datad => \Mips|BO|reg|Mux25~2_combout\,
	combout => \Mips|BO|reg|Mux25~3_combout\);

-- Location: LCFF_X43_Y13_N13
\Mips|BO|reg|CurrentState[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][6]~regout\);

-- Location: LCFF_X42_Y13_N5
\Mips|BO|reg|CurrentState[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][6]~regout\);

-- Location: LCFF_X41_Y13_N27
\Mips|BO|reg|CurrentState[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][6]~regout\);

-- Location: LCCOMB_X41_Y13_N26
\Mips|BO|reg|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[24][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[16][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux25~4_combout\);

-- Location: LCFF_X42_Y13_N31
\Mips|BO|reg|CurrentState[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][6]~regout\);

-- Location: LCCOMB_X41_Y13_N4
\Mips|BO|reg|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux25~4_combout\ & ((\Mips|BO|reg|CurrentState[28][6]~regout\))) # (!\Mips|BO|reg|Mux25~4_combout\ & (\Mips|BO|reg|CurrentState[20][6]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][6]~regout\,
	datab => \Mips|BO|reg|CurrentState[28][6]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux25~4_combout\,
	combout => \Mips|BO|reg|Mux25~5_combout\);

-- Location: LCCOMB_X38_Y19_N22
\Mips|BO|reg|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|Mux25~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux25~3_combout\,
	datad => \Mips|BO|reg|Mux25~5_combout\,
	combout => \Mips|BO|reg|Mux25~6_combout\);

-- Location: LCFF_X38_Y16_N7
\Mips|BO|reg|CurrentState[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][6]~regout\);

-- Location: LCFF_X42_Y16_N29
\Mips|BO|reg|CurrentState[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][6]~regout\);

-- Location: LCFF_X43_Y16_N21
\Mips|BO|reg|CurrentState[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][6]~regout\);

-- Location: LCCOMB_X43_Y16_N20
\Mips|BO|reg|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[23][6]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[19][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][6]~regout\,
	combout => \Mips|BO|reg|Mux25~7_combout\);

-- Location: LCFF_X38_Y16_N13
\Mips|BO|reg|CurrentState[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][6]~regout\);

-- Location: LCCOMB_X38_Y16_N6
\Mips|BO|reg|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux25~7_combout\ & (\Mips|BO|reg|CurrentState[31][6]~regout\)) # (!\Mips|BO|reg|Mux25~7_combout\ & ((\Mips|BO|reg|CurrentState[27][6]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[27][6]~regout\,
	datad => \Mips|BO|reg|Mux25~7_combout\,
	combout => \Mips|BO|reg|Mux25~8_combout\);

-- Location: LCCOMB_X38_Y13_N12
\Mips|BO|reg|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~9_combout\ = (\Mips|BO|reg|Mux25~6_combout\ & ((\Mips|BO|reg|Mux25~8_combout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux25~6_combout\ & (((\Mips|BO|RI|CurrentState\(22) & \Mips|BO|reg|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux25~8_combout\,
	datab => \Mips|BO|reg|Mux25~6_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux25~1_combout\,
	combout => \Mips|BO|reg|Mux25~9_combout\);

-- Location: LCFF_X34_Y19_N5
\Mips|BO|reg|CurrentState[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][6]~regout\);

-- Location: LCFF_X35_Y19_N3
\Mips|BO|reg|CurrentState[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][6]~regout\);

-- Location: LCFF_X34_Y19_N3
\Mips|BO|reg|CurrentState[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][6]~regout\);

-- Location: LCCOMB_X34_Y19_N2
\Mips|BO|reg|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[9][6]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[8][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][6]~regout\,
	combout => \Mips|BO|reg|Mux25~10_combout\);

-- Location: LCFF_X35_Y19_N5
\Mips|BO|reg|CurrentState[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][6]~regout\);

-- Location: LCCOMB_X34_Y19_N4
\Mips|BO|reg|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux25~10_combout\ & ((\Mips|BO|reg|CurrentState[11][6]~regout\))) # (!\Mips|BO|reg|Mux25~10_combout\ & (\Mips|BO|reg|CurrentState[10][6]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux25~10_combout\,
	datac => \Mips|BO|reg|CurrentState[10][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][6]~regout\,
	combout => \Mips|BO|reg|Mux25~11_combout\);

-- Location: LCFF_X32_Y19_N21
\Mips|BO|reg|CurrentState[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][6]~regout\);

-- Location: LCCOMB_X30_Y20_N26
\Mips|BO|reg|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[6][6]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[4][6]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[6][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[4][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux25~12_combout\);

-- Location: LCCOMB_X32_Y19_N28
\Mips|BO|reg|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~13_combout\ = (\Mips|BO|reg|Mux25~12_combout\ & (((\Mips|BO|reg|CurrentState[7][6]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux25~12_combout\ & (\Mips|BO|reg|CurrentState[5][6]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][6]~regout\,
	datab => \Mips|BO|reg|CurrentState[7][6]~regout\,
	datac => \Mips|BO|reg|Mux25~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux25~13_combout\);

-- Location: LCFF_X36_Y13_N21
\Mips|BO|reg|CurrentState[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][6]~regout\);

-- Location: LCFF_X35_Y13_N11
\Mips|BO|reg|CurrentState[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][6]~regout\);

-- Location: LCCOMB_X35_Y13_N10
\Mips|BO|reg|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux25~14_combout\);

-- Location: LCCOMB_X36_Y13_N12
\Mips|BO|reg|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux25~14_combout\ & ((\Mips|BO|reg|CurrentState[3][6]~regout\))) # (!\Mips|BO|reg|Mux25~14_combout\ & (\Mips|BO|reg|CurrentState[2][6]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][6]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][6]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux25~14_combout\,
	combout => \Mips|BO|reg|Mux25~15_combout\);

-- Location: LCCOMB_X38_Y19_N24
\Mips|BO|reg|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux25~13_combout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux25~15_combout\ & !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux25~13_combout\,
	datab => \Mips|BO|reg|Mux25~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux25~16_combout\);

-- Location: LCFF_X35_Y12_N21
\Mips|BO|reg|CurrentState[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[12][6]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][6]~regout\);

-- Location: LCCOMB_X36_Y12_N2
\Mips|BO|reg|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][6]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[14][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux25~17_combout\);

-- Location: LCCOMB_X36_Y12_N20
\Mips|BO|reg|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~18_combout\ = (\Mips|BO|reg|Mux25~17_combout\ & (((\Mips|BO|reg|CurrentState[15][6]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux25~17_combout\ & (\Mips|BO|reg|CurrentState[13][6]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][6]~regout\,
	datab => \Mips|BO|reg|Mux25~17_combout\,
	datac => \Mips|BO|reg|CurrentState[15][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux25~18_combout\);

-- Location: LCCOMB_X38_Y19_N10
\Mips|BO|reg|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux25~16_combout\ & ((\Mips|BO|reg|Mux25~18_combout\))) # (!\Mips|BO|reg|Mux25~16_combout\ & (\Mips|BO|reg|Mux25~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux25~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux25~16_combout\,
	datad => \Mips|BO|reg|Mux25~18_combout\,
	combout => \Mips|BO|reg|Mux25~19_combout\);

-- Location: LCCOMB_X31_Y13_N22
\Mips|BO|reg|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux25~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux25~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux25~9_combout\,
	datad => \Mips|BO|reg|Mux25~19_combout\,
	combout => \Mips|BO|reg|Mux25~20_combout\);

-- Location: LCCOMB_X43_Y14_N16
\Mips|BO|reg|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[26][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[26][6]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[18][6]~regout\,
	combout => \Mips|BO|reg|Mux57~0_combout\);

-- Location: LCCOMB_X42_Y13_N4
\Mips|BO|reg|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[24][6]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[16][6]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[16][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux57~4_combout\);

-- Location: LCCOMB_X42_Y13_N30
\Mips|BO|reg|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~5_combout\ = (\Mips|BO|reg|Mux57~4_combout\ & (((\Mips|BO|reg|CurrentState[28][6]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux57~4_combout\ & (\Mips|BO|reg|CurrentState[20][6]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][6]~regout\,
	datab => \Mips|BO|reg|Mux57~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux57~5_combout\);

-- Location: LCCOMB_X42_Y16_N28
\Mips|BO|reg|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[23][6]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[19][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[23][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux57~7_combout\);

-- Location: LCCOMB_X38_Y16_N12
\Mips|BO|reg|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux57~7_combout\ & (\Mips|BO|reg|CurrentState[31][6]~regout\)) # (!\Mips|BO|reg|Mux57~7_combout\ & ((\Mips|BO|reg|CurrentState[27][6]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux57~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux57~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][6]~regout\,
	combout => \Mips|BO|reg|Mux57~8_combout\);

-- Location: LCCOMB_X35_Y19_N2
\Mips|BO|reg|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[9][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[9][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][6]~regout\,
	combout => \Mips|BO|reg|Mux57~10_combout\);

-- Location: LCCOMB_X35_Y19_N4
\Mips|BO|reg|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux57~10_combout\ & ((\Mips|BO|reg|CurrentState[11][6]~regout\))) # (!\Mips|BO|reg|Mux57~10_combout\ & (\Mips|BO|reg|CurrentState[10][6]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[10][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][6]~regout\,
	datad => \Mips|BO|reg|Mux57~10_combout\,
	combout => \Mips|BO|reg|Mux57~11_combout\);

-- Location: LCFF_X44_Y14_N31
\Mips|BO|reg|CurrentState[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][5]~regout\);

-- Location: LCFF_X43_Y14_N15
\Mips|BO|reg|CurrentState[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][5]~regout\);

-- Location: LCCOMB_X44_Y14_N30
\Mips|BO|reg|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[22][5]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[18][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[22][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux26~2_combout\);

-- Location: LCFF_X43_Y13_N11
\Mips|BO|reg|CurrentState[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][5]~regout\);

-- Location: LCFF_X42_Y14_N21
\Mips|BO|reg|CurrentState[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][5]~regout\);

-- Location: LCFF_X41_Y19_N25
\Mips|BO|reg|CurrentState[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][5]~regout\);

-- Location: LCCOMB_X34_Y19_N30
\Mips|BO|reg|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[10][5]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[8][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[8][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][5]~regout\,
	combout => \Mips|BO|reg|Mux26~12_combout\);

-- Location: LCFF_X34_Y13_N7
\Mips|BO|reg|CurrentState[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][5]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][5]~regout\);

-- Location: LCCOMB_X33_Y17_N30
\Mips|BO|reg|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[2][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[0][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux26~14_combout\);

-- Location: LCCOMB_X32_Y17_N10
\Mips|BO|reg|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux26~14_combout\ & (\Mips|BO|reg|CurrentState[3][5]~regout\)) # (!\Mips|BO|reg|Mux26~14_combout\ & ((\Mips|BO|reg|CurrentState[1][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][5]~regout\,
	datab => \Mips|BO|reg|CurrentState[1][5]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux26~14_combout\,
	combout => \Mips|BO|reg|Mux26~15_combout\);

-- Location: LCFF_X34_Y16_N13
\Mips|BO|reg|CurrentState[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][5]~regout\);

-- Location: LCCOMB_X34_Y16_N12
\Mips|BO|reg|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[13][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[13][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][5]~regout\,
	combout => \Mips|BO|reg|Mux26~17_combout\);

-- Location: LCCOMB_X33_Y18_N4
\Mips|BO|reg|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux26~17_combout\ & ((\Mips|BO|reg|CurrentState[15][5]~regout\))) # (!\Mips|BO|reg|Mux26~17_combout\ & (\Mips|BO|reg|CurrentState[14][5]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux26~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux26~17_combout\,
	datac => \Mips|BO|reg|CurrentState[14][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[15][5]~regout\,
	combout => \Mips|BO|reg|Mux26~18_combout\);

-- Location: LCCOMB_X43_Y14_N14
\Mips|BO|reg|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[22][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[22][5]~regout\,
	datac => \Mips|BO|reg|CurrentState[18][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux58~2_combout\);

-- Location: LCCOMB_X42_Y14_N12
\Mips|BO|reg|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux58~2_combout\ & (\Mips|BO|reg|CurrentState[30][5]~regout\)) # (!\Mips|BO|reg|Mux58~2_combout\ & ((\Mips|BO|reg|CurrentState[26][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[30][5]~regout\,
	datac => \Mips|BO|reg|Mux58~2_combout\,
	datad => \Mips|BO|reg|CurrentState[26][5]~regout\,
	combout => \Mips|BO|reg|Mux58~3_combout\);

-- Location: LCCOMB_X43_Y13_N10
\Mips|BO|reg|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[20][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[20][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][5]~regout\,
	combout => \Mips|BO|reg|Mux58~4_combout\);

-- Location: LCCOMB_X42_Y14_N20
\Mips|BO|reg|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~5_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux58~4_combout\ & (\Mips|BO|reg|CurrentState[28][5]~regout\)) # (!\Mips|BO|reg|Mux58~4_combout\ & ((\Mips|BO|reg|CurrentState[24][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux58~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux58~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][5]~regout\,
	combout => \Mips|BO|reg|Mux58~5_combout\);

-- Location: LCCOMB_X33_Y19_N16
\Mips|BO|reg|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux58~3_combout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|Mux58~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux58~3_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux58~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux58~6_combout\);

-- Location: LCCOMB_X43_Y16_N14
\Mips|BO|reg|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][4]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][4]~regout\,
	combout => \Mips|BO|reg|Mux27~2_combout\);

-- Location: LCFF_X42_Y13_N17
\Mips|BO|reg|CurrentState[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][4]~regout\);

-- Location: LCFF_X41_Y13_N19
\Mips|BO|reg|CurrentState[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][4]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][4]~regout\);

-- Location: LCCOMB_X42_Y13_N16
\Mips|BO|reg|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[24][4]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[24][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][4]~regout\,
	combout => \Mips|BO|reg|Mux27~4_combout\);

-- Location: LCCOMB_X42_Y13_N2
\Mips|BO|reg|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~5_combout\ = (\Mips|BO|reg|Mux27~4_combout\ & (((\Mips|BO|reg|CurrentState[28][4]~regout\)) # (!\Mips|BO|RI|CurrentState\(23)))) # (!\Mips|BO|reg|Mux27~4_combout\ & (\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[20][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux27~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[28][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][4]~regout\,
	combout => \Mips|BO|reg|Mux27~5_combout\);

-- Location: LCFF_X38_Y16_N19
\Mips|BO|reg|CurrentState[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][4]~regout\);

-- Location: LCFF_X42_Y16_N17
\Mips|BO|reg|CurrentState[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][4]~regout\);

-- Location: LCFF_X43_Y16_N29
\Mips|BO|reg|CurrentState[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][4]~regout\);

-- Location: LCCOMB_X42_Y16_N16
\Mips|BO|reg|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[23][4]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[19][4]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][4]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux27~7_combout\);

-- Location: LCFF_X40_Y17_N9
\Mips|BO|reg|CurrentState[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][4]~regout\);

-- Location: LCCOMB_X38_Y16_N18
\Mips|BO|reg|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux27~7_combout\ & (\Mips|BO|reg|CurrentState[31][4]~regout\)) # (!\Mips|BO|reg|Mux27~7_combout\ & ((\Mips|BO|reg|CurrentState[27][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][4]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[27][4]~regout\,
	datad => \Mips|BO|reg|Mux27~7_combout\,
	combout => \Mips|BO|reg|Mux27~8_combout\);

-- Location: LCFF_X34_Y15_N13
\Mips|BO|reg|CurrentState[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][4]~regout\);

-- Location: LCFF_X35_Y18_N31
\Mips|BO|reg|CurrentState[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][4]~regout\);

-- Location: LCCOMB_X44_Y16_N14
\Mips|BO|reg|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[26][4]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][4]~regout\,
	combout => \Mips|BO|reg|Mux59~0_combout\);

-- Location: LCCOMB_X43_Y13_N16
\Mips|BO|reg|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[24][4]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[16][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][4]~regout\,
	combout => \Mips|BO|reg|Mux59~4_combout\);

-- Location: LCCOMB_X43_Y16_N28
\Mips|BO|reg|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[23][4]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[19][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][4]~regout\,
	combout => \Mips|BO|reg|Mux59~7_combout\);

-- Location: LCCOMB_X40_Y17_N8
\Mips|BO|reg|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux59~7_combout\ & ((\Mips|BO|reg|CurrentState[31][4]~regout\))) # (!\Mips|BO|reg|Mux59~7_combout\ & (\Mips|BO|reg|CurrentState[27][4]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[27][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][4]~regout\,
	datad => \Mips|BO|reg|Mux59~7_combout\,
	combout => \Mips|BO|reg|Mux59~8_combout\);

-- Location: LCCOMB_X35_Y13_N12
\Mips|BO|reg|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[1][4]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[0][4]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[0][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux59~14_combout\);

-- Location: LCCOMB_X35_Y15_N12
\Mips|BO|reg|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux59~14_combout\ & (\Mips|BO|reg|CurrentState[3][4]~regout\)) # (!\Mips|BO|reg|Mux59~14_combout\ & ((\Mips|BO|reg|CurrentState[2][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][4]~regout\,
	datab => \Mips|BO|reg|CurrentState[2][4]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux59~14_combout\,
	combout => \Mips|BO|reg|Mux59~15_combout\);

-- Location: LCCOMB_X37_Y18_N6
\Mips|BO|reg|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][4]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((!\Mips|BO|RI|CurrentState\(16) & 
-- \Mips|BO|reg|CurrentState[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][4]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[12][4]~regout\,
	combout => \Mips|BO|reg|Mux59~17_combout\);

-- Location: LCCOMB_X37_Y18_N28
\Mips|BO|reg|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux59~17_combout\ & (\Mips|BO|reg|CurrentState[15][4]~regout\)) # (!\Mips|BO|reg|Mux59~17_combout\ & ((\Mips|BO|reg|CurrentState[13][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][4]~regout\,
	datab => \Mips|BO|reg|CurrentState[13][4]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux59~17_combout\,
	combout => \Mips|BO|reg|Mux59~18_combout\);

-- Location: LCFF_X44_Y16_N27
\Mips|BO|reg|CurrentState[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][3]~regout\);

-- Location: LCFF_X43_Y16_N13
\Mips|BO|reg|CurrentState[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][3]~regout\);

-- Location: LCCOMB_X44_Y16_N0
\Mips|BO|reg|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[21][3]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[21][3]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[17][3]~regout\,
	combout => \Mips|BO|reg|Mux28~2_combout\);

-- Location: LCFF_X43_Y12_N23
\Mips|BO|reg|CurrentState[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][3]~regout\);

-- Location: LCFF_X40_Y17_N23
\Mips|BO|reg|CurrentState[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][3]~regout\);

-- Location: LCFF_X36_Y15_N9
\Mips|BO|reg|CurrentState[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[10][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][3]~regout\);

-- Location: LCFF_X35_Y20_N7
\Mips|BO|reg|CurrentState[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][3]~regout\);

-- Location: LCFF_X34_Y19_N15
\Mips|BO|reg|CurrentState[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[8][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][3]~regout\);

-- Location: LCCOMB_X36_Y19_N18
\Mips|BO|reg|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[9][3]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[8][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][3]~regout\,
	combout => \Mips|BO|reg|Mux28~10_combout\);

-- Location: LCFF_X36_Y15_N31
\Mips|BO|reg|CurrentState[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][3]~regout\);

-- Location: LCCOMB_X36_Y15_N12
\Mips|BO|reg|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux28~10_combout\ & (\Mips|BO|reg|CurrentState[11][3]~regout\)) # (!\Mips|BO|reg|Mux28~10_combout\ & ((\Mips|BO|reg|CurrentState[10][3]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[11][3]~regout\,
	datac => \Mips|BO|reg|CurrentState[10][3]~regout\,
	datad => \Mips|BO|reg|Mux28~10_combout\,
	combout => \Mips|BO|reg|Mux28~11_combout\);

-- Location: LCFF_X37_Y15_N3
\Mips|BO|reg|CurrentState[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][3]~regout\);

-- Location: LCFF_X36_Y12_N15
\Mips|BO|reg|CurrentState[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][3]~regout\);

-- Location: LCFF_X35_Y12_N7
\Mips|BO|reg|CurrentState[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][3]~regout\);

-- Location: LCCOMB_X36_Y12_N14
\Mips|BO|reg|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][3]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][3]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[14][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux28~17_combout\);

-- Location: LCCOMB_X44_Y14_N14
\Mips|BO|reg|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[26][3]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[18][3]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][3]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux60~0_combout\);

-- Location: LCCOMB_X44_Y14_N24
\Mips|BO|reg|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux60~0_combout\ & (\Mips|BO|reg|CurrentState[30][3]~regout\)) # (!\Mips|BO|reg|Mux60~0_combout\ & ((\Mips|BO|reg|CurrentState[22][3]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][3]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux60~0_combout\,
	datad => \Mips|BO|reg|CurrentState[22][3]~regout\,
	combout => \Mips|BO|reg|Mux60~1_combout\);

-- Location: LCCOMB_X44_Y16_N26
\Mips|BO|reg|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[21][3]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[21][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][3]~regout\,
	combout => \Mips|BO|reg|Mux60~2_combout\);

-- Location: LCCOMB_X40_Y16_N0
\Mips|BO|reg|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux60~2_combout\ & (\Mips|BO|reg|CurrentState[29][3]~regout\)) # (!\Mips|BO|reg|Mux60~2_combout\ & ((\Mips|BO|reg|CurrentState[25][3]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux60~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][3]~regout\,
	combout => \Mips|BO|reg|Mux60~3_combout\);

-- Location: LCCOMB_X43_Y12_N20
\Mips|BO|reg|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][3]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[16][3]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[24][3]~regout\,
	combout => \Mips|BO|reg|Mux60~4_combout\);

-- Location: LCCOMB_X43_Y12_N26
\Mips|BO|reg|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~5_combout\ = (\Mips|BO|reg|Mux60~4_combout\ & (((\Mips|BO|reg|CurrentState[28][3]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux60~4_combout\ & (\Mips|BO|reg|CurrentState[20][3]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][3]~regout\,
	datab => \Mips|BO|reg|CurrentState[28][3]~regout\,
	datac => \Mips|BO|reg|Mux60~4_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux60~5_combout\);

-- Location: LCCOMB_X40_Y16_N22
\Mips|BO|reg|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|Mux60~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux60~3_combout\,
	datad => \Mips|BO|reg|Mux60~5_combout\,
	combout => \Mips|BO|reg|Mux60~6_combout\);

-- Location: LCCOMB_X42_Y16_N2
\Mips|BO|reg|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[23][3]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[19][3]~regout\,
	combout => \Mips|BO|reg|Mux60~7_combout\);

-- Location: LCCOMB_X37_Y18_N30
\Mips|BO|reg|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~8_combout\ = (\Mips|BO|reg|Mux60~7_combout\ & ((\Mips|BO|reg|CurrentState[31][3]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux60~7_combout\ & (((\Mips|BO|reg|CurrentState[27][3]~regout\ & 
-- \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][3]~regout\,
	datab => \Mips|BO|reg|CurrentState[27][3]~regout\,
	datac => \Mips|BO|reg|Mux60~7_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux60~8_combout\);

-- Location: LCCOMB_X37_Y15_N20
\Mips|BO|reg|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux60~6_combout\ & ((\Mips|BO|reg|Mux60~8_combout\))) # (!\Mips|BO|reg|Mux60~6_combout\ & (\Mips|BO|reg|Mux60~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux60~1_combout\,
	datac => \Mips|BO|reg|Mux60~8_combout\,
	datad => \Mips|BO|reg|Mux60~6_combout\,
	combout => \Mips|BO|reg|Mux60~9_combout\);

-- Location: LCCOMB_X36_Y19_N8
\Mips|BO|reg|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[9][3]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][3]~regout\,
	combout => \Mips|BO|reg|Mux60~10_combout\);

-- Location: LCCOMB_X36_Y15_N24
\Mips|BO|reg|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~11_combout\ = (\Mips|BO|reg|Mux60~10_combout\ & (((\Mips|BO|reg|CurrentState[11][3]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux60~10_combout\ & (\Mips|BO|reg|CurrentState[10][3]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux60~10_combout\,
	datab => \Mips|BO|reg|CurrentState[10][3]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[11][3]~regout\,
	combout => \Mips|BO|reg|Mux60~11_combout\);

-- Location: LCCOMB_X31_Y19_N14
\Mips|BO|reg|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[6][3]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[4][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][3]~regout\,
	combout => \Mips|BO|reg|Mux60~12_combout\);

-- Location: LCCOMB_X35_Y13_N0
\Mips|BO|reg|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[1][3]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[1][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][3]~regout\,
	combout => \Mips|BO|reg|Mux60~14_combout\);

-- Location: LCCOMB_X36_Y15_N10
\Mips|BO|reg|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux60~14_combout\ & (\Mips|BO|reg|CurrentState[3][3]~regout\)) # (!\Mips|BO|reg|Mux60~14_combout\ & ((\Mips|BO|reg|CurrentState[2][3]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][3]~regout\,
	datab => \Mips|BO|reg|CurrentState[2][3]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux60~14_combout\,
	combout => \Mips|BO|reg|Mux60~15_combout\);

-- Location: LCCOMB_X35_Y12_N6
\Mips|BO|reg|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][3]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[12][3]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][3]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux60~17_combout\);

-- Location: LCFF_X43_Y19_N21
\Mips|BO|reg|CurrentState[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][2]~regout\);

-- Location: LCFF_X43_Y16_N17
\Mips|BO|reg|CurrentState[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][2]~regout\);

-- Location: LCCOMB_X43_Y16_N16
\Mips|BO|reg|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[25][2]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][2]~regout\,
	combout => \Mips|BO|reg|Mux29~0_combout\);

-- Location: LCCOMB_X44_Y16_N4
\Mips|BO|reg|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~1_combout\ = (\Mips|BO|reg|Mux29~0_combout\ & (((\Mips|BO|reg|CurrentState[29][2]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux29~0_combout\ & (\Mips|BO|reg|CurrentState[21][2]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][2]~regout\,
	datab => \Mips|BO|reg|Mux29~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[29][2]~regout\,
	combout => \Mips|BO|reg|Mux29~1_combout\);

-- Location: LCCOMB_X45_Y14_N2
\Mips|BO|reg|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[22][2]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][2]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux29~2_combout\);

-- Location: LCCOMB_X43_Y14_N28
\Mips|BO|reg|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux29~2_combout\ & ((\Mips|BO|reg|CurrentState[30][2]~regout\))) # (!\Mips|BO|reg|Mux29~2_combout\ & (\Mips|BO|reg|CurrentState[26][2]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][2]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[30][2]~regout\,
	datad => \Mips|BO|reg|Mux29~2_combout\,
	combout => \Mips|BO|reg|Mux29~3_combout\);

-- Location: LCFF_X42_Y12_N23
\Mips|BO|reg|CurrentState[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][2]~regout\);

-- Location: LCFF_X41_Y12_N15
\Mips|BO|reg|CurrentState[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][2]~regout\);

-- Location: LCCOMB_X42_Y12_N22
\Mips|BO|reg|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][2]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[16][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux29~4_combout\);

-- Location: LCCOMB_X43_Y12_N10
\Mips|BO|reg|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux29~4_combout\ & (\Mips|BO|reg|CurrentState[28][2]~regout\)) # (!\Mips|BO|reg|Mux29~4_combout\ & ((\Mips|BO|reg|CurrentState[24][2]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux29~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux29~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][2]~regout\,
	combout => \Mips|BO|reg|Mux29~5_combout\);

-- Location: LCCOMB_X40_Y15_N26
\Mips|BO|reg|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21)) # (\Mips|BO|reg|Mux29~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux29~5_combout\ & (!\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux29~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux29~3_combout\,
	combout => \Mips|BO|reg|Mux29~6_combout\);

-- Location: LCCOMB_X43_Y19_N10
\Mips|BO|reg|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[27][2]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[27][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[19][2]~regout\,
	combout => \Mips|BO|reg|Mux29~7_combout\);

-- Location: LCCOMB_X40_Y19_N4
\Mips|BO|reg|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~8_combout\ = (\Mips|BO|reg|Mux29~7_combout\ & (((\Mips|BO|reg|CurrentState[31][2]~regout\)) # (!\Mips|BO|RI|CurrentState\(23)))) # (!\Mips|BO|reg|Mux29~7_combout\ & (\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[23][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux29~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[31][2]~regout\,
	combout => \Mips|BO|reg|Mux29~8_combout\);

-- Location: LCCOMB_X40_Y15_N16
\Mips|BO|reg|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~9_combout\ = (\Mips|BO|reg|Mux29~6_combout\ & (((\Mips|BO|reg|Mux29~8_combout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux29~6_combout\ & (\Mips|BO|reg|Mux29~1_combout\ & (\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux29~1_combout\,
	datab => \Mips|BO|reg|Mux29~6_combout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux29~8_combout\,
	combout => \Mips|BO|reg|Mux29~9_combout\);

-- Location: LCFF_X33_Y19_N13
\Mips|BO|reg|CurrentState[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][2]~regout\);

-- Location: LCFF_X29_Y19_N17
\Mips|BO|reg|CurrentState[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[5][2]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][2]~regout\);

-- Location: LCFF_X33_Y19_N15
\Mips|BO|reg|CurrentState[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][2]~regout\);

-- Location: LCCOMB_X29_Y19_N18
\Mips|BO|reg|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][2]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][2]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[4][2]~regout\,
	combout => \Mips|BO|reg|Mux29~10_combout\);

-- Location: LCFF_X32_Y19_N15
\Mips|BO|reg|CurrentState[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][2]~regout\);

-- Location: LCCOMB_X32_Y19_N14
\Mips|BO|reg|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux29~10_combout\ & ((\Mips|BO|reg|CurrentState[7][2]~regout\))) # (!\Mips|BO|reg|Mux29~10_combout\ & (\Mips|BO|reg|CurrentState[6][2]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[6][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][2]~regout\,
	datad => \Mips|BO|reg|Mux29~10_combout\,
	combout => \Mips|BO|reg|Mux29~11_combout\);

-- Location: LCFF_X34_Y20_N29
\Mips|BO|reg|CurrentState[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][2]~regout\);

-- Location: LCFF_X34_Y19_N9
\Mips|BO|reg|CurrentState[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][2]~regout\);

-- Location: LCFF_X34_Y19_N27
\Mips|BO|reg|CurrentState[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][2]~regout\);

-- Location: LCCOMB_X34_Y19_N26
\Mips|BO|reg|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[10][2]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[8][2]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[10][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux29~12_combout\);

-- Location: LCFF_X34_Y15_N3
\Mips|BO|reg|CurrentState[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][2]~regout\);

-- Location: LCCOMB_X34_Y20_N28
\Mips|BO|reg|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux29~12_combout\ & (\Mips|BO|reg|CurrentState[11][2]~regout\)) # (!\Mips|BO|reg|Mux29~12_combout\ & ((\Mips|BO|reg|CurrentState[9][2]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][2]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][2]~regout\,
	datad => \Mips|BO|reg|Mux29~12_combout\,
	combout => \Mips|BO|reg|Mux29~13_combout\);

-- Location: LCFF_X34_Y20_N23
\Mips|BO|reg|CurrentState[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][2]~regout\);

-- Location: LCFF_X37_Y15_N9
\Mips|BO|reg|CurrentState[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][2]~regout\);

-- Location: LCFF_X37_Y17_N9
\Mips|BO|reg|CurrentState[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][2]~regout\);

-- Location: LCCOMB_X37_Y17_N30
\Mips|BO|reg|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][2]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[0][2]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[2][2]~regout\,
	combout => \Mips|BO|reg|Mux29~14_combout\);

-- Location: LCFF_X37_Y15_N27
\Mips|BO|reg|CurrentState[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][2]~regout\);

-- Location: LCCOMB_X34_Y20_N22
\Mips|BO|reg|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux29~14_combout\ & (\Mips|BO|reg|CurrentState[3][2]~regout\)) # (!\Mips|BO|reg|Mux29~14_combout\ & ((\Mips|BO|reg|CurrentState[1][2]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][2]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[1][2]~regout\,
	datad => \Mips|BO|reg|Mux29~14_combout\,
	combout => \Mips|BO|reg|Mux29~15_combout\);

-- Location: LCCOMB_X34_Y20_N24
\Mips|BO|reg|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23)) # (\Mips|BO|reg|Mux29~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux29~15_combout\ & (!\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux29~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux29~13_combout\,
	combout => \Mips|BO|reg|Mux29~16_combout\);

-- Location: LCFF_X33_Y18_N29
\Mips|BO|reg|CurrentState[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][2]~regout\);

-- Location: LCFF_X35_Y17_N1
\Mips|BO|reg|CurrentState[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][2]~regout\);

-- Location: LCFF_X35_Y17_N19
\Mips|BO|reg|CurrentState[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][2]~regout\);

-- Location: LCCOMB_X35_Y17_N0
\Mips|BO|reg|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[13][2]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[13][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][2]~regout\,
	combout => \Mips|BO|reg|Mux29~17_combout\);

-- Location: LCFF_X33_Y18_N7
\Mips|BO|reg|CurrentState[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][2]~regout\);

-- Location: LCCOMB_X33_Y18_N28
\Mips|BO|reg|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~18_combout\ = (\Mips|BO|reg|Mux29~17_combout\ & ((\Mips|BO|reg|CurrentState[15][2]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux29~17_combout\ & (((\Mips|BO|reg|CurrentState[14][2]~regout\ & 
-- \Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][2]~regout\,
	datab => \Mips|BO|reg|Mux29~17_combout\,
	datac => \Mips|BO|reg|CurrentState[14][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux29~18_combout\);

-- Location: LCCOMB_X34_Y20_N10
\Mips|BO|reg|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~19_combout\ = (\Mips|BO|reg|Mux29~16_combout\ & (((\Mips|BO|reg|Mux29~18_combout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux29~16_combout\ & (\Mips|BO|reg|Mux29~11_combout\ & (\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux29~16_combout\,
	datab => \Mips|BO|reg|Mux29~11_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux29~18_combout\,
	combout => \Mips|BO|reg|Mux29~19_combout\);

-- Location: LCCOMB_X30_Y15_N24
\Mips|BO|reg|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux29~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux29~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux29~19_combout\,
	datab => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux29~9_combout\,
	combout => \Mips|BO|reg|Mux29~20_combout\);

-- Location: LCCOMB_X43_Y19_N20
\Mips|BO|reg|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[25][2]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[25][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][2]~regout\,
	combout => \Mips|BO|reg|Mux61~0_combout\);

-- Location: LCCOMB_X41_Y12_N14
\Mips|BO|reg|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][2]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][2]~regout\,
	combout => \Mips|BO|reg|Mux61~4_combout\);

-- Location: LCCOMB_X33_Y19_N14
\Mips|BO|reg|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][2]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[4][2]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][2]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[4][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux61~10_combout\);

-- Location: LCCOMB_X33_Y19_N12
\Mips|BO|reg|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~11_combout\ = (\Mips|BO|reg|Mux61~10_combout\ & ((\Mips|BO|reg|CurrentState[7][2]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux61~10_combout\ & (((\Mips|BO|reg|CurrentState[6][2]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][2]~regout\,
	datab => \Mips|BO|reg|Mux61~10_combout\,
	datac => \Mips|BO|reg|CurrentState[6][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux61~11_combout\);

-- Location: LCCOMB_X34_Y19_N8
\Mips|BO|reg|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][2]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][2]~regout\,
	combout => \Mips|BO|reg|Mux61~12_combout\);

-- Location: LCCOMB_X34_Y15_N24
\Mips|BO|reg|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~13_combout\ = (\Mips|BO|reg|Mux61~12_combout\ & (((\Mips|BO|reg|CurrentState[11][2]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux61~12_combout\ & (\Mips|BO|reg|CurrentState[9][2]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][2]~regout\,
	datab => \Mips|BO|reg|CurrentState[11][2]~regout\,
	datac => \Mips|BO|reg|Mux61~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux61~13_combout\);

-- Location: LCCOMB_X37_Y15_N6
\Mips|BO|reg|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[2][2]~regout\) # (\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[0][2]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[0][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux61~14_combout\);

-- Location: LCCOMB_X34_Y15_N6
\Mips|BO|reg|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux61~14_combout\ & (\Mips|BO|reg|CurrentState[3][2]~regout\)) # (!\Mips|BO|reg|Mux61~14_combout\ & ((\Mips|BO|reg|CurrentState[1][2]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[3][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][2]~regout\,
	datad => \Mips|BO|reg|Mux61~14_combout\,
	combout => \Mips|BO|reg|Mux61~15_combout\);

-- Location: LCCOMB_X34_Y15_N0
\Mips|BO|reg|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux61~13_combout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux61~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux61~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux61~16_combout\);

-- Location: LCCOMB_X35_Y17_N18
\Mips|BO|reg|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][2]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[12][2]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[13][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux61~17_combout\);

-- Location: LCCOMB_X33_Y18_N6
\Mips|BO|reg|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux61~17_combout\ & (\Mips|BO|reg|CurrentState[15][2]~regout\)) # (!\Mips|BO|reg|Mux61~17_combout\ & ((\Mips|BO|reg|CurrentState[14][2]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux61~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux61~17_combout\,
	datac => \Mips|BO|reg|CurrentState[15][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[14][2]~regout\,
	combout => \Mips|BO|reg|Mux61~18_combout\);

-- Location: LCCOMB_X34_Y15_N26
\Mips|BO|reg|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux61~16_combout\ & ((\Mips|BO|reg|Mux61~18_combout\))) # (!\Mips|BO|reg|Mux61~16_combout\ & (\Mips|BO|reg|Mux61~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux61~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux61~18_combout\,
	datad => \Mips|BO|reg|Mux61~16_combout\,
	combout => \Mips|BO|reg|Mux61~19_combout\);

-- Location: LCCOMB_X42_Y15_N28
\Mips|BO|reg|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[26][1]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[26][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][1]~regout\,
	combout => \Mips|BO|reg|Mux30~0_combout\);

-- Location: LCCOMB_X42_Y14_N28
\Mips|BO|reg|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~1_combout\ = (\Mips|BO|reg|Mux30~0_combout\ & ((\Mips|BO|reg|CurrentState[30][1]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux30~0_combout\ & (((\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[22][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux30~0_combout\,
	datab => \Mips|BO|reg|CurrentState[30][1]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[22][1]~regout\,
	combout => \Mips|BO|reg|Mux30~1_combout\);

-- Location: LCCOMB_X42_Y14_N6
\Mips|BO|reg|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23)) # (\Mips|BO|reg|CurrentState[24][1]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[16][1]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][1]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[24][1]~regout\,
	combout => \Mips|BO|reg|Mux30~4_combout\);

-- Location: LCFF_X42_Y14_N9
\Mips|BO|reg|CurrentState[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][1]~regout\);

-- Location: LCCOMB_X42_Y14_N8
\Mips|BO|reg|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux30~4_combout\ & ((\Mips|BO|reg|CurrentState[28][1]~regout\))) # (!\Mips|BO|reg|Mux30~4_combout\ & (\Mips|BO|reg|CurrentState[20][1]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[20][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][1]~regout\,
	datad => \Mips|BO|reg|Mux30~4_combout\,
	combout => \Mips|BO|reg|Mux30~5_combout\);

-- Location: LCFF_X38_Y16_N17
\Mips|BO|reg|CurrentState[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][1]~regout\);

-- Location: LCFF_X33_Y20_N23
\Mips|BO|reg|CurrentState[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][1]~regout\);

-- Location: LCFF_X33_Y14_N13
\Mips|BO|reg|CurrentState[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][1]~regout\);

-- Location: LCFF_X33_Y17_N15
\Mips|BO|reg|CurrentState[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][1]~regout\);

-- Location: LCCOMB_X34_Y14_N24
\Mips|BO|reg|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][1]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][1]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[0][1]~regout\,
	combout => \Mips|BO|reg|Mux30~14_combout\);

-- Location: LCCOMB_X34_Y14_N12
\Mips|BO|reg|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~15_combout\ = (\Mips|BO|reg|Mux30~14_combout\ & ((\Mips|BO|reg|CurrentState[3][1]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux30~14_combout\ & (((\Mips|BO|RI|CurrentState\(22) & 
-- \Mips|BO|reg|CurrentState[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux30~14_combout\,
	datab => \Mips|BO|reg|CurrentState[3][1]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[2][1]~regout\,
	combout => \Mips|BO|reg|Mux30~15_combout\);

-- Location: LCCOMB_X36_Y18_N10
\Mips|BO|reg|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][1]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[12][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux30~17_combout\);

-- Location: LCCOMB_X35_Y14_N4
\Mips|BO|reg|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux30~17_combout\ & ((\Mips|BO|reg|CurrentState[15][1]~regout\))) # (!\Mips|BO|reg|Mux30~17_combout\ & (\Mips|BO|reg|CurrentState[13][1]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[13][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][1]~regout\,
	datad => \Mips|BO|reg|Mux30~17_combout\,
	combout => \Mips|BO|reg|Mux30~18_combout\);

-- Location: LCCOMB_X38_Y20_N2
\Mips|BO|reg|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[25][1]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[25][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][1]~regout\,
	combout => \Mips|BO|reg|Mux62~0_combout\);

-- Location: LCCOMB_X38_Y16_N16
\Mips|BO|reg|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][1]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][1]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[27][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux62~7_combout\);

-- Location: LCCOMB_X38_Y13_N10
\Mips|BO|reg|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~8_combout\ = (\Mips|BO|reg|Mux62~7_combout\ & ((\Mips|BO|reg|CurrentState[31][1]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux62~7_combout\ & (((\Mips|BO|reg|CurrentState[23][1]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][1]~regout\,
	datab => \Mips|BO|reg|Mux62~7_combout\,
	datac => \Mips|BO|reg|CurrentState[23][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux62~8_combout\);

-- Location: LCCOMB_X31_Y19_N22
\Mips|BO|reg|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][1]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[4][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][1]~regout\,
	combout => \Mips|BO|reg|Mux62~10_combout\);

-- Location: LCCOMB_X31_Y19_N16
\Mips|BO|reg|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux62~10_combout\ & (\Mips|BO|reg|CurrentState[7][1]~regout\)) # (!\Mips|BO|reg|Mux62~10_combout\ & ((\Mips|BO|reg|CurrentState[6][1]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][1]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[6][1]~regout\,
	datad => \Mips|BO|reg|Mux62~10_combout\,
	combout => \Mips|BO|reg|Mux62~11_combout\);

-- Location: LCCOMB_X32_Y12_N0
\Mips|BO|ULA1|Output[21]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[21]~148_combout\ = (\Mips|BO|ULA1|Output[21]~74_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[21]~74_combout\,
	combout => \Mips|BO|ULA1|Output[21]~148_combout\);

-- Location: LCCOMB_X30_Y13_N10
\Mips|BO|EnableRegPC_s~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~21_combout\ = (\Mips|BC|current_state.S6~regout\ & ((\Mips|BO|RI|CurrentState\(3)) # ((!\Mips|BO|ULA1|Output[12]~120_combout\ & !\Mips|BO|ULA1|Output[11]~118_combout\)))) # (!\Mips|BC|current_state.S6~regout\ & 
-- (((!\Mips|BO|ULA1|Output[12]~120_combout\ & !\Mips|BO|ULA1|Output[11]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|ULA1|Output[12]~120_combout\,
	datad => \Mips|BO|ULA1|Output[11]~118_combout\,
	combout => \Mips|BO|EnableRegPC_s~21_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y15_N16
\Mips|BO|RDM|CurrentState[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RDM|CurrentState[11]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(11),
	combout => \Mips|BO|RDM|CurrentState[11]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N14
\Mips|BO|RDM|CurrentState[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RDM|CurrentState[12]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(12),
	combout => \Mips|BO|RDM|CurrentState[12]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N12
\Mips|BO|RI|CurrentState[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RI|CurrentState[31]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(31),
	combout => \Mips|BO|RI|CurrentState[31]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N30
\Mips|BO|reg|CurrentState[30][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[30][0]~feeder_combout\);

-- Location: LCCOMB_X44_Y17_N0
\Mips|BO|reg|CurrentState[18][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[18][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N16
\Mips|BO|reg|CurrentState[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[14][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[14][0]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N24
\Mips|BO|reg|CurrentState[0][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[0][31]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N0
\Mips|BO|reg|CurrentState[4][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[4][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[4][31]~feeder_combout\);

-- Location: LCCOMB_X36_Y21_N16
\Mips|BO|reg|CurrentState[11][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[11][31]~feeder_combout\);

-- Location: LCCOMB_X42_Y18_N2
\Mips|BO|reg|CurrentState[30][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[30][31]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N24
\Mips|BO|reg|CurrentState[31][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[31][30]~feeder_combout\ = \Mips|BO|mux2|Output[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[30]~2_combout\,
	combout => \Mips|BO|reg|CurrentState[31][30]~feeder_combout\);

-- Location: LCCOMB_X41_Y12_N0
\Mips|BO|reg|CurrentState[16][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][30]~feeder_combout\ = \Mips|BO|mux2|Output[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[30]~2_combout\,
	combout => \Mips|BO|reg|CurrentState[16][30]~feeder_combout\);

-- Location: LCCOMB_X41_Y12_N18
\Mips|BO|reg|CurrentState[16][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][28]~feeder_combout\ = \Mips|BO|mux2|Output[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[28]~4_combout\,
	combout => \Mips|BO|reg|CurrentState[16][28]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N16
\Mips|BO|reg|CurrentState[2][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][28]~feeder_combout\ = \Mips|BO|mux2|Output[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[28]~4_combout\,
	combout => \Mips|BO|reg|CurrentState[2][28]~feeder_combout\);

-- Location: LCCOMB_X38_Y17_N20
\Mips|BO|reg|CurrentState[19][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[19][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[19][27]~feeder_combout\);

-- Location: LCCOMB_X41_Y17_N12
\Mips|BO|reg|CurrentState[27][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[27][27]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N12
\Mips|BO|reg|CurrentState[3][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[3][27]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N0
\Mips|BO|reg|CurrentState[2][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][25]~feeder_combout\ = \Mips|BO|mux2|Output[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[25]~7_combout\,
	combout => \Mips|BO|reg|CurrentState[2][25]~feeder_combout\);

-- Location: LCCOMB_X38_Y13_N14
\Mips|BO|reg|CurrentState[0][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][25]~feeder_combout\ = \Mips|BO|mux2|Output[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[25]~7_combout\,
	combout => \Mips|BO|reg|CurrentState[0][25]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N10
\Mips|BO|reg|CurrentState[5][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[5][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[5][24]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N10
\Mips|BO|reg|CurrentState[9][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[9][24]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N0
\Mips|BO|reg|CurrentState[11][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[11][24]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N20
\Mips|BO|reg|CurrentState[6][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][23]~feeder_combout\ = \Mips|BO|mux2|Output[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[23]~9_combout\,
	combout => \Mips|BO|reg|CurrentState[6][23]~feeder_combout\);

-- Location: LCCOMB_X37_Y19_N22
\Mips|BO|reg|CurrentState[1][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[1][22]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N16
\Mips|BO|reg|CurrentState[31][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[31][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[31][22]~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N12
\Mips|BO|reg|CurrentState[9][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[9][22]~feeder_combout\);

-- Location: LCCOMB_X41_Y15_N10
\Mips|BO|reg|CurrentState[28][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[28][21]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N4
\Mips|BO|reg|CurrentState[11][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[11][21]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N0
\Mips|BO|reg|CurrentState[13][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[13][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[13][21]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N30
\Mips|BO|reg|CurrentState[5][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[5][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[5][20]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N16
\Mips|BO|reg|CurrentState[7][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[7][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[7][20]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N20
\Mips|BO|reg|CurrentState[23][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[23][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[23][20]~feeder_combout\);

-- Location: LCCOMB_X42_Y13_N0
\Mips|BO|reg|CurrentState[24][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[24][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[24][20]~feeder_combout\);

-- Location: LCCOMB_X42_Y13_N10
\Mips|BO|reg|CurrentState[28][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[28][20]~feeder_combout\);

-- Location: LCCOMB_X44_Y15_N12
\Mips|BO|reg|CurrentState[22][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[22][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[22][20]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N6
\Mips|BO|reg|CurrentState[2][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[2][20]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N4
\Mips|BO|reg|CurrentState[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[3][20]~feeder_combout\);

-- Location: LCCOMB_X44_Y17_N6
\Mips|BO|reg|CurrentState[21][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[21][20]~feeder_combout\);

-- Location: LCCOMB_X45_Y15_N12
\Mips|BO|reg|CurrentState[26][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[26][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[26][20]~feeder_combout\);

-- Location: LCCOMB_X45_Y15_N2
\Mips|BO|reg|CurrentState[18][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[18][20]~feeder_combout\);

-- Location: LCCOMB_X45_Y17_N24
\Mips|BO|reg|CurrentState[17][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[17][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[17][20]~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N10
\Mips|BO|reg|CurrentState[27][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][20]~feeder_combout\ = \Mips|BO|mux2|Output[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[20]~12_combout\,
	combout => \Mips|BO|reg|CurrentState[27][20]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N6
\Mips|BO|reg|CurrentState[1][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[1][19]~feeder_combout\);

-- Location: LCCOMB_X34_Y15_N22
\Mips|BO|reg|CurrentState[11][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[11][18]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N30
\Mips|BO|reg|CurrentState[1][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[1][18]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N22
\Mips|BO|reg|CurrentState[8][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[8][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[8][18]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N22
\Mips|BO|reg|CurrentState[9][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[9][18]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N22
\Mips|BO|reg|CurrentState[0][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[0][18]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N0
\Mips|BO|reg|CurrentState[21][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[21][17]~feeder_combout\);

-- Location: LCCOMB_X40_Y20_N6
\Mips|BO|reg|CurrentState[17][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[17][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[17][17]~feeder_combout\);

-- Location: LCCOMB_X38_Y19_N12
\Mips|BO|reg|CurrentState[1][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[1][16]~feeder_combout\);

-- Location: LCCOMB_X40_Y16_N12
\Mips|BO|reg|CurrentState[29][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[29][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[29][16]~feeder_combout\);

-- Location: LCCOMB_X41_Y13_N8
\Mips|BO|reg|CurrentState[16][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[16][16]~feeder_combout\);

-- Location: LCCOMB_X43_Y13_N22
\Mips|BO|reg|CurrentState[20][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[20][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[20][16]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N24
\Mips|BO|reg|CurrentState[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][15]~feeder_combout\ = \Mips|BO|mux2|Output[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[15]~17_combout\,
	combout => \Mips|BO|reg|CurrentState[3][15]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N16
\Mips|BO|reg|CurrentState[9][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][15]~feeder_combout\ = \Mips|BO|mux2|Output[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[15]~17_combout\,
	combout => \Mips|BO|reg|CurrentState[9][15]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N8
\Mips|BO|reg|CurrentState[9][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][14]~feeder_combout\ = \Mips|BO|mux2|Output[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[14]~18_combout\,
	combout => \Mips|BO|reg|CurrentState[9][14]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N14
\Mips|BO|reg|CurrentState[11][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][14]~feeder_combout\ = \Mips|BO|mux2|Output[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[14]~18_combout\,
	combout => \Mips|BO|reg|CurrentState[11][14]~feeder_combout\);

-- Location: LCCOMB_X41_Y16_N0
\Mips|BO|reg|CurrentState[23][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[23][13]~feeder_combout\ = \Mips|BO|mux2|Output[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[13]~19_combout\,
	combout => \Mips|BO|reg|CurrentState[23][13]~feeder_combout\);

-- Location: LCCOMB_X37_Y12_N24
\Mips|BO|reg|CurrentState[1][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][13]~feeder_combout\ = \Mips|BO|mux2|Output[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[13]~19_combout\,
	combout => \Mips|BO|reg|CurrentState[1][13]~feeder_combout\);

-- Location: LCCOMB_X37_Y16_N0
\Mips|BO|reg|CurrentState[2][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][12]~feeder_combout\ = \Mips|BO|mux2|Output[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[12]~20_combout\,
	combout => \Mips|BO|reg|CurrentState[2][12]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N12
\Mips|BO|reg|CurrentState[21][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[21][11]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N10
\Mips|BO|reg|CurrentState[8][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[8][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[8][11]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N30
\Mips|BO|reg|CurrentState[10][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[10][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[10][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N26
\Mips|BO|reg|CurrentState[7][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[7][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[7][9]~feeder_combout\);

-- Location: LCCOMB_X41_Y18_N8
\Mips|BO|reg|CurrentState[19][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[19][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[19][9]~feeder_combout\);

-- Location: LCCOMB_X37_Y20_N14
\Mips|BO|reg|CurrentState[3][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[3][9]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N16
\Mips|BO|reg|CurrentState[2][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[2][8]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N0
\Mips|BO|reg|CurrentState[10][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[10][7]~feeder_combout\ = \Mips|BO|mux2|Output[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[7]~25_combout\,
	combout => \Mips|BO|reg|CurrentState[10][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N20
\Mips|BO|reg|CurrentState[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[12][6]~feeder_combout\ = \Mips|BO|mux2|Output[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[6]~26_combout\,
	combout => \Mips|BO|reg|CurrentState[12][6]~feeder_combout\);

-- Location: LCCOMB_X44_Y16_N18
\Mips|BO|reg|CurrentState[26][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[26][6]~feeder_combout\ = \Mips|BO|mux2|Output[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[6]~26_combout\,
	combout => \Mips|BO|reg|CurrentState[26][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N6
\Mips|BO|reg|CurrentState[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][5]~feeder_combout\ = \Mips|BO|mux2|Output[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[5]~27_combout\,
	combout => \Mips|BO|reg|CurrentState[2][5]~feeder_combout\);

-- Location: LCCOMB_X41_Y13_N18
\Mips|BO|reg|CurrentState[16][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][4]~feeder_combout\ = \Mips|BO|mux2|Output[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[4]~28_combout\,
	combout => \Mips|BO|reg|CurrentState[16][4]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N14
\Mips|BO|reg|CurrentState[8][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[8][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[8][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N8
\Mips|BO|reg|CurrentState[10][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[10][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[10][3]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N30
\Mips|BO|reg|CurrentState[11][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[11][3]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N2
\Mips|BO|reg|CurrentState[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[3][3]~feeder_combout\);

-- Location: LCCOMB_X35_Y20_N6
\Mips|BO|reg|CurrentState[9][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[9][3]~feeder_combout\);

-- Location: LCCOMB_X43_Y12_N22
\Mips|BO|reg|CurrentState[28][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[28][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N16
\Mips|BO|reg|CurrentState[5][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[5][2]~feeder_combout\ = \Mips|BO|mux2|Output[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[2]~30_combout\,
	combout => \Mips|BO|reg|CurrentState[5][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N14
\Mips|BO|reg|CurrentState[0][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][1]~feeder_combout\ = \Mips|BO|mux2|Output[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[1]~31_combout\,
	combout => \Mips|BO|reg|CurrentState[0][1]~feeder_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X1_Y18_N30
\DebClk|OP1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebClk|OP1~0_combout\ = !\KEY~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY~combout\(0),
	combout => \DebClk|OP1~0_combout\);

-- Location: LCFF_X1_Y18_N31
\DebClk|OP1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DebClk|OP1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebClk|OP1~regout\);

-- Location: LCCOMB_X1_Y18_N14
\DebClk|OP2~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebClk|OP2~feeder_combout\ = \DebClk|OP1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebClk|OP1~regout\,
	combout => \DebClk|OP2~feeder_combout\);

-- Location: LCFF_X1_Y18_N15
\DebClk|OP2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \DebClk|OP2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebClk|OP2~regout\);

-- Location: LCFF_X1_Y18_N29
\DebClk|OP3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \DebClk|OP2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebClk|OP3~regout\);

-- Location: LCCOMB_X1_Y18_N22
\DebClk|OP4~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebClk|OP4~feeder_combout\ = \DebClk|OP3~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebClk|OP3~regout\,
	combout => \DebClk|OP4~feeder_combout\);

-- Location: LCFF_X1_Y18_N23
\DebClk|OP4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \DebClk|OP4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebClk|OP4~regout\);

-- Location: LCCOMB_X1_Y18_N16
\DebClk|OP5~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebClk|OP5~feeder_combout\ = \DebClk|OP4~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebClk|OP4~regout\,
	combout => \DebClk|OP5~feeder_combout\);

-- Location: LCFF_X1_Y18_N17
\DebClk|OP5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \DebClk|OP5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebClk|OP5~regout\);

-- Location: LCFF_X1_Y18_N25
\DebClk|OP6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \DebClk|OP5~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebClk|OP6~regout\);

-- Location: LCCOMB_X1_Y18_N24
\DebClk|DebouncedData~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebClk|DebouncedData~0_combout\ = (\DebClk|OP5~regout\ & (\DebClk|OP4~regout\ & (\DebClk|OP6~regout\ & \DebClk|OP3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebClk|OP5~regout\,
	datab => \DebClk|OP4~regout\,
	datac => \DebClk|OP6~regout\,
	datad => \DebClk|OP3~regout\,
	combout => \DebClk|DebouncedData~0_combout\);

-- Location: LCCOMB_X1_Y18_N20
\DebClk|DebouncedData\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebClk|DebouncedData~combout\ = LCELL((\DebClk|OP2~regout\ & (\DebClk|DebouncedData~0_combout\ & \DebClk|OP1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebClk|OP2~regout\,
	datac => \DebClk|DebouncedData~0_combout\,
	datad => \DebClk|OP1~regout\,
	combout => \DebClk|DebouncedData~combout\);

-- Location: CLKCTRL_G1
\DebClk|DebouncedData~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DebClk|DebouncedData~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DebClk|DebouncedData~clkctrl_outclk\);

-- Location: LCCOMB_X32_Y16_N20
\Mips|BO|operacaoUla|Operation[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|operacaoUla|Operation[2]~4_combout\ = (\Mips|BO|RI|CurrentState\(3) & \Mips|BC|current_state.S6~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|operacaoUla|Operation[2]~4_combout\);

-- Location: LCCOMB_X32_Y16_N16
\Mips|BO|mux3|Output[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[15]~0_combout\ = (!\Mips|BC|current_state.S9~regout\ & !\Mips|BC|current_state.S8~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	combout => \Mips|BO|mux3|Output[15]~0_combout\);

-- Location: LCCOMB_X29_Y15_N28
\Mips|BC|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Selector0~4_combout\ = (!\Mips|BC|current_state.S7~regout\ & (!\Mips|BC|current_state.S4~regout\ & (!\Mips|BC|current_state.S5~regout\ & \Mips|BO|mux3|Output[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S7~regout\,
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BC|current_state.S5~regout\,
	datad => \Mips|BO|mux3|Output[15]~0_combout\,
	combout => \Mips|BC|Selector0~4_combout\);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1),
	combout => \KEY~combout\(1));

-- Location: LCCOMB_X34_Y1_N30
\DebRst|OP1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebRst|OP1~0_combout\ = !\KEY~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY~combout\(1),
	combout => \DebRst|OP1~0_combout\);

-- Location: LCFF_X34_Y1_N31
\DebRst|OP1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DebRst|OP1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebRst|OP1~regout\);

-- Location: LCFF_X34_Y1_N17
\DebRst|OP2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DebRst|OP1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebRst|OP2~regout\);

-- Location: LCFF_X34_Y1_N19
\DebRst|OP3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DebRst|OP2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebRst|OP3~regout\);

-- Location: LCCOMB_X34_Y1_N24
\DebRst|OP4~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebRst|OP4~feeder_combout\ = \DebRst|OP3~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebRst|OP3~regout\,
	combout => \DebRst|OP4~feeder_combout\);

-- Location: LCFF_X34_Y1_N25
\DebRst|OP4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \DebRst|OP4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebRst|OP4~regout\);

-- Location: LCFF_X34_Y1_N27
\DebRst|OP5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DebRst|OP4~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebRst|OP5~regout\);

-- Location: LCFF_X34_Y1_N29
\DebRst|OP6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \DebRst|OP5~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DebRst|OP6~regout\);

-- Location: LCCOMB_X34_Y1_N28
\DebRst|DebouncedData~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebRst|DebouncedData~0_combout\ = (\DebRst|OP4~regout\ & (\DebRst|OP3~regout\ & (\DebRst|OP6~regout\ & \DebRst|OP5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebRst|OP4~regout\,
	datab => \DebRst|OP3~regout\,
	datac => \DebRst|OP6~regout\,
	datad => \DebRst|OP5~regout\,
	combout => \DebRst|DebouncedData~0_combout\);

-- Location: LCCOMB_X34_Y1_N20
\DebRst|DebouncedData\ : cycloneii_lcell_comb
-- Equation(s):
-- \DebRst|DebouncedData~combout\ = (\DebRst|OP1~regout\ & (\DebRst|OP2~regout\ & \DebRst|DebouncedData~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebRst|OP1~regout\,
	datac => \DebRst|OP2~regout\,
	datad => \DebRst|DebouncedData~0_combout\,
	combout => \DebRst|DebouncedData~combout\);

-- Location: CLKCTRL_G13
\DebRst|DebouncedData~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DebRst|DebouncedData~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DebRst|DebouncedData~clkctrl_outclk\);

-- Location: LCFF_X29_Y15_N29
\Mips|BC|current_state.S0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|Selector0~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S0~regout\);

-- Location: LCCOMB_X28_Y15_N4
\Mips|BC|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Selector1~0_combout\ = ((!\Mips|BC|next_state~10_combout\ & \Mips|BC|current_state.S1~regout\)) # (!\Mips|BC|current_state.S0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|next_state~10_combout\,
	datab => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BC|current_state.S0~regout\,
	combout => \Mips|BC|Selector1~0_combout\);

-- Location: LCFF_X29_Y15_N17
\Mips|BC|current_state.S1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BC|Selector1~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S1~regout\);

-- Location: LCFF_X33_Y16_N13
\Mips|BO|RDM|CurrentState[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(18),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(18));

-- Location: LCCOMB_X28_Y16_N12
\Mips|BC|next_state.S2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|next_state.S2~0_combout\ = (\Mips|BC|Equal1~0_combout\ & (\Mips|BC|current_state.S1~regout\ & \Mips|BO|RI|CurrentState\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|Equal1~0_combout\,
	datab => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BO|RI|CurrentState\(26),
	combout => \Mips|BC|next_state.S2~0_combout\);

-- Location: LCFF_X29_Y15_N1
\Mips|BC|current_state.S2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BC|next_state.S2~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S2~regout\);

-- Location: LCCOMB_X29_Y15_N20
\Mips|BC|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|WideOr8~0_combout\ = (!\Mips|BC|current_state.S6~regout\ & (!\Mips|BC|current_state.S8~regout\ & !\Mips|BC|current_state.S2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BC|WideOr8~0_combout\);

-- Location: LCFF_X33_Y17_N21
\Mips|BO|RI|CurrentState[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(17),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(17));

-- Location: LCFF_X32_Y16_N11
\Mips|BO|RDM|CurrentState[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(20),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(20));

-- Location: LCCOMB_X32_Y16_N10
\Mips|BO|mux2|Output[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[20]~12_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(20)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(20),
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(20),
	combout => \Mips|BO|mux2|Output[20]~12_combout\);

-- Location: LCCOMB_X29_Y17_N2
\Mips|BC|current_state.S7~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|current_state.S7~feeder_combout\ = \Mips|BC|current_state.S6~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BC|current_state.S7~feeder_combout\);

-- Location: LCFF_X29_Y17_N3
\Mips|BC|current_state.S7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|current_state.S7~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S7~regout\);

-- Location: LCCOMB_X29_Y17_N30
\Mips|BO|mux1|Output[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux1|Output[4]~3_combout\ = (\Mips|BC|current_state.S7~regout\ & (\Mips|BO|RI|CurrentState\(15))) # (!\Mips|BC|current_state.S7~regout\ & ((\Mips|BO|RI|CurrentState\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(15),
	datab => \Mips|BC|current_state.S7~regout\,
	datad => \Mips|BO|RI|CurrentState\(20),
	combout => \Mips|BO|mux1|Output[4]~3_combout\);

-- Location: LCFF_X41_Y13_N31
\Mips|BO|RI|CurrentState[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(19),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(19));

-- Location: LCCOMB_X29_Y17_N12
\Mips|BO|reg|Equal0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~26_combout\ = (!\Mips|BO|mux1|Output[4]~3_combout\ & ((\Mips|BC|current_state.S7~regout\ & (\Mips|BO|RI|CurrentState\(14))) # (!\Mips|BC|current_state.S7~regout\ & ((\Mips|BO|RI|CurrentState\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(14),
	datab => \Mips|BO|mux1|Output[4]~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BC|current_state.S7~regout\,
	combout => \Mips|BO|reg|Equal0~26_combout\);

-- Location: LCCOMB_X27_Y15_N22
\Mips|BO|RDM|CurrentState[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RDM|CurrentState[3]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(3),
	combout => \Mips|BO|RDM|CurrentState[3]~feeder_combout\);

-- Location: LCFF_X27_Y15_N23
\Mips|BO|RDM|CurrentState[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RDM|CurrentState[3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(3));

-- Location: LCCOMB_X27_Y13_N30
\Mips|BO|mux2|Output[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[3]~29_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(3)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|ULASaida|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(3),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[3]~29_combout\);

-- Location: LCCOMB_X27_Y15_N12
\Mips|BO|RDM|CurrentState[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RDM|CurrentState[5]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(5),
	combout => \Mips|BO|RDM|CurrentState[5]~feeder_combout\);

-- Location: LCFF_X27_Y15_N13
\Mips|BO|RDM|CurrentState[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RDM|CurrentState[5]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(5));

-- Location: LCCOMB_X29_Y15_N0
\Mips|BO|muxB|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Equal2~0_combout\ = (!\Mips|BC|current_state.S2~regout\ & !\Mips|BC|current_state.S1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BC|current_state.S2~regout\,
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y15_N26
\Mips|BO|muxB|Output[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[1]~0_combout\ = (\Mips|BC|current_state.S0~regout\ & !\Mips|BC|current_state.S1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S0~regout\,
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Output[1]~0_combout\);

-- Location: LCCOMB_X28_Y15_N14
\Mips|BO|muxB|Output[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[5]~41_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|muxB|Output[5]~40_combout\)) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (((!\Mips|BO|muxB|Equal2~0_combout\ & \Mips|BO|RI|CurrentState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[5]~40_combout\,
	datab => \Mips|BO|muxB|Equal2~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \Mips|BO|muxB|Output[5]~41_combout\);

-- Location: LCFF_X33_Y16_N25
\Mips|BO|RDM|CurrentState[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(21),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(21));

-- Location: LCCOMB_X33_Y16_N24
\Mips|BO|mux2|Output[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[21]~11_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(21)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(21),
	datac => \Mips|BO|RDM|CurrentState\(21),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[21]~11_combout\);

-- Location: LCCOMB_X29_Y17_N26
\Mips|BO|reg|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~4_combout\ = (\Mips|BO|mux1|Output[4]~3_combout\ & ((\Mips|BC|current_state.S7~regout\ & (\Mips|BO|RI|CurrentState\(14))) # (!\Mips|BC|current_state.S7~regout\ & ((\Mips|BO|RI|CurrentState\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(14),
	datab => \Mips|BC|current_state.S7~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|mux1|Output[4]~3_combout\,
	combout => \Mips|BO|reg|Equal0~4_combout\);

-- Location: LCCOMB_X35_Y18_N2
\Mips|BO|reg|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~13_combout\ = (\Mips|BO|reg|Equal0~10_combout\ & \Mips|BO|reg|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~10_combout\,
	datad => \Mips|BO|reg|Equal0~4_combout\,
	combout => \Mips|BO|reg|Equal0~13_combout\);

-- Location: LCFF_X42_Y20_N27
\Mips|BO|reg|CurrentState[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][21]~regout\);

-- Location: LCCOMB_X34_Y12_N12
\Mips|BO|mux2|Output[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[6]~26_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(6))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(6),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[6]~26_combout\);

-- Location: LCCOMB_X31_Y18_N10
\Mips|BO|reg|Equal0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~43_combout\ = (\Mips|BO|reg|Equal0~22_combout\ & \Mips|BO|reg|Equal0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~22_combout\,
	datad => \Mips|BO|reg|Equal0~26_combout\,
	combout => \Mips|BO|reg|Equal0~43_combout\);

-- Location: LCFF_X36_Y12_N21
\Mips|BO|reg|CurrentState[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][6]~regout\);

-- Location: LCCOMB_X35_Y12_N30
\Mips|BO|reg|CurrentState[13][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[13][6]~feeder_combout\ = \Mips|BO|mux2|Output[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[6]~26_combout\,
	combout => \Mips|BO|reg|CurrentState[13][6]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N16
\Mips|BO|reg|Equal0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~40_combout\ = (\Mips|BO|reg|Equal0~10_combout\ & \Mips|BO|reg|Equal0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~10_combout\,
	datad => \Mips|BO|reg|Equal0~26_combout\,
	combout => \Mips|BO|reg|Equal0~40_combout\);

-- Location: LCFF_X35_Y12_N31
\Mips|BO|reg|CurrentState[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[13][6]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][6]~regout\);

-- Location: LCCOMB_X31_Y17_N22
\Mips|BO|reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~0_combout\ = (!\Mips|BC|EscReg~0_combout\ & (\Mips|BO|mux1|Output[2]~2_combout\ & (\Mips|BO|mux1|Output[1]~1_combout\ & !\Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\Mips|BO|reg|Equal0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~41_combout\ = (\Mips|BO|reg|Equal0~0_combout\ & \Mips|BO|reg|Equal0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~0_combout\,
	datad => \Mips|BO|reg|Equal0~26_combout\,
	combout => \Mips|BO|reg|Equal0~41_combout\);

-- Location: LCFF_X36_Y12_N3
\Mips|BO|reg|CurrentState[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][6]~regout\);

-- Location: LCCOMB_X36_Y12_N22
\Mips|BO|reg|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16)) # (\Mips|BO|reg|CurrentState[14][6]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[12][6]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[14][6]~regout\,
	combout => \Mips|BO|reg|Mux57~17_combout\);

-- Location: LCCOMB_X36_Y12_N0
\Mips|BO|reg|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux57~17_combout\ & (\Mips|BO|reg|CurrentState[15][6]~regout\)) # (!\Mips|BO|reg|Mux57~17_combout\ & ((\Mips|BO|reg|CurrentState[13][6]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[15][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][6]~regout\,
	datad => \Mips|BO|reg|Mux57~17_combout\,
	combout => \Mips|BO|reg|Mux57~18_combout\);

-- Location: LCCOMB_X29_Y17_N18
\Mips|BO|reg|Equal0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~31_combout\ = (!\Mips|BO|mux1|Output[4]~3_combout\ & ((\Mips|BC|current_state.S7~regout\ & (!\Mips|BO|RI|CurrentState\(14))) # (!\Mips|BC|current_state.S7~regout\ & ((!\Mips|BO|RI|CurrentState\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(14),
	datab => \Mips|BC|current_state.S7~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|mux1|Output[4]~3_combout\,
	combout => \Mips|BO|reg|Equal0~31_combout\);

-- Location: LCCOMB_X38_Y18_N18
\Mips|BO|reg|Equal0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~39_combout\ = (\Mips|BO|reg|Equal0~31_combout\ & \Mips|BO|reg|Equal0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~31_combout\,
	datad => \Mips|BO|reg|Equal0~20_combout\,
	combout => \Mips|BO|reg|Equal0~39_combout\);

-- Location: LCFF_X36_Y13_N23
\Mips|BO|reg|CurrentState[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][6]~regout\);

-- Location: LCCOMB_X37_Y17_N16
\Mips|BO|reg|Equal0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~37_combout\ = (\Mips|BO|reg|Equal0~31_combout\ & \Mips|BO|reg|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~31_combout\,
	datad => \Mips|BO|reg|Equal0~8_combout\,
	combout => \Mips|BO|reg|Equal0~37_combout\);

-- Location: LCFF_X35_Y13_N25
\Mips|BO|reg|CurrentState[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][6]~regout\);

-- Location: LCCOMB_X35_Y13_N24
\Mips|BO|reg|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[1][6]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[0][6]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[0][6]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[1][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux57~14_combout\);

-- Location: LCCOMB_X36_Y13_N18
\Mips|BO|reg|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux57~14_combout\ & ((\Mips|BO|reg|CurrentState[3][6]~regout\))) # (!\Mips|BO|reg|Mux57~14_combout\ & (\Mips|BO|reg|CurrentState[2][6]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][6]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][6]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux57~14_combout\,
	combout => \Mips|BO|reg|Mux57~15_combout\);

-- Location: LCCOMB_X31_Y17_N18
\Mips|BO|reg|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~14_combout\ = (!\Mips|BC|EscReg~0_combout\ & (\Mips|BO|mux1|Output[2]~2_combout\ & (!\Mips|BO|mux1|Output[1]~1_combout\ & !\Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~14_combout\);

-- Location: LCCOMB_X31_Y18_N26
\Mips|BO|reg|Equal0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~34_combout\ = (\Mips|BO|reg|Equal0~31_combout\ & \Mips|BO|reg|Equal0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~31_combout\,
	datad => \Mips|BO|reg|Equal0~14_combout\,
	combout => \Mips|BO|reg|Equal0~34_combout\);

-- Location: LCFF_X30_Y20_N27
\Mips|BO|reg|CurrentState[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][6]~regout\);

-- Location: LCCOMB_X31_Y18_N0
\Mips|BO|reg|Equal0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~33_combout\ = (\Mips|BO|reg|Equal0~0_combout\ & \Mips|BO|reg|Equal0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~0_combout\,
	datad => \Mips|BO|reg|Equal0~31_combout\,
	combout => \Mips|BO|reg|Equal0~33_combout\);

-- Location: LCFF_X30_Y20_N5
\Mips|BO|reg|CurrentState[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][6]~regout\);

-- Location: LCCOMB_X30_Y20_N4
\Mips|BO|reg|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][6]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[4][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux57~12_combout\);

-- Location: LCFF_X32_Y19_N27
\Mips|BO|reg|CurrentState[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][6]~regout\);

-- Location: LCCOMB_X32_Y19_N26
\Mips|BO|reg|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~13_combout\ = (\Mips|BO|reg|Mux57~12_combout\ & (((\Mips|BO|reg|CurrentState[7][6]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux57~12_combout\ & (\Mips|BO|reg|CurrentState[5][6]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][6]~regout\,
	datab => \Mips|BO|reg|Mux57~12_combout\,
	datac => \Mips|BO|reg|CurrentState[7][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux57~13_combout\);

-- Location: LCCOMB_X36_Y13_N16
\Mips|BO|reg|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux57~13_combout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux57~15_combout\ & ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux57~15_combout\,
	datac => \Mips|BO|reg|Mux57~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux57~16_combout\);

-- Location: LCCOMB_X36_Y13_N6
\Mips|BO|reg|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~19_combout\ = (\Mips|BO|reg|Mux57~16_combout\ & (((\Mips|BO|reg|Mux57~18_combout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux57~16_combout\ & (\Mips|BO|reg|Mux57~11_combout\ & ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux57~11_combout\,
	datab => \Mips|BO|reg|Mux57~18_combout\,
	datac => \Mips|BO|reg|Mux57~16_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux57~19_combout\);

-- Location: LCCOMB_X44_Y16_N8
\Mips|BO|reg|CurrentState[21][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][6]~feeder_combout\ = \Mips|BO|mux2|Output[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[6]~26_combout\,
	combout => \Mips|BO|reg|CurrentState[21][6]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N8
\Mips|BO|reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~1_combout\ = (\Mips|BO|mux1|Output[4]~3_combout\ & ((\Mips|BC|current_state.S7~regout\ & (!\Mips|BO|RI|CurrentState\(14))) # (!\Mips|BC|current_state.S7~regout\ & ((!\Mips|BO|RI|CurrentState\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(14),
	datab => \Mips|BC|current_state.S7~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|mux1|Output[4]~3_combout\,
	combout => \Mips|BO|reg|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y18_N18
\Mips|BO|reg|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~11_combout\ = (\Mips|BO|reg|Equal0~10_combout\ & \Mips|BO|reg|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~10_combout\,
	datad => \Mips|BO|reg|Equal0~1_combout\,
	combout => \Mips|BO|reg|Equal0~11_combout\);

-- Location: LCFF_X44_Y16_N9
\Mips|BO|reg|CurrentState[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][6]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][6]~regout\);

-- Location: LCCOMB_X40_Y17_N10
\Mips|BO|reg|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~12_combout\ = (\Mips|BO|reg|Equal0~1_combout\ & \Mips|BO|reg|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~1_combout\,
	datad => \Mips|BO|reg|Equal0~8_combout\,
	combout => \Mips|BO|reg|Equal0~12_combout\);

-- Location: LCFF_X43_Y16_N1
\Mips|BO|reg|CurrentState[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][6]~regout\);

-- Location: LCCOMB_X43_Y16_N0
\Mips|BO|reg|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[21][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[21][6]~regout\,
	datac => \Mips|BO|reg|CurrentState[17][6]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux57~2_combout\);

-- Location: LCFF_X40_Y16_N21
\Mips|BO|reg|CurrentState[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][6]~regout\);

-- Location: LCFF_X40_Y16_N27
\Mips|BO|reg|CurrentState[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][6]~regout\);

-- Location: LCCOMB_X40_Y16_N20
\Mips|BO|reg|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux57~2_combout\ & (\Mips|BO|reg|CurrentState[29][6]~regout\)) # (!\Mips|BO|reg|Mux57~2_combout\ & ((\Mips|BO|reg|CurrentState[25][6]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux57~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][6]~regout\,
	combout => \Mips|BO|reg|Mux57~3_combout\);

-- Location: LCCOMB_X36_Y13_N14
\Mips|BO|reg|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux57~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux57~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux57~3_combout\,
	combout => \Mips|BO|reg|Mux57~6_combout\);

-- Location: LCCOMB_X41_Y16_N26
\Mips|BO|reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~2_combout\ = (\Mips|BO|reg|Equal0~0_combout\ & \Mips|BO|reg|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~0_combout\,
	datad => \Mips|BO|reg|Equal0~1_combout\,
	combout => \Mips|BO|reg|Equal0~2_combout\);

-- Location: LCFF_X43_Y13_N21
\Mips|BO|reg|CurrentState[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][6]~regout\);

-- Location: LCCOMB_X40_Y17_N22
\Mips|BO|reg|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~7_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~4_combout\,
	datad => \Mips|BO|reg|Equal0~0_combout\,
	combout => \Mips|BO|reg|Equal0~7_combout\);

-- Location: LCFF_X42_Y16_N19
\Mips|BO|reg|CurrentState[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[6]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][6]~regout\);

-- Location: LCCOMB_X43_Y13_N20
\Mips|BO|reg|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~1_combout\ = (\Mips|BO|reg|Mux57~0_combout\ & (((\Mips|BO|reg|CurrentState[30][6]~regout\)) # (!\Mips|BO|RI|CurrentState\(18)))) # (!\Mips|BO|reg|Mux57~0_combout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[22][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux57~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[22][6]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][6]~regout\,
	combout => \Mips|BO|reg|Mux57~1_combout\);

-- Location: LCCOMB_X36_Y13_N0
\Mips|BO|reg|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux57~6_combout\ & (\Mips|BO|reg|Mux57~8_combout\)) # (!\Mips|BO|reg|Mux57~6_combout\ & ((\Mips|BO|reg|Mux57~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux57~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux57~6_combout\,
	datad => \Mips|BO|reg|Mux57~1_combout\,
	combout => \Mips|BO|reg|Mux57~9_combout\);

-- Location: LCCOMB_X29_Y14_N8
\Mips|BO|reg|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux57~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux57~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datab => \Mips|BO|reg|Mux57~19_combout\,
	datad => \Mips|BO|reg|Mux57~9_combout\,
	combout => \Mips|BO|reg|Mux57~20_combout\);

-- Location: LCFF_X29_Y14_N9
\Mips|BO|RegB|CurrentState[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux57~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(6));

-- Location: LCCOMB_X34_Y12_N2
\Mips|BO|mux2|Output[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[7]~25_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(7))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(7),
	datab => \Mips|BC|current_state.S4~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(7),
	combout => \Mips|BO|mux2|Output[7]~25_combout\);

-- Location: LCCOMB_X38_Y17_N4
\Mips|BO|reg|Equal0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~24_combout\ = (\Mips|BO|reg|Equal0~1_combout\ & \Mips|BO|reg|Equal0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~1_combout\,
	datad => \Mips|BO|reg|Equal0~20_combout\,
	combout => \Mips|BO|reg|Equal0~24_combout\);

-- Location: LCFF_X41_Y19_N23
\Mips|BO|reg|CurrentState[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][7]~regout\);

-- Location: LCCOMB_X41_Y19_N10
\Mips|BO|reg|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][7]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][7]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[19][7]~regout\,
	combout => \Mips|BO|reg|Mux56~7_combout\);

-- Location: LCCOMB_X38_Y18_N10
\Mips|BO|reg|Equal0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~25_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~4_combout\,
	datad => \Mips|BO|reg|Equal0~22_combout\,
	combout => \Mips|BO|reg|Equal0~25_combout\);

-- Location: LCFF_X40_Y19_N3
\Mips|BO|reg|CurrentState[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][7]~regout\);

-- Location: LCCOMB_X40_Y19_N2
\Mips|BO|reg|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~8_combout\ = (\Mips|BO|reg|Mux56~7_combout\ & (((\Mips|BO|reg|CurrentState[31][7]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux56~7_combout\ & (\Mips|BO|reg|CurrentState[23][7]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][7]~regout\,
	datab => \Mips|BO|reg|Mux56~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux56~8_combout\);

-- Location: LCCOMB_X31_Y17_N4
\Mips|BO|reg|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~3_combout\ = (!\Mips|BC|EscReg~0_combout\ & (!\Mips|BO|mux1|Output[2]~2_combout\ & (\Mips|BO|mux1|Output[1]~1_combout\ & !\Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y16_N16
\Mips|BO|reg|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~6_combout\ = (\Mips|BO|reg|Equal0~3_combout\ & \Mips|BO|reg|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~3_combout\,
	datad => \Mips|BO|reg|Equal0~1_combout\,
	combout => \Mips|BO|reg|Equal0~6_combout\);

-- Location: LCFF_X45_Y14_N23
\Mips|BO|reg|CurrentState[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][7]~regout\);

-- Location: LCFF_X45_Y14_N1
\Mips|BO|reg|CurrentState[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][7]~regout\);

-- Location: LCCOMB_X45_Y14_N22
\Mips|BO|reg|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[22][7]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[18][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[22][7]~regout\,
	combout => \Mips|BO|reg|Mux56~2_combout\);

-- Location: LCCOMB_X38_Y14_N4
\Mips|BO|reg|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~5_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~4_combout\,
	datad => \Mips|BO|reg|Equal0~3_combout\,
	combout => \Mips|BO|reg|Equal0~5_combout\);

-- Location: LCFF_X45_Y15_N25
\Mips|BO|reg|CurrentState[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][7]~regout\);

-- Location: LCCOMB_X45_Y15_N4
\Mips|BO|reg|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~3_combout\ = (\Mips|BO|reg|Mux56~2_combout\ & ((\Mips|BO|reg|CurrentState[30][7]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux56~2_combout\ & (((\Mips|BO|reg|CurrentState[26][7]~regout\ & 
-- \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][7]~regout\,
	datab => \Mips|BO|reg|Mux56~2_combout\,
	datac => \Mips|BO|reg|CurrentState[26][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux56~3_combout\);

-- Location: LCCOMB_X38_Y15_N16
\Mips|BO|reg|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux56~3_combout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux56~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux56~6_combout\);

-- Location: LCFF_X43_Y17_N19
\Mips|BO|reg|CurrentState[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][7]~regout\);

-- Location: LCCOMB_X44_Y18_N10
\Mips|BO|reg|CurrentState[17][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[17][7]~feeder_combout\ = \Mips|BO|mux2|Output[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[7]~25_combout\,
	combout => \Mips|BO|reg|CurrentState[17][7]~feeder_combout\);

-- Location: LCFF_X44_Y18_N11
\Mips|BO|reg|CurrentState[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[17][7]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][7]~regout\);

-- Location: LCCOMB_X44_Y17_N18
\Mips|BO|reg|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[25][7]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[25][7]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[17][7]~regout\,
	combout => \Mips|BO|reg|Mux56~0_combout\);

-- Location: LCFF_X43_Y17_N5
\Mips|BO|reg|CurrentState[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][7]~regout\);

-- Location: LCCOMB_X44_Y17_N12
\Mips|BO|reg|CurrentState[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][7]~feeder_combout\ = \Mips|BO|mux2|Output[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[7]~25_combout\,
	combout => \Mips|BO|reg|CurrentState[21][7]~feeder_combout\);

-- Location: LCFF_X44_Y17_N13
\Mips|BO|reg|CurrentState[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][7]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][7]~regout\);

-- Location: LCCOMB_X44_Y17_N4
\Mips|BO|reg|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux56~0_combout\ & (\Mips|BO|reg|CurrentState[29][7]~regout\)) # (!\Mips|BO|reg|Mux56~0_combout\ & ((\Mips|BO|reg|CurrentState[21][7]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux56~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux56~0_combout\,
	datac => \Mips|BO|reg|CurrentState[29][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][7]~regout\,
	combout => \Mips|BO|reg|Mux56~1_combout\);

-- Location: LCCOMB_X38_Y15_N30
\Mips|BO|reg|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux56~6_combout\ & (\Mips|BO|reg|Mux56~8_combout\)) # (!\Mips|BO|reg|Mux56~6_combout\ & ((\Mips|BO|reg|Mux56~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux56~8_combout\,
	datac => \Mips|BO|reg|Mux56~6_combout\,
	datad => \Mips|BO|reg|Mux56~1_combout\,
	combout => \Mips|BO|reg|Mux56~9_combout\);

-- Location: LCCOMB_X28_Y15_N6
\Mips|BO|reg|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux56~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux56~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux56~19_combout\,
	datab => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux56~9_combout\,
	combout => \Mips|BO|reg|Mux56~20_combout\);

-- Location: LCFF_X28_Y15_N7
\Mips|BO|RegB|CurrentState[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux56~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(7));

-- Location: LCFF_X29_Y14_N5
\Mips|BO|RDM|CurrentState[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(8),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(8));

-- Location: LCCOMB_X29_Y16_N18
\Mips|BO|mux2|Output[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[8]~24_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(8)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(8),
	datac => \Mips|BC|current_state.S4~regout\,
	datad => \Mips|BO|RDM|CurrentState\(8),
	combout => \Mips|BO|mux2|Output[8]~24_combout\);

-- Location: LCFF_X36_Y12_N19
\Mips|BO|reg|CurrentState[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][8]~regout\);

-- Location: LCFF_X35_Y12_N11
\Mips|BO|reg|CurrentState[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][8]~regout\);

-- Location: LCCOMB_X36_Y12_N18
\Mips|BO|reg|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~18_combout\ = (\Mips|BO|reg|Mux55~17_combout\ & (((\Mips|BO|reg|CurrentState[15][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux55~17_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[13][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux55~17_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[15][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][8]~regout\,
	combout => \Mips|BO|reg|Mux55~18_combout\);

-- Location: LCFF_X30_Y19_N15
\Mips|BO|reg|CurrentState[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][8]~regout\);

-- Location: LCCOMB_X31_Y17_N0
\Mips|BO|reg|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~10_combout\ = (!\Mips|BC|EscReg~0_combout\ & (\Mips|BO|mux1|Output[2]~2_combout\ & (!\Mips|BO|mux1|Output[1]~1_combout\ & \Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~10_combout\);

-- Location: LCCOMB_X31_Y18_N2
\Mips|BO|reg|Equal0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~32_combout\ = (\Mips|BO|reg|Equal0~31_combout\ & \Mips|BO|reg|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~31_combout\,
	datad => \Mips|BO|reg|Equal0~10_combout\,
	combout => \Mips|BO|reg|Equal0~32_combout\);

-- Location: LCFF_X30_Y19_N29
\Mips|BO|reg|CurrentState[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][8]~regout\);

-- Location: LCCOMB_X30_Y19_N14
\Mips|BO|reg|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~13_combout\ = (\Mips|BO|reg|Mux55~12_combout\ & (((\Mips|BO|reg|CurrentState[7][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux55~12_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[5][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux55~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][8]~regout\,
	combout => \Mips|BO|reg|Mux55~13_combout\);

-- Location: LCCOMB_X36_Y14_N28
\Mips|BO|reg|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux55~13_combout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux55~15_combout\ & ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux55~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux55~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux55~16_combout\);

-- Location: LCCOMB_X36_Y14_N26
\Mips|BO|reg|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~19_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux55~16_combout\ & ((\Mips|BO|reg|Mux55~18_combout\))) # (!\Mips|BO|reg|Mux55~16_combout\ & (\Mips|BO|reg|Mux55~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (((\Mips|BO|reg|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux55~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux55~18_combout\,
	datad => \Mips|BO|reg|Mux55~16_combout\,
	combout => \Mips|BO|reg|Mux55~19_combout\);

-- Location: LCCOMB_X38_Y17_N26
\Mips|BO|reg|Equal0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~23_combout\ = (\Mips|BO|reg|Equal0~1_combout\ & \Mips|BO|reg|Equal0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~1_combout\,
	datad => \Mips|BO|reg|Equal0~22_combout\,
	combout => \Mips|BO|reg|Equal0~23_combout\);

-- Location: LCFF_X42_Y16_N31
\Mips|BO|reg|CurrentState[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][8]~regout\);

-- Location: LCFF_X43_Y16_N5
\Mips|BO|reg|CurrentState[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][8]~regout\);

-- Location: LCCOMB_X42_Y16_N30
\Mips|BO|reg|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[23][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[19][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[19][8]~regout\,
	combout => \Mips|BO|reg|Mux55~7_combout\);

-- Location: LCFF_X38_Y16_N9
\Mips|BO|reg|CurrentState[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][8]~regout\);

-- Location: LCCOMB_X33_Y17_N26
\Mips|BO|reg|Equal0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~21_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~4_combout\,
	datad => \Mips|BO|reg|Equal0~20_combout\,
	combout => \Mips|BO|reg|Equal0~21_combout\);

-- Location: LCFF_X38_Y16_N11
\Mips|BO|reg|CurrentState[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][8]~regout\);

-- Location: LCCOMB_X38_Y16_N8
\Mips|BO|reg|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux55~7_combout\ & (\Mips|BO|reg|CurrentState[31][8]~regout\)) # (!\Mips|BO|reg|Mux55~7_combout\ & ((\Mips|BO|reg|CurrentState[27][8]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux55~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux55~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][8]~regout\,
	combout => \Mips|BO|reg|Mux55~8_combout\);

-- Location: LCFF_X41_Y16_N5
\Mips|BO|reg|CurrentState[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][8]~regout\);

-- Location: LCCOMB_X44_Y16_N20
\Mips|BO|reg|CurrentState[26][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[26][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[26][8]~feeder_combout\);

-- Location: LCFF_X44_Y16_N21
\Mips|BO|reg|CurrentState[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[26][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][8]~regout\);

-- Location: LCCOMB_X45_Y16_N4
\Mips|BO|reg|CurrentState[18][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[18][8]~feeder_combout\);

-- Location: LCFF_X45_Y16_N5
\Mips|BO|reg|CurrentState[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][8]~regout\);

-- Location: LCCOMB_X44_Y16_N28
\Mips|BO|reg|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[26][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[26][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][8]~regout\,
	combout => \Mips|BO|reg|Mux55~0_combout\);

-- Location: LCCOMB_X43_Y16_N22
\Mips|BO|reg|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux55~0_combout\ & (\Mips|BO|reg|CurrentState[30][8]~regout\)) # (!\Mips|BO|reg|Mux55~0_combout\ & ((\Mips|BO|reg|CurrentState[22][8]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][8]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[22][8]~regout\,
	datad => \Mips|BO|reg|Mux55~0_combout\,
	combout => \Mips|BO|reg|Mux55~1_combout\);

-- Location: LCCOMB_X38_Y15_N6
\Mips|BO|reg|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~9_combout\ = (\Mips|BO|reg|Mux55~6_combout\ & ((\Mips|BO|reg|Mux55~8_combout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux55~6_combout\ & (((\Mips|BO|reg|Mux55~1_combout\ & \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux55~6_combout\,
	datab => \Mips|BO|reg|Mux55~8_combout\,
	datac => \Mips|BO|reg|Mux55~1_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux55~9_combout\);

-- Location: LCCOMB_X29_Y14_N6
\Mips|BO|reg|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux55~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux55~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux55~19_combout\,
	datad => \Mips|BO|reg|Mux55~9_combout\,
	combout => \Mips|BO|reg|Mux55~20_combout\);

-- Location: LCFF_X29_Y14_N7
\Mips|BO|RegB|CurrentState[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux55~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(8));

-- Location: LCCOMB_X29_Y16_N30
\Mips|BO|mux3|Output[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[11]~21_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(9))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULA1|Output[11]~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(9),
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|ULA1|Output[11]~139_combout\,
	combout => \Mips|BO|mux3|Output[11]~21_combout\);

-- Location: LCCOMB_X30_Y16_N2
\Mips|BO|mux3|Output[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[11]~22_combout\ = (\Mips|BO|mux3|Output[11]~21_combout\) # ((\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & \Mips|BO|ULASaida|CurrentState\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|mux3|Output[11]~21_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(11),
	combout => \Mips|BO|mux3|Output[11]~22_combout\);

-- Location: LCCOMB_X28_Y16_N2
\Mips|BC|PCEsc\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|PCEsc~combout\ = (\Mips|BC|current_state.S9~regout\) # (!\Mips|BC|current_state.S0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BC|current_state.S0~regout\,
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BC|PCEsc~combout\);

-- Location: LCCOMB_X31_Y13_N18
\Mips|BO|EnableRegPC_s~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~15_combout\ = (!\Mips|BO|ULA1|Output[9]~138_combout\ & (!\Mips|BO|ULA1|Output[8]~137_combout\ & (!\Mips|BO|ULA1|Output[6]~105_combout\ & !\Mips|BO|ULA1|Output[7]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[9]~138_combout\,
	datab => \Mips|BO|ULA1|Output[8]~137_combout\,
	datac => \Mips|BO|ULA1|Output[6]~105_combout\,
	datad => \Mips|BO|ULA1|Output[7]~136_combout\,
	combout => \Mips|BO|EnableRegPC_s~15_combout\);

-- Location: LCCOMB_X28_Y13_N8
\Mips|BO|mux3|Output[10]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[10]~19_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(8))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULA1|Output[10]~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|RI|CurrentState\(8),
	datad => \Mips|BO|ULA1|Output[10]~114_combout\,
	combout => \Mips|BO|mux3|Output[10]~19_combout\);

-- Location: LCFF_X28_Y13_N11
\Mips|BO|ULASaida|CurrentState[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[10]~114_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(10));

-- Location: LCCOMB_X28_Y13_N18
\Mips|BO|mux3|Output[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[10]~20_combout\ = (\Mips|BO|mux3|Output[10]~19_combout\) # ((\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & \Mips|BO|ULASaida|CurrentState\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|mux3|Output[10]~19_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(10),
	combout => \Mips|BO|mux3|Output[10]~20_combout\);

-- Location: LCFF_X28_Y13_N19
\Mips|BO|PC|CurrentState[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[10]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(10));

-- Location: LCFF_X41_Y13_N5
\Mips|BO|RI|CurrentState[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(23),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(23));

-- Location: LCFF_X34_Y13_N15
\Mips|BO|reg|CurrentState[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][24]~regout\);

-- Location: LCCOMB_X38_Y18_N4
\Mips|BO|reg|Equal0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~36_combout\ = (\Mips|BO|reg|Equal0~31_combout\ & \Mips|BO|reg|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~31_combout\,
	datad => \Mips|BO|reg|Equal0~3_combout\,
	combout => \Mips|BO|reg|Equal0~36_combout\);

-- Location: LCFF_X34_Y13_N21
\Mips|BO|reg|CurrentState[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][24]~regout\);

-- Location: LCCOMB_X38_Y13_N28
\Mips|BO|reg|CurrentState[0][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[0][24]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N28
\Mips|BO|reg|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~16_combout\ = (!\Mips|BC|EscReg~0_combout\ & (!\Mips|BO|mux1|Output[2]~2_combout\ & (!\Mips|BO|mux1|Output[1]~1_combout\ & !\Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~16_combout\);

-- Location: LCCOMB_X37_Y17_N6
\Mips|BO|reg|Equal0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~38_combout\ = (\Mips|BO|reg|Equal0~31_combout\ & \Mips|BO|reg|Equal0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~31_combout\,
	datad => \Mips|BO|reg|Equal0~16_combout\,
	combout => \Mips|BO|reg|Equal0~38_combout\);

-- Location: LCFF_X38_Y13_N29
\Mips|BO|reg|CurrentState[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][24]~regout\);

-- Location: LCCOMB_X38_Y13_N30
\Mips|BO|reg|CurrentState[1][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[1][24]~feeder_combout\);

-- Location: LCFF_X38_Y13_N31
\Mips|BO|reg|CurrentState[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][24]~regout\);

-- Location: LCCOMB_X38_Y13_N22
\Mips|BO|reg|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[1][24]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[0][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[0][24]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[1][24]~regout\,
	combout => \Mips|BO|reg|Mux7~14_combout\);

-- Location: LCCOMB_X34_Y13_N0
\Mips|BO|reg|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux7~14_combout\ & (\Mips|BO|reg|CurrentState[3][24]~regout\)) # (!\Mips|BO|reg|Mux7~14_combout\ & ((\Mips|BO|reg|CurrentState[2][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[3][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][24]~regout\,
	datad => \Mips|BO|reg|Mux7~14_combout\,
	combout => \Mips|BO|reg|Mux7~15_combout\);

-- Location: LCCOMB_X32_Y18_N28
\Mips|BO|reg|CurrentState[7][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[7][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[7][24]~feeder_combout\);

-- Location: LCFF_X32_Y18_N29
\Mips|BO|reg|CurrentState[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[7][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][24]~regout\);

-- Location: LCFF_X29_Y18_N13
\Mips|BO|reg|CurrentState[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][24]~regout\);

-- Location: LCCOMB_X29_Y18_N12
\Mips|BO|reg|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][24]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[4][24]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][24]~regout\,
	combout => \Mips|BO|reg|Mux7~12_combout\);

-- Location: LCCOMB_X32_Y18_N22
\Mips|BO|reg|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~13_combout\ = (\Mips|BO|reg|Mux7~12_combout\ & (((\Mips|BO|reg|CurrentState[7][24]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux7~12_combout\ & (\Mips|BO|reg|CurrentState[5][24]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][24]~regout\,
	datab => \Mips|BO|reg|CurrentState[7][24]~regout\,
	datac => \Mips|BO|reg|Mux7~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux7~13_combout\);

-- Location: LCCOMB_X32_Y18_N8
\Mips|BO|reg|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux7~13_combout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux7~15_combout\,
	datad => \Mips|BO|reg|Mux7~13_combout\,
	combout => \Mips|BO|reg|Mux7~16_combout\);

-- Location: LCFF_X35_Y16_N1
\Mips|BO|reg|CurrentState[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][24]~regout\);

-- Location: LCCOMB_X35_Y17_N24
\Mips|BO|reg|Equal0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~42_combout\ = (\Mips|BO|reg|Equal0~14_combout\ & \Mips|BO|reg|Equal0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~14_combout\,
	datab => \Mips|BO|reg|Equal0~26_combout\,
	combout => \Mips|BO|reg|Equal0~42_combout\);

-- Location: LCFF_X35_Y16_N7
\Mips|BO|reg|CurrentState[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][24]~regout\);

-- Location: LCCOMB_X35_Y16_N0
\Mips|BO|reg|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[14][24]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[14][24]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][24]~regout\,
	combout => \Mips|BO|reg|Mux7~17_combout\);

-- Location: LCFF_X35_Y18_N3
\Mips|BO|reg|CurrentState[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][24]~regout\);

-- Location: LCCOMB_X35_Y18_N28
\Mips|BO|reg|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux7~17_combout\ & ((\Mips|BO|reg|CurrentState[15][24]~regout\))) # (!\Mips|BO|reg|Mux7~17_combout\ & (\Mips|BO|reg|CurrentState[13][24]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux7~17_combout\,
	datad => \Mips|BO|reg|CurrentState[15][24]~regout\,
	combout => \Mips|BO|reg|Mux7~18_combout\);

-- Location: LCFF_X28_Y16_N1
\Mips|BO|RDM|CurrentState[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(25),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(25));

-- Location: LCCOMB_X29_Y15_N8
\Mips|BO|muxB|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Equal2~1_combout\ = (\Mips|BC|current_state.S1~regout\) # ((\Mips|BC|current_state.S2~regout\) # (!\Mips|BC|current_state.S0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S1~regout\,
	datab => \Mips|BC|current_state.S0~regout\,
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Equal2~1_combout\);

-- Location: LCFF_X29_Y14_N21
\Mips|BO|RI|CurrentState[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(10),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(10));

-- Location: LCCOMB_X29_Y15_N24
\Mips|BO|muxB|Output[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[12]~26_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & ((\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RegB|CurrentState\(12))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(12),
	datab => \Mips|BO|muxB|Output[1]~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(12),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[12]~26_combout\);

-- Location: LCCOMB_X30_Y15_N30
\Mips|BO|muxB|Output[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[12]~27_combout\ = (\Mips|BO|muxB|Output[12]~26_combout\) # ((!\Mips|BO|muxB|Equal2~0_combout\ & (!\Mips|BO|muxB|Output[1]~0_combout\ & \Mips|BO|RI|CurrentState\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|muxB|Output[1]~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(10),
	datad => \Mips|BO|muxB|Output[12]~26_combout\,
	combout => \Mips|BO|muxB|Output[12]~27_combout\);

-- Location: LCFF_X28_Y15_N21
\Mips|BO|RI|CurrentState[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(9),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(9));

-- Location: LCCOMB_X28_Y15_N22
\Mips|BO|muxB|Output[11]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[11]~28_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(11))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RI|CurrentState\(11))) # 
-- (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RegB|CurrentState\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S1~regout\,
	datab => \Mips|BC|current_state.S2~regout\,
	datac => \Mips|BO|RI|CurrentState\(11),
	datad => \Mips|BO|RegB|CurrentState\(11),
	combout => \Mips|BO|muxB|Output[11]~28_combout\);

-- Location: LCCOMB_X28_Y15_N12
\Mips|BO|muxB|Output[11]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[11]~29_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|muxB|Output[11]~28_combout\)))) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|RI|CurrentState\(9) & (!\Mips|BO|muxB|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[1]~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(9),
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Output[11]~28_combout\,
	combout => \Mips|BO|muxB|Output[11]~29_combout\);

-- Location: LCFF_X34_Y16_N17
\Mips|BO|reg|CurrentState[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][7]~regout\);

-- Location: LCFF_X34_Y16_N27
\Mips|BO|reg|CurrentState[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][7]~regout\);

-- Location: LCCOMB_X34_Y16_N16
\Mips|BO|reg|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[13][7]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[13][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][7]~regout\,
	combout => \Mips|BO|reg|Mux24~17_combout\);

-- Location: LCFF_X33_Y18_N23
\Mips|BO|reg|CurrentState[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][7]~regout\);

-- Location: LCFF_X33_Y17_N7
\Mips|BO|RI|CurrentState[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(22),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(22));

-- Location: LCCOMB_X33_Y18_N22
\Mips|BO|reg|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~18_combout\ = (\Mips|BO|reg|Mux24~17_combout\ & (((\Mips|BO|reg|CurrentState[15][7]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux24~17_combout\ & (\Mips|BO|reg|CurrentState[14][7]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][7]~regout\,
	datab => \Mips|BO|reg|Mux24~17_combout\,
	datac => \Mips|BO|reg|CurrentState[15][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux24~18_combout\);

-- Location: LCFF_X32_Y19_N17
\Mips|BO|reg|CurrentState[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][7]~regout\);

-- Location: LCFF_X32_Y20_N17
\Mips|BO|reg|CurrentState[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][7]~regout\);

-- Location: LCCOMB_X32_Y19_N18
\Mips|BO|reg|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][7]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[5][7]~regout\,
	datac => \Mips|BO|reg|CurrentState[4][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux24~10_combout\);

-- Location: LCFF_X32_Y19_N1
\Mips|BO|reg|CurrentState[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][7]~regout\);

-- Location: LCFF_X31_Y19_N11
\Mips|BO|reg|CurrentState[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][7]~regout\);

-- Location: LCCOMB_X32_Y19_N0
\Mips|BO|reg|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux24~10_combout\ & (\Mips|BO|reg|CurrentState[7][7]~regout\)) # (!\Mips|BO|reg|Mux24~10_combout\ & ((\Mips|BO|reg|CurrentState[6][7]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux24~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux24~10_combout\,
	datac => \Mips|BO|reg|CurrentState[7][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][7]~regout\,
	combout => \Mips|BO|reg|Mux24~11_combout\);

-- Location: LCCOMB_X34_Y20_N30
\Mips|BO|reg|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~19_combout\ = (\Mips|BO|reg|Mux24~16_combout\ & ((\Mips|BO|reg|Mux24~18_combout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux24~16_combout\ & (((\Mips|BO|RI|CurrentState\(23) & \Mips|BO|reg|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux24~16_combout\,
	datab => \Mips|BO|reg|Mux24~18_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux24~11_combout\,
	combout => \Mips|BO|reg|Mux24~19_combout\);

-- Location: LCCOMB_X40_Y14_N26
\Mips|BO|reg|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~18_combout\ = (\Mips|BO|reg|Equal0~1_combout\ & \Mips|BO|reg|Equal0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~1_combout\,
	datad => \Mips|BO|reg|Equal0~16_combout\,
	combout => \Mips|BO|reg|Equal0~18_combout\);

-- Location: LCFF_X41_Y12_N5
\Mips|BO|reg|CurrentState[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][7]~regout\);

-- Location: LCCOMB_X36_Y15_N28
\Mips|BO|reg|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~15_combout\ = (\Mips|BO|reg|Equal0~1_combout\ & \Mips|BO|reg|Equal0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~1_combout\,
	datad => \Mips|BO|reg|Equal0~14_combout\,
	combout => \Mips|BO|reg|Equal0~15_combout\);

-- Location: LCFF_X42_Y12_N3
\Mips|BO|reg|CurrentState[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][7]~regout\);

-- Location: LCCOMB_X42_Y12_N2
\Mips|BO|reg|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][7]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[16][7]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux24~4_combout\);

-- Location: LCCOMB_X36_Y15_N22
\Mips|BO|reg|Equal0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~19_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~4_combout\,
	datad => \Mips|BO|reg|Equal0~14_combout\,
	combout => \Mips|BO|reg|Equal0~19_combout\);

-- Location: LCFF_X42_Y14_N5
\Mips|BO|reg|CurrentState[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][7]~regout\);

-- Location: LCCOMB_X42_Y14_N10
\Mips|BO|reg|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~5_combout\ = (\Mips|BO|reg|Mux24~4_combout\ & (((\Mips|BO|reg|CurrentState[28][7]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux24~4_combout\ & (\Mips|BO|reg|CurrentState[24][7]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][7]~regout\,
	datab => \Mips|BO|reg|Mux24~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux24~5_combout\);

-- Location: LCCOMB_X45_Y14_N0
\Mips|BO|reg|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|CurrentState[22][7]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[22][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][7]~regout\,
	combout => \Mips|BO|reg|Mux24~2_combout\);

-- Location: LCFF_X42_Y14_N19
\Mips|BO|reg|CurrentState[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][7]~regout\);

-- Location: LCCOMB_X45_Y15_N18
\Mips|BO|reg|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~3_combout\ = (\Mips|BO|reg|Mux24~2_combout\ & (((\Mips|BO|reg|CurrentState[30][7]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux24~2_combout\ & (\Mips|BO|reg|CurrentState[26][7]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][7]~regout\,
	datab => \Mips|BO|reg|Mux24~2_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[30][7]~regout\,
	combout => \Mips|BO|reg|Mux24~3_combout\);

-- Location: LCCOMB_X38_Y19_N4
\Mips|BO|reg|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux24~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux24~5_combout\,
	datad => \Mips|BO|reg|Mux24~3_combout\,
	combout => \Mips|BO|reg|Mux24~6_combout\);

-- Location: LCFF_X40_Y19_N25
\Mips|BO|reg|CurrentState[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[7]~25_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][7]~regout\);

-- Location: LCCOMB_X40_Y19_N24
\Mips|BO|reg|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~8_combout\ = (\Mips|BO|reg|Mux24~7_combout\ & (((\Mips|BO|reg|CurrentState[31][7]~regout\)) # (!\Mips|BO|RI|CurrentState\(23)))) # (!\Mips|BO|reg|Mux24~7_combout\ & (\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[23][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux24~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][7]~regout\,
	datad => \Mips|BO|reg|CurrentState[31][7]~regout\,
	combout => \Mips|BO|reg|Mux24~8_combout\);

-- Location: LCCOMB_X44_Y17_N30
\Mips|BO|reg|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[25][7]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[25][7]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[17][7]~regout\,
	combout => \Mips|BO|reg|Mux24~0_combout\);

-- Location: LCCOMB_X44_Y17_N20
\Mips|BO|reg|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~1_combout\ = (\Mips|BO|reg|Mux24~0_combout\ & (((\Mips|BO|reg|CurrentState[29][7]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux24~0_combout\ & (\Mips|BO|reg|CurrentState[21][7]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][7]~regout\,
	datab => \Mips|BO|reg|Mux24~0_combout\,
	datac => \Mips|BO|reg|CurrentState[29][7]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux24~1_combout\);

-- Location: LCCOMB_X38_Y19_N18
\Mips|BO|reg|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux24~6_combout\ & (\Mips|BO|reg|Mux24~8_combout\)) # (!\Mips|BO|reg|Mux24~6_combout\ & ((\Mips|BO|reg|Mux24~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux24~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux24~6_combout\,
	datac => \Mips|BO|reg|Mux24~8_combout\,
	datad => \Mips|BO|reg|Mux24~1_combout\,
	combout => \Mips|BO|reg|Mux24~9_combout\);

-- Location: LCCOMB_X31_Y13_N30
\Mips|BO|reg|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux24~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux24~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux24~19_combout\,
	datad => \Mips|BO|reg|Mux24~9_combout\,
	combout => \Mips|BO|reg|Mux24~20_combout\);

-- Location: LCFF_X31_Y13_N31
\Mips|BO|RegA|CurrentState[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux24~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(7));

-- Location: LCCOMB_X31_Y13_N10
\Mips|BO|mux3|Output[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[7]~13_combout\ = (\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(5))) # (!\Mips|BC|current_state.S9~regout\ & (((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & \Mips|BO|ULA1|Output[7]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(5),
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|ULA1|Output[7]~107_combout\,
	combout => \Mips|BO|mux3|Output[7]~13_combout\);

-- Location: LCCOMB_X31_Y13_N14
\Mips|BO|mux3|Output[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[7]~14_combout\ = (\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULASaida|CurrentState\(7)))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|mux3|Output[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(7),
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|mux3|Output[7]~13_combout\,
	combout => \Mips|BO|mux3|Output[7]~14_combout\);

-- Location: LCFF_X31_Y13_N15
\Mips|BO|PC|CurrentState[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[7]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(7));

-- Location: LCCOMB_X31_Y13_N20
\Mips|BO|muxA|Output[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[7]~25_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(7)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(7),
	datac => \Mips|BO|PC|CurrentState\(7),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[7]~25_combout\);

-- Location: LCFF_X29_Y14_N31
\Mips|BO|RI|CurrentState[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(4),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(4));

-- Location: LCCOMB_X29_Y14_N2
\Mips|BO|muxB|Output[6]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[6]~39_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|muxB|Output[6]~38_combout\)) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|RI|CurrentState\(4) & !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[6]~38_combout\,
	datab => \Mips|BO|RI|CurrentState\(4),
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \Mips|BO|muxB|Output[6]~39_combout\);

-- Location: LCFF_X29_Y15_N7
\Mips|BO|RI|CurrentState[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(2),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(2));

-- Location: LCCOMB_X29_Y14_N22
\Mips|BO|muxB|Output[4]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[4]~42_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(4))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RI|CurrentState\(4)))) # 
-- (!\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RegB|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(4),
	datab => \Mips|BO|RI|CurrentState\(4),
	datac => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[4]~42_combout\);

-- Location: LCCOMB_X30_Y15_N26
\Mips|BO|muxB|Output[4]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[4]~43_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|muxB|Output[4]~42_combout\)))) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (!\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RI|CurrentState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|muxB|Output[1]~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(2),
	datad => \Mips|BO|muxB|Output[4]~42_combout\,
	combout => \Mips|BO|muxB|Output[4]~43_combout\);

-- Location: LCFF_X27_Y14_N13
\Mips|BO|RDM|CurrentState[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(13),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(13));

-- Location: LCCOMB_X30_Y12_N4
\Mips|BO|muxB|Output[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[13]~24_combout\ = (\Mips|BC|current_state.S2~regout\ & (((\Mips|BO|RI|CurrentState\(13))))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BC|current_state.S1~regout\ & ((\Mips|BO|RI|CurrentState\(13)))) # 
-- (!\Mips|BC|current_state.S1~regout\ & (\Mips|BO|RegB|CurrentState\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(13),
	datab => \Mips|BC|current_state.S2~regout\,
	datac => \Mips|BO|RI|CurrentState\(13),
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Output[13]~24_combout\);

-- Location: LCCOMB_X30_Y12_N0
\Mips|BO|muxB|Output[13]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[13]~25_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|muxB|Output[13]~24_combout\)))) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|RI|CurrentState\(11) & ((!\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[1]~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(11),
	datac => \Mips|BO|muxB|Output[13]~24_combout\,
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[13]~25_combout\);

-- Location: LCCOMB_X27_Y12_N30
\Mips|BO|mux3|Output[12]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[12]~23_combout\ = (\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(10) & !\Mips|BC|current_state.S8~regout\)) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|RI|CurrentState\(10),
	datad => \Mips|BC|current_state.S8~regout\,
	combout => \Mips|BO|mux3|Output[12]~23_combout\);

-- Location: LCCOMB_X27_Y12_N14
\Mips|BO|mux3|Output[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[12]~24_combout\ = (\Mips|BC|current_state.S9~regout\ & (((\Mips|BO|mux3|Output[12]~23_combout\)))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|mux3|Output[12]~23_combout\ & ((\Mips|BO|ULASaida|CurrentState\(12)))) # 
-- (!\Mips|BO|mux3|Output[12]~23_combout\ & (\Mips|BO|ULA1|Output[12]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[12]~144_combout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(12),
	datad => \Mips|BO|mux3|Output[12]~23_combout\,
	combout => \Mips|BO|mux3|Output[12]~24_combout\);

-- Location: LCFF_X27_Y12_N15
\Mips|BO|PC|CurrentState[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[12]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(12));

-- Location: LCCOMB_X30_Y13_N22
\Mips|BO|muxA|Output[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[12]~20_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(12)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegA|CurrentState\(12),
	datac => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|PC|CurrentState\(12),
	combout => \Mips|BO|muxA|Output[12]~20_combout\);

-- Location: LCCOMB_X30_Y16_N10
\Mips|BO|mux3|Output[14]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[14]~27_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|RI|CurrentState\(12)))) # (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULA1|Output[14]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|ULA1|Output[14]~64_combout\,
	datad => \Mips|BO|RI|CurrentState\(12),
	combout => \Mips|BO|mux3|Output[14]~27_combout\);

-- Location: LCCOMB_X30_Y16_N0
\Mips|BO|mux3|Output[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[14]~28_combout\ = (\Mips|BO|mux3|Output[14]~27_combout\) # ((\Mips|BO|ULASaida|CurrentState\(14) & (!\Mips|BC|current_state.S9~regout\ & \Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(14),
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|mux3|Output[14]~27_combout\,
	combout => \Mips|BO|mux3|Output[14]~28_combout\);

-- Location: LCFF_X30_Y16_N1
\Mips|BO|PC|CurrentState[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[14]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(14));

-- Location: LCFF_X44_Y14_N9
\Mips|BO|reg|CurrentState[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][14]~regout\);

-- Location: LCFF_X41_Y14_N9
\Mips|BO|reg|CurrentState[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][14]~regout\);

-- Location: LCCOMB_X44_Y14_N8
\Mips|BO|reg|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][14]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][14]~regout\,
	combout => \Mips|BO|reg|Mux17~0_combout\);

-- Location: LCFF_X44_Y14_N7
\Mips|BO|reg|CurrentState[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][14]~regout\);

-- Location: LCCOMB_X44_Y14_N6
\Mips|BO|reg|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~1_combout\ = (\Mips|BO|reg|Mux17~0_combout\ & ((\Mips|BO|reg|CurrentState[30][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux17~0_combout\ & (((\Mips|BO|reg|CurrentState[22][14]~regout\ & 
-- \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][14]~regout\,
	datab => \Mips|BO|reg|Mux17~0_combout\,
	datac => \Mips|BO|reg|CurrentState[22][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux17~1_combout\);

-- Location: LCFF_X38_Y16_N27
\Mips|BO|reg|CurrentState[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][14]~regout\);

-- Location: LCFF_X43_Y16_N25
\Mips|BO|reg|CurrentState[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][14]~regout\);

-- Location: LCCOMB_X42_Y16_N24
\Mips|BO|reg|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][14]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][14]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[19][14]~regout\,
	combout => \Mips|BO|reg|Mux17~7_combout\);

-- Location: LCCOMB_X38_Y16_N26
\Mips|BO|reg|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux17~7_combout\ & (\Mips|BO|reg|CurrentState[31][14]~regout\)) # (!\Mips|BO|reg|Mux17~7_combout\ & ((\Mips|BO|reg|CurrentState[27][14]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][14]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[27][14]~regout\,
	datad => \Mips|BO|reg|Mux17~7_combout\,
	combout => \Mips|BO|reg|Mux17~8_combout\);

-- Location: LCFF_X37_Y14_N5
\Mips|BO|reg|CurrentState[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][14]~regout\);

-- Location: LCCOMB_X38_Y14_N30
\Mips|BO|reg|CurrentState[24][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[24][14]~feeder_combout\ = \Mips|BO|mux2|Output[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[14]~18_combout\,
	combout => \Mips|BO|reg|CurrentState[24][14]~feeder_combout\);

-- Location: LCCOMB_X38_Y14_N18
\Mips|BO|reg|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~17_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~4_combout\,
	datac => \Mips|BO|reg|Equal0~16_combout\,
	combout => \Mips|BO|reg|Equal0~17_combout\);

-- Location: LCFF_X38_Y14_N31
\Mips|BO|reg|CurrentState[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[24][14]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][14]~regout\);

-- Location: LCCOMB_X41_Y13_N20
\Mips|BO|reg|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23)) # (\Mips|BO|reg|CurrentState[24][14]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[16][14]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][14]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[24][14]~regout\,
	combout => \Mips|BO|reg|Mux17~4_combout\);

-- Location: LCCOMB_X37_Y14_N4
\Mips|BO|reg|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux17~4_combout\ & (\Mips|BO|reg|CurrentState[28][14]~regout\)) # (!\Mips|BO|reg|Mux17~4_combout\ & ((\Mips|BO|reg|CurrentState[20][14]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][14]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[20][14]~regout\,
	datad => \Mips|BO|reg|Mux17~4_combout\,
	combout => \Mips|BO|reg|Mux17~5_combout\);

-- Location: LCFF_X43_Y20_N19
\Mips|BO|reg|CurrentState[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][14]~regout\);

-- Location: LCFF_X43_Y20_N13
\Mips|BO|reg|CurrentState[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][14]~regout\);

-- Location: LCCOMB_X43_Y20_N18
\Mips|BO|reg|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][14]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][14]~regout\,
	combout => \Mips|BO|reg|Mux17~2_combout\);

-- Location: LCFF_X42_Y20_N9
\Mips|BO|reg|CurrentState[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][14]~regout\);

-- Location: LCFF_X42_Y20_N23
\Mips|BO|reg|CurrentState[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][14]~regout\);

-- Location: LCCOMB_X42_Y20_N8
\Mips|BO|reg|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux17~2_combout\ & ((\Mips|BO|reg|CurrentState[29][14]~regout\))) # (!\Mips|BO|reg|Mux17~2_combout\ & (\Mips|BO|reg|CurrentState[25][14]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux17~2_combout\,
	datac => \Mips|BO|reg|CurrentState[25][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[29][14]~regout\,
	combout => \Mips|BO|reg|Mux17~3_combout\);

-- Location: LCCOMB_X37_Y12_N12
\Mips|BO|reg|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux17~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux17~5_combout\,
	datad => \Mips|BO|reg|Mux17~3_combout\,
	combout => \Mips|BO|reg|Mux17~6_combout\);

-- Location: LCCOMB_X37_Y12_N26
\Mips|BO|reg|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux17~6_combout\ & ((\Mips|BO|reg|Mux17~8_combout\))) # (!\Mips|BO|reg|Mux17~6_combout\ & (\Mips|BO|reg|Mux17~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux17~1_combout\,
	datac => \Mips|BO|reg|Mux17~8_combout\,
	datad => \Mips|BO|reg|Mux17~6_combout\,
	combout => \Mips|BO|reg|Mux17~9_combout\);

-- Location: LCFF_X35_Y18_N5
\Mips|BO|reg|CurrentState[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][14]~regout\);

-- Location: LCFF_X35_Y16_N9
\Mips|BO|reg|CurrentState[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][14]~regout\);

-- Location: LCFF_X35_Y16_N3
\Mips|BO|reg|CurrentState[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][14]~regout\);

-- Location: LCCOMB_X35_Y16_N2
\Mips|BO|reg|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[14][14]~regout\) # (\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[12][14]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[12][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux17~17_combout\);

-- Location: LCCOMB_X35_Y18_N20
\Mips|BO|reg|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~18_combout\ = (\Mips|BO|reg|Mux17~17_combout\ & ((\Mips|BO|reg|CurrentState[15][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux17~17_combout\ & (((\Mips|BO|reg|CurrentState[13][14]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][14]~regout\,
	datab => \Mips|BO|reg|CurrentState[13][14]~regout\,
	datac => \Mips|BO|reg|Mux17~17_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux17~18_combout\);

-- Location: LCFF_X38_Y18_N3
\Mips|BO|reg|CurrentState[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][14]~regout\);

-- Location: LCFF_X35_Y13_N29
\Mips|BO|reg|CurrentState[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][14]~regout\);

-- Location: LCFF_X35_Y13_N15
\Mips|BO|reg|CurrentState[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][14]~regout\);

-- Location: LCCOMB_X35_Y13_N14
\Mips|BO|reg|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][14]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[1][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux17~14_combout\);

-- Location: LCFF_X38_Y18_N1
\Mips|BO|reg|CurrentState[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][14]~regout\);

-- Location: LCCOMB_X38_Y18_N8
\Mips|BO|reg|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux17~14_combout\ & (\Mips|BO|reg|CurrentState[3][14]~regout\)) # (!\Mips|BO|reg|Mux17~14_combout\ & ((\Mips|BO|reg|CurrentState[2][14]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[3][14]~regout\,
	datac => \Mips|BO|reg|Mux17~14_combout\,
	datad => \Mips|BO|reg|CurrentState[2][14]~regout\,
	combout => \Mips|BO|reg|Mux17~15_combout\);

-- Location: LCFF_X31_Y18_N27
\Mips|BO|reg|CurrentState[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][14]~regout\);

-- Location: LCFF_X29_Y18_N29
\Mips|BO|reg|CurrentState[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][14]~regout\);

-- Location: LCFF_X29_Y18_N7
\Mips|BO|reg|CurrentState[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][14]~regout\);

-- Location: LCCOMB_X29_Y18_N28
\Mips|BO|reg|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][14]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][14]~regout\,
	combout => \Mips|BO|reg|Mux17~12_combout\);

-- Location: LCCOMB_X31_Y18_N18
\Mips|BO|reg|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~13_combout\ = (\Mips|BO|reg|Mux17~12_combout\ & ((\Mips|BO|reg|CurrentState[7][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux17~12_combout\ & (((\Mips|BO|reg|CurrentState[5][14]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][14]~regout\,
	datab => \Mips|BO|reg|CurrentState[5][14]~regout\,
	datac => \Mips|BO|reg|Mux17~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux17~13_combout\);

-- Location: LCCOMB_X38_Y18_N22
\Mips|BO|reg|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|Mux17~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux17~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux17~15_combout\,
	datad => \Mips|BO|reg|Mux17~13_combout\,
	combout => \Mips|BO|reg|Mux17~16_combout\);

-- Location: LCCOMB_X38_Y18_N24
\Mips|BO|reg|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux17~16_combout\ & ((\Mips|BO|reg|Mux17~18_combout\))) # (!\Mips|BO|reg|Mux17~16_combout\ & (\Mips|BO|reg|Mux17~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux17~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux17~18_combout\,
	datad => \Mips|BO|reg|Mux17~16_combout\,
	combout => \Mips|BO|reg|Mux17~19_combout\);

-- Location: LCCOMB_X30_Y16_N24
\Mips|BO|reg|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux17~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux17~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datab => \Mips|BO|reg|Mux17~9_combout\,
	datad => \Mips|BO|reg|Mux17~19_combout\,
	combout => \Mips|BO|reg|Mux17~20_combout\);

-- Location: LCFF_X30_Y16_N25
\Mips|BO|RegA|CurrentState[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux17~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(14));

-- Location: LCCOMB_X30_Y16_N18
\Mips|BO|muxA|Output[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[14]~18_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(14))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(14),
	datac => \Mips|BO|RegA|CurrentState\(14),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[14]~18_combout\);

-- Location: LCCOMB_X30_Y16_N4
\Mips|BO|ULA1|Output[14]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[14]~62_combout\ = (\Mips|BO|muxB|Output[14]~23_combout\ & ((\Mips|BO|muxA|Output[14]~18_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[14]~23_combout\ & (\Mips|BO|muxA|Output[14]~18_combout\ & 
-- !\Mips|BO|ULA1|Output[13]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[14]~23_combout\,
	datab => \Mips|BO|muxA|Output[14]~18_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[14]~62_combout\);

-- Location: LCFF_X27_Y14_N29
\Mips|BO|RDM|CurrentState[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(15),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(15));

-- Location: LCCOMB_X35_Y14_N12
\Mips|BO|mux2|Output[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[15]~17_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(15)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(15),
	datab => \Mips|BO|RDM|CurrentState\(15),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[15]~17_combout\);

-- Location: LCFF_X33_Y19_N3
\Mips|BO|reg|CurrentState[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][15]~regout\);

-- Location: LCFF_X33_Y20_N11
\Mips|BO|reg|CurrentState[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][15]~regout\);

-- Location: LCCOMB_X33_Y20_N18
\Mips|BO|reg|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~11_combout\ = (\Mips|BO|reg|Mux48~10_combout\ & (((\Mips|BO|reg|CurrentState[7][15]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux48~10_combout\ & (\Mips|BO|reg|CurrentState[6][15]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux48~10_combout\,
	datab => \Mips|BO|reg|CurrentState[6][15]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[7][15]~regout\,
	combout => \Mips|BO|reg|Mux48~11_combout\);

-- Location: LCFF_X33_Y18_N3
\Mips|BO|reg|CurrentState[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][15]~regout\);

-- Location: LCFF_X33_Y18_N9
\Mips|BO|reg|CurrentState[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][15]~regout\);

-- Location: LCFF_X35_Y12_N3
\Mips|BO|reg|CurrentState[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][15]~regout\);

-- Location: LCCOMB_X35_Y12_N2
\Mips|BO|reg|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[13][15]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[12][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux48~17_combout\);

-- Location: LCCOMB_X33_Y18_N8
\Mips|BO|reg|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux48~17_combout\ & ((\Mips|BO|reg|CurrentState[15][15]~regout\))) # (!\Mips|BO|reg|Mux48~17_combout\ & (\Mips|BO|reg|CurrentState[14][15]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][15]~regout\,
	datad => \Mips|BO|reg|Mux48~17_combout\,
	combout => \Mips|BO|reg|Mux48~18_combout\);

-- Location: LCCOMB_X33_Y20_N20
\Mips|BO|reg|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~19_combout\ = (\Mips|BO|reg|Mux48~16_combout\ & (((\Mips|BO|reg|Mux48~18_combout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux48~16_combout\ & (\Mips|BO|reg|Mux48~11_combout\ & ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux48~16_combout\,
	datab => \Mips|BO|reg|Mux48~11_combout\,
	datac => \Mips|BO|reg|Mux48~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux48~19_combout\);

-- Location: LCFF_X41_Y12_N27
\Mips|BO|reg|CurrentState[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][15]~regout\);

-- Location: LCFF_X42_Y12_N1
\Mips|BO|reg|CurrentState[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][15]~regout\);

-- Location: LCCOMB_X41_Y12_N26
\Mips|BO|reg|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][15]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][15]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][15]~regout\,
	combout => \Mips|BO|reg|Mux48~4_combout\);

-- Location: LCFF_X42_Y13_N7
\Mips|BO|reg|CurrentState[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][15]~regout\);

-- Location: LCFF_X42_Y13_N13
\Mips|BO|reg|CurrentState[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][15]~regout\);

-- Location: LCCOMB_X42_Y13_N6
\Mips|BO|reg|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~5_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux48~4_combout\ & (\Mips|BO|reg|CurrentState[28][15]~regout\)) # (!\Mips|BO|reg|Mux48~4_combout\ & ((\Mips|BO|reg|CurrentState[24][15]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux48~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux48~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][15]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][15]~regout\,
	combout => \Mips|BO|reg|Mux48~5_combout\);

-- Location: LCFF_X41_Y14_N1
\Mips|BO|reg|CurrentState[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][15]~regout\);

-- Location: LCFF_X41_Y14_N11
\Mips|BO|reg|CurrentState[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][15]~regout\);

-- Location: LCFF_X45_Y14_N7
\Mips|BO|reg|CurrentState[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][15]~regout\);

-- Location: LCCOMB_X45_Y14_N6
\Mips|BO|reg|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[22][15]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[18][15]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[18][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux48~2_combout\);

-- Location: LCCOMB_X41_Y14_N10
\Mips|BO|reg|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux48~2_combout\ & ((\Mips|BO|reg|CurrentState[30][15]~regout\))) # (!\Mips|BO|reg|Mux48~2_combout\ & (\Mips|BO|reg|CurrentState[26][15]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[26][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][15]~regout\,
	datad => \Mips|BO|reg|Mux48~2_combout\,
	combout => \Mips|BO|reg|Mux48~3_combout\);

-- Location: LCCOMB_X41_Y15_N20
\Mips|BO|reg|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux48~3_combout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux48~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux48~3_combout\,
	combout => \Mips|BO|reg|Mux48~6_combout\);

-- Location: LCFF_X44_Y18_N1
\Mips|BO|reg|CurrentState[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][15]~regout\);

-- Location: LCFF_X43_Y18_N23
\Mips|BO|reg|CurrentState[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][15]~regout\);

-- Location: LCCOMB_X43_Y18_N22
\Mips|BO|reg|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[25][15]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[17][15]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux48~0_combout\);

-- Location: LCFF_X43_Y18_N1
\Mips|BO|reg|CurrentState[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][15]~regout\);

-- Location: LCCOMB_X43_Y18_N0
\Mips|BO|reg|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~1_combout\ = (\Mips|BO|reg|Mux48~0_combout\ & (((\Mips|BO|reg|CurrentState[29][15]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux48~0_combout\ & (\Mips|BO|reg|CurrentState[21][15]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][15]~regout\,
	datab => \Mips|BO|reg|Mux48~0_combout\,
	datac => \Mips|BO|reg|CurrentState[29][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux48~1_combout\);

-- Location: LCCOMB_X42_Y21_N28
\Mips|BO|reg|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux48~6_combout\ & (\Mips|BO|reg|Mux48~8_combout\)) # (!\Mips|BO|reg|Mux48~6_combout\ & ((\Mips|BO|reg|Mux48~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux48~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux48~6_combout\,
	datad => \Mips|BO|reg|Mux48~1_combout\,
	combout => \Mips|BO|reg|Mux48~9_combout\);

-- Location: LCCOMB_X30_Y12_N16
\Mips|BO|reg|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux48~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux48~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux48~19_combout\,
	datac => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux48~9_combout\,
	combout => \Mips|BO|reg|Mux48~20_combout\);

-- Location: LCFF_X30_Y12_N17
\Mips|BO|RegB|CurrentState[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux48~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(15));

-- Location: LCFF_X33_Y12_N17
\Mips|BO|RDM|CurrentState[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(30),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(30));

-- Location: LCCOMB_X32_Y12_N18
\Mips|BO|ULA1|Output[30]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[30]~149_combout\ = (\Mips|BO|ULA1|Output[30]~100_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[30]~100_combout\,
	datab => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|RI|CurrentState\(3),
	combout => \Mips|BO|ULA1|Output[30]~149_combout\);

-- Location: LCFF_X32_Y12_N19
\Mips|BO|ULASaida|CurrentState[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[30]~149_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(30));

-- Location: LCCOMB_X33_Y12_N16
\Mips|BO|mux2|Output[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[30]~2_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(30))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(30),
	datad => \Mips|BO|ULASaida|CurrentState\(30),
	combout => \Mips|BO|mux2|Output[30]~2_combout\);

-- Location: LCFF_X34_Y16_N29
\Mips|BO|reg|CurrentState[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][30]~regout\);

-- Location: LCFF_X35_Y16_N31
\Mips|BO|reg|CurrentState[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][30]~regout\);

-- Location: LCFF_X35_Y16_N21
\Mips|BO|reg|CurrentState[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][30]~regout\);

-- Location: LCCOMB_X35_Y16_N20
\Mips|BO|reg|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[14][30]~regout\) # (\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[12][30]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[12][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux33~17_combout\);

-- Location: LCCOMB_X34_Y16_N28
\Mips|BO|reg|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux33~17_combout\ & (\Mips|BO|reg|CurrentState[15][30]~regout\)) # (!\Mips|BO|reg|Mux33~17_combout\ & ((\Mips|BO|reg|CurrentState[13][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[13][30]~regout\,
	datad => \Mips|BO|reg|Mux33~17_combout\,
	combout => \Mips|BO|reg|Mux33~18_combout\);

-- Location: LCFF_X36_Y21_N29
\Mips|BO|reg|CurrentState[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][30]~regout\);

-- Location: LCCOMB_X38_Y21_N30
\Mips|BO|reg|CurrentState[9][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][30]~feeder_combout\ = \Mips|BO|mux2|Output[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[30]~2_combout\,
	combout => \Mips|BO|reg|CurrentState[9][30]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N18
\Mips|BO|reg|Equal0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~28_combout\ = (\Mips|BO|reg|Equal0~26_combout\ & \Mips|BO|reg|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~26_combout\,
	datad => \Mips|BO|reg|Equal0~8_combout\,
	combout => \Mips|BO|reg|Equal0~28_combout\);

-- Location: LCFF_X38_Y21_N31
\Mips|BO|reg|CurrentState[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][30]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][30]~regout\);

-- Location: LCCOMB_X38_Y21_N20
\Mips|BO|reg|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][30]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[9][30]~regout\,
	combout => \Mips|BO|reg|Mux33~10_combout\);

-- Location: LCCOMB_X35_Y18_N8
\Mips|BO|reg|Equal0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~27_combout\ = (\Mips|BO|reg|Equal0~26_combout\ & \Mips|BO|reg|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~26_combout\,
	datad => \Mips|BO|reg|Equal0~3_combout\,
	combout => \Mips|BO|reg|Equal0~27_combout\);

-- Location: LCFF_X36_Y21_N27
\Mips|BO|reg|CurrentState[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][30]~regout\);

-- Location: LCCOMB_X36_Y21_N0
\Mips|BO|reg|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux33~10_combout\ & (\Mips|BO|reg|CurrentState[11][30]~regout\)) # (!\Mips|BO|reg|Mux33~10_combout\ & ((\Mips|BO|reg|CurrentState[10][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[11][30]~regout\,
	datac => \Mips|BO|reg|Mux33~10_combout\,
	datad => \Mips|BO|reg|CurrentState[10][30]~regout\,
	combout => \Mips|BO|reg|Mux33~11_combout\);

-- Location: LCCOMB_X34_Y17_N14
\Mips|BO|reg|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~19_combout\ = (\Mips|BO|reg|Mux33~16_combout\ & ((\Mips|BO|reg|Mux33~18_combout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux33~16_combout\ & (((\Mips|BO|reg|Mux33~11_combout\ & \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux33~16_combout\,
	datab => \Mips|BO|reg|Mux33~18_combout\,
	datac => \Mips|BO|reg|Mux33~11_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux33~19_combout\);

-- Location: LCFF_X38_Y17_N15
\Mips|BO|reg|CurrentState[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][30]~regout\);

-- Location: LCCOMB_X38_Y17_N14
\Mips|BO|reg|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[23][30]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[19][30]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux33~7_combout\);

-- Location: LCCOMB_X33_Y15_N20
\Mips|BO|reg|CurrentState[27][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][30]~feeder_combout\ = \Mips|BO|mux2|Output[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[30]~2_combout\,
	combout => \Mips|BO|reg|CurrentState[27][30]~feeder_combout\);

-- Location: LCFF_X33_Y15_N21
\Mips|BO|reg|CurrentState[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][30]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][30]~regout\);

-- Location: LCCOMB_X34_Y17_N30
\Mips|BO|reg|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~8_combout\ = (\Mips|BO|reg|Mux33~7_combout\ & ((\Mips|BO|reg|CurrentState[31][30]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux33~7_combout\ & (((\Mips|BO|reg|CurrentState[27][30]~regout\ & 
-- \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][30]~regout\,
	datab => \Mips|BO|reg|Mux33~7_combout\,
	datac => \Mips|BO|reg|CurrentState[27][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux33~8_combout\);

-- Location: LCFF_X37_Y14_N3
\Mips|BO|reg|CurrentState[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][30]~regout\);

-- Location: LCFF_X37_Y14_N21
\Mips|BO|reg|CurrentState[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][30]~regout\);

-- Location: LCFF_X42_Y15_N11
\Mips|BO|reg|CurrentState[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][30]~regout\);

-- Location: LCCOMB_X42_Y15_N10
\Mips|BO|reg|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][30]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[24][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux33~4_combout\);

-- Location: LCCOMB_X37_Y14_N30
\Mips|BO|reg|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux33~4_combout\ & (\Mips|BO|reg|CurrentState[28][30]~regout\)) # (!\Mips|BO|reg|Mux33~4_combout\ & ((\Mips|BO|reg|CurrentState[20][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[28][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][30]~regout\,
	datad => \Mips|BO|reg|Mux33~4_combout\,
	combout => \Mips|BO|reg|Mux33~5_combout\);

-- Location: LCFF_X43_Y20_N25
\Mips|BO|reg|CurrentState[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][30]~regout\);

-- Location: LCFF_X43_Y20_N31
\Mips|BO|reg|CurrentState[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][30]~regout\);

-- Location: LCCOMB_X43_Y20_N24
\Mips|BO|reg|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[21][30]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[21][30]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][30]~regout\,
	combout => \Mips|BO|reg|Mux33~2_combout\);

-- Location: LCFF_X42_Y20_N17
\Mips|BO|reg|CurrentState[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][30]~regout\);

-- Location: LCFF_X42_Y20_N11
\Mips|BO|reg|CurrentState[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][30]~regout\);

-- Location: LCCOMB_X42_Y20_N16
\Mips|BO|reg|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux33~2_combout\ & (\Mips|BO|reg|CurrentState[29][30]~regout\)) # (!\Mips|BO|reg|Mux33~2_combout\ & ((\Mips|BO|reg|CurrentState[25][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux33~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux33~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][30]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][30]~regout\,
	combout => \Mips|BO|reg|Mux33~3_combout\);

-- Location: LCCOMB_X34_Y17_N12
\Mips|BO|reg|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux33~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux33~5_combout\,
	datad => \Mips|BO|reg|Mux33~3_combout\,
	combout => \Mips|BO|reg|Mux33~6_combout\);

-- Location: LCCOMB_X34_Y17_N0
\Mips|BO|reg|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux33~6_combout\ & ((\Mips|BO|reg|Mux33~8_combout\))) # (!\Mips|BO|reg|Mux33~6_combout\ & (\Mips|BO|reg|Mux33~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux33~1_combout\,
	datab => \Mips|BO|reg|Mux33~8_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux33~6_combout\,
	combout => \Mips|BO|reg|Mux33~9_combout\);

-- Location: LCCOMB_X34_Y17_N22
\Mips|BO|reg|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux33~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux33~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux33~19_combout\,
	datac => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux33~9_combout\,
	combout => \Mips|BO|reg|Mux33~20_combout\);

-- Location: LCFF_X34_Y17_N23
\Mips|BO|RegB|CurrentState[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux33~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(30));

-- Location: M4K_X26_Y15
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B58002D006CC028E00CF4029D009340261008F4036000E9C0087006AC00410052C014300DA8004200D64027300B6802A0002F4006800FE802AF008FC03E5007B4003400958018800BC8000E00B2803FD006D4034D002E4028F00D8003CB00DDC01380012003A200ABC018100350015200D00023600000039F002940087000A8022500488008A0020403210014802BC0020000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280004000060000800000007000040002020AA000080000502012080000A020A800000003C082A000000003801FC0080",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./simulation/RAMBubble.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MipsMulticiclo:Mips|blocoOperativo:BO|Memoria:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_oee1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \Mips|BC|current_state.S5~regout\,
	clk0 => \DebClk|DebouncedData~clkctrl_outclk\,
	portadatain => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N24
\Mips|BO|RDM|CurrentState[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RDM|CurrentState[31]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(31),
	combout => \Mips|BO|RDM|CurrentState[31]~feeder_combout\);

-- Location: LCFF_X27_Y16_N25
\Mips|BO|RDM|CurrentState[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RDM|CurrentState[31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(31));

-- Location: LCCOMB_X31_Y12_N16
\Mips|BO|mux3|Output[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[31]~31_combout\ = (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(31))) # (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BO|ULA1|Output[31]~146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(31),
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULA1|Output[31]~146_combout\,
	combout => \Mips|BO|mux3|Output[31]~31_combout\);

-- Location: LCCOMB_X31_Y12_N18
\Mips|BO|PC|CurrentState[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|PC|CurrentState[31]~3_combout\ = (\Mips|BO|EnableRegPC_s~17_combout\ & (\Mips|BO|EnableRegPC_s~15_combout\ & !\Mips|BO|ULA1|Output[0]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|EnableRegPC_s~17_combout\,
	datac => \Mips|BO|EnableRegPC_s~15_combout\,
	datad => \Mips|BO|ULA1|Output[0]~59_combout\,
	combout => \Mips|BO|PC|CurrentState[31]~3_combout\);

-- Location: LCCOMB_X30_Y15_N6
\Mips|BO|EnableRegPC_s~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~20_combout\ = (\Mips|BO|ULA1|Output[4]~98_combout\ & (\Mips|BO|RI|CurrentState\(3) & ((\Mips|BC|current_state.S6~regout\)))) # (!\Mips|BO|ULA1|Output[4]~98_combout\ & (((\Mips|BO|RI|CurrentState\(3) & 
-- \Mips|BC|current_state.S6~regout\)) # (!\Mips|BO|ULA1|Output[2]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[4]~98_combout\,
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|ULA1|Output[2]~96_combout\,
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|EnableRegPC_s~20_combout\);

-- Location: LCCOMB_X27_Y15_N24
\Mips|BO|RDM|CurrentState[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RDM|CurrentState[1]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(1),
	combout => \Mips|BO|RDM|CurrentState[1]~feeder_combout\);

-- Location: LCFF_X27_Y15_N25
\Mips|BO|RDM|CurrentState[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RDM|CurrentState[1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(1));

-- Location: LCCOMB_X29_Y11_N0
\Mips|BO|mux2|Output[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[1]~31_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(1)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(1),
	datab => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[1]~31_combout\);

-- Location: LCFF_X38_Y12_N19
\Mips|BO|reg|CurrentState[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][1]~regout\);

-- Location: LCFF_X38_Y17_N11
\Mips|BO|reg|CurrentState[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][1]~regout\);

-- Location: LCCOMB_X38_Y17_N10
\Mips|BO|reg|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][1]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[23][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux30~7_combout\);

-- Location: LCFF_X38_Y16_N23
\Mips|BO|reg|CurrentState[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][1]~regout\);

-- Location: LCCOMB_X38_Y16_N22
\Mips|BO|reg|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~8_combout\ = (\Mips|BO|reg|Mux30~7_combout\ & (((\Mips|BO|reg|CurrentState[31][1]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux30~7_combout\ & (\Mips|BO|reg|CurrentState[27][1]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][1]~regout\,
	datab => \Mips|BO|reg|Mux30~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux30~8_combout\);

-- Location: LCFF_X42_Y20_N31
\Mips|BO|reg|CurrentState[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][1]~regout\);

-- Location: LCFF_X42_Y20_N21
\Mips|BO|reg|CurrentState[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][1]~regout\);

-- Location: LCFF_X43_Y20_N3
\Mips|BO|reg|CurrentState[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][1]~regout\);

-- Location: LCFF_X43_Y20_N1
\Mips|BO|reg|CurrentState[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][1]~regout\);

-- Location: LCCOMB_X43_Y20_N2
\Mips|BO|reg|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][1]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][1]~regout\,
	combout => \Mips|BO|reg|Mux30~2_combout\);

-- Location: LCCOMB_X42_Y20_N20
\Mips|BO|reg|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux30~2_combout\ & (\Mips|BO|reg|CurrentState[29][1]~regout\)) # (!\Mips|BO|reg|Mux30~2_combout\ & ((\Mips|BO|reg|CurrentState[25][1]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[29][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][1]~regout\,
	datad => \Mips|BO|reg|Mux30~2_combout\,
	combout => \Mips|BO|reg|Mux30~3_combout\);

-- Location: LCCOMB_X34_Y14_N26
\Mips|BO|reg|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux30~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux30~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux30~3_combout\,
	combout => \Mips|BO|reg|Mux30~6_combout\);

-- Location: LCCOMB_X34_Y14_N20
\Mips|BO|reg|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux30~6_combout\ & ((\Mips|BO|reg|Mux30~8_combout\))) # (!\Mips|BO|reg|Mux30~6_combout\ & (\Mips|BO|reg|Mux30~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux30~1_combout\,
	datab => \Mips|BO|reg|Mux30~8_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux30~6_combout\,
	combout => \Mips|BO|reg|Mux30~9_combout\);

-- Location: LCCOMB_X34_Y18_N20
\Mips|BO|reg|CurrentState[10][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[10][1]~feeder_combout\ = \Mips|BO|mux2|Output[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[1]~31_combout\,
	combout => \Mips|BO|reg|CurrentState[10][1]~feeder_combout\);

-- Location: LCFF_X34_Y18_N21
\Mips|BO|reg|CurrentState[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[10][1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][1]~regout\);

-- Location: LCFF_X35_Y20_N3
\Mips|BO|reg|CurrentState[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][1]~regout\);

-- Location: LCCOMB_X34_Y18_N26
\Mips|BO|reg|CurrentState[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[8][1]~feeder_combout\ = \Mips|BO|mux2|Output[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[1]~31_combout\,
	combout => \Mips|BO|reg|CurrentState[8][1]~feeder_combout\);

-- Location: LCCOMB_X35_Y18_N4
\Mips|BO|reg|Equal0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~29_combout\ = (\Mips|BO|reg|Equal0~16_combout\ & \Mips|BO|reg|Equal0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~16_combout\,
	datad => \Mips|BO|reg|Equal0~26_combout\,
	combout => \Mips|BO|reg|Equal0~29_combout\);

-- Location: LCFF_X34_Y18_N27
\Mips|BO|reg|CurrentState[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[8][1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][1]~regout\);

-- Location: LCFF_X35_Y20_N29
\Mips|BO|reg|CurrentState[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][1]~regout\);

-- Location: LCCOMB_X35_Y20_N28
\Mips|BO|reg|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[9][1]~regout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[8][1]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[8][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[9][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux30~10_combout\);

-- Location: LCCOMB_X35_Y20_N2
\Mips|BO|reg|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux30~10_combout\ & ((\Mips|BO|reg|CurrentState[11][1]~regout\))) # (!\Mips|BO|reg|Mux30~10_combout\ & (\Mips|BO|reg|CurrentState[10][1]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[10][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][1]~regout\,
	datad => \Mips|BO|reg|Mux30~10_combout\,
	combout => \Mips|BO|reg|Mux30~11_combout\);

-- Location: LCFF_X32_Y19_N5
\Mips|BO|reg|CurrentState[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][1]~regout\);

-- Location: LCFF_X31_Y19_N17
\Mips|BO|reg|CurrentState[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][1]~regout\);

-- Location: LCFF_X31_Y19_N23
\Mips|BO|reg|CurrentState[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][1]~regout\);

-- Location: LCCOMB_X32_Y19_N30
\Mips|BO|reg|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][1]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][1]~regout\,
	combout => \Mips|BO|reg|Mux30~12_combout\);

-- Location: LCCOMB_X32_Y19_N4
\Mips|BO|reg|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux30~12_combout\ & (\Mips|BO|reg|CurrentState[7][1]~regout\)) # (!\Mips|BO|reg|Mux30~12_combout\ & ((\Mips|BO|reg|CurrentState[5][1]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][1]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[5][1]~regout\,
	datad => \Mips|BO|reg|Mux30~12_combout\,
	combout => \Mips|BO|reg|Mux30~13_combout\);

-- Location: LCCOMB_X34_Y14_N22
\Mips|BO|reg|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux30~13_combout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux30~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux30~13_combout\,
	combout => \Mips|BO|reg|Mux30~16_combout\);

-- Location: LCCOMB_X34_Y14_N8
\Mips|BO|reg|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux30~16_combout\ & (\Mips|BO|reg|Mux30~18_combout\)) # (!\Mips|BO|reg|Mux30~16_combout\ & ((\Mips|BO|reg|Mux30~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux30~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux30~11_combout\,
	datad => \Mips|BO|reg|Mux30~16_combout\,
	combout => \Mips|BO|reg|Mux30~19_combout\);

-- Location: LCCOMB_X30_Y11_N0
\Mips|BO|reg|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux30~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux30~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux30~9_combout\,
	datad => \Mips|BO|reg|Mux30~19_combout\,
	combout => \Mips|BO|reg|Mux30~20_combout\);

-- Location: LCFF_X30_Y11_N1
\Mips|BO|RegA|CurrentState[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux30~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(1));

-- Location: LCCOMB_X30_Y11_N16
\Mips|BO|ULA1|Output[1]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[1]~140_combout\ = (\Mips|BO|ULA1|Output[1]~102_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[1]~102_combout\,
	combout => \Mips|BO|ULA1|Output[1]~140_combout\);

-- Location: LCFF_X30_Y11_N17
\Mips|BO|ULASaida|CurrentState[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[1]~140_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(1));

-- Location: LCCOMB_X30_Y11_N24
\Mips|BO|mux3|Output[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[1]~2_combout\ = (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(1))) # (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BO|ULA1|Output[1]~140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULA1|Output[1]~140_combout\,
	datad => \Mips|BC|current_state.S8~regout\,
	combout => \Mips|BO|mux3|Output[1]~2_combout\);

-- Location: LCFF_X30_Y11_N25
\Mips|BO|PC|CurrentState[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[1]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(1));

-- Location: LCCOMB_X30_Y11_N6
\Mips|BO|muxA|Output[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[1]~31_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(1)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(1),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[1]~31_combout\);

-- Location: LCCOMB_X29_Y13_N2
\Mips|BO|ULA1|AddSub|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~2_combout\ = (\Mips|BO|muxB|Output[1]~48_combout\ & ((\Mips|BO|muxA|Output[1]~31_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~1\)) # (!\Mips|BO|muxA|Output[1]~31_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~1\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[1]~48_combout\ & ((\Mips|BO|muxA|Output[1]~31_combout\ & (\Mips|BO|ULA1|AddSub|Add0~1\ & VCC)) # (!\Mips|BO|muxA|Output[1]~31_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~1\))))
-- \Mips|BO|ULA1|AddSub|Add0~3\ = CARRY((\Mips|BO|muxB|Output[1]~48_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~1\) # (!\Mips|BO|muxA|Output[1]~31_combout\))) # (!\Mips|BO|muxB|Output[1]~48_combout\ & (!\Mips|BO|muxA|Output[1]~31_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[1]~48_combout\,
	datab => \Mips|BO|muxA|Output[1]~31_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~1\,
	combout => \Mips|BO|ULA1|AddSub|Add0~2_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~3\);

-- Location: LCCOMB_X29_Y15_N10
\Mips|BO|muxB|Output[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[1]~1_combout\ = (!\Mips|BC|current_state.S1~regout\ & (\Mips|BC|current_state.S0~regout\ & \Mips|BC|current_state.S2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S1~regout\,
	datab => \Mips|BC|current_state.S0~regout\,
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[1]~1_combout\);

-- Location: LCCOMB_X29_Y15_N4
\Mips|BO|muxB|Output[1]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[1]~48_combout\ = (\Mips|BO|RegB|CurrentState\(1) & (((\Mips|BO|RI|CurrentState\(1) & \Mips|BO|muxB|Output[1]~1_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(1) & (((\Mips|BO|RI|CurrentState\(1) & 
-- \Mips|BO|muxB|Output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(1),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(1),
	datad => \Mips|BO|muxB|Output[1]~1_combout\,
	combout => \Mips|BO|muxB|Output[1]~48_combout\);

-- Location: LCCOMB_X32_Y12_N26
\Mips|BO|ULA1|Output[1]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[1]~101_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxA|Output[1]~31_combout\ & \Mips|BO|muxB|Output[1]~48_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[1]~31_combout\) # (\Mips|BO|muxB|Output[1]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[1]~31_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxB|Output[1]~48_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[1]~101_combout\);

-- Location: LCCOMB_X32_Y12_N12
\Mips|BO|ULA1|Output[1]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[1]~102_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[1]~101_combout\ & (\Mips|BO|ULA1|AddSub|Add1~2_combout\)) # (!\Mips|BO|ULA1|Output[1]~101_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~2_combout\))))) 
-- # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[1]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|AddSub|Add1~2_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add0~2_combout\,
	datad => \Mips|BO|ULA1|Output[1]~101_combout\,
	combout => \Mips|BO|ULA1|Output[1]~102_combout\);

-- Location: LCCOMB_X32_Y14_N22
\Mips|BO|muxB|Output[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[30]~4_combout\ = (\Mips|BO|muxB|Equal2~0_combout\ & (((!\Mips|BO|muxB|Equal2~1_combout\ & \Mips|BO|RegB|CurrentState\(30))))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15)) # ((!\Mips|BO|muxB|Equal2~1_combout\ 
-- & \Mips|BO|RegB|CurrentState\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(15),
	datac => \Mips|BO|muxB|Equal2~1_combout\,
	datad => \Mips|BO|RegB|CurrentState\(30),
	combout => \Mips|BO|muxB|Output[30]~4_combout\);

-- Location: LCCOMB_X32_Y12_N14
\Mips|BO|ULA1|Output[30]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[30]~99_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxA|Output[30]~2_combout\ & \Mips|BO|muxB|Output[30]~4_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[30]~2_combout\) # (\Mips|BO|muxB|Output[30]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[30]~2_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxB|Output[30]~4_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[30]~99_combout\);

-- Location: LCCOMB_X36_Y21_N22
\Mips|BO|reg|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~11_combout\ = (\Mips|BO|reg|Mux1~10_combout\ & (((\Mips|BO|reg|CurrentState[11][30]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux1~10_combout\ & (\Mips|BO|reg|CurrentState[10][30]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux1~10_combout\,
	datab => \Mips|BO|reg|CurrentState[10][30]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[11][30]~regout\,
	combout => \Mips|BO|reg|Mux1~11_combout\);

-- Location: LCFF_X34_Y13_N31
\Mips|BO|reg|CurrentState[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][30]~regout\);

-- Location: LCFF_X34_Y13_N25
\Mips|BO|reg|CurrentState[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][30]~regout\);

-- Location: LCFF_X33_Y17_N27
\Mips|BO|reg|CurrentState[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][30]~regout\);

-- Location: LCCOMB_X37_Y17_N28
\Mips|BO|reg|CurrentState[1][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][30]~feeder_combout\ = \Mips|BO|mux2|Output[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[30]~2_combout\,
	combout => \Mips|BO|reg|CurrentState[1][30]~feeder_combout\);

-- Location: LCFF_X37_Y17_N29
\Mips|BO|reg|CurrentState[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][30]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][30]~regout\);

-- Location: LCCOMB_X33_Y17_N0
\Mips|BO|reg|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[1][30]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[0][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[0][30]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[1][30]~regout\,
	combout => \Mips|BO|reg|Mux1~14_combout\);

-- Location: LCCOMB_X34_Y13_N8
\Mips|BO|reg|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux1~14_combout\ & (\Mips|BO|reg|CurrentState[3][30]~regout\)) # (!\Mips|BO|reg|Mux1~14_combout\ & ((\Mips|BO|reg|CurrentState[2][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[3][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][30]~regout\,
	datad => \Mips|BO|reg|Mux1~14_combout\,
	combout => \Mips|BO|reg|Mux1~15_combout\);

-- Location: LCFF_X30_Y18_N23
\Mips|BO|reg|CurrentState[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][30]~regout\);

-- Location: LCFF_X30_Y18_N13
\Mips|BO|reg|CurrentState[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][30]~regout\);

-- Location: LCCOMB_X30_Y18_N12
\Mips|BO|reg|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~13_combout\ = (\Mips|BO|reg|Mux1~12_combout\ & ((\Mips|BO|reg|CurrentState[7][30]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux1~12_combout\ & (((\Mips|BO|reg|CurrentState[5][30]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux1~12_combout\,
	datab => \Mips|BO|reg|CurrentState[7][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux1~13_combout\);

-- Location: LCCOMB_X34_Y13_N22
\Mips|BO|reg|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux1~13_combout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux1~15_combout\ & ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux1~15_combout\,
	datac => \Mips|BO|reg|Mux1~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux1~16_combout\);

-- Location: LCCOMB_X35_Y15_N8
\Mips|BO|reg|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~19_combout\ = (\Mips|BO|reg|Mux1~16_combout\ & ((\Mips|BO|reg|Mux1~18_combout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux1~16_combout\ & (((\Mips|BO|reg|Mux1~11_combout\ & \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux1~18_combout\,
	datab => \Mips|BO|reg|Mux1~11_combout\,
	datac => \Mips|BO|reg|Mux1~16_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux1~19_combout\);

-- Location: LCCOMB_X43_Y20_N30
\Mips|BO|reg|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][30]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[17][30]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][30]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux1~2_combout\);

-- Location: LCCOMB_X42_Y20_N10
\Mips|BO|reg|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux1~2_combout\ & (\Mips|BO|reg|CurrentState[29][30]~regout\)) # (!\Mips|BO|reg|Mux1~2_combout\ & ((\Mips|BO|reg|CurrentState[25][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[29][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][30]~regout\,
	datad => \Mips|BO|reg|Mux1~2_combout\,
	combout => \Mips|BO|reg|Mux1~3_combout\);

-- Location: LCCOMB_X33_Y15_N22
\Mips|BO|reg|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22)) # (\Mips|BO|reg|Mux1~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux1~5_combout\ & (!\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux1~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux1~3_combout\,
	combout => \Mips|BO|reg|Mux1~6_combout\);

-- Location: LCFF_X38_Y17_N25
\Mips|BO|reg|CurrentState[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][30]~regout\);

-- Location: LCCOMB_X38_Y17_N24
\Mips|BO|reg|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][30]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[23][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux1~7_combout\);

-- Location: LCCOMB_X34_Y17_N18
\Mips|BO|reg|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux1~7_combout\ & (\Mips|BO|reg|CurrentState[31][30]~regout\)) # (!\Mips|BO|reg|Mux1~7_combout\ & ((\Mips|BO|reg|CurrentState[27][30]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][30]~regout\,
	datab => \Mips|BO|reg|CurrentState[27][30]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux1~7_combout\,
	combout => \Mips|BO|reg|Mux1~8_combout\);

-- Location: LCFF_X43_Y14_N9
\Mips|BO|reg|CurrentState[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][30]~regout\);

-- Location: LCFF_X42_Y15_N25
\Mips|BO|reg|CurrentState[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][30]~regout\);

-- Location: LCCOMB_X42_Y15_N24
\Mips|BO|reg|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[26][30]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[18][30]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[18][30]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][30]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux1~0_combout\);

-- Location: LCFF_X41_Y16_N15
\Mips|BO|reg|CurrentState[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][30]~regout\);

-- Location: LCFF_X42_Y18_N5
\Mips|BO|reg|CurrentState[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[30]~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][30]~regout\);

-- Location: LCCOMB_X41_Y15_N28
\Mips|BO|reg|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux1~0_combout\ & ((\Mips|BO|reg|CurrentState[30][30]~regout\))) # (!\Mips|BO|reg|Mux1~0_combout\ & (\Mips|BO|reg|CurrentState[22][30]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux1~0_combout\,
	datac => \Mips|BO|reg|CurrentState[22][30]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][30]~regout\,
	combout => \Mips|BO|reg|Mux1~1_combout\);

-- Location: LCCOMB_X33_Y15_N6
\Mips|BO|reg|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux1~6_combout\ & (\Mips|BO|reg|Mux1~8_combout\)) # (!\Mips|BO|reg|Mux1~6_combout\ & ((\Mips|BO|reg|Mux1~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux1~6_combout\,
	datac => \Mips|BO|reg|Mux1~8_combout\,
	datad => \Mips|BO|reg|Mux1~1_combout\,
	combout => \Mips|BO|reg|Mux1~9_combout\);

-- Location: LCCOMB_X33_Y15_N24
\Mips|BO|reg|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux1~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux1~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux1~19_combout\,
	datad => \Mips|BO|reg|Mux1~9_combout\,
	combout => \Mips|BO|reg|Mux1~20_combout\);

-- Location: LCFF_X33_Y15_N25
\Mips|BO|RegA|CurrentState[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux1~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(30));

-- Location: LCCOMB_X33_Y12_N24
\Mips|BO|mux3|Output[30]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[30]~32_combout\ = (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULASaida|CurrentState\(30)) # (!\Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(30),
	combout => \Mips|BO|mux3|Output[30]~32_combout\);

-- Location: LCCOMB_X31_Y12_N6
\Mips|BO|mux3|Output[30]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[30]~33_combout\ = (\Mips|BO|mux3|Output[30]~32_combout\ & ((\Mips|BC|current_state.S8~regout\) # ((\Mips|BO|ULA1|Output[30]~100_combout\ & !\Mips|BO|operacaoUla|Operation[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[30]~100_combout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|mux3|Output[30]~32_combout\,
	datad => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	combout => \Mips|BO|mux3|Output[30]~33_combout\);

-- Location: LCFF_X31_Y12_N7
\Mips|BO|PC|CurrentState[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[30]~33_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|PC|CurrentState[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(30));

-- Location: LCCOMB_X33_Y15_N10
\Mips|BO|muxA|Output[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[30]~2_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(30)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|WideOr8~0_combout\,
	datac => \Mips|BO|RegA|CurrentState\(30),
	datad => \Mips|BO|PC|CurrentState\(30),
	combout => \Mips|BO|muxA|Output[30]~2_combout\);

-- Location: LCCOMB_X32_Y14_N28
\Mips|BO|ULA1|Output[29]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[29]~91_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[29]~5_combout\ & 
-- ((\Mips|BO|muxA|Output[29]~3_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[29]~5_combout\ & (\Mips|BO|muxA|Output[29]~3_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[29]~5_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxA|Output[29]~3_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[29]~91_combout\);

-- Location: LCFF_X31_Y16_N15
\Mips|BO|ULASaida|CurrentState[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[29]~147_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(29));

-- Location: LCFF_X31_Y16_N23
\Mips|BO|RDM|CurrentState[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(29),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(29));

-- Location: LCCOMB_X31_Y16_N22
\Mips|BO|mux2|Output[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[29]~3_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(29)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|ULASaida|CurrentState\(29),
	datac => \Mips|BO|RDM|CurrentState\(29),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[29]~3_combout\);

-- Location: LCFF_X38_Y14_N25
\Mips|BO|reg|CurrentState[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][29]~regout\);

-- Location: LCFF_X37_Y14_N13
\Mips|BO|reg|CurrentState[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][29]~regout\);

-- Location: LCCOMB_X37_Y14_N12
\Mips|BO|reg|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~5_combout\ = (\Mips|BO|reg|Mux34~4_combout\ & (((\Mips|BO|reg|CurrentState[28][29]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux34~4_combout\ & (\Mips|BO|reg|CurrentState[24][29]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux34~4_combout\,
	datab => \Mips|BO|reg|CurrentState[24][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux34~5_combout\);

-- Location: LCCOMB_X42_Y18_N6
\Mips|BO|reg|CurrentState[30][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][29]~feeder_combout\ = \Mips|BO|mux2|Output[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[29]~3_combout\,
	combout => \Mips|BO|reg|CurrentState[30][29]~feeder_combout\);

-- Location: LCFF_X42_Y18_N7
\Mips|BO|reg|CurrentState[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][29]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][29]~regout\);

-- Location: LCFF_X38_Y14_N27
\Mips|BO|reg|CurrentState[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][29]~regout\);

-- Location: LCCOMB_X38_Y14_N12
\Mips|BO|reg|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~3_combout\ = (\Mips|BO|reg|Mux34~2_combout\ & ((\Mips|BO|reg|CurrentState[30][29]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux34~2_combout\ & (((\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[26][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux34~2_combout\,
	datab => \Mips|BO|reg|CurrentState[30][29]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[26][29]~regout\,
	combout => \Mips|BO|reg|Mux34~3_combout\);

-- Location: LCCOMB_X36_Y14_N4
\Mips|BO|reg|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16)) # (\Mips|BO|reg|Mux34~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux34~5_combout\ & (!\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux34~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux34~3_combout\,
	combout => \Mips|BO|reg|Mux34~6_combout\);

-- Location: LCCOMB_X42_Y18_N18
\Mips|BO|reg|CurrentState[21][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][29]~feeder_combout\ = \Mips|BO|mux2|Output[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[29]~3_combout\,
	combout => \Mips|BO|reg|CurrentState[21][29]~feeder_combout\);

-- Location: LCFF_X42_Y18_N19
\Mips|BO|reg|CurrentState[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][29]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][29]~regout\);

-- Location: LCFF_X44_Y18_N29
\Mips|BO|reg|CurrentState[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][29]~regout\);

-- Location: LCFF_X43_Y18_N29
\Mips|BO|reg|CurrentState[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][29]~regout\);

-- Location: LCCOMB_X43_Y18_N12
\Mips|BO|reg|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18)) # (\Mips|BO|reg|CurrentState[25][29]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[17][29]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][29]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[25][29]~regout\,
	combout => \Mips|BO|reg|Mux34~0_combout\);

-- Location: LCCOMB_X42_Y18_N12
\Mips|BO|reg|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~1_combout\ = (\Mips|BO|reg|Mux34~0_combout\ & ((\Mips|BO|reg|CurrentState[29][29]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux34~0_combout\ & (((\Mips|BO|reg|CurrentState[21][29]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][29]~regout\,
	datab => \Mips|BO|reg|CurrentState[21][29]~regout\,
	datac => \Mips|BO|reg|Mux34~0_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux34~1_combout\);

-- Location: LCFF_X40_Y17_N21
\Mips|BO|reg|CurrentState[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][29]~regout\);

-- Location: LCFF_X40_Y17_N27
\Mips|BO|reg|CurrentState[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][29]~regout\);

-- Location: LCCOMB_X40_Y17_N12
\Mips|BO|reg|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~8_combout\ = (\Mips|BO|reg|Mux34~7_combout\ & (((\Mips|BO|reg|CurrentState[31][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(18)))) # (!\Mips|BO|reg|Mux34~7_combout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[23][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux34~7_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[31][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][29]~regout\,
	combout => \Mips|BO|reg|Mux34~8_combout\);

-- Location: LCCOMB_X32_Y17_N12
\Mips|BO|reg|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux34~6_combout\ & ((\Mips|BO|reg|Mux34~8_combout\))) # (!\Mips|BO|reg|Mux34~6_combout\ & (\Mips|BO|reg|Mux34~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux34~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux34~6_combout\,
	datac => \Mips|BO|reg|Mux34~1_combout\,
	datad => \Mips|BO|reg|Mux34~8_combout\,
	combout => \Mips|BO|reg|Mux34~9_combout\);

-- Location: LCCOMB_X31_Y16_N16
\Mips|BO|reg|CurrentState[15][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[15][29]~feeder_combout\ = \Mips|BO|mux2|Output[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[29]~3_combout\,
	combout => \Mips|BO|reg|CurrentState[15][29]~feeder_combout\);

-- Location: LCFF_X31_Y16_N17
\Mips|BO|reg|CurrentState[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[15][29]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][29]~regout\);

-- Location: LCFF_X35_Y16_N25
\Mips|BO|reg|CurrentState[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][29]~regout\);

-- Location: LCFF_X35_Y17_N17
\Mips|BO|reg|CurrentState[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][29]~regout\);

-- Location: LCCOMB_X35_Y17_N16
\Mips|BO|reg|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][29]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][29]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[13][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux34~17_combout\);

-- Location: LCCOMB_X35_Y16_N24
\Mips|BO|reg|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux34~17_combout\ & (\Mips|BO|reg|CurrentState[15][29]~regout\)) # (!\Mips|BO|reg|Mux34~17_combout\ & ((\Mips|BO|reg|CurrentState[14][29]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[15][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][29]~regout\,
	datad => \Mips|BO|reg|Mux34~17_combout\,
	combout => \Mips|BO|reg|Mux34~18_combout\);

-- Location: LCFF_X36_Y20_N15
\Mips|BO|reg|CurrentState[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][29]~regout\);

-- Location: LCFF_X36_Y20_N29
\Mips|BO|reg|CurrentState[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][29]~regout\);

-- Location: LCFF_X37_Y21_N21
\Mips|BO|reg|CurrentState[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][29]~regout\);

-- Location: LCFF_X37_Y21_N11
\Mips|BO|reg|CurrentState[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][29]~regout\);

-- Location: LCCOMB_X37_Y21_N10
\Mips|BO|reg|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[10][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux34~12_combout\);

-- Location: LCCOMB_X36_Y20_N28
\Mips|BO|reg|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux34~12_combout\ & (\Mips|BO|reg|CurrentState[11][29]~regout\)) # (!\Mips|BO|reg|Mux34~12_combout\ & ((\Mips|BO|reg|CurrentState[9][29]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[11][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[9][29]~regout\,
	datad => \Mips|BO|reg|Mux34~12_combout\,
	combout => \Mips|BO|reg|Mux34~13_combout\);

-- Location: LCCOMB_X36_Y14_N8
\Mips|BO|reg|CurrentState[3][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][29]~feeder_combout\ = \Mips|BO|mux2|Output[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[29]~3_combout\,
	combout => \Mips|BO|reg|CurrentState[3][29]~feeder_combout\);

-- Location: LCFF_X36_Y14_N9
\Mips|BO|reg|CurrentState[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][29]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][29]~regout\);

-- Location: LCCOMB_X36_Y14_N2
\Mips|BO|reg|CurrentState[1][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][29]~feeder_combout\ = \Mips|BO|mux2|Output[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[29]~3_combout\,
	combout => \Mips|BO|reg|CurrentState[1][29]~feeder_combout\);

-- Location: LCFF_X36_Y14_N3
\Mips|BO|reg|CurrentState[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][29]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][29]~regout\);

-- Location: LCCOMB_X36_Y14_N30
\Mips|BO|reg|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~15_combout\ = (\Mips|BO|reg|Mux34~14_combout\ & ((\Mips|BO|reg|CurrentState[3][29]~regout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux34~14_combout\ & (((\Mips|BO|RI|CurrentState\(16) & 
-- \Mips|BO|reg|CurrentState[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux34~14_combout\,
	datab => \Mips|BO|reg|CurrentState[3][29]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[1][29]~regout\,
	combout => \Mips|BO|reg|Mux34~15_combout\);

-- Location: LCCOMB_X36_Y14_N12
\Mips|BO|reg|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|Mux34~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux34~13_combout\,
	datad => \Mips|BO|reg|Mux34~15_combout\,
	combout => \Mips|BO|reg|Mux34~16_combout\);

-- Location: LCFF_X29_Y18_N5
\Mips|BO|reg|CurrentState[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][29]~regout\);

-- Location: LCFF_X30_Y18_N29
\Mips|BO|reg|CurrentState[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][29]~regout\);

-- Location: LCFF_X29_Y18_N15
\Mips|BO|reg|CurrentState[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][29]~regout\);

-- Location: LCCOMB_X30_Y18_N28
\Mips|BO|reg|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[5][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[5][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][29]~regout\,
	combout => \Mips|BO|reg|Mux34~10_combout\);

-- Location: LCCOMB_X29_Y18_N4
\Mips|BO|reg|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux34~10_combout\ & (\Mips|BO|reg|CurrentState[7][29]~regout\)) # (!\Mips|BO|reg|Mux34~10_combout\ & ((\Mips|BO|reg|CurrentState[6][29]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][29]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[6][29]~regout\,
	datad => \Mips|BO|reg|Mux34~10_combout\,
	combout => \Mips|BO|reg|Mux34~11_combout\);

-- Location: LCCOMB_X33_Y17_N10
\Mips|BO|reg|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux34~16_combout\ & (\Mips|BO|reg|Mux34~18_combout\)) # (!\Mips|BO|reg|Mux34~16_combout\ & ((\Mips|BO|reg|Mux34~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux34~18_combout\,
	datac => \Mips|BO|reg|Mux34~16_combout\,
	datad => \Mips|BO|reg|Mux34~11_combout\,
	combout => \Mips|BO|reg|Mux34~19_combout\);

-- Location: LCCOMB_X29_Y17_N0
\Mips|BO|reg|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux34~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux34~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux34~9_combout\,
	datad => \Mips|BO|reg|Mux34~19_combout\,
	combout => \Mips|BO|reg|Mux34~20_combout\);

-- Location: LCFF_X29_Y17_N1
\Mips|BO|RegB|CurrentState[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux34~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(29));

-- Location: LCCOMB_X28_Y14_N8
\Mips|BO|muxB|Output[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[29]~5_combout\ = (\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RegB|CurrentState\(29) & ((!\Mips|BO|muxB|Equal2~1_combout\)))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15)) # ((\Mips|BO|RegB|CurrentState\(29) & 
-- !\Mips|BO|muxB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RegB|CurrentState\(29),
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~1_combout\,
	combout => \Mips|BO|muxB|Output[29]~5_combout\);

-- Location: LCFF_X31_Y16_N9
\Mips|BO|RDM|CurrentState[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(28),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(28));

-- Location: LCFF_X37_Y21_N29
\Mips|BO|reg|CurrentState[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][28]~regout\);

-- Location: LCFF_X38_Y21_N7
\Mips|BO|reg|CurrentState[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][28]~regout\);

-- Location: LCCOMB_X38_Y21_N4
\Mips|BO|reg|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][28]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[9][28]~regout\,
	combout => \Mips|BO|reg|Mux35~10_combout\);

-- Location: LCFF_X34_Y21_N29
\Mips|BO|reg|CurrentState[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][28]~regout\);

-- Location: LCCOMB_X34_Y21_N30
\Mips|BO|reg|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux35~10_combout\ & ((\Mips|BO|reg|CurrentState[11][28]~regout\))) # (!\Mips|BO|reg|Mux35~10_combout\ & (\Mips|BO|reg|CurrentState[10][28]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[10][28]~regout\,
	datac => \Mips|BO|reg|Mux35~10_combout\,
	datad => \Mips|BO|reg|CurrentState[11][28]~regout\,
	combout => \Mips|BO|reg|Mux35~11_combout\);

-- Location: LCFF_X34_Y16_N9
\Mips|BO|reg|CurrentState[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][28]~regout\);

-- Location: LCFF_X35_Y16_N11
\Mips|BO|reg|CurrentState[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][28]~regout\);

-- Location: LCFF_X34_Y16_N19
\Mips|BO|reg|CurrentState[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][28]~regout\);

-- Location: LCCOMB_X35_Y16_N10
\Mips|BO|reg|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[14][28]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[14][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[12][28]~regout\,
	combout => \Mips|BO|reg|Mux35~17_combout\);

-- Location: LCCOMB_X34_Y16_N8
\Mips|BO|reg|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux35~17_combout\ & (\Mips|BO|reg|CurrentState[15][28]~regout\)) # (!\Mips|BO|reg|Mux35~17_combout\ & ((\Mips|BO|reg|CurrentState[13][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[13][28]~regout\,
	datad => \Mips|BO|reg|Mux35~17_combout\,
	combout => \Mips|BO|reg|Mux35~18_combout\);

-- Location: LCCOMB_X34_Y21_N2
\Mips|BO|reg|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~19_combout\ = (\Mips|BO|reg|Mux35~16_combout\ & (((\Mips|BO|reg|Mux35~18_combout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux35~16_combout\ & (\Mips|BO|reg|Mux35~11_combout\ & ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux35~16_combout\,
	datab => \Mips|BO|reg|Mux35~11_combout\,
	datac => \Mips|BO|reg|Mux35~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux35~19_combout\);

-- Location: LCFF_X40_Y17_N31
\Mips|BO|reg|CurrentState[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][28]~regout\);

-- Location: LCCOMB_X33_Y15_N18
\Mips|BO|reg|CurrentState[27][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][28]~feeder_combout\ = \Mips|BO|mux2|Output[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[28]~4_combout\,
	combout => \Mips|BO|reg|CurrentState[27][28]~feeder_combout\);

-- Location: LCFF_X33_Y15_N19
\Mips|BO|reg|CurrentState[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][28]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][28]~regout\);

-- Location: LCFF_X38_Y17_N9
\Mips|BO|reg|CurrentState[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][28]~regout\);

-- Location: LCCOMB_X38_Y17_N8
\Mips|BO|reg|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[23][28]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[19][28]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux35~7_combout\);

-- Location: LCCOMB_X40_Y17_N16
\Mips|BO|reg|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux35~7_combout\ & (\Mips|BO|reg|CurrentState[31][28]~regout\)) # (!\Mips|BO|reg|Mux35~7_combout\ & ((\Mips|BO|reg|CurrentState[27][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[31][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][28]~regout\,
	datad => \Mips|BO|reg|Mux35~7_combout\,
	combout => \Mips|BO|reg|Mux35~8_combout\);

-- Location: LCFF_X43_Y14_N11
\Mips|BO|reg|CurrentState[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][28]~regout\);

-- Location: LCCOMB_X42_Y15_N22
\Mips|BO|reg|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[26][28]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][28]~regout\,
	datab => \Mips|BO|reg|CurrentState[18][28]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux35~0_combout\);

-- Location: LCCOMB_X42_Y16_N0
\Mips|BO|reg|CurrentState[30][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][28]~feeder_combout\ = \Mips|BO|mux2|Output[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[28]~4_combout\,
	combout => \Mips|BO|reg|CurrentState[30][28]~feeder_combout\);

-- Location: LCFF_X42_Y16_N1
\Mips|BO|reg|CurrentState[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][28]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][28]~regout\);

-- Location: LCCOMB_X41_Y16_N12
\Mips|BO|reg|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~1_combout\ = (\Mips|BO|reg|Mux35~0_combout\ & (((\Mips|BO|reg|CurrentState[30][28]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux35~0_combout\ & (\Mips|BO|reg|CurrentState[22][28]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][28]~regout\,
	datab => \Mips|BO|reg|Mux35~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[30][28]~regout\,
	combout => \Mips|BO|reg|Mux35~1_combout\);

-- Location: LCFF_X43_Y20_N29
\Mips|BO|reg|CurrentState[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][28]~regout\);

-- Location: LCCOMB_X43_Y20_N28
\Mips|BO|reg|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][28]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[21][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux35~2_combout\);

-- Location: LCFF_X42_Y20_N29
\Mips|BO|reg|CurrentState[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][28]~regout\);

-- Location: LCFF_X42_Y20_N19
\Mips|BO|reg|CurrentState[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][28]~regout\);

-- Location: LCCOMB_X42_Y20_N28
\Mips|BO|reg|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux35~2_combout\ & (\Mips|BO|reg|CurrentState[29][28]~regout\)) # (!\Mips|BO|reg|Mux35~2_combout\ & ((\Mips|BO|reg|CurrentState[25][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux35~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux35~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][28]~regout\,
	combout => \Mips|BO|reg|Mux35~3_combout\);

-- Location: LCCOMB_X40_Y13_N12
\Mips|BO|reg|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17)) # (\Mips|BO|reg|Mux35~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux35~5_combout\ & (!\Mips|BO|RI|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux35~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux35~3_combout\,
	combout => \Mips|BO|reg|Mux35~6_combout\);

-- Location: LCCOMB_X40_Y13_N22
\Mips|BO|reg|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux35~6_combout\ & (\Mips|BO|reg|Mux35~8_combout\)) # (!\Mips|BO|reg|Mux35~6_combout\ & ((\Mips|BO|reg|Mux35~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux35~8_combout\,
	datac => \Mips|BO|reg|Mux35~1_combout\,
	datad => \Mips|BO|reg|Mux35~6_combout\,
	combout => \Mips|BO|reg|Mux35~9_combout\);

-- Location: LCCOMB_X29_Y17_N14
\Mips|BO|reg|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux35~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux35~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux35~19_combout\,
	datad => \Mips|BO|reg|Mux35~9_combout\,
	combout => \Mips|BO|reg|Mux35~20_combout\);

-- Location: LCFF_X29_Y17_N15
\Mips|BO|RegB|CurrentState[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux35~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(28));

-- Location: LCCOMB_X28_Y14_N14
\Mips|BO|muxB|Output[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[28]~6_combout\ = (\Mips|BO|muxB|Equal2~0_combout\ & (((\Mips|BO|RegB|CurrentState\(28) & !\Mips|BO|muxB|Equal2~1_combout\)))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15)) # ((\Mips|BO|RegB|CurrentState\(28) & 
-- !\Mips|BO|muxB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(15),
	datac => \Mips|BO|RegB|CurrentState\(28),
	datad => \Mips|BO|muxB|Equal2~1_combout\,
	combout => \Mips|BO|muxB|Output[28]~6_combout\);

-- Location: LCCOMB_X31_Y16_N10
\Mips|BO|ULA1|Output[28]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[28]~87_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[28]~4_combout\ & 
-- ((\Mips|BO|muxB|Output[28]~6_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxA|Output[28]~4_combout\ & (!\Mips|BO|ULA1|Output[13]~61_combout\ & \Mips|BO|muxB|Output[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|muxA|Output[28]~4_combout\,
	datac => \Mips|BO|ULA1|Output[13]~61_combout\,
	datad => \Mips|BO|muxB|Output[28]~6_combout\,
	combout => \Mips|BO|ULA1|Output[28]~87_combout\);

-- Location: LCFF_X28_Y16_N23
\Mips|BO|RDM|CurrentState[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(27),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(27));

-- Location: LCFF_X31_Y16_N3
\Mips|BO|RDM|CurrentState[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(26),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(26));

-- Location: LCCOMB_X31_Y16_N20
\Mips|BO|ULA1|Output[26]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[26]~89_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[26]~8_combout\ & \Mips|BO|muxA|Output[26]~6_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[26]~8_combout\) # (\Mips|BO|muxA|Output[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[26]~8_combout\,
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|muxA|Output[26]~6_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[26]~89_combout\);

-- Location: LCCOMB_X28_Y14_N24
\Mips|BO|muxB|Output[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[23]~11_combout\ = (\Mips|BO|RegB|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(15) & 
-- !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(23),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[23]~11_combout\);

-- Location: LCFF_X36_Y21_N3
\Mips|BO|reg|CurrentState[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][22]~regout\);

-- Location: LCFF_X36_Y21_N19
\Mips|BO|reg|CurrentState[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][22]~regout\);

-- Location: LCCOMB_X36_Y21_N8
\Mips|BO|reg|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~11_combout\ = (\Mips|BO|reg|Mux9~10_combout\ & (((\Mips|BO|reg|CurrentState[11][22]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux9~10_combout\ & (\Mips|BO|reg|CurrentState[10][22]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux9~10_combout\,
	datab => \Mips|BO|reg|CurrentState[10][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[11][22]~regout\,
	combout => \Mips|BO|reg|Mux9~11_combout\);

-- Location: LCFF_X30_Y18_N17
\Mips|BO|reg|CurrentState[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][22]~regout\);

-- Location: LCCOMB_X30_Y18_N16
\Mips|BO|reg|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~13_combout\ = (\Mips|BO|reg|Mux9~12_combout\ & (((\Mips|BO|reg|CurrentState[7][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux9~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[5][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux9~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[5][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[7][22]~regout\,
	combout => \Mips|BO|reg|Mux9~13_combout\);

-- Location: LCCOMB_X40_Y18_N14
\Mips|BO|reg|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24)) # (\Mips|BO|reg|Mux9~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux9~15_combout\ & (!\Mips|BO|RI|CurrentState\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux9~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux9~13_combout\,
	combout => \Mips|BO|reg|Mux9~16_combout\);

-- Location: LCFF_X36_Y16_N17
\Mips|BO|reg|CurrentState[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][22]~regout\);

-- Location: LCFF_X36_Y16_N23
\Mips|BO|reg|CurrentState[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][22]~regout\);

-- Location: LCCOMB_X36_Y16_N26
\Mips|BO|reg|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~18_combout\ = (\Mips|BO|reg|Mux9~17_combout\ & (((\Mips|BO|reg|CurrentState[15][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux9~17_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[13][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux9~17_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[15][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][22]~regout\,
	combout => \Mips|BO|reg|Mux9~18_combout\);

-- Location: LCCOMB_X40_Y18_N24
\Mips|BO|reg|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux9~16_combout\ & ((\Mips|BO|reg|Mux9~18_combout\))) # (!\Mips|BO|reg|Mux9~16_combout\ & (\Mips|BO|reg|Mux9~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux9~11_combout\,
	datac => \Mips|BO|reg|Mux9~16_combout\,
	datad => \Mips|BO|reg|Mux9~18_combout\,
	combout => \Mips|BO|reg|Mux9~19_combout\);

-- Location: LCFF_X43_Y20_N27
\Mips|BO|reg|CurrentState[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][22]~regout\);

-- Location: LCCOMB_X43_Y20_N26
\Mips|BO|reg|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][22]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[17][22]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][22]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][22]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux9~2_combout\);

-- Location: LCFF_X40_Y20_N27
\Mips|BO|reg|CurrentState[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][22]~regout\);

-- Location: LCCOMB_X42_Y20_N2
\Mips|BO|reg|CurrentState[25][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[25][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[25][22]~feeder_combout\);

-- Location: LCFF_X42_Y20_N3
\Mips|BO|reg|CurrentState[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[25][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][22]~regout\);

-- Location: LCCOMB_X40_Y20_N26
\Mips|BO|reg|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux9~2_combout\ & (\Mips|BO|reg|CurrentState[29][22]~regout\)) # (!\Mips|BO|reg|Mux9~2_combout\ & ((\Mips|BO|reg|CurrentState[25][22]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux9~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][22]~regout\,
	combout => \Mips|BO|reg|Mux9~3_combout\);

-- Location: LCCOMB_X41_Y12_N24
\Mips|BO|reg|CurrentState[16][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[16][22]~feeder_combout\);

-- Location: LCFF_X41_Y12_N25
\Mips|BO|reg|CurrentState[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][22]~regout\);

-- Location: LCFF_X40_Y12_N15
\Mips|BO|reg|CurrentState[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][22]~regout\);

-- Location: LCCOMB_X40_Y12_N14
\Mips|BO|reg|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[24][22]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[16][22]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][22]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux9~4_combout\);

-- Location: LCCOMB_X41_Y15_N24
\Mips|BO|reg|CurrentState[28][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[28][22]~feeder_combout\);

-- Location: LCFF_X41_Y15_N25
\Mips|BO|reg|CurrentState[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][22]~regout\);

-- Location: LCCOMB_X40_Y12_N4
\Mips|BO|reg|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~5_combout\ = (\Mips|BO|reg|Mux9~4_combout\ & (((\Mips|BO|reg|CurrentState[28][22]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux9~4_combout\ & (\Mips|BO|reg|CurrentState[20][22]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][22]~regout\,
	datab => \Mips|BO|reg|Mux9~4_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[28][22]~regout\,
	combout => \Mips|BO|reg|Mux9~5_combout\);

-- Location: LCCOMB_X40_Y18_N8
\Mips|BO|reg|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|Mux9~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux9~3_combout\,
	datad => \Mips|BO|reg|Mux9~5_combout\,
	combout => \Mips|BO|reg|Mux9~6_combout\);

-- Location: LCFF_X44_Y13_N5
\Mips|BO|reg|CurrentState[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][22]~regout\);

-- Location: LCFF_X43_Y13_N1
\Mips|BO|reg|CurrentState[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][22]~regout\);

-- Location: LCFF_X44_Y13_N23
\Mips|BO|reg|CurrentState[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][22]~regout\);

-- Location: LCFF_X44_Y17_N29
\Mips|BO|reg|CurrentState[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][22]~regout\);

-- Location: LCCOMB_X44_Y14_N0
\Mips|BO|reg|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[26][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][22]~regout\,
	combout => \Mips|BO|reg|Mux9~0_combout\);

-- Location: LCCOMB_X44_Y14_N26
\Mips|BO|reg|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux9~0_combout\ & (\Mips|BO|reg|CurrentState[30][22]~regout\)) # (!\Mips|BO|reg|Mux9~0_combout\ & ((\Mips|BO|reg|CurrentState[22][22]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[30][22]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][22]~regout\,
	datad => \Mips|BO|reg|Mux9~0_combout\,
	combout => \Mips|BO|reg|Mux9~1_combout\);

-- Location: LCCOMB_X40_Y18_N26
\Mips|BO|reg|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~9_combout\ = (\Mips|BO|reg|Mux9~6_combout\ & ((\Mips|BO|reg|Mux9~8_combout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux9~6_combout\ & (((\Mips|BO|RI|CurrentState\(22) & \Mips|BO|reg|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux9~8_combout\,
	datab => \Mips|BO|reg|Mux9~6_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux9~1_combout\,
	combout => \Mips|BO|reg|Mux9~9_combout\);

-- Location: LCCOMB_X32_Y15_N2
\Mips|BO|reg|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux9~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux9~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux9~19_combout\,
	datac => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux9~9_combout\,
	combout => \Mips|BO|reg|Mux9~20_combout\);

-- Location: LCFF_X32_Y15_N3
\Mips|BO|RegA|CurrentState[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux9~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(22));

-- Location: LCCOMB_X33_Y12_N22
\Mips|BO|muxB|Output[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[21]~13_combout\ = (\Mips|BO|RegB|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(15) & 
-- (!\Mips|BO|muxB|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(15),
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Equal2~1_combout\,
	combout => \Mips|BO|muxB|Output[21]~13_combout\);

-- Location: LCCOMB_X28_Y12_N12
\Mips|BO|muxB|Output[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[19]~15_combout\ = (\Mips|BO|RegB|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(15) & 
-- !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(19),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[19]~15_combout\);

-- Location: LCCOMB_X30_Y14_N16
\Mips|BO|muxB|Output[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[18]~16_combout\ = (\Mips|BO|RI|CurrentState\(15) & (((!\Mips|BO|muxB|Equal2~1_combout\ & \Mips|BO|RegB|CurrentState\(18))) # (!\Mips|BO|muxB|Equal2~0_combout\))) # (!\Mips|BO|RI|CurrentState\(15) & (!\Mips|BO|muxB|Equal2~1_combout\ & 
-- (\Mips|BO|RegB|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(15),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RegB|CurrentState\(18),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[18]~16_combout\);

-- Location: LCCOMB_X31_Y19_N18
\Mips|BO|reg|CurrentState[6][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[6][17]~feeder_combout\);

-- Location: LCFF_X31_Y19_N19
\Mips|BO|reg|CurrentState[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][17]~regout\);

-- Location: LCFF_X31_Y20_N3
\Mips|BO|reg|CurrentState[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][17]~regout\);

-- Location: LCCOMB_X31_Y20_N4
\Mips|BO|reg|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~11_combout\ = (\Mips|BO|reg|Mux14~10_combout\ & (((\Mips|BO|reg|CurrentState[7][17]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux14~10_combout\ & (\Mips|BO|reg|CurrentState[6][17]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~10_combout\,
	datab => \Mips|BO|reg|CurrentState[6][17]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[7][17]~regout\,
	combout => \Mips|BO|reg|Mux14~11_combout\);

-- Location: LCFF_X34_Y20_N1
\Mips|BO|reg|CurrentState[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][17]~regout\);

-- Location: LCFF_X34_Y21_N11
\Mips|BO|reg|CurrentState[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][17]~regout\);

-- Location: LCFF_X35_Y21_N31
\Mips|BO|reg|CurrentState[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][17]~regout\);

-- Location: LCFF_X35_Y21_N29
\Mips|BO|reg|CurrentState[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][17]~regout\);

-- Location: LCCOMB_X35_Y21_N30
\Mips|BO|reg|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[10][17]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][17]~regout\,
	combout => \Mips|BO|reg|Mux14~12_combout\);

-- Location: LCCOMB_X34_Y21_N10
\Mips|BO|reg|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux14~12_combout\ & ((\Mips|BO|reg|CurrentState[11][17]~regout\))) # (!\Mips|BO|reg|Mux14~12_combout\ & (\Mips|BO|reg|CurrentState[9][17]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[9][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][17]~regout\,
	datad => \Mips|BO|reg|Mux14~12_combout\,
	combout => \Mips|BO|reg|Mux14~13_combout\);

-- Location: LCFF_X34_Y20_N3
\Mips|BO|reg|CurrentState[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][17]~regout\);

-- Location: LCFF_X38_Y20_N19
\Mips|BO|reg|CurrentState[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][17]~regout\);

-- Location: LCFF_X38_Y20_N21
\Mips|BO|reg|CurrentState[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][17]~regout\);

-- Location: LCCOMB_X38_Y20_N20
\Mips|BO|reg|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][17]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[0][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux14~14_combout\);

-- Location: LCCOMB_X37_Y20_N28
\Mips|BO|reg|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux14~14_combout\ & (\Mips|BO|reg|CurrentState[3][17]~regout\)) # (!\Mips|BO|reg|Mux14~14_combout\ & ((\Mips|BO|reg|CurrentState[1][17]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][17]~regout\,
	datab => \Mips|BO|reg|CurrentState[1][17]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux14~14_combout\,
	combout => \Mips|BO|reg|Mux14~15_combout\);

-- Location: LCCOMB_X34_Y20_N4
\Mips|BO|reg|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|Mux14~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux14~13_combout\,
	datad => \Mips|BO|reg|Mux14~15_combout\,
	combout => \Mips|BO|reg|Mux14~16_combout\);

-- Location: LCCOMB_X34_Y20_N14
\Mips|BO|reg|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux14~16_combout\ & (\Mips|BO|reg|Mux14~18_combout\)) # (!\Mips|BO|reg|Mux14~16_combout\ & ((\Mips|BO|reg|Mux14~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~18_combout\,
	datab => \Mips|BO|reg|Mux14~11_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux14~16_combout\,
	combout => \Mips|BO|reg|Mux14~19_combout\);

-- Location: LCCOMB_X40_Y20_N14
\Mips|BO|reg|CurrentState[29][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[29][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[29][17]~feeder_combout\);

-- Location: LCFF_X40_Y20_N15
\Mips|BO|reg|CurrentState[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[29][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][17]~regout\);

-- Location: LCCOMB_X43_Y19_N2
\Mips|BO|reg|CurrentState[25][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[25][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[25][17]~feeder_combout\);

-- Location: LCFF_X43_Y19_N3
\Mips|BO|reg|CurrentState[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[25][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][17]~regout\);

-- Location: LCCOMB_X40_Y20_N28
\Mips|BO|reg|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][17]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[25][17]~regout\,
	combout => \Mips|BO|reg|Mux14~0_combout\);

-- Location: LCCOMB_X40_Y20_N8
\Mips|BO|reg|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux14~0_combout\ & ((\Mips|BO|reg|CurrentState[29][17]~regout\))) # (!\Mips|BO|reg|Mux14~0_combout\ & (\Mips|BO|reg|CurrentState[21][17]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[29][17]~regout\,
	datad => \Mips|BO|reg|Mux14~0_combout\,
	combout => \Mips|BO|reg|Mux14~1_combout\);

-- Location: LCFF_X41_Y14_N21
\Mips|BO|reg|CurrentState[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][17]~regout\);

-- Location: LCFF_X41_Y14_N31
\Mips|BO|reg|CurrentState[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][17]~regout\);

-- Location: LCCOMB_X41_Y14_N16
\Mips|BO|reg|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~3_combout\ = (\Mips|BO|reg|Mux14~2_combout\ & (((\Mips|BO|reg|CurrentState[30][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux14~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[26][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][17]~regout\,
	combout => \Mips|BO|reg|Mux14~3_combout\);

-- Location: LCCOMB_X37_Y13_N22
\Mips|BO|reg|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux14~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux14~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux14~6_combout\);

-- Location: LCCOMB_X33_Y12_N18
\Mips|BO|reg|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux14~6_combout\ & (\Mips|BO|reg|Mux14~8_combout\)) # (!\Mips|BO|reg|Mux14~6_combout\ & ((\Mips|BO|reg|Mux14~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux14~8_combout\,
	datab => \Mips|BO|reg|Mux14~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux14~6_combout\,
	combout => \Mips|BO|reg|Mux14~9_combout\);

-- Location: LCCOMB_X33_Y12_N30
\Mips|BO|reg|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux14~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux14~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux14~19_combout\,
	datad => \Mips|BO|reg|Mux14~9_combout\,
	combout => \Mips|BO|reg|Mux14~20_combout\);

-- Location: LCFF_X33_Y12_N31
\Mips|BO|RegA|CurrentState[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux14~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(17));

-- Location: LCCOMB_X30_Y12_N22
\Mips|BO|muxB|Output[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[16]~18_combout\ = (\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RI|CurrentState\(15))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BC|current_state.S1~regout\ & (\Mips|BO|RI|CurrentState\(15))) # 
-- (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BO|RegB|CurrentState\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(15),
	datab => \Mips|BO|RegB|CurrentState\(16),
	datac => \Mips|BC|current_state.S2~regout\,
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Output[16]~18_combout\);

-- Location: LCCOMB_X32_Y12_N4
\Mips|BO|muxB|Output[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[16]~19_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|muxB|Output[16]~18_combout\)))) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (!\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RI|CurrentState\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(14),
	datac => \Mips|BO|muxB|Output[1]~0_combout\,
	datad => \Mips|BO|muxB|Output[16]~18_combout\,
	combout => \Mips|BO|muxB|Output[16]~19_combout\);

-- Location: LCCOMB_X30_Y12_N26
\Mips|BO|muxB|Output[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[15]~20_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & ((\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RegB|CurrentState\(15))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(15),
	datab => \Mips|BO|RI|CurrentState\(15),
	datac => \Mips|BO|muxB|Output[1]~0_combout\,
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[15]~20_combout\);

-- Location: LCCOMB_X30_Y12_N24
\Mips|BO|muxB|Output[15]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[15]~21_combout\ = (\Mips|BO|muxB|Output[15]~20_combout\) # ((!\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|RI|CurrentState\(13) & !\Mips|BO|muxB|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[1]~0_combout\,
	datab => \Mips|BO|muxB|Output[15]~20_combout\,
	datac => \Mips|BO|RI|CurrentState\(13),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[15]~21_combout\);

-- Location: LCCOMB_X31_Y15_N26
\Mips|BO|ULA1|AddSub|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~26_combout\ = (\Mips|BO|muxA|Output[13]~19_combout\ & ((\Mips|BO|muxB|Output[13]~25_combout\ & (\Mips|BO|ULA1|AddSub|Add1~25\ & VCC)) # (!\Mips|BO|muxB|Output[13]~25_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~25\)))) # 
-- (!\Mips|BO|muxA|Output[13]~19_combout\ & ((\Mips|BO|muxB|Output[13]~25_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~25\)) # (!\Mips|BO|muxB|Output[13]~25_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~25\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~27\ = CARRY((\Mips|BO|muxA|Output[13]~19_combout\ & (!\Mips|BO|muxB|Output[13]~25_combout\ & !\Mips|BO|ULA1|AddSub|Add1~25\)) # (!\Mips|BO|muxA|Output[13]~19_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~25\) # 
-- (!\Mips|BO|muxB|Output[13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[13]~19_combout\,
	datab => \Mips|BO|muxB|Output[13]~25_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~25\,
	combout => \Mips|BO|ULA1|AddSub|Add1~26_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~27\);

-- Location: LCCOMB_X31_Y15_N28
\Mips|BO|ULA1|AddSub|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~28_combout\ = ((\Mips|BO|muxA|Output[14]~18_combout\ $ (\Mips|BO|muxB|Output[14]~23_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~27\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~29\ = CARRY((\Mips|BO|muxA|Output[14]~18_combout\ & ((\Mips|BO|muxB|Output[14]~23_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~27\))) # (!\Mips|BO|muxA|Output[14]~18_combout\ & (\Mips|BO|muxB|Output[14]~23_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[14]~18_combout\,
	datab => \Mips|BO|muxB|Output[14]~23_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~27\,
	combout => \Mips|BO|ULA1|AddSub|Add1~28_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~29\);

-- Location: LCCOMB_X31_Y15_N30
\Mips|BO|ULA1|AddSub|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~30_combout\ = (\Mips|BO|muxA|Output[15]~17_combout\ & ((\Mips|BO|muxB|Output[15]~21_combout\ & (\Mips|BO|ULA1|AddSub|Add1~29\ & VCC)) # (!\Mips|BO|muxB|Output[15]~21_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~29\)))) # 
-- (!\Mips|BO|muxA|Output[15]~17_combout\ & ((\Mips|BO|muxB|Output[15]~21_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~29\)) # (!\Mips|BO|muxB|Output[15]~21_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~29\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~31\ = CARRY((\Mips|BO|muxA|Output[15]~17_combout\ & (!\Mips|BO|muxB|Output[15]~21_combout\ & !\Mips|BO|ULA1|AddSub|Add1~29\)) # (!\Mips|BO|muxA|Output[15]~17_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~29\) # 
-- (!\Mips|BO|muxB|Output[15]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[15]~17_combout\,
	datab => \Mips|BO|muxB|Output[15]~21_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~29\,
	combout => \Mips|BO|ULA1|AddSub|Add1~30_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~31\);

-- Location: LCCOMB_X31_Y14_N0
\Mips|BO|ULA1|AddSub|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~32_combout\ = ((\Mips|BO|muxA|Output[16]~16_combout\ $ (\Mips|BO|muxB|Output[16]~19_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~31\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~33\ = CARRY((\Mips|BO|muxA|Output[16]~16_combout\ & ((\Mips|BO|muxB|Output[16]~19_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~31\))) # (!\Mips|BO|muxA|Output[16]~16_combout\ & (\Mips|BO|muxB|Output[16]~19_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[16]~16_combout\,
	datab => \Mips|BO|muxB|Output[16]~19_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~31\,
	combout => \Mips|BO|ULA1|AddSub|Add1~32_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~33\);

-- Location: LCCOMB_X31_Y14_N2
\Mips|BO|ULA1|AddSub|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~34_combout\ = (\Mips|BO|muxB|Output[17]~17_combout\ & ((\Mips|BO|muxA|Output[17]~15_combout\ & (\Mips|BO|ULA1|AddSub|Add1~33\ & VCC)) # (!\Mips|BO|muxA|Output[17]~15_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~33\)))) # 
-- (!\Mips|BO|muxB|Output[17]~17_combout\ & ((\Mips|BO|muxA|Output[17]~15_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~33\)) # (!\Mips|BO|muxA|Output[17]~15_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~33\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~35\ = CARRY((\Mips|BO|muxB|Output[17]~17_combout\ & (!\Mips|BO|muxA|Output[17]~15_combout\ & !\Mips|BO|ULA1|AddSub|Add1~33\)) # (!\Mips|BO|muxB|Output[17]~17_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~33\) # 
-- (!\Mips|BO|muxA|Output[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[17]~17_combout\,
	datab => \Mips|BO|muxA|Output[17]~15_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~33\,
	combout => \Mips|BO|ULA1|AddSub|Add1~34_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~35\);

-- Location: LCFF_X31_Y16_N25
\Mips|BO|RDM|CurrentState[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(16),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(16));

-- Location: LCCOMB_X31_Y16_N24
\Mips|BO|mux2|Output[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[16]~16_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(16)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(16),
	datac => \Mips|BO|RDM|CurrentState\(16),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[16]~16_combout\);

-- Location: LCFF_X30_Y19_N21
\Mips|BO|reg|CurrentState[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][16]~regout\);

-- Location: LCFF_X30_Y19_N23
\Mips|BO|reg|CurrentState[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][16]~regout\);

-- Location: LCCOMB_X30_Y19_N22
\Mips|BO|reg|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~13_combout\ = (\Mips|BO|reg|Mux15~12_combout\ & ((\Mips|BO|reg|CurrentState[7][16]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux15~12_combout\ & (((\Mips|BO|reg|CurrentState[5][16]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux15~12_combout\,
	datab => \Mips|BO|reg|CurrentState[7][16]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux15~13_combout\);

-- Location: LCCOMB_X33_Y16_N30
\Mips|BO|reg|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux15~13_combout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux15~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux15~13_combout\,
	combout => \Mips|BO|reg|Mux15~16_combout\);

-- Location: LCFF_X35_Y18_N1
\Mips|BO|reg|CurrentState[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][16]~regout\);

-- Location: LCFF_X35_Y18_N11
\Mips|BO|reg|CurrentState[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][16]~regout\);

-- Location: LCCOMB_X35_Y18_N10
\Mips|BO|reg|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~18_combout\ = (\Mips|BO|reg|Mux15~17_combout\ & (((\Mips|BO|reg|CurrentState[15][16]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux15~17_combout\ & (\Mips|BO|reg|CurrentState[13][16]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux15~17_combout\,
	datab => \Mips|BO|reg|CurrentState[13][16]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux15~18_combout\);

-- Location: LCCOMB_X33_Y16_N16
\Mips|BO|reg|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~19_combout\ = (\Mips|BO|reg|Mux15~16_combout\ & (((\Mips|BO|reg|Mux15~18_combout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux15~16_combout\ & (\Mips|BO|reg|Mux15~11_combout\ & ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux15~11_combout\,
	datab => \Mips|BO|reg|Mux15~16_combout\,
	datac => \Mips|BO|reg|Mux15~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux15~19_combout\);

-- Location: LCCOMB_X38_Y12_N12
\Mips|BO|reg|CurrentState[31][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[31][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[31][16]~feeder_combout\);

-- Location: LCFF_X38_Y12_N13
\Mips|BO|reg|CurrentState[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[31][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][16]~regout\);

-- Location: LCFF_X38_Y17_N19
\Mips|BO|reg|CurrentState[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][16]~regout\);

-- Location: LCFF_X38_Y17_N1
\Mips|BO|reg|CurrentState[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][16]~regout\);

-- Location: LCCOMB_X38_Y17_N0
\Mips|BO|reg|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[23][16]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux15~7_combout\);

-- Location: LCCOMB_X37_Y18_N2
\Mips|BO|reg|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux15~7_combout\ & ((\Mips|BO|reg|CurrentState[31][16]~regout\))) # (!\Mips|BO|reg|Mux15~7_combout\ & (\Mips|BO|reg|CurrentState[27][16]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[31][16]~regout\,
	datad => \Mips|BO|reg|Mux15~7_combout\,
	combout => \Mips|BO|reg|Mux15~8_combout\);

-- Location: LCFF_X44_Y15_N1
\Mips|BO|reg|CurrentState[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][16]~regout\);

-- Location: LCCOMB_X43_Y15_N26
\Mips|BO|reg|CurrentState[30][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[30][16]~feeder_combout\);

-- Location: LCFF_X43_Y15_N27
\Mips|BO|reg|CurrentState[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][16]~regout\);

-- Location: LCCOMB_X43_Y15_N0
\Mips|BO|reg|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~1_combout\ = (\Mips|BO|reg|Mux15~0_combout\ & (((\Mips|BO|reg|CurrentState[30][16]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux15~0_combout\ & (\Mips|BO|reg|CurrentState[22][16]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux15~0_combout\,
	datab => \Mips|BO|reg|CurrentState[22][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[30][16]~regout\,
	combout => \Mips|BO|reg|Mux15~1_combout\);

-- Location: LCFF_X41_Y20_N21
\Mips|BO|reg|CurrentState[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][16]~regout\);

-- Location: LCCOMB_X41_Y20_N20
\Mips|BO|reg|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][16]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[17][16]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux15~2_combout\);

-- Location: LCCOMB_X40_Y16_N30
\Mips|BO|reg|CurrentState[25][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[25][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[25][16]~feeder_combout\);

-- Location: LCFF_X40_Y16_N31
\Mips|BO|reg|CurrentState[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[25][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][16]~regout\);

-- Location: LCCOMB_X40_Y16_N14
\Mips|BO|reg|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux15~2_combout\ & (\Mips|BO|reg|CurrentState[29][16]~regout\)) # (!\Mips|BO|reg|Mux15~2_combout\ & ((\Mips|BO|reg|CurrentState[25][16]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux15~2_combout\,
	datad => \Mips|BO|reg|CurrentState[25][16]~regout\,
	combout => \Mips|BO|reg|Mux15~3_combout\);

-- Location: LCCOMB_X40_Y16_N24
\Mips|BO|reg|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux15~3_combout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux15~5_combout\ & ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux15~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux15~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux15~6_combout\);

-- Location: LCCOMB_X31_Y16_N6
\Mips|BO|reg|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux15~6_combout\ & (\Mips|BO|reg|Mux15~8_combout\)) # (!\Mips|BO|reg|Mux15~6_combout\ & ((\Mips|BO|reg|Mux15~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux15~8_combout\,
	datac => \Mips|BO|reg|Mux15~1_combout\,
	datad => \Mips|BO|reg|Mux15~6_combout\,
	combout => \Mips|BO|reg|Mux15~9_combout\);

-- Location: LCCOMB_X29_Y16_N26
\Mips|BO|reg|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux15~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux15~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux15~19_combout\,
	datad => \Mips|BO|reg|Mux15~9_combout\,
	combout => \Mips|BO|reg|Mux15~20_combout\);

-- Location: LCFF_X29_Y16_N27
\Mips|BO|RegA|CurrentState[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux15~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(16));

-- Location: LCCOMB_X29_Y13_N24
\Mips|BO|ULA1|AddSub|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~24_combout\ = ((\Mips|BO|muxA|Output[12]~20_combout\ $ (\Mips|BO|muxB|Output[12]~27_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~23\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~25\ = CARRY((\Mips|BO|muxA|Output[12]~20_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~23\) # (!\Mips|BO|muxB|Output[12]~27_combout\))) # (!\Mips|BO|muxA|Output[12]~20_combout\ & (!\Mips|BO|muxB|Output[12]~27_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[12]~20_combout\,
	datab => \Mips|BO|muxB|Output[12]~27_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~23\,
	combout => \Mips|BO|ULA1|AddSub|Add0~24_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~25\);

-- Location: LCCOMB_X29_Y13_N26
\Mips|BO|ULA1|AddSub|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~26_combout\ = (\Mips|BO|muxA|Output[13]~19_combout\ & ((\Mips|BO|muxB|Output[13]~25_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~25\)) # (!\Mips|BO|muxB|Output[13]~25_combout\ & (\Mips|BO|ULA1|AddSub|Add0~25\ & VCC)))) # 
-- (!\Mips|BO|muxA|Output[13]~19_combout\ & ((\Mips|BO|muxB|Output[13]~25_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~25\) # (GND))) # (!\Mips|BO|muxB|Output[13]~25_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~25\))))
-- \Mips|BO|ULA1|AddSub|Add0~27\ = CARRY((\Mips|BO|muxA|Output[13]~19_combout\ & (\Mips|BO|muxB|Output[13]~25_combout\ & !\Mips|BO|ULA1|AddSub|Add0~25\)) # (!\Mips|BO|muxA|Output[13]~19_combout\ & ((\Mips|BO|muxB|Output[13]~25_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[13]~19_combout\,
	datab => \Mips|BO|muxB|Output[13]~25_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~25\,
	combout => \Mips|BO|ULA1|AddSub|Add0~26_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~27\);

-- Location: LCCOMB_X29_Y13_N28
\Mips|BO|ULA1|AddSub|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~28_combout\ = ((\Mips|BO|muxB|Output[14]~23_combout\ $ (\Mips|BO|muxA|Output[14]~18_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~27\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~29\ = CARRY((\Mips|BO|muxB|Output[14]~23_combout\ & (\Mips|BO|muxA|Output[14]~18_combout\ & !\Mips|BO|ULA1|AddSub|Add0~27\)) # (!\Mips|BO|muxB|Output[14]~23_combout\ & ((\Mips|BO|muxA|Output[14]~18_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[14]~23_combout\,
	datab => \Mips|BO|muxA|Output[14]~18_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~27\,
	combout => \Mips|BO|ULA1|AddSub|Add0~28_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~29\);

-- Location: LCCOMB_X29_Y13_N30
\Mips|BO|ULA1|AddSub|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~30_combout\ = (\Mips|BO|muxA|Output[15]~17_combout\ & ((\Mips|BO|muxB|Output[15]~21_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~29\)) # (!\Mips|BO|muxB|Output[15]~21_combout\ & (\Mips|BO|ULA1|AddSub|Add0~29\ & VCC)))) # 
-- (!\Mips|BO|muxA|Output[15]~17_combout\ & ((\Mips|BO|muxB|Output[15]~21_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~29\) # (GND))) # (!\Mips|BO|muxB|Output[15]~21_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~29\))))
-- \Mips|BO|ULA1|AddSub|Add0~31\ = CARRY((\Mips|BO|muxA|Output[15]~17_combout\ & (\Mips|BO|muxB|Output[15]~21_combout\ & !\Mips|BO|ULA1|AddSub|Add0~29\)) # (!\Mips|BO|muxA|Output[15]~17_combout\ & ((\Mips|BO|muxB|Output[15]~21_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[15]~17_combout\,
	datab => \Mips|BO|muxB|Output[15]~21_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~29\,
	combout => \Mips|BO|ULA1|AddSub|Add0~30_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~31\);

-- Location: LCCOMB_X29_Y12_N0
\Mips|BO|ULA1|AddSub|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~32_combout\ = ((\Mips|BO|muxB|Output[16]~19_combout\ $ (\Mips|BO|muxA|Output[16]~16_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~31\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~33\ = CARRY((\Mips|BO|muxB|Output[16]~19_combout\ & (\Mips|BO|muxA|Output[16]~16_combout\ & !\Mips|BO|ULA1|AddSub|Add0~31\)) # (!\Mips|BO|muxB|Output[16]~19_combout\ & ((\Mips|BO|muxA|Output[16]~16_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[16]~19_combout\,
	datab => \Mips|BO|muxA|Output[16]~16_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~31\,
	combout => \Mips|BO|ULA1|AddSub|Add0~32_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~33\);

-- Location: LCCOMB_X30_Y12_N2
\Mips|BO|ULA1|Output[16]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[16]~68_combout\ = (\Mips|BO|ULA1|Output[16]~67_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~32_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[16]~67_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|AddSub|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[16]~67_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add0~32_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~32_combout\,
	combout => \Mips|BO|ULA1|Output[16]~68_combout\);

-- Location: LCCOMB_X30_Y12_N30
\Mips|BO|ULA1|Output[16]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[16]~128_combout\ = (\Mips|BO|ULA1|Output[16]~68_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[16]~68_combout\,
	combout => \Mips|BO|ULA1|Output[16]~128_combout\);

-- Location: LCFF_X30_Y12_N31
\Mips|BO|ULASaida|CurrentState[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[16]~128_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(16));

-- Location: LCCOMB_X27_Y16_N30
\Mips|BO|mux3|Output[16]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[16]~59_combout\ = (\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(14) & (!\Mips|BC|current_state.S8~regout\))) # (!\Mips|BC|current_state.S9~regout\ & (((\Mips|BC|current_state.S8~regout\ & 
-- \Mips|BO|ULASaida|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(14),
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(16),
	combout => \Mips|BO|mux3|Output[16]~59_combout\);

-- Location: LCCOMB_X29_Y16_N4
\Mips|BO|mux3|Output[16]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[16]~60_combout\ = (\Mips|BO|mux3|Output[16]~59_combout\) # ((\Mips|BO|mux3|Output[15]~0_combout\ & (!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & \Mips|BO|ULA1|Output[16]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|mux3|Output[15]~0_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BO|mux3|Output[16]~59_combout\,
	datad => \Mips|BO|ULA1|Output[16]~68_combout\,
	combout => \Mips|BO|mux3|Output[16]~60_combout\);

-- Location: LCFF_X29_Y16_N5
\Mips|BO|PC|CurrentState[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[16]~60_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(16));

-- Location: LCCOMB_X29_Y16_N20
\Mips|BO|muxA|Output[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[16]~16_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(16)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(16),
	datac => \Mips|BO|PC|CurrentState\(16),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[16]~16_combout\);

-- Location: LCCOMB_X29_Y12_N2
\Mips|BO|ULA1|AddSub|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~34_combout\ = (\Mips|BO|muxB|Output[17]~17_combout\ & ((\Mips|BO|muxA|Output[17]~15_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~33\)) # (!\Mips|BO|muxA|Output[17]~15_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~33\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[17]~17_combout\ & ((\Mips|BO|muxA|Output[17]~15_combout\ & (\Mips|BO|ULA1|AddSub|Add0~33\ & VCC)) # (!\Mips|BO|muxA|Output[17]~15_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~33\))))
-- \Mips|BO|ULA1|AddSub|Add0~35\ = CARRY((\Mips|BO|muxB|Output[17]~17_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~33\) # (!\Mips|BO|muxA|Output[17]~15_combout\))) # (!\Mips|BO|muxB|Output[17]~17_combout\ & (!\Mips|BO|muxA|Output[17]~15_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[17]~17_combout\,
	datab => \Mips|BO|muxA|Output[17]~15_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~33\,
	combout => \Mips|BO|ULA1|AddSub|Add0~34_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~35\);

-- Location: LCCOMB_X30_Y12_N28
\Mips|BO|ULA1|Output[17]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[17]~70_combout\ = (\Mips|BO|ULA1|Output[17]~69_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~34_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[17]~69_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[17]~69_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~34_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~34_combout\,
	combout => \Mips|BO|ULA1|Output[17]~70_combout\);

-- Location: LCCOMB_X30_Y12_N12
\Mips|BO|ULA1|Output[17]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[17]~129_combout\ = (\Mips|BO|ULA1|Output[17]~70_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[17]~70_combout\,
	combout => \Mips|BO|ULA1|Output[17]~129_combout\);

-- Location: LCFF_X30_Y12_N13
\Mips|BO|ULASaida|CurrentState[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[17]~129_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(17));

-- Location: LCCOMB_X33_Y12_N0
\Mips|BO|mux3|Output[17]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[17]~57_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|RI|CurrentState\(15)))) # (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULA1|Output[17]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULA1|Output[17]~129_combout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|RI|CurrentState\(15),
	combout => \Mips|BO|mux3|Output[17]~57_combout\);

-- Location: LCCOMB_X33_Y12_N8
\Mips|BO|mux3|Output[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[17]~58_combout\ = (\Mips|BO|mux3|Output[17]~57_combout\) # ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(17) & !\Mips|BC|current_state.S9~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(17),
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|mux3|Output[17]~57_combout\,
	combout => \Mips|BO|mux3|Output[17]~58_combout\);

-- Location: LCFF_X33_Y12_N9
\Mips|BO|PC|CurrentState[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[17]~58_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(17));

-- Location: LCCOMB_X32_Y12_N2
\Mips|BO|muxA|Output[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[17]~15_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(17)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(17),
	datac => \Mips|BO|PC|CurrentState\(17),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[17]~15_combout\);

-- Location: LCCOMB_X31_Y14_N4
\Mips|BO|ULA1|AddSub|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~36_combout\ = ((\Mips|BO|muxA|Output[18]~14_combout\ $ (\Mips|BO|muxB|Output[18]~16_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~35\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~37\ = CARRY((\Mips|BO|muxA|Output[18]~14_combout\ & ((\Mips|BO|muxB|Output[18]~16_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~35\))) # (!\Mips|BO|muxA|Output[18]~14_combout\ & (\Mips|BO|muxB|Output[18]~16_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[18]~14_combout\,
	datab => \Mips|BO|muxB|Output[18]~16_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~35\,
	combout => \Mips|BO|ULA1|AddSub|Add1~36_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~37\);

-- Location: LCCOMB_X31_Y14_N6
\Mips|BO|ULA1|AddSub|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~38_combout\ = (\Mips|BO|muxA|Output[19]~13_combout\ & ((\Mips|BO|muxB|Output[19]~15_combout\ & (\Mips|BO|ULA1|AddSub|Add1~37\ & VCC)) # (!\Mips|BO|muxB|Output[19]~15_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~37\)))) # 
-- (!\Mips|BO|muxA|Output[19]~13_combout\ & ((\Mips|BO|muxB|Output[19]~15_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~37\)) # (!\Mips|BO|muxB|Output[19]~15_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~37\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~39\ = CARRY((\Mips|BO|muxA|Output[19]~13_combout\ & (!\Mips|BO|muxB|Output[19]~15_combout\ & !\Mips|BO|ULA1|AddSub|Add1~37\)) # (!\Mips|BO|muxA|Output[19]~13_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~37\) # 
-- (!\Mips|BO|muxB|Output[19]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[19]~13_combout\,
	datab => \Mips|BO|muxB|Output[19]~15_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~37\,
	combout => \Mips|BO|ULA1|AddSub|Add1~38_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~39\);

-- Location: LCCOMB_X31_Y14_N8
\Mips|BO|ULA1|AddSub|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~40_combout\ = ((\Mips|BO|muxB|Output[20]~14_combout\ $ (\Mips|BO|muxA|Output[20]~12_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~39\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~41\ = CARRY((\Mips|BO|muxB|Output[20]~14_combout\ & ((\Mips|BO|muxA|Output[20]~12_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~39\))) # (!\Mips|BO|muxB|Output[20]~14_combout\ & (\Mips|BO|muxA|Output[20]~12_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[20]~14_combout\,
	datab => \Mips|BO|muxA|Output[20]~12_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~39\,
	combout => \Mips|BO|ULA1|AddSub|Add1~40_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~41\);

-- Location: LCCOMB_X28_Y14_N10
\Mips|BO|muxB|Output[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[20]~14_combout\ = (\Mips|BO|RegB|CurrentState\(20) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(20) & (((\Mips|BO|RI|CurrentState\(15) & 
-- !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(20),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[20]~14_combout\);

-- Location: LCFF_X35_Y19_N23
\Mips|BO|reg|CurrentState[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][19]~regout\);

-- Location: LCFF_X35_Y21_N3
\Mips|BO|reg|CurrentState[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][19]~regout\);

-- Location: LCCOMB_X35_Y21_N2
\Mips|BO|reg|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[10][19]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[8][19]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux12~12_combout\);

-- Location: LCCOMB_X35_Y19_N22
\Mips|BO|reg|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux12~12_combout\ & ((\Mips|BO|reg|CurrentState[11][19]~regout\))) # (!\Mips|BO|reg|Mux12~12_combout\ & (\Mips|BO|reg|CurrentState[9][19]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[11][19]~regout\,
	datad => \Mips|BO|reg|Mux12~12_combout\,
	combout => \Mips|BO|reg|Mux12~13_combout\);

-- Location: LCCOMB_X37_Y20_N0
\Mips|BO|reg|CurrentState[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[3][19]~feeder_combout\);

-- Location: LCFF_X37_Y20_N1
\Mips|BO|reg|CurrentState[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][19]~regout\);

-- Location: LCFF_X38_Y20_N27
\Mips|BO|reg|CurrentState[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][19]~regout\);

-- Location: LCFF_X38_Y20_N5
\Mips|BO|reg|CurrentState[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][19]~regout\);

-- Location: LCCOMB_X38_Y20_N28
\Mips|BO|reg|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[0][19]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux12~14_combout\);

-- Location: LCCOMB_X37_Y20_N22
\Mips|BO|reg|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux12~14_combout\ & ((\Mips|BO|reg|CurrentState[3][19]~regout\))) # (!\Mips|BO|reg|Mux12~14_combout\ & (\Mips|BO|reg|CurrentState[1][19]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][19]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux12~14_combout\,
	combout => \Mips|BO|reg|Mux12~15_combout\);

-- Location: LCCOMB_X37_Y19_N24
\Mips|BO|reg|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|Mux12~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux12~13_combout\,
	datad => \Mips|BO|reg|Mux12~15_combout\,
	combout => \Mips|BO|reg|Mux12~16_combout\);

-- Location: LCFF_X31_Y20_N19
\Mips|BO|reg|CurrentState[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][19]~regout\);

-- Location: LCFF_X32_Y20_N9
\Mips|BO|reg|CurrentState[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][19]~regout\);

-- Location: LCCOMB_X32_Y20_N8
\Mips|BO|reg|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][19]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[4][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux12~10_combout\);

-- Location: LCCOMB_X31_Y20_N18
\Mips|BO|reg|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux12~10_combout\ & ((\Mips|BO|reg|CurrentState[7][19]~regout\))) # (!\Mips|BO|reg|Mux12~10_combout\ & (\Mips|BO|reg|CurrentState[6][19]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[7][19]~regout\,
	datad => \Mips|BO|reg|Mux12~10_combout\,
	combout => \Mips|BO|reg|Mux12~11_combout\);

-- Location: LCCOMB_X37_Y19_N10
\Mips|BO|reg|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux12~16_combout\ & (\Mips|BO|reg|Mux12~18_combout\)) # (!\Mips|BO|reg|Mux12~16_combout\ & ((\Mips|BO|reg|Mux12~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux12~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux12~16_combout\,
	datad => \Mips|BO|reg|Mux12~11_combout\,
	combout => \Mips|BO|reg|Mux12~19_combout\);

-- Location: LCFF_X40_Y19_N13
\Mips|BO|reg|CurrentState[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][19]~regout\);

-- Location: LCCOMB_X41_Y19_N0
\Mips|BO|reg|CurrentState[27][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[27][19]~feeder_combout\);

-- Location: LCFF_X41_Y19_N1
\Mips|BO|reg|CurrentState[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][19]~regout\);

-- Location: LCCOMB_X41_Y19_N30
\Mips|BO|reg|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[27][19]~regout\,
	combout => \Mips|BO|reg|Mux12~7_combout\);

-- Location: LCCOMB_X40_Y19_N12
\Mips|BO|reg|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux12~7_combout\ & (\Mips|BO|reg|CurrentState[31][19]~regout\)) # (!\Mips|BO|reg|Mux12~7_combout\ & ((\Mips|BO|reg|CurrentState[23][19]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][19]~regout\,
	datad => \Mips|BO|reg|Mux12~7_combout\,
	combout => \Mips|BO|reg|Mux12~8_combout\);

-- Location: LCFF_X41_Y13_N3
\Mips|BO|reg|CurrentState[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][19]~regout\);

-- Location: LCCOMB_X44_Y15_N2
\Mips|BO|reg|CurrentState[20][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[20][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[20][19]~feeder_combout\);

-- Location: LCFF_X44_Y15_N3
\Mips|BO|reg|CurrentState[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[20][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][19]~regout\);

-- Location: LCCOMB_X44_Y15_N24
\Mips|BO|reg|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[16][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[20][19]~regout\,
	combout => \Mips|BO|reg|Mux12~4_combout\);

-- Location: LCFF_X43_Y15_N5
\Mips|BO|reg|CurrentState[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][19]~regout\);

-- Location: LCCOMB_X42_Y15_N4
\Mips|BO|reg|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux12~4_combout\ & ((\Mips|BO|reg|CurrentState[28][19]~regout\))) # (!\Mips|BO|reg|Mux12~4_combout\ & (\Mips|BO|reg|CurrentState[24][19]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux12~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][19]~regout\,
	combout => \Mips|BO|reg|Mux12~5_combout\);

-- Location: LCCOMB_X44_Y15_N26
\Mips|BO|reg|CurrentState[22][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[22][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[22][19]~feeder_combout\);

-- Location: LCFF_X44_Y15_N27
\Mips|BO|reg|CurrentState[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[22][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][19]~regout\);

-- Location: LCCOMB_X44_Y17_N26
\Mips|BO|reg|CurrentState[18][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[18][19]~feeder_combout\);

-- Location: LCFF_X44_Y17_N27
\Mips|BO|reg|CurrentState[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][19]~regout\);

-- Location: LCCOMB_X44_Y15_N20
\Mips|BO|reg|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[22][19]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[22][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[18][19]~regout\,
	combout => \Mips|BO|reg|Mux12~2_combout\);

-- Location: LCFF_X43_Y15_N7
\Mips|BO|reg|CurrentState[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][19]~regout\);

-- Location: LCFF_X42_Y15_N3
\Mips|BO|reg|CurrentState[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][19]~regout\);

-- Location: LCCOMB_X43_Y15_N6
\Mips|BO|reg|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux12~2_combout\ & (\Mips|BO|reg|CurrentState[30][19]~regout\)) # (!\Mips|BO|reg|Mux12~2_combout\ & ((\Mips|BO|reg|CurrentState[26][19]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux12~2_combout\,
	datac => \Mips|BO|reg|CurrentState[30][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][19]~regout\,
	combout => \Mips|BO|reg|Mux12~3_combout\);

-- Location: LCCOMB_X40_Y15_N24
\Mips|BO|reg|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux12~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux12~5_combout\,
	datad => \Mips|BO|reg|Mux12~3_combout\,
	combout => \Mips|BO|reg|Mux12~6_combout\);

-- Location: LCFF_X43_Y18_N15
\Mips|BO|reg|CurrentState[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][19]~regout\);

-- Location: LCFF_X43_Y19_N5
\Mips|BO|reg|CurrentState[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][19]~regout\);

-- Location: LCCOMB_X43_Y19_N6
\Mips|BO|reg|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[25][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux12~0_combout\);

-- Location: LCCOMB_X44_Y17_N8
\Mips|BO|reg|CurrentState[21][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[21][19]~feeder_combout\);

-- Location: LCFF_X44_Y17_N9
\Mips|BO|reg|CurrentState[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][19]~regout\);

-- Location: LCCOMB_X43_Y18_N20
\Mips|BO|reg|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux12~0_combout\ & (\Mips|BO|reg|CurrentState[29][19]~regout\)) # (!\Mips|BO|reg|Mux12~0_combout\ & ((\Mips|BO|reg|CurrentState[21][19]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[29][19]~regout\,
	datac => \Mips|BO|reg|Mux12~0_combout\,
	datad => \Mips|BO|reg|CurrentState[21][19]~regout\,
	combout => \Mips|BO|reg|Mux12~1_combout\);

-- Location: LCCOMB_X40_Y15_N14
\Mips|BO|reg|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux12~6_combout\ & (\Mips|BO|reg|Mux12~8_combout\)) # (!\Mips|BO|reg|Mux12~6_combout\ & ((\Mips|BO|reg|Mux12~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux12~8_combout\,
	datac => \Mips|BO|reg|Mux12~6_combout\,
	datad => \Mips|BO|reg|Mux12~1_combout\,
	combout => \Mips|BO|reg|Mux12~9_combout\);

-- Location: LCCOMB_X28_Y12_N18
\Mips|BO|reg|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux12~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux12~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux12~19_combout\,
	datad => \Mips|BO|reg|Mux12~9_combout\,
	combout => \Mips|BO|reg|Mux12~20_combout\);

-- Location: LCFF_X28_Y12_N19
\Mips|BO|RegA|CurrentState[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux12~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(19));

-- Location: LCCOMB_X28_Y12_N4
\Mips|BO|ULA1|Output[19]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[19]~77_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[19]~15_combout\ & 
-- ((\Mips|BO|muxA|Output[19]~13_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[19]~15_combout\ & (\Mips|BO|muxA|Output[19]~13_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[19]~15_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxA|Output[19]~13_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[19]~77_combout\);

-- Location: LCCOMB_X28_Y12_N30
\Mips|BO|ULA1|Output[19]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[19]~78_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[19]~77_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~38_combout\))) # (!\Mips|BO|ULA1|Output[19]~77_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~38_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[19]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|AddSub|Add0~38_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[19]~77_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~38_combout\,
	combout => \Mips|BO|ULA1|Output[19]~78_combout\);

-- Location: LCCOMB_X28_Y12_N26
\Mips|BO|ULA1|Output[19]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[19]~131_combout\ = (\Mips|BO|ULA1|Output[19]~78_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[19]~78_combout\,
	combout => \Mips|BO|ULA1|Output[19]~131_combout\);

-- Location: LCFF_X28_Y12_N27
\Mips|BO|ULASaida|CurrentState[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[19]~131_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(19));

-- Location: LCCOMB_X28_Y12_N0
\Mips|BO|mux3|Output[19]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[19]~53_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|RI|CurrentState\(17)))) # (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULA1|Output[19]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULA1|Output[19]~131_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[19]~53_combout\);

-- Location: LCCOMB_X28_Y12_N28
\Mips|BO|mux3|Output[19]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[19]~54_combout\ = (\Mips|BO|mux3|Output[19]~53_combout\) # ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(19) & !\Mips|BC|current_state.S9~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(19),
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|mux3|Output[19]~53_combout\,
	combout => \Mips|BO|mux3|Output[19]~54_combout\);

-- Location: LCFF_X28_Y12_N29
\Mips|BO|PC|CurrentState[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[19]~54_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(19));

-- Location: LCCOMB_X28_Y12_N16
\Mips|BO|muxA|Output[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[19]~13_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(19)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(19),
	datac => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|PC|CurrentState\(19),
	combout => \Mips|BO|muxA|Output[19]~13_combout\);

-- Location: LCCOMB_X29_Y12_N8
\Mips|BO|ULA1|AddSub|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~40_combout\ = ((\Mips|BO|muxA|Output[20]~12_combout\ $ (\Mips|BO|muxB|Output[20]~14_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~39\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~41\ = CARRY((\Mips|BO|muxA|Output[20]~12_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~39\) # (!\Mips|BO|muxB|Output[20]~14_combout\))) # (!\Mips|BO|muxA|Output[20]~12_combout\ & (!\Mips|BO|muxB|Output[20]~14_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[20]~12_combout\,
	datab => \Mips|BO|muxB|Output[20]~14_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~39\,
	combout => \Mips|BO|ULA1|AddSub|Add0~40_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~41\);

-- Location: LCCOMB_X32_Y12_N16
\Mips|BO|ULA1|Output[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[20]~72_combout\ = (\Mips|BO|ULA1|Output[20]~71_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~40_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[20]~71_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[20]~71_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~40_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~40_combout\,
	combout => \Mips|BO|ULA1|Output[20]~72_combout\);

-- Location: LCCOMB_X32_Y16_N24
\Mips|BO|ULA1|Output[20]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[20]~154_combout\ = (\Mips|BO|ULA1|Output[20]~72_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|ULA1|Output[20]~72_combout\,
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|ULA1|Output[20]~154_combout\);

-- Location: LCFF_X32_Y16_N25
\Mips|BO|ULASaida|CurrentState[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[20]~154_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(20));

-- Location: LCCOMB_X32_Y16_N6
\Mips|BO|mux3|Output[20]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[20]~51_combout\ = (\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|ULASaida|CurrentState\(20) & !\Mips|BC|current_state.S9~regout\)))) # (!\Mips|BC|current_state.S8~regout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BC|current_state.S9~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|ULASaida|CurrentState\(20),
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[20]~51_combout\);

-- Location: LCCOMB_X32_Y15_N14
\Mips|BO|mux3|Output[20]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[20]~52_combout\ = (\Mips|BO|mux3|Output[20]~51_combout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & (\Mips|BO|ULA1|Output[20]~72_combout\ & \Mips|BO|mux3|Output[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|ULA1|Output[20]~72_combout\,
	datac => \Mips|BO|mux3|Output[20]~51_combout\,
	datad => \Mips|BO|mux3|Output[15]~0_combout\,
	combout => \Mips|BO|mux3|Output[20]~52_combout\);

-- Location: LCFF_X32_Y15_N15
\Mips|BO|PC|CurrentState[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[20]~52_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(20));

-- Location: LCCOMB_X32_Y15_N26
\Mips|BO|muxA|Output[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[20]~12_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(20)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegA|CurrentState\(20),
	datab => \Mips|BO|PC|CurrentState\(20),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[20]~12_combout\);

-- Location: LCCOMB_X31_Y14_N10
\Mips|BO|ULA1|AddSub|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~42_combout\ = (\Mips|BO|muxA|Output[21]~11_combout\ & ((\Mips|BO|muxB|Output[21]~13_combout\ & (\Mips|BO|ULA1|AddSub|Add1~41\ & VCC)) # (!\Mips|BO|muxB|Output[21]~13_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~41\)))) # 
-- (!\Mips|BO|muxA|Output[21]~11_combout\ & ((\Mips|BO|muxB|Output[21]~13_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~41\)) # (!\Mips|BO|muxB|Output[21]~13_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~41\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~43\ = CARRY((\Mips|BO|muxA|Output[21]~11_combout\ & (!\Mips|BO|muxB|Output[21]~13_combout\ & !\Mips|BO|ULA1|AddSub|Add1~41\)) # (!\Mips|BO|muxA|Output[21]~11_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~41\) # 
-- (!\Mips|BO|muxB|Output[21]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[21]~11_combout\,
	datab => \Mips|BO|muxB|Output[21]~13_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~41\,
	combout => \Mips|BO|ULA1|AddSub|Add1~42_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~43\);

-- Location: LCCOMB_X31_Y14_N12
\Mips|BO|ULA1|AddSub|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~44_combout\ = ((\Mips|BO|muxB|Output[22]~12_combout\ $ (\Mips|BO|muxA|Output[22]~10_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~43\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~45\ = CARRY((\Mips|BO|muxB|Output[22]~12_combout\ & ((\Mips|BO|muxA|Output[22]~10_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~43\))) # (!\Mips|BO|muxB|Output[22]~12_combout\ & (\Mips|BO|muxA|Output[22]~10_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[22]~12_combout\,
	datab => \Mips|BO|muxA|Output[22]~10_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~43\,
	combout => \Mips|BO|ULA1|AddSub|Add1~44_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~45\);

-- Location: LCCOMB_X28_Y14_N22
\Mips|BO|muxB|Output[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[22]~12_combout\ = (\Mips|BO|RI|CurrentState\(15) & (((!\Mips|BO|muxB|Equal2~1_combout\ & \Mips|BO|RegB|CurrentState\(22))) # (!\Mips|BO|muxB|Equal2~0_combout\))) # (!\Mips|BO|RI|CurrentState\(15) & (!\Mips|BO|muxB|Equal2~1_combout\ & 
-- (\Mips|BO|RegB|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(15),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RegB|CurrentState\(22),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[22]~12_combout\);

-- Location: LCFF_X42_Y15_N31
\Mips|BO|reg|CurrentState[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][21]~regout\);

-- Location: LCFF_X40_Y14_N11
\Mips|BO|reg|CurrentState[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][21]~regout\);

-- Location: LCFF_X40_Y14_N29
\Mips|BO|reg|CurrentState[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][21]~regout\);

-- Location: LCCOMB_X40_Y14_N10
\Mips|BO|reg|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|CurrentState[20][21]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[16][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[16][21]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][21]~regout\,
	combout => \Mips|BO|reg|Mux10~4_combout\);

-- Location: LCCOMB_X41_Y15_N4
\Mips|BO|reg|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux10~4_combout\ & (\Mips|BO|reg|CurrentState[28][21]~regout\)) # (!\Mips|BO|reg|Mux10~4_combout\ & ((\Mips|BO|reg|CurrentState[24][21]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][21]~regout\,
	datab => \Mips|BO|reg|CurrentState[24][21]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux10~4_combout\,
	combout => \Mips|BO|reg|Mux10~5_combout\);

-- Location: LCCOMB_X34_Y12_N30
\Mips|BO|reg|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux10~3_combout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux10~3_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux10~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux10~6_combout\);

-- Location: LCFF_X42_Y16_N27
\Mips|BO|reg|CurrentState[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][21]~regout\);

-- Location: LCFF_X42_Y17_N17
\Mips|BO|reg|CurrentState[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][21]~regout\);

-- Location: LCCOMB_X43_Y19_N22
\Mips|BO|reg|CurrentState[27][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[27][21]~feeder_combout\);

-- Location: LCFF_X43_Y19_N23
\Mips|BO|reg|CurrentState[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][21]~regout\);

-- Location: LCCOMB_X42_Y17_N2
\Mips|BO|reg|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][21]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[19][21]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][21]~regout\,
	combout => \Mips|BO|reg|Mux10~7_combout\);

-- Location: LCCOMB_X42_Y16_N26
\Mips|BO|reg|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux10~7_combout\ & (\Mips|BO|reg|CurrentState[31][21]~regout\)) # (!\Mips|BO|reg|Mux10~7_combout\ & ((\Mips|BO|reg|CurrentState[23][21]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][21]~regout\,
	datad => \Mips|BO|reg|Mux10~7_combout\,
	combout => \Mips|BO|reg|Mux10~8_combout\);

-- Location: LCCOMB_X34_Y12_N8
\Mips|BO|reg|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~9_combout\ = (\Mips|BO|reg|Mux10~6_combout\ & (((\Mips|BO|reg|Mux10~8_combout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux10~6_combout\ & (\Mips|BO|reg|Mux10~1_combout\ & (\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux10~1_combout\,
	datab => \Mips|BO|reg|Mux10~6_combout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux10~8_combout\,
	combout => \Mips|BO|reg|Mux10~9_combout\);

-- Location: LCFF_X35_Y17_N25
\Mips|BO|reg|CurrentState[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][21]~regout\);

-- Location: LCCOMB_X36_Y17_N2
\Mips|BO|reg|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[13][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[12][21]~regout\,
	combout => \Mips|BO|reg|Mux10~17_combout\);

-- Location: LCFF_X36_Y18_N1
\Mips|BO|reg|CurrentState[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][21]~regout\);

-- Location: LCCOMB_X36_Y18_N2
\Mips|BO|reg|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~18_combout\ = (\Mips|BO|reg|Mux10~17_combout\ & (((\Mips|BO|reg|CurrentState[15][21]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux10~17_combout\ & (\Mips|BO|reg|CurrentState[14][21]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][21]~regout\,
	datab => \Mips|BO|reg|Mux10~17_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[15][21]~regout\,
	combout => \Mips|BO|reg|Mux10~18_combout\);

-- Location: LCCOMB_X37_Y17_N22
\Mips|BO|reg|CurrentState[1][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[1][21]~feeder_combout\);

-- Location: LCFF_X37_Y17_N23
\Mips|BO|reg|CurrentState[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][21]~regout\);

-- Location: LCCOMB_X36_Y19_N22
\Mips|BO|reg|CurrentState[3][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[3][21]~feeder_combout\);

-- Location: LCFF_X36_Y19_N23
\Mips|BO|reg|CurrentState[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][21]~regout\);

-- Location: LCCOMB_X36_Y19_N0
\Mips|BO|reg|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~15_combout\ = (\Mips|BO|reg|Mux10~14_combout\ & (((\Mips|BO|reg|CurrentState[3][21]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux10~14_combout\ & (\Mips|BO|reg|CurrentState[1][21]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux10~14_combout\,
	datab => \Mips|BO|reg|CurrentState[1][21]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[3][21]~regout\,
	combout => \Mips|BO|reg|Mux10~15_combout\);

-- Location: LCCOMB_X34_Y20_N12
\Mips|BO|reg|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux10~13_combout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux10~13_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux10~15_combout\,
	combout => \Mips|BO|reg|Mux10~16_combout\);

-- Location: LCFF_X31_Y20_N7
\Mips|BO|reg|CurrentState[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][21]~regout\);

-- Location: LCCOMB_X32_Y20_N2
\Mips|BO|reg|CurrentState[4][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[4][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[4][21]~feeder_combout\);

-- Location: LCFF_X32_Y20_N3
\Mips|BO|reg|CurrentState[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[4][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][21]~regout\);

-- Location: LCCOMB_X32_Y20_N24
\Mips|BO|reg|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][21]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][21]~regout\,
	datab => \Mips|BO|reg|CurrentState[4][21]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux10~10_combout\);

-- Location: LCCOMB_X31_Y20_N6
\Mips|BO|reg|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux10~10_combout\ & ((\Mips|BO|reg|CurrentState[7][21]~regout\))) # (!\Mips|BO|reg|Mux10~10_combout\ & (\Mips|BO|reg|CurrentState[6][21]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[7][21]~regout\,
	datad => \Mips|BO|reg|Mux10~10_combout\,
	combout => \Mips|BO|reg|Mux10~11_combout\);

-- Location: LCCOMB_X37_Y20_N8
\Mips|BO|reg|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux10~16_combout\ & (\Mips|BO|reg|Mux10~18_combout\)) # (!\Mips|BO|reg|Mux10~16_combout\ & ((\Mips|BO|reg|Mux10~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux10~18_combout\,
	datac => \Mips|BO|reg|Mux10~16_combout\,
	datad => \Mips|BO|reg|Mux10~11_combout\,
	combout => \Mips|BO|reg|Mux10~19_combout\);

-- Location: LCCOMB_X33_Y12_N10
\Mips|BO|reg|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux10~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux10~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux10~9_combout\,
	datad => \Mips|BO|reg|Mux10~19_combout\,
	combout => \Mips|BO|reg|Mux10~20_combout\);

-- Location: LCFF_X33_Y12_N11
\Mips|BO|RegA|CurrentState[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux10~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(21));

-- Location: LCCOMB_X32_Y12_N20
\Mips|BO|muxA|Output[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[21]~11_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(21))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(21),
	datab => \Mips|BO|RegA|CurrentState\(21),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[21]~11_combout\);

-- Location: LCCOMB_X29_Y12_N10
\Mips|BO|ULA1|AddSub|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~42_combout\ = (\Mips|BO|muxB|Output[21]~13_combout\ & ((\Mips|BO|muxA|Output[21]~11_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~41\)) # (!\Mips|BO|muxA|Output[21]~11_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~41\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[21]~13_combout\ & ((\Mips|BO|muxA|Output[21]~11_combout\ & (\Mips|BO|ULA1|AddSub|Add0~41\ & VCC)) # (!\Mips|BO|muxA|Output[21]~11_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~41\))))
-- \Mips|BO|ULA1|AddSub|Add0~43\ = CARRY((\Mips|BO|muxB|Output[21]~13_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~41\) # (!\Mips|BO|muxA|Output[21]~11_combout\))) # (!\Mips|BO|muxB|Output[21]~13_combout\ & (!\Mips|BO|muxA|Output[21]~11_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[21]~13_combout\,
	datab => \Mips|BO|muxA|Output[21]~11_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~41\,
	combout => \Mips|BO|ULA1|AddSub|Add0~42_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~43\);

-- Location: LCCOMB_X29_Y12_N12
\Mips|BO|ULA1|AddSub|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~44_combout\ = ((\Mips|BO|muxA|Output[22]~10_combout\ $ (\Mips|BO|muxB|Output[22]~12_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~43\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~45\ = CARRY((\Mips|BO|muxA|Output[22]~10_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~43\) # (!\Mips|BO|muxB|Output[22]~12_combout\))) # (!\Mips|BO|muxA|Output[22]~10_combout\ & (!\Mips|BO|muxB|Output[22]~12_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[22]~10_combout\,
	datab => \Mips|BO|muxB|Output[22]~12_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~43\,
	combout => \Mips|BO|ULA1|AddSub|Add0~44_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~45\);

-- Location: LCCOMB_X30_Y14_N28
\Mips|BO|ULA1|Output[22]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[22]~80_combout\ = (\Mips|BO|ULA1|Output[22]~79_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~44_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[22]~79_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[22]~79_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~44_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~44_combout\,
	combout => \Mips|BO|ULA1|Output[22]~80_combout\);

-- Location: LCCOMB_X30_Y14_N6
\Mips|BO|ULA1|Output[22]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[22]~132_combout\ = (\Mips|BO|ULA1|Output[22]~80_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[22]~80_combout\,
	combout => \Mips|BO|ULA1|Output[22]~132_combout\);

-- Location: LCFF_X30_Y14_N7
\Mips|BO|ULASaida|CurrentState[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[22]~132_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(22));

-- Location: LCCOMB_X32_Y15_N30
\Mips|BO|mux3|Output[22]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[22]~47_combout\ = (\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULASaida|CurrentState\(22))))) # (!\Mips|BC|current_state.S8~regout\ & (\Mips|BC|current_state.S9~regout\ & 
-- (\Mips|BO|RI|CurrentState\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|ULASaida|CurrentState\(22),
	combout => \Mips|BO|mux3|Output[22]~47_combout\);

-- Location: LCCOMB_X32_Y15_N24
\Mips|BO|mux3|Output[22]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[22]~48_combout\ = (\Mips|BO|mux3|Output[22]~47_combout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & (\Mips|BO|ULA1|Output[22]~80_combout\ & \Mips|BO|mux3|Output[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|mux3|Output[22]~47_combout\,
	datac => \Mips|BO|ULA1|Output[22]~80_combout\,
	datad => \Mips|BO|mux3|Output[15]~0_combout\,
	combout => \Mips|BO|mux3|Output[22]~48_combout\);

-- Location: LCFF_X32_Y15_N25
\Mips|BO|PC|CurrentState[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[22]~48_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(22));

-- Location: LCCOMB_X32_Y15_N16
\Mips|BO|muxA|Output[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[22]~10_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(22)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(22),
	datac => \Mips|BO|PC|CurrentState\(22),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[22]~10_combout\);

-- Location: LCCOMB_X31_Y14_N14
\Mips|BO|ULA1|AddSub|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~46_combout\ = (\Mips|BO|muxA|Output[23]~9_combout\ & ((\Mips|BO|muxB|Output[23]~11_combout\ & (\Mips|BO|ULA1|AddSub|Add1~45\ & VCC)) # (!\Mips|BO|muxB|Output[23]~11_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~45\)))) # 
-- (!\Mips|BO|muxA|Output[23]~9_combout\ & ((\Mips|BO|muxB|Output[23]~11_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~45\)) # (!\Mips|BO|muxB|Output[23]~11_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~45\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~47\ = CARRY((\Mips|BO|muxA|Output[23]~9_combout\ & (!\Mips|BO|muxB|Output[23]~11_combout\ & !\Mips|BO|ULA1|AddSub|Add1~45\)) # (!\Mips|BO|muxA|Output[23]~9_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~45\) # 
-- (!\Mips|BO|muxB|Output[23]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[23]~9_combout\,
	datab => \Mips|BO|muxB|Output[23]~11_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~45\,
	combout => \Mips|BO|ULA1|AddSub|Add1~46_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~47\);

-- Location: LCCOMB_X29_Y12_N14
\Mips|BO|ULA1|AddSub|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~46_combout\ = (\Mips|BO|muxB|Output[23]~11_combout\ & ((\Mips|BO|muxA|Output[23]~9_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~45\)) # (!\Mips|BO|muxA|Output[23]~9_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~45\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[23]~11_combout\ & ((\Mips|BO|muxA|Output[23]~9_combout\ & (\Mips|BO|ULA1|AddSub|Add0~45\ & VCC)) # (!\Mips|BO|muxA|Output[23]~9_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~45\))))
-- \Mips|BO|ULA1|AddSub|Add0~47\ = CARRY((\Mips|BO|muxB|Output[23]~11_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~45\) # (!\Mips|BO|muxA|Output[23]~9_combout\))) # (!\Mips|BO|muxB|Output[23]~11_combout\ & (!\Mips|BO|muxA|Output[23]~9_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[23]~11_combout\,
	datab => \Mips|BO|muxA|Output[23]~9_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~45\,
	combout => \Mips|BO|ULA1|AddSub|Add0~46_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~47\);

-- Location: LCCOMB_X30_Y14_N26
\Mips|BO|ULA1|Output[23]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[23]~82_combout\ = (\Mips|BO|ULA1|Output[23]~81_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~46_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[23]~81_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[23]~81_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~46_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~46_combout\,
	combout => \Mips|BO|ULA1|Output[23]~82_combout\);

-- Location: LCCOMB_X30_Y14_N2
\Mips|BO|mux3|Output[23]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[23]~45_combout\ = (\Mips|BC|current_state.S9~regout\ & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BC|current_state.S9~regout\ & (!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & ((\Mips|BO|ULA1|Output[23]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|ULA1|Output[23]~82_combout\,
	combout => \Mips|BO|mux3|Output[23]~45_combout\);

-- Location: LCCOMB_X30_Y14_N4
\Mips|BO|mux3|Output[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[23]~46_combout\ = (\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(23) & (!\Mips|BC|current_state.S9~regout\))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|mux3|Output[23]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(23),
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|mux3|Output[23]~45_combout\,
	combout => \Mips|BO|mux3|Output[23]~46_combout\);

-- Location: LCFF_X30_Y14_N5
\Mips|BO|PC|CurrentState[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[23]~46_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(23));

-- Location: LCFF_X31_Y18_N23
\Mips|BO|reg|CurrentState[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][23]~regout\);

-- Location: LCFF_X30_Y18_N11
\Mips|BO|reg|CurrentState[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][23]~regout\);

-- Location: LCFF_X29_Y18_N19
\Mips|BO|reg|CurrentState[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][23]~regout\);

-- Location: LCCOMB_X29_Y18_N18
\Mips|BO|reg|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[5][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[4][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux8~10_combout\);

-- Location: LCCOMB_X31_Y18_N16
\Mips|BO|reg|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~11_combout\ = (\Mips|BO|reg|Mux8~10_combout\ & (((\Mips|BO|reg|CurrentState[7][23]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux8~10_combout\ & (\Mips|BO|reg|CurrentState[6][23]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][23]~regout\,
	datab => \Mips|BO|reg|CurrentState[7][23]~regout\,
	datac => \Mips|BO|reg|Mux8~10_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux8~11_combout\);

-- Location: LCFF_X36_Y20_N25
\Mips|BO|reg|CurrentState[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][23]~regout\);

-- Location: LCFF_X36_Y20_N19
\Mips|BO|reg|CurrentState[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][23]~regout\);

-- Location: LCCOMB_X36_Y20_N24
\Mips|BO|reg|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~13_combout\ = (\Mips|BO|reg|Mux8~12_combout\ & (((\Mips|BO|reg|CurrentState[11][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux8~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][23]~regout\,
	combout => \Mips|BO|reg|Mux8~13_combout\);

-- Location: LCFF_X38_Y13_N5
\Mips|BO|reg|CurrentState[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][23]~regout\);

-- Location: LCFF_X36_Y13_N27
\Mips|BO|reg|CurrentState[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][23]~regout\);

-- Location: LCCOMB_X38_Y13_N4
\Mips|BO|reg|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~15_combout\ = (\Mips|BO|reg|Mux8~14_combout\ & (((\Mips|BO|reg|CurrentState[3][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux8~14_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[1][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[1][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[3][23]~regout\,
	combout => \Mips|BO|reg|Mux8~15_combout\);

-- Location: LCCOMB_X37_Y16_N2
\Mips|BO|reg|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux8~13_combout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((!\Mips|BO|RI|CurrentState\(23) & \Mips|BO|reg|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux8~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux8~15_combout\,
	combout => \Mips|BO|reg|Mux8~16_combout\);

-- Location: LCCOMB_X33_Y17_N16
\Mips|BO|reg|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux8~16_combout\ & (\Mips|BO|reg|Mux8~18_combout\)) # (!\Mips|BO|reg|Mux8~16_combout\ & ((\Mips|BO|reg|Mux8~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux8~11_combout\,
	datad => \Mips|BO|reg|Mux8~16_combout\,
	combout => \Mips|BO|reg|Mux8~19_combout\);

-- Location: LCFF_X38_Y16_N29
\Mips|BO|reg|CurrentState[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][23]~regout\);

-- Location: LCFF_X38_Y17_N27
\Mips|BO|reg|CurrentState[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][23]~regout\);

-- Location: LCCOMB_X37_Y16_N14
\Mips|BO|reg|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~8_combout\ = (\Mips|BO|reg|Mux8~7_combout\ & ((\Mips|BO|reg|CurrentState[31][23]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux8~7_combout\ & (((\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[23][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~7_combout\,
	datab => \Mips|BO|reg|CurrentState[31][23]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[23][23]~regout\,
	combout => \Mips|BO|reg|Mux8~8_combout\);

-- Location: LCFF_X44_Y13_N3
\Mips|BO|reg|CurrentState[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][23]~regout\);

-- Location: LCFF_X44_Y13_N13
\Mips|BO|reg|CurrentState[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][23]~regout\);

-- Location: LCCOMB_X44_Y13_N2
\Mips|BO|reg|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~3_combout\ = (\Mips|BO|reg|Mux8~2_combout\ & (((\Mips|BO|reg|CurrentState[30][23]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux8~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[26][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][23]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][23]~regout\,
	combout => \Mips|BO|reg|Mux8~3_combout\);

-- Location: LCCOMB_X37_Y13_N4
\Mips|BO|reg|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21)) # (\Mips|BO|reg|Mux8~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux8~5_combout\ & (!\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux8~3_combout\,
	combout => \Mips|BO|reg|Mux8~6_combout\);

-- Location: LCCOMB_X37_Y16_N24
\Mips|BO|reg|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux8~6_combout\ & ((\Mips|BO|reg|Mux8~8_combout\))) # (!\Mips|BO|reg|Mux8~6_combout\ & (\Mips|BO|reg|Mux8~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux8~1_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux8~8_combout\,
	datad => \Mips|BO|reg|Mux8~6_combout\,
	combout => \Mips|BO|reg|Mux8~9_combout\);

-- Location: LCCOMB_X31_Y16_N28
\Mips|BO|reg|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux8~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux8~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux8~19_combout\,
	datad => \Mips|BO|reg|Mux8~9_combout\,
	combout => \Mips|BO|reg|Mux8~20_combout\);

-- Location: LCFF_X31_Y16_N29
\Mips|BO|RegA|CurrentState[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux8~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(23));

-- Location: LCCOMB_X30_Y14_N30
\Mips|BO|muxA|Output[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[23]~9_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(23))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~0_combout\,
	datab => \Mips|BO|PC|CurrentState\(23),
	datad => \Mips|BO|RegA|CurrentState\(23),
	combout => \Mips|BO|muxA|Output[23]~9_combout\);

-- Location: LCCOMB_X29_Y12_N16
\Mips|BO|ULA1|AddSub|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~48_combout\ = ((\Mips|BO|muxB|Output[24]~10_combout\ $ (\Mips|BO|muxA|Output[24]~8_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~47\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~49\ = CARRY((\Mips|BO|muxB|Output[24]~10_combout\ & (\Mips|BO|muxA|Output[24]~8_combout\ & !\Mips|BO|ULA1|AddSub|Add0~47\)) # (!\Mips|BO|muxB|Output[24]~10_combout\ & ((\Mips|BO|muxA|Output[24]~8_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[24]~10_combout\,
	datab => \Mips|BO|muxA|Output[24]~8_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~47\,
	combout => \Mips|BO|ULA1|AddSub|Add0~48_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~49\);

-- Location: LCCOMB_X29_Y12_N18
\Mips|BO|ULA1|AddSub|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~50_combout\ = (\Mips|BO|muxA|Output[25]~7_combout\ & ((\Mips|BO|muxB|Output[25]~9_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~49\)) # (!\Mips|BO|muxB|Output[25]~9_combout\ & (\Mips|BO|ULA1|AddSub|Add0~49\ & VCC)))) # 
-- (!\Mips|BO|muxA|Output[25]~7_combout\ & ((\Mips|BO|muxB|Output[25]~9_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~49\) # (GND))) # (!\Mips|BO|muxB|Output[25]~9_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~49\))))
-- \Mips|BO|ULA1|AddSub|Add0~51\ = CARRY((\Mips|BO|muxA|Output[25]~7_combout\ & (\Mips|BO|muxB|Output[25]~9_combout\ & !\Mips|BO|ULA1|AddSub|Add0~49\)) # (!\Mips|BO|muxA|Output[25]~7_combout\ & ((\Mips|BO|muxB|Output[25]~9_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[25]~7_combout\,
	datab => \Mips|BO|muxB|Output[25]~9_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~49\,
	combout => \Mips|BO|ULA1|AddSub|Add0~50_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~51\);

-- Location: LCCOMB_X29_Y12_N20
\Mips|BO|ULA1|AddSub|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~52_combout\ = ((\Mips|BO|muxB|Output[26]~8_combout\ $ (\Mips|BO|muxA|Output[26]~6_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~51\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~53\ = CARRY((\Mips|BO|muxB|Output[26]~8_combout\ & (\Mips|BO|muxA|Output[26]~6_combout\ & !\Mips|BO|ULA1|AddSub|Add0~51\)) # (!\Mips|BO|muxB|Output[26]~8_combout\ & ((\Mips|BO|muxA|Output[26]~6_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[26]~8_combout\,
	datab => \Mips|BO|muxA|Output[26]~6_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~51\,
	combout => \Mips|BO|ULA1|AddSub|Add0~52_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~53\);

-- Location: LCCOMB_X31_Y14_N16
\Mips|BO|ULA1|AddSub|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~48_combout\ = ((\Mips|BO|muxB|Output[24]~10_combout\ $ (\Mips|BO|muxA|Output[24]~8_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~47\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~49\ = CARRY((\Mips|BO|muxB|Output[24]~10_combout\ & ((\Mips|BO|muxA|Output[24]~8_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~47\))) # (!\Mips|BO|muxB|Output[24]~10_combout\ & (\Mips|BO|muxA|Output[24]~8_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[24]~10_combout\,
	datab => \Mips|BO|muxA|Output[24]~8_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~47\,
	combout => \Mips|BO|ULA1|AddSub|Add1~48_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~49\);

-- Location: LCCOMB_X31_Y14_N18
\Mips|BO|ULA1|AddSub|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~50_combout\ = (\Mips|BO|muxA|Output[25]~7_combout\ & ((\Mips|BO|muxB|Output[25]~9_combout\ & (\Mips|BO|ULA1|AddSub|Add1~49\ & VCC)) # (!\Mips|BO|muxB|Output[25]~9_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~49\)))) # 
-- (!\Mips|BO|muxA|Output[25]~7_combout\ & ((\Mips|BO|muxB|Output[25]~9_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~49\)) # (!\Mips|BO|muxB|Output[25]~9_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~49\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~51\ = CARRY((\Mips|BO|muxA|Output[25]~7_combout\ & (!\Mips|BO|muxB|Output[25]~9_combout\ & !\Mips|BO|ULA1|AddSub|Add1~49\)) # (!\Mips|BO|muxA|Output[25]~7_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~49\) # 
-- (!\Mips|BO|muxB|Output[25]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[25]~7_combout\,
	datab => \Mips|BO|muxB|Output[25]~9_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~49\,
	combout => \Mips|BO|ULA1|AddSub|Add1~50_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~51\);

-- Location: LCCOMB_X31_Y14_N20
\Mips|BO|ULA1|AddSub|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~52_combout\ = ((\Mips|BO|muxB|Output[26]~8_combout\ $ (\Mips|BO|muxA|Output[26]~6_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~51\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~53\ = CARRY((\Mips|BO|muxB|Output[26]~8_combout\ & ((\Mips|BO|muxA|Output[26]~6_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~51\))) # (!\Mips|BO|muxB|Output[26]~8_combout\ & (\Mips|BO|muxA|Output[26]~6_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[26]~8_combout\,
	datab => \Mips|BO|muxA|Output[26]~6_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~51\,
	combout => \Mips|BO|ULA1|AddSub|Add1~52_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~53\);

-- Location: LCCOMB_X30_Y16_N22
\Mips|BO|ULA1|Output[26]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[26]~90_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[26]~89_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~52_combout\))) # (!\Mips|BO|ULA1|Output[26]~89_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~52_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[26]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[26]~89_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add0~52_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~52_combout\,
	combout => \Mips|BO|ULA1|Output[26]~90_combout\);

-- Location: LCCOMB_X31_Y16_N12
\Mips|BO|ULA1|Output[26]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[26]~152_combout\ = (\Mips|BO|ULA1|Output[26]~90_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[26]~90_combout\,
	combout => \Mips|BO|ULA1|Output[26]~152_combout\);

-- Location: LCFF_X31_Y16_N13
\Mips|BO|ULASaida|CurrentState[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[26]~152_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(26));

-- Location: LCCOMB_X31_Y16_N2
\Mips|BO|mux2|Output[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[26]~6_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(26))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(26),
	datad => \Mips|BO|ULASaida|CurrentState\(26),
	combout => \Mips|BO|mux2|Output[26]~6_combout\);

-- Location: LCFF_X30_Y18_N31
\Mips|BO|reg|CurrentState[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][26]~regout\);

-- Location: LCFF_X30_Y18_N25
\Mips|BO|reg|CurrentState[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][26]~regout\);

-- Location: LCCOMB_X30_Y18_N24
\Mips|BO|reg|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~13_combout\ = (\Mips|BO|reg|Mux5~12_combout\ & ((\Mips|BO|reg|CurrentState[7][26]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux5~12_combout\ & (((\Mips|BO|reg|CurrentState[5][26]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux5~12_combout\,
	datab => \Mips|BO|reg|CurrentState[7][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux5~13_combout\);

-- Location: LCCOMB_X34_Y14_N4
\Mips|BO|reg|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux5~13_combout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux5~15_combout\ & ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux5~15_combout\,
	datab => \Mips|BO|reg|Mux5~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux5~16_combout\);

-- Location: LCCOMB_X34_Y21_N4
\Mips|BO|reg|CurrentState[11][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][26]~feeder_combout\ = \Mips|BO|mux2|Output[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[26]~6_combout\,
	combout => \Mips|BO|reg|CurrentState[11][26]~feeder_combout\);

-- Location: LCFF_X34_Y21_N5
\Mips|BO|reg|CurrentState[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][26]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][26]~regout\);

-- Location: LCFF_X37_Y21_N7
\Mips|BO|reg|CurrentState[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][26]~regout\);

-- Location: LCCOMB_X38_Y21_N10
\Mips|BO|reg|CurrentState[9][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[9][26]~feeder_combout\ = \Mips|BO|mux2|Output[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[26]~6_combout\,
	combout => \Mips|BO|reg|CurrentState[9][26]~feeder_combout\);

-- Location: LCFF_X38_Y21_N11
\Mips|BO|reg|CurrentState[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[9][26]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][26]~regout\);

-- Location: LCCOMB_X38_Y21_N8
\Mips|BO|reg|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[9][26]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[8][26]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[9][26]~regout\,
	combout => \Mips|BO|reg|Mux5~10_combout\);

-- Location: LCCOMB_X38_Y21_N22
\Mips|BO|reg|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~11_combout\ = (\Mips|BO|reg|Mux5~10_combout\ & (((\Mips|BO|reg|CurrentState[11][26]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux5~10_combout\ & (\Mips|BO|reg|CurrentState[10][26]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][26]~regout\,
	datab => \Mips|BO|reg|CurrentState[11][26]~regout\,
	datac => \Mips|BO|reg|Mux5~10_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux5~11_combout\);

-- Location: LCCOMB_X34_Y14_N10
\Mips|BO|reg|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux5~16_combout\ & (\Mips|BO|reg|Mux5~18_combout\)) # (!\Mips|BO|reg|Mux5~16_combout\ & ((\Mips|BO|reg|Mux5~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux5~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux5~16_combout\,
	datad => \Mips|BO|reg|Mux5~11_combout\,
	combout => \Mips|BO|reg|Mux5~19_combout\);

-- Location: LCFF_X40_Y17_N3
\Mips|BO|reg|CurrentState[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][26]~regout\);

-- Location: LCFF_X38_Y17_N3
\Mips|BO|reg|CurrentState[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][26]~regout\);

-- Location: LCFF_X38_Y17_N13
\Mips|BO|reg|CurrentState[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][26]~regout\);

-- Location: LCCOMB_X38_Y17_N12
\Mips|BO|reg|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][26]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[23][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux5~7_combout\);

-- Location: LCCOMB_X37_Y17_N4
\Mips|BO|reg|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~8_combout\ = (\Mips|BO|reg|Mux5~7_combout\ & (((\Mips|BO|reg|CurrentState[31][26]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux5~7_combout\ & (\Mips|BO|reg|CurrentState[27][26]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][26]~regout\,
	datab => \Mips|BO|reg|CurrentState[31][26]~regout\,
	datac => \Mips|BO|reg|Mux5~7_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux5~8_combout\);

-- Location: LCCOMB_X45_Y13_N0
\Mips|BO|reg|CurrentState[22][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[22][26]~feeder_combout\ = \Mips|BO|mux2|Output[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[26]~6_combout\,
	combout => \Mips|BO|reg|CurrentState[22][26]~feeder_combout\);

-- Location: LCFF_X45_Y13_N1
\Mips|BO|reg|CurrentState[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[22][26]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][26]~regout\);

-- Location: LCCOMB_X45_Y13_N26
\Mips|BO|reg|CurrentState[18][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][26]~feeder_combout\ = \Mips|BO|mux2|Output[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[26]~6_combout\,
	combout => \Mips|BO|reg|CurrentState[18][26]~feeder_combout\);

-- Location: LCFF_X45_Y13_N27
\Mips|BO|reg|CurrentState[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][26]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][26]~regout\);

-- Location: LCCOMB_X45_Y13_N28
\Mips|BO|reg|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[26][26]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[18][26]~regout\,
	combout => \Mips|BO|reg|Mux5~0_combout\);

-- Location: LCCOMB_X45_Y13_N10
\Mips|BO|reg|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux5~0_combout\ & (\Mips|BO|reg|CurrentState[30][26]~regout\)) # (!\Mips|BO|reg|Mux5~0_combout\ & ((\Mips|BO|reg|CurrentState[22][26]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][26]~regout\,
	datab => \Mips|BO|reg|CurrentState[22][26]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux5~0_combout\,
	combout => \Mips|BO|reg|Mux5~1_combout\);

-- Location: LCCOMB_X37_Y13_N26
\Mips|BO|reg|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~9_combout\ = (\Mips|BO|reg|Mux5~6_combout\ & (((\Mips|BO|reg|Mux5~8_combout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux5~6_combout\ & (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux5~6_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux5~8_combout\,
	datad => \Mips|BO|reg|Mux5~1_combout\,
	combout => \Mips|BO|reg|Mux5~9_combout\);

-- Location: LCCOMB_X32_Y15_N22
\Mips|BO|reg|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux5~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux5~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux5~19_combout\,
	datad => \Mips|BO|reg|Mux5~9_combout\,
	combout => \Mips|BO|reg|Mux5~20_combout\);

-- Location: LCFF_X32_Y15_N23
\Mips|BO|RegA|CurrentState[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux5~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(26));

-- Location: LCCOMB_X32_Y16_N18
\Mips|BO|mux3|Output[26]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[26]~39_combout\ = (\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(26) & ((!\Mips|BC|current_state.S9~regout\)))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|RI|CurrentState\(24) & 
-- \Mips|BC|current_state.S9~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(26),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[26]~39_combout\);

-- Location: LCCOMB_X32_Y15_N4
\Mips|BO|mux3|Output[26]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[26]~40_combout\ = (\Mips|BO|mux3|Output[26]~39_combout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ & \Mips|BO|ULA1|Output[26]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|mux3|Output[15]~0_combout\,
	datac => \Mips|BO|mux3|Output[26]~39_combout\,
	datad => \Mips|BO|ULA1|Output[26]~90_combout\,
	combout => \Mips|BO|mux3|Output[26]~40_combout\);

-- Location: LCFF_X32_Y15_N5
\Mips|BO|PC|CurrentState[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[26]~40_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(26));

-- Location: LCCOMB_X32_Y15_N20
\Mips|BO|muxA|Output[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[26]~6_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(26)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(26),
	datac => \Mips|BO|PC|CurrentState\(26),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[26]~6_combout\);

-- Location: LCCOMB_X31_Y14_N22
\Mips|BO|ULA1|AddSub|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~54_combout\ = (\Mips|BO|muxA|Output[27]~5_combout\ & ((\Mips|BO|muxB|Output[27]~7_combout\ & (\Mips|BO|ULA1|AddSub|Add1~53\ & VCC)) # (!\Mips|BO|muxB|Output[27]~7_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~53\)))) # 
-- (!\Mips|BO|muxA|Output[27]~5_combout\ & ((\Mips|BO|muxB|Output[27]~7_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~53\)) # (!\Mips|BO|muxB|Output[27]~7_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~53\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~55\ = CARRY((\Mips|BO|muxA|Output[27]~5_combout\ & (!\Mips|BO|muxB|Output[27]~7_combout\ & !\Mips|BO|ULA1|AddSub|Add1~53\)) # (!\Mips|BO|muxA|Output[27]~5_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~53\) # 
-- (!\Mips|BO|muxB|Output[27]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[27]~5_combout\,
	datab => \Mips|BO|muxB|Output[27]~7_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~53\,
	combout => \Mips|BO|ULA1|AddSub|Add1~54_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~55\);

-- Location: LCFF_X40_Y14_N17
\Mips|BO|reg|CurrentState[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][27]~regout\);

-- Location: LCCOMB_X40_Y14_N16
\Mips|BO|reg|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[20][27]~regout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[16][27]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[16][27]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux4~4_combout\);

-- Location: LCFF_X38_Y14_N17
\Mips|BO|reg|CurrentState[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][27]~regout\);

-- Location: LCFF_X37_Y14_N19
\Mips|BO|reg|CurrentState[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][27]~regout\);

-- Location: LCCOMB_X38_Y14_N16
\Mips|BO|reg|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux4~4_combout\ & ((\Mips|BO|reg|CurrentState[28][27]~regout\))) # (!\Mips|BO|reg|Mux4~4_combout\ & (\Mips|BO|reg|CurrentState[24][27]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux4~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][27]~regout\,
	combout => \Mips|BO|reg|Mux4~5_combout\);

-- Location: LCCOMB_X43_Y14_N24
\Mips|BO|reg|CurrentState[18][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[18][27]~feeder_combout\);

-- Location: LCFF_X43_Y14_N25
\Mips|BO|reg|CurrentState[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][27]~regout\);

-- Location: LCCOMB_X41_Y16_N30
\Mips|BO|reg|CurrentState[22][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[22][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[22][27]~feeder_combout\);

-- Location: LCFF_X41_Y16_N31
\Mips|BO|reg|CurrentState[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[22][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][27]~regout\);

-- Location: LCCOMB_X41_Y16_N24
\Mips|BO|reg|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|CurrentState[22][27]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[22][27]~regout\,
	combout => \Mips|BO|reg|Mux4~2_combout\);

-- Location: LCFF_X42_Y18_N29
\Mips|BO|reg|CurrentState[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][27]~regout\);

-- Location: LCCOMB_X41_Y16_N18
\Mips|BO|reg|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux4~2_combout\ & ((\Mips|BO|reg|CurrentState[30][27]~regout\))) # (!\Mips|BO|reg|Mux4~2_combout\ & (\Mips|BO|reg|CurrentState[26][27]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|Mux4~2_combout\,
	datad => \Mips|BO|reg|CurrentState[30][27]~regout\,
	combout => \Mips|BO|reg|Mux4~3_combout\);

-- Location: LCCOMB_X38_Y14_N2
\Mips|BO|reg|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux4~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux4~5_combout\,
	datad => \Mips|BO|reg|Mux4~3_combout\,
	combout => \Mips|BO|reg|Mux4~6_combout\);

-- Location: LCFF_X43_Y18_N19
\Mips|BO|reg|CurrentState[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][27]~regout\);

-- Location: LCFF_X43_Y18_N7
\Mips|BO|reg|CurrentState[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][27]~regout\);

-- Location: LCFF_X44_Y18_N31
\Mips|BO|reg|CurrentState[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][27]~regout\);

-- Location: LCCOMB_X43_Y18_N4
\Mips|BO|reg|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[25][27]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[17][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][27]~regout\,
	combout => \Mips|BO|reg|Mux4~0_combout\);

-- Location: LCFF_X42_Y18_N23
\Mips|BO|reg|CurrentState[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][27]~regout\);

-- Location: LCCOMB_X43_Y18_N24
\Mips|BO|reg|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux4~0_combout\ & (\Mips|BO|reg|CurrentState[29][27]~regout\)) # (!\Mips|BO|reg|Mux4~0_combout\ & ((\Mips|BO|reg|CurrentState[21][27]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[29][27]~regout\,
	datac => \Mips|BO|reg|Mux4~0_combout\,
	datad => \Mips|BO|reg|CurrentState[21][27]~regout\,
	combout => \Mips|BO|reg|Mux4~1_combout\);

-- Location: LCCOMB_X42_Y19_N14
\Mips|BO|reg|CurrentState[31][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[31][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[31][27]~feeder_combout\);

-- Location: LCFF_X42_Y19_N15
\Mips|BO|reg|CurrentState[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[31][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][27]~regout\);

-- Location: LCCOMB_X42_Y19_N28
\Mips|BO|reg|CurrentState[23][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[23][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[23][27]~feeder_combout\);

-- Location: LCFF_X42_Y19_N29
\Mips|BO|reg|CurrentState[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[23][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][27]~regout\);

-- Location: LCCOMB_X42_Y19_N4
\Mips|BO|reg|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~8_combout\ = (\Mips|BO|reg|Mux4~7_combout\ & ((\Mips|BO|reg|CurrentState[31][27]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux4~7_combout\ & (((\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[23][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux4~7_combout\,
	datab => \Mips|BO|reg|CurrentState[31][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[23][27]~regout\,
	combout => \Mips|BO|reg|Mux4~8_combout\);

-- Location: LCCOMB_X38_Y14_N0
\Mips|BO|reg|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux4~6_combout\ & ((\Mips|BO|reg|Mux4~8_combout\))) # (!\Mips|BO|reg|Mux4~6_combout\ & (\Mips|BO|reg|Mux4~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux4~6_combout\,
	datac => \Mips|BO|reg|Mux4~1_combout\,
	datad => \Mips|BO|reg|Mux4~8_combout\,
	combout => \Mips|BO|reg|Mux4~9_combout\);

-- Location: LCCOMB_X32_Y14_N26
\Mips|BO|reg|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux4~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux4~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux4~19_combout\,
	datab => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux4~9_combout\,
	combout => \Mips|BO|reg|Mux4~20_combout\);

-- Location: LCFF_X32_Y14_N27
\Mips|BO|RegA|CurrentState[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux4~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(27));

-- Location: LCCOMB_X32_Y14_N4
\Mips|BO|muxA|Output[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[27]~5_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(27))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(27),
	datab => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|RegA|CurrentState\(27),
	combout => \Mips|BO|muxA|Output[27]~5_combout\);

-- Location: LCCOMB_X29_Y12_N22
\Mips|BO|ULA1|AddSub|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~54_combout\ = (\Mips|BO|muxB|Output[27]~7_combout\ & ((\Mips|BO|muxA|Output[27]~5_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~53\)) # (!\Mips|BO|muxA|Output[27]~5_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~53\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[27]~7_combout\ & ((\Mips|BO|muxA|Output[27]~5_combout\ & (\Mips|BO|ULA1|AddSub|Add0~53\ & VCC)) # (!\Mips|BO|muxA|Output[27]~5_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~53\))))
-- \Mips|BO|ULA1|AddSub|Add0~55\ = CARRY((\Mips|BO|muxB|Output[27]~7_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~53\) # (!\Mips|BO|muxA|Output[27]~5_combout\))) # (!\Mips|BO|muxB|Output[27]~7_combout\ & (!\Mips|BO|muxA|Output[27]~5_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[27]~7_combout\,
	datab => \Mips|BO|muxA|Output[27]~5_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~53\,
	combout => \Mips|BO|ULA1|AddSub|Add0~54_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~55\);

-- Location: LCCOMB_X32_Y14_N0
\Mips|BO|ULA1|Output[27]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[27]~94_combout\ = (\Mips|BO|ULA1|Output[27]~93_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~54_combout\) # ((!\Mips|BO|operacaoUla|Operation[1]~1_combout\)))) # (!\Mips|BO|ULA1|Output[27]~93_combout\ & 
-- (((\Mips|BO|operacaoUla|Operation[1]~1_combout\ & \Mips|BO|ULA1|AddSub|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[27]~93_combout\,
	datab => \Mips|BO|ULA1|AddSub|Add1~54_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~54_combout\,
	combout => \Mips|BO|ULA1|Output[27]~94_combout\);

-- Location: LCCOMB_X32_Y14_N24
\Mips|BO|ULA1|Output[27]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[27]~151_combout\ = (\Mips|BO|ULA1|Output[27]~94_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BO|ULA1|Output[27]~94_combout\,
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|ULA1|Output[27]~151_combout\);

-- Location: LCFF_X32_Y14_N25
\Mips|BO|ULASaida|CurrentState[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[27]~151_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(27));

-- Location: LCCOMB_X28_Y16_N22
\Mips|BO|mux2|Output[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[27]~5_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(27))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(27),
	datad => \Mips|BO|ULASaida|CurrentState\(27),
	combout => \Mips|BO|mux2|Output[27]~5_combout\);

-- Location: LCFF_X40_Y14_N15
\Mips|BO|reg|CurrentState[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][27]~regout\);

-- Location: LCCOMB_X40_Y14_N14
\Mips|BO|reg|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][27]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[16][27]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux36~4_combout\);

-- Location: LCCOMB_X37_Y14_N18
\Mips|BO|reg|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~5_combout\ = (\Mips|BO|reg|Mux36~4_combout\ & (((\Mips|BO|reg|CurrentState[28][27]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux36~4_combout\ & (\Mips|BO|reg|CurrentState[24][27]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][27]~regout\,
	datab => \Mips|BO|reg|Mux36~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux36~5_combout\);

-- Location: LCCOMB_X41_Y16_N8
\Mips|BO|reg|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[22][27]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[18][27]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[22][27]~regout\,
	datac => \Mips|BO|reg|CurrentState[18][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux36~2_combout\);

-- Location: LCCOMB_X41_Y16_N22
\Mips|BO|reg|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~3_combout\ = (\Mips|BO|reg|Mux36~2_combout\ & (((\Mips|BO|reg|CurrentState[30][27]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux36~2_combout\ & (\Mips|BO|reg|CurrentState[26][27]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][27]~regout\,
	datab => \Mips|BO|reg|CurrentState[30][27]~regout\,
	datac => \Mips|BO|reg|Mux36~2_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux36~3_combout\);

-- Location: LCCOMB_X34_Y17_N8
\Mips|BO|reg|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux36~3_combout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux36~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux36~3_combout\,
	combout => \Mips|BO|reg|Mux36~6_combout\);

-- Location: LCCOMB_X43_Y18_N18
\Mips|BO|reg|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~1_combout\ = (\Mips|BO|reg|Mux36~0_combout\ & (((\Mips|BO|reg|CurrentState[29][27]~regout\)) # (!\Mips|BO|RI|CurrentState\(18)))) # (!\Mips|BO|reg|Mux36~0_combout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[21][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux36~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[29][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][27]~regout\,
	combout => \Mips|BO|reg|Mux36~1_combout\);

-- Location: LCCOMB_X34_Y17_N2
\Mips|BO|reg|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux36~6_combout\ & (\Mips|BO|reg|Mux36~8_combout\)) # (!\Mips|BO|reg|Mux36~6_combout\ & ((\Mips|BO|reg|Mux36~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux36~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux36~6_combout\,
	datad => \Mips|BO|reg|Mux36~1_combout\,
	combout => \Mips|BO|reg|Mux36~9_combout\);

-- Location: LCFF_X31_Y17_N13
\Mips|BO|reg|CurrentState[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][27]~regout\);

-- Location: LCFF_X35_Y17_N9
\Mips|BO|reg|CurrentState[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][27]~regout\);

-- Location: LCCOMB_X35_Y17_N8
\Mips|BO|reg|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][27]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[12][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[13][27]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux36~17_combout\);

-- Location: LCCOMB_X31_Y17_N24
\Mips|BO|reg|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux36~17_combout\ & ((\Mips|BO|reg|CurrentState[15][27]~regout\))) # (!\Mips|BO|reg|Mux36~17_combout\ & (\Mips|BO|reg|CurrentState[14][27]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[15][27]~regout\,
	datad => \Mips|BO|reg|Mux36~17_combout\,
	combout => \Mips|BO|reg|Mux36~18_combout\);

-- Location: LCFF_X37_Y17_N13
\Mips|BO|reg|CurrentState[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][27]~regout\);

-- Location: LCCOMB_X36_Y17_N18
\Mips|BO|reg|CurrentState[2][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][27]~feeder_combout\ = \Mips|BO|mux2|Output[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[27]~5_combout\,
	combout => \Mips|BO|reg|CurrentState[2][27]~feeder_combout\);

-- Location: LCFF_X36_Y17_N19
\Mips|BO|reg|CurrentState[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][27]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][27]~regout\);

-- Location: LCCOMB_X36_Y17_N14
\Mips|BO|reg|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16)) # (\Mips|BO|reg|CurrentState[2][27]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[0][27]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[0][27]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[2][27]~regout\,
	combout => \Mips|BO|reg|Mux36~14_combout\);

-- Location: LCFF_X37_Y17_N3
\Mips|BO|reg|CurrentState[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][27]~regout\);

-- Location: LCCOMB_X36_Y17_N4
\Mips|BO|reg|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux36~14_combout\ & (\Mips|BO|reg|CurrentState[3][27]~regout\)) # (!\Mips|BO|reg|Mux36~14_combout\ & ((\Mips|BO|reg|CurrentState[1][27]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][27]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux36~14_combout\,
	datad => \Mips|BO|reg|CurrentState[1][27]~regout\,
	combout => \Mips|BO|reg|Mux36~15_combout\);

-- Location: LCFF_X36_Y20_N5
\Mips|BO|reg|CurrentState[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][27]~regout\);

-- Location: LCFF_X36_Y20_N27
\Mips|BO|reg|CurrentState[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][27]~regout\);

-- Location: LCFF_X37_Y21_N23
\Mips|BO|reg|CurrentState[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][27]~regout\);

-- Location: LCFF_X37_Y21_N1
\Mips|BO|reg|CurrentState[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[27]~5_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][27]~regout\);

-- Location: LCCOMB_X37_Y21_N22
\Mips|BO|reg|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[10][27]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][27]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][27]~regout\,
	combout => \Mips|BO|reg|Mux36~12_combout\);

-- Location: LCCOMB_X36_Y20_N26
\Mips|BO|reg|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux36~12_combout\ & ((\Mips|BO|reg|CurrentState[11][27]~regout\))) # (!\Mips|BO|reg|Mux36~12_combout\ & (\Mips|BO|reg|CurrentState[9][27]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[9][27]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][27]~regout\,
	datad => \Mips|BO|reg|Mux36~12_combout\,
	combout => \Mips|BO|reg|Mux36~13_combout\);

-- Location: LCCOMB_X36_Y17_N26
\Mips|BO|reg|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux36~13_combout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux36~15_combout\ & ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux36~15_combout\,
	datac => \Mips|BO|reg|Mux36~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux36~16_combout\);

-- Location: LCCOMB_X30_Y17_N18
\Mips|BO|reg|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~19_combout\ = (\Mips|BO|reg|Mux36~16_combout\ & (((\Mips|BO|reg|Mux36~18_combout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux36~16_combout\ & (\Mips|BO|reg|Mux36~11_combout\ & ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux36~11_combout\,
	datab => \Mips|BO|reg|Mux36~18_combout\,
	datac => \Mips|BO|reg|Mux36~16_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux36~19_combout\);

-- Location: LCCOMB_X29_Y17_N20
\Mips|BO|reg|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux36~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux36~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux36~9_combout\,
	datad => \Mips|BO|reg|Mux36~19_combout\,
	combout => \Mips|BO|reg|Mux36~20_combout\);

-- Location: LCFF_X29_Y17_N21
\Mips|BO|RegB|CurrentState[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux36~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(27));

-- Location: LCCOMB_X28_Y14_N20
\Mips|BO|muxB|Output[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[27]~7_combout\ = (\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RegB|CurrentState\(27) & ((!\Mips|BO|muxB|Equal2~1_combout\)))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15)) # ((\Mips|BO|RegB|CurrentState\(27) & 
-- !\Mips|BO|muxB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RegB|CurrentState\(27),
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~1_combout\,
	combout => \Mips|BO|muxB|Output[27]~7_combout\);

-- Location: LCCOMB_X31_Y14_N24
\Mips|BO|ULA1|AddSub|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~56_combout\ = ((\Mips|BO|muxB|Output[28]~6_combout\ $ (\Mips|BO|muxA|Output[28]~4_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~55\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~57\ = CARRY((\Mips|BO|muxB|Output[28]~6_combout\ & ((\Mips|BO|muxA|Output[28]~4_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~55\))) # (!\Mips|BO|muxB|Output[28]~6_combout\ & (\Mips|BO|muxA|Output[28]~4_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[28]~6_combout\,
	datab => \Mips|BO|muxA|Output[28]~4_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~55\,
	combout => \Mips|BO|ULA1|AddSub|Add1~56_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~57\);

-- Location: LCCOMB_X29_Y12_N24
\Mips|BO|ULA1|AddSub|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~56_combout\ = ((\Mips|BO|muxA|Output[28]~4_combout\ $ (\Mips|BO|muxB|Output[28]~6_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~55\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~57\ = CARRY((\Mips|BO|muxA|Output[28]~4_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~55\) # (!\Mips|BO|muxB|Output[28]~6_combout\))) # (!\Mips|BO|muxA|Output[28]~4_combout\ & (!\Mips|BO|muxB|Output[28]~6_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[28]~4_combout\,
	datab => \Mips|BO|muxB|Output[28]~6_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~55\,
	combout => \Mips|BO|ULA1|AddSub|Add0~56_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~57\);

-- Location: LCCOMB_X30_Y16_N12
\Mips|BO|ULA1|Output[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[28]~88_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[28]~87_combout\ & (\Mips|BO|ULA1|AddSub|Add1~56_combout\)) # (!\Mips|BO|ULA1|Output[28]~87_combout\ & 
-- ((\Mips|BO|ULA1|AddSub|Add0~56_combout\))))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[28]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[28]~87_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~56_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~56_combout\,
	combout => \Mips|BO|ULA1|Output[28]~88_combout\);

-- Location: LCCOMB_X31_Y16_N0
\Mips|BO|ULA1|Output[28]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[28]~150_combout\ = (\Mips|BO|ULA1|Output[28]~88_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[28]~88_combout\,
	combout => \Mips|BO|ULA1|Output[28]~150_combout\);

-- Location: LCFF_X31_Y16_N1
\Mips|BO|ULASaida|CurrentState[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[28]~150_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(28));

-- Location: LCCOMB_X31_Y16_N8
\Mips|BO|mux2|Output[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[28]~4_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(28))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(28),
	datad => \Mips|BO|ULASaida|CurrentState\(28),
	combout => \Mips|BO|mux2|Output[28]~4_combout\);

-- Location: LCFF_X35_Y13_N23
\Mips|BO|reg|CurrentState[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][28]~regout\);

-- Location: LCFF_X35_Y13_N9
\Mips|BO|reg|CurrentState[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][28]~regout\);

-- Location: LCCOMB_X35_Y13_N16
\Mips|BO|reg|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22)) # (\Mips|BO|reg|CurrentState[1][28]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[0][28]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[0][28]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[1][28]~regout\,
	combout => \Mips|BO|reg|Mux3~14_combout\);

-- Location: LCCOMB_X34_Y13_N2
\Mips|BO|reg|CurrentState[3][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][28]~feeder_combout\ = \Mips|BO|mux2|Output[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[28]~4_combout\,
	combout => \Mips|BO|reg|CurrentState[3][28]~feeder_combout\);

-- Location: LCFF_X34_Y13_N3
\Mips|BO|reg|CurrentState[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][28]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][28]~regout\);

-- Location: LCCOMB_X34_Y13_N28
\Mips|BO|reg|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~15_combout\ = (\Mips|BO|reg|Mux3~14_combout\ & (((\Mips|BO|reg|CurrentState[3][28]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux3~14_combout\ & (\Mips|BO|reg|CurrentState[2][28]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][28]~regout\,
	datab => \Mips|BO|reg|Mux3~14_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[3][28]~regout\,
	combout => \Mips|BO|reg|Mux3~15_combout\);

-- Location: LCFF_X30_Y18_N19
\Mips|BO|reg|CurrentState[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][28]~regout\);

-- Location: LCFF_X30_Y18_N9
\Mips|BO|reg|CurrentState[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][28]~regout\);

-- Location: LCFF_X29_Y18_N17
\Mips|BO|reg|CurrentState[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][28]~regout\);

-- Location: LCFF_X29_Y18_N11
\Mips|BO|reg|CurrentState[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][28]~regout\);

-- Location: LCCOMB_X29_Y18_N16
\Mips|BO|reg|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][28]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][28]~regout\,
	combout => \Mips|BO|reg|Mux3~12_combout\);

-- Location: LCCOMB_X30_Y18_N8
\Mips|BO|reg|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux3~12_combout\ & (\Mips|BO|reg|CurrentState[7][28]~regout\)) # (!\Mips|BO|reg|Mux3~12_combout\ & ((\Mips|BO|reg|CurrentState[5][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[7][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][28]~regout\,
	datad => \Mips|BO|reg|Mux3~12_combout\,
	combout => \Mips|BO|reg|Mux3~13_combout\);

-- Location: LCCOMB_X33_Y15_N30
\Mips|BO|reg|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux3~13_combout\) # (\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux3~15_combout\ & ((!\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux3~15_combout\,
	datac => \Mips|BO|reg|Mux3~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux3~16_combout\);

-- Location: LCCOMB_X34_Y16_N18
\Mips|BO|reg|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][28]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[12][28]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[14][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux3~17_combout\);

-- Location: LCCOMB_X33_Y16_N22
\Mips|BO|reg|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux3~17_combout\ & (\Mips|BO|reg|CurrentState[15][28]~regout\)) # (!\Mips|BO|reg|Mux3~17_combout\ & ((\Mips|BO|reg|CurrentState[13][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][28]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[13][28]~regout\,
	datad => \Mips|BO|reg|Mux3~17_combout\,
	combout => \Mips|BO|reg|Mux3~18_combout\);

-- Location: LCCOMB_X33_Y15_N0
\Mips|BO|reg|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~19_combout\ = (\Mips|BO|reg|Mux3~16_combout\ & (((\Mips|BO|reg|Mux3~18_combout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux3~16_combout\ & (\Mips|BO|reg|Mux3~11_combout\ & ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux3~11_combout\,
	datab => \Mips|BO|reg|Mux3~16_combout\,
	datac => \Mips|BO|reg|Mux3~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux3~19_combout\);

-- Location: LCFF_X43_Y20_N7
\Mips|BO|reg|CurrentState[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][28]~regout\);

-- Location: LCCOMB_X43_Y20_N6
\Mips|BO|reg|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][28]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][28]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][28]~regout\,
	combout => \Mips|BO|reg|Mux3~2_combout\);

-- Location: LCCOMB_X42_Y20_N18
\Mips|BO|reg|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux3~2_combout\ & (\Mips|BO|reg|CurrentState[29][28]~regout\)) # (!\Mips|BO|reg|Mux3~2_combout\ & ((\Mips|BO|reg|CurrentState[25][28]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[29][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][28]~regout\,
	datad => \Mips|BO|reg|Mux3~2_combout\,
	combout => \Mips|BO|reg|Mux3~3_combout\);

-- Location: LCCOMB_X33_Y15_N4
\Mips|BO|reg|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux3~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux3~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux3~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux3~6_combout\);

-- Location: LCFF_X38_Y17_N7
\Mips|BO|reg|CurrentState[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[28]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][28]~regout\);

-- Location: LCCOMB_X38_Y17_N6
\Mips|BO|reg|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[23][28]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[19][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[23][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][28]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux3~7_combout\);

-- Location: LCCOMB_X40_Y17_N30
\Mips|BO|reg|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux3~7_combout\ & ((\Mips|BO|reg|CurrentState[31][28]~regout\))) # (!\Mips|BO|reg|Mux3~7_combout\ & (\Mips|BO|reg|CurrentState[27][28]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[27][28]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][28]~regout\,
	datad => \Mips|BO|reg|Mux3~7_combout\,
	combout => \Mips|BO|reg|Mux3~8_combout\);

-- Location: LCCOMB_X33_Y15_N28
\Mips|BO|reg|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~9_combout\ = (\Mips|BO|reg|Mux3~6_combout\ & (((\Mips|BO|reg|Mux3~8_combout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux3~6_combout\ & (\Mips|BO|reg|Mux3~1_combout\ & (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux3~1_combout\,
	datab => \Mips|BO|reg|Mux3~6_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux3~8_combout\,
	combout => \Mips|BO|reg|Mux3~9_combout\);

-- Location: LCCOMB_X33_Y15_N12
\Mips|BO|reg|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux3~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux3~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux3~19_combout\,
	datac => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux3~9_combout\,
	combout => \Mips|BO|reg|Mux3~20_combout\);

-- Location: LCFF_X33_Y15_N13
\Mips|BO|RegA|CurrentState[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux3~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(28));

-- Location: LCCOMB_X31_Y12_N10
\Mips|BO|mux3|Output[28]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[28]~36_combout\ = (\Mips|BO|mux3|Output[28]~35_combout\ & ((\Mips|BC|current_state.S8~regout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & \Mips|BO|ULA1|Output[28]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|mux3|Output[28]~35_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULA1|Output[28]~88_combout\,
	combout => \Mips|BO|mux3|Output[28]~36_combout\);

-- Location: LCFF_X31_Y12_N11
\Mips|BO|PC|CurrentState[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[28]~36_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|PC|CurrentState[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(28));

-- Location: LCCOMB_X32_Y15_N6
\Mips|BO|muxA|Output[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[28]~4_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(28)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~0_combout\,
	datac => \Mips|BO|RegA|CurrentState\(28),
	datad => \Mips|BO|PC|CurrentState\(28),
	combout => \Mips|BO|muxA|Output[28]~4_combout\);

-- Location: LCCOMB_X31_Y14_N26
\Mips|BO|ULA1|AddSub|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~58_combout\ = (\Mips|BO|muxA|Output[29]~3_combout\ & ((\Mips|BO|muxB|Output[29]~5_combout\ & (\Mips|BO|ULA1|AddSub|Add1~57\ & VCC)) # (!\Mips|BO|muxB|Output[29]~5_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~57\)))) # 
-- (!\Mips|BO|muxA|Output[29]~3_combout\ & ((\Mips|BO|muxB|Output[29]~5_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~57\)) # (!\Mips|BO|muxB|Output[29]~5_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~57\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~59\ = CARRY((\Mips|BO|muxA|Output[29]~3_combout\ & (!\Mips|BO|muxB|Output[29]~5_combout\ & !\Mips|BO|ULA1|AddSub|Add1~57\)) # (!\Mips|BO|muxA|Output[29]~3_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~57\) # 
-- (!\Mips|BO|muxB|Output[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[29]~3_combout\,
	datab => \Mips|BO|muxB|Output[29]~5_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~57\,
	combout => \Mips|BO|ULA1|AddSub|Add1~58_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~59\);

-- Location: LCCOMB_X29_Y12_N26
\Mips|BO|ULA1|AddSub|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~58_combout\ = (\Mips|BO|muxB|Output[29]~5_combout\ & ((\Mips|BO|muxA|Output[29]~3_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~57\)) # (!\Mips|BO|muxA|Output[29]~3_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~57\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[29]~5_combout\ & ((\Mips|BO|muxA|Output[29]~3_combout\ & (\Mips|BO|ULA1|AddSub|Add0~57\ & VCC)) # (!\Mips|BO|muxA|Output[29]~3_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~57\))))
-- \Mips|BO|ULA1|AddSub|Add0~59\ = CARRY((\Mips|BO|muxB|Output[29]~5_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~57\) # (!\Mips|BO|muxA|Output[29]~3_combout\))) # (!\Mips|BO|muxB|Output[29]~5_combout\ & (!\Mips|BO|muxA|Output[29]~3_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[29]~5_combout\,
	datab => \Mips|BO|muxA|Output[29]~3_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~57\,
	combout => \Mips|BO|ULA1|AddSub|Add0~58_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~59\);

-- Location: LCCOMB_X31_Y12_N14
\Mips|BO|ULA1|Output[29]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[29]~92_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[29]~91_combout\ & (\Mips|BO|ULA1|AddSub|Add1~58_combout\)) # (!\Mips|BO|ULA1|Output[29]~91_combout\ & 
-- ((\Mips|BO|ULA1|AddSub|Add0~58_combout\))))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[29]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[29]~91_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~58_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~58_combout\,
	combout => \Mips|BO|ULA1|Output[29]~92_combout\);

-- Location: LCCOMB_X31_Y16_N14
\Mips|BO|ULA1|Output[29]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[29]~147_combout\ = (\Mips|BO|ULA1|Output[29]~92_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[29]~92_combout\,
	combout => \Mips|BO|ULA1|Output[29]~147_combout\);

-- Location: LCCOMB_X31_Y12_N24
\Mips|BO|mux3|Output[29]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[29]~34_combout\ = (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(29))) # (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BO|ULA1|Output[29]~147_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(29),
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULA1|Output[29]~147_combout\,
	combout => \Mips|BO|mux3|Output[29]~34_combout\);

-- Location: LCFF_X31_Y12_N25
\Mips|BO|PC|CurrentState[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[29]~34_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|PC|CurrentState[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(29));

-- Location: LCFF_X41_Y17_N19
\Mips|BO|reg|CurrentState[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][29]~regout\);

-- Location: LCFF_X38_Y17_N31
\Mips|BO|reg|CurrentState[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][29]~regout\);

-- Location: LCCOMB_X38_Y17_N30
\Mips|BO|reg|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][29]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[19][29]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[27][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux2~7_combout\);

-- Location: LCCOMB_X40_Y17_N18
\Mips|BO|reg|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux2~7_combout\ & (\Mips|BO|reg|CurrentState[31][29]~regout\)) # (!\Mips|BO|reg|Mux2~7_combout\ & ((\Mips|BO|reg|CurrentState[23][29]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux2~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][29]~regout\,
	combout => \Mips|BO|reg|Mux2~8_combout\);

-- Location: LCFF_X45_Y14_N29
\Mips|BO|reg|CurrentState[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][29]~regout\);

-- Location: LCFF_X45_Y14_N27
\Mips|BO|reg|CurrentState[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][29]~regout\);

-- Location: LCCOMB_X45_Y14_N28
\Mips|BO|reg|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~2_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24)) # ((\Mips|BO|reg|CurrentState[22][29]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[22][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][29]~regout\,
	combout => \Mips|BO|reg|Mux2~2_combout\);

-- Location: LCCOMB_X38_Y14_N26
\Mips|BO|reg|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux2~2_combout\ & (\Mips|BO|reg|CurrentState[30][29]~regout\)) # (!\Mips|BO|reg|Mux2~2_combout\ & ((\Mips|BO|reg|CurrentState[26][29]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[30][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][29]~regout\,
	datad => \Mips|BO|reg|Mux2~2_combout\,
	combout => \Mips|BO|reg|Mux2~3_combout\);

-- Location: LCCOMB_X38_Y14_N22
\Mips|BO|reg|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux2~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux2~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux2~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux2~6_combout\);

-- Location: LCFF_X43_Y18_N27
\Mips|BO|reg|CurrentState[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][29]~regout\);

-- Location: LCCOMB_X43_Y18_N28
\Mips|BO|reg|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[25][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][29]~regout\,
	combout => \Mips|BO|reg|Mux2~0_combout\);

-- Location: LCCOMB_X42_Y18_N20
\Mips|BO|reg|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux2~0_combout\ & ((\Mips|BO|reg|CurrentState[29][29]~regout\))) # (!\Mips|BO|reg|Mux2~0_combout\ & (\Mips|BO|reg|CurrentState[21][29]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[21][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[29][29]~regout\,
	datad => \Mips|BO|reg|Mux2~0_combout\,
	combout => \Mips|BO|reg|Mux2~1_combout\);

-- Location: LCCOMB_X41_Y17_N8
\Mips|BO|reg|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux2~6_combout\ & (\Mips|BO|reg|Mux2~8_combout\)) # (!\Mips|BO|reg|Mux2~6_combout\ & ((\Mips|BO|reg|Mux2~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux2~8_combout\,
	datac => \Mips|BO|reg|Mux2~6_combout\,
	datad => \Mips|BO|reg|Mux2~1_combout\,
	combout => \Mips|BO|reg|Mux2~9_combout\);

-- Location: LCFF_X35_Y17_N7
\Mips|BO|reg|CurrentState[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][29]~regout\);

-- Location: LCCOMB_X35_Y17_N6
\Mips|BO|reg|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~17_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[13][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][29]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[12][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux2~17_combout\);

-- Location: LCCOMB_X31_Y16_N30
\Mips|BO|reg|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~18_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux2~17_combout\ & ((\Mips|BO|reg|CurrentState[15][29]~regout\))) # (!\Mips|BO|reg|Mux2~17_combout\ & (\Mips|BO|reg|CurrentState[14][29]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[14][29]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][29]~regout\,
	datad => \Mips|BO|reg|Mux2~17_combout\,
	combout => \Mips|BO|reg|Mux2~18_combout\);

-- Location: LCFF_X35_Y14_N7
\Mips|BO|reg|CurrentState[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[29]~3_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][29]~regout\);

-- Location: LCCOMB_X35_Y14_N6
\Mips|BO|reg|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[2][29]~regout\) # (\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[0][29]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[0][29]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[2][29]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux2~14_combout\);

-- Location: LCCOMB_X36_Y14_N10
\Mips|BO|reg|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux2~14_combout\ & (\Mips|BO|reg|CurrentState[3][29]~regout\)) # (!\Mips|BO|reg|Mux2~14_combout\ & ((\Mips|BO|reg|CurrentState[1][29]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux2~14_combout\,
	datac => \Mips|BO|reg|CurrentState[3][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][29]~regout\,
	combout => \Mips|BO|reg|Mux2~15_combout\);

-- Location: LCCOMB_X36_Y20_N14
\Mips|BO|reg|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~13_combout\ = (\Mips|BO|reg|Mux2~12_combout\ & (((\Mips|BO|reg|CurrentState[11][29]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux2~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[9][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux2~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[11][29]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][29]~regout\,
	combout => \Mips|BO|reg|Mux2~13_combout\);

-- Location: LCCOMB_X32_Y18_N24
\Mips|BO|reg|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|Mux2~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux2~15_combout\,
	datad => \Mips|BO|reg|Mux2~13_combout\,
	combout => \Mips|BO|reg|Mux2~16_combout\);

-- Location: LCCOMB_X31_Y18_N12
\Mips|BO|reg|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux2~16_combout\ & ((\Mips|BO|reg|Mux2~18_combout\))) # (!\Mips|BO|reg|Mux2~16_combout\ & (\Mips|BO|reg|Mux2~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux2~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux2~18_combout\,
	datad => \Mips|BO|reg|Mux2~16_combout\,
	combout => \Mips|BO|reg|Mux2~19_combout\);

-- Location: LCCOMB_X32_Y14_N8
\Mips|BO|reg|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux2~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux2~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux2~9_combout\,
	datad => \Mips|BO|reg|Mux2~19_combout\,
	combout => \Mips|BO|reg|Mux2~20_combout\);

-- Location: LCFF_X32_Y14_N9
\Mips|BO|RegA|CurrentState[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux2~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(29));

-- Location: LCCOMB_X32_Y14_N2
\Mips|BO|muxA|Output[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[29]~3_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(29))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(29),
	datac => \Mips|BO|RegA|CurrentState\(29),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[29]~3_combout\);

-- Location: LCCOMB_X29_Y12_N28
\Mips|BO|ULA1|AddSub|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~60_combout\ = ((\Mips|BO|muxB|Output[30]~4_combout\ $ (\Mips|BO|muxA|Output[30]~2_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~59\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~61\ = CARRY((\Mips|BO|muxB|Output[30]~4_combout\ & (\Mips|BO|muxA|Output[30]~2_combout\ & !\Mips|BO|ULA1|AddSub|Add0~59\)) # (!\Mips|BO|muxB|Output[30]~4_combout\ & ((\Mips|BO|muxA|Output[30]~2_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[30]~4_combout\,
	datab => \Mips|BO|muxA|Output[30]~2_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~59\,
	combout => \Mips|BO|ULA1|AddSub|Add0~60_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~61\);

-- Location: LCCOMB_X31_Y14_N28
\Mips|BO|ULA1|AddSub|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~60_combout\ = ((\Mips|BO|muxA|Output[30]~2_combout\ $ (\Mips|BO|muxB|Output[30]~4_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~59\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~61\ = CARRY((\Mips|BO|muxA|Output[30]~2_combout\ & ((\Mips|BO|muxB|Output[30]~4_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~59\))) # (!\Mips|BO|muxA|Output[30]~2_combout\ & (\Mips|BO|muxB|Output[30]~4_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[30]~2_combout\,
	datab => \Mips|BO|muxB|Output[30]~4_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~59\,
	combout => \Mips|BO|ULA1|AddSub|Add1~60_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~61\);

-- Location: LCCOMB_X32_Y12_N24
\Mips|BO|ULA1|Output[30]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[30]~100_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[30]~99_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~60_combout\))) # (!\Mips|BO|ULA1|Output[30]~99_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~60_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[30]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[30]~99_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add0~60_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~60_combout\,
	combout => \Mips|BO|ULA1|Output[30]~100_combout\);

-- Location: LCCOMB_X31_Y12_N22
\Mips|BO|EnableRegPC_s~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~14_combout\ = (\Mips|BO|EnableRegPC_s~20_combout\ & ((\Mips|BO|operacaoUla|Operation[2]~4_combout\) # ((!\Mips|BO|ULA1|Output[1]~102_combout\ & !\Mips|BO|ULA1|Output[30]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|EnableRegPC_s~20_combout\,
	datac => \Mips|BO|ULA1|Output[1]~102_combout\,
	datad => \Mips|BO|ULA1|Output[30]~100_combout\,
	combout => \Mips|BO|EnableRegPC_s~14_combout\);

-- Location: LCCOMB_X31_Y12_N12
\Mips|BO|EnableRegPC_s~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~11_combout\ = (!\Mips|BO|ULA1|Output[29]~92_combout\ & !\Mips|BO|ULA1|Output[27]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|ULA1|Output[29]~92_combout\,
	datad => \Mips|BO|ULA1|Output[27]~94_combout\,
	combout => \Mips|BO|EnableRegPC_s~11_combout\);

-- Location: LCCOMB_X31_Y12_N26
\Mips|BO|EnableRegPC_s~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~12_combout\ = (\Mips|BO|operacaoUla|Operation[2]~4_combout\) # ((!\Mips|BO|ULA1|Output[26]~90_combout\ & (!\Mips|BO|ULA1|Output[28]~88_combout\ & \Mips|BO|EnableRegPC_s~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[26]~90_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BO|ULA1|Output[28]~88_combout\,
	datad => \Mips|BO|EnableRegPC_s~11_combout\,
	combout => \Mips|BO|EnableRegPC_s~12_combout\);

-- Location: LCCOMB_X31_Y12_N4
\Mips|BO|PC|CurrentState[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|PC|CurrentState[31]~2_combout\ = (\Mips|BO|EnableRegPC_s~14_combout\ & (\Mips|BO|EnableRegPC_s~16_combout\ & \Mips|BO|EnableRegPC_s~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|EnableRegPC_s~14_combout\,
	datac => \Mips|BO|EnableRegPC_s~16_combout\,
	datad => \Mips|BO|EnableRegPC_s~12_combout\,
	combout => \Mips|BO|PC|CurrentState[31]~2_combout\);

-- Location: LCCOMB_X30_Y14_N24
\Mips|BO|ULA1|Output[23]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[23]~133_combout\ = (\Mips|BO|ULA1|Output[23]~82_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[23]~82_combout\,
	combout => \Mips|BO|ULA1|Output[23]~133_combout\);

-- Location: LCCOMB_X30_Y14_N8
\Mips|BO|EnableRegPC_s~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~10_combout\ = (!\Mips|BO|ULA1|Output[22]~132_combout\ & (!\Mips|BO|ULA1|Output[5]~135_combout\ & (!\Mips|BO|ULA1|Output[23]~133_combout\ & !\Mips|BO|ULA1|Output[24]~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[22]~132_combout\,
	datab => \Mips|BO|ULA1|Output[5]~135_combout\,
	datac => \Mips|BO|ULA1|Output[23]~133_combout\,
	datad => \Mips|BO|ULA1|Output[24]~134_combout\,
	combout => \Mips|BO|EnableRegPC_s~10_combout\);

-- Location: LCCOMB_X31_Y12_N28
\Mips|BO|PC|CurrentState[31]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|PC|CurrentState[31]~4_combout\ = (\Mips|BO|EnableRegPC_s~9_combout\ & (\Mips|BO|PC|CurrentState[31]~3_combout\ & (\Mips|BO|PC|CurrentState[31]~2_combout\ & \Mips|BO|EnableRegPC_s~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|EnableRegPC_s~9_combout\,
	datab => \Mips|BO|PC|CurrentState[31]~3_combout\,
	datac => \Mips|BO|PC|CurrentState[31]~2_combout\,
	datad => \Mips|BO|EnableRegPC_s~10_combout\,
	combout => \Mips|BO|PC|CurrentState[31]~4_combout\);

-- Location: LCCOMB_X31_Y12_N30
\Mips|BO|PC|CurrentState[31]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|PC|CurrentState[31]~5_combout\ = (\Mips|BC|current_state.S9~regout\ & (((\Mips|BC|current_state.S8~regout\)))) # (!\Mips|BC|current_state.S9~regout\ & (((\Mips|BO|PC|CurrentState[31]~4_combout\)) # (!\Mips|BC|current_state.S0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S0~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|PC|CurrentState[31]~4_combout\,
	combout => \Mips|BO|PC|CurrentState[31]~5_combout\);

-- Location: LCFF_X31_Y12_N17
\Mips|BO|PC|CurrentState[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[31]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|PC|CurrentState[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(31));

-- Location: LCFF_X35_Y20_N5
\Mips|BO|reg|CurrentState[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][31]~regout\);

-- Location: LCFF_X37_Y21_N5
\Mips|BO|reg|CurrentState[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][31]~regout\);

-- Location: LCFF_X37_Y21_N31
\Mips|BO|reg|CurrentState[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][31]~regout\);

-- Location: LCCOMB_X37_Y21_N4
\Mips|BO|reg|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[10][31]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[8][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][31]~regout\,
	combout => \Mips|BO|reg|Mux0~12_combout\);

-- Location: LCCOMB_X36_Y21_N24
\Mips|BO|reg|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux0~12_combout\ & (\Mips|BO|reg|CurrentState[11][31]~regout\)) # (!\Mips|BO|reg|Mux0~12_combout\ & ((\Mips|BO|reg|CurrentState[9][31]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][31]~regout\,
	datab => \Mips|BO|reg|CurrentState[9][31]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux0~12_combout\,
	combout => \Mips|BO|reg|Mux0~13_combout\);

-- Location: LCCOMB_X32_Y17_N28
\Mips|BO|reg|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux0~13_combout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux0~15_combout\,
	datab => \Mips|BO|reg|Mux0~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux0~16_combout\);

-- Location: LCCOMB_X33_Y19_N24
\Mips|BO|reg|CurrentState[6][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[6][31]~feeder_combout\);

-- Location: LCFF_X33_Y19_N25
\Mips|BO|reg|CurrentState[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][31]~regout\);

-- Location: LCFF_X31_Y20_N11
\Mips|BO|reg|CurrentState[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][31]~regout\);

-- Location: LCCOMB_X31_Y20_N30
\Mips|BO|reg|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~11_combout\ = (\Mips|BO|reg|Mux0~10_combout\ & (((\Mips|BO|reg|CurrentState[7][31]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux0~10_combout\ & (\Mips|BO|reg|CurrentState[6][31]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux0~10_combout\,
	datab => \Mips|BO|reg|CurrentState[6][31]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[7][31]~regout\,
	combout => \Mips|BO|reg|Mux0~11_combout\);

-- Location: LCCOMB_X32_Y17_N30
\Mips|BO|reg|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~19_combout\ = (\Mips|BO|reg|Mux0~16_combout\ & ((\Mips|BO|reg|Mux0~18_combout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux0~16_combout\ & (((\Mips|BO|RI|CurrentState\(23) & \Mips|BO|reg|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux0~18_combout\,
	datab => \Mips|BO|reg|Mux0~16_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux0~11_combout\,
	combout => \Mips|BO|reg|Mux0~19_combout\);

-- Location: LCFF_X40_Y17_N5
\Mips|BO|reg|CurrentState[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][31]~regout\);

-- Location: LCFF_X40_Y17_N7
\Mips|BO|reg|CurrentState[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][31]~regout\);

-- Location: LCCOMB_X43_Y16_N8
\Mips|BO|reg|CurrentState[19][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[19][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[19][31]~feeder_combout\);

-- Location: LCFF_X43_Y16_N9
\Mips|BO|reg|CurrentState[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[19][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][31]~regout\);

-- Location: LCFF_X43_Y19_N25
\Mips|BO|reg|CurrentState[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][31]~regout\);

-- Location: LCCOMB_X43_Y19_N28
\Mips|BO|reg|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~7_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][31]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[19][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux0~7_combout\);

-- Location: LCCOMB_X40_Y17_N6
\Mips|BO|reg|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux0~7_combout\ & ((\Mips|BO|reg|CurrentState[31][31]~regout\))) # (!\Mips|BO|reg|Mux0~7_combout\ & (\Mips|BO|reg|CurrentState[23][31]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[23][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][31]~regout\,
	datad => \Mips|BO|reg|Mux0~7_combout\,
	combout => \Mips|BO|reg|Mux0~8_combout\);

-- Location: LCFF_X42_Y20_N25
\Mips|BO|reg|CurrentState[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][31]~regout\);

-- Location: LCFF_X42_Y20_N7
\Mips|BO|reg|CurrentState[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][31]~regout\);

-- Location: LCCOMB_X42_Y20_N6
\Mips|BO|reg|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[25][31]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[25][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][31]~regout\,
	combout => \Mips|BO|reg|Mux0~0_combout\);

-- Location: LCCOMB_X42_Y20_N24
\Mips|BO|reg|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux0~0_combout\ & ((\Mips|BO|reg|CurrentState[29][31]~regout\))) # (!\Mips|BO|reg|Mux0~0_combout\ & (\Mips|BO|reg|CurrentState[21][31]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][31]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[29][31]~regout\,
	datad => \Mips|BO|reg|Mux0~0_combout\,
	combout => \Mips|BO|reg|Mux0~1_combout\);

-- Location: LCCOMB_X37_Y17_N10
\Mips|BO|reg|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~9_combout\ = (\Mips|BO|reg|Mux0~6_combout\ & ((\Mips|BO|reg|Mux0~8_combout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux0~6_combout\ & (((\Mips|BO|reg|Mux0~1_combout\ & \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux0~6_combout\,
	datab => \Mips|BO|reg|Mux0~8_combout\,
	datac => \Mips|BO|reg|Mux0~1_combout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux0~9_combout\);

-- Location: LCCOMB_X33_Y16_N20
\Mips|BO|reg|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux0~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux0~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux0~19_combout\,
	datad => \Mips|BO|reg|Mux0~9_combout\,
	combout => \Mips|BO|reg|Mux0~20_combout\);

-- Location: LCFF_X33_Y16_N21
\Mips|BO|RegA|CurrentState[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux0~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(31));

-- Location: LCCOMB_X32_Y13_N8
\Mips|BO|muxA|Output[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[31]~1_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(31))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~0_combout\,
	datac => \Mips|BO|PC|CurrentState\(31),
	datad => \Mips|BO|RegA|CurrentState\(31),
	combout => \Mips|BO|muxA|Output[31]~1_combout\);

-- Location: LCCOMB_X31_Y14_N30
\Mips|BO|ULA1|AddSub|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~62_combout\ = \Mips|BO|muxB|Output[31]~3_combout\ $ (\Mips|BO|muxA|Output[31]~1_combout\ $ (\Mips|BO|ULA1|AddSub|Add1~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[31]~3_combout\,
	datab => \Mips|BO|muxA|Output[31]~1_combout\,
	cin => \Mips|BO|ULA1|AddSub|Add1~61\,
	combout => \Mips|BO|ULA1|AddSub|Add1~62_combout\);

-- Location: LCCOMB_X32_Y14_N16
\Mips|BO|muxB|Output[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[31]~3_combout\ = (\Mips|BO|muxB|Equal2~0_combout\ & (((!\Mips|BO|muxB|Equal2~1_combout\ & \Mips|BO|RegB|CurrentState\(31))))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15)) # ((!\Mips|BO|muxB|Equal2~1_combout\ 
-- & \Mips|BO|RegB|CurrentState\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(15),
	datac => \Mips|BO|muxB|Equal2~1_combout\,
	datad => \Mips|BO|RegB|CurrentState\(31),
	combout => \Mips|BO|muxB|Output[31]~3_combout\);

-- Location: LCCOMB_X29_Y12_N30
\Mips|BO|ULA1|AddSub|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~62_combout\ = \Mips|BO|muxB|Output[31]~3_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~61\ $ (!\Mips|BO|muxA|Output[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|muxB|Output[31]~3_combout\,
	datad => \Mips|BO|muxA|Output[31]~1_combout\,
	cin => \Mips|BO|ULA1|AddSub|Add0~61\,
	combout => \Mips|BO|ULA1|AddSub|Add0~62_combout\);

-- Location: LCCOMB_X32_Y14_N18
\Mips|BO|ULA1|Output[31]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[31]~126_combout\ = (\Mips|BO|ULA1|Output[31]~125_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~62_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[31]~125_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[31]~125_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~62_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~62_combout\,
	combout => \Mips|BO|ULA1|Output[31]~126_combout\);

-- Location: LCCOMB_X32_Y14_N14
\Mips|BO|ULA1|Output[31]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[31]~146_combout\ = (\Mips|BO|ULA1|Output[31]~126_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[31]~126_combout\,
	combout => \Mips|BO|ULA1|Output[31]~146_combout\);

-- Location: LCFF_X32_Y14_N15
\Mips|BO|ULASaida|CurrentState[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[31]~146_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(31));

-- Location: LCCOMB_X31_Y16_N4
\Mips|BO|mux2|Output[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[31]~1_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(31))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datab => \Mips|BO|RDM|CurrentState\(31),
	datad => \Mips|BO|ULASaida|CurrentState\(31),
	combout => \Mips|BO|mux2|Output[31]~1_combout\);

-- Location: LCFF_X41_Y20_N25
\Mips|BO|reg|CurrentState[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][31]~regout\);

-- Location: LCCOMB_X41_Y20_N24
\Mips|BO|reg|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[25][31]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[17][31]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][31]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[17][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux32~0_combout\);

-- Location: LCFF_X41_Y20_N15
\Mips|BO|reg|CurrentState[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][31]~regout\);

-- Location: LCCOMB_X41_Y20_N14
\Mips|BO|reg|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~1_combout\ = (\Mips|BO|reg|Mux32~0_combout\ & ((\Mips|BO|reg|CurrentState[29][31]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux32~0_combout\ & (((\Mips|BO|reg|CurrentState[21][31]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][31]~regout\,
	datab => \Mips|BO|reg|Mux32~0_combout\,
	datac => \Mips|BO|reg|CurrentState[21][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux32~1_combout\);

-- Location: LCCOMB_X43_Y19_N26
\Mips|BO|reg|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[27][31]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[19][31]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[19][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux32~7_combout\);

-- Location: LCCOMB_X40_Y17_N0
\Mips|BO|reg|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~8_combout\ = (\Mips|BO|reg|Mux32~7_combout\ & ((\Mips|BO|reg|CurrentState[31][31]~regout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux32~7_combout\ & (((\Mips|BO|reg|CurrentState[23][31]~regout\ & 
-- \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][31]~regout\,
	datab => \Mips|BO|reg|CurrentState[23][31]~regout\,
	datac => \Mips|BO|reg|Mux32~7_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux32~8_combout\);

-- Location: LCFF_X38_Y14_N15
\Mips|BO|reg|CurrentState[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][31]~regout\);

-- Location: LCCOMB_X37_Y14_N24
\Mips|BO|reg|CurrentState[28][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[28][31]~feeder_combout\);

-- Location: LCFF_X37_Y14_N25
\Mips|BO|reg|CurrentState[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][31]~regout\);

-- Location: LCCOMB_X37_Y14_N14
\Mips|BO|reg|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~5_combout\ = (\Mips|BO|reg|Mux32~4_combout\ & (((\Mips|BO|reg|CurrentState[28][31]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux32~4_combout\ & (\Mips|BO|reg|CurrentState[24][31]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux32~4_combout\,
	datab => \Mips|BO|reg|CurrentState[24][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux32~5_combout\);

-- Location: LCFF_X38_Y14_N9
\Mips|BO|reg|CurrentState[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][31]~regout\);

-- Location: LCFF_X45_Y14_N5
\Mips|BO|reg|CurrentState[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][31]~regout\);

-- Location: LCFF_X45_Y14_N31
\Mips|BO|reg|CurrentState[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][31]~regout\);

-- Location: LCCOMB_X45_Y14_N30
\Mips|BO|reg|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[22][31]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[18][31]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[22][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[18][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux32~2_combout\);

-- Location: LCCOMB_X38_Y14_N8
\Mips|BO|reg|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux32~2_combout\ & (\Mips|BO|reg|CurrentState[30][31]~regout\)) # (!\Mips|BO|reg|Mux32~2_combout\ & ((\Mips|BO|reg|CurrentState[26][31]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][31]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[26][31]~regout\,
	datad => \Mips|BO|reg|Mux32~2_combout\,
	combout => \Mips|BO|reg|Mux32~3_combout\);

-- Location: LCCOMB_X36_Y14_N0
\Mips|BO|reg|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|Mux32~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux32~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux32~5_combout\,
	datad => \Mips|BO|reg|Mux32~3_combout\,
	combout => \Mips|BO|reg|Mux32~6_combout\);

-- Location: LCCOMB_X36_Y17_N24
\Mips|BO|reg|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux32~6_combout\ & ((\Mips|BO|reg|Mux32~8_combout\))) # (!\Mips|BO|reg|Mux32~6_combout\ & (\Mips|BO|reg|Mux32~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux32~1_combout\,
	datac => \Mips|BO|reg|Mux32~8_combout\,
	datad => \Mips|BO|reg|Mux32~6_combout\,
	combout => \Mips|BO|reg|Mux32~9_combout\);

-- Location: LCCOMB_X36_Y16_N12
\Mips|BO|reg|CurrentState[13][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[13][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[13][31]~feeder_combout\);

-- Location: LCFF_X36_Y16_N13
\Mips|BO|reg|CurrentState[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[13][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][31]~regout\);

-- Location: LCFF_X35_Y16_N23
\Mips|BO|reg|CurrentState[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][31]~regout\);

-- Location: LCCOMB_X35_Y16_N22
\Mips|BO|reg|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[13][31]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[13][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux32~17_combout\);

-- Location: LCFF_X35_Y16_N5
\Mips|BO|reg|CurrentState[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[31]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][31]~regout\);

-- Location: LCCOMB_X36_Y16_N14
\Mips|BO|reg|CurrentState[15][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[15][31]~feeder_combout\ = \Mips|BO|mux2|Output[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[31]~1_combout\,
	combout => \Mips|BO|reg|CurrentState[15][31]~feeder_combout\);

-- Location: LCFF_X36_Y16_N15
\Mips|BO|reg|CurrentState[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[15][31]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][31]~regout\);

-- Location: LCCOMB_X35_Y16_N4
\Mips|BO|reg|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux32~17_combout\ & ((\Mips|BO|reg|CurrentState[15][31]~regout\))) # (!\Mips|BO|reg|Mux32~17_combout\ & (\Mips|BO|reg|CurrentState[14][31]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux32~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux32~17_combout\,
	datac => \Mips|BO|reg|CurrentState[14][31]~regout\,
	datad => \Mips|BO|reg|CurrentState[15][31]~regout\,
	combout => \Mips|BO|reg|Mux32~18_combout\);

-- Location: LCCOMB_X37_Y21_N30
\Mips|BO|reg|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[10][31]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[8][31]~regout\,
	datac => \Mips|BO|reg|CurrentState[10][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux32~12_combout\);

-- Location: LCCOMB_X36_Y21_N6
\Mips|BO|reg|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~13_combout\ = (\Mips|BO|reg|Mux32~12_combout\ & ((\Mips|BO|reg|CurrentState[11][31]~regout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux32~12_combout\ & (((\Mips|BO|reg|CurrentState[9][31]~regout\ & 
-- \Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][31]~regout\,
	datab => \Mips|BO|reg|Mux32~12_combout\,
	datac => \Mips|BO|reg|CurrentState[9][31]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux32~13_combout\);

-- Location: LCCOMB_X34_Y17_N4
\Mips|BO|reg|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux32~13_combout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux32~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux32~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux32~16_combout\);

-- Location: LCCOMB_X34_Y17_N10
\Mips|BO|reg|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~19_combout\ = (\Mips|BO|reg|Mux32~16_combout\ & (((\Mips|BO|reg|Mux32~18_combout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux32~16_combout\ & (\Mips|BO|reg|Mux32~11_combout\ & ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux32~11_combout\,
	datab => \Mips|BO|reg|Mux32~18_combout\,
	datac => \Mips|BO|reg|Mux32~16_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux32~19_combout\);

-- Location: LCCOMB_X34_Y17_N16
\Mips|BO|reg|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux32~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux32~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux32~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux32~9_combout\,
	datac => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux32~19_combout\,
	combout => \Mips|BO|reg|Mux32~20_combout\);

-- Location: LCFF_X34_Y17_N17
\Mips|BO|RegB|CurrentState[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux32~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(31));

-- Location: LCCOMB_X29_Y17_N22
\Mips|BO|RI|CurrentState[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RI|CurrentState[14]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(14),
	combout => \Mips|BO|RI|CurrentState[14]~feeder_combout\);

-- Location: LCFF_X29_Y17_N23
\Mips|BO|RI|CurrentState[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RI|CurrentState[14]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(14));

-- Location: LCCOMB_X29_Y17_N4
\Mips|BO|muxB|Output[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[14]~22_combout\ = (\Mips|BC|current_state.S2~regout\ & (((\Mips|BO|RI|CurrentState\(14))))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BC|current_state.S1~regout\ & ((\Mips|BO|RI|CurrentState\(14)))) # 
-- (!\Mips|BC|current_state.S1~regout\ & (\Mips|BO|RegB|CurrentState\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(14),
	datab => \Mips|BC|current_state.S2~regout\,
	datac => \Mips|BO|RI|CurrentState\(14),
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BO|muxB|Output[14]~22_combout\);

-- Location: LCCOMB_X30_Y17_N28
\Mips|BO|muxB|Output[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[14]~23_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|muxB|Output[14]~22_combout\)))) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|RI|CurrentState\(12) & ((!\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(12),
	datab => \Mips|BO|muxB|Output[14]~22_combout\,
	datac => \Mips|BO|muxB|Output[1]~0_combout\,
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[14]~23_combout\);

-- Location: LCCOMB_X30_Y16_N26
\Mips|BO|ULA1|Output[14]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[14]~63_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & (\Mips|BO|ULA1|AddSub|Add1~28_combout\)) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~28_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~28_combout\,
	combout => \Mips|BO|ULA1|Output[14]~63_combout\);

-- Location: LCCOMB_X30_Y16_N14
\Mips|BO|ULA1|Output[14]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[14]~64_combout\ = (!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[14]~63_combout\))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & 
-- (\Mips|BO|ULA1|Output[14]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BO|ULA1|Output[14]~62_combout\,
	datad => \Mips|BO|ULA1|Output[14]~63_combout\,
	combout => \Mips|BO|ULA1|Output[14]~64_combout\);

-- Location: LCFF_X30_Y16_N15
\Mips|BO|ULASaida|CurrentState[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[14]~64_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(14));

-- Location: LCFF_X28_Y16_N13
\Mips|BO|RDM|CurrentState[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(14),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(14));

-- Location: LCCOMB_X29_Y16_N16
\Mips|BO|mux2|Output[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[14]~18_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(14)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|ULASaida|CurrentState\(14),
	datac => \Mips|BC|current_state.S4~regout\,
	datad => \Mips|BO|RDM|CurrentState\(14),
	combout => \Mips|BO|mux2|Output[14]~18_combout\);

-- Location: LCFF_X34_Y18_N1
\Mips|BO|reg|CurrentState[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][14]~regout\);

-- Location: LCFF_X34_Y18_N31
\Mips|BO|reg|CurrentState[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][14]~regout\);

-- Location: LCCOMB_X34_Y18_N30
\Mips|BO|reg|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[9][14]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][14]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux49~10_combout\);

-- Location: LCCOMB_X34_Y18_N4
\Mips|BO|reg|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~11_combout\ = (\Mips|BO|reg|Mux49~10_combout\ & ((\Mips|BO|reg|CurrentState[11][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux49~10_combout\ & (((\Mips|BO|reg|CurrentState[10][14]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][14]~regout\,
	datab => \Mips|BO|reg|CurrentState[10][14]~regout\,
	datac => \Mips|BO|reg|Mux49~10_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux49~11_combout\);

-- Location: LCCOMB_X29_Y18_N6
\Mips|BO|reg|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][14]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][14]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[6][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[4][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux49~12_combout\);

-- Location: LCCOMB_X31_Y18_N4
\Mips|BO|reg|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~13_combout\ = (\Mips|BO|reg|Mux49~12_combout\ & ((\Mips|BO|reg|CurrentState[7][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux49~12_combout\ & (((\Mips|BO|reg|CurrentState[5][14]~regout\ & 
-- \Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][14]~regout\,
	datab => \Mips|BO|reg|CurrentState[5][14]~regout\,
	datac => \Mips|BO|reg|Mux49~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux49~13_combout\);

-- Location: LCCOMB_X38_Y18_N30
\Mips|BO|reg|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~15_combout\ = (\Mips|BO|reg|Mux49~14_combout\ & ((\Mips|BO|reg|CurrentState[3][14]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux49~14_combout\ & (((\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[2][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux49~14_combout\,
	datab => \Mips|BO|reg|CurrentState[3][14]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[2][14]~regout\,
	combout => \Mips|BO|reg|Mux49~15_combout\);

-- Location: LCCOMB_X38_Y18_N28
\Mips|BO|reg|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux49~13_combout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((!\Mips|BO|RI|CurrentState\(19) & \Mips|BO|reg|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux49~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux49~15_combout\,
	combout => \Mips|BO|reg|Mux49~16_combout\);

-- Location: LCCOMB_X38_Y18_N6
\Mips|BO|reg|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~19_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux49~16_combout\ & (\Mips|BO|reg|Mux49~18_combout\)) # (!\Mips|BO|reg|Mux49~16_combout\ & ((\Mips|BO|reg|Mux49~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (((\Mips|BO|reg|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux49~18_combout\,
	datab => \Mips|BO|reg|Mux49~11_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux49~16_combout\,
	combout => \Mips|BO|reg|Mux49~19_combout\);

-- Location: LCFF_X37_Y14_N7
\Mips|BO|reg|CurrentState[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][14]~regout\);

-- Location: LCFF_X41_Y13_N7
\Mips|BO|reg|CurrentState[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][14]~regout\);

-- Location: LCCOMB_X41_Y13_N6
\Mips|BO|reg|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][14]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[16][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][14]~regout\,
	combout => \Mips|BO|reg|Mux49~4_combout\);

-- Location: LCCOMB_X37_Y14_N6
\Mips|BO|reg|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux49~4_combout\ & ((\Mips|BO|reg|CurrentState[28][14]~regout\))) # (!\Mips|BO|reg|Mux49~4_combout\ & (\Mips|BO|reg|CurrentState[20][14]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[20][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][14]~regout\,
	datad => \Mips|BO|reg|Mux49~4_combout\,
	combout => \Mips|BO|reg|Mux49~5_combout\);

-- Location: LCCOMB_X43_Y20_N12
\Mips|BO|reg|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[21][14]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[21][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][14]~regout\,
	combout => \Mips|BO|reg|Mux49~2_combout\);

-- Location: LCCOMB_X42_Y20_N22
\Mips|BO|reg|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux49~2_combout\ & (\Mips|BO|reg|CurrentState[29][14]~regout\)) # (!\Mips|BO|reg|Mux49~2_combout\ & ((\Mips|BO|reg|CurrentState[25][14]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux49~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux49~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][14]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][14]~regout\,
	combout => \Mips|BO|reg|Mux49~3_combout\);

-- Location: LCCOMB_X38_Y18_N14
\Mips|BO|reg|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|Mux49~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux49~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux49~5_combout\,
	datad => \Mips|BO|reg|Mux49~3_combout\,
	combout => \Mips|BO|reg|Mux49~6_combout\);

-- Location: LCCOMB_X41_Y14_N8
\Mips|BO|reg|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[26][14]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[18][14]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[18][14]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux49~0_combout\);

-- Location: LCFF_X41_Y14_N27
\Mips|BO|reg|CurrentState[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[14]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][14]~regout\);

-- Location: LCCOMB_X41_Y14_N26
\Mips|BO|reg|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~1_combout\ = (\Mips|BO|reg|Mux49~0_combout\ & (((\Mips|BO|reg|CurrentState[30][14]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux49~0_combout\ & (\Mips|BO|reg|CurrentState[22][14]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][14]~regout\,
	datab => \Mips|BO|reg|Mux49~0_combout\,
	datac => \Mips|BO|reg|CurrentState[30][14]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux49~1_combout\);

-- Location: LCCOMB_X38_Y18_N16
\Mips|BO|reg|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux49~6_combout\ & (\Mips|BO|reg|Mux49~8_combout\)) # (!\Mips|BO|reg|Mux49~6_combout\ & ((\Mips|BO|reg|Mux49~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux49~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux49~6_combout\,
	datad => \Mips|BO|reg|Mux49~1_combout\,
	combout => \Mips|BO|reg|Mux49~9_combout\);

-- Location: LCCOMB_X29_Y17_N10
\Mips|BO|reg|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux49~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux49~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux49~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux49~19_combout\,
	datad => \Mips|BO|reg|Mux49~9_combout\,
	combout => \Mips|BO|reg|Mux49~20_combout\);

-- Location: LCFF_X29_Y17_N11
\Mips|BO|RegB|CurrentState[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux49~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(14));

-- Location: LCFF_X29_Y14_N11
\Mips|BO|RI|CurrentState[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(6),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(6));

-- Location: LCCOMB_X32_Y16_N2
\Mips|BO|mux3|Output[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[8]~15_combout\ = (\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(6))) # (!\Mips|BC|current_state.S9~regout\ & (((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & \Mips|BO|ULA1|Output[8]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|RI|CurrentState\(6),
	datac => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datad => \Mips|BO|ULA1|Output[8]~109_combout\,
	combout => \Mips|BO|mux3|Output[8]~15_combout\);

-- Location: LCCOMB_X32_Y16_N26
\Mips|BO|mux3|Output[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[8]~16_combout\ = (\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULASaida|CurrentState\(8))))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|mux3|Output[8]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|mux3|Output[8]~15_combout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(8),
	combout => \Mips|BO|mux3|Output[8]~16_combout\);

-- Location: LCFF_X32_Y16_N27
\Mips|BO|PC|CurrentState[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[8]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(8));

-- Location: LCCOMB_X38_Y16_N10
\Mips|BO|reg|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~8_combout\ = (\Mips|BO|reg|Mux23~7_combout\ & ((\Mips|BO|reg|CurrentState[31][8]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux23~7_combout\ & (((\Mips|BO|reg|CurrentState[27][8]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux23~7_combout\,
	datab => \Mips|BO|reg|CurrentState[31][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux23~8_combout\);

-- Location: LCFF_X40_Y16_N29
\Mips|BO|reg|CurrentState[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][8]~regout\);

-- Location: LCFF_X41_Y20_N9
\Mips|BO|reg|CurrentState[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][8]~regout\);

-- Location: LCFF_X41_Y20_N19
\Mips|BO|reg|CurrentState[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][8]~regout\);

-- Location: LCCOMB_X41_Y20_N8
\Mips|BO|reg|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[21][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[17][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[21][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][8]~regout\,
	combout => \Mips|BO|reg|Mux23~2_combout\);

-- Location: LCCOMB_X40_Y16_N4
\Mips|BO|reg|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~3_combout\ = (\Mips|BO|reg|Mux23~2_combout\ & ((\Mips|BO|reg|CurrentState[29][8]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux23~2_combout\ & (((\Mips|BO|reg|CurrentState[25][8]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][8]~regout\,
	datab => \Mips|BO|reg|CurrentState[25][8]~regout\,
	datac => \Mips|BO|reg|Mux23~2_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux23~3_combout\);

-- Location: LCFF_X42_Y12_N15
\Mips|BO|reg|CurrentState[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][8]~regout\);

-- Location: LCCOMB_X41_Y12_N10
\Mips|BO|reg|CurrentState[16][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[16][8]~feeder_combout\);

-- Location: LCFF_X41_Y12_N11
\Mips|BO|reg|CurrentState[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][8]~regout\);

-- Location: LCCOMB_X42_Y12_N14
\Mips|BO|reg|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|CurrentState[24][8]~regout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[24][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][8]~regout\,
	combout => \Mips|BO|reg|Mux23~4_combout\);

-- Location: LCFF_X42_Y12_N5
\Mips|BO|reg|CurrentState[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][8]~regout\);

-- Location: LCCOMB_X42_Y12_N4
\Mips|BO|reg|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~5_combout\ = (\Mips|BO|reg|Mux23~4_combout\ & ((\Mips|BO|reg|CurrentState[28][8]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux23~4_combout\ & (((\Mips|BO|reg|CurrentState[20][8]~regout\ & 
-- \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][8]~regout\,
	datab => \Mips|BO|reg|Mux23~4_combout\,
	datac => \Mips|BO|reg|CurrentState[20][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux23~5_combout\);

-- Location: LCCOMB_X33_Y16_N6
\Mips|BO|reg|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux23~3_combout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux23~3_combout\,
	datad => \Mips|BO|reg|Mux23~5_combout\,
	combout => \Mips|BO|reg|Mux23~6_combout\);

-- Location: LCCOMB_X33_Y16_N28
\Mips|BO|reg|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux23~6_combout\ & ((\Mips|BO|reg|Mux23~8_combout\))) # (!\Mips|BO|reg|Mux23~6_combout\ & (\Mips|BO|reg|Mux23~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux23~1_combout\,
	datab => \Mips|BO|reg|Mux23~8_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux23~6_combout\,
	combout => \Mips|BO|reg|Mux23~9_combout\);

-- Location: LCFF_X34_Y19_N13
\Mips|BO|reg|CurrentState[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][8]~regout\);

-- Location: LCFF_X35_Y19_N1
\Mips|BO|reg|CurrentState[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][8]~regout\);

-- Location: LCFF_X34_Y19_N7
\Mips|BO|reg|CurrentState[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][8]~regout\);

-- Location: LCCOMB_X34_Y19_N6
\Mips|BO|reg|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[9][8]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[9][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][8]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux23~10_combout\);

-- Location: LCCOMB_X34_Y19_N12
\Mips|BO|reg|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux23~10_combout\ & (\Mips|BO|reg|CurrentState[11][8]~regout\)) # (!\Mips|BO|reg|Mux23~10_combout\ & ((\Mips|BO|reg|CurrentState[10][8]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][8]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][8]~regout\,
	datad => \Mips|BO|reg|Mux23~10_combout\,
	combout => \Mips|BO|reg|Mux23~11_combout\);

-- Location: LCFF_X30_Y20_N1
\Mips|BO|reg|CurrentState[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][8]~regout\);

-- Location: LCFF_X30_Y20_N23
\Mips|BO|reg|CurrentState[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[8]~24_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][8]~regout\);

-- Location: LCCOMB_X30_Y20_N0
\Mips|BO|reg|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][8]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][8]~regout\,
	combout => \Mips|BO|reg|Mux23~12_combout\);

-- Location: LCCOMB_X30_Y19_N28
\Mips|BO|reg|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux23~12_combout\ & (\Mips|BO|reg|CurrentState[7][8]~regout\)) # (!\Mips|BO|reg|Mux23~12_combout\ & ((\Mips|BO|reg|CurrentState[5][8]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[7][8]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][8]~regout\,
	datad => \Mips|BO|reg|Mux23~12_combout\,
	combout => \Mips|BO|reg|Mux23~13_combout\);

-- Location: LCCOMB_X37_Y13_N14
\Mips|BO|reg|CurrentState[3][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[3][8]~feeder_combout\);

-- Location: LCFF_X37_Y13_N15
\Mips|BO|reg|CurrentState[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][8]~regout\);

-- Location: LCCOMB_X38_Y19_N20
\Mips|BO|reg|CurrentState[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[1][8]~feeder_combout\);

-- Location: LCFF_X38_Y19_N21
\Mips|BO|reg|CurrentState[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][8]~regout\);

-- Location: LCCOMB_X38_Y19_N30
\Mips|BO|reg|CurrentState[0][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][8]~feeder_combout\ = \Mips|BO|mux2|Output[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[8]~24_combout\,
	combout => \Mips|BO|reg|CurrentState[0][8]~feeder_combout\);

-- Location: LCFF_X38_Y19_N31
\Mips|BO|reg|CurrentState[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][8]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][8]~regout\);

-- Location: LCCOMB_X38_Y19_N16
\Mips|BO|reg|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[1][8]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[0][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[1][8]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][8]~regout\,
	combout => \Mips|BO|reg|Mux23~14_combout\);

-- Location: LCCOMB_X37_Y13_N28
\Mips|BO|reg|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~15_combout\ = (\Mips|BO|reg|Mux23~14_combout\ & (((\Mips|BO|reg|CurrentState[3][8]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux23~14_combout\ & (\Mips|BO|reg|CurrentState[2][8]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][8]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][8]~regout\,
	datac => \Mips|BO|reg|Mux23~14_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux23~15_combout\);

-- Location: LCCOMB_X32_Y16_N0
\Mips|BO|reg|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux23~13_combout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((!\Mips|BO|RI|CurrentState\(24) & \Mips|BO|reg|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux23~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux23~15_combout\,
	combout => \Mips|BO|reg|Mux23~16_combout\);

-- Location: LCCOMB_X32_Y16_N22
\Mips|BO|reg|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux23~16_combout\ & (\Mips|BO|reg|Mux23~18_combout\)) # (!\Mips|BO|reg|Mux23~16_combout\ & ((\Mips|BO|reg|Mux23~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux23~18_combout\,
	datab => \Mips|BO|reg|Mux23~11_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux23~16_combout\,
	combout => \Mips|BO|reg|Mux23~19_combout\);

-- Location: LCCOMB_X32_Y16_N28
\Mips|BO|reg|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux23~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux23~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datab => \Mips|BO|reg|Mux23~9_combout\,
	datad => \Mips|BO|reg|Mux23~19_combout\,
	combout => \Mips|BO|reg|Mux23~20_combout\);

-- Location: LCFF_X32_Y16_N29
\Mips|BO|RegA|CurrentState[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux23~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(8));

-- Location: LCCOMB_X32_Y16_N30
\Mips|BO|muxA|Output[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[8]~24_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(8))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(8),
	datac => \Mips|BO|RegA|CurrentState\(8),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[8]~24_combout\);

-- Location: LCFF_X29_Y15_N31
\Mips|BO|RI|CurrentState[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(0),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(0));

-- Location: LCCOMB_X30_Y15_N20
\Mips|BO|muxB|Output[2]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[2]~47_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(0))))) # (!\Mips|BC|current_state.S1~regout\ & (\Mips|BO|muxB|Output[2]~46_combout\ & ((\Mips|BO|RI|CurrentState\(0)) # 
-- (\Mips|BC|current_state.S0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[2]~46_combout\,
	datab => \Mips|BC|current_state.S1~regout\,
	datac => \Mips|BO|RI|CurrentState\(0),
	datad => \Mips|BC|current_state.S0~regout\,
	combout => \Mips|BO|muxB|Output[2]~47_combout\);

-- Location: LCFF_X38_Y17_N5
\Mips|BO|reg|CurrentState[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][0]~regout\);

-- Location: LCCOMB_X40_Y17_N14
\Mips|BO|reg|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][0]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[19][0]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[27][0]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux31~7_combout\);

-- Location: LCFF_X40_Y17_N25
\Mips|BO|reg|CurrentState[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][0]~regout\);

-- Location: LCFF_X40_Y17_N11
\Mips|BO|reg|CurrentState[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][0]~regout\);

-- Location: LCCOMB_X40_Y17_N24
\Mips|BO|reg|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux31~7_combout\ & ((\Mips|BO|reg|CurrentState[31][0]~regout\))) # (!\Mips|BO|reg|Mux31~7_combout\ & (\Mips|BO|reg|CurrentState[23][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux31~7_combout\,
	datac => \Mips|BO|reg|CurrentState[23][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[31][0]~regout\,
	combout => \Mips|BO|reg|Mux31~8_combout\);

-- Location: LCFF_X42_Y20_N15
\Mips|BO|reg|CurrentState[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][0]~regout\);

-- Location: LCFF_X41_Y20_N7
\Mips|BO|reg|CurrentState[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][0]~regout\);

-- Location: LCFF_X42_Y20_N5
\Mips|BO|reg|CurrentState[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][0]~regout\);

-- Location: LCCOMB_X42_Y20_N12
\Mips|BO|reg|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[25][0]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[17][0]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[17][0]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux31~0_combout\);

-- Location: LCCOMB_X42_Y20_N14
\Mips|BO|reg|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux31~0_combout\ & ((\Mips|BO|reg|CurrentState[29][0]~regout\))) # (!\Mips|BO|reg|Mux31~0_combout\ & (\Mips|BO|reg|CurrentState[21][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[29][0]~regout\,
	datad => \Mips|BO|reg|Mux31~0_combout\,
	combout => \Mips|BO|reg|Mux31~1_combout\);

-- Location: LCFF_X40_Y14_N1
\Mips|BO|reg|CurrentState[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][0]~regout\);

-- Location: LCFF_X40_Y14_N7
\Mips|BO|reg|CurrentState[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][0]~regout\);

-- Location: LCCOMB_X40_Y14_N8
\Mips|BO|reg|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][0]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[16][0]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[20][0]~regout\,
	datac => \Mips|BO|reg|CurrentState[16][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux31~4_combout\);

-- Location: LCCOMB_X37_Y14_N8
\Mips|BO|reg|CurrentState[28][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[28][0]~feeder_combout\);

-- Location: LCFF_X37_Y14_N9
\Mips|BO|reg|CurrentState[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][0]~regout\);

-- Location: LCCOMB_X37_Y14_N22
\Mips|BO|reg|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~5_combout\ = (\Mips|BO|reg|Mux31~4_combout\ & (((\Mips|BO|reg|CurrentState[28][0]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux31~4_combout\ & (\Mips|BO|reg|CurrentState[24][0]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][0]~regout\,
	datab => \Mips|BO|reg|Mux31~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux31~5_combout\);

-- Location: LCCOMB_X37_Y17_N0
\Mips|BO|reg|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux31~3_combout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux31~5_combout\ & !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux31~3_combout\,
	datab => \Mips|BO|reg|Mux31~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux31~6_combout\);

-- Location: LCCOMB_X37_Y17_N14
\Mips|BO|reg|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux31~6_combout\ & (\Mips|BO|reg|Mux31~8_combout\)) # (!\Mips|BO|reg|Mux31~6_combout\ & ((\Mips|BO|reg|Mux31~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux31~8_combout\,
	datac => \Mips|BO|reg|Mux31~1_combout\,
	datad => \Mips|BO|reg|Mux31~6_combout\,
	combout => \Mips|BO|reg|Mux31~9_combout\);

-- Location: LCFF_X37_Y21_N13
\Mips|BO|reg|CurrentState[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][0]~regout\);

-- Location: LCCOMB_X36_Y21_N20
\Mips|BO|reg|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[10][0]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((!\Mips|BO|RI|CurrentState\(21) & 
-- \Mips|BO|reg|CurrentState[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[8][0]~regout\,
	combout => \Mips|BO|reg|Mux31~12_combout\);

-- Location: LCFF_X36_Y21_N31
\Mips|BO|reg|CurrentState[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][0]~regout\);

-- Location: LCCOMB_X36_Y21_N10
\Mips|BO|reg|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux31~12_combout\ & ((\Mips|BO|reg|CurrentState[11][0]~regout\))) # (!\Mips|BO|reg|Mux31~12_combout\ & (\Mips|BO|reg|CurrentState[9][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux31~12_combout\,
	datad => \Mips|BO|reg|CurrentState[11][0]~regout\,
	combout => \Mips|BO|reg|Mux31~13_combout\);

-- Location: LCFF_X32_Y17_N1
\Mips|BO|reg|CurrentState[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][0]~regout\);

-- Location: LCFF_X32_Y17_N7
\Mips|BO|reg|CurrentState[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][0]~regout\);

-- Location: LCCOMB_X32_Y17_N26
\Mips|BO|reg|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~15_combout\ = (\Mips|BO|reg|Mux31~14_combout\ & (((\Mips|BO|reg|CurrentState[3][0]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux31~14_combout\ & (\Mips|BO|reg|CurrentState[1][0]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux31~14_combout\,
	datab => \Mips|BO|reg|CurrentState[1][0]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[3][0]~regout\,
	combout => \Mips|BO|reg|Mux31~15_combout\);

-- Location: LCCOMB_X32_Y17_N8
\Mips|BO|reg|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux31~13_combout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux31~13_combout\,
	datac => \Mips|BO|reg|Mux31~15_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux31~16_combout\);

-- Location: LCFF_X31_Y20_N27
\Mips|BO|reg|CurrentState[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][0]~regout\);

-- Location: LCCOMB_X30_Y17_N26
\Mips|BO|reg|CurrentState[6][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[6][0]~feeder_combout\);

-- Location: LCFF_X30_Y17_N27
\Mips|BO|reg|CurrentState[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][0]~regout\);

-- Location: LCCOMB_X31_Y20_N26
\Mips|BO|reg|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~11_combout\ = (\Mips|BO|reg|Mux31~10_combout\ & (((\Mips|BO|reg|CurrentState[7][0]~regout\)) # (!\Mips|BO|RI|CurrentState\(22)))) # (!\Mips|BO|reg|Mux31~10_combout\ & (\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux31~10_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[7][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][0]~regout\,
	combout => \Mips|BO|reg|Mux31~11_combout\);

-- Location: LCCOMB_X32_Y17_N14
\Mips|BO|reg|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~19_combout\ = (\Mips|BO|reg|Mux31~16_combout\ & ((\Mips|BO|reg|Mux31~18_combout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux31~16_combout\ & (((\Mips|BO|RI|CurrentState\(23) & \Mips|BO|reg|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux31~18_combout\,
	datab => \Mips|BO|reg|Mux31~16_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux31~11_combout\,
	combout => \Mips|BO|reg|Mux31~19_combout\);

-- Location: LCCOMB_X32_Y13_N0
\Mips|BO|reg|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux31~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux31~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux31~9_combout\,
	datac => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux31~19_combout\,
	combout => \Mips|BO|reg|Mux31~20_combout\);

-- Location: LCFF_X32_Y13_N1
\Mips|BO|RegA|CurrentState[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux31~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(0));

-- Location: LCCOMB_X32_Y13_N6
\Mips|BO|muxA|Output[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[0]~0_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(0)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(0),
	datac => \Mips|BO|PC|CurrentState\(0),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[0]~0_combout\);

-- Location: LCCOMB_X31_Y15_N4
\Mips|BO|ULA1|AddSub|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~4_combout\ = ((\Mips|BO|muxA|Output[2]~30_combout\ $ (\Mips|BO|muxB|Output[2]~47_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~3\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~5\ = CARRY((\Mips|BO|muxA|Output[2]~30_combout\ & ((\Mips|BO|muxB|Output[2]~47_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~3\))) # (!\Mips|BO|muxA|Output[2]~30_combout\ & (\Mips|BO|muxB|Output[2]~47_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[2]~30_combout\,
	datab => \Mips|BO|muxB|Output[2]~47_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~3\,
	combout => \Mips|BO|ULA1|AddSub|Add1~4_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~5\);

-- Location: LCCOMB_X31_Y15_N6
\Mips|BO|ULA1|AddSub|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~6_combout\ = (\Mips|BO|muxB|Output[3]~45_combout\ & ((\Mips|BO|muxA|Output[3]~29_combout\ & (\Mips|BO|ULA1|AddSub|Add1~5\ & VCC)) # (!\Mips|BO|muxA|Output[3]~29_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~5\)))) # 
-- (!\Mips|BO|muxB|Output[3]~45_combout\ & ((\Mips|BO|muxA|Output[3]~29_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~5\)) # (!\Mips|BO|muxA|Output[3]~29_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~5\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~7\ = CARRY((\Mips|BO|muxB|Output[3]~45_combout\ & (!\Mips|BO|muxA|Output[3]~29_combout\ & !\Mips|BO|ULA1|AddSub|Add1~5\)) # (!\Mips|BO|muxB|Output[3]~45_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~5\) # 
-- (!\Mips|BO|muxA|Output[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[3]~45_combout\,
	datab => \Mips|BO|muxA|Output[3]~29_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~5\,
	combout => \Mips|BO|ULA1|AddSub|Add1~6_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~7\);

-- Location: LCCOMB_X31_Y15_N8
\Mips|BO|ULA1|AddSub|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~8_combout\ = ((\Mips|BO|muxA|Output[4]~28_combout\ $ (\Mips|BO|muxB|Output[4]~43_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~7\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~9\ = CARRY((\Mips|BO|muxA|Output[4]~28_combout\ & ((\Mips|BO|muxB|Output[4]~43_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~7\))) # (!\Mips|BO|muxA|Output[4]~28_combout\ & (\Mips|BO|muxB|Output[4]~43_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[4]~28_combout\,
	datab => \Mips|BO|muxB|Output[4]~43_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~7\,
	combout => \Mips|BO|ULA1|AddSub|Add1~8_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~9\);

-- Location: LCCOMB_X31_Y15_N10
\Mips|BO|ULA1|AddSub|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~10_combout\ = (\Mips|BO|muxB|Output[5]~41_combout\ & ((\Mips|BO|muxA|Output[5]~27_combout\ & (\Mips|BO|ULA1|AddSub|Add1~9\ & VCC)) # (!\Mips|BO|muxA|Output[5]~27_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~9\)))) # 
-- (!\Mips|BO|muxB|Output[5]~41_combout\ & ((\Mips|BO|muxA|Output[5]~27_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~9\)) # (!\Mips|BO|muxA|Output[5]~27_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~9\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~11\ = CARRY((\Mips|BO|muxB|Output[5]~41_combout\ & (!\Mips|BO|muxA|Output[5]~27_combout\ & !\Mips|BO|ULA1|AddSub|Add1~9\)) # (!\Mips|BO|muxB|Output[5]~41_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~9\) # 
-- (!\Mips|BO|muxA|Output[5]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[5]~41_combout\,
	datab => \Mips|BO|muxA|Output[5]~27_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~9\,
	combout => \Mips|BO|ULA1|AddSub|Add1~10_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~11\);

-- Location: LCCOMB_X31_Y15_N12
\Mips|BO|ULA1|AddSub|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~12_combout\ = ((\Mips|BO|muxA|Output[6]~26_combout\ $ (\Mips|BO|muxB|Output[6]~39_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~11\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~13\ = CARRY((\Mips|BO|muxA|Output[6]~26_combout\ & ((\Mips|BO|muxB|Output[6]~39_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~11\))) # (!\Mips|BO|muxA|Output[6]~26_combout\ & (\Mips|BO|muxB|Output[6]~39_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[6]~26_combout\,
	datab => \Mips|BO|muxB|Output[6]~39_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~11\,
	combout => \Mips|BO|ULA1|AddSub|Add1~12_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~13\);

-- Location: LCCOMB_X31_Y15_N14
\Mips|BO|ULA1|AddSub|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~14_combout\ = (\Mips|BO|muxA|Output[7]~25_combout\ & ((\Mips|BO|muxB|Output[7]~37_combout\ & (\Mips|BO|ULA1|AddSub|Add1~13\ & VCC)) # (!\Mips|BO|muxB|Output[7]~37_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~13\)))) # 
-- (!\Mips|BO|muxA|Output[7]~25_combout\ & ((\Mips|BO|muxB|Output[7]~37_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~13\)) # (!\Mips|BO|muxB|Output[7]~37_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~13\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~15\ = CARRY((\Mips|BO|muxA|Output[7]~25_combout\ & (!\Mips|BO|muxB|Output[7]~37_combout\ & !\Mips|BO|ULA1|AddSub|Add1~13\)) # (!\Mips|BO|muxA|Output[7]~25_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~13\) # 
-- (!\Mips|BO|muxB|Output[7]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[7]~25_combout\,
	datab => \Mips|BO|muxB|Output[7]~37_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~13\,
	combout => \Mips|BO|ULA1|AddSub|Add1~14_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~15\);

-- Location: LCCOMB_X31_Y15_N16
\Mips|BO|ULA1|AddSub|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~16_combout\ = ((\Mips|BO|muxB|Output[8]~35_combout\ $ (\Mips|BO|muxA|Output[8]~24_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~15\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~17\ = CARRY((\Mips|BO|muxB|Output[8]~35_combout\ & ((\Mips|BO|muxA|Output[8]~24_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~15\))) # (!\Mips|BO|muxB|Output[8]~35_combout\ & (\Mips|BO|muxA|Output[8]~24_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[8]~35_combout\,
	datab => \Mips|BO|muxA|Output[8]~24_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~15\,
	combout => \Mips|BO|ULA1|AddSub|Add1~16_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~17\);

-- Location: LCCOMB_X31_Y15_N18
\Mips|BO|ULA1|AddSub|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~18_combout\ = (\Mips|BO|muxA|Output[9]~23_combout\ & ((\Mips|BO|muxB|Output[9]~33_combout\ & (\Mips|BO|ULA1|AddSub|Add1~17\ & VCC)) # (!\Mips|BO|muxB|Output[9]~33_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~17\)))) # 
-- (!\Mips|BO|muxA|Output[9]~23_combout\ & ((\Mips|BO|muxB|Output[9]~33_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~17\)) # (!\Mips|BO|muxB|Output[9]~33_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~17\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~19\ = CARRY((\Mips|BO|muxA|Output[9]~23_combout\ & (!\Mips|BO|muxB|Output[9]~33_combout\ & !\Mips|BO|ULA1|AddSub|Add1~17\)) # (!\Mips|BO|muxA|Output[9]~23_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~17\) # 
-- (!\Mips|BO|muxB|Output[9]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[9]~23_combout\,
	datab => \Mips|BO|muxB|Output[9]~33_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~17\,
	combout => \Mips|BO|ULA1|AddSub|Add1~18_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~19\);

-- Location: LCCOMB_X31_Y15_N20
\Mips|BO|ULA1|AddSub|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~20_combout\ = ((\Mips|BO|muxB|Output[10]~31_combout\ $ (\Mips|BO|muxA|Output[10]~22_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~19\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~21\ = CARRY((\Mips|BO|muxB|Output[10]~31_combout\ & ((\Mips|BO|muxA|Output[10]~22_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~19\))) # (!\Mips|BO|muxB|Output[10]~31_combout\ & (\Mips|BO|muxA|Output[10]~22_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[10]~31_combout\,
	datab => \Mips|BO|muxA|Output[10]~22_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~19\,
	combout => \Mips|BO|ULA1|AddSub|Add1~20_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~21\);

-- Location: LCCOMB_X31_Y15_N22
\Mips|BO|ULA1|AddSub|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~22_combout\ = (\Mips|BO|muxB|Output[11]~29_combout\ & ((\Mips|BO|muxA|Output[11]~21_combout\ & (\Mips|BO|ULA1|AddSub|Add1~21\ & VCC)) # (!\Mips|BO|muxA|Output[11]~21_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~21\)))) # 
-- (!\Mips|BO|muxB|Output[11]~29_combout\ & ((\Mips|BO|muxA|Output[11]~21_combout\ & (!\Mips|BO|ULA1|AddSub|Add1~21\)) # (!\Mips|BO|muxA|Output[11]~21_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~21\) # (GND)))))
-- \Mips|BO|ULA1|AddSub|Add1~23\ = CARRY((\Mips|BO|muxB|Output[11]~29_combout\ & (!\Mips|BO|muxA|Output[11]~21_combout\ & !\Mips|BO|ULA1|AddSub|Add1~21\)) # (!\Mips|BO|muxB|Output[11]~29_combout\ & ((!\Mips|BO|ULA1|AddSub|Add1~21\) # 
-- (!\Mips|BO|muxA|Output[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[11]~29_combout\,
	datab => \Mips|BO|muxA|Output[11]~21_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~21\,
	combout => \Mips|BO|ULA1|AddSub|Add1~22_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~23\);

-- Location: LCCOMB_X31_Y15_N24
\Mips|BO|ULA1|AddSub|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add1~24_combout\ = ((\Mips|BO|muxB|Output[12]~27_combout\ $ (\Mips|BO|muxA|Output[12]~20_combout\ $ (!\Mips|BO|ULA1|AddSub|Add1~23\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add1~25\ = CARRY((\Mips|BO|muxB|Output[12]~27_combout\ & ((\Mips|BO|muxA|Output[12]~20_combout\) # (!\Mips|BO|ULA1|AddSub|Add1~23\))) # (!\Mips|BO|muxB|Output[12]~27_combout\ & (\Mips|BO|muxA|Output[12]~20_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[12]~27_combout\,
	datab => \Mips|BO|muxA|Output[12]~20_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add1~23\,
	combout => \Mips|BO|ULA1|AddSub|Add1~24_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add1~25\);

-- Location: LCCOMB_X30_Y11_N2
\Mips|BO|ULA1|Output[13]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[13]~122_combout\ = (\Mips|BO|ULA1|Output[13]~121_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~26_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[13]~121_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[13]~121_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~26_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~26_combout\,
	combout => \Mips|BO|ULA1|Output[13]~122_combout\);

-- Location: LCCOMB_X30_Y11_N12
\Mips|BO|ULA1|Output[13]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[13]~145_combout\ = (\Mips|BO|ULA1|Output[13]~122_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[13]~122_combout\,
	combout => \Mips|BO|ULA1|Output[13]~145_combout\);

-- Location: LCFF_X30_Y11_N13
\Mips|BO|ULASaida|CurrentState[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[13]~145_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(13));

-- Location: LCCOMB_X35_Y14_N0
\Mips|BO|mux2|Output[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[13]~19_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(13))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(13),
	datad => \Mips|BO|ULASaida|CurrentState\(13),
	combout => \Mips|BO|mux2|Output[13]~19_combout\);

-- Location: LCFF_X43_Y17_N1
\Mips|BO|reg|CurrentState[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][13]~regout\);

-- Location: LCFF_X43_Y17_N3
\Mips|BO|reg|CurrentState[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][13]~regout\);

-- Location: LCFF_X44_Y18_N19
\Mips|BO|reg|CurrentState[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][13]~regout\);

-- Location: LCCOMB_X43_Y17_N2
\Mips|BO|reg|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[25][13]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[25][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][13]~regout\,
	combout => \Mips|BO|reg|Mux50~0_combout\);

-- Location: LCCOMB_X43_Y17_N0
\Mips|BO|reg|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux50~0_combout\ & ((\Mips|BO|reg|CurrentState[29][13]~regout\))) # (!\Mips|BO|reg|Mux50~0_combout\ & (\Mips|BO|reg|CurrentState[21][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[29][13]~regout\,
	datad => \Mips|BO|reg|Mux50~0_combout\,
	combout => \Mips|BO|reg|Mux50~1_combout\);

-- Location: LCFF_X40_Y12_N21
\Mips|BO|reg|CurrentState[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][13]~regout\);

-- Location: LCFF_X40_Y12_N31
\Mips|BO|reg|CurrentState[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][13]~regout\);

-- Location: LCCOMB_X40_Y12_N20
\Mips|BO|reg|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~5_combout\ = (\Mips|BO|reg|Mux50~4_combout\ & (((\Mips|BO|reg|CurrentState[28][13]~regout\)) # (!\Mips|BO|RI|CurrentState\(19)))) # (!\Mips|BO|reg|Mux50~4_combout\ & (\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[24][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux50~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[28][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][13]~regout\,
	combout => \Mips|BO|reg|Mux50~5_combout\);

-- Location: LCFF_X44_Y13_N11
\Mips|BO|reg|CurrentState[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][13]~regout\);

-- Location: LCCOMB_X45_Y16_N2
\Mips|BO|reg|CurrentState[18][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][13]~feeder_combout\ = \Mips|BO|mux2|Output[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[13]~19_combout\,
	combout => \Mips|BO|reg|CurrentState[18][13]~feeder_combout\);

-- Location: LCFF_X45_Y16_N3
\Mips|BO|reg|CurrentState[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][13]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][13]~regout\);

-- Location: LCCOMB_X45_Y16_N0
\Mips|BO|reg|CurrentState[22][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[22][13]~feeder_combout\ = \Mips|BO|mux2|Output[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[13]~19_combout\,
	combout => \Mips|BO|reg|CurrentState[22][13]~feeder_combout\);

-- Location: LCFF_X45_Y16_N1
\Mips|BO|reg|CurrentState[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[22][13]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][13]~regout\);

-- Location: LCCOMB_X45_Y16_N26
\Mips|BO|reg|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19)) # (\Mips|BO|reg|CurrentState[22][13]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[18][13]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[18][13]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[22][13]~regout\,
	combout => \Mips|BO|reg|Mux50~2_combout\);

-- Location: LCCOMB_X44_Y13_N10
\Mips|BO|reg|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux50~2_combout\ & ((\Mips|BO|reg|CurrentState[30][13]~regout\))) # (!\Mips|BO|reg|Mux50~2_combout\ & (\Mips|BO|reg|CurrentState[26][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[30][13]~regout\,
	datad => \Mips|BO|reg|Mux50~2_combout\,
	combout => \Mips|BO|reg|Mux50~3_combout\);

-- Location: LCCOMB_X43_Y12_N12
\Mips|BO|reg|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux50~3_combout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux50~5_combout\,
	datad => \Mips|BO|reg|Mux50~3_combout\,
	combout => \Mips|BO|reg|Mux50~6_combout\);

-- Location: LCCOMB_X43_Y12_N18
\Mips|BO|reg|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux50~6_combout\ & (\Mips|BO|reg|Mux50~8_combout\)) # (!\Mips|BO|reg|Mux50~6_combout\ & ((\Mips|BO|reg|Mux50~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux50~8_combout\,
	datab => \Mips|BO|reg|Mux50~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux50~6_combout\,
	combout => \Mips|BO|reg|Mux50~9_combout\);

-- Location: LCFF_X30_Y19_N19
\Mips|BO|reg|CurrentState[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][13]~regout\);

-- Location: LCFF_X31_Y19_N7
\Mips|BO|reg|CurrentState[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][13]~regout\);

-- Location: LCFF_X30_Y19_N17
\Mips|BO|reg|CurrentState[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][13]~regout\);

-- Location: LCCOMB_X31_Y19_N6
\Mips|BO|reg|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][13]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[4][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][13]~regout\,
	combout => \Mips|BO|reg|Mux50~10_combout\);

-- Location: LCCOMB_X31_Y19_N24
\Mips|BO|reg|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux50~10_combout\ & ((\Mips|BO|reg|CurrentState[7][13]~regout\))) # (!\Mips|BO|reg|Mux50~10_combout\ & (\Mips|BO|reg|CurrentState[6][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][13]~regout\,
	datab => \Mips|BO|reg|CurrentState[7][13]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux50~10_combout\,
	combout => \Mips|BO|reg|Mux50~11_combout\);

-- Location: LCFF_X36_Y20_N1
\Mips|BO|reg|CurrentState[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][13]~regout\);

-- Location: LCFF_X36_Y20_N31
\Mips|BO|reg|CurrentState[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][13]~regout\);

-- Location: LCFF_X35_Y21_N7
\Mips|BO|reg|CurrentState[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][13]~regout\);

-- Location: LCFF_X35_Y21_N13
\Mips|BO|reg|CurrentState[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][13]~regout\);

-- Location: LCCOMB_X35_Y21_N6
\Mips|BO|reg|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[10][13]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[8][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[8][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][13]~regout\,
	combout => \Mips|BO|reg|Mux50~12_combout\);

-- Location: LCCOMB_X36_Y20_N30
\Mips|BO|reg|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux50~12_combout\ & ((\Mips|BO|reg|CurrentState[11][13]~regout\))) # (!\Mips|BO|reg|Mux50~12_combout\ & (\Mips|BO|reg|CurrentState[9][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[9][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][13]~regout\,
	datad => \Mips|BO|reg|Mux50~12_combout\,
	combout => \Mips|BO|reg|Mux50~13_combout\);

-- Location: LCFF_X35_Y14_N23
\Mips|BO|reg|CurrentState[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][13]~regout\);

-- Location: LCFF_X35_Y14_N9
\Mips|BO|reg|CurrentState[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][13]~regout\);

-- Location: LCCOMB_X35_Y14_N8
\Mips|BO|reg|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[2][13]~regout\) # (\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[0][13]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[0][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux50~14_combout\);

-- Location: LCCOMB_X37_Y12_N2
\Mips|BO|reg|CurrentState[3][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][13]~feeder_combout\ = \Mips|BO|mux2|Output[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[13]~19_combout\,
	combout => \Mips|BO|reg|CurrentState[3][13]~feeder_combout\);

-- Location: LCFF_X37_Y12_N3
\Mips|BO|reg|CurrentState[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][13]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][13]~regout\);

-- Location: LCCOMB_X37_Y12_N18
\Mips|BO|reg|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~15_combout\ = (\Mips|BO|reg|Mux50~14_combout\ & (((\Mips|BO|reg|CurrentState[3][13]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux50~14_combout\ & (\Mips|BO|reg|CurrentState[1][13]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][13]~regout\,
	datab => \Mips|BO|reg|Mux50~14_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[3][13]~regout\,
	combout => \Mips|BO|reg|Mux50~15_combout\);

-- Location: LCCOMB_X37_Y12_N28
\Mips|BO|reg|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux50~13_combout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & \Mips|BO|reg|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux50~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux50~15_combout\,
	combout => \Mips|BO|reg|Mux50~16_combout\);

-- Location: LCCOMB_X37_Y12_N10
\Mips|BO|reg|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux50~16_combout\ & (\Mips|BO|reg|Mux50~18_combout\)) # (!\Mips|BO|reg|Mux50~16_combout\ & ((\Mips|BO|reg|Mux50~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux50~18_combout\,
	datab => \Mips|BO|reg|Mux50~11_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux50~16_combout\,
	combout => \Mips|BO|reg|Mux50~19_combout\);

-- Location: LCCOMB_X30_Y12_N10
\Mips|BO|reg|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux50~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux50~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux50~9_combout\,
	datad => \Mips|BO|reg|Mux50~19_combout\,
	combout => \Mips|BO|reg|Mux50~20_combout\);

-- Location: LCFF_X30_Y12_N11
\Mips|BO|RegB|CurrentState[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux50~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(13));

-- Location: LCFF_X29_Y15_N5
\Mips|BO|RI|CurrentState[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(1),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(1));

-- Location: LCCOMB_X29_Y11_N4
\Mips|BO|mux3|Output[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[3]~5_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(1))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULA1|Output[3]~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|RI|CurrentState\(1),
	datad => \Mips|BO|ULA1|Output[3]~142_combout\,
	combout => \Mips|BO|mux3|Output[3]~5_combout\);

-- Location: LCCOMB_X30_Y11_N22
\Mips|BO|mux3|Output[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[3]~6_combout\ = (\Mips|BO|mux3|Output[3]~5_combout\) # ((!\Mips|BC|current_state.S9~regout\ & (\Mips|BC|current_state.S8~regout\ & \Mips|BO|ULASaida|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|mux3|Output[3]~5_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \Mips|BO|mux3|Output[3]~6_combout\);

-- Location: LCFF_X30_Y11_N23
\Mips|BO|PC|CurrentState[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[3]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(3));

-- Location: LCCOMB_X37_Y18_N14
\Mips|BO|reg|CurrentState[27][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[27][3]~feeder_combout\);

-- Location: LCFF_X37_Y18_N15
\Mips|BO|reg|CurrentState[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][3]~regout\);

-- Location: LCFF_X43_Y16_N19
\Mips|BO|reg|CurrentState[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][3]~regout\);

-- Location: LCFF_X42_Y16_N3
\Mips|BO|reg|CurrentState[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][3]~regout\);

-- Location: LCCOMB_X43_Y16_N18
\Mips|BO|reg|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[23][3]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[19][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][3]~regout\,
	combout => \Mips|BO|reg|Mux28~7_combout\);

-- Location: LCCOMB_X37_Y18_N20
\Mips|BO|reg|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~8_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux28~7_combout\ & (\Mips|BO|reg|CurrentState[31][3]~regout\)) # (!\Mips|BO|reg|Mux28~7_combout\ & ((\Mips|BO|reg|CurrentState[27][3]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][3]~regout\,
	datab => \Mips|BO|reg|CurrentState[27][3]~regout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux28~7_combout\,
	combout => \Mips|BO|reg|Mux28~8_combout\);

-- Location: LCFF_X40_Y16_N11
\Mips|BO|reg|CurrentState[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][3]~regout\);

-- Location: LCFF_X40_Y16_N1
\Mips|BO|reg|CurrentState[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][3]~regout\);

-- Location: LCCOMB_X40_Y16_N10
\Mips|BO|reg|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~3_combout\ = (\Mips|BO|reg|Mux28~2_combout\ & (((\Mips|BO|reg|CurrentState[29][3]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux28~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[25][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux28~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[29][3]~regout\,
	combout => \Mips|BO|reg|Mux28~3_combout\);

-- Location: LCCOMB_X43_Y12_N8
\Mips|BO|reg|CurrentState[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[16][3]~feeder_combout\);

-- Location: LCFF_X43_Y12_N9
\Mips|BO|reg|CurrentState[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][3]~regout\);

-- Location: LCFF_X42_Y12_N27
\Mips|BO|reg|CurrentState[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][3]~regout\);

-- Location: LCCOMB_X42_Y12_N26
\Mips|BO|reg|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[24][3]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[16][3]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[16][3]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux28~4_combout\);

-- Location: LCFF_X42_Y12_N21
\Mips|BO|reg|CurrentState[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][3]~regout\);

-- Location: LCCOMB_X42_Y12_N20
\Mips|BO|reg|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~5_combout\ = (\Mips|BO|reg|Mux28~4_combout\ & ((\Mips|BO|reg|CurrentState[28][3]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux28~4_combout\ & (((\Mips|BO|reg|CurrentState[20][3]~regout\ & 
-- \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][3]~regout\,
	datab => \Mips|BO|reg|Mux28~4_combout\,
	datac => \Mips|BO|reg|CurrentState[20][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux28~5_combout\);

-- Location: LCCOMB_X40_Y15_N4
\Mips|BO|reg|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux28~3_combout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((!\Mips|BO|RI|CurrentState\(22) & \Mips|BO|reg|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux28~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux28~5_combout\,
	combout => \Mips|BO|reg|Mux28~6_combout\);

-- Location: LCFF_X44_Y14_N5
\Mips|BO|reg|CurrentState[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][3]~regout\);

-- Location: LCFF_X44_Y16_N17
\Mips|BO|reg|CurrentState[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][3]~regout\);

-- Location: LCCOMB_X44_Y14_N4
\Mips|BO|reg|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][3]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][3]~regout\,
	combout => \Mips|BO|reg|Mux28~0_combout\);

-- Location: LCFF_X44_Y14_N11
\Mips|BO|reg|CurrentState[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][3]~regout\);

-- Location: LCCOMB_X42_Y14_N14
\Mips|BO|reg|CurrentState[30][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[30][3]~feeder_combout\);

-- Location: LCFF_X42_Y14_N15
\Mips|BO|reg|CurrentState[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][3]~regout\);

-- Location: LCCOMB_X44_Y14_N10
\Mips|BO|reg|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux28~0_combout\ & ((\Mips|BO|reg|CurrentState[30][3]~regout\))) # (!\Mips|BO|reg|Mux28~0_combout\ & (\Mips|BO|reg|CurrentState[22][3]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux28~0_combout\,
	datac => \Mips|BO|reg|CurrentState[22][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][3]~regout\,
	combout => \Mips|BO|reg|Mux28~1_combout\);

-- Location: LCCOMB_X37_Y15_N10
\Mips|BO|reg|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux28~6_combout\ & (\Mips|BO|reg|Mux28~8_combout\)) # (!\Mips|BO|reg|Mux28~6_combout\ & ((\Mips|BO|reg|Mux28~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux28~8_combout\,
	datac => \Mips|BO|reg|Mux28~6_combout\,
	datad => \Mips|BO|reg|Mux28~1_combout\,
	combout => \Mips|BO|reg|Mux28~9_combout\);

-- Location: LCFF_X31_Y19_N15
\Mips|BO|reg|CurrentState[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][3]~regout\);

-- Location: LCFF_X31_Y19_N29
\Mips|BO|reg|CurrentState[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][3]~regout\);

-- Location: LCCOMB_X31_Y19_N28
\Mips|BO|reg|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[6][3]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[4][3]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux28~12_combout\);

-- Location: LCFF_X32_Y19_N11
\Mips|BO|reg|CurrentState[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][3]~regout\);

-- Location: LCCOMB_X32_Y19_N10
\Mips|BO|reg|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~13_combout\ = (\Mips|BO|reg|Mux28~12_combout\ & ((\Mips|BO|reg|CurrentState[7][3]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux28~12_combout\ & (((\Mips|BO|reg|CurrentState[5][3]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][3]~regout\,
	datab => \Mips|BO|reg|Mux28~12_combout\,
	datac => \Mips|BO|reg|CurrentState[5][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux28~13_combout\);

-- Location: LCCOMB_X37_Y15_N12
\Mips|BO|reg|CurrentState[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][3]~feeder_combout\ = \Mips|BO|mux2|Output[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[3]~29_combout\,
	combout => \Mips|BO|reg|CurrentState[2][3]~feeder_combout\);

-- Location: LCFF_X37_Y15_N13
\Mips|BO|reg|CurrentState[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][3]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][3]~regout\);

-- Location: LCFF_X35_Y13_N31
\Mips|BO|reg|CurrentState[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][3]~regout\);

-- Location: LCFF_X35_Y13_N1
\Mips|BO|reg|CurrentState[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][3]~regout\);

-- Location: LCCOMB_X35_Y13_N30
\Mips|BO|reg|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22)) # ((\Mips|BO|reg|CurrentState[1][3]~regout\)))) # (!\Mips|BO|RI|CurrentState\(21) & (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][3]~regout\,
	combout => \Mips|BO|reg|Mux28~14_combout\);

-- Location: LCCOMB_X36_Y15_N18
\Mips|BO|reg|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux28~14_combout\ & (\Mips|BO|reg|CurrentState[3][3]~regout\)) # (!\Mips|BO|reg|Mux28~14_combout\ & ((\Mips|BO|reg|CurrentState[2][3]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][3]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[2][3]~regout\,
	datad => \Mips|BO|reg|Mux28~14_combout\,
	combout => \Mips|BO|reg|Mux28~15_combout\);

-- Location: LCCOMB_X36_Y15_N4
\Mips|BO|reg|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux28~13_combout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux28~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux28~15_combout\,
	combout => \Mips|BO|reg|Mux28~16_combout\);

-- Location: LCFF_X35_Y18_N23
\Mips|BO|reg|CurrentState[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][3]~regout\);

-- Location: LCFF_X35_Y18_N25
\Mips|BO|reg|CurrentState[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][3]~regout\);

-- Location: LCCOMB_X35_Y18_N24
\Mips|BO|reg|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~18_combout\ = (\Mips|BO|reg|Mux28~17_combout\ & ((\Mips|BO|reg|CurrentState[15][3]~regout\) # ((!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux28~17_combout\ & (((\Mips|BO|reg|CurrentState[13][3]~regout\ & 
-- \Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux28~17_combout\,
	datab => \Mips|BO|reg|CurrentState[15][3]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][3]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux28~18_combout\);

-- Location: LCCOMB_X36_Y15_N6
\Mips|BO|reg|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~19_combout\ = (\Mips|BO|reg|Mux28~16_combout\ & (((\Mips|BO|reg|Mux28~18_combout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux28~16_combout\ & (\Mips|BO|reg|Mux28~11_combout\ & ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux28~11_combout\,
	datab => \Mips|BO|reg|Mux28~16_combout\,
	datac => \Mips|BO|reg|Mux28~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux28~19_combout\);

-- Location: LCCOMB_X30_Y11_N4
\Mips|BO|reg|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux28~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux28~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux28~9_combout\,
	datac => \Mips|BO|RI|CurrentState\(25),
	datad => \Mips|BO|reg|Mux28~19_combout\,
	combout => \Mips|BO|reg|Mux28~20_combout\);

-- Location: LCFF_X30_Y11_N5
\Mips|BO|RegA|CurrentState[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux28~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(3));

-- Location: LCCOMB_X30_Y11_N10
\Mips|BO|muxA|Output[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[3]~29_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(3))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|RegA|CurrentState\(3),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[3]~29_combout\);

-- Location: LCCOMB_X29_Y13_N8
\Mips|BO|ULA1|AddSub|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~8_combout\ = ((\Mips|BO|muxA|Output[4]~28_combout\ $ (\Mips|BO|muxB|Output[4]~43_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~7\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~9\ = CARRY((\Mips|BO|muxA|Output[4]~28_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~7\) # (!\Mips|BO|muxB|Output[4]~43_combout\))) # (!\Mips|BO|muxA|Output[4]~28_combout\ & (!\Mips|BO|muxB|Output[4]~43_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[4]~28_combout\,
	datab => \Mips|BO|muxB|Output[4]~43_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~7\,
	combout => \Mips|BO|ULA1|AddSub|Add0~8_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~9\);

-- Location: LCCOMB_X29_Y13_N12
\Mips|BO|ULA1|AddSub|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~12_combout\ = ((\Mips|BO|muxA|Output[6]~26_combout\ $ (\Mips|BO|muxB|Output[6]~39_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~11\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~13\ = CARRY((\Mips|BO|muxA|Output[6]~26_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~11\) # (!\Mips|BO|muxB|Output[6]~39_combout\))) # (!\Mips|BO|muxA|Output[6]~26_combout\ & (!\Mips|BO|muxB|Output[6]~39_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[6]~26_combout\,
	datab => \Mips|BO|muxB|Output[6]~39_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~11\,
	combout => \Mips|BO|ULA1|AddSub|Add0~12_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~13\);

-- Location: LCCOMB_X29_Y13_N14
\Mips|BO|ULA1|AddSub|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~14_combout\ = (\Mips|BO|muxB|Output[7]~37_combout\ & ((\Mips|BO|muxA|Output[7]~25_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~13\)) # (!\Mips|BO|muxA|Output[7]~25_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~13\) # (GND))))) # 
-- (!\Mips|BO|muxB|Output[7]~37_combout\ & ((\Mips|BO|muxA|Output[7]~25_combout\ & (\Mips|BO|ULA1|AddSub|Add0~13\ & VCC)) # (!\Mips|BO|muxA|Output[7]~25_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~13\))))
-- \Mips|BO|ULA1|AddSub|Add0~15\ = CARRY((\Mips|BO|muxB|Output[7]~37_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~13\) # (!\Mips|BO|muxA|Output[7]~25_combout\))) # (!\Mips|BO|muxB|Output[7]~37_combout\ & (!\Mips|BO|muxA|Output[7]~25_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[7]~37_combout\,
	datab => \Mips|BO|muxA|Output[7]~25_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~13\,
	combout => \Mips|BO|ULA1|AddSub|Add0~14_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~15\);

-- Location: LCCOMB_X29_Y13_N16
\Mips|BO|ULA1|AddSub|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~16_combout\ = ((\Mips|BO|muxA|Output[8]~24_combout\ $ (\Mips|BO|muxB|Output[8]~35_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~15\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~17\ = CARRY((\Mips|BO|muxA|Output[8]~24_combout\ & ((!\Mips|BO|ULA1|AddSub|Add0~15\) # (!\Mips|BO|muxB|Output[8]~35_combout\))) # (!\Mips|BO|muxA|Output[8]~24_combout\ & (!\Mips|BO|muxB|Output[8]~35_combout\ & 
-- !\Mips|BO|ULA1|AddSub|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[8]~24_combout\,
	datab => \Mips|BO|muxB|Output[8]~35_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~15\,
	combout => \Mips|BO|ULA1|AddSub|Add0~16_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~17\);

-- Location: LCCOMB_X29_Y13_N18
\Mips|BO|ULA1|AddSub|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~18_combout\ = (\Mips|BO|muxA|Output[9]~23_combout\ & ((\Mips|BO|muxB|Output[9]~33_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~17\)) # (!\Mips|BO|muxB|Output[9]~33_combout\ & (\Mips|BO|ULA1|AddSub|Add0~17\ & VCC)))) # 
-- (!\Mips|BO|muxA|Output[9]~23_combout\ & ((\Mips|BO|muxB|Output[9]~33_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~17\) # (GND))) # (!\Mips|BO|muxB|Output[9]~33_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~17\))))
-- \Mips|BO|ULA1|AddSub|Add0~19\ = CARRY((\Mips|BO|muxA|Output[9]~23_combout\ & (\Mips|BO|muxB|Output[9]~33_combout\ & !\Mips|BO|ULA1|AddSub|Add0~17\)) # (!\Mips|BO|muxA|Output[9]~23_combout\ & ((\Mips|BO|muxB|Output[9]~33_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[9]~23_combout\,
	datab => \Mips|BO|muxB|Output[9]~33_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~17\,
	combout => \Mips|BO|ULA1|AddSub|Add0~18_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~19\);

-- Location: LCCOMB_X29_Y13_N20
\Mips|BO|ULA1|AddSub|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~20_combout\ = ((\Mips|BO|muxB|Output[10]~31_combout\ $ (\Mips|BO|muxA|Output[10]~22_combout\ $ (\Mips|BO|ULA1|AddSub|Add0~19\)))) # (GND)
-- \Mips|BO|ULA1|AddSub|Add0~21\ = CARRY((\Mips|BO|muxB|Output[10]~31_combout\ & (\Mips|BO|muxA|Output[10]~22_combout\ & !\Mips|BO|ULA1|AddSub|Add0~19\)) # (!\Mips|BO|muxB|Output[10]~31_combout\ & ((\Mips|BO|muxA|Output[10]~22_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[10]~31_combout\,
	datab => \Mips|BO|muxA|Output[10]~22_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~19\,
	combout => \Mips|BO|ULA1|AddSub|Add0~20_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~21\);

-- Location: LCCOMB_X29_Y13_N22
\Mips|BO|ULA1|AddSub|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AddSub|Add0~22_combout\ = (\Mips|BO|muxA|Output[11]~21_combout\ & ((\Mips|BO|muxB|Output[11]~29_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~21\)) # (!\Mips|BO|muxB|Output[11]~29_combout\ & (\Mips|BO|ULA1|AddSub|Add0~21\ & VCC)))) # 
-- (!\Mips|BO|muxA|Output[11]~21_combout\ & ((\Mips|BO|muxB|Output[11]~29_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~21\) # (GND))) # (!\Mips|BO|muxB|Output[11]~29_combout\ & (!\Mips|BO|ULA1|AddSub|Add0~21\))))
-- \Mips|BO|ULA1|AddSub|Add0~23\ = CARRY((\Mips|BO|muxA|Output[11]~21_combout\ & (\Mips|BO|muxB|Output[11]~29_combout\ & !\Mips|BO|ULA1|AddSub|Add0~21\)) # (!\Mips|BO|muxA|Output[11]~21_combout\ & ((\Mips|BO|muxB|Output[11]~29_combout\) # 
-- (!\Mips|BO|ULA1|AddSub|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[11]~21_combout\,
	datab => \Mips|BO|muxB|Output[11]~29_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AddSub|Add0~21\,
	combout => \Mips|BO|ULA1|AddSub|Add0~22_combout\,
	cout => \Mips|BO|ULA1|AddSub|Add0~23\);

-- Location: LCCOMB_X30_Y13_N6
\Mips|BO|ULA1|Output[12]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[12]~119_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[12]~27_combout\ & \Mips|BO|muxA|Output[12]~20_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[12]~27_combout\) # (\Mips|BO|muxA|Output[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[13]~61_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxB|Output[12]~27_combout\,
	datad => \Mips|BO|muxA|Output[12]~20_combout\,
	combout => \Mips|BO|ULA1|Output[12]~119_combout\);

-- Location: LCCOMB_X30_Y13_N4
\Mips|BO|ULA1|Output[12]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[12]~120_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[12]~119_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~24_combout\))) # (!\Mips|BO|ULA1|Output[12]~119_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~24_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[12]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|AddSub|Add0~24_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~24_combout\,
	datad => \Mips|BO|ULA1|Output[12]~119_combout\,
	combout => \Mips|BO|ULA1|Output[12]~120_combout\);

-- Location: LCCOMB_X27_Y12_N6
\Mips|BO|ULA1|Output[12]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[12]~144_combout\ = (\Mips|BO|ULA1|Output[12]~120_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[12]~120_combout\,
	combout => \Mips|BO|ULA1|Output[12]~144_combout\);

-- Location: LCFF_X27_Y12_N7
\Mips|BO|ULASaida|CurrentState[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[12]~144_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(12));

-- Location: LCCOMB_X27_Y12_N22
\Mips|BO|mux2|Output[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[12]~20_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(12))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(12),
	datab => \Mips|BO|ULASaida|CurrentState\(12),
	datac => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[12]~20_combout\);

-- Location: LCFF_X34_Y19_N17
\Mips|BO|reg|CurrentState[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][12]~regout\);

-- Location: LCFF_X34_Y19_N19
\Mips|BO|reg|CurrentState[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][12]~regout\);

-- Location: LCFF_X35_Y19_N25
\Mips|BO|reg|CurrentState[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][12]~regout\);

-- Location: LCCOMB_X34_Y19_N18
\Mips|BO|reg|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[9][12]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][12]~regout\,
	combout => \Mips|BO|reg|Mux51~10_combout\);

-- Location: LCCOMB_X34_Y19_N16
\Mips|BO|reg|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux51~10_combout\ & (\Mips|BO|reg|CurrentState[11][12]~regout\)) # (!\Mips|BO|reg|Mux51~10_combout\ & ((\Mips|BO|reg|CurrentState[10][12]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][12]~regout\,
	datad => \Mips|BO|reg|Mux51~10_combout\,
	combout => \Mips|BO|reg|Mux51~11_combout\);

-- Location: LCFF_X30_Y20_N15
\Mips|BO|reg|CurrentState[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][12]~regout\);

-- Location: LCCOMB_X30_Y20_N14
\Mips|BO|reg|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][12]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][12]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux51~12_combout\);

-- Location: LCFF_X31_Y20_N23
\Mips|BO|reg|CurrentState[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][12]~regout\);

-- Location: LCCOMB_X31_Y20_N22
\Mips|BO|reg|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~13_combout\ = (\Mips|BO|reg|Mux51~12_combout\ & (((\Mips|BO|reg|CurrentState[7][12]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux51~12_combout\ & (\Mips|BO|reg|CurrentState[5][12]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][12]~regout\,
	datab => \Mips|BO|reg|Mux51~12_combout\,
	datac => \Mips|BO|reg|CurrentState[7][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux51~13_combout\);

-- Location: LCFF_X38_Y13_N9
\Mips|BO|reg|CurrentState[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][12]~regout\);

-- Location: LCFF_X38_Y13_N7
\Mips|BO|reg|CurrentState[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][12]~regout\);

-- Location: LCCOMB_X38_Y13_N8
\Mips|BO|reg|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[1][12]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[1][12]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][12]~regout\,
	combout => \Mips|BO|reg|Mux51~14_combout\);

-- Location: LCCOMB_X37_Y16_N18
\Mips|BO|reg|CurrentState[3][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][12]~feeder_combout\ = \Mips|BO|mux2|Output[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[12]~20_combout\,
	combout => \Mips|BO|reg|CurrentState[3][12]~feeder_combout\);

-- Location: LCFF_X37_Y16_N19
\Mips|BO|reg|CurrentState[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][12]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][12]~regout\);

-- Location: LCCOMB_X37_Y16_N30
\Mips|BO|reg|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux51~14_combout\ & ((\Mips|BO|reg|CurrentState[3][12]~regout\))) # (!\Mips|BO|reg|Mux51~14_combout\ & (\Mips|BO|reg|CurrentState[2][12]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux51~14_combout\,
	datad => \Mips|BO|reg|CurrentState[3][12]~regout\,
	combout => \Mips|BO|reg|Mux51~15_combout\);

-- Location: LCCOMB_X37_Y16_N16
\Mips|BO|reg|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|Mux51~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux51~13_combout\,
	datad => \Mips|BO|reg|Mux51~15_combout\,
	combout => \Mips|BO|reg|Mux51~16_combout\);

-- Location: LCCOMB_X34_Y15_N20
\Mips|BO|reg|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~19_combout\ = (\Mips|BO|reg|Mux51~16_combout\ & ((\Mips|BO|reg|Mux51~18_combout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux51~16_combout\ & (((\Mips|BO|reg|Mux51~11_combout\ & \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux51~18_combout\,
	datab => \Mips|BO|reg|Mux51~11_combout\,
	datac => \Mips|BO|reg|Mux51~16_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux51~19_combout\);

-- Location: LCFF_X38_Y16_N15
\Mips|BO|reg|CurrentState[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][12]~regout\);

-- Location: LCFF_X38_Y16_N5
\Mips|BO|reg|CurrentState[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][12]~regout\);

-- Location: LCCOMB_X43_Y16_N26
\Mips|BO|reg|CurrentState[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[19][12]~feeder_combout\ = \Mips|BO|mux2|Output[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[12]~20_combout\,
	combout => \Mips|BO|reg|CurrentState[19][12]~feeder_combout\);

-- Location: LCFF_X43_Y16_N27
\Mips|BO|reg|CurrentState[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[19][12]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][12]~regout\);

-- Location: LCFF_X42_Y16_N21
\Mips|BO|reg|CurrentState[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][12]~regout\);

-- Location: LCCOMB_X42_Y16_N22
\Mips|BO|reg|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[23][12]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[19][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[23][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux51~7_combout\);

-- Location: LCCOMB_X38_Y16_N4
\Mips|BO|reg|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux51~7_combout\ & ((\Mips|BO|reg|CurrentState[31][12]~regout\))) # (!\Mips|BO|reg|Mux51~7_combout\ & (\Mips|BO|reg|CurrentState[27][12]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[27][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][12]~regout\,
	datad => \Mips|BO|reg|Mux51~7_combout\,
	combout => \Mips|BO|reg|Mux51~8_combout\);

-- Location: LCFF_X43_Y17_N15
\Mips|BO|reg|CurrentState[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][12]~regout\);

-- Location: LCFF_X43_Y17_N17
\Mips|BO|reg|CurrentState[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][12]~regout\);

-- Location: LCCOMB_X42_Y18_N0
\Mips|BO|reg|CurrentState[21][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][12]~feeder_combout\ = \Mips|BO|mux2|Output[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[12]~20_combout\,
	combout => \Mips|BO|reg|CurrentState[21][12]~feeder_combout\);

-- Location: LCFF_X42_Y18_N1
\Mips|BO|reg|CurrentState[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][12]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][12]~regout\);

-- Location: LCCOMB_X42_Y18_N10
\Mips|BO|reg|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][12]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[17][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][12]~regout\,
	datab => \Mips|BO|reg|CurrentState[21][12]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux51~2_combout\);

-- Location: LCCOMB_X43_Y17_N16
\Mips|BO|reg|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux51~2_combout\ & ((\Mips|BO|reg|CurrentState[29][12]~regout\))) # (!\Mips|BO|reg|Mux51~2_combout\ & (\Mips|BO|reg|CurrentState[25][12]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[25][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[29][12]~regout\,
	datad => \Mips|BO|reg|Mux51~2_combout\,
	combout => \Mips|BO|reg|Mux51~3_combout\);

-- Location: LCCOMB_X43_Y12_N28
\Mips|BO|reg|CurrentState[28][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][12]~feeder_combout\ = \Mips|BO|mux2|Output[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[12]~20_combout\,
	combout => \Mips|BO|reg|CurrentState[28][12]~feeder_combout\);

-- Location: LCFF_X43_Y12_N29
\Mips|BO|reg|CurrentState[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][12]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][12]~regout\);

-- Location: LCFF_X42_Y12_N19
\Mips|BO|reg|CurrentState[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][12]~regout\);

-- Location: LCFF_X41_Y12_N17
\Mips|BO|reg|CurrentState[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[12]~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][12]~regout\);

-- Location: LCCOMB_X41_Y12_N16
\Mips|BO|reg|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[24][12]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[16][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][12]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][12]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux51~4_combout\);

-- Location: LCCOMB_X42_Y12_N18
\Mips|BO|reg|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux51~4_combout\ & (\Mips|BO|reg|CurrentState[28][12]~regout\)) # (!\Mips|BO|reg|Mux51~4_combout\ & ((\Mips|BO|reg|CurrentState[20][12]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[28][12]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][12]~regout\,
	datad => \Mips|BO|reg|Mux51~4_combout\,
	combout => \Mips|BO|reg|Mux51~5_combout\);

-- Location: LCCOMB_X41_Y15_N14
\Mips|BO|reg|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux51~3_combout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((!\Mips|BO|RI|CurrentState\(17) & \Mips|BO|reg|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux51~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux51~5_combout\,
	combout => \Mips|BO|reg|Mux51~6_combout\);

-- Location: LCCOMB_X38_Y15_N10
\Mips|BO|reg|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux51~6_combout\ & ((\Mips|BO|reg|Mux51~8_combout\))) # (!\Mips|BO|reg|Mux51~6_combout\ & (\Mips|BO|reg|Mux51~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux51~1_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux51~8_combout\,
	datad => \Mips|BO|reg|Mux51~6_combout\,
	combout => \Mips|BO|reg|Mux51~9_combout\);

-- Location: LCCOMB_X34_Y15_N30
\Mips|BO|reg|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux51~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux51~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux51~19_combout\,
	datad => \Mips|BO|reg|Mux51~9_combout\,
	combout => \Mips|BO|reg|Mux51~20_combout\);

-- Location: LCFF_X29_Y15_N9
\Mips|BO|RegB|CurrentState[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux51~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(12));

-- Location: LCFF_X29_Y12_N15
\Mips|BO|RI|CurrentState[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(15),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(15));

-- Location: LCCOMB_X28_Y14_N4
\Mips|BO|muxB|Output[25]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[25]~9_combout\ = (\Mips|BO|RegB|CurrentState\(25) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(25) & (((\Mips|BO|RI|CurrentState\(15) & 
-- !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(25),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[25]~9_combout\);

-- Location: LCCOMB_X30_Y13_N28
\Mips|BO|ULA1|Output[25]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[25]~116_combout\ = (\Mips|BO|ULA1|Output[25]~115_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~50_combout\) # ((!\Mips|BO|operacaoUla|Operation[1]~1_combout\)))) # (!\Mips|BO|ULA1|Output[25]~115_combout\ & 
-- (((\Mips|BO|operacaoUla|Operation[1]~1_combout\ & \Mips|BO|ULA1|AddSub|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[25]~115_combout\,
	datab => \Mips|BO|ULA1|AddSub|Add1~50_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~50_combout\,
	combout => \Mips|BO|ULA1|Output[25]~116_combout\);

-- Location: LCCOMB_X30_Y13_N24
\Mips|BO|ULA1|Output[25]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[25]~153_combout\ = (\Mips|BO|ULA1|Output[25]~116_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[25]~116_combout\,
	combout => \Mips|BO|ULA1|Output[25]~153_combout\);

-- Location: LCFF_X30_Y13_N25
\Mips|BO|ULASaida|CurrentState[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[25]~153_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(25));

-- Location: LCCOMB_X28_Y16_N0
\Mips|BO|mux2|Output[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[25]~7_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(25))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(25),
	datad => \Mips|BO|ULASaida|CurrentState\(25),
	combout => \Mips|BO|mux2|Output[25]~7_combout\);

-- Location: LCCOMB_X37_Y13_N20
\Mips|BO|reg|CurrentState[3][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][25]~feeder_combout\ = \Mips|BO|mux2|Output[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[25]~7_combout\,
	combout => \Mips|BO|reg|CurrentState[3][25]~feeder_combout\);

-- Location: LCFF_X37_Y13_N21
\Mips|BO|reg|CurrentState[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][25]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][25]~regout\);

-- Location: LCCOMB_X38_Y13_N24
\Mips|BO|reg|CurrentState[1][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][25]~feeder_combout\ = \Mips|BO|mux2|Output[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[25]~7_combout\,
	combout => \Mips|BO|reg|CurrentState[1][25]~feeder_combout\);

-- Location: LCFF_X38_Y13_N25
\Mips|BO|reg|CurrentState[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][25]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][25]~regout\);

-- Location: LCCOMB_X37_Y13_N18
\Mips|BO|reg|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~15_combout\ = (\Mips|BO|reg|Mux38~14_combout\ & (((\Mips|BO|reg|CurrentState[3][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux38~14_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux38~14_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[3][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][25]~regout\,
	combout => \Mips|BO|reg|Mux38~15_combout\);

-- Location: LCFF_X36_Y20_N9
\Mips|BO|reg|CurrentState[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][25]~regout\);

-- Location: LCFF_X36_Y20_N23
\Mips|BO|reg|CurrentState[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][25]~regout\);

-- Location: LCFF_X37_Y21_N27
\Mips|BO|reg|CurrentState[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][25]~regout\);

-- Location: LCCOMB_X37_Y21_N26
\Mips|BO|reg|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][25]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[8][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux38~12_combout\);

-- Location: LCCOMB_X36_Y20_N22
\Mips|BO|reg|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux38~12_combout\ & ((\Mips|BO|reg|CurrentState[11][25]~regout\))) # (!\Mips|BO|reg|Mux38~12_combout\ & (\Mips|BO|reg|CurrentState[9][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[9][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[11][25]~regout\,
	datad => \Mips|BO|reg|Mux38~12_combout\,
	combout => \Mips|BO|reg|Mux38~13_combout\);

-- Location: LCCOMB_X36_Y13_N28
\Mips|BO|reg|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux38~13_combout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux38~15_combout\,
	datac => \Mips|BO|reg|Mux38~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux38~16_combout\);

-- Location: LCFF_X36_Y16_N3
\Mips|BO|reg|CurrentState[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][25]~regout\);

-- Location: LCFF_X35_Y17_N27
\Mips|BO|reg|CurrentState[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][25]~regout\);

-- Location: LCFF_X35_Y17_N5
\Mips|BO|reg|CurrentState[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][25]~regout\);

-- Location: LCCOMB_X35_Y17_N4
\Mips|BO|reg|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[13][25]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[12][25]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[12][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][25]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux38~17_combout\);

-- Location: LCCOMB_X36_Y16_N8
\Mips|BO|reg|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux38~17_combout\ & ((\Mips|BO|reg|CurrentState[15][25]~regout\))) # (!\Mips|BO|reg|Mux38~17_combout\ & (\Mips|BO|reg|CurrentState[14][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][25]~regout\,
	datab => \Mips|BO|reg|CurrentState[15][25]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux38~17_combout\,
	combout => \Mips|BO|reg|Mux38~18_combout\);

-- Location: LCFF_X29_Y18_N27
\Mips|BO|reg|CurrentState[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][25]~regout\);

-- Location: LCFF_X30_Y18_N7
\Mips|BO|reg|CurrentState[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][25]~regout\);

-- Location: LCFF_X30_Y18_N5
\Mips|BO|reg|CurrentState[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][25]~regout\);

-- Location: LCFF_X29_Y18_N1
\Mips|BO|reg|CurrentState[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][25]~regout\);

-- Location: LCCOMB_X30_Y18_N4
\Mips|BO|reg|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[5][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[5][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][25]~regout\,
	combout => \Mips|BO|reg|Mux38~10_combout\);

-- Location: LCCOMB_X30_Y18_N6
\Mips|BO|reg|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux38~10_combout\ & ((\Mips|BO|reg|CurrentState[7][25]~regout\))) # (!\Mips|BO|reg|Mux38~10_combout\ & (\Mips|BO|reg|CurrentState[6][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[6][25]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][25]~regout\,
	datad => \Mips|BO|reg|Mux38~10_combout\,
	combout => \Mips|BO|reg|Mux38~11_combout\);

-- Location: LCCOMB_X36_Y13_N10
\Mips|BO|reg|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux38~16_combout\ & (\Mips|BO|reg|Mux38~18_combout\)) # (!\Mips|BO|reg|Mux38~16_combout\ & ((\Mips|BO|reg|Mux38~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|Mux38~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux38~16_combout\,
	datac => \Mips|BO|reg|Mux38~18_combout\,
	datad => \Mips|BO|reg|Mux38~11_combout\,
	combout => \Mips|BO|reg|Mux38~19_combout\);

-- Location: LCFF_X40_Y12_N7
\Mips|BO|reg|CurrentState[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][25]~regout\);

-- Location: LCFF_X40_Y12_N29
\Mips|BO|reg|CurrentState[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][25]~regout\);

-- Location: LCCOMB_X40_Y12_N6
\Mips|BO|reg|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~5_combout\ = (\Mips|BO|reg|Mux38~4_combout\ & (((\Mips|BO|reg|CurrentState[28][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(19)))) # (!\Mips|BO|reg|Mux38~4_combout\ & (\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[24][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux38~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[28][25]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][25]~regout\,
	combout => \Mips|BO|reg|Mux38~5_combout\);

-- Location: LCCOMB_X40_Y13_N4
\Mips|BO|reg|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux38~3_combout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|Mux38~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux38~3_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux38~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux38~6_combout\);

-- Location: LCFF_X40_Y19_N9
\Mips|BO|reg|CurrentState[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][25]~regout\);

-- Location: LCFF_X43_Y16_N7
\Mips|BO|reg|CurrentState[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][25]~regout\);

-- Location: LCCOMB_X41_Y17_N28
\Mips|BO|reg|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[27][25]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][25]~regout\,
	datab => \Mips|BO|reg|CurrentState[19][25]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux38~7_combout\);

-- Location: LCFF_X40_Y19_N19
\Mips|BO|reg|CurrentState[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[25]~7_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][25]~regout\);

-- Location: LCCOMB_X40_Y19_N14
\Mips|BO|reg|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux38~7_combout\ & ((\Mips|BO|reg|CurrentState[31][25]~regout\))) # (!\Mips|BO|reg|Mux38~7_combout\ & (\Mips|BO|reg|CurrentState[23][25]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[23][25]~regout\,
	datac => \Mips|BO|reg|Mux38~7_combout\,
	datad => \Mips|BO|reg|CurrentState[31][25]~regout\,
	combout => \Mips|BO|reg|Mux38~8_combout\);

-- Location: LCCOMB_X40_Y13_N18
\Mips|BO|reg|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~9_combout\ = (\Mips|BO|reg|Mux38~6_combout\ & (((\Mips|BO|reg|Mux38~8_combout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux38~6_combout\ & (\Mips|BO|reg|Mux38~1_combout\ & ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux38~1_combout\,
	datab => \Mips|BO|reg|Mux38~6_combout\,
	datac => \Mips|BO|reg|Mux38~8_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux38~9_combout\);

-- Location: LCCOMB_X28_Y14_N6
\Mips|BO|reg|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux38~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux38~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux38~19_combout\,
	datad => \Mips|BO|reg|Mux38~9_combout\,
	combout => \Mips|BO|reg|Mux38~20_combout\);

-- Location: LCFF_X28_Y14_N7
\Mips|BO|RegB|CurrentState[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux38~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(25));

-- Location: LCCOMB_X36_Y16_N4
\Mips|BO|reg|CurrentState[15][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[15][26]~feeder_combout\ = \Mips|BO|mux2|Output[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[26]~6_combout\,
	combout => \Mips|BO|reg|CurrentState[15][26]~feeder_combout\);

-- Location: LCFF_X36_Y16_N5
\Mips|BO|reg|CurrentState[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[15][26]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][26]~regout\);

-- Location: LCFF_X35_Y16_N19
\Mips|BO|reg|CurrentState[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][26]~regout\);

-- Location: LCFF_X35_Y16_N29
\Mips|BO|reg|CurrentState[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][26]~regout\);

-- Location: LCCOMB_X35_Y16_N28
\Mips|BO|reg|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[14][26]~regout\) # (\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[12][26]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[12][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux37~17_combout\);

-- Location: LCCOMB_X35_Y16_N12
\Mips|BO|reg|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~18_combout\ = (\Mips|BO|reg|Mux37~17_combout\ & (((\Mips|BO|reg|CurrentState[15][26]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux37~17_combout\ & (\Mips|BO|reg|CurrentState[13][26]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][26]~regout\,
	datab => \Mips|BO|reg|CurrentState[15][26]~regout\,
	datac => \Mips|BO|reg|Mux37~17_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux37~18_combout\);

-- Location: LCFF_X37_Y21_N9
\Mips|BO|reg|CurrentState[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][26]~regout\);

-- Location: LCCOMB_X37_Y21_N6
\Mips|BO|reg|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][26]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[8][26]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[9][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux37~10_combout\);

-- Location: LCCOMB_X37_Y21_N8
\Mips|BO|reg|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux37~10_combout\ & (\Mips|BO|reg|CurrentState[11][26]~regout\)) # (!\Mips|BO|reg|Mux37~10_combout\ & ((\Mips|BO|reg|CurrentState[10][26]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][26]~regout\,
	datad => \Mips|BO|reg|Mux37~10_combout\,
	combout => \Mips|BO|reg|Mux37~11_combout\);

-- Location: LCCOMB_X36_Y14_N6
\Mips|BO|reg|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~19_combout\ = (\Mips|BO|reg|Mux37~16_combout\ & ((\Mips|BO|reg|Mux37~18_combout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux37~16_combout\ & (((\Mips|BO|reg|Mux37~11_combout\ & \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux37~16_combout\,
	datab => \Mips|BO|reg|Mux37~18_combout\,
	datac => \Mips|BO|reg|Mux37~11_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux37~19_combout\);

-- Location: LCFF_X37_Y14_N29
\Mips|BO|reg|CurrentState[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][26]~regout\);

-- Location: LCFF_X37_Y14_N11
\Mips|BO|reg|CurrentState[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][26]~regout\);

-- Location: LCCOMB_X43_Y12_N24
\Mips|BO|reg|CurrentState[16][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][26]~feeder_combout\ = \Mips|BO|mux2|Output[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[26]~6_combout\,
	combout => \Mips|BO|reg|CurrentState[16][26]~feeder_combout\);

-- Location: LCFF_X43_Y12_N25
\Mips|BO|reg|CurrentState[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][26]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][26]~regout\);

-- Location: LCCOMB_X40_Y12_N2
\Mips|BO|reg|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][26]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[16][26]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][26]~regout\,
	datab => \Mips|BO|reg|CurrentState[16][26]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux37~4_combout\);

-- Location: LCCOMB_X37_Y14_N10
\Mips|BO|reg|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~5_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux37~4_combout\ & ((\Mips|BO|reg|CurrentState[28][26]~regout\))) # (!\Mips|BO|reg|Mux37~4_combout\ & (\Mips|BO|reg|CurrentState[20][26]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[20][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][26]~regout\,
	datad => \Mips|BO|reg|Mux37~4_combout\,
	combout => \Mips|BO|reg|Mux37~5_combout\);

-- Location: LCFF_X43_Y20_N5
\Mips|BO|reg|CurrentState[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][26]~regout\);

-- Location: LCFF_X43_Y20_N23
\Mips|BO|reg|CurrentState[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][26]~regout\);

-- Location: LCCOMB_X43_Y20_N22
\Mips|BO|reg|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][26]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[17][26]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[21][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[17][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux37~2_combout\);

-- Location: LCFF_X43_Y17_N11
\Mips|BO|reg|CurrentState[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][26]~regout\);

-- Location: LCCOMB_X43_Y17_N10
\Mips|BO|reg|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~3_combout\ = (\Mips|BO|reg|Mux37~2_combout\ & (((\Mips|BO|reg|CurrentState[29][26]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux37~2_combout\ & (\Mips|BO|reg|CurrentState[25][26]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][26]~regout\,
	datab => \Mips|BO|reg|Mux37~2_combout\,
	datac => \Mips|BO|reg|CurrentState[29][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux37~3_combout\);

-- Location: LCCOMB_X36_Y14_N14
\Mips|BO|reg|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux37~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux37~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux37~3_combout\,
	combout => \Mips|BO|reg|Mux37~6_combout\);

-- Location: LCCOMB_X38_Y17_N2
\Mips|BO|reg|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[23][26]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[19][26]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux37~7_combout\);

-- Location: LCFF_X37_Y18_N17
\Mips|BO|reg|CurrentState[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][26]~regout\);

-- Location: LCCOMB_X37_Y18_N26
\Mips|BO|reg|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~8_combout\ = (\Mips|BO|reg|Mux37~7_combout\ & ((\Mips|BO|reg|CurrentState[31][26]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux37~7_combout\ & (((\Mips|BO|reg|CurrentState[27][26]~regout\ & 
-- \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][26]~regout\,
	datab => \Mips|BO|reg|Mux37~7_combout\,
	datac => \Mips|BO|reg|CurrentState[27][26]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux37~8_combout\);

-- Location: LCFF_X44_Y13_N31
\Mips|BO|reg|CurrentState[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[26]~6_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][26]~regout\);

-- Location: LCCOMB_X45_Y13_N12
\Mips|BO|reg|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[26][26]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][26]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[18][26]~regout\,
	combout => \Mips|BO|reg|Mux37~0_combout\);

-- Location: LCCOMB_X45_Y13_N30
\Mips|BO|reg|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux37~0_combout\ & ((\Mips|BO|reg|CurrentState[30][26]~regout\))) # (!\Mips|BO|reg|Mux37~0_combout\ & (\Mips|BO|reg|CurrentState[22][26]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[22][26]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][26]~regout\,
	datad => \Mips|BO|reg|Mux37~0_combout\,
	combout => \Mips|BO|reg|Mux37~1_combout\);

-- Location: LCCOMB_X36_Y14_N20
\Mips|BO|reg|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux37~6_combout\ & (\Mips|BO|reg|Mux37~8_combout\)) # (!\Mips|BO|reg|Mux37~6_combout\ & ((\Mips|BO|reg|Mux37~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux37~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux37~6_combout\,
	datac => \Mips|BO|reg|Mux37~8_combout\,
	datad => \Mips|BO|reg|Mux37~1_combout\,
	combout => \Mips|BO|reg|Mux37~9_combout\);

-- Location: LCCOMB_X28_Y14_N2
\Mips|BO|reg|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux37~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux37~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux37~19_combout\,
	datad => \Mips|BO|reg|Mux37~9_combout\,
	combout => \Mips|BO|reg|Mux37~20_combout\);

-- Location: LCFF_X28_Y14_N3
\Mips|BO|RegB|CurrentState[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux37~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(26));

-- Location: M4K_X26_Y14
\Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088088008842D2CB52C80088C5020062CD4C34AC08A02250200896211408020588408003016084",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./simulation/RAMBubble.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MipsMulticiclo:Mips|blocoOperativo:BO|Memoria:RAM|bram:SectorA|altsyncram:altsyncram_component|altsyncram_oee1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \Mips|BC|current_state.S5~regout\,
	clk0 => \DebClk|DebouncedData~clkctrl_outclk\,
	portadatain => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCFF_X41_Y13_N23
\Mips|BO|RI|CurrentState[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(24),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(24));

-- Location: LCCOMB_X32_Y18_N2
\Mips|BO|reg|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~19_combout\ = (\Mips|BO|reg|Mux7~16_combout\ & (((\Mips|BO|reg|Mux7~18_combout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux7~16_combout\ & (\Mips|BO|reg|Mux7~11_combout\ & ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux7~11_combout\,
	datab => \Mips|BO|reg|Mux7~16_combout\,
	datac => \Mips|BO|reg|Mux7~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux7~19_combout\);

-- Location: LCCOMB_X43_Y14_N22
\Mips|BO|reg|CurrentState[18][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[18][24]~feeder_combout\);

-- Location: LCFF_X43_Y14_N23
\Mips|BO|reg|CurrentState[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][24]~regout\);

-- Location: LCFF_X44_Y13_N15
\Mips|BO|reg|CurrentState[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][24]~regout\);

-- Location: LCCOMB_X44_Y13_N14
\Mips|BO|reg|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[26][24]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[18][24]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[18][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux7~0_combout\);

-- Location: LCFF_X44_Y15_N17
\Mips|BO|reg|CurrentState[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][24]~regout\);

-- Location: LCCOMB_X44_Y13_N26
\Mips|BO|reg|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux7~0_combout\ & (\Mips|BO|reg|CurrentState[30][24]~regout\)) # (!\Mips|BO|reg|Mux7~0_combout\ & ((\Mips|BO|reg|CurrentState[22][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux7~0_combout\,
	datad => \Mips|BO|reg|CurrentState[22][24]~regout\,
	combout => \Mips|BO|reg|Mux7~1_combout\);

-- Location: LCFF_X44_Y15_N7
\Mips|BO|reg|CurrentState[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][24]~regout\);

-- Location: LCFF_X40_Y12_N17
\Mips|BO|reg|CurrentState[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][24]~regout\);

-- Location: LCCOMB_X41_Y12_N20
\Mips|BO|reg|CurrentState[16][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[16][24]~feeder_combout\ = \Mips|BO|mux2|Output[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[24]~8_combout\,
	combout => \Mips|BO|reg|CurrentState[16][24]~feeder_combout\);

-- Location: LCFF_X41_Y12_N21
\Mips|BO|reg|CurrentState[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[16][24]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][24]~regout\);

-- Location: LCFF_X40_Y12_N27
\Mips|BO|reg|CurrentState[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][24]~regout\);

-- Location: LCCOMB_X40_Y12_N26
\Mips|BO|reg|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[24][24]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[16][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux7~4_combout\);

-- Location: LCCOMB_X40_Y12_N16
\Mips|BO|reg|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~5_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux7~4_combout\ & ((\Mips|BO|reg|CurrentState[28][24]~regout\))) # (!\Mips|BO|reg|Mux7~4_combout\ & (\Mips|BO|reg|CurrentState[20][24]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[20][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][24]~regout\,
	datad => \Mips|BO|reg|Mux7~4_combout\,
	combout => \Mips|BO|reg|Mux7~5_combout\);

-- Location: LCFF_X43_Y17_N7
\Mips|BO|reg|CurrentState[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][24]~regout\);

-- Location: LCFF_X43_Y20_N15
\Mips|BO|reg|CurrentState[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][24]~regout\);

-- Location: LCFF_X43_Y20_N9
\Mips|BO|reg|CurrentState[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][24]~regout\);

-- Location: LCCOMB_X43_Y20_N14
\Mips|BO|reg|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|RI|CurrentState\(23))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[21][24]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[17][24]~regout\,
	datad => \Mips|BO|reg|CurrentState[21][24]~regout\,
	combout => \Mips|BO|reg|Mux7~2_combout\);

-- Location: LCCOMB_X43_Y17_N6
\Mips|BO|reg|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux7~2_combout\ & (\Mips|BO|reg|CurrentState[29][24]~regout\)) # (!\Mips|BO|reg|Mux7~2_combout\ & ((\Mips|BO|reg|CurrentState[25][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[25][24]~regout\,
	datad => \Mips|BO|reg|Mux7~2_combout\,
	combout => \Mips|BO|reg|Mux7~3_combout\);

-- Location: LCCOMB_X38_Y13_N0
\Mips|BO|reg|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux7~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux7~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux7~3_combout\,
	combout => \Mips|BO|reg|Mux7~6_combout\);

-- Location: LCCOMB_X37_Y13_N12
\Mips|BO|reg|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~9_combout\ = (\Mips|BO|reg|Mux7~6_combout\ & ((\Mips|BO|reg|Mux7~8_combout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux7~6_combout\ & (((\Mips|BO|reg|Mux7~1_combout\ & \Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux7~8_combout\,
	datab => \Mips|BO|reg|Mux7~1_combout\,
	datac => \Mips|BO|reg|Mux7~6_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux7~9_combout\);

-- Location: LCCOMB_X32_Y15_N8
\Mips|BO|reg|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux7~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux7~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux7~19_combout\,
	datad => \Mips|BO|reg|Mux7~9_combout\,
	combout => \Mips|BO|reg|Mux7~20_combout\);

-- Location: LCFF_X31_Y15_N13
\Mips|BO|RegA|CurrentState[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux7~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(24));

-- Location: LCCOMB_X32_Y16_N14
\Mips|BO|mux3|Output[24]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[24]~43_combout\ = (\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(24) & ((!\Mips|BC|current_state.S9~regout\)))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|RI|CurrentState\(22) & 
-- \Mips|BC|current_state.S9~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[24]~43_combout\);

-- Location: LCCOMB_X32_Y15_N18
\Mips|BO|mux3|Output[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[24]~44_combout\ = (\Mips|BO|mux3|Output[24]~43_combout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & (\Mips|BO|ULA1|Output[24]~84_combout\ & \Mips|BO|mux3|Output[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|ULA1|Output[24]~84_combout\,
	datac => \Mips|BO|mux3|Output[24]~43_combout\,
	datad => \Mips|BO|mux3|Output[15]~0_combout\,
	combout => \Mips|BO|mux3|Output[24]~44_combout\);

-- Location: LCFF_X32_Y15_N19
\Mips|BO|PC|CurrentState[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[24]~44_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(24));

-- Location: LCCOMB_X30_Y15_N12
\Mips|BO|muxA|Output[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[24]~8_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(24)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RegA|CurrentState\(24),
	datac => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|PC|CurrentState\(24),
	combout => \Mips|BO|muxA|Output[24]~8_combout\);

-- Location: LCCOMB_X32_Y13_N26
\Mips|BO|ULA1|Output[24]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[24]~83_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[24]~10_combout\ & 
-- ((\Mips|BO|muxA|Output[24]~8_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[24]~10_combout\ & (!\Mips|BO|ULA1|Output[13]~61_combout\ & \Mips|BO|muxA|Output[24]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[24]~10_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[13]~61_combout\,
	datad => \Mips|BO|muxA|Output[24]~8_combout\,
	combout => \Mips|BO|ULA1|Output[24]~83_combout\);

-- Location: LCCOMB_X30_Y14_N12
\Mips|BO|ULA1|Output[24]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[24]~84_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[24]~83_combout\ & (\Mips|BO|ULA1|AddSub|Add1~48_combout\)) # (!\Mips|BO|ULA1|Output[24]~83_combout\ & 
-- ((\Mips|BO|ULA1|AddSub|Add0~48_combout\))))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[24]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[24]~83_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~48_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~48_combout\,
	combout => \Mips|BO|ULA1|Output[24]~84_combout\);

-- Location: LCCOMB_X30_Y14_N0
\Mips|BO|ULA1|Output[24]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[24]~134_combout\ = (\Mips|BO|ULA1|Output[24]~84_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[24]~84_combout\,
	combout => \Mips|BO|ULA1|Output[24]~134_combout\);

-- Location: LCFF_X30_Y14_N1
\Mips|BO|ULASaida|CurrentState[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[24]~134_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(24));

-- Location: LCFF_X32_Y16_N9
\Mips|BO|RDM|CurrentState[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(24),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(24));

-- Location: LCCOMB_X32_Y16_N8
\Mips|BO|mux2|Output[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[24]~8_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(24)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|ULASaida|CurrentState\(24),
	datac => \Mips|BO|RDM|CurrentState\(24),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[24]~8_combout\);

-- Location: LCFF_X29_Y18_N31
\Mips|BO|reg|CurrentState[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][24]~regout\);

-- Location: LCCOMB_X29_Y18_N30
\Mips|BO|reg|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[6][24]~regout\) # (\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[4][24]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[6][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux39~12_combout\);

-- Location: LCCOMB_X32_Y18_N0
\Mips|BO|reg|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux39~12_combout\ & ((\Mips|BO|reg|CurrentState[7][24]~regout\))) # (!\Mips|BO|reg|Mux39~12_combout\ & (\Mips|BO|reg|CurrentState[5][24]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux39~12_combout\,
	datad => \Mips|BO|reg|CurrentState[7][24]~regout\,
	combout => \Mips|BO|reg|Mux39~13_combout\);

-- Location: LCCOMB_X37_Y13_N6
\Mips|BO|reg|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[1][24]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[0][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[0][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[1][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux39~14_combout\);

-- Location: LCCOMB_X34_Y13_N18
\Mips|BO|reg|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~15_combout\ = (\Mips|BO|reg|Mux39~14_combout\ & (((\Mips|BO|reg|CurrentState[3][24]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux39~14_combout\ & (\Mips|BO|reg|CurrentState[2][24]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][24]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][24]~regout\,
	datac => \Mips|BO|reg|Mux39~14_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux39~15_combout\);

-- Location: LCCOMB_X38_Y15_N8
\Mips|BO|reg|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux39~13_combout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((!\Mips|BO|RI|CurrentState\(19) & \Mips|BO|reg|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux39~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux39~15_combout\,
	combout => \Mips|BO|reg|Mux39~16_combout\);

-- Location: LCCOMB_X35_Y16_N6
\Mips|BO|reg|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][24]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[12][24]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][24]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux39~17_combout\);

-- Location: LCCOMB_X35_Y18_N6
\Mips|BO|reg|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~18_combout\ = (\Mips|BO|reg|Mux39~17_combout\ & (((\Mips|BO|reg|CurrentState[15][24]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux39~17_combout\ & (\Mips|BO|reg|CurrentState[13][24]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][24]~regout\,
	datab => \Mips|BO|reg|Mux39~17_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[15][24]~regout\,
	combout => \Mips|BO|reg|Mux39~18_combout\);

-- Location: LCCOMB_X38_Y15_N22
\Mips|BO|reg|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~19_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux39~16_combout\ & ((\Mips|BO|reg|Mux39~18_combout\))) # (!\Mips|BO|reg|Mux39~16_combout\ & (\Mips|BO|reg|Mux39~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (((\Mips|BO|reg|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux39~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux39~16_combout\,
	datad => \Mips|BO|reg|Mux39~18_combout\,
	combout => \Mips|BO|reg|Mux39~19_combout\);

-- Location: LCFF_X38_Y16_N3
\Mips|BO|reg|CurrentState[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][24]~regout\);

-- Location: LCFF_X38_Y17_N23
\Mips|BO|reg|CurrentState[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][24]~regout\);

-- Location: LCCOMB_X38_Y17_N22
\Mips|BO|reg|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[23][24]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[19][24]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][24]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[23][24]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux39~7_combout\);

-- Location: LCFF_X38_Y16_N1
\Mips|BO|reg|CurrentState[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][24]~regout\);

-- Location: LCCOMB_X38_Y16_N24
\Mips|BO|reg|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux39~7_combout\ & (\Mips|BO|reg|CurrentState[31][24]~regout\)) # (!\Mips|BO|reg|Mux39~7_combout\ & ((\Mips|BO|reg|CurrentState[27][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[31][24]~regout\,
	datac => \Mips|BO|reg|Mux39~7_combout\,
	datad => \Mips|BO|reg|CurrentState[27][24]~regout\,
	combout => \Mips|BO|reg|Mux39~8_combout\);

-- Location: LCCOMB_X44_Y13_N8
\Mips|BO|reg|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[26][24]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[18][24]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[26][24]~regout\,
	combout => \Mips|BO|reg|Mux39~0_combout\);

-- Location: LCFF_X44_Y13_N25
\Mips|BO|reg|CurrentState[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[24]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][24]~regout\);

-- Location: LCCOMB_X44_Y13_N24
\Mips|BO|reg|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux39~0_combout\ & (\Mips|BO|reg|CurrentState[30][24]~regout\)) # (!\Mips|BO|reg|Mux39~0_combout\ & ((\Mips|BO|reg|CurrentState[22][24]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux39~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux39~0_combout\,
	datac => \Mips|BO|reg|CurrentState[30][24]~regout\,
	datad => \Mips|BO|reg|CurrentState[22][24]~regout\,
	combout => \Mips|BO|reg|Mux39~1_combout\);

-- Location: LCCOMB_X38_Y15_N18
\Mips|BO|reg|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~9_combout\ = (\Mips|BO|reg|Mux39~6_combout\ & ((\Mips|BO|reg|Mux39~8_combout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux39~6_combout\ & (((\Mips|BO|reg|Mux39~1_combout\ & \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux39~6_combout\,
	datab => \Mips|BO|reg|Mux39~8_combout\,
	datac => \Mips|BO|reg|Mux39~1_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux39~9_combout\);

-- Location: LCCOMB_X28_Y14_N26
\Mips|BO|reg|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux39~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux39~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux39~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux39~19_combout\,
	datad => \Mips|BO|reg|Mux39~9_combout\,
	combout => \Mips|BO|reg|Mux39~20_combout\);

-- Location: LCFF_X28_Y14_N27
\Mips|BO|RegB|CurrentState[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux39~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(24));

-- Location: LCFF_X31_Y17_N27
\Mips|BO|RDM|CurrentState[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(23),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(23));

-- Location: LCFF_X30_Y14_N25
\Mips|BO|ULASaida|CurrentState[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[23]~133_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(23));

-- Location: LCCOMB_X31_Y17_N26
\Mips|BO|mux2|Output[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[23]~9_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(23))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(23),
	datad => \Mips|BO|ULASaida|CurrentState\(23),
	combout => \Mips|BO|mux2|Output[23]~9_combout\);

-- Location: LCFF_X40_Y12_N25
\Mips|BO|reg|CurrentState[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][23]~regout\);

-- Location: LCFF_X40_Y14_N3
\Mips|BO|reg|CurrentState[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][23]~regout\);

-- Location: LCCOMB_X40_Y14_N2
\Mips|BO|reg|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][23]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[16][23]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux40~4_combout\);

-- Location: LCCOMB_X40_Y12_N24
\Mips|BO|reg|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~5_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux40~4_combout\ & ((\Mips|BO|reg|CurrentState[28][23]~regout\))) # (!\Mips|BO|reg|Mux40~4_combout\ & (\Mips|BO|reg|CurrentState[24][23]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[28][23]~regout\,
	datad => \Mips|BO|reg|Mux40~4_combout\,
	combout => \Mips|BO|reg|Mux40~5_combout\);

-- Location: LCCOMB_X37_Y16_N4
\Mips|BO|reg|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux40~3_combout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|Mux40~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux40~3_combout\,
	datab => \Mips|BO|reg|Mux40~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux40~6_combout\);

-- Location: LCFF_X43_Y18_N9
\Mips|BO|reg|CurrentState[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][23]~regout\);

-- Location: LCFF_X44_Y18_N9
\Mips|BO|reg|CurrentState[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][23]~regout\);

-- Location: LCFF_X43_Y18_N11
\Mips|BO|reg|CurrentState[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][23]~regout\);

-- Location: LCCOMB_X43_Y18_N10
\Mips|BO|reg|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[25][23]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[17][23]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux40~0_combout\);

-- Location: LCCOMB_X43_Y18_N8
\Mips|BO|reg|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux40~0_combout\ & ((\Mips|BO|reg|CurrentState[29][23]~regout\))) # (!\Mips|BO|reg|Mux40~0_combout\ & (\Mips|BO|reg|CurrentState[21][23]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[29][23]~regout\,
	datad => \Mips|BO|reg|Mux40~0_combout\,
	combout => \Mips|BO|reg|Mux40~1_combout\);

-- Location: LCCOMB_X37_Y16_N6
\Mips|BO|reg|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux40~6_combout\ & (\Mips|BO|reg|Mux40~8_combout\)) # (!\Mips|BO|reg|Mux40~6_combout\ & ((\Mips|BO|reg|Mux40~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux40~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux40~6_combout\,
	datad => \Mips|BO|reg|Mux40~1_combout\,
	combout => \Mips|BO|reg|Mux40~9_combout\);

-- Location: LCFF_X35_Y21_N1
\Mips|BO|reg|CurrentState[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[23]~9_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][23]~regout\);

-- Location: LCCOMB_X35_Y21_N0
\Mips|BO|reg|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[10][23]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][23]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[10][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux40~12_combout\);

-- Location: LCCOMB_X36_Y20_N18
\Mips|BO|reg|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~13_combout\ = (\Mips|BO|reg|Mux40~12_combout\ & (((\Mips|BO|reg|CurrentState[11][23]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux40~12_combout\ & (\Mips|BO|reg|CurrentState[9][23]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][23]~regout\,
	datab => \Mips|BO|reg|Mux40~12_combout\,
	datac => \Mips|BO|reg|CurrentState[11][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux40~13_combout\);

-- Location: LCCOMB_X37_Y19_N8
\Mips|BO|reg|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux40~13_combout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux40~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux40~13_combout\,
	combout => \Mips|BO|reg|Mux40~16_combout\);

-- Location: LCCOMB_X36_Y18_N14
\Mips|BO|reg|CurrentState[15][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[15][23]~feeder_combout\ = \Mips|BO|mux2|Output[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[23]~9_combout\,
	combout => \Mips|BO|reg|CurrentState[15][23]~feeder_combout\);

-- Location: LCFF_X36_Y18_N15
\Mips|BO|reg|CurrentState[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[15][23]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][23]~regout\);

-- Location: LCCOMB_X36_Y18_N24
\Mips|BO|reg|CurrentState[14][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[14][23]~feeder_combout\ = \Mips|BO|mux2|Output[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[23]~9_combout\,
	combout => \Mips|BO|reg|CurrentState[14][23]~feeder_combout\);

-- Location: LCFF_X36_Y18_N25
\Mips|BO|reg|CurrentState[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[14][23]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][23]~regout\);

-- Location: LCCOMB_X36_Y18_N4
\Mips|BO|reg|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~18_combout\ = (\Mips|BO|reg|Mux40~17_combout\ & ((\Mips|BO|reg|CurrentState[15][23]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux40~17_combout\ & (((\Mips|BO|reg|CurrentState[14][23]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux40~17_combout\,
	datab => \Mips|BO|reg|CurrentState[15][23]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][23]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux40~18_combout\);

-- Location: LCCOMB_X31_Y18_N8
\Mips|BO|reg|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux40~16_combout\ & ((\Mips|BO|reg|Mux40~18_combout\))) # (!\Mips|BO|reg|Mux40~16_combout\ & (\Mips|BO|reg|Mux40~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux40~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux40~16_combout\,
	datad => \Mips|BO|reg|Mux40~18_combout\,
	combout => \Mips|BO|reg|Mux40~19_combout\);

-- Location: LCCOMB_X28_Y14_N18
\Mips|BO|reg|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux40~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux40~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux40~9_combout\,
	datad => \Mips|BO|reg|Mux40~19_combout\,
	combout => \Mips|BO|reg|Mux40~20_combout\);

-- Location: LCFF_X28_Y14_N19
\Mips|BO|RegB|CurrentState[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux40~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(23));

-- Location: LCFF_X33_Y16_N3
\Mips|BO|RDM|CurrentState[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(22),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(22));

-- Location: LCCOMB_X33_Y16_N2
\Mips|BO|mux2|Output[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[22]~10_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(22))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(22),
	datad => \Mips|BO|ULASaida|CurrentState\(22),
	combout => \Mips|BO|mux2|Output[22]~10_combout\);

-- Location: LCFF_X30_Y18_N27
\Mips|BO|reg|CurrentState[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][22]~regout\);

-- Location: LCFF_X30_Y20_N9
\Mips|BO|reg|CurrentState[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][22]~regout\);

-- Location: LCFF_X30_Y20_N31
\Mips|BO|reg|CurrentState[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[22]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][22]~regout\);

-- Location: LCCOMB_X30_Y20_N8
\Mips|BO|reg|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[6][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[4][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[6][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][22]~regout\,
	combout => \Mips|BO|reg|Mux41~12_combout\);

-- Location: LCCOMB_X30_Y18_N26
\Mips|BO|reg|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux41~12_combout\ & ((\Mips|BO|reg|CurrentState[7][22]~regout\))) # (!\Mips|BO|reg|Mux41~12_combout\ & (\Mips|BO|reg|CurrentState[5][22]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][22]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][22]~regout\,
	datad => \Mips|BO|reg|Mux41~12_combout\,
	combout => \Mips|BO|reg|Mux41~13_combout\);

-- Location: LCCOMB_X36_Y15_N0
\Mips|BO|reg|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux41~13_combout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux41~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux41~13_combout\,
	combout => \Mips|BO|reg|Mux41~16_combout\);

-- Location: LCCOMB_X36_Y21_N14
\Mips|BO|reg|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~11_combout\ = (\Mips|BO|reg|Mux41~10_combout\ & ((\Mips|BO|reg|CurrentState[11][22]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux41~10_combout\ & (((\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[10][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux41~10_combout\,
	datab => \Mips|BO|reg|CurrentState[11][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[10][22]~regout\,
	combout => \Mips|BO|reg|Mux41~11_combout\);

-- Location: LCCOMB_X36_Y15_N2
\Mips|BO|reg|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~19_combout\ = (\Mips|BO|reg|Mux41~16_combout\ & ((\Mips|BO|reg|Mux41~18_combout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux41~16_combout\ & (((\Mips|BO|reg|Mux41~11_combout\ & \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux41~18_combout\,
	datab => \Mips|BO|reg|Mux41~16_combout\,
	datac => \Mips|BO|reg|Mux41~11_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux41~19_combout\);

-- Location: LCCOMB_X44_Y13_N22
\Mips|BO|reg|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[26][22]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[26][22]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][22]~regout\,
	combout => \Mips|BO|reg|Mux41~0_combout\);

-- Location: LCCOMB_X43_Y13_N0
\Mips|BO|reg|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux41~0_combout\ & (\Mips|BO|reg|CurrentState[30][22]~regout\)) # (!\Mips|BO|reg|Mux41~0_combout\ & ((\Mips|BO|reg|CurrentState[22][22]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][22]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[22][22]~regout\,
	datad => \Mips|BO|reg|Mux41~0_combout\,
	combout => \Mips|BO|reg|Mux41~1_combout\);

-- Location: LCCOMB_X41_Y19_N16
\Mips|BO|reg|CurrentState[27][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[27][22]~feeder_combout\);

-- Location: LCFF_X41_Y19_N17
\Mips|BO|reg|CurrentState[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][22]~regout\);

-- Location: LCCOMB_X42_Y19_N8
\Mips|BO|reg|CurrentState[23][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[23][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[23][22]~feeder_combout\);

-- Location: LCFF_X42_Y19_N9
\Mips|BO|reg|CurrentState[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[23][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][22]~regout\);

-- Location: LCCOMB_X41_Y19_N14
\Mips|BO|reg|CurrentState[19][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[19][22]~feeder_combout\ = \Mips|BO|mux2|Output[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[22]~10_combout\,
	combout => \Mips|BO|reg|CurrentState[19][22]~feeder_combout\);

-- Location: LCFF_X41_Y19_N15
\Mips|BO|reg|CurrentState[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[19][22]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][22]~regout\);

-- Location: LCCOMB_X42_Y19_N12
\Mips|BO|reg|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[23][22]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((!\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[23][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[19][22]~regout\,
	combout => \Mips|BO|reg|Mux41~7_combout\);

-- Location: LCCOMB_X42_Y19_N10
\Mips|BO|reg|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux41~7_combout\ & (\Mips|BO|reg|CurrentState[31][22]~regout\)) # (!\Mips|BO|reg|Mux41~7_combout\ & ((\Mips|BO|reg|CurrentState[27][22]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][22]~regout\,
	datab => \Mips|BO|reg|CurrentState[27][22]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux41~7_combout\,
	combout => \Mips|BO|reg|Mux41~8_combout\);

-- Location: LCCOMB_X36_Y19_N26
\Mips|BO|reg|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~9_combout\ = (\Mips|BO|reg|Mux41~6_combout\ & (((\Mips|BO|reg|Mux41~8_combout\)) # (!\Mips|BO|RI|CurrentState\(17)))) # (!\Mips|BO|reg|Mux41~6_combout\ & (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux41~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux41~6_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux41~1_combout\,
	datad => \Mips|BO|reg|Mux41~8_combout\,
	combout => \Mips|BO|reg|Mux41~9_combout\);

-- Location: LCCOMB_X28_Y15_N16
\Mips|BO|reg|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux41~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux41~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux41~19_combout\,
	datac => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux41~9_combout\,
	combout => \Mips|BO|reg|Mux41~20_combout\);

-- Location: LCFF_X28_Y15_N17
\Mips|BO|RegB|CurrentState[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux41~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(22));

-- Location: LCFF_X28_Y16_N5
\Mips|BO|RI|CurrentState[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(25),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(25));

-- Location: LCFF_X43_Y19_N15
\Mips|BO|reg|CurrentState[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][10]~regout\);

-- Location: LCFF_X42_Y17_N15
\Mips|BO|reg|CurrentState[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][10]~regout\);

-- Location: LCCOMB_X42_Y17_N14
\Mips|BO|reg|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~8_combout\ = (\Mips|BO|reg|Mux21~7_combout\ & (((\Mips|BO|reg|CurrentState[31][10]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux21~7_combout\ & (\Mips|BO|reg|CurrentState[27][10]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux21~7_combout\,
	datab => \Mips|BO|reg|CurrentState[27][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux21~8_combout\);

-- Location: LCFF_X41_Y14_N25
\Mips|BO|reg|CurrentState[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][10]~regout\);

-- Location: LCCOMB_X43_Y14_N12
\Mips|BO|reg|CurrentState[18][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][10]~feeder_combout\ = \Mips|BO|mux2|Output[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[10]~22_combout\,
	combout => \Mips|BO|reg|CurrentState[18][10]~feeder_combout\);

-- Location: LCFF_X43_Y14_N13
\Mips|BO|reg|CurrentState[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][10]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][10]~regout\);

-- Location: LCCOMB_X43_Y14_N30
\Mips|BO|reg|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[26][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][10]~regout\,
	combout => \Mips|BO|reg|Mux21~0_combout\);

-- Location: LCFF_X40_Y13_N29
\Mips|BO|reg|CurrentState[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][10]~regout\);

-- Location: LCCOMB_X40_Y13_N2
\Mips|BO|reg|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~1_combout\ = (\Mips|BO|reg|Mux21~0_combout\ & ((\Mips|BO|reg|CurrentState[30][10]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux21~0_combout\ & (((\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[22][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][10]~regout\,
	datab => \Mips|BO|reg|Mux21~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[22][10]~regout\,
	combout => \Mips|BO|reg|Mux21~1_combout\);

-- Location: LCCOMB_X40_Y13_N30
\Mips|BO|reg|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~9_combout\ = (\Mips|BO|reg|Mux21~6_combout\ & ((\Mips|BO|reg|Mux21~8_combout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux21~6_combout\ & (((\Mips|BO|RI|CurrentState\(22) & \Mips|BO|reg|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux21~6_combout\,
	datab => \Mips|BO|reg|Mux21~8_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux21~1_combout\,
	combout => \Mips|BO|reg|Mux21~9_combout\);

-- Location: LCFF_X35_Y19_N31
\Mips|BO|reg|CurrentState[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][10]~regout\);

-- Location: LCCOMB_X35_Y19_N30
\Mips|BO|reg|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[9][10]~regout\) # (\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[8][10]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[8][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux21~10_combout\);

-- Location: LCFF_X35_Y19_N13
\Mips|BO|reg|CurrentState[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][10]~regout\);

-- Location: LCCOMB_X35_Y19_N12
\Mips|BO|reg|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~11_combout\ = (\Mips|BO|reg|Mux21~10_combout\ & (((\Mips|BO|reg|CurrentState[11][10]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux21~10_combout\ & (\Mips|BO|reg|CurrentState[10][10]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[10][10]~regout\,
	datab => \Mips|BO|reg|Mux21~10_combout\,
	datac => \Mips|BO|reg|CurrentState[11][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux21~11_combout\);

-- Location: LCFF_X35_Y13_N5
\Mips|BO|reg|CurrentState[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][10]~regout\);

-- Location: LCFF_X35_Y13_N27
\Mips|BO|reg|CurrentState[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][10]~regout\);

-- Location: LCCOMB_X35_Y13_N26
\Mips|BO|reg|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[1][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux21~14_combout\);

-- Location: LCFF_X34_Y13_N27
\Mips|BO|reg|CurrentState[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][10]~regout\);

-- Location: LCFF_X34_Y13_N13
\Mips|BO|reg|CurrentState[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][10]~regout\);

-- Location: LCCOMB_X34_Y13_N26
\Mips|BO|reg|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux21~14_combout\ & ((\Mips|BO|reg|CurrentState[3][10]~regout\))) # (!\Mips|BO|reg|Mux21~14_combout\ & (\Mips|BO|reg|CurrentState[2][10]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux21~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux21~14_combout\,
	datac => \Mips|BO|reg|CurrentState[2][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[3][10]~regout\,
	combout => \Mips|BO|reg|Mux21~15_combout\);

-- Location: LCFF_X30_Y20_N13
\Mips|BO|reg|CurrentState[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][10]~regout\);

-- Location: LCFF_X30_Y20_N3
\Mips|BO|reg|CurrentState[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][10]~regout\);

-- Location: LCCOMB_X30_Y20_N12
\Mips|BO|reg|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~12_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|CurrentState[6][10]~regout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[6][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][10]~regout\,
	combout => \Mips|BO|reg|Mux21~12_combout\);

-- Location: LCFF_X30_Y19_N31
\Mips|BO|reg|CurrentState[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][10]~regout\);

-- Location: LCFF_X30_Y19_N13
\Mips|BO|reg|CurrentState[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][10]~regout\);

-- Location: LCCOMB_X30_Y19_N30
\Mips|BO|reg|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux21~12_combout\ & (\Mips|BO|reg|CurrentState[7][10]~regout\)) # (!\Mips|BO|reg|Mux21~12_combout\ & ((\Mips|BO|reg|CurrentState[5][10]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux21~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux21~12_combout\,
	datac => \Mips|BO|reg|CurrentState[7][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][10]~regout\,
	combout => \Mips|BO|reg|Mux21~13_combout\);

-- Location: LCCOMB_X40_Y13_N24
\Mips|BO|reg|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24)) # (\Mips|BO|reg|Mux21~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|Mux21~15_combout\ & (!\Mips|BO|RI|CurrentState\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux21~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux21~13_combout\,
	combout => \Mips|BO|reg|Mux21~16_combout\);

-- Location: LCFF_X35_Y12_N19
\Mips|BO|reg|CurrentState[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][10]~regout\);

-- Location: LCFF_X36_Y12_N27
\Mips|BO|reg|CurrentState[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][10]~regout\);

-- Location: LCCOMB_X36_Y12_N26
\Mips|BO|reg|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~18_combout\ = (\Mips|BO|reg|Mux21~17_combout\ & (((\Mips|BO|reg|CurrentState[15][10]~regout\) # (!\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|reg|Mux21~17_combout\ & (\Mips|BO|reg|CurrentState[13][10]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux21~17_combout\,
	datab => \Mips|BO|reg|CurrentState[13][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux21~18_combout\);

-- Location: LCCOMB_X40_Y13_N6
\Mips|BO|reg|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux21~16_combout\ & ((\Mips|BO|reg|Mux21~18_combout\))) # (!\Mips|BO|reg|Mux21~16_combout\ & (\Mips|BO|reg|Mux21~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux21~11_combout\,
	datac => \Mips|BO|reg|Mux21~16_combout\,
	datad => \Mips|BO|reg|Mux21~18_combout\,
	combout => \Mips|BO|reg|Mux21~19_combout\);

-- Location: LCCOMB_X28_Y13_N20
\Mips|BO|reg|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux21~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux21~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux21~9_combout\,
	datad => \Mips|BO|reg|Mux21~19_combout\,
	combout => \Mips|BO|reg|Mux21~20_combout\);

-- Location: LCFF_X28_Y13_N21
\Mips|BO|RegA|CurrentState[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux21~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(10));

-- Location: LCCOMB_X28_Y13_N2
\Mips|BO|muxA|Output[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[10]~22_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(10))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(10),
	datac => \Mips|BO|RegA|CurrentState\(10),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[10]~22_combout\);

-- Location: LCCOMB_X28_Y13_N22
\Mips|BO|ULA1|Output[10]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[10]~112_combout\ = (\Mips|BO|muxB|Output[10]~31_combout\ & ((\Mips|BO|muxA|Output[10]~22_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[10]~31_combout\ & (\Mips|BO|muxA|Output[10]~22_combout\ & 
-- !\Mips|BO|ULA1|Output[13]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[10]~31_combout\,
	datab => \Mips|BO|muxA|Output[10]~22_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[10]~112_combout\);

-- Location: LCCOMB_X28_Y13_N0
\Mips|BO|ULA1|Output[10]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[10]~113_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & (\Mips|BO|ULA1|AddSub|Add1~20_combout\)) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~20_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~20_combout\,
	combout => \Mips|BO|ULA1|Output[10]~113_combout\);

-- Location: LCCOMB_X28_Y13_N10
\Mips|BO|ULA1|Output[10]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[10]~114_combout\ = (!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[10]~113_combout\))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & 
-- (\Mips|BO|ULA1|Output[10]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|ULA1|Output[10]~112_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|Output[10]~113_combout\,
	combout => \Mips|BO|ULA1|Output[10]~114_combout\);

-- Location: LCCOMB_X30_Y13_N30
\Mips|BO|EnableRegPC_s~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~16_combout\ = (\Mips|BO|EnableRegPC_s~21_combout\ & (!\Mips|BO|ULA1|Output[10]~114_combout\ & ((\Mips|BO|operacaoUla|Operation[2]~4_combout\) # (!\Mips|BO|ULA1|Output[25]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|EnableRegPC_s~21_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BO|ULA1|Output[10]~114_combout\,
	datad => \Mips|BO|ULA1|Output[25]~116_combout\,
	combout => \Mips|BO|EnableRegPC_s~16_combout\);

-- Location: LCCOMB_X31_Y12_N8
\Mips|BO|EnableRegPC_s~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~18_combout\ = (\Mips|BO|EnableRegPC_s~17_combout\ & (\Mips|BO|EnableRegPC_s~15_combout\ & (\Mips|BO|EnableRegPC_s~16_combout\ & \Mips|BO|EnableRegPC_s~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|EnableRegPC_s~17_combout\,
	datab => \Mips|BO|EnableRegPC_s~15_combout\,
	datac => \Mips|BO|EnableRegPC_s~16_combout\,
	datad => \Mips|BO|EnableRegPC_s~14_combout\,
	combout => \Mips|BO|EnableRegPC_s~18_combout\);

-- Location: LCCOMB_X32_Y12_N28
\Mips|BO|ULA1|Output[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[21]~74_combout\ = (\Mips|BO|ULA1|Output[21]~73_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~42_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[21]~73_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[21]~73_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~42_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~42_combout\,
	combout => \Mips|BO|ULA1|Output[21]~74_combout\);

-- Location: LCCOMB_X32_Y12_N22
\Mips|BO|EnableRegPC_s~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~19_combout\ = (\Mips|BO|RI|CurrentState\(3) & ((\Mips|BC|current_state.S6~regout\) # ((!\Mips|BO|ULA1|Output[20]~72_combout\ & !\Mips|BO|ULA1|Output[21]~74_combout\)))) # (!\Mips|BO|RI|CurrentState\(3) & 
-- (((!\Mips|BO|ULA1|Output[20]~72_combout\ & !\Mips|BO|ULA1|Output[21]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|ULA1|Output[20]~72_combout\,
	datad => \Mips|BO|ULA1|Output[21]~74_combout\,
	combout => \Mips|BO|EnableRegPC_s~19_combout\);

-- Location: LCCOMB_X30_Y12_N20
\Mips|BO|ULA1|Output[15]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[15]~66_combout\ = (\Mips|BO|ULA1|Output[15]~65_combout\ & (((\Mips|BO|ULA1|AddSub|Add1~30_combout\)) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\))) # (!\Mips|BO|ULA1|Output[15]~65_combout\ & 
-- (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|AddSub|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[15]~65_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add0~30_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~30_combout\,
	combout => \Mips|BO|ULA1|Output[15]~66_combout\);

-- Location: LCCOMB_X30_Y12_N18
\Mips|BO|ULA1|Output[15]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[15]~127_combout\ = (\Mips|BO|ULA1|Output[15]~66_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|ULA1|Output[15]~66_combout\,
	combout => \Mips|BO|ULA1|Output[15]~127_combout\);

-- Location: LCCOMB_X30_Y12_N14
\Mips|BO|EnableRegPC_s~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~8_combout\ = (!\Mips|BO|ULA1|Output[14]~64_combout\ & (!\Mips|BO|ULA1|Output[15]~127_combout\ & (!\Mips|BO|ULA1|Output[16]~128_combout\ & !\Mips|BO|ULA1|Output[17]~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[14]~64_combout\,
	datab => \Mips|BO|ULA1|Output[15]~127_combout\,
	datac => \Mips|BO|ULA1|Output[16]~128_combout\,
	datad => \Mips|BO|ULA1|Output[17]~129_combout\,
	combout => \Mips|BO|EnableRegPC_s~8_combout\);

-- Location: LCCOMB_X31_Y12_N20
\Mips|BO|EnableRegPC_s~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~9_combout\ = (!\Mips|BO|ULA1|Output[18]~130_combout\ & (\Mips|BO|EnableRegPC_s~19_combout\ & (!\Mips|BO|ULA1|Output[19]~131_combout\ & \Mips|BO|EnableRegPC_s~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[18]~130_combout\,
	datab => \Mips|BO|EnableRegPC_s~19_combout\,
	datac => \Mips|BO|ULA1|Output[19]~131_combout\,
	datad => \Mips|BO|EnableRegPC_s~8_combout\,
	combout => \Mips|BO|EnableRegPC_s~9_combout\);

-- Location: LCCOMB_X31_Y12_N0
\Mips|BO|EnableRegPC_s~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~13_combout\ = (\Mips|BO|EnableRegPC_s~10_combout\ & (\Mips|BO|EnableRegPC_s~9_combout\ & \Mips|BO|EnableRegPC_s~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|EnableRegPC_s~10_combout\,
	datac => \Mips|BO|EnableRegPC_s~9_combout\,
	datad => \Mips|BO|EnableRegPC_s~12_combout\,
	combout => \Mips|BO|EnableRegPC_s~13_combout\);

-- Location: LCCOMB_X31_Y12_N2
\Mips|BO|EnableRegPC_s\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|EnableRegPC_s~combout\ = (\Mips|BC|PCEsc~combout\) # ((!\Mips|BO|ULA1|Output[0]~59_combout\ & (\Mips|BO|EnableRegPC_s~18_combout\ & \Mips|BO|EnableRegPC_s~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[0]~59_combout\,
	datab => \Mips|BC|PCEsc~combout\,
	datac => \Mips|BO|EnableRegPC_s~18_combout\,
	datad => \Mips|BO|EnableRegPC_s~13_combout\,
	combout => \Mips|BO|EnableRegPC_s~combout\);

-- Location: LCFF_X30_Y16_N3
\Mips|BO|PC|CurrentState[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[11]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(11));

-- Location: LCFF_X30_Y19_N11
\Mips|BO|reg|CurrentState[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][11]~regout\);

-- Location: LCCOMB_X33_Y19_N4
\Mips|BO|reg|CurrentState[6][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[6][11]~feeder_combout\);

-- Location: LCFF_X33_Y19_N5
\Mips|BO|reg|CurrentState[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][11]~regout\);

-- Location: LCFF_X30_Y19_N1
\Mips|BO|reg|CurrentState[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][11]~regout\);

-- Location: LCCOMB_X33_Y19_N6
\Mips|BO|reg|CurrentState[4][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[4][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[4][11]~feeder_combout\);

-- Location: LCFF_X33_Y19_N7
\Mips|BO|reg|CurrentState[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[4][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][11]~regout\);

-- Location: LCCOMB_X33_Y19_N28
\Mips|BO|reg|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][11]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[5][11]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|CurrentState[4][11]~regout\,
	combout => \Mips|BO|reg|Mux20~10_combout\);

-- Location: LCCOMB_X33_Y19_N26
\Mips|BO|reg|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux20~10_combout\ & (\Mips|BO|reg|CurrentState[7][11]~regout\)) # (!\Mips|BO|reg|Mux20~10_combout\ & ((\Mips|BO|reg|CurrentState[6][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[7][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][11]~regout\,
	datad => \Mips|BO|reg|Mux20~10_combout\,
	combout => \Mips|BO|reg|Mux20~11_combout\);

-- Location: LCFF_X36_Y20_N17
\Mips|BO|reg|CurrentState[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][11]~regout\);

-- Location: LCFF_X36_Y20_N3
\Mips|BO|reg|CurrentState[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][11]~regout\);

-- Location: LCCOMB_X36_Y20_N16
\Mips|BO|reg|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~13_combout\ = (\Mips|BO|reg|Mux20~12_combout\ & (((\Mips|BO|reg|CurrentState[11][11]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux20~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux20~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][11]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][11]~regout\,
	combout => \Mips|BO|reg|Mux20~13_combout\);

-- Location: LCFF_X37_Y19_N15
\Mips|BO|reg|CurrentState[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][11]~regout\);

-- Location: LCCOMB_X38_Y18_N12
\Mips|BO|reg|CurrentState[3][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[3][11]~feeder_combout\);

-- Location: LCFF_X38_Y18_N13
\Mips|BO|reg|CurrentState[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][11]~regout\);

-- Location: LCFF_X40_Y18_N17
\Mips|BO|reg|CurrentState[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][11]~regout\);

-- Location: LCFF_X40_Y18_N7
\Mips|BO|reg|CurrentState[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][11]~regout\);

-- Location: LCCOMB_X40_Y18_N16
\Mips|BO|reg|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[2][11]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[0][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[2][11]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][11]~regout\,
	combout => \Mips|BO|reg|Mux20~14_combout\);

-- Location: LCCOMB_X37_Y19_N0
\Mips|BO|reg|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux20~14_combout\ & ((\Mips|BO|reg|CurrentState[3][11]~regout\))) # (!\Mips|BO|reg|Mux20~14_combout\ & (\Mips|BO|reg|CurrentState[1][11]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[1][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[3][11]~regout\,
	datad => \Mips|BO|reg|Mux20~14_combout\,
	combout => \Mips|BO|reg|Mux20~15_combout\);

-- Location: LCCOMB_X37_Y19_N18
\Mips|BO|reg|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23)) # ((\Mips|BO|reg|Mux20~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux20~13_combout\,
	datad => \Mips|BO|reg|Mux20~15_combout\,
	combout => \Mips|BO|reg|Mux20~16_combout\);

-- Location: LCCOMB_X37_Y19_N26
\Mips|BO|reg|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux20~16_combout\ & (\Mips|BO|reg|Mux20~18_combout\)) # (!\Mips|BO|reg|Mux20~16_combout\ & ((\Mips|BO|reg|Mux20~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux20~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux20~11_combout\,
	datad => \Mips|BO|reg|Mux20~16_combout\,
	combout => \Mips|BO|reg|Mux20~19_combout\);

-- Location: LCFF_X44_Y18_N13
\Mips|BO|reg|CurrentState[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][11]~regout\);

-- Location: LCCOMB_X44_Y18_N12
\Mips|BO|reg|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][11]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[17][11]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[17][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux20~0_combout\);

-- Location: LCFF_X37_Y19_N21
\Mips|BO|reg|CurrentState[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][11]~regout\);

-- Location: LCCOMB_X41_Y18_N22
\Mips|BO|reg|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~1_combout\ = (\Mips|BO|reg|Mux20~0_combout\ & (((\Mips|BO|reg|CurrentState[29][11]~regout\) # (!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux20~0_combout\ & (\Mips|BO|reg|CurrentState[21][11]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][11]~regout\,
	datab => \Mips|BO|reg|Mux20~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[29][11]~regout\,
	combout => \Mips|BO|reg|Mux20~1_combout\);

-- Location: LCFF_X45_Y14_N15
\Mips|BO|reg|CurrentState[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][11]~regout\);

-- Location: LCCOMB_X45_Y14_N14
\Mips|BO|reg|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[22][11]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux20~2_combout\);

-- Location: LCFF_X41_Y14_N29
\Mips|BO|reg|CurrentState[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][11]~regout\);

-- Location: LCCOMB_X41_Y14_N28
\Mips|BO|reg|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~3_combout\ = (\Mips|BO|reg|Mux20~2_combout\ & ((\Mips|BO|reg|CurrentState[30][11]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux20~2_combout\ & (((\Mips|BO|reg|CurrentState[26][11]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][11]~regout\,
	datab => \Mips|BO|reg|Mux20~2_combout\,
	datac => \Mips|BO|reg|CurrentState[26][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux20~3_combout\);

-- Location: LCCOMB_X41_Y15_N12
\Mips|BO|reg|CurrentState[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[28][11]~feeder_combout\);

-- Location: LCFF_X41_Y15_N13
\Mips|BO|reg|CurrentState[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][11]~regout\);

-- Location: LCFF_X42_Y12_N9
\Mips|BO|reg|CurrentState[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][11]~regout\);

-- Location: LCFF_X41_Y12_N23
\Mips|BO|reg|CurrentState[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][11]~regout\);

-- Location: LCFF_X42_Y12_N11
\Mips|BO|reg|CurrentState[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][11]~regout\);

-- Location: LCCOMB_X42_Y12_N10
\Mips|BO|reg|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][11]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[16][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux20~4_combout\);

-- Location: LCCOMB_X42_Y12_N8
\Mips|BO|reg|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux20~4_combout\ & (\Mips|BO|reg|CurrentState[28][11]~regout\)) # (!\Mips|BO|reg|Mux20~4_combout\ & ((\Mips|BO|reg|CurrentState[24][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[28][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][11]~regout\,
	datad => \Mips|BO|reg|Mux20~4_combout\,
	combout => \Mips|BO|reg|Mux20~5_combout\);

-- Location: LCCOMB_X40_Y18_N30
\Mips|BO|reg|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux20~3_combout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux20~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|Mux20~5_combout\,
	combout => \Mips|BO|reg|Mux20~6_combout\);

-- Location: LCFF_X42_Y19_N1
\Mips|BO|reg|CurrentState[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][11]~regout\);

-- Location: LCFF_X42_Y17_N5
\Mips|BO|reg|CurrentState[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][11]~regout\);

-- Location: LCCOMB_X42_Y17_N30
\Mips|BO|reg|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][11]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[19][11]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[19][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux20~7_combout\);

-- Location: LCFF_X42_Y19_N19
\Mips|BO|reg|CurrentState[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][11]~regout\);

-- Location: LCCOMB_X42_Y19_N6
\Mips|BO|reg|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux20~7_combout\ & (\Mips|BO|reg|CurrentState[31][11]~regout\)) # (!\Mips|BO|reg|Mux20~7_combout\ & ((\Mips|BO|reg|CurrentState[23][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[31][11]~regout\,
	datac => \Mips|BO|reg|Mux20~7_combout\,
	datad => \Mips|BO|reg|CurrentState[23][11]~regout\,
	combout => \Mips|BO|reg|Mux20~8_combout\);

-- Location: LCCOMB_X41_Y18_N20
\Mips|BO|reg|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux20~6_combout\ & ((\Mips|BO|reg|Mux20~8_combout\))) # (!\Mips|BO|reg|Mux20~6_combout\ & (\Mips|BO|reg|Mux20~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux20~1_combout\,
	datac => \Mips|BO|reg|Mux20~6_combout\,
	datad => \Mips|BO|reg|Mux20~8_combout\,
	combout => \Mips|BO|reg|Mux20~9_combout\);

-- Location: LCCOMB_X30_Y16_N16
\Mips|BO|reg|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux20~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux20~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datab => \Mips|BO|reg|Mux20~19_combout\,
	datac => \Mips|BO|reg|Mux20~9_combout\,
	combout => \Mips|BO|reg|Mux20~20_combout\);

-- Location: LCFF_X30_Y16_N17
\Mips|BO|RegA|CurrentState[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux20~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(11));

-- Location: LCCOMB_X30_Y16_N6
\Mips|BO|muxA|Output[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[11]~21_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(11))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(11),
	datac => \Mips|BO|RegA|CurrentState\(11),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[11]~21_combout\);

-- Location: LCCOMB_X30_Y13_N14
\Mips|BO|ULA1|Output[11]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[11]~117_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[11]~29_combout\ & 
-- ((\Mips|BO|muxA|Output[11]~21_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[11]~29_combout\ & (\Mips|BO|muxA|Output[11]~21_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[11]~29_combout\,
	datab => \Mips|BO|muxA|Output[11]~21_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[11]~117_combout\);

-- Location: LCCOMB_X30_Y13_N0
\Mips|BO|ULA1|Output[11]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[11]~118_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[11]~117_combout\ & (\Mips|BO|ULA1|AddSub|Add1~22_combout\)) # (!\Mips|BO|ULA1|Output[11]~117_combout\ & 
-- ((\Mips|BO|ULA1|AddSub|Add0~22_combout\))))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[11]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[11]~117_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~22_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~22_combout\,
	combout => \Mips|BO|ULA1|Output[11]~118_combout\);

-- Location: LCCOMB_X30_Y13_N26
\Mips|BO|ULA1|Output[11]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[11]~139_combout\ = (\Mips|BO|ULA1|Output[11]~118_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[11]~118_combout\,
	combout => \Mips|BO|ULA1|Output[11]~139_combout\);

-- Location: LCFF_X30_Y13_N27
\Mips|BO|ULASaida|CurrentState[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[11]~139_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(11));

-- Location: LCCOMB_X27_Y15_N6
\Mips|BO|mux2|Output[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[11]~21_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(11))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(11),
	datac => \Mips|BC|current_state.S4~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(11),
	combout => \Mips|BO|mux2|Output[11]~21_combout\);

-- Location: LCCOMB_X33_Y18_N26
\Mips|BO|reg|CurrentState[14][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[14][11]~feeder_combout\ = \Mips|BO|mux2|Output[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[11]~21_combout\,
	combout => \Mips|BO|reg|CurrentState[14][11]~feeder_combout\);

-- Location: LCFF_X33_Y18_N27
\Mips|BO|reg|CurrentState[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[14][11]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][11]~regout\);

-- Location: LCFF_X34_Y16_N11
\Mips|BO|reg|CurrentState[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][11]~regout\);

-- Location: LCCOMB_X34_Y16_N10
\Mips|BO|reg|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][11]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[12][11]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[12][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux52~17_combout\);

-- Location: LCCOMB_X37_Y19_N28
\Mips|BO|reg|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux52~17_combout\ & (\Mips|BO|reg|CurrentState[15][11]~regout\)) # (!\Mips|BO|reg|Mux52~17_combout\ & ((\Mips|BO|reg|CurrentState[14][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][11]~regout\,
	datab => \Mips|BO|reg|CurrentState[14][11]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux52~17_combout\,
	combout => \Mips|BO|reg|Mux52~18_combout\);

-- Location: LCCOMB_X30_Y19_N0
\Mips|BO|reg|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[5][11]~regout\) # (\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[4][11]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[5][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux52~10_combout\);

-- Location: LCCOMB_X30_Y19_N10
\Mips|BO|reg|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux52~10_combout\ & ((\Mips|BO|reg|CurrentState[7][11]~regout\))) # (!\Mips|BO|reg|Mux52~10_combout\ & (\Mips|BO|reg|CurrentState[6][11]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[6][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[7][11]~regout\,
	datad => \Mips|BO|reg|Mux52~10_combout\,
	combout => \Mips|BO|reg|Mux52~11_combout\);

-- Location: LCCOMB_X37_Y19_N30
\Mips|BO|reg|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~19_combout\ = (\Mips|BO|reg|Mux52~16_combout\ & ((\Mips|BO|reg|Mux52~18_combout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux52~16_combout\ & (((\Mips|BO|reg|Mux52~11_combout\ & \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux52~16_combout\,
	datab => \Mips|BO|reg|Mux52~18_combout\,
	datac => \Mips|BO|reg|Mux52~11_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux52~19_combout\);

-- Location: LCCOMB_X42_Y17_N4
\Mips|BO|reg|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[27][11]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[19][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[19][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux52~7_combout\);

-- Location: LCCOMB_X42_Y19_N0
\Mips|BO|reg|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux52~7_combout\ & (\Mips|BO|reg|CurrentState[31][11]~regout\)) # (!\Mips|BO|reg|Mux52~7_combout\ & ((\Mips|BO|reg|CurrentState[23][11]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux52~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux52~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][11]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][11]~regout\,
	combout => \Mips|BO|reg|Mux52~8_combout\);

-- Location: LCFF_X41_Y14_N7
\Mips|BO|reg|CurrentState[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][11]~regout\);

-- Location: LCFF_X45_Y14_N21
\Mips|BO|reg|CurrentState[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[11]~21_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][11]~regout\);

-- Location: LCCOMB_X45_Y14_N20
\Mips|BO|reg|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[22][11]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[18][11]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[18][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux52~2_combout\);

-- Location: LCCOMB_X41_Y14_N6
\Mips|BO|reg|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux52~2_combout\ & ((\Mips|BO|reg|CurrentState[30][11]~regout\))) # (!\Mips|BO|reg|Mux52~2_combout\ & (\Mips|BO|reg|CurrentState[26][11]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[26][11]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][11]~regout\,
	datad => \Mips|BO|reg|Mux52~2_combout\,
	combout => \Mips|BO|reg|Mux52~3_combout\);

-- Location: LCCOMB_X41_Y12_N22
\Mips|BO|reg|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][11]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[16][11]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][11]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux52~4_combout\);

-- Location: LCCOMB_X41_Y15_N2
\Mips|BO|reg|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~5_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux52~4_combout\ & ((\Mips|BO|reg|CurrentState[28][11]~regout\))) # (!\Mips|BO|reg|Mux52~4_combout\ & (\Mips|BO|reg|CurrentState[24][11]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[24][11]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux52~4_combout\,
	datad => \Mips|BO|reg|CurrentState[28][11]~regout\,
	combout => \Mips|BO|reg|Mux52~5_combout\);

-- Location: LCCOMB_X41_Y15_N16
\Mips|BO|reg|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux52~3_combout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|Mux52~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux52~3_combout\,
	datad => \Mips|BO|reg|Mux52~5_combout\,
	combout => \Mips|BO|reg|Mux52~6_combout\);

-- Location: LCCOMB_X42_Y15_N6
\Mips|BO|reg|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux52~6_combout\ & ((\Mips|BO|reg|Mux52~8_combout\))) # (!\Mips|BO|reg|Mux52~6_combout\ & (\Mips|BO|reg|Mux52~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux52~1_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux52~8_combout\,
	datad => \Mips|BO|reg|Mux52~6_combout\,
	combout => \Mips|BO|reg|Mux52~9_combout\);

-- Location: LCCOMB_X28_Y15_N26
\Mips|BO|reg|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux52~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux52~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux52~19_combout\,
	datad => \Mips|BO|reg|Mux52~9_combout\,
	combout => \Mips|BO|reg|Mux52~20_combout\);

-- Location: LCFF_X28_Y15_N27
\Mips|BO|RegB|CurrentState[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux52~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(11));

-- Location: LCFF_X28_Y13_N29
\Mips|BO|RDM|CurrentState[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(10),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(10));

-- Location: LCCOMB_X28_Y13_N6
\Mips|BO|mux2|Output[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[10]~22_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(10))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datab => \Mips|BO|RDM|CurrentState\(10),
	datad => \Mips|BO|ULASaida|CurrentState\(10),
	combout => \Mips|BO|mux2|Output[10]~22_combout\);

-- Location: LCFF_X42_Y17_N29
\Mips|BO|reg|CurrentState[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][10]~regout\);

-- Location: LCCOMB_X42_Y17_N0
\Mips|BO|reg|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[23][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[19][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[19][10]~regout\,
	combout => \Mips|BO|reg|Mux53~7_combout\);

-- Location: LCCOMB_X42_Y17_N6
\Mips|BO|reg|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux53~7_combout\ & (\Mips|BO|reg|CurrentState[31][10]~regout\)) # (!\Mips|BO|reg|Mux53~7_combout\ & ((\Mips|BO|reg|CurrentState[27][10]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux53~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux53~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[27][10]~regout\,
	combout => \Mips|BO|reg|Mux53~8_combout\);

-- Location: LCFF_X41_Y14_N23
\Mips|BO|reg|CurrentState[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][10]~regout\);

-- Location: LCCOMB_X41_Y14_N22
\Mips|BO|reg|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~1_combout\ = (\Mips|BO|reg|Mux53~0_combout\ & (((\Mips|BO|reg|CurrentState[30][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(18)))) # (!\Mips|BO|reg|Mux53~0_combout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[22][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux53~0_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[30][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[22][10]~regout\,
	combout => \Mips|BO|reg|Mux53~1_combout\);

-- Location: LCFF_X40_Y12_N23
\Mips|BO|reg|CurrentState[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][10]~regout\);

-- Location: LCFF_X41_Y13_N13
\Mips|BO|reg|CurrentState[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][10]~regout\);

-- Location: LCCOMB_X41_Y13_N30
\Mips|BO|reg|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[24][10]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[24][10]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[16][10]~regout\,
	combout => \Mips|BO|reg|Mux53~4_combout\);

-- Location: LCCOMB_X41_Y15_N26
\Mips|BO|reg|CurrentState[28][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[28][10]~feeder_combout\ = \Mips|BO|mux2|Output[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[10]~22_combout\,
	combout => \Mips|BO|reg|CurrentState[28][10]~feeder_combout\);

-- Location: LCFF_X41_Y15_N27
\Mips|BO|reg|CurrentState[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[28][10]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][10]~regout\);

-- Location: LCCOMB_X40_Y13_N0
\Mips|BO|reg|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~5_combout\ = (\Mips|BO|reg|Mux53~4_combout\ & (((\Mips|BO|reg|CurrentState[28][10]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux53~4_combout\ & (\Mips|BO|reg|CurrentState[20][10]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][10]~regout\,
	datab => \Mips|BO|reg|Mux53~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux53~5_combout\);

-- Location: LCFF_X41_Y20_N3
\Mips|BO|reg|CurrentState[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][10]~regout\);

-- Location: LCFF_X41_Y20_N17
\Mips|BO|reg|CurrentState[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][10]~regout\);

-- Location: LCCOMB_X41_Y20_N16
\Mips|BO|reg|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][10]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[17][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux53~2_combout\);

-- Location: LCFF_X43_Y19_N19
\Mips|BO|reg|CurrentState[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][10]~regout\);

-- Location: LCCOMB_X44_Y19_N30
\Mips|BO|reg|CurrentState[29][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[29][10]~feeder_combout\ = \Mips|BO|mux2|Output[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[10]~22_combout\,
	combout => \Mips|BO|reg|CurrentState[29][10]~feeder_combout\);

-- Location: LCFF_X44_Y19_N31
\Mips|BO|reg|CurrentState[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[29][10]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][10]~regout\);

-- Location: LCCOMB_X43_Y19_N18
\Mips|BO|reg|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux53~2_combout\ & ((\Mips|BO|reg|CurrentState[29][10]~regout\))) # (!\Mips|BO|reg|Mux53~2_combout\ & (\Mips|BO|reg|CurrentState[25][10]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux53~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux53~2_combout\,
	datac => \Mips|BO|reg|CurrentState[25][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[29][10]~regout\,
	combout => \Mips|BO|reg|Mux53~3_combout\);

-- Location: LCCOMB_X41_Y18_N28
\Mips|BO|reg|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|RI|CurrentState\(16))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux53~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux53~5_combout\,
	datad => \Mips|BO|reg|Mux53~3_combout\,
	combout => \Mips|BO|reg|Mux53~6_combout\);

-- Location: LCCOMB_X41_Y18_N6
\Mips|BO|reg|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux53~6_combout\ & (\Mips|BO|reg|Mux53~8_combout\)) # (!\Mips|BO|reg|Mux53~6_combout\ & ((\Mips|BO|reg|Mux53~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux53~8_combout\,
	datac => \Mips|BO|reg|Mux53~1_combout\,
	datad => \Mips|BO|reg|Mux53~6_combout\,
	combout => \Mips|BO|reg|Mux53~9_combout\);

-- Location: LCCOMB_X34_Y13_N12
\Mips|BO|reg|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~15_combout\ = (\Mips|BO|reg|Mux53~14_combout\ & (((\Mips|BO|reg|CurrentState[3][10]~regout\) # (!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux53~14_combout\ & (\Mips|BO|reg|CurrentState[2][10]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux53~14_combout\,
	datab => \Mips|BO|reg|CurrentState[2][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[3][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux53~15_combout\);

-- Location: LCCOMB_X30_Y20_N2
\Mips|BO|reg|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[6][10]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[4][10]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[6][10]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux53~12_combout\);

-- Location: LCCOMB_X30_Y19_N12
\Mips|BO|reg|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux53~12_combout\ & (\Mips|BO|reg|CurrentState[7][10]~regout\)) # (!\Mips|BO|reg|Mux53~12_combout\ & ((\Mips|BO|reg|CurrentState[5][10]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[7][10]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][10]~regout\,
	datad => \Mips|BO|reg|Mux53~12_combout\,
	combout => \Mips|BO|reg|Mux53~13_combout\);

-- Location: LCCOMB_X35_Y15_N30
\Mips|BO|reg|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux53~13_combout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux53~15_combout\ & ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux53~15_combout\,
	datac => \Mips|BO|reg|Mux53~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux53~16_combout\);

-- Location: LCFF_X34_Y19_N23
\Mips|BO|reg|CurrentState[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][10]~regout\);

-- Location: LCCOMB_X34_Y19_N22
\Mips|BO|reg|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[9][10]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][10]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][10]~regout\,
	combout => \Mips|BO|reg|Mux53~10_combout\);

-- Location: LCFF_X34_Y19_N21
\Mips|BO|reg|CurrentState[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[10]~22_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][10]~regout\);

-- Location: LCCOMB_X35_Y19_N10
\Mips|BO|reg|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~11_combout\ = (\Mips|BO|reg|Mux53~10_combout\ & ((\Mips|BO|reg|CurrentState[11][10]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux53~10_combout\ & (((\Mips|BO|reg|CurrentState[10][10]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][10]~regout\,
	datab => \Mips|BO|reg|Mux53~10_combout\,
	datac => \Mips|BO|reg|CurrentState[10][10]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux53~11_combout\);

-- Location: LCCOMB_X35_Y15_N24
\Mips|BO|reg|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~19_combout\ = (\Mips|BO|reg|Mux53~16_combout\ & ((\Mips|BO|reg|Mux53~18_combout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux53~16_combout\ & (((\Mips|BO|reg|Mux53~11_combout\ & \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux53~18_combout\,
	datab => \Mips|BO|reg|Mux53~16_combout\,
	datac => \Mips|BO|reg|Mux53~11_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux53~19_combout\);

-- Location: LCCOMB_X29_Y14_N26
\Mips|BO|reg|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux53~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux53~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux53~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datab => \Mips|BO|reg|Mux53~9_combout\,
	datad => \Mips|BO|reg|Mux53~19_combout\,
	combout => \Mips|BO|reg|Mux53~20_combout\);

-- Location: LCFF_X29_Y14_N27
\Mips|BO|RegB|CurrentState[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux53~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(10));

-- Location: LCFF_X27_Y15_N11
\Mips|BO|RDM|CurrentState[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(9),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(9));

-- Location: LCCOMB_X27_Y12_N20
\Mips|BO|mux2|Output[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[9]~23_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(9)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(9),
	datab => \Mips|BO|RDM|CurrentState\(9),
	datac => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[9]~23_combout\);

-- Location: LCFF_X40_Y19_N1
\Mips|BO|reg|CurrentState[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][9]~regout\);

-- Location: LCFF_X40_Y19_N27
\Mips|BO|reg|CurrentState[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][9]~regout\);

-- Location: LCFF_X41_Y17_N5
\Mips|BO|reg|CurrentState[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][9]~regout\);

-- Location: LCCOMB_X41_Y17_N4
\Mips|BO|reg|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][9]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[27][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux54~7_combout\);

-- Location: LCCOMB_X40_Y19_N26
\Mips|BO|reg|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux54~7_combout\ & ((\Mips|BO|reg|CurrentState[31][9]~regout\))) # (!\Mips|BO|reg|Mux54~7_combout\ & (\Mips|BO|reg|CurrentState[23][9]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[23][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][9]~regout\,
	datad => \Mips|BO|reg|Mux54~7_combout\,
	combout => \Mips|BO|reg|Mux54~8_combout\);

-- Location: LCFF_X43_Y20_N11
\Mips|BO|reg|CurrentState[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][9]~regout\);

-- Location: LCCOMB_X44_Y20_N24
\Mips|BO|reg|CurrentState[25][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[25][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[25][9]~feeder_combout\);

-- Location: LCFF_X44_Y20_N25
\Mips|BO|reg|CurrentState[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[25][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][9]~regout\);

-- Location: LCCOMB_X43_Y20_N10
\Mips|BO|reg|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[25][9]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[17][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][9]~regout\,
	combout => \Mips|BO|reg|Mux54~0_combout\);

-- Location: LCCOMB_X40_Y20_N18
\Mips|BO|reg|CurrentState[29][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[29][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[29][9]~feeder_combout\);

-- Location: LCFF_X40_Y20_N19
\Mips|BO|reg|CurrentState[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[29][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][9]~regout\);

-- Location: LCCOMB_X40_Y20_N2
\Mips|BO|reg|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux54~0_combout\ & ((\Mips|BO|reg|CurrentState[29][9]~regout\))) # (!\Mips|BO|reg|Mux54~0_combout\ & (\Mips|BO|reg|CurrentState[21][9]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux54~0_combout\,
	datad => \Mips|BO|reg|CurrentState[29][9]~regout\,
	combout => \Mips|BO|reg|Mux54~1_combout\);

-- Location: LCFF_X41_Y12_N3
\Mips|BO|reg|CurrentState[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][9]~regout\);

-- Location: LCFF_X41_Y12_N9
\Mips|BO|reg|CurrentState[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][9]~regout\);

-- Location: LCFF_X42_Y12_N31
\Mips|BO|reg|CurrentState[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][9]~regout\);

-- Location: LCCOMB_X41_Y12_N8
\Mips|BO|reg|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[20][9]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[16][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[20][9]~regout\,
	combout => \Mips|BO|reg|Mux54~4_combout\);

-- Location: LCFF_X42_Y12_N29
\Mips|BO|reg|CurrentState[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][9]~regout\);

-- Location: LCCOMB_X41_Y12_N28
\Mips|BO|reg|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~5_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux54~4_combout\ & (\Mips|BO|reg|CurrentState[28][9]~regout\)) # (!\Mips|BO|reg|Mux54~4_combout\ & ((\Mips|BO|reg|CurrentState[24][9]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[28][9]~regout\,
	datac => \Mips|BO|reg|Mux54~4_combout\,
	datad => \Mips|BO|reg|CurrentState[24][9]~regout\,
	combout => \Mips|BO|reg|Mux54~5_combout\);

-- Location: LCFF_X41_Y14_N5
\Mips|BO|reg|CurrentState[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][9]~regout\);

-- Location: LCFF_X41_Y14_N19
\Mips|BO|reg|CurrentState[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][9]~regout\);

-- Location: LCFF_X45_Y14_N19
\Mips|BO|reg|CurrentState[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][9]~regout\);

-- Location: LCCOMB_X45_Y14_N18
\Mips|BO|reg|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[22][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[22][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[18][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux54~2_combout\);

-- Location: LCCOMB_X41_Y14_N18
\Mips|BO|reg|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux54~2_combout\ & ((\Mips|BO|reg|CurrentState[30][9]~regout\))) # (!\Mips|BO|reg|Mux54~2_combout\ & (\Mips|BO|reg|CurrentState[26][9]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[26][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][9]~regout\,
	datad => \Mips|BO|reg|Mux54~2_combout\,
	combout => \Mips|BO|reg|Mux54~3_combout\);

-- Location: LCCOMB_X41_Y15_N8
\Mips|BO|reg|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16)) # (\Mips|BO|reg|Mux54~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux54~5_combout\ & (!\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux54~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux54~3_combout\,
	combout => \Mips|BO|reg|Mux54~6_combout\);

-- Location: LCCOMB_X41_Y19_N6
\Mips|BO|reg|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux54~6_combout\ & (\Mips|BO|reg|Mux54~8_combout\)) # (!\Mips|BO|reg|Mux54~6_combout\ & ((\Mips|BO|reg|Mux54~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux54~8_combout\,
	datac => \Mips|BO|reg|Mux54~1_combout\,
	datad => \Mips|BO|reg|Mux54~6_combout\,
	combout => \Mips|BO|reg|Mux54~9_combout\);

-- Location: LCCOMB_X28_Y15_N10
\Mips|BO|reg|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux54~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux54~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux54~19_combout\,
	datab => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux54~9_combout\,
	combout => \Mips|BO|reg|Mux54~20_combout\);

-- Location: LCFF_X28_Y15_N11
\Mips|BO|RegB|CurrentState[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux54~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(9));

-- Location: LCFF_X28_Y15_N23
\Mips|BO|RI|CurrentState[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(11),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(11));

-- Location: LCCOMB_X30_Y17_N12
\Mips|BO|mux1|Output[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux1|Output[0]~0_combout\ = (\Mips|BC|current_state.S7~regout\ & (\Mips|BO|RI|CurrentState\(11))) # (!\Mips|BC|current_state.S7~regout\ & ((\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S7~regout\,
	datab => \Mips|BO|RI|CurrentState\(11),
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|mux1|Output[0]~0_combout\);

-- Location: LCCOMB_X31_Y17_N10
\Mips|BO|reg|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~8_combout\ = (!\Mips|BC|EscReg~0_combout\ & (!\Mips|BO|mux1|Output[2]~2_combout\ & (!\Mips|BO|mux1|Output[1]~1_combout\ & \Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~8_combout\);

-- Location: LCCOMB_X40_Y17_N2
\Mips|BO|reg|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~9_combout\ = (\Mips|BO|reg|Equal0~4_combout\ & \Mips|BO|reg|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Equal0~4_combout\,
	datad => \Mips|BO|reg|Equal0~8_combout\,
	combout => \Mips|BO|reg|Equal0~9_combout\);

-- Location: LCFF_X42_Y20_N1
\Mips|BO|reg|CurrentState[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][21]~regout\);

-- Location: LCFF_X41_Y20_N1
\Mips|BO|reg|CurrentState[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][21]~regout\);

-- Location: LCCOMB_X42_Y20_N0
\Mips|BO|reg|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[25][21]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[25][21]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][21]~regout\,
	combout => \Mips|BO|reg|Mux42~0_combout\);

-- Location: LCCOMB_X42_Y20_N26
\Mips|BO|reg|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux42~0_combout\ & ((\Mips|BO|reg|CurrentState[29][21]~regout\))) # (!\Mips|BO|reg|Mux42~0_combout\ & (\Mips|BO|reg|CurrentState[21][21]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[29][21]~regout\,
	datad => \Mips|BO|reg|Mux42~0_combout\,
	combout => \Mips|BO|reg|Mux42~1_combout\);

-- Location: LCFF_X42_Y15_N1
\Mips|BO|reg|CurrentState[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][21]~regout\);

-- Location: LCCOMB_X42_Y18_N14
\Mips|BO|reg|CurrentState[30][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[30][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[30][21]~feeder_combout\);

-- Location: LCFF_X42_Y18_N15
\Mips|BO|reg|CurrentState[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[30][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][21]~regout\);

-- Location: LCCOMB_X42_Y15_N8
\Mips|BO|reg|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~3_combout\ = (\Mips|BO|reg|Mux42~2_combout\ & (((\Mips|BO|reg|CurrentState[30][21]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux42~2_combout\ & (\Mips|BO|reg|CurrentState[26][21]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux42~2_combout\,
	datab => \Mips|BO|reg|CurrentState[26][21]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux42~3_combout\);

-- Location: LCCOMB_X40_Y14_N28
\Mips|BO|reg|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[20][21]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[16][21]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[20][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux42~4_combout\);

-- Location: LCCOMB_X41_Y15_N6
\Mips|BO|reg|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~5_combout\ = (\Mips|BO|reg|Mux42~4_combout\ & ((\Mips|BO|reg|CurrentState[28][21]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux42~4_combout\ & (((\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[24][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][21]~regout\,
	datab => \Mips|BO|reg|Mux42~4_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[24][21]~regout\,
	combout => \Mips|BO|reg|Mux42~5_combout\);

-- Location: LCCOMB_X41_Y15_N0
\Mips|BO|reg|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux42~3_combout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|Mux42~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux42~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux42~5_combout\,
	combout => \Mips|BO|reg|Mux42~6_combout\);

-- Location: LCCOMB_X41_Y15_N22
\Mips|BO|reg|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux42~6_combout\ & (\Mips|BO|reg|Mux42~8_combout\)) # (!\Mips|BO|reg|Mux42~6_combout\ & ((\Mips|BO|reg|Mux42~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux42~8_combout\,
	datab => \Mips|BO|reg|Mux42~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux42~6_combout\,
	combout => \Mips|BO|reg|Mux42~9_combout\);

-- Location: LCCOMB_X36_Y17_N8
\Mips|BO|reg|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][21]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((!\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[12][21]~regout\,
	combout => \Mips|BO|reg|Mux42~17_combout\);

-- Location: LCCOMB_X36_Y18_N0
\Mips|BO|reg|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux42~17_combout\ & ((\Mips|BO|reg|CurrentState[15][21]~regout\))) # (!\Mips|BO|reg|Mux42~17_combout\ & (\Mips|BO|reg|CurrentState[14][21]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[15][21]~regout\,
	datad => \Mips|BO|reg|Mux42~17_combout\,
	combout => \Mips|BO|reg|Mux42~18_combout\);

-- Location: LCFF_X31_Y20_N29
\Mips|BO|reg|CurrentState[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[21]~11_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][21]~regout\);

-- Location: LCCOMB_X31_Y20_N28
\Mips|BO|reg|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][21]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][21]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[5][21]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux42~10_combout\);

-- Location: LCCOMB_X31_Y19_N30
\Mips|BO|reg|CurrentState[6][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][21]~feeder_combout\ = \Mips|BO|mux2|Output[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[21]~11_combout\,
	combout => \Mips|BO|reg|CurrentState[6][21]~feeder_combout\);

-- Location: LCFF_X31_Y19_N31
\Mips|BO|reg|CurrentState[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][21]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][21]~regout\);

-- Location: LCCOMB_X31_Y19_N8
\Mips|BO|reg|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~11_combout\ = (\Mips|BO|reg|Mux42~10_combout\ & ((\Mips|BO|reg|CurrentState[7][21]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux42~10_combout\ & (((\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[6][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][21]~regout\,
	datab => \Mips|BO|reg|Mux42~10_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[6][21]~regout\,
	combout => \Mips|BO|reg|Mux42~11_combout\);

-- Location: LCCOMB_X36_Y19_N12
\Mips|BO|reg|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~19_combout\ = (\Mips|BO|reg|Mux42~16_combout\ & ((\Mips|BO|reg|Mux42~18_combout\) # ((!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux42~16_combout\ & (((\Mips|BO|reg|Mux42~11_combout\ & \Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux42~16_combout\,
	datab => \Mips|BO|reg|Mux42~18_combout\,
	datac => \Mips|BO|reg|Mux42~11_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux42~19_combout\);

-- Location: LCCOMB_X33_Y12_N20
\Mips|BO|reg|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux42~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux42~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux42~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux42~9_combout\,
	datad => \Mips|BO|reg|Mux42~19_combout\,
	combout => \Mips|BO|reg|Mux42~20_combout\);

-- Location: LCFF_X33_Y12_N21
\Mips|BO|RegB|CurrentState[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux42~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(21));

-- Location: LCFF_X33_Y17_N1
\Mips|BO|RI|CurrentState[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(21),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(21));

-- Location: LCFF_X32_Y19_N3
\Mips|BO|reg|CurrentState[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][5]~regout\);

-- Location: LCFF_X33_Y19_N31
\Mips|BO|reg|CurrentState[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][5]~regout\);

-- Location: LCCOMB_X32_Y19_N2
\Mips|BO|reg|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|RI|CurrentState\(21))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[5][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[5][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[4][5]~regout\,
	combout => \Mips|BO|reg|Mux26~10_combout\);

-- Location: LCFF_X32_Y19_N9
\Mips|BO|reg|CurrentState[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][5]~regout\);

-- Location: LCFF_X33_Y19_N21
\Mips|BO|reg|CurrentState[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][5]~regout\);

-- Location: LCCOMB_X32_Y19_N8
\Mips|BO|reg|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux26~10_combout\ & (\Mips|BO|reg|CurrentState[7][5]~regout\)) # (!\Mips|BO|reg|Mux26~10_combout\ & ((\Mips|BO|reg|CurrentState[6][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux26~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux26~10_combout\,
	datac => \Mips|BO|reg|CurrentState[7][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][5]~regout\,
	combout => \Mips|BO|reg|Mux26~11_combout\);

-- Location: LCFF_X36_Y20_N21
\Mips|BO|reg|CurrentState[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][5]~regout\);

-- Location: LCFF_X36_Y20_N11
\Mips|BO|reg|CurrentState[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][5]~regout\);

-- Location: LCCOMB_X36_Y20_N20
\Mips|BO|reg|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~13_combout\ = (\Mips|BO|reg|Mux26~12_combout\ & (((\Mips|BO|reg|CurrentState[11][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(21)))) # (!\Mips|BO|reg|Mux26~12_combout\ & (\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux26~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[11][5]~regout\,
	combout => \Mips|BO|reg|Mux26~13_combout\);

-- Location: LCCOMB_X32_Y18_N14
\Mips|BO|reg|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux26~13_combout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux26~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux26~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux26~16_combout\);

-- Location: LCCOMB_X32_Y18_N12
\Mips|BO|reg|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~19_combout\ = (\Mips|BO|reg|Mux26~16_combout\ & ((\Mips|BO|reg|Mux26~18_combout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux26~16_combout\ & (((\Mips|BO|reg|Mux26~11_combout\ & \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux26~18_combout\,
	datab => \Mips|BO|reg|Mux26~11_combout\,
	datac => \Mips|BO|reg|Mux26~16_combout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux26~19_combout\);

-- Location: LCFF_X44_Y18_N3
\Mips|BO|reg|CurrentState[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][5]~regout\);

-- Location: LCCOMB_X44_Y18_N2
\Mips|BO|reg|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~0_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][5]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[17][5]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[17][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux26~0_combout\);

-- Location: LCFF_X44_Y18_N5
\Mips|BO|reg|CurrentState[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][5]~regout\);

-- Location: LCCOMB_X44_Y18_N4
\Mips|BO|reg|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~1_combout\ = (\Mips|BO|reg|Mux26~0_combout\ & ((\Mips|BO|reg|CurrentState[29][5]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux26~0_combout\ & (((\Mips|BO|reg|CurrentState[21][5]~regout\ & 
-- \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][5]~regout\,
	datab => \Mips|BO|reg|Mux26~0_combout\,
	datac => \Mips|BO|reg|CurrentState[21][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux26~1_combout\);

-- Location: LCFF_X40_Y19_N21
\Mips|BO|reg|CurrentState[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][5]~regout\);

-- Location: LCCOMB_X41_Y19_N20
\Mips|BO|reg|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[27][5]~regout\) # ((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (((!\Mips|BO|RI|CurrentState\(23) & 
-- \Mips|BO|reg|CurrentState[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[19][5]~regout\,
	combout => \Mips|BO|reg|Mux26~7_combout\);

-- Location: LCCOMB_X40_Y19_N20
\Mips|BO|reg|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux26~7_combout\ & (\Mips|BO|reg|CurrentState[31][5]~regout\)) # (!\Mips|BO|reg|Mux26~7_combout\ & ((\Mips|BO|reg|CurrentState[23][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[31][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[23][5]~regout\,
	datad => \Mips|BO|reg|Mux26~7_combout\,
	combout => \Mips|BO|reg|Mux26~8_combout\);

-- Location: LCFF_X41_Y13_N29
\Mips|BO|reg|CurrentState[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][5]~regout\);

-- Location: LCCOMB_X41_Y13_N28
\Mips|BO|reg|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][5]~regout\) # ((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|CurrentState[16][5]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|CurrentState[16][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux26~4_combout\);

-- Location: LCCOMB_X42_Y15_N18
\Mips|BO|reg|CurrentState[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[24][5]~feeder_combout\ = \Mips|BO|mux2|Output[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[5]~27_combout\,
	combout => \Mips|BO|reg|CurrentState[24][5]~feeder_combout\);

-- Location: LCFF_X42_Y15_N19
\Mips|BO|reg|CurrentState[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[24][5]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][5]~regout\);

-- Location: LCCOMB_X42_Y14_N22
\Mips|BO|reg|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~5_combout\ = (\Mips|BO|reg|Mux26~4_combout\ & ((\Mips|BO|reg|CurrentState[28][5]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux26~4_combout\ & (((\Mips|BO|reg|CurrentState[24][5]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][5]~regout\,
	datab => \Mips|BO|reg|Mux26~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux26~5_combout\);

-- Location: LCCOMB_X42_Y15_N12
\Mips|BO|reg|CurrentState[26][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[26][5]~feeder_combout\ = \Mips|BO|mux2|Output[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[5]~27_combout\,
	combout => \Mips|BO|reg|CurrentState[26][5]~feeder_combout\);

-- Location: LCFF_X42_Y15_N13
\Mips|BO|reg|CurrentState[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[26][5]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][5]~regout\);

-- Location: LCFF_X42_Y14_N27
\Mips|BO|reg|CurrentState[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][5]~regout\);

-- Location: LCCOMB_X42_Y14_N26
\Mips|BO|reg|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~3_combout\ = (\Mips|BO|reg|Mux26~2_combout\ & (((\Mips|BO|reg|CurrentState[30][5]~regout\) # (!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux26~2_combout\ & (\Mips|BO|reg|CurrentState[26][5]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux26~2_combout\,
	datab => \Mips|BO|reg|CurrentState[26][5]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux26~3_combout\);

-- Location: LCCOMB_X40_Y15_N12
\Mips|BO|reg|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux26~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux26~5_combout\,
	datad => \Mips|BO|reg|Mux26~3_combout\,
	combout => \Mips|BO|reg|Mux26~6_combout\);

-- Location: LCCOMB_X40_Y15_N30
\Mips|BO|reg|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux26~6_combout\ & ((\Mips|BO|reg|Mux26~8_combout\))) # (!\Mips|BO|reg|Mux26~6_combout\ & (\Mips|BO|reg|Mux26~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|Mux26~1_combout\,
	datac => \Mips|BO|reg|Mux26~8_combout\,
	datad => \Mips|BO|reg|Mux26~6_combout\,
	combout => \Mips|BO|reg|Mux26~9_combout\);

-- Location: LCCOMB_X29_Y14_N30
\Mips|BO|reg|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux26~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux26~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(25),
	datab => \Mips|BO|reg|Mux26~19_combout\,
	datad => \Mips|BO|reg|Mux26~9_combout\,
	combout => \Mips|BO|reg|Mux26~20_combout\);

-- Location: LCFF_X30_Y14_N31
\Mips|BO|RegA|CurrentState[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux26~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(5));

-- Location: LCCOMB_X30_Y14_N22
\Mips|BO|muxA|Output[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[5]~27_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(5))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|RegA|CurrentState\(5),
	combout => \Mips|BO|muxA|Output[5]~27_combout\);

-- Location: LCCOMB_X31_Y13_N0
\Mips|BO|ULA1|Output[5]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[5]~85_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxB|Output[5]~41_combout\ & \Mips|BO|muxA|Output[5]~27_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[5]~41_combout\) # (\Mips|BO|muxA|Output[5]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[13]~61_combout\,
	datab => \Mips|BO|muxB|Output[5]~41_combout\,
	datac => \Mips|BO|muxA|Output[5]~27_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[5]~85_combout\);

-- Location: LCCOMB_X30_Y14_N10
\Mips|BO|ULA1|Output[5]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[5]~86_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[5]~85_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~10_combout\))) # (!\Mips|BO|ULA1|Output[5]~85_combout\ & (\Mips|BO|ULA1|AddSub|Add0~10_combout\)))) # 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[5]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|AddSub|Add0~10_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[5]~85_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~10_combout\,
	combout => \Mips|BO|ULA1|Output[5]~86_combout\);

-- Location: LCCOMB_X30_Y14_N14
\Mips|BO|ULA1|Output[5]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[5]~135_combout\ = (\Mips|BO|ULA1|Output[5]~86_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[5]~86_combout\,
	combout => \Mips|BO|ULA1|Output[5]~135_combout\);

-- Location: LCFF_X30_Y14_N15
\Mips|BO|ULASaida|CurrentState[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[5]~135_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(5));

-- Location: LCCOMB_X34_Y12_N22
\Mips|BO|mux2|Output[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[5]~27_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(5))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(5),
	combout => \Mips|BO|mux2|Output[5]~27_combout\);

-- Location: LCFF_X41_Y19_N3
\Mips|BO|reg|CurrentState[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][5]~regout\);

-- Location: LCCOMB_X41_Y19_N18
\Mips|BO|reg|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][5]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[19][5]~regout\,
	combout => \Mips|BO|reg|Mux58~7_combout\);

-- Location: LCFF_X40_Y19_N7
\Mips|BO|reg|CurrentState[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][5]~regout\);

-- Location: LCCOMB_X40_Y19_N6
\Mips|BO|reg|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~8_combout\ = (\Mips|BO|reg|Mux58~7_combout\ & (((\Mips|BO|reg|CurrentState[31][5]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux58~7_combout\ & (\Mips|BO|reg|CurrentState[23][5]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[23][5]~regout\,
	datab => \Mips|BO|reg|Mux58~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux58~8_combout\);

-- Location: LCCOMB_X44_Y19_N8
\Mips|BO|reg|CurrentState[29][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[29][5]~feeder_combout\ = \Mips|BO|mux2|Output[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[5]~27_combout\,
	combout => \Mips|BO|reg|CurrentState[29][5]~feeder_combout\);

-- Location: LCFF_X44_Y19_N9
\Mips|BO|reg|CurrentState[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[29][5]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][5]~regout\);

-- Location: LCFF_X43_Y17_N23
\Mips|BO|reg|CurrentState[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][5]~regout\);

-- Location: LCCOMB_X44_Y19_N2
\Mips|BO|reg|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[25][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[25][5]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[17][5]~regout\,
	combout => \Mips|BO|reg|Mux58~0_combout\);

-- Location: LCCOMB_X44_Y19_N24
\Mips|BO|reg|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux58~0_combout\ & (\Mips|BO|reg|CurrentState[29][5]~regout\)) # (!\Mips|BO|reg|Mux58~0_combout\ & ((\Mips|BO|reg|CurrentState[21][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[29][5]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][5]~regout\,
	datad => \Mips|BO|reg|Mux58~0_combout\,
	combout => \Mips|BO|reg|Mux58~1_combout\);

-- Location: LCCOMB_X33_Y19_N10
\Mips|BO|reg|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~9_combout\ = (\Mips|BO|reg|Mux58~6_combout\ & (((\Mips|BO|reg|Mux58~8_combout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux58~6_combout\ & (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux58~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux58~6_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux58~8_combout\,
	datad => \Mips|BO|reg|Mux58~1_combout\,
	combout => \Mips|BO|reg|Mux58~9_combout\);

-- Location: LCFF_X33_Y18_N5
\Mips|BO|reg|CurrentState[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][5]~regout\);

-- Location: LCFF_X33_Y18_N31
\Mips|BO|reg|CurrentState[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][5]~regout\);

-- Location: LCFF_X34_Y16_N3
\Mips|BO|reg|CurrentState[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][5]~regout\);

-- Location: LCCOMB_X34_Y16_N2
\Mips|BO|reg|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[13][5]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[12][5]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[12][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux58~17_combout\);

-- Location: LCCOMB_X33_Y18_N30
\Mips|BO|reg|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux58~17_combout\ & ((\Mips|BO|reg|CurrentState[15][5]~regout\))) # (!\Mips|BO|reg|Mux58~17_combout\ & (\Mips|BO|reg|CurrentState[14][5]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][5]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][5]~regout\,
	datad => \Mips|BO|reg|Mux58~17_combout\,
	combout => \Mips|BO|reg|Mux58~18_combout\);

-- Location: LCFF_X33_Y17_N31
\Mips|BO|reg|CurrentState[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][5]~regout\);

-- Location: LCCOMB_X33_Y17_N12
\Mips|BO|reg|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[2][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[0][5]~regout\,
	combout => \Mips|BO|reg|Mux58~14_combout\);

-- Location: LCFF_X32_Y17_N25
\Mips|BO|reg|CurrentState[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][5]~regout\);

-- Location: LCFF_X32_Y17_N19
\Mips|BO|reg|CurrentState[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][5]~regout\);

-- Location: LCCOMB_X32_Y17_N4
\Mips|BO|reg|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux58~14_combout\ & (\Mips|BO|reg|CurrentState[3][5]~regout\)) # (!\Mips|BO|reg|Mux58~14_combout\ & ((\Mips|BO|reg|CurrentState[1][5]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux58~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux58~14_combout\,
	datac => \Mips|BO|reg|CurrentState[3][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[1][5]~regout\,
	combout => \Mips|BO|reg|Mux58~15_combout\);

-- Location: LCFF_X34_Y19_N1
\Mips|BO|reg|CurrentState[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][5]~regout\);

-- Location: LCFF_X34_Y19_N31
\Mips|BO|reg|CurrentState[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[5]~27_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][5]~regout\);

-- Location: LCCOMB_X34_Y19_N0
\Mips|BO|reg|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][5]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][5]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][5]~regout\,
	combout => \Mips|BO|reg|Mux58~12_combout\);

-- Location: LCCOMB_X36_Y20_N10
\Mips|BO|reg|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~13_combout\ = (\Mips|BO|reg|Mux58~12_combout\ & (((\Mips|BO|reg|CurrentState[11][5]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux58~12_combout\ & (\Mips|BO|reg|CurrentState[9][5]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][5]~regout\,
	datab => \Mips|BO|reg|Mux58~12_combout\,
	datac => \Mips|BO|reg|CurrentState[11][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux58~13_combout\);

-- Location: LCCOMB_X32_Y17_N22
\Mips|BO|reg|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|Mux58~13_combout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux58~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux58~15_combout\,
	datad => \Mips|BO|reg|Mux58~13_combout\,
	combout => \Mips|BO|reg|Mux58~16_combout\);

-- Location: LCCOMB_X33_Y19_N30
\Mips|BO|reg|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][5]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[4][5]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][5]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[4][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux58~10_combout\);

-- Location: LCCOMB_X33_Y19_N20
\Mips|BO|reg|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~11_combout\ = (\Mips|BO|reg|Mux58~10_combout\ & ((\Mips|BO|reg|CurrentState[7][5]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux58~10_combout\ & (((\Mips|BO|reg|CurrentState[6][5]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][5]~regout\,
	datab => \Mips|BO|reg|Mux58~10_combout\,
	datac => \Mips|BO|reg|CurrentState[6][5]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux58~11_combout\);

-- Location: LCCOMB_X32_Y18_N18
\Mips|BO|reg|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux58~16_combout\ & (\Mips|BO|reg|Mux58~18_combout\)) # (!\Mips|BO|reg|Mux58~16_combout\ & ((\Mips|BO|reg|Mux58~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux58~18_combout\,
	datac => \Mips|BO|reg|Mux58~16_combout\,
	datad => \Mips|BO|reg|Mux58~11_combout\,
	combout => \Mips|BO|reg|Mux58~19_combout\);

-- Location: LCCOMB_X28_Y15_N18
\Mips|BO|reg|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux58~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux58~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux58~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux58~9_combout\,
	datad => \Mips|BO|reg|Mux58~19_combout\,
	combout => \Mips|BO|reg|Mux58~20_combout\);

-- Location: LCFF_X28_Y15_N19
\Mips|BO|RegB|CurrentState[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux58~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(5));

-- Location: LCFF_X29_Y14_N29
\Mips|BO|RDM|CurrentState[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(4),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(4));

-- Location: LCFF_X42_Y16_N15
\Mips|BO|reg|CurrentState[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][4]~regout\);

-- Location: LCFF_X43_Y13_N25
\Mips|BO|reg|CurrentState[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][4]~regout\);

-- Location: LCFF_X44_Y14_N21
\Mips|BO|reg|CurrentState[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][4]~regout\);

-- Location: LCCOMB_X44_Y16_N10
\Mips|BO|reg|CurrentState[26][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[26][4]~feeder_combout\ = \Mips|BO|mux2|Output[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[4]~28_combout\,
	combout => \Mips|BO|reg|CurrentState[26][4]~feeder_combout\);

-- Location: LCFF_X44_Y16_N11
\Mips|BO|reg|CurrentState[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[26][4]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][4]~regout\);

-- Location: LCCOMB_X44_Y14_N20
\Mips|BO|reg|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[26][4]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[18][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][4]~regout\,
	combout => \Mips|BO|reg|Mux27~0_combout\);

-- Location: LCCOMB_X43_Y13_N24
\Mips|BO|reg|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux27~0_combout\ & (\Mips|BO|reg|CurrentState[30][4]~regout\)) # (!\Mips|BO|reg|Mux27~0_combout\ & ((\Mips|BO|reg|CurrentState[22][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[30][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][4]~regout\,
	datad => \Mips|BO|reg|Mux27~0_combout\,
	combout => \Mips|BO|reg|Mux27~1_combout\);

-- Location: LCFF_X43_Y17_N31
\Mips|BO|reg|CurrentState[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][4]~regout\);

-- Location: LCFF_X43_Y17_N29
\Mips|BO|reg|CurrentState[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][4]~regout\);

-- Location: LCCOMB_X43_Y17_N28
\Mips|BO|reg|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~3_combout\ = (\Mips|BO|reg|Mux27~2_combout\ & ((\Mips|BO|reg|CurrentState[29][4]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux27~2_combout\ & (((\Mips|BO|reg|CurrentState[25][4]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux27~2_combout\,
	datab => \Mips|BO|reg|CurrentState[29][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[25][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux27~3_combout\);

-- Location: LCCOMB_X40_Y15_N0
\Mips|BO|reg|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux27~3_combout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux27~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux27~3_combout\,
	combout => \Mips|BO|reg|Mux27~6_combout\);

-- Location: LCCOMB_X40_Y15_N2
\Mips|BO|reg|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~9_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux27~6_combout\ & (\Mips|BO|reg|Mux27~8_combout\)) # (!\Mips|BO|reg|Mux27~6_combout\ & ((\Mips|BO|reg|Mux27~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (((\Mips|BO|reg|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux27~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux27~1_combout\,
	datad => \Mips|BO|reg|Mux27~6_combout\,
	combout => \Mips|BO|reg|Mux27~9_combout\);

-- Location: LCFF_X34_Y19_N25
\Mips|BO|reg|CurrentState[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][4]~regout\);

-- Location: LCFF_X35_Y19_N19
\Mips|BO|reg|CurrentState[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][4]~regout\);

-- Location: LCFF_X34_Y19_N11
\Mips|BO|reg|CurrentState[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][4]~regout\);

-- Location: LCCOMB_X34_Y19_N28
\Mips|BO|reg|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[9][4]~regout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((!\Mips|BO|RI|CurrentState\(22) & 
-- \Mips|BO|reg|CurrentState[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[9][4]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|reg|CurrentState[8][4]~regout\,
	combout => \Mips|BO|reg|Mux27~10_combout\);

-- Location: LCCOMB_X34_Y18_N18
\Mips|BO|reg|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~11_combout\ = (\Mips|BO|reg|Mux27~10_combout\ & ((\Mips|BO|reg|CurrentState[11][4]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux27~10_combout\ & (((\Mips|BO|reg|CurrentState[10][4]~regout\ & 
-- \Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][4]~regout\,
	datab => \Mips|BO|reg|CurrentState[10][4]~regout\,
	datac => \Mips|BO|reg|Mux27~10_combout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux27~11_combout\);

-- Location: LCFF_X36_Y18_N9
\Mips|BO|reg|CurrentState[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][4]~regout\);

-- Location: LCCOMB_X37_Y18_N0
\Mips|BO|reg|CurrentState[12][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[12][4]~feeder_combout\ = \Mips|BO|mux2|Output[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[4]~28_combout\,
	combout => \Mips|BO|reg|CurrentState[12][4]~feeder_combout\);

-- Location: LCFF_X37_Y18_N1
\Mips|BO|reg|CurrentState[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[12][4]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][4]~regout\);

-- Location: LCFF_X36_Y18_N31
\Mips|BO|reg|CurrentState[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][4]~regout\);

-- Location: LCCOMB_X36_Y18_N30
\Mips|BO|reg|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~17_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[14][4]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[12][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[14][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux27~17_combout\);

-- Location: LCCOMB_X36_Y18_N8
\Mips|BO|reg|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~18_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux27~17_combout\ & ((\Mips|BO|reg|CurrentState[15][4]~regout\))) # (!\Mips|BO|reg|Mux27~17_combout\ & (\Mips|BO|reg|CurrentState[13][4]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][4]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[15][4]~regout\,
	datad => \Mips|BO|reg|Mux27~17_combout\,
	combout => \Mips|BO|reg|Mux27~18_combout\);

-- Location: LCFF_X35_Y13_N13
\Mips|BO|reg|CurrentState[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][4]~regout\);

-- Location: LCFF_X35_Y13_N3
\Mips|BO|reg|CurrentState[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][4]~regout\);

-- Location: LCCOMB_X35_Y13_N2
\Mips|BO|reg|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|CurrentState[1][4]~regout\)) # (!\Mips|BO|RI|CurrentState\(21) & 
-- ((\Mips|BO|reg|CurrentState[0][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|CurrentState[1][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux27~14_combout\);

-- Location: LCFF_X35_Y15_N17
\Mips|BO|reg|CurrentState[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][4]~regout\);

-- Location: LCFF_X35_Y15_N19
\Mips|BO|reg|CurrentState[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][4]~regout\);

-- Location: LCCOMB_X35_Y15_N14
\Mips|BO|reg|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~15_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux27~14_combout\ & (\Mips|BO|reg|CurrentState[3][4]~regout\)) # (!\Mips|BO|reg|Mux27~14_combout\ & ((\Mips|BO|reg|CurrentState[2][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|reg|Mux27~14_combout\,
	datac => \Mips|BO|reg|CurrentState[3][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][4]~regout\,
	combout => \Mips|BO|reg|Mux27~15_combout\);

-- Location: LCFF_X32_Y19_N7
\Mips|BO|reg|CurrentState[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][4]~regout\);

-- Location: LCFF_X31_Y19_N27
\Mips|BO|reg|CurrentState[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][4]~regout\);

-- Location: LCFF_X31_Y19_N13
\Mips|BO|reg|CurrentState[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][4]~regout\);

-- Location: LCCOMB_X31_Y19_N12
\Mips|BO|reg|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[6][4]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[4][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux27~12_combout\);

-- Location: LCCOMB_X32_Y19_N6
\Mips|BO|reg|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux27~12_combout\ & (\Mips|BO|reg|CurrentState[7][4]~regout\)) # (!\Mips|BO|reg|Mux27~12_combout\ & ((\Mips|BO|reg|CurrentState[5][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][4]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[5][4]~regout\,
	datad => \Mips|BO|reg|Mux27~12_combout\,
	combout => \Mips|BO|reg|Mux27~13_combout\);

-- Location: LCCOMB_X35_Y15_N0
\Mips|BO|reg|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~16_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux27~13_combout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux27~15_combout\,
	datac => \Mips|BO|reg|Mux27~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux27~16_combout\);

-- Location: LCCOMB_X35_Y15_N26
\Mips|BO|reg|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~19_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux27~16_combout\ & ((\Mips|BO|reg|Mux27~18_combout\))) # (!\Mips|BO|reg|Mux27~16_combout\ & (\Mips|BO|reg|Mux27~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (((\Mips|BO|reg|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|Mux27~11_combout\,
	datac => \Mips|BO|reg|Mux27~18_combout\,
	datad => \Mips|BO|reg|Mux27~16_combout\,
	combout => \Mips|BO|reg|Mux27~19_combout\);

-- Location: LCCOMB_X33_Y15_N26
\Mips|BO|reg|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux27~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux27~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux27~9_combout\,
	datad => \Mips|BO|reg|Mux27~19_combout\,
	combout => \Mips|BO|reg|Mux27~20_combout\);

-- Location: LCFF_X30_Y15_N1
\Mips|BO|RegA|CurrentState[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux27~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(4));

-- Location: LCCOMB_X30_Y15_N0
\Mips|BO|muxA|Output[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[4]~28_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(4)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~0_combout\,
	datac => \Mips|BO|RegA|CurrentState\(4),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \Mips|BO|muxA|Output[4]~28_combout\);

-- Location: LCCOMB_X30_Y15_N2
\Mips|BO|ULA1|Output[4]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[4]~97_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\) # ((\Mips|BO|muxA|Output[4]~28_combout\ & \Mips|BO|muxB|Output[4]~43_combout\)))) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[4]~28_combout\) # (\Mips|BO|muxB|Output[4]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[13]~61_combout\,
	datab => \Mips|BO|muxA|Output[4]~28_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|muxB|Output[4]~43_combout\,
	combout => \Mips|BO|ULA1|Output[4]~97_combout\);

-- Location: LCCOMB_X30_Y15_N16
\Mips|BO|ULA1|Output[4]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[4]~98_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[4]~97_combout\ & (\Mips|BO|ULA1|AddSub|Add1~8_combout\)) # (!\Mips|BO|ULA1|Output[4]~97_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~8_combout\))))) # 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[4]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[4]~97_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~8_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~8_combout\,
	combout => \Mips|BO|ULA1|Output[4]~98_combout\);

-- Location: LCCOMB_X30_Y15_N18
\Mips|BO|ULA1|Output[4]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[4]~143_combout\ = (\Mips|BO|ULA1|Output[4]~98_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|ULA1|Output[4]~98_combout\,
	combout => \Mips|BO|ULA1|Output[4]~143_combout\);

-- Location: LCFF_X30_Y15_N19
\Mips|BO|ULASaida|CurrentState[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[4]~143_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(4));

-- Location: LCCOMB_X34_Y12_N0
\Mips|BO|mux2|Output[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[4]~28_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(4))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(4),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \Mips|BO|mux2|Output[4]~28_combout\);

-- Location: LCFF_X43_Y13_N31
\Mips|BO|reg|CurrentState[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][4]~regout\);

-- Location: LCFF_X42_Y13_N3
\Mips|BO|reg|CurrentState[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][4]~regout\);

-- Location: LCCOMB_X43_Y13_N30
\Mips|BO|reg|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~5_combout\ = (\Mips|BO|reg|Mux59~4_combout\ & (((\Mips|BO|reg|CurrentState[28][4]~regout\)) # (!\Mips|BO|RI|CurrentState\(18)))) # (!\Mips|BO|reg|Mux59~4_combout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[20][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux59~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[20][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][4]~regout\,
	combout => \Mips|BO|reg|Mux59~5_combout\);

-- Location: LCCOMB_X44_Y16_N24
\Mips|BO|reg|CurrentState[21][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][4]~feeder_combout\ = \Mips|BO|mux2|Output[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[4]~28_combout\,
	combout => \Mips|BO|reg|CurrentState[21][4]~feeder_combout\);

-- Location: LCFF_X44_Y16_N25
\Mips|BO|reg|CurrentState[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][4]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][4]~regout\);

-- Location: LCFF_X43_Y16_N15
\Mips|BO|reg|CurrentState[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][4]~regout\);

-- Location: LCCOMB_X43_Y16_N2
\Mips|BO|reg|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[21][4]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[21][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[17][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux59~2_combout\);

-- Location: LCCOMB_X43_Y17_N30
\Mips|BO|reg|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux59~2_combout\ & ((\Mips|BO|reg|CurrentState[29][4]~regout\))) # (!\Mips|BO|reg|Mux59~2_combout\ & (\Mips|BO|reg|CurrentState[25][4]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[25][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[29][4]~regout\,
	datad => \Mips|BO|reg|Mux59~2_combout\,
	combout => \Mips|BO|reg|Mux59~3_combout\);

-- Location: LCCOMB_X36_Y13_N24
\Mips|BO|reg|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux59~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux59~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux59~5_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux59~3_combout\,
	combout => \Mips|BO|reg|Mux59~6_combout\);

-- Location: LCCOMB_X42_Y16_N14
\Mips|BO|reg|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~1_combout\ = (\Mips|BO|reg|Mux59~0_combout\ & (((\Mips|BO|reg|CurrentState[30][4]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux59~0_combout\ & (\Mips|BO|reg|CurrentState[22][4]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux59~0_combout\,
	datab => \Mips|BO|reg|CurrentState[22][4]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux59~1_combout\);

-- Location: LCCOMB_X36_Y13_N2
\Mips|BO|reg|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux59~6_combout\ & (\Mips|BO|reg|Mux59~8_combout\)) # (!\Mips|BO|reg|Mux59~6_combout\ & ((\Mips|BO|reg|Mux59~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux59~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux59~6_combout\,
	datad => \Mips|BO|reg|Mux59~1_combout\,
	combout => \Mips|BO|reg|Mux59~9_combout\);

-- Location: LCCOMB_X34_Y19_N10
\Mips|BO|reg|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[9][4]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[8][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[9][4]~regout\,
	combout => \Mips|BO|reg|Mux59~10_combout\);

-- Location: LCCOMB_X34_Y19_N24
\Mips|BO|reg|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux59~10_combout\ & (\Mips|BO|reg|CurrentState[11][4]~regout\)) # (!\Mips|BO|reg|Mux59~10_combout\ & ((\Mips|BO|reg|CurrentState[10][4]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][4]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][4]~regout\,
	datad => \Mips|BO|reg|Mux59~10_combout\,
	combout => \Mips|BO|reg|Mux59~11_combout\);

-- Location: LCCOMB_X31_Y19_N26
\Mips|BO|reg|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|CurrentState[6][4]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[4][4]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][4]~regout\,
	combout => \Mips|BO|reg|Mux59~12_combout\);

-- Location: LCFF_X32_Y19_N25
\Mips|BO|reg|CurrentState[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[4]~28_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][4]~regout\);

-- Location: LCCOMB_X32_Y19_N24
\Mips|BO|reg|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~13_combout\ = (\Mips|BO|reg|Mux59~12_combout\ & (((\Mips|BO|reg|CurrentState[7][4]~regout\) # (!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux59~12_combout\ & (\Mips|BO|reg|CurrentState[5][4]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[5][4]~regout\,
	datab => \Mips|BO|reg|Mux59~12_combout\,
	datac => \Mips|BO|reg|CurrentState[7][4]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux59~13_combout\);

-- Location: LCCOMB_X45_Y15_N30
\Mips|BO|reg|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux59~13_combout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|Mux59~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux59~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux59~13_combout\,
	combout => \Mips|BO|reg|Mux59~16_combout\);

-- Location: LCCOMB_X45_Y15_N20
\Mips|BO|reg|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~19_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux59~16_combout\ & (\Mips|BO|reg|Mux59~18_combout\)) # (!\Mips|BO|reg|Mux59~16_combout\ & ((\Mips|BO|reg|Mux59~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (((\Mips|BO|reg|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux59~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux59~11_combout\,
	datad => \Mips|BO|reg|Mux59~16_combout\,
	combout => \Mips|BO|reg|Mux59~19_combout\);

-- Location: LCCOMB_X29_Y14_N12
\Mips|BO|reg|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux59~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux59~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux59~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux59~9_combout\,
	datad => \Mips|BO|reg|Mux59~19_combout\,
	combout => \Mips|BO|reg|Mux59~20_combout\);

-- Location: LCFF_X29_Y14_N13
\Mips|BO|RegB|CurrentState[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux59~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(4));

-- Location: LCFF_X29_Y15_N25
\Mips|BO|RI|CurrentState[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(12),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(12));

-- Location: LCCOMB_X30_Y17_N30
\Mips|BO|mux1|Output[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux1|Output[1]~1_combout\ = (\Mips|BC|current_state.S7~regout\ & ((\Mips|BO|RI|CurrentState\(12)))) # (!\Mips|BC|current_state.S7~regout\ & (\Mips|BO|RI|CurrentState\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S7~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|RI|CurrentState\(12),
	combout => \Mips|BO|mux1|Output[1]~1_combout\);

-- Location: LCCOMB_X31_Y17_N20
\Mips|BO|reg|Equal0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~22_combout\ = (!\Mips|BC|EscReg~0_combout\ & (\Mips|BO|mux1|Output[2]~2_combout\ & (\Mips|BO|mux1|Output[1]~1_combout\ & \Mips|BO|mux1|Output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|EscReg~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BO|mux1|Output[0]~0_combout\,
	combout => \Mips|BO|reg|Equal0~22_combout\);

-- Location: LCCOMB_X31_Y18_N30
\Mips|BO|reg|Equal0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~35_combout\ = (\Mips|BO|reg|Equal0~22_combout\ & \Mips|BO|reg|Equal0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BO|reg|Equal0~22_combout\,
	datad => \Mips|BO|reg|Equal0~31_combout\,
	combout => \Mips|BO|reg|Equal0~35_combout\);

-- Location: LCFF_X32_Y19_N13
\Mips|BO|reg|CurrentState[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[3]~29_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[7][3]~regout\);

-- Location: LCCOMB_X32_Y19_N12
\Mips|BO|reg|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~13_combout\ = (\Mips|BO|reg|Mux60~12_combout\ & (((\Mips|BO|reg|CurrentState[7][3]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux60~12_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux60~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][3]~regout\,
	combout => \Mips|BO|reg|Mux60~13_combout\);

-- Location: LCCOMB_X36_Y15_N16
\Mips|BO|reg|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux60~13_combout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux60~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux60~13_combout\,
	combout => \Mips|BO|reg|Mux60~16_combout\);

-- Location: LCCOMB_X35_Y18_N22
\Mips|BO|reg|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~18_combout\ = (\Mips|BO|reg|Mux60~17_combout\ & (((\Mips|BO|reg|CurrentState[15][3]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux60~17_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[13][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux60~17_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[15][3]~regout\,
	datad => \Mips|BO|reg|CurrentState[13][3]~regout\,
	combout => \Mips|BO|reg|Mux60~18_combout\);

-- Location: LCCOMB_X36_Y15_N14
\Mips|BO|reg|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~19_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux60~16_combout\ & ((\Mips|BO|reg|Mux60~18_combout\))) # (!\Mips|BO|reg|Mux60~16_combout\ & (\Mips|BO|reg|Mux60~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (((\Mips|BO|reg|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux60~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux60~16_combout\,
	datad => \Mips|BO|reg|Mux60~18_combout\,
	combout => \Mips|BO|reg|Mux60~19_combout\);

-- Location: LCCOMB_X37_Y15_N26
\Mips|BO|reg|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux60~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux60~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux60~9_combout\,
	datab => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux60~19_combout\,
	combout => \Mips|BO|reg|Mux60~20_combout\);

-- Location: LCFF_X29_Y15_N13
\Mips|BO|RegB|CurrentState[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux60~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(3));

-- Location: LCFF_X29_Y15_N27
\Mips|BO|RDM|CurrentState[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(2),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(2));

-- Location: LCCOMB_X29_Y11_N26
\Mips|BO|mux2|Output[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[2]~30_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(2)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|ULASaida|CurrentState\(2),
	datac => \Mips|BO|RDM|CurrentState\(2),
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BO|mux2|Output[2]~30_combout\);

-- Location: LCCOMB_X44_Y16_N6
\Mips|BO|reg|CurrentState[26][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[26][2]~feeder_combout\ = \Mips|BO|mux2|Output[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[2]~30_combout\,
	combout => \Mips|BO|reg|CurrentState[26][2]~feeder_combout\);

-- Location: LCFF_X44_Y16_N7
\Mips|BO|reg|CurrentState[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[26][2]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][2]~regout\);

-- Location: LCFF_X42_Y14_N17
\Mips|BO|reg|CurrentState[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][2]~regout\);

-- Location: LCFF_X45_Y14_N25
\Mips|BO|reg|CurrentState[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][2]~regout\);

-- Location: LCFF_X45_Y14_N3
\Mips|BO|reg|CurrentState[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][2]~regout\);

-- Location: LCCOMB_X45_Y14_N24
\Mips|BO|reg|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[22][2]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[22][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[18][2]~regout\,
	combout => \Mips|BO|reg|Mux61~2_combout\);

-- Location: LCCOMB_X42_Y14_N16
\Mips|BO|reg|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux61~2_combout\ & ((\Mips|BO|reg|CurrentState[30][2]~regout\))) # (!\Mips|BO|reg|Mux61~2_combout\ & (\Mips|BO|reg|CurrentState[26][2]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[26][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[30][2]~regout\,
	datad => \Mips|BO|reg|Mux61~2_combout\,
	combout => \Mips|BO|reg|Mux61~3_combout\);

-- Location: LCFF_X42_Y12_N17
\Mips|BO|reg|CurrentState[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][2]~regout\);

-- Location: LCFF_X43_Y12_N5
\Mips|BO|reg|CurrentState[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][2]~regout\);

-- Location: LCCOMB_X42_Y12_N16
\Mips|BO|reg|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~5_combout\ = (\Mips|BO|reg|Mux61~4_combout\ & (((\Mips|BO|reg|CurrentState[28][2]~regout\)) # (!\Mips|BO|RI|CurrentState\(19)))) # (!\Mips|BO|reg|Mux61~4_combout\ & (\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[24][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux61~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[24][2]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][2]~regout\,
	combout => \Mips|BO|reg|Mux61~5_combout\);

-- Location: LCCOMB_X34_Y15_N4
\Mips|BO|reg|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16)) # ((\Mips|BO|reg|Mux61~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|Mux61~3_combout\,
	datad => \Mips|BO|reg|Mux61~5_combout\,
	combout => \Mips|BO|reg|Mux61~6_combout\);

-- Location: LCFF_X40_Y19_N5
\Mips|BO|reg|CurrentState[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][2]~regout\);

-- Location: LCFF_X40_Y19_N31
\Mips|BO|reg|CurrentState[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][2]~regout\);

-- Location: LCFF_X43_Y19_N11
\Mips|BO|reg|CurrentState[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][2]~regout\);

-- Location: LCFF_X43_Y16_N11
\Mips|BO|reg|CurrentState[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][2]~regout\);

-- Location: LCCOMB_X43_Y16_N10
\Mips|BO|reg|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][2]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[19][2]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[27][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[19][2]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux61~7_combout\);

-- Location: LCCOMB_X40_Y19_N30
\Mips|BO|reg|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux61~7_combout\ & ((\Mips|BO|reg|CurrentState[31][2]~regout\))) # (!\Mips|BO|reg|Mux61~7_combout\ & (\Mips|BO|reg|CurrentState[23][2]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[23][2]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][2]~regout\,
	datad => \Mips|BO|reg|Mux61~7_combout\,
	combout => \Mips|BO|reg|Mux61~8_combout\);

-- Location: LCCOMB_X44_Y16_N30
\Mips|BO|reg|CurrentState[21][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[21][2]~feeder_combout\ = \Mips|BO|mux2|Output[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[2]~30_combout\,
	combout => \Mips|BO|reg|CurrentState[21][2]~feeder_combout\);

-- Location: LCFF_X44_Y16_N31
\Mips|BO|reg|CurrentState[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[21][2]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][2]~regout\);

-- Location: LCFF_X44_Y19_N23
\Mips|BO|reg|CurrentState[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[2]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][2]~regout\);

-- Location: LCCOMB_X44_Y16_N12
\Mips|BO|reg|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~1_combout\ = (\Mips|BO|reg|Mux61~0_combout\ & (((\Mips|BO|reg|CurrentState[29][2]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux61~0_combout\ & (\Mips|BO|reg|CurrentState[21][2]~regout\ & 
-- (\Mips|BO|RI|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux61~0_combout\,
	datab => \Mips|BO|reg|CurrentState[21][2]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[29][2]~regout\,
	combout => \Mips|BO|reg|Mux61~1_combout\);

-- Location: LCCOMB_X34_Y15_N14
\Mips|BO|reg|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux61~6_combout\ & (\Mips|BO|reg|Mux61~8_combout\)) # (!\Mips|BO|reg|Mux61~6_combout\ & ((\Mips|BO|reg|Mux61~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux61~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux61~6_combout\,
	datac => \Mips|BO|reg|Mux61~8_combout\,
	datad => \Mips|BO|reg|Mux61~1_combout\,
	combout => \Mips|BO|reg|Mux61~9_combout\);

-- Location: LCCOMB_X28_Y15_N8
\Mips|BO|reg|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux61~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux61~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux61~19_combout\,
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux61~9_combout\,
	combout => \Mips|BO|reg|Mux61~20_combout\);

-- Location: LCFF_X28_Y15_N9
\Mips|BO|RegB|CurrentState[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux61~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(2));

-- Location: LCFF_X30_Y12_N5
\Mips|BO|RI|CurrentState[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(13),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(13));

-- Location: LCCOMB_X30_Y17_N4
\Mips|BO|mux1|Output[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux1|Output[2]~2_combout\ = (\Mips|BC|current_state.S7~regout\ & (\Mips|BO|RI|CurrentState\(13))) # (!\Mips|BC|current_state.S7~regout\ & ((\Mips|BO|RI|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S7~regout\,
	datac => \Mips|BO|RI|CurrentState\(13),
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|mux1|Output[2]~2_combout\);

-- Location: LCCOMB_X31_Y17_N12
\Mips|BC|EscReg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|EscReg~0_combout\ = (!\Mips|BC|current_state.S7~regout\ & !\Mips|BC|current_state.S4~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S7~regout\,
	datad => \Mips|BC|current_state.S4~regout\,
	combout => \Mips|BC|EscReg~0_combout\);

-- Location: LCCOMB_X31_Y17_N2
\Mips|BO|reg|Equal0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~20_combout\ = (\Mips|BO|mux1|Output[0]~0_combout\ & (!\Mips|BO|mux1|Output[2]~2_combout\ & (\Mips|BO|mux1|Output[1]~1_combout\ & !\Mips|BC|EscReg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|mux1|Output[0]~0_combout\,
	datab => \Mips|BO|mux1|Output[2]~2_combout\,
	datac => \Mips|BO|mux1|Output[1]~1_combout\,
	datad => \Mips|BC|EscReg~0_combout\,
	combout => \Mips|BO|reg|Equal0~20_combout\);

-- Location: LCCOMB_X35_Y18_N30
\Mips|BO|reg|Equal0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Equal0~30_combout\ = (\Mips|BO|reg|Equal0~26_combout\ & \Mips|BO|reg|Equal0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Equal0~26_combout\,
	datad => \Mips|BO|reg|Equal0~20_combout\,
	combout => \Mips|BO|reg|Equal0~30_combout\);

-- Location: LCFF_X35_Y20_N25
\Mips|BO|reg|CurrentState[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][20]~regout\);

-- Location: LCFF_X34_Y18_N13
\Mips|BO|reg|CurrentState[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][20]~regout\);

-- Location: LCCOMB_X34_Y18_N12
\Mips|BO|reg|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~11_combout\ = (\Mips|BO|reg|Mux43~10_combout\ & ((\Mips|BO|reg|CurrentState[11][20]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux43~10_combout\ & (((\Mips|BO|reg|CurrentState[10][20]~regout\ & 
-- \Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux43~10_combout\,
	datab => \Mips|BO|reg|CurrentState[11][20]~regout\,
	datac => \Mips|BO|reg|CurrentState[10][20]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux43~11_combout\);

-- Location: LCFF_X35_Y17_N3
\Mips|BO|reg|CurrentState[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][20]~regout\);

-- Location: LCFF_X36_Y18_N19
\Mips|BO|reg|CurrentState[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][20]~regout\);

-- Location: LCFF_X35_Y17_N23
\Mips|BO|reg|CurrentState[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[20]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][20]~regout\);

-- Location: LCCOMB_X36_Y17_N0
\Mips|BO|reg|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~17_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[14][20]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[12][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][20]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[12][20]~regout\,
	combout => \Mips|BO|reg|Mux43~17_combout\);

-- Location: LCCOMB_X36_Y18_N18
\Mips|BO|reg|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux43~17_combout\ & ((\Mips|BO|reg|CurrentState[15][20]~regout\))) # (!\Mips|BO|reg|Mux43~17_combout\ & (\Mips|BO|reg|CurrentState[13][20]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[13][20]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][20]~regout\,
	datad => \Mips|BO|reg|Mux43~17_combout\,
	combout => \Mips|BO|reg|Mux43~18_combout\);

-- Location: LCCOMB_X32_Y18_N20
\Mips|BO|reg|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~19_combout\ = (\Mips|BO|reg|Mux43~16_combout\ & (((\Mips|BO|reg|Mux43~18_combout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux43~16_combout\ & (\Mips|BO|reg|Mux43~11_combout\ & ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux43~16_combout\,
	datab => \Mips|BO|reg|Mux43~11_combout\,
	datac => \Mips|BO|reg|Mux43~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux43~19_combout\);

-- Location: LCCOMB_X28_Y14_N0
\Mips|BO|reg|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux43~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux43~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux43~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux43~9_combout\,
	datab => \Mips|BO|RI|CurrentState\(20),
	datad => \Mips|BO|reg|Mux43~19_combout\,
	combout => \Mips|BO|reg|Mux43~20_combout\);

-- Location: LCFF_X28_Y14_N1
\Mips|BO|RegB|CurrentState[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux43~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(20));

-- Location: LCFF_X33_Y16_N27
\Mips|BO|RDM|CurrentState[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(19),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(19));

-- Location: LCCOMB_X33_Y16_N26
\Mips|BO|mux2|Output[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[19]~13_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(19))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(19),
	datad => \Mips|BO|ULASaida|CurrentState\(19),
	combout => \Mips|BO|mux2|Output[19]~13_combout\);

-- Location: LCFF_X42_Y15_N5
\Mips|BO|reg|CurrentState[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][19]~regout\);

-- Location: LCCOMB_X43_Y15_N8
\Mips|BO|reg|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~5_combout\ = (\Mips|BO|reg|Mux44~4_combout\ & (((\Mips|BO|reg|CurrentState[28][19]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux44~4_combout\ & (\Mips|BO|reg|CurrentState[24][19]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux44~4_combout\,
	datab => \Mips|BO|reg|CurrentState[24][19]~regout\,
	datac => \Mips|BO|reg|CurrentState[28][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux44~5_combout\);

-- Location: LCCOMB_X44_Y15_N10
\Mips|BO|reg|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[22][19]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((!\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[22][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[18][19]~regout\,
	combout => \Mips|BO|reg|Mux44~2_combout\);

-- Location: LCCOMB_X43_Y15_N30
\Mips|BO|reg|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux44~2_combout\ & (\Mips|BO|reg|CurrentState[30][19]~regout\)) # (!\Mips|BO|reg|Mux44~2_combout\ & ((\Mips|BO|reg|CurrentState[26][19]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][19]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|Mux44~2_combout\,
	datad => \Mips|BO|reg|CurrentState[26][19]~regout\,
	combout => \Mips|BO|reg|Mux44~3_combout\);

-- Location: LCCOMB_X43_Y15_N2
\Mips|BO|reg|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux44~3_combout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux44~5_combout\,
	datad => \Mips|BO|reg|Mux44~3_combout\,
	combout => \Mips|BO|reg|Mux44~6_combout\);

-- Location: LCFF_X41_Y18_N1
\Mips|BO|reg|CurrentState[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][19]~regout\);

-- Location: LCCOMB_X41_Y18_N14
\Mips|BO|reg|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[19][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[27][19]~regout\,
	combout => \Mips|BO|reg|Mux44~7_combout\);

-- Location: LCFF_X40_Y19_N11
\Mips|BO|reg|CurrentState[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][19]~regout\);

-- Location: LCCOMB_X40_Y19_N10
\Mips|BO|reg|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux44~7_combout\ & (\Mips|BO|reg|CurrentState[31][19]~regout\)) # (!\Mips|BO|reg|Mux44~7_combout\ & ((\Mips|BO|reg|CurrentState[23][19]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux44~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux44~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][19]~regout\,
	combout => \Mips|BO|reg|Mux44~8_combout\);

-- Location: LCCOMB_X44_Y19_N4
\Mips|BO|reg|CurrentState[17][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[17][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[17][19]~feeder_combout\);

-- Location: LCFF_X44_Y19_N5
\Mips|BO|reg|CurrentState[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[17][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][19]~regout\);

-- Location: LCCOMB_X43_Y19_N16
\Mips|BO|reg|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~0_combout\ = (\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|RI|CurrentState\(19))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[25][19]~regout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|CurrentState[17][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[25][19]~regout\,
	datad => \Mips|BO|reg|CurrentState[17][19]~regout\,
	combout => \Mips|BO|reg|Mux44~0_combout\);

-- Location: LCCOMB_X43_Y18_N14
\Mips|BO|reg|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~1_combout\ = (\Mips|BO|reg|Mux44~0_combout\ & (((\Mips|BO|reg|CurrentState[29][19]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux44~0_combout\ & (\Mips|BO|reg|CurrentState[21][19]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[21][19]~regout\,
	datab => \Mips|BO|reg|Mux44~0_combout\,
	datac => \Mips|BO|reg|CurrentState[29][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux44~1_combout\);

-- Location: LCCOMB_X36_Y18_N20
\Mips|BO|reg|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux44~6_combout\ & (\Mips|BO|reg|Mux44~8_combout\)) # (!\Mips|BO|reg|Mux44~6_combout\ & ((\Mips|BO|reg|Mux44~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux44~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux44~6_combout\,
	datac => \Mips|BO|reg|Mux44~8_combout\,
	datad => \Mips|BO|reg|Mux44~1_combout\,
	combout => \Mips|BO|reg|Mux44~9_combout\);

-- Location: LCCOMB_X31_Y19_N2
\Mips|BO|reg|CurrentState[6][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[6][19]~feeder_combout\ = \Mips|BO|mux2|Output[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[19]~13_combout\,
	combout => \Mips|BO|reg|CurrentState[6][19]~feeder_combout\);

-- Location: LCFF_X31_Y19_N3
\Mips|BO|reg|CurrentState[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[6][19]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][19]~regout\);

-- Location: LCFF_X31_Y20_N1
\Mips|BO|reg|CurrentState[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[19]~13_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][19]~regout\);

-- Location: LCCOMB_X31_Y20_N0
\Mips|BO|reg|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~10_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[5][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|CurrentState[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[4][19]~regout\,
	datac => \Mips|BO|reg|CurrentState[5][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux44~10_combout\);

-- Location: LCCOMB_X31_Y19_N4
\Mips|BO|reg|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux44~10_combout\ & (\Mips|BO|reg|CurrentState[7][19]~regout\)) # (!\Mips|BO|reg|Mux44~10_combout\ & ((\Mips|BO|reg|CurrentState[6][19]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][19]~regout\,
	datab => \Mips|BO|reg|CurrentState[6][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux44~10_combout\,
	combout => \Mips|BO|reg|Mux44~11_combout\);

-- Location: LCCOMB_X38_Y20_N30
\Mips|BO|reg|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[2][19]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[0][19]~regout\,
	datac => \Mips|BO|reg|CurrentState[2][19]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux44~14_combout\);

-- Location: LCCOMB_X37_Y20_N16
\Mips|BO|reg|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux44~14_combout\ & ((\Mips|BO|reg|CurrentState[3][19]~regout\))) # (!\Mips|BO|reg|Mux44~14_combout\ & (\Mips|BO|reg|CurrentState[1][19]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][19]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][19]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux44~14_combout\,
	combout => \Mips|BO|reg|Mux44~15_combout\);

-- Location: LCCOMB_X36_Y19_N30
\Mips|BO|reg|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux44~13_combout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|Mux44~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux44~13_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|Mux44~15_combout\,
	combout => \Mips|BO|reg|Mux44~16_combout\);

-- Location: LCCOMB_X36_Y19_N16
\Mips|BO|reg|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux44~16_combout\ & (\Mips|BO|reg|Mux44~18_combout\)) # (!\Mips|BO|reg|Mux44~16_combout\ & ((\Mips|BO|reg|Mux44~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux44~18_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux44~11_combout\,
	datad => \Mips|BO|reg|Mux44~16_combout\,
	combout => \Mips|BO|reg|Mux44~19_combout\);

-- Location: LCCOMB_X28_Y12_N6
\Mips|BO|reg|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux44~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux44~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux44~9_combout\,
	datad => \Mips|BO|reg|Mux44~19_combout\,
	combout => \Mips|BO|reg|Mux44~20_combout\);

-- Location: LCFF_X28_Y12_N7
\Mips|BO|RegB|CurrentState[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux44~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(19));

-- Location: LCFF_X33_Y17_N3
\Mips|BO|RI|CurrentState[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(16),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(16));

-- Location: LCCOMB_X28_Y12_N14
\Mips|BO|mux3|Output[18]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[18]~55_combout\ = (\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(18) & ((!\Mips|BC|current_state.S9~regout\)))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|RI|CurrentState\(16) & 
-- \Mips|BC|current_state.S9~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(18),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[18]~55_combout\);

-- Location: LCCOMB_X28_Y12_N22
\Mips|BO|mux3|Output[18]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[18]~56_combout\ = (\Mips|BO|mux3|Output[18]~55_combout\) # ((!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ & \Mips|BO|ULA1|Output[18]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datab => \Mips|BO|mux3|Output[15]~0_combout\,
	datac => \Mips|BO|mux3|Output[18]~55_combout\,
	datad => \Mips|BO|ULA1|Output[18]~76_combout\,
	combout => \Mips|BO|mux3|Output[18]~56_combout\);

-- Location: LCFF_X28_Y12_N23
\Mips|BO|PC|CurrentState[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[18]~56_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(18));

-- Location: LCCOMB_X28_Y12_N2
\Mips|BO|muxA|Output[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[18]~14_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(18)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegA|CurrentState\(18),
	datac => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|PC|CurrentState\(18),
	combout => \Mips|BO|muxA|Output[18]~14_combout\);

-- Location: LCCOMB_X28_Y12_N20
\Mips|BO|ULA1|Output[18]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[18]~75_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[18]~16_combout\ & 
-- ((\Mips|BO|muxA|Output[18]~14_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[18]~16_combout\ & (\Mips|BO|muxA|Output[18]~14_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[18]~16_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|muxA|Output[18]~14_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[18]~75_combout\);

-- Location: LCCOMB_X28_Y12_N10
\Mips|BO|ULA1|Output[18]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[18]~76_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[18]~75_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~36_combout\))) # (!\Mips|BO|ULA1|Output[18]~75_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~36_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[18]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|AddSub|Add0~36_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[18]~75_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~36_combout\,
	combout => \Mips|BO|ULA1|Output[18]~76_combout\);

-- Location: LCCOMB_X28_Y12_N8
\Mips|BO|ULA1|Output[18]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[18]~130_combout\ = (\Mips|BO|ULA1|Output[18]~76_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[18]~76_combout\,
	combout => \Mips|BO|ULA1|Output[18]~130_combout\);

-- Location: LCFF_X28_Y12_N9
\Mips|BO|ULASaida|CurrentState[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[18]~130_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(18));

-- Location: LCCOMB_X33_Y16_N12
\Mips|BO|mux2|Output[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[18]~14_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(18))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(18),
	datad => \Mips|BO|ULASaida|CurrentState\(18),
	combout => \Mips|BO|mux2|Output[18]~14_combout\);

-- Location: LCFF_X43_Y15_N29
\Mips|BO|reg|CurrentState[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][18]~regout\);

-- Location: LCCOMB_X43_Y14_N2
\Mips|BO|reg|CurrentState[18][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[18][18]~feeder_combout\);

-- Location: LCFF_X43_Y14_N3
\Mips|BO|reg|CurrentState[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][18]~regout\);

-- Location: LCFF_X44_Y13_N7
\Mips|BO|reg|CurrentState[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][18]~regout\);

-- Location: LCCOMB_X43_Y13_N8
\Mips|BO|reg|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18)) # ((\Mips|BO|reg|CurrentState[26][18]~regout\)))) # (!\Mips|BO|RI|CurrentState\(19) & (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[18][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[18][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[26][18]~regout\,
	combout => \Mips|BO|reg|Mux45~0_combout\);

-- Location: LCFF_X44_Y15_N31
\Mips|BO|reg|CurrentState[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][18]~regout\);

-- Location: LCCOMB_X43_Y15_N14
\Mips|BO|reg|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux45~0_combout\ & (\Mips|BO|reg|CurrentState[30][18]~regout\)) # (!\Mips|BO|reg|Mux45~0_combout\ & ((\Mips|BO|reg|CurrentState[22][18]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[30][18]~regout\,
	datac => \Mips|BO|reg|Mux45~0_combout\,
	datad => \Mips|BO|reg|CurrentState[22][18]~regout\,
	combout => \Mips|BO|reg|Mux45~1_combout\);

-- Location: LCCOMB_X40_Y15_N18
\Mips|BO|reg|CurrentState[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[27][18]~feeder_combout\);

-- Location: LCFF_X40_Y15_N19
\Mips|BO|reg|CurrentState[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][18]~regout\);

-- Location: LCCOMB_X40_Y15_N20
\Mips|BO|reg|CurrentState[31][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[31][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[31][18]~feeder_combout\);

-- Location: LCFF_X40_Y15_N21
\Mips|BO|reg|CurrentState[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[31][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][18]~regout\);

-- Location: LCCOMB_X41_Y19_N8
\Mips|BO|reg|CurrentState[19][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[19][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[19][18]~feeder_combout\);

-- Location: LCFF_X41_Y19_N9
\Mips|BO|reg|CurrentState[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[19][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][18]~regout\);

-- Location: LCCOMB_X42_Y19_N30
\Mips|BO|reg|CurrentState[23][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[23][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[23][18]~feeder_combout\);

-- Location: LCFF_X42_Y19_N31
\Mips|BO|reg|CurrentState[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[23][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][18]~regout\);

-- Location: LCCOMB_X41_Y19_N28
\Mips|BO|reg|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19)) # ((\Mips|BO|reg|CurrentState[23][18]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[19][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[19][18]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][18]~regout\,
	combout => \Mips|BO|reg|Mux45~7_combout\);

-- Location: LCCOMB_X40_Y15_N10
\Mips|BO|reg|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux45~7_combout\ & ((\Mips|BO|reg|CurrentState[31][18]~regout\))) # (!\Mips|BO|reg|Mux45~7_combout\ & (\Mips|BO|reg|CurrentState[27][18]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[27][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][18]~regout\,
	datad => \Mips|BO|reg|Mux45~7_combout\,
	combout => \Mips|BO|reg|Mux45~8_combout\);

-- Location: LCFF_X40_Y16_N19
\Mips|BO|reg|CurrentState[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[29][18]~regout\);

-- Location: LCFF_X41_Y20_N5
\Mips|BO|reg|CurrentState[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[17][18]~regout\);

-- Location: LCFF_X41_Y20_N27
\Mips|BO|reg|CurrentState[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][18]~regout\);

-- Location: LCCOMB_X41_Y20_N26
\Mips|BO|reg|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[21][18]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[17][18]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[17][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux45~2_combout\);

-- Location: LCFF_X40_Y16_N9
\Mips|BO|reg|CurrentState[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[25][18]~regout\);

-- Location: LCCOMB_X40_Y16_N16
\Mips|BO|reg|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux45~2_combout\ & (\Mips|BO|reg|CurrentState[29][18]~regout\)) # (!\Mips|BO|reg|Mux45~2_combout\ & ((\Mips|BO|reg|CurrentState[25][18]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[29][18]~regout\,
	datac => \Mips|BO|reg|Mux45~2_combout\,
	datad => \Mips|BO|reg|CurrentState[25][18]~regout\,
	combout => \Mips|BO|reg|Mux45~3_combout\);

-- Location: LCCOMB_X38_Y15_N4
\Mips|BO|reg|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux45~3_combout\))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (\Mips|BO|reg|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~5_combout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux45~3_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux45~6_combout\);

-- Location: LCCOMB_X37_Y15_N22
\Mips|BO|reg|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux45~6_combout\ & ((\Mips|BO|reg|Mux45~8_combout\))) # (!\Mips|BO|reg|Mux45~6_combout\ & (\Mips|BO|reg|Mux45~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux45~1_combout\,
	datac => \Mips|BO|reg|Mux45~8_combout\,
	datad => \Mips|BO|reg|Mux45~6_combout\,
	combout => \Mips|BO|reg|Mux45~9_combout\);

-- Location: LCCOMB_X37_Y20_N4
\Mips|BO|reg|CurrentState[3][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[3][18]~feeder_combout\);

-- Location: LCFF_X37_Y20_N5
\Mips|BO|reg|CurrentState[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][18]~regout\);

-- Location: LCCOMB_X38_Y20_N0
\Mips|BO|reg|CurrentState[2][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][18]~feeder_combout\ = \Mips|BO|mux2|Output[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[18]~14_combout\,
	combout => \Mips|BO|reg|CurrentState[2][18]~feeder_combout\);

-- Location: LCFF_X38_Y20_N1
\Mips|BO|reg|CurrentState[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][18]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][18]~regout\);

-- Location: LCCOMB_X38_Y20_N6
\Mips|BO|reg|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~15_combout\ = (\Mips|BO|reg|Mux45~14_combout\ & ((\Mips|BO|reg|CurrentState[3][18]~regout\) # ((!\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|reg|Mux45~14_combout\ & (((\Mips|BO|RI|CurrentState\(17) & 
-- \Mips|BO|reg|CurrentState[2][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~14_combout\,
	datab => \Mips|BO|reg|CurrentState[3][18]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|CurrentState[2][18]~regout\,
	combout => \Mips|BO|reg|Mux45~15_combout\);

-- Location: LCCOMB_X34_Y15_N28
\Mips|BO|reg|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux45~13_combout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux45~15_combout\ & !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~13_combout\,
	datab => \Mips|BO|reg|Mux45~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux45~16_combout\);

-- Location: LCFF_X35_Y18_N19
\Mips|BO|reg|CurrentState[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][18]~regout\);

-- Location: LCFF_X35_Y18_N9
\Mips|BO|reg|CurrentState[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[18]~14_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][18]~regout\);

-- Location: LCCOMB_X35_Y18_N26
\Mips|BO|reg|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~18_combout\ = (\Mips|BO|reg|Mux45~17_combout\ & ((\Mips|BO|reg|CurrentState[15][18]~regout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux45~17_combout\ & (((\Mips|BO|reg|CurrentState[13][18]~regout\ & 
-- \Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~17_combout\,
	datab => \Mips|BO|reg|CurrentState[15][18]~regout\,
	datac => \Mips|BO|reg|CurrentState[13][18]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux45~18_combout\);

-- Location: LCCOMB_X34_Y15_N10
\Mips|BO|reg|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~19_combout\ = (\Mips|BO|reg|Mux45~16_combout\ & (((\Mips|BO|reg|Mux45~18_combout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux45~16_combout\ & (\Mips|BO|reg|Mux45~11_combout\ & ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux45~11_combout\,
	datab => \Mips|BO|reg|Mux45~16_combout\,
	datac => \Mips|BO|reg|Mux45~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux45~19_combout\);

-- Location: LCCOMB_X34_Y15_N16
\Mips|BO|reg|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux45~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux45~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux45~9_combout\,
	datad => \Mips|BO|reg|Mux45~19_combout\,
	combout => \Mips|BO|reg|Mux45~20_combout\);

-- Location: LCFF_X34_Y15_N17
\Mips|BO|RegB|CurrentState[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux45~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(18));

-- Location: LCFF_X33_Y16_N19
\Mips|BO|RDM|CurrentState[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(17),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(17));

-- Location: LCCOMB_X33_Y16_N18
\Mips|BO|mux2|Output[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[17]~15_combout\ = (\Mips|BC|current_state.S4~regout\ & (\Mips|BO|RDM|CurrentState\(17))) # (!\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|ULASaida|CurrentState\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|RDM|CurrentState\(17),
	datad => \Mips|BO|ULASaida|CurrentState\(17),
	combout => \Mips|BO|mux2|Output[17]~15_combout\);

-- Location: LCCOMB_X43_Y19_N0
\Mips|BO|reg|CurrentState[27][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[27][17]~feeder_combout\);

-- Location: LCFF_X43_Y19_N1
\Mips|BO|reg|CurrentState[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][17]~regout\);

-- Location: LCFF_X41_Y18_N25
\Mips|BO|reg|CurrentState[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][17]~regout\);

-- Location: LCCOMB_X43_Y19_N8
\Mips|BO|reg|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[27][17]~regout\) # ((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (((!\Mips|BO|RI|CurrentState\(18) & 
-- \Mips|BO|reg|CurrentState[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[27][17]~regout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|CurrentState[19][17]~regout\,
	combout => \Mips|BO|reg|Mux46~7_combout\);

-- Location: LCFF_X40_Y19_N23
\Mips|BO|reg|CurrentState[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][17]~regout\);

-- Location: LCFF_X40_Y19_N29
\Mips|BO|reg|CurrentState[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][17]~regout\);

-- Location: LCCOMB_X40_Y19_N22
\Mips|BO|reg|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~8_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux46~7_combout\ & (\Mips|BO|reg|CurrentState[31][17]~regout\)) # (!\Mips|BO|reg|Mux46~7_combout\ & ((\Mips|BO|reg|CurrentState[23][17]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux46~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux46~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[23][17]~regout\,
	combout => \Mips|BO|reg|Mux46~8_combout\);

-- Location: LCFF_X43_Y13_N7
\Mips|BO|reg|CurrentState[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][17]~regout\);

-- Location: LCFF_X41_Y17_N31
\Mips|BO|reg|CurrentState[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][17]~regout\);

-- Location: LCCOMB_X41_Y17_N30
\Mips|BO|reg|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~2_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[22][17]~regout\) # ((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[18][17]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[22][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[18][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux46~2_combout\);

-- Location: LCCOMB_X41_Y14_N30
\Mips|BO|reg|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux46~2_combout\ & ((\Mips|BO|reg|CurrentState[30][17]~regout\))) # (!\Mips|BO|reg|Mux46~2_combout\ & (\Mips|BO|reg|CurrentState[26][17]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[26][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[30][17]~regout\,
	datad => \Mips|BO|reg|Mux46~2_combout\,
	combout => \Mips|BO|reg|Mux46~3_combout\);

-- Location: LCFF_X42_Y13_N29
\Mips|BO|reg|CurrentState[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][17]~regout\);

-- Location: LCFF_X42_Y13_N27
\Mips|BO|reg|CurrentState[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][17]~regout\);

-- Location: LCFF_X43_Y13_N5
\Mips|BO|reg|CurrentState[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][17]~regout\);

-- Location: LCFF_X41_Y13_N15
\Mips|BO|reg|CurrentState[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][17]~regout\);

-- Location: LCCOMB_X43_Y13_N4
\Mips|BO|reg|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~4_combout\ = (\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|RI|CurrentState\(18))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[20][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[16][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[20][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[16][17]~regout\,
	combout => \Mips|BO|reg|Mux46~4_combout\);

-- Location: LCCOMB_X42_Y13_N26
\Mips|BO|reg|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~5_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux46~4_combout\ & (\Mips|BO|reg|CurrentState[28][17]~regout\)) # (!\Mips|BO|reg|Mux46~4_combout\ & ((\Mips|BO|reg|CurrentState[24][17]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[28][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[24][17]~regout\,
	datad => \Mips|BO|reg|Mux46~4_combout\,
	combout => \Mips|BO|reg|Mux46~5_combout\);

-- Location: LCCOMB_X40_Y20_N22
\Mips|BO|reg|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux46~3_combout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux46~3_combout\,
	datac => \Mips|BO|reg|Mux46~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux46~6_combout\);

-- Location: LCCOMB_X40_Y20_N12
\Mips|BO|reg|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~9_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux46~6_combout\ & ((\Mips|BO|reg|Mux46~8_combout\))) # (!\Mips|BO|reg|Mux46~6_combout\ & (\Mips|BO|reg|Mux46~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(16) & 
-- (((\Mips|BO|reg|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux46~1_combout\,
	datab => \Mips|BO|reg|Mux46~8_combout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux46~6_combout\,
	combout => \Mips|BO|reg|Mux46~9_combout\);

-- Location: LCFF_X32_Y20_N21
\Mips|BO|reg|CurrentState[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][17]~regout\);

-- Location: LCFF_X31_Y20_N13
\Mips|BO|reg|CurrentState[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][17]~regout\);

-- Location: LCCOMB_X32_Y20_N20
\Mips|BO|reg|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[5][17]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[4][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[4][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][17]~regout\,
	combout => \Mips|BO|reg|Mux46~10_combout\);

-- Location: LCCOMB_X31_Y20_N2
\Mips|BO|reg|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux46~10_combout\ & (\Mips|BO|reg|CurrentState[7][17]~regout\)) # (!\Mips|BO|reg|Mux46~10_combout\ & ((\Mips|BO|reg|CurrentState[6][17]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux46~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux46~10_combout\,
	datac => \Mips|BO|reg|CurrentState[7][17]~regout\,
	datad => \Mips|BO|reg|CurrentState[6][17]~regout\,
	combout => \Mips|BO|reg|Mux46~11_combout\);

-- Location: LCCOMB_X33_Y18_N18
\Mips|BO|reg|CurrentState[14][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[14][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[14][17]~feeder_combout\);

-- Location: LCFF_X33_Y18_N19
\Mips|BO|reg|CurrentState[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[14][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][17]~regout\);

-- Location: LCCOMB_X33_Y18_N20
\Mips|BO|reg|CurrentState[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[15][17]~feeder_combout\ = \Mips|BO|mux2|Output[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[17]~15_combout\,
	combout => \Mips|BO|reg|CurrentState[15][17]~feeder_combout\);

-- Location: LCFF_X33_Y18_N21
\Mips|BO|reg|CurrentState[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[15][17]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][17]~regout\);

-- Location: LCFF_X35_Y12_N27
\Mips|BO|reg|CurrentState[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][17]~regout\);

-- Location: LCCOMB_X35_Y12_N26
\Mips|BO|reg|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[13][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[13][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[12][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux46~17_combout\);

-- Location: LCCOMB_X33_Y18_N12
\Mips|BO|reg|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux46~17_combout\ & ((\Mips|BO|reg|CurrentState[15][17]~regout\))) # (!\Mips|BO|reg|Mux46~17_combout\ & (\Mips|BO|reg|CurrentState[14][17]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[14][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][17]~regout\,
	datad => \Mips|BO|reg|Mux46~17_combout\,
	combout => \Mips|BO|reg|Mux46~18_combout\);

-- Location: LCCOMB_X35_Y21_N28
\Mips|BO|reg|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[10][17]~regout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|CurrentState[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[8][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[10][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux46~12_combout\);

-- Location: LCCOMB_X34_Y21_N14
\Mips|BO|reg|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux46~12_combout\ & (\Mips|BO|reg|CurrentState[11][17]~regout\)) # (!\Mips|BO|reg|Mux46~12_combout\ & ((\Mips|BO|reg|CurrentState[9][17]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][17]~regout\,
	datab => \Mips|BO|reg|CurrentState[9][17]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux46~12_combout\,
	combout => \Mips|BO|reg|Mux46~13_combout\);

-- Location: LCFF_X34_Y21_N17
\Mips|BO|reg|CurrentState[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[17]~15_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][17]~regout\);

-- Location: LCCOMB_X38_Y20_N18
\Mips|BO|reg|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[2][17]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[2][17]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][17]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux46~14_combout\);

-- Location: LCCOMB_X34_Y21_N8
\Mips|BO|reg|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux46~14_combout\ & ((\Mips|BO|reg|CurrentState[3][17]~regout\))) # (!\Mips|BO|reg|Mux46~14_combout\ & (\Mips|BO|reg|CurrentState[1][17]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][17]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[3][17]~regout\,
	datad => \Mips|BO|reg|Mux46~14_combout\,
	combout => \Mips|BO|reg|Mux46~15_combout\);

-- Location: LCCOMB_X34_Y21_N18
\Mips|BO|reg|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~16_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux46~13_combout\)) # (!\Mips|BO|RI|CurrentState\(19) & 
-- ((\Mips|BO|reg|Mux46~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux46~13_combout\,
	datac => \Mips|BO|reg|Mux46~15_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux46~16_combout\);

-- Location: LCCOMB_X41_Y18_N10
\Mips|BO|reg|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux46~16_combout\ & ((\Mips|BO|reg|Mux46~18_combout\))) # (!\Mips|BO|reg|Mux46~16_combout\ & (\Mips|BO|reg|Mux46~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|Mux46~11_combout\,
	datac => \Mips|BO|reg|Mux46~18_combout\,
	datad => \Mips|BO|reg|Mux46~16_combout\,
	combout => \Mips|BO|reg|Mux46~19_combout\);

-- Location: LCCOMB_X28_Y14_N28
\Mips|BO|reg|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux46~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux46~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux46~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux46~9_combout\,
	datad => \Mips|BO|reg|Mux46~19_combout\,
	combout => \Mips|BO|reg|Mux46~20_combout\);

-- Location: LCFF_X28_Y14_N29
\Mips|BO|RegB|CurrentState[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux46~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(17));

-- Location: LCFF_X41_Y13_N17
\Mips|BO|RI|CurrentState[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(18),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(18));

-- Location: LCCOMB_X34_Y14_N2
\Mips|BO|reg|CurrentState[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[3][1]~feeder_combout\ = \Mips|BO|mux2|Output[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[1]~31_combout\,
	combout => \Mips|BO|reg|CurrentState[3][1]~feeder_combout\);

-- Location: LCFF_X34_Y14_N3
\Mips|BO|reg|CurrentState[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[3][1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][1]~regout\);

-- Location: LCCOMB_X34_Y14_N6
\Mips|BO|reg|CurrentState[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[2][1]~feeder_combout\ = \Mips|BO|mux2|Output[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[1]~31_combout\,
	combout => \Mips|BO|reg|CurrentState[2][1]~feeder_combout\);

-- Location: LCFF_X34_Y14_N7
\Mips|BO|reg|CurrentState[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[2][1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][1]~regout\);

-- Location: LCCOMB_X34_Y14_N18
\Mips|BO|reg|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16)) # (\Mips|BO|reg|CurrentState[2][1]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[0][1]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[0][1]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[2][1]~regout\,
	combout => \Mips|BO|reg|Mux62~14_combout\);

-- Location: LCCOMB_X34_Y14_N0
\Mips|BO|reg|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~15_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux62~14_combout\ & ((\Mips|BO|reg|CurrentState[3][1]~regout\))) # (!\Mips|BO|reg|Mux62~14_combout\ & (\Mips|BO|reg|CurrentState[1][1]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][1]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][1]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|Mux62~14_combout\,
	combout => \Mips|BO|reg|Mux62~15_combout\);

-- Location: LCCOMB_X34_Y18_N24
\Mips|BO|reg|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~12_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[10][1]~regout\)) # (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[10][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][1]~regout\,
	combout => \Mips|BO|reg|Mux62~12_combout\);

-- Location: LCCOMB_X34_Y18_N2
\Mips|BO|reg|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~13_combout\ = (\Mips|BO|reg|Mux62~12_combout\ & ((\Mips|BO|reg|CurrentState[11][1]~regout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux62~12_combout\ & (((\Mips|BO|reg|CurrentState[9][1]~regout\ & 
-- \Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][1]~regout\,
	datab => \Mips|BO|reg|CurrentState[9][1]~regout\,
	datac => \Mips|BO|reg|Mux62~12_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux62~13_combout\);

-- Location: LCCOMB_X34_Y14_N14
\Mips|BO|reg|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux62~13_combout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|Mux62~15_combout\ & ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux62~15_combout\,
	datac => \Mips|BO|reg|Mux62~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux62~16_combout\);

-- Location: LCFF_X35_Y12_N29
\Mips|BO|reg|CurrentState[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][1]~regout\);

-- Location: LCFF_X35_Y12_N23
\Mips|BO|reg|CurrentState[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][1]~regout\);

-- Location: LCCOMB_X35_Y12_N22
\Mips|BO|reg|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[13][1]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[13][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[12][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux62~17_combout\);

-- Location: LCFF_X36_Y18_N11
\Mips|BO|reg|CurrentState[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][1]~regout\);

-- Location: LCFF_X36_Y16_N11
\Mips|BO|reg|CurrentState[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][1]~regout\);

-- Location: LCCOMB_X35_Y15_N22
\Mips|BO|reg|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~18_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux62~17_combout\ & ((\Mips|BO|reg|CurrentState[15][1]~regout\))) # (!\Mips|BO|reg|Mux62~17_combout\ & (\Mips|BO|reg|CurrentState[14][1]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux62~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux62~17_combout\,
	datac => \Mips|BO|reg|CurrentState[14][1]~regout\,
	datad => \Mips|BO|reg|CurrentState[15][1]~regout\,
	combout => \Mips|BO|reg|Mux62~18_combout\);

-- Location: LCCOMB_X34_Y14_N28
\Mips|BO|reg|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~19_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux62~16_combout\ & ((\Mips|BO|reg|Mux62~18_combout\))) # (!\Mips|BO|reg|Mux62~16_combout\ & (\Mips|BO|reg|Mux62~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (((\Mips|BO|reg|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux62~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|Mux62~16_combout\,
	datad => \Mips|BO|reg|Mux62~18_combout\,
	combout => \Mips|BO|reg|Mux62~19_combout\);

-- Location: LCFF_X43_Y14_N5
\Mips|BO|reg|CurrentState[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[16][1]~regout\);

-- Location: LCFF_X43_Y13_N3
\Mips|BO|reg|CurrentState[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][1]~regout\);

-- Location: LCCOMB_X43_Y14_N6
\Mips|BO|reg|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19)) # (\Mips|BO|reg|CurrentState[20][1]~regout\)))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[16][1]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[16][1]~regout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[20][1]~regout\,
	combout => \Mips|BO|reg|Mux62~4_combout\);

-- Location: LCFF_X42_Y15_N27
\Mips|BO|reg|CurrentState[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][1]~regout\);

-- Location: LCCOMB_X42_Y15_N26
\Mips|BO|reg|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~5_combout\ = (\Mips|BO|reg|Mux62~4_combout\ & ((\Mips|BO|reg|CurrentState[28][1]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux62~4_combout\ & (((\Mips|BO|reg|CurrentState[24][1]~regout\ & 
-- \Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][1]~regout\,
	datab => \Mips|BO|reg|Mux62~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux62~5_combout\);

-- Location: LCFF_X42_Y14_N31
\Mips|BO|reg|CurrentState[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[30][1]~regout\);

-- Location: LCFF_X42_Y15_N29
\Mips|BO|reg|CurrentState[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][1]~regout\);

-- Location: LCCOMB_X44_Y14_N22
\Mips|BO|reg|CurrentState[22][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[22][1]~feeder_combout\ = \Mips|BO|mux2|Output[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[1]~31_combout\,
	combout => \Mips|BO|reg|CurrentState[22][1]~feeder_combout\);

-- Location: LCFF_X44_Y14_N23
\Mips|BO|reg|CurrentState[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[22][1]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[22][1]~regout\);

-- Location: LCFF_X43_Y14_N19
\Mips|BO|reg|CurrentState[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[1]~31_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][1]~regout\);

-- Location: LCCOMB_X43_Y14_N18
\Mips|BO|reg|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[22][1]~regout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|CurrentState[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[22][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[18][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux62~2_combout\);

-- Location: LCCOMB_X42_Y14_N2
\Mips|BO|reg|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux62~2_combout\ & (\Mips|BO|reg|CurrentState[30][1]~regout\)) # (!\Mips|BO|reg|Mux62~2_combout\ & ((\Mips|BO|reg|CurrentState[26][1]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[30][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][1]~regout\,
	datad => \Mips|BO|reg|Mux62~2_combout\,
	combout => \Mips|BO|reg|Mux62~3_combout\);

-- Location: LCCOMB_X35_Y14_N18
\Mips|BO|reg|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|RI|CurrentState\(17))) # (!\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux62~3_combout\))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux62~5_combout\,
	datad => \Mips|BO|reg|Mux62~3_combout\,
	combout => \Mips|BO|reg|Mux62~6_combout\);

-- Location: LCCOMB_X42_Y20_N30
\Mips|BO|reg|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~1_combout\ = (\Mips|BO|reg|Mux62~0_combout\ & (((\Mips|BO|reg|CurrentState[29][1]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux62~0_combout\ & (\Mips|BO|reg|CurrentState[21][1]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux62~0_combout\,
	datab => \Mips|BO|reg|CurrentState[21][1]~regout\,
	datac => \Mips|BO|reg|CurrentState[29][1]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux62~1_combout\);

-- Location: LCCOMB_X35_Y14_N28
\Mips|BO|reg|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~9_combout\ = (\Mips|BO|reg|Mux62~6_combout\ & ((\Mips|BO|reg|Mux62~8_combout\) # ((!\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|reg|Mux62~6_combout\ & (((\Mips|BO|reg|Mux62~1_combout\ & \Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux62~8_combout\,
	datab => \Mips|BO|reg|Mux62~6_combout\,
	datac => \Mips|BO|reg|Mux62~1_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux62~9_combout\);

-- Location: LCCOMB_X28_Y15_N30
\Mips|BO|reg|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux62~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux62~9_combout\))) # (!\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux62~19_combout\,
	datad => \Mips|BO|reg|Mux62~9_combout\,
	combout => \Mips|BO|reg|Mux62~20_combout\);

-- Location: LCFF_X28_Y15_N31
\Mips|BO|RegB|CurrentState[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux62~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(1));

-- Location: LCFF_X28_Y15_N3
\Mips|BO|RI|CurrentState[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(7),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(7));

-- Location: LCCOMB_X28_Y15_N0
\Mips|BO|muxB|Output[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[9]~33_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|muxB|Output[9]~32_combout\)) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|RI|CurrentState\(7) & !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[9]~32_combout\,
	datab => \Mips|BO|RI|CurrentState\(7),
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \Mips|BO|muxB|Output[9]~33_combout\);

-- Location: LCCOMB_X30_Y19_N24
\Mips|BO|reg|CurrentState[5][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[5][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[5][9]~feeder_combout\);

-- Location: LCFF_X30_Y19_N25
\Mips|BO|reg|CurrentState[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[5][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][9]~regout\);

-- Location: LCFF_X33_Y19_N19
\Mips|BO|reg|CurrentState[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][9]~regout\);

-- Location: LCCOMB_X33_Y19_N18
\Mips|BO|reg|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~10_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[5][9]~regout\) # ((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|CurrentState[4][9]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[5][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[4][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux22~10_combout\);

-- Location: LCFF_X33_Y19_N9
\Mips|BO|reg|CurrentState[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[6][9]~regout\);

-- Location: LCCOMB_X33_Y19_N0
\Mips|BO|reg|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~11_combout\ = (\Mips|BO|reg|Mux22~10_combout\ & ((\Mips|BO|reg|CurrentState[7][9]~regout\) # ((!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux22~10_combout\ & (((\Mips|BO|reg|CurrentState[6][9]~regout\ & 
-- \Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][9]~regout\,
	datab => \Mips|BO|reg|Mux22~10_combout\,
	datac => \Mips|BO|reg|CurrentState[6][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux22~11_combout\);

-- Location: LCFF_X33_Y18_N1
\Mips|BO|reg|CurrentState[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][9]~regout\);

-- Location: LCFF_X33_Y18_N11
\Mips|BO|reg|CurrentState[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][9]~regout\);

-- Location: LCCOMB_X33_Y18_N10
\Mips|BO|reg|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~18_combout\ = (\Mips|BO|reg|Mux22~17_combout\ & (((\Mips|BO|reg|CurrentState[15][9]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux22~17_combout\ & (\Mips|BO|reg|CurrentState[14][9]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux22~17_combout\,
	datab => \Mips|BO|reg|CurrentState[14][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux22~18_combout\);

-- Location: LCCOMB_X37_Y20_N20
\Mips|BO|reg|CurrentState[1][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][9]~feeder_combout\ = \Mips|BO|mux2|Output[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[9]~23_combout\,
	combout => \Mips|BO|reg|CurrentState[1][9]~feeder_combout\);

-- Location: LCFF_X37_Y20_N21
\Mips|BO|reg|CurrentState[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][9]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][9]~regout\);

-- Location: LCFF_X38_Y20_N11
\Mips|BO|reg|CurrentState[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][9]~regout\);

-- Location: LCFF_X38_Y20_N13
\Mips|BO|reg|CurrentState[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][9]~regout\);

-- Location: LCCOMB_X38_Y20_N10
\Mips|BO|reg|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][9]~regout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|CurrentState[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[0][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[2][9]~regout\,
	combout => \Mips|BO|reg|Mux22~14_combout\);

-- Location: LCCOMB_X38_Y20_N8
\Mips|BO|reg|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux22~14_combout\ & (\Mips|BO|reg|CurrentState[3][9]~regout\)) # (!\Mips|BO|reg|Mux22~14_combout\ & ((\Mips|BO|reg|CurrentState[1][9]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[1][9]~regout\,
	datad => \Mips|BO|reg|Mux22~14_combout\,
	combout => \Mips|BO|reg|Mux22~15_combout\);

-- Location: LCFF_X36_Y20_N13
\Mips|BO|reg|CurrentState[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][9]~regout\);

-- Location: LCFF_X35_Y21_N9
\Mips|BO|reg|CurrentState[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][9]~regout\);

-- Location: LCFF_X35_Y21_N19
\Mips|BO|reg|CurrentState[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][9]~regout\);

-- Location: LCCOMB_X35_Y21_N8
\Mips|BO|reg|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][9]~regout\,
	combout => \Mips|BO|reg|Mux22~12_combout\);

-- Location: LCCOMB_X36_Y20_N12
\Mips|BO|reg|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux22~12_combout\ & (\Mips|BO|reg|CurrentState[11][9]~regout\)) # (!\Mips|BO|reg|Mux22~12_combout\ & ((\Mips|BO|reg|CurrentState[9][9]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[11][9]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|CurrentState[9][9]~regout\,
	datad => \Mips|BO|reg|Mux22~12_combout\,
	combout => \Mips|BO|reg|Mux22~13_combout\);

-- Location: LCCOMB_X37_Y20_N12
\Mips|BO|reg|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux22~13_combout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux22~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux22~13_combout\,
	combout => \Mips|BO|reg|Mux22~16_combout\);

-- Location: LCCOMB_X37_Y20_N2
\Mips|BO|reg|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux22~16_combout\ & ((\Mips|BO|reg|Mux22~18_combout\))) # (!\Mips|BO|reg|Mux22~16_combout\ & (\Mips|BO|reg|Mux22~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux22~11_combout\,
	datac => \Mips|BO|reg|Mux22~18_combout\,
	datad => \Mips|BO|reg|Mux22~16_combout\,
	combout => \Mips|BO|reg|Mux22~19_combout\);

-- Location: LCFF_X43_Y20_N17
\Mips|BO|reg|CurrentState[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[9]~23_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][9]~regout\);

-- Location: LCCOMB_X40_Y20_N0
\Mips|BO|reg|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~1_combout\ = (\Mips|BO|reg|Mux22~0_combout\ & ((\Mips|BO|reg|CurrentState[29][9]~regout\) # ((!\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|reg|Mux22~0_combout\ & (((\Mips|BO|reg|CurrentState[21][9]~regout\ & 
-- \Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux22~0_combout\,
	datab => \Mips|BO|reg|CurrentState[29][9]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][9]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux22~1_combout\);

-- Location: LCCOMB_X41_Y12_N2
\Mips|BO|reg|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~5_combout\ = (\Mips|BO|reg|Mux22~4_combout\ & (((\Mips|BO|reg|CurrentState[28][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux22~4_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|CurrentState[24][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux22~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[28][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[24][9]~regout\,
	combout => \Mips|BO|reg|Mux22~5_combout\);

-- Location: LCCOMB_X41_Y14_N4
\Mips|BO|reg|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~3_combout\ = (\Mips|BO|reg|Mux22~2_combout\ & (((\Mips|BO|reg|CurrentState[30][9]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux22~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[26][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux22~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][9]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][9]~regout\,
	combout => \Mips|BO|reg|Mux22~3_combout\);

-- Location: LCCOMB_X40_Y20_N10
\Mips|BO|reg|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~6_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux22~3_combout\))) # (!\Mips|BO|RI|CurrentState\(22) & 
-- (\Mips|BO|reg|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux22~5_combout\,
	datad => \Mips|BO|reg|Mux22~3_combout\,
	combout => \Mips|BO|reg|Mux22~6_combout\);

-- Location: LCCOMB_X40_Y20_N4
\Mips|BO|reg|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux22~6_combout\ & (\Mips|BO|reg|Mux22~8_combout\)) # (!\Mips|BO|reg|Mux22~6_combout\ & ((\Mips|BO|reg|Mux22~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux22~8_combout\,
	datab => \Mips|BO|reg|Mux22~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux22~6_combout\,
	combout => \Mips|BO|reg|Mux22~9_combout\);

-- Location: LCCOMB_X30_Y16_N20
\Mips|BO|reg|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux22~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux22~9_combout\))) # (!\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|reg|Mux22~19_combout\,
	datac => \Mips|BO|reg|Mux22~9_combout\,
	datad => \Mips|BO|RI|CurrentState\(25),
	combout => \Mips|BO|reg|Mux22~20_combout\);

-- Location: LCFF_X30_Y16_N21
\Mips|BO|RegA|CurrentState[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux22~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(9));

-- Location: LCCOMB_X30_Y16_N30
\Mips|BO|muxA|Output[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[9]~23_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(9))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(9),
	datac => \Mips|BO|RegA|CurrentState\(9),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[9]~23_combout\);

-- Location: LCCOMB_X30_Y13_N16
\Mips|BO|ULA1|Output[9]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[9]~110_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[9]~33_combout\ & 
-- ((\Mips|BO|muxA|Output[9]~23_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[9]~33_combout\ & (\Mips|BO|muxA|Output[9]~23_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[9]~33_combout\,
	datab => \Mips|BO|muxA|Output[9]~23_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[9]~110_combout\);

-- Location: LCCOMB_X30_Y13_N18
\Mips|BO|ULA1|Output[9]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[9]~111_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[9]~110_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~18_combout\))) # (!\Mips|BO|ULA1|Output[9]~110_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~18_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[9]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|AddSub|Add0~18_combout\,
	datac => \Mips|BO|ULA1|Output[9]~110_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~18_combout\,
	combout => \Mips|BO|ULA1|Output[9]~111_combout\);

-- Location: LCCOMB_X30_Y13_N12
\Mips|BO|ULA1|Output[9]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[9]~138_combout\ = (\Mips|BO|ULA1|Output[9]~111_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BO|ULA1|Output[9]~111_combout\,
	combout => \Mips|BO|ULA1|Output[9]~138_combout\);

-- Location: LCFF_X30_Y13_N13
\Mips|BO|ULASaida|CurrentState[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[9]~138_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(9));

-- Location: LCCOMB_X30_Y16_N28
\Mips|BO|mux3|Output[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[9]~17_combout\ = (\Mips|BC|current_state.S9~regout\ & (((\Mips|BO|RI|CurrentState\(7))))) # (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULA1|Output[9]~111_combout\ & (!\Mips|BO|operacaoUla|Operation[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[9]~111_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|RI|CurrentState\(7),
	combout => \Mips|BO|mux3|Output[9]~17_combout\);

-- Location: LCCOMB_X30_Y16_N8
\Mips|BO|mux3|Output[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[9]~18_combout\ = (\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULASaida|CurrentState\(9)))) # (!\Mips|BC|current_state.S8~regout\ & (((\Mips|BO|mux3|Output[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(9),
	datad => \Mips|BO|mux3|Output[9]~17_combout\,
	combout => \Mips|BO|mux3|Output[9]~18_combout\);

-- Location: LCFF_X30_Y16_N9
\Mips|BO|PC|CurrentState[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[9]~18_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(9));

-- Location: LCCOMB_X27_Y12_N8
\Mips|BO|muxPC|Output[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[9]~7_combout\ = (\Mips|BC|current_state.S3~regout\ & (\Mips|BO|ULASaida|CurrentState\(9))) # (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BC|current_state.S5~regout\ & (\Mips|BO|ULASaida|CurrentState\(9))) # 
-- (!\Mips|BC|current_state.S5~regout\ & ((\Mips|BO|PC|CurrentState\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(9),
	datab => \Mips|BC|current_state.S3~regout\,
	datac => \Mips|BO|PC|CurrentState\(9),
	datad => \Mips|BC|current_state.S5~regout\,
	combout => \Mips|BO|muxPC|Output[9]~7_combout\);

-- Location: LCFF_X29_Y14_N19
\Mips|BO|RI|CurrentState[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(8),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(8));

-- Location: LCCOMB_X29_Y14_N0
\Mips|BO|muxB|Output[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[8]~34_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(8))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RI|CurrentState\(8)))) # 
-- (!\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RegB|CurrentState\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(8),
	datab => \Mips|BO|RI|CurrentState\(8),
	datac => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[8]~34_combout\);

-- Location: LCCOMB_X29_Y14_N14
\Mips|BO|muxB|Output[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[8]~35_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|muxB|Output[8]~34_combout\)))) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|RI|CurrentState\(6) & ((!\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(6),
	datab => \Mips|BO|muxB|Output[8]~34_combout\,
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \Mips|BO|muxB|Output[8]~35_combout\);

-- Location: LCCOMB_X32_Y13_N14
\Mips|BO|ULA1|Output[8]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[8]~108_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[8]~35_combout\ & 
-- ((\Mips|BO|muxA|Output[8]~24_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[8]~35_combout\ & (!\Mips|BO|ULA1|Output[13]~61_combout\ & \Mips|BO|muxA|Output[8]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|muxB|Output[8]~35_combout\,
	datac => \Mips|BO|ULA1|Output[13]~61_combout\,
	datad => \Mips|BO|muxA|Output[8]~24_combout\,
	combout => \Mips|BO|ULA1|Output[8]~108_combout\);

-- Location: LCCOMB_X31_Y13_N12
\Mips|BO|ULA1|Output[8]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[8]~109_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[8]~108_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~16_combout\))) # (!\Mips|BO|ULA1|Output[8]~108_combout\ & 
-- (\Mips|BO|ULA1|AddSub|Add0~16_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[8]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[8]~108_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add0~16_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~16_combout\,
	combout => \Mips|BO|ULA1|Output[8]~109_combout\);

-- Location: LCCOMB_X31_Y13_N28
\Mips|BO|ULA1|Output[8]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[8]~137_combout\ = (\Mips|BO|ULA1|Output[8]~109_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[8]~109_combout\,
	combout => \Mips|BO|ULA1|Output[8]~137_combout\);

-- Location: LCFF_X31_Y13_N29
\Mips|BO|ULASaida|CurrentState[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[8]~137_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(8));

-- Location: LCCOMB_X27_Y14_N2
\Mips|BO|muxPC|Output[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[8]~6_combout\ = (\Mips|BC|current_state.S3~regout\ & (((\Mips|BO|ULASaida|CurrentState\(8))))) # (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BC|current_state.S5~regout\ & ((\Mips|BO|ULASaida|CurrentState\(8)))) # 
-- (!\Mips|BC|current_state.S5~regout\ & (\Mips|BO|PC|CurrentState\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(8),
	datab => \Mips|BC|current_state.S3~regout\,
	datac => \Mips|BC|current_state.S5~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(8),
	combout => \Mips|BO|muxPC|Output[8]~6_combout\);

-- Location: LCFF_X28_Y15_N25
\Mips|BO|RI|CurrentState[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(5),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(5));

-- Location: LCCOMB_X28_Y15_N28
\Mips|BO|muxB|Output[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[7]~37_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|muxB|Output[7]~36_combout\)) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|RI|CurrentState\(5) & !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[7]~36_combout\,
	datab => \Mips|BO|RI|CurrentState\(5),
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \Mips|BO|muxB|Output[7]~37_combout\);

-- Location: LCCOMB_X30_Y13_N2
\Mips|BO|ULA1|Output[7]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[7]~107_combout\ = (\Mips|BO|ULA1|Output[7]~106_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~14_combout\) # ((!\Mips|BO|operacaoUla|Operation[1]~1_combout\)))) # (!\Mips|BO|ULA1|Output[7]~106_combout\ & 
-- (((\Mips|BO|operacaoUla|Operation[1]~1_combout\ & \Mips|BO|ULA1|AddSub|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[7]~106_combout\,
	datab => \Mips|BO|ULA1|AddSub|Add1~14_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~14_combout\,
	combout => \Mips|BO|ULA1|Output[7]~107_combout\);

-- Location: LCCOMB_X31_Y13_N26
\Mips|BO|ULA1|Output[7]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[7]~136_combout\ = (\Mips|BO|ULA1|Output[7]~107_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[7]~107_combout\,
	combout => \Mips|BO|ULA1|Output[7]~136_combout\);

-- Location: LCFF_X31_Y13_N27
\Mips|BO|ULASaida|CurrentState[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[7]~136_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(7));

-- Location: LCCOMB_X27_Y13_N12
\Mips|BO|muxPC|Output[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[7]~5_combout\ = (\Mips|BC|current_state.S3~regout\ & (((\Mips|BO|ULASaida|CurrentState\(7))))) # (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BC|current_state.S5~regout\ & (\Mips|BO|ULASaida|CurrentState\(7))) # 
-- (!\Mips|BC|current_state.S5~regout\ & ((\Mips|BO|PC|CurrentState\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S3~regout\,
	datab => \Mips|BC|current_state.S5~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(7),
	datad => \Mips|BO|PC|CurrentState\(7),
	combout => \Mips|BO|muxPC|Output[7]~5_combout\);

-- Location: LCCOMB_X28_Y16_N18
\Mips|BO|RI|CurrentState[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RI|CurrentState[28]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(28),
	combout => \Mips|BO|RI|CurrentState[28]~feeder_combout\);

-- Location: LCFF_X28_Y16_N19
\Mips|BO|RI|CurrentState[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RI|CurrentState[28]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(28));

-- Location: LCCOMB_X29_Y15_N14
\Mips|BC|next_state.S8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|next_state.S8~0_combout\ = (!\Mips|BO|RI|CurrentState\(27) & (\Mips|BC|Equal0~0_combout\ & (\Mips|BC|current_state.S1~regout\ & \Mips|BO|RI|CurrentState\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(27),
	datab => \Mips|BC|Equal0~0_combout\,
	datac => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BO|RI|CurrentState\(28),
	combout => \Mips|BC|next_state.S8~0_combout\);

-- Location: LCFF_X29_Y15_N15
\Mips|BC|current_state.S8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|next_state.S8~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S8~regout\);

-- Location: LCCOMB_X32_Y13_N12
\Mips|BO|ULA1|Output[13]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[13]~60_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|ULA1|Output[13]~60_combout\);

-- Location: LCCOMB_X29_Y15_N30
\Mips|BO|operacaoUla|Operation[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|operacaoUla|Operation[2]~2_combout\ = (!\Mips|BO|RI|CurrentState\(2) & (\Mips|BO|RI|CurrentState\(1) & (!\Mips|BO|RI|CurrentState\(0) & \Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(2),
	datab => \Mips|BO|RI|CurrentState\(1),
	datac => \Mips|BO|RI|CurrentState\(0),
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|operacaoUla|Operation[2]~2_combout\);

-- Location: LCCOMB_X32_Y13_N20
\Mips|BO|operacaoUla|Operation[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|operacaoUla|Operation[0]~0_combout\ = ((!\Mips|BO|RI|CurrentState\(0) & !\Mips|BO|RI|CurrentState\(3))) # (!\Mips|BC|current_state.S6~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(0),
	datac => \Mips|BO|RI|CurrentState\(3),
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|operacaoUla|Operation[0]~0_combout\);

-- Location: LCCOMB_X31_Y13_N6
\Mips|BO|ULA1|Output[13]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[13]~61_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (\Mips|BO|ULA1|Output[13]~60_combout\ & (!\Mips|BO|operacaoUla|Operation[2]~2_combout\))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & 
-- (((\Mips|BO|operacaoUla|Operation[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|ULA1|Output[13]~60_combout\,
	datac => \Mips|BO|operacaoUla|Operation[2]~2_combout\,
	datad => \Mips|BO|operacaoUla|Operation[0]~0_combout\,
	combout => \Mips|BO|ULA1|Output[13]~61_combout\);

-- Location: LCCOMB_X32_Y13_N16
\Mips|BO|ULA1|Output[6]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[6]~103_combout\ = (\Mips|BO|muxA|Output[6]~26_combout\ & ((\Mips|BO|muxB|Output[6]~39_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxA|Output[6]~26_combout\ & (!\Mips|BO|ULA1|Output[13]~61_combout\ & 
-- \Mips|BO|muxB|Output[6]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[6]~26_combout\,
	datac => \Mips|BO|ULA1|Output[13]~61_combout\,
	datad => \Mips|BO|muxB|Output[6]~39_combout\,
	combout => \Mips|BO|ULA1|Output[6]~103_combout\);

-- Location: LCCOMB_X30_Y13_N8
\Mips|BO|ULA1|Output[6]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[6]~104_combout\ = (\Mips|BO|ULA1|Output[13]~61_combout\ & (\Mips|BO|ULA1|AddSub|Add1~12_combout\)) # (!\Mips|BO|ULA1|Output[13]~61_combout\ & ((\Mips|BO|ULA1|AddSub|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|ULA1|Output[13]~61_combout\,
	datac => \Mips|BO|ULA1|AddSub|Add1~12_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add0~12_combout\,
	combout => \Mips|BO|ULA1|Output[6]~104_combout\);

-- Location: LCCOMB_X31_Y13_N4
\Mips|BO|ULA1|Output[6]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[6]~105_combout\ = (!\Mips|BO|operacaoUla|Operation[2]~4_combout\ & ((\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[6]~104_combout\))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & 
-- (\Mips|BO|ULA1|Output[6]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datab => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datac => \Mips|BO|ULA1|Output[6]~103_combout\,
	datad => \Mips|BO|ULA1|Output[6]~104_combout\,
	combout => \Mips|BO|ULA1|Output[6]~105_combout\);

-- Location: LCFF_X31_Y13_N5
\Mips|BO|ULASaida|CurrentState[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[6]~105_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(6));

-- Location: LCCOMB_X31_Y13_N16
\Mips|BO|mux3|Output[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[6]~11_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|RI|CurrentState\(4)))) # (!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULA1|Output[6]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULA1|Output[6]~105_combout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|RI|CurrentState\(4),
	combout => \Mips|BO|mux3|Output[6]~11_combout\);

-- Location: LCCOMB_X31_Y13_N24
\Mips|BO|mux3|Output[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[6]~12_combout\ = (\Mips|BO|mux3|Output[6]~11_combout\) # ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(6) & !\Mips|BC|current_state.S9~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|mux3|Output[6]~11_combout\,
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[6]~12_combout\);

-- Location: LCFF_X31_Y13_N25
\Mips|BO|PC|CurrentState[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[6]~12_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(6));

-- Location: LCCOMB_X27_Y13_N22
\Mips|BO|muxPC|Output[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[6]~4_combout\ = (\Mips|BC|current_state.S3~regout\ & (((\Mips|BO|ULASaida|CurrentState\(6))))) # (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BC|current_state.S5~regout\ & (\Mips|BO|ULASaida|CurrentState\(6))) # 
-- (!\Mips|BC|current_state.S5~regout\ & ((\Mips|BO|PC|CurrentState\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S3~regout\,
	datab => \Mips|BC|current_state.S5~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(6),
	combout => \Mips|BO|muxPC|Output[6]~4_combout\);

-- Location: LCFF_X28_Y16_N29
\Mips|BO|RI|CurrentState[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(26),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(26));

-- Location: LCCOMB_X28_Y16_N6
\Mips|BC|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Equal1~0_combout\ = (\Mips|BO|RI|CurrentState\(31) & (!\Mips|BO|RI|CurrentState\(30) & (\Mips|BO|RI|CurrentState\(27) & !\Mips|BO|RI|CurrentState\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(31),
	datab => \Mips|BO|RI|CurrentState\(30),
	datac => \Mips|BO|RI|CurrentState\(27),
	datad => \Mips|BO|RI|CurrentState\(28),
	combout => \Mips|BC|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y16_N18
\Mips|BC|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Selector4~0_combout\ = (\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RI|CurrentState\(29)) # ((!\Mips|BC|Equal1~0_combout\) # (!\Mips|BO|RI|CurrentState\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S2~regout\,
	datab => \Mips|BO|RI|CurrentState\(29),
	datac => \Mips|BO|RI|CurrentState\(26),
	datad => \Mips|BC|Equal1~0_combout\,
	combout => \Mips|BC|Selector4~0_combout\);

-- Location: LCFF_X27_Y16_N19
\Mips|BC|current_state.S5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|Selector4~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S5~regout\);

-- Location: LCCOMB_X30_Y14_N18
\Mips|BO|mux3|Output[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[5]~9_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(3))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULA1|Output[5]~135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BO|ULA1|Output[5]~135_combout\,
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[5]~9_combout\);

-- Location: LCCOMB_X30_Y14_N20
\Mips|BO|mux3|Output[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[5]~10_combout\ = (\Mips|BO|mux3|Output[5]~9_combout\) # ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(5) & !\Mips|BC|current_state.S9~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(5),
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|mux3|Output[5]~9_combout\,
	combout => \Mips|BO|mux3|Output[5]~10_combout\);

-- Location: LCFF_X30_Y14_N21
\Mips|BO|PC|CurrentState[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[5]~10_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(5));

-- Location: LCCOMB_X27_Y14_N0
\Mips|BO|muxPC|Output[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[5]~3_combout\ = (\Mips|BC|current_state.S3~regout\ & (\Mips|BO|ULASaida|CurrentState\(5))) # (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BC|current_state.S5~regout\ & (\Mips|BO|ULASaida|CurrentState\(5))) # 
-- (!\Mips|BC|current_state.S5~regout\ & ((\Mips|BO|PC|CurrentState\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(5),
	datab => \Mips|BC|current_state.S3~regout\,
	datac => \Mips|BC|current_state.S5~regout\,
	datad => \Mips|BO|PC|CurrentState\(5),
	combout => \Mips|BO|muxPC|Output[5]~3_combout\);

-- Location: LCFF_X28_Y16_N21
\Mips|BO|RI|CurrentState[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(27),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(27));

-- Location: LCCOMB_X28_Y16_N26
\Mips|BC|next_state.S9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|next_state.S9~3_combout\ = (\Mips|BC|Equal1~0_combout\ & (!\Mips|BO|RI|CurrentState\(26) & ((\Mips|BO|RI|CurrentState\(27)) # (!\Mips|BC|Equal0~0_combout\)))) # (!\Mips|BC|Equal1~0_combout\ & (((\Mips|BO|RI|CurrentState\(27))) # 
-- (!\Mips|BC|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|Equal1~0_combout\,
	datab => \Mips|BC|Equal0~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(27),
	datad => \Mips|BO|RI|CurrentState\(26),
	combout => \Mips|BC|next_state.S9~3_combout\);

-- Location: LCCOMB_X28_Y16_N8
\Mips|BC|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Equal1~1_combout\ = (\Mips|BO|RI|CurrentState\(26) & \Mips|BC|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(26),
	datad => \Mips|BC|Equal1~0_combout\,
	combout => \Mips|BC|Equal1~1_combout\);

-- Location: LCCOMB_X28_Y16_N16
\Mips|BC|next_state~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|next_state~10_combout\ = (\Mips|BC|Equal1~1_combout\) # ((\Mips|BC|Equal0~0_combout\ & ((!\Mips|BO|RI|CurrentState\(28)) # (!\Mips|BO|RI|CurrentState\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(27),
	datab => \Mips|BC|Equal0~0_combout\,
	datac => \Mips|BC|Equal1~1_combout\,
	datad => \Mips|BO|RI|CurrentState\(28),
	combout => \Mips|BC|next_state~10_combout\);

-- Location: LCCOMB_X28_Y16_N24
\Mips|BC|next_state.S9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|next_state.S9~2_combout\ = (\Mips|BC|next_state.S9~3_combout\ & (\Mips|BC|next_state~10_combout\ & \Mips|BC|current_state.S1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|next_state.S9~3_combout\,
	datac => \Mips|BC|next_state~10_combout\,
	datad => \Mips|BC|current_state.S1~regout\,
	combout => \Mips|BC|next_state.S9~2_combout\);

-- Location: LCFF_X28_Y16_N25
\Mips|BC|current_state.S9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|next_state.S9~2_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S9~regout\);

-- Location: LCCOMB_X29_Y15_N6
\Mips|BO|mux3|Output[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[4]~7_combout\ = (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(2))) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULA1|Output[4]~143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|RI|CurrentState\(2),
	datad => \Mips|BO|ULA1|Output[4]~143_combout\,
	combout => \Mips|BO|mux3|Output[4]~7_combout\);

-- Location: LCCOMB_X30_Y15_N10
\Mips|BO|mux3|Output[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[4]~8_combout\ = (\Mips|BO|mux3|Output[4]~7_combout\) # ((\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & \Mips|BO|ULASaida|CurrentState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BO|mux3|Output[4]~7_combout\,
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \Mips|BO|mux3|Output[4]~8_combout\);

-- Location: LCFF_X30_Y15_N11
\Mips|BO|PC|CurrentState[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[4]~8_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(4));

-- Location: LCCOMB_X27_Y15_N8
\Mips|BO|muxPC|Output[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[4]~2_combout\ = (\Mips|BC|current_state.S5~regout\ & (\Mips|BO|ULASaida|CurrentState\(4))) # (!\Mips|BC|current_state.S5~regout\ & ((\Mips|BC|current_state.S3~regout\ & (\Mips|BO|ULASaida|CurrentState\(4))) # 
-- (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BO|PC|CurrentState\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(4),
	datab => \Mips|BO|PC|CurrentState\(4),
	datac => \Mips|BC|current_state.S5~regout\,
	datad => \Mips|BC|current_state.S3~regout\,
	combout => \Mips|BO|muxPC|Output[4]~2_combout\);

-- Location: LCFF_X28_Y16_N9
\Mips|BO|RI|CurrentState[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(30),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(30));

-- Location: LCCOMB_X28_Y16_N30
\Mips|BC|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Equal0~0_combout\ = (!\Mips|BO|RI|CurrentState\(31) & (!\Mips|BO|RI|CurrentState\(30) & (!\Mips|BO|RI|CurrentState\(29) & !\Mips|BO|RI|CurrentState\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(31),
	datab => \Mips|BO|RI|CurrentState\(30),
	datac => \Mips|BO|RI|CurrentState\(29),
	datad => \Mips|BO|RI|CurrentState\(26),
	combout => \Mips|BC|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y15_N22
\Mips|BC|next_state.S6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|next_state.S6~0_combout\ = (!\Mips|BO|RI|CurrentState\(27) & (\Mips|BC|Equal0~0_combout\ & (\Mips|BC|current_state.S1~regout\ & !\Mips|BO|RI|CurrentState\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(27),
	datab => \Mips|BC|Equal0~0_combout\,
	datac => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BO|RI|CurrentState\(28),
	combout => \Mips|BC|next_state.S6~0_combout\);

-- Location: LCFF_X29_Y15_N23
\Mips|BC|current_state.S6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|next_state.S6~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S6~regout\);

-- Location: LCCOMB_X29_Y15_N12
\Mips|BO|muxB|Output[3]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[3]~44_combout\ = (\Mips|BC|current_state.S0~regout\ & ((\Mips|BC|current_state.S2~regout\ & (\Mips|BO|RI|CurrentState\(3))) # (!\Mips|BC|current_state.S2~regout\ & ((\Mips|BO|RegB|CurrentState\(3)))))) # 
-- (!\Mips|BC|current_state.S0~regout\ & (((!\Mips|BC|current_state.S2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(3),
	datab => \Mips|BC|current_state.S0~regout\,
	datac => \Mips|BO|RegB|CurrentState\(3),
	datad => \Mips|BC|current_state.S2~regout\,
	combout => \Mips|BO|muxB|Output[3]~44_combout\);

-- Location: LCCOMB_X29_Y15_N16
\Mips|BO|muxB|Output[3]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[3]~45_combout\ = (\Mips|BC|current_state.S1~regout\ & (((\Mips|BO|RI|CurrentState\(1))))) # (!\Mips|BC|current_state.S1~regout\ & ((\Mips|BO|muxB|Output[3]~44_combout\) # ((!\Mips|BC|current_state.S0~regout\ & 
-- \Mips|BO|RI|CurrentState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S0~regout\,
	datab => \Mips|BO|RI|CurrentState\(1),
	datac => \Mips|BC|current_state.S1~regout\,
	datad => \Mips|BO|muxB|Output[3]~44_combout\,
	combout => \Mips|BO|muxB|Output[3]~45_combout\);

-- Location: LCCOMB_X30_Y11_N8
\Mips|BO|ULA1|Output[3]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[3]~123_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[3]~29_combout\ & 
-- ((\Mips|BO|muxB|Output[3]~45_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxA|Output[3]~29_combout\ & (\Mips|BO|muxB|Output[3]~45_combout\ & !\Mips|BO|ULA1|Output[13]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[3]~29_combout\,
	datab => \Mips|BO|muxB|Output[3]~45_combout\,
	datac => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datad => \Mips|BO|ULA1|Output[13]~61_combout\,
	combout => \Mips|BO|ULA1|Output[3]~123_combout\);

-- Location: LCCOMB_X30_Y11_N30
\Mips|BO|ULA1|Output[3]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[3]~124_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[3]~123_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~6_combout\))) # (!\Mips|BO|ULA1|Output[3]~123_combout\ & (\Mips|BO|ULA1|AddSub|Add0~6_combout\)))) 
-- # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[3]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|AddSub|Add0~6_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[3]~123_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~6_combout\,
	combout => \Mips|BO|ULA1|Output[3]~124_combout\);

-- Location: LCCOMB_X29_Y11_N10
\Mips|BO|ULA1|Output[3]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[3]~142_combout\ = (\Mips|BO|ULA1|Output[3]~124_combout\ & ((!\Mips|BC|current_state.S6~regout\) # (!\Mips|BO|RI|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BC|current_state.S6~regout\,
	datad => \Mips|BO|ULA1|Output[3]~124_combout\,
	combout => \Mips|BO|ULA1|Output[3]~142_combout\);

-- Location: LCFF_X28_Y11_N15
\Mips|BO|ULASaida|CurrentState[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|ULA1|Output[3]~142_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(3));

-- Location: LCCOMB_X28_Y11_N26
\Mips|BO|muxPC|Output[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[3]~1_combout\ = (\Mips|BC|current_state.S5~regout\ & (\Mips|BO|ULASaida|CurrentState\(3))) # (!\Mips|BC|current_state.S5~regout\ & ((\Mips|BC|current_state.S3~regout\ & (\Mips|BO|ULASaida|CurrentState\(3))) # 
-- (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BO|PC|CurrentState\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S5~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(3),
	datad => \Mips|BC|current_state.S3~regout\,
	combout => \Mips|BO|muxPC|Output[3]~1_combout\);

-- Location: LCFF_X28_Y15_N15
\Mips|BO|RI|CurrentState[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(3),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(3));

-- Location: LCCOMB_X32_Y13_N2
\Mips|BO|operacaoUla|Operation[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|operacaoUla|Operation[1]~1_combout\ = (\Mips|BO|RI|CurrentState\(3)) # (((!\Mips|BO|RI|CurrentState\(0) & !\Mips|BO|RI|CurrentState\(2))) # (!\Mips|BC|current_state.S6~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(0),
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|RI|CurrentState\(2),
	datad => \Mips|BC|current_state.S6~regout\,
	combout => \Mips|BO|operacaoUla|Operation[1]~1_combout\);

-- Location: LCCOMB_X30_Y15_N28
\Mips|BO|mux3|Output[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[2]~4_combout\ = (\Mips|BO|mux3|Output[2]~3_combout\) # ((!\Mips|BC|current_state.S9~regout\ & (\Mips|BO|ULASaida|CurrentState\(2) & \Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|mux3|Output[2]~3_combout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(2),
	datad => \Mips|BC|current_state.S8~regout\,
	combout => \Mips|BO|mux3|Output[2]~4_combout\);

-- Location: LCFF_X30_Y15_N29
\Mips|BO|PC|CurrentState[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[2]~4_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(2));

-- Location: LCCOMB_X30_Y15_N22
\Mips|BO|muxA|Output[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[2]~30_combout\ = (\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|PC|CurrentState\(2)))) # (!\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|RegA|CurrentState\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegA|CurrentState\(2),
	datac => \Mips|BC|WideOr8~0_combout\,
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \Mips|BO|muxA|Output[2]~30_combout\);

-- Location: LCCOMB_X30_Y15_N14
\Mips|BO|ULA1|Output[2]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[2]~95_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[13]~61_combout\)))) # (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxB|Output[2]~47_combout\ & 
-- ((\Mips|BO|muxA|Output[2]~30_combout\) # (!\Mips|BO|ULA1|Output[13]~61_combout\))) # (!\Mips|BO|muxB|Output[2]~47_combout\ & (!\Mips|BO|ULA1|Output[13]~61_combout\ & \Mips|BO|muxA|Output[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[2]~47_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[13]~61_combout\,
	datad => \Mips|BO|muxA|Output[2]~30_combout\,
	combout => \Mips|BO|ULA1|Output[2]~95_combout\);

-- Location: LCCOMB_X30_Y15_N8
\Mips|BO|ULA1|Output[2]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[2]~96_combout\ = (\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|ULA1|Output[2]~95_combout\ & ((\Mips|BO|ULA1|AddSub|Add1~4_combout\))) # (!\Mips|BO|ULA1|Output[2]~95_combout\ & (\Mips|BO|ULA1|AddSub|Add0~4_combout\)))) # 
-- (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & (((\Mips|BO|ULA1|Output[2]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|AddSub|Add0~4_combout\,
	datab => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	datac => \Mips|BO|ULA1|Output[2]~95_combout\,
	datad => \Mips|BO|ULA1|AddSub|Add1~4_combout\,
	combout => \Mips|BO|ULA1|Output[2]~96_combout\);

-- Location: LCCOMB_X30_Y15_N4
\Mips|BO|ULA1|Output[2]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[2]~141_combout\ = (\Mips|BO|ULA1|Output[2]~96_combout\ & ((!\Mips|BO|RI|CurrentState\(3)) # (!\Mips|BC|current_state.S6~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BO|ULA1|Output[2]~96_combout\,
	datac => \Mips|BO|RI|CurrentState\(3),
	combout => \Mips|BO|ULA1|Output[2]~141_combout\);

-- Location: LCFF_X30_Y15_N5
\Mips|BO|ULASaida|CurrentState[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[2]~141_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(2));

-- Location: LCCOMB_X28_Y11_N4
\Mips|BO|muxPC|Output[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxPC|Output[2]~0_combout\ = (\Mips|BC|current_state.S3~regout\ & (((\Mips|BO|ULASaida|CurrentState\(2))))) # (!\Mips|BC|current_state.S3~regout\ & ((\Mips|BC|current_state.S5~regout\ & ((\Mips|BO|ULASaida|CurrentState\(2)))) # 
-- (!\Mips|BC|current_state.S5~regout\ & (\Mips|BO|PC|CurrentState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(2),
	datab => \Mips|BC|current_state.S3~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(2),
	datad => \Mips|BC|current_state.S5~regout\,
	combout => \Mips|BO|muxPC|Output[2]~0_combout\);

-- Location: LCCOMB_X28_Y16_N10
\Mips|BO|RI|CurrentState[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|RI|CurrentState[20]~feeder_combout\ = \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(20),
	combout => \Mips|BO|RI|CurrentState[20]~feeder_combout\);

-- Location: LCFF_X28_Y16_N11
\Mips|BO|RI|CurrentState[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|RI|CurrentState[20]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(20));

-- Location: LCFF_X41_Y20_N11
\Mips|BO|reg|CurrentState[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][16]~regout\);

-- Location: LCCOMB_X41_Y20_N10
\Mips|BO|reg|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][16]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[21][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux47~2_combout\);

-- Location: LCCOMB_X40_Y16_N6
\Mips|BO|reg|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~3_combout\ = (\Mips|BO|reg|Mux47~2_combout\ & ((\Mips|BO|reg|CurrentState[29][16]~regout\) # ((!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux47~2_combout\ & (((\Mips|BO|RI|CurrentState\(19) & 
-- \Mips|BO|reg|CurrentState[25][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[29][16]~regout\,
	datab => \Mips|BO|reg|Mux47~2_combout\,
	datac => \Mips|BO|RI|CurrentState\(19),
	datad => \Mips|BO|reg|CurrentState[25][16]~regout\,
	combout => \Mips|BO|reg|Mux47~3_combout\);

-- Location: LCFF_X42_Y13_N15
\Mips|BO|reg|CurrentState[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[24][16]~regout\);

-- Location: LCCOMB_X42_Y13_N14
\Mips|BO|reg|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~4_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|CurrentState[24][16]~regout\))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (\Mips|BO|reg|CurrentState[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[24][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux47~4_combout\);

-- Location: LCFF_X42_Y13_N23
\Mips|BO|reg|CurrentState[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[28][16]~regout\);

-- Location: LCCOMB_X42_Y13_N22
\Mips|BO|reg|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~5_combout\ = (\Mips|BO|reg|Mux47~4_combout\ & (((\Mips|BO|reg|CurrentState[28][16]~regout\) # (!\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|reg|Mux47~4_combout\ & (\Mips|BO|reg|CurrentState[20][16]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[20][16]~regout\,
	datab => \Mips|BO|reg|Mux47~4_combout\,
	datac => \Mips|BO|reg|CurrentState[28][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux47~5_combout\);

-- Location: LCCOMB_X37_Y15_N18
\Mips|BO|reg|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~6_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux47~3_combout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|Mux47~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux47~3_combout\,
	datac => \Mips|BO|reg|Mux47~5_combout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux47~6_combout\);

-- Location: LCCOMB_X41_Y17_N20
\Mips|BO|reg|CurrentState[18][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[18][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[18][16]~feeder_combout\);

-- Location: LCFF_X41_Y17_N21
\Mips|BO|reg|CurrentState[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[18][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[18][16]~regout\);

-- Location: LCFF_X41_Y14_N15
\Mips|BO|reg|CurrentState[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][16]~regout\);

-- Location: LCCOMB_X41_Y14_N14
\Mips|BO|reg|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~0_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|CurrentState[26][16]~regout\) # (\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & (\Mips|BO|reg|CurrentState[18][16]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[18][16]~regout\,
	datac => \Mips|BO|reg|CurrentState[26][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux47~0_combout\);

-- Location: LCCOMB_X43_Y15_N22
\Mips|BO|reg|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~1_combout\ = (\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux47~0_combout\ & (\Mips|BO|reg|CurrentState[30][16]~regout\)) # (!\Mips|BO|reg|Mux47~0_combout\ & ((\Mips|BO|reg|CurrentState[22][16]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[30][16]~regout\,
	datac => \Mips|BO|reg|CurrentState[22][16]~regout\,
	datad => \Mips|BO|reg|Mux47~0_combout\,
	combout => \Mips|BO|reg|Mux47~1_combout\);

-- Location: LCCOMB_X38_Y17_N18
\Mips|BO|reg|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~7_combout\ = (\Mips|BO|RI|CurrentState\(18) & (((\Mips|BO|reg|CurrentState[23][16]~regout\) # (\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|CurrentState[19][16]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(18),
	datab => \Mips|BO|reg|CurrentState[19][16]~regout\,
	datac => \Mips|BO|reg|CurrentState[23][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux47~7_combout\);

-- Location: LCCOMB_X37_Y18_N24
\Mips|BO|reg|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~8_combout\ = (\Mips|BO|reg|Mux47~7_combout\ & (((\Mips|BO|reg|CurrentState[31][16]~regout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux47~7_combout\ & (\Mips|BO|reg|CurrentState[27][16]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[27][16]~regout\,
	datab => \Mips|BO|reg|Mux47~7_combout\,
	datac => \Mips|BO|reg|CurrentState[31][16]~regout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux47~8_combout\);

-- Location: LCCOMB_X37_Y15_N28
\Mips|BO|reg|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux47~6_combout\ & ((\Mips|BO|reg|Mux47~8_combout\))) # (!\Mips|BO|reg|Mux47~6_combout\ & (\Mips|BO|reg|Mux47~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (\Mips|BO|reg|Mux47~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux47~6_combout\,
	datac => \Mips|BO|reg|Mux47~1_combout\,
	datad => \Mips|BO|reg|Mux47~8_combout\,
	combout => \Mips|BO|reg|Mux47~9_combout\);

-- Location: LCCOMB_X30_Y19_N2
\Mips|BO|reg|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~13_combout\ = (\Mips|BO|reg|Mux47~12_combout\ & (((\Mips|BO|reg|CurrentState[7][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(16)))) # (!\Mips|BO|reg|Mux47~12_combout\ & (\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[5][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux47~12_combout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[7][16]~regout\,
	datad => \Mips|BO|reg|CurrentState[5][16]~regout\,
	combout => \Mips|BO|reg|Mux47~13_combout\);

-- Location: LCFF_X37_Y15_N15
\Mips|BO|reg|CurrentState[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[3][16]~regout\);

-- Location: LCCOMB_X38_Y19_N2
\Mips|BO|reg|CurrentState[0][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[0][16]~feeder_combout\ = \Mips|BO|mux2|Output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[16]~16_combout\,
	combout => \Mips|BO|reg|CurrentState[0][16]~feeder_combout\);

-- Location: LCFF_X38_Y19_N3
\Mips|BO|reg|CurrentState[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[0][16]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][16]~regout\);

-- Location: LCCOMB_X38_Y19_N6
\Mips|BO|reg|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~14_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|CurrentState[1][16]~regout\)) # (!\Mips|BO|RI|CurrentState\(16) & 
-- ((\Mips|BO|reg|CurrentState[0][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][16]~regout\,
	datab => \Mips|BO|reg|CurrentState[0][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux47~14_combout\);

-- Location: LCCOMB_X37_Y15_N30
\Mips|BO|reg|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux47~14_combout\ & ((\Mips|BO|reg|CurrentState[3][16]~regout\))) # (!\Mips|BO|reg|Mux47~14_combout\ & (\Mips|BO|reg|CurrentState[2][16]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][16]~regout\,
	datab => \Mips|BO|reg|CurrentState[3][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux47~14_combout\,
	combout => \Mips|BO|reg|Mux47~15_combout\);

-- Location: LCCOMB_X31_Y18_N14
\Mips|BO|reg|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & (\Mips|BO|reg|Mux47~13_combout\)) # (!\Mips|BO|RI|CurrentState\(18) & 
-- ((\Mips|BO|reg|Mux47~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux47~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(18),
	datad => \Mips|BO|reg|Mux47~15_combout\,
	combout => \Mips|BO|reg|Mux47~16_combout\);

-- Location: LCFF_X37_Y18_N9
\Mips|BO|reg|CurrentState[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][16]~regout\);

-- Location: LCFF_X36_Y12_N29
\Mips|BO|reg|CurrentState[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[16]~16_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][16]~regout\);

-- Location: LCCOMB_X37_Y18_N18
\Mips|BO|reg|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(16)) # (\Mips|BO|reg|CurrentState[14][16]~regout\)))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[12][16]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[12][16]~regout\,
	datac => \Mips|BO|RI|CurrentState\(16),
	datad => \Mips|BO|reg|CurrentState[14][16]~regout\,
	combout => \Mips|BO|reg|Mux47~17_combout\);

-- Location: LCCOMB_X35_Y18_N0
\Mips|BO|reg|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux47~17_combout\ & (\Mips|BO|reg|CurrentState[15][16]~regout\)) # (!\Mips|BO|reg|Mux47~17_combout\ & ((\Mips|BO|reg|CurrentState[13][16]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[15][16]~regout\,
	datab => \Mips|BO|RI|CurrentState\(16),
	datac => \Mips|BO|reg|CurrentState[13][16]~regout\,
	datad => \Mips|BO|reg|Mux47~17_combout\,
	combout => \Mips|BO|reg|Mux47~18_combout\);

-- Location: LCCOMB_X31_Y18_N28
\Mips|BO|reg|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~19_combout\ = (\Mips|BO|reg|Mux47~16_combout\ & (((\Mips|BO|reg|Mux47~18_combout\) # (!\Mips|BO|RI|CurrentState\(19))))) # (!\Mips|BO|reg|Mux47~16_combout\ & (\Mips|BO|reg|Mux47~11_combout\ & ((\Mips|BO|RI|CurrentState\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux47~11_combout\,
	datab => \Mips|BO|reg|Mux47~16_combout\,
	datac => \Mips|BO|reg|Mux47~18_combout\,
	datad => \Mips|BO|RI|CurrentState\(19),
	combout => \Mips|BO|reg|Mux47~19_combout\);

-- Location: LCCOMB_X30_Y12_N8
\Mips|BO|reg|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux47~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux47~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(20),
	datac => \Mips|BO|reg|Mux47~9_combout\,
	datad => \Mips|BO|reg|Mux47~19_combout\,
	combout => \Mips|BO|reg|Mux47~20_combout\);

-- Location: LCFF_X30_Y12_N9
\Mips|BO|RegB|CurrentState[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|Mux47~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(16));

-- Location: LCFF_X28_Y16_N31
\Mips|BO|RI|CurrentState[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(29),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BC|ALT_INV_current_state.S0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RI|CurrentState\(29));

-- Location: LCCOMB_X27_Y16_N28
\Mips|BC|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|Selector2~0_combout\ = (\Mips|BC|current_state.S2~regout\ & (!\Mips|BO|RI|CurrentState\(29) & (\Mips|BO|RI|CurrentState\(26) & \Mips|BC|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S2~regout\,
	datab => \Mips|BO|RI|CurrentState\(29),
	datac => \Mips|BO|RI|CurrentState\(26),
	datad => \Mips|BC|Equal1~0_combout\,
	combout => \Mips|BC|Selector2~0_combout\);

-- Location: LCFF_X27_Y16_N29
\Mips|BC|current_state.S3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BC|Selector2~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S3~regout\);

-- Location: LCFF_X29_Y17_N17
\Mips|BC|current_state.S4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BC|current_state.S3~regout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BC|current_state.S4~regout\);

-- Location: LCFF_X29_Y15_N21
\Mips|BO|RDM|CurrentState[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(0),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(0));

-- Location: LCCOMB_X35_Y14_N14
\Mips|BO|mux2|Output[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux2|Output[0]~0_combout\ = (\Mips|BC|current_state.S4~regout\ & ((\Mips|BO|RDM|CurrentState\(0)))) # (!\Mips|BC|current_state.S4~regout\ & (\Mips|BO|ULASaida|CurrentState\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \Mips|BO|mux2|Output[0]~0_combout\);

-- Location: LCCOMB_X41_Y17_N24
\Mips|BO|reg|CurrentState[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[27][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[27][0]~feeder_combout\);

-- Location: LCFF_X41_Y17_N25
\Mips|BO|reg|CurrentState[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[27][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][0]~regout\);

-- Location: LCCOMB_X44_Y17_N10
\Mips|BO|reg|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~7_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[23][0]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[19][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[23][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux63~7_combout\);

-- Location: LCCOMB_X40_Y17_N28
\Mips|BO|reg|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~8_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux63~7_combout\ & ((\Mips|BO|reg|CurrentState[31][0]~regout\))) # (!\Mips|BO|reg|Mux63~7_combout\ & (\Mips|BO|reg|CurrentState[27][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|CurrentState[27][0]~regout\,
	datac => \Mips|BO|reg|Mux63~7_combout\,
	datad => \Mips|BO|reg|CurrentState[31][0]~regout\,
	combout => \Mips|BO|reg|Mux63~8_combout\);

-- Location: LCFF_X41_Y20_N13
\Mips|BO|reg|CurrentState[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][0]~regout\);

-- Location: LCCOMB_X41_Y20_N12
\Mips|BO|reg|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~2_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|CurrentState[21][0]~regout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[17][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[21][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux63~2_combout\);

-- Location: LCCOMB_X41_Y20_N28
\Mips|BO|reg|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~3_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux63~2_combout\ & ((\Mips|BO|reg|CurrentState[29][0]~regout\))) # (!\Mips|BO|reg|Mux63~2_combout\ & (\Mips|BO|reg|CurrentState[25][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|reg|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[25][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(19),
	datac => \Mips|BO|reg|CurrentState[29][0]~regout\,
	datad => \Mips|BO|reg|Mux63~2_combout\,
	combout => \Mips|BO|reg|Mux63~3_combout\);

-- Location: LCCOMB_X40_Y14_N0
\Mips|BO|reg|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~5_combout\ = (\Mips|BO|reg|Mux63~4_combout\ & (((\Mips|BO|reg|CurrentState[28][0]~regout\)) # (!\Mips|BO|RI|CurrentState\(18)))) # (!\Mips|BO|reg|Mux63~4_combout\ & (\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|CurrentState[20][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux63~4_combout\,
	datab => \Mips|BO|RI|CurrentState\(18),
	datac => \Mips|BO|reg|CurrentState[20][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[28][0]~regout\,
	combout => \Mips|BO|reg|Mux63~5_combout\);

-- Location: LCCOMB_X40_Y20_N20
\Mips|BO|reg|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~6_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux63~3_combout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((!\Mips|BO|RI|CurrentState\(17) & \Mips|BO|reg|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux63~3_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux63~5_combout\,
	combout => \Mips|BO|reg|Mux63~6_combout\);

-- Location: LCCOMB_X36_Y17_N20
\Mips|BO|reg|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~9_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux63~6_combout\ & ((\Mips|BO|reg|Mux63~8_combout\))) # (!\Mips|BO|reg|Mux63~6_combout\ & (\Mips|BO|reg|Mux63~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(17) & 
-- (((\Mips|BO|reg|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux63~1_combout\,
	datab => \Mips|BO|reg|Mux63~8_combout\,
	datac => \Mips|BO|RI|CurrentState\(17),
	datad => \Mips|BO|reg|Mux63~6_combout\,
	combout => \Mips|BO|reg|Mux63~9_combout\);

-- Location: LCFF_X36_Y16_N29
\Mips|BO|reg|CurrentState[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[13][0]~regout\);

-- Location: LCFF_X36_Y16_N19
\Mips|BO|reg|CurrentState[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][0]~regout\);

-- Location: LCFF_X35_Y17_N21
\Mips|BO|reg|CurrentState[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[12][0]~regout\);

-- Location: LCCOMB_X35_Y17_N20
\Mips|BO|reg|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~17_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|CurrentState[14][0]~regout\) # ((\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[12][0]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[14][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[12][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux63~17_combout\);

-- Location: LCCOMB_X36_Y16_N18
\Mips|BO|reg|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~18_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux63~17_combout\ & ((\Mips|BO|reg|CurrentState[15][0]~regout\))) # (!\Mips|BO|reg|Mux63~17_combout\ & (\Mips|BO|reg|CurrentState[13][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[13][0]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][0]~regout\,
	datad => \Mips|BO|reg|Mux63~17_combout\,
	combout => \Mips|BO|reg|Mux63~18_combout\);

-- Location: LCFF_X35_Y14_N31
\Mips|BO|reg|CurrentState[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][0]~regout\);

-- Location: LCCOMB_X31_Y17_N14
\Mips|BO|reg|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~14_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|RI|CurrentState\(17)) # ((\Mips|BO|reg|CurrentState[1][0]~regout\)))) # (!\Mips|BO|RI|CurrentState\(16) & (!\Mips|BO|RI|CurrentState\(17) & 
-- ((\Mips|BO|reg|CurrentState[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|CurrentState[1][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[0][0]~regout\,
	combout => \Mips|BO|reg|Mux63~14_combout\);

-- Location: LCFF_X35_Y14_N25
\Mips|BO|reg|CurrentState[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[2][0]~regout\);

-- Location: LCCOMB_X31_Y17_N16
\Mips|BO|reg|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~15_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux63~14_combout\ & (\Mips|BO|reg|CurrentState[3][0]~regout\)) # (!\Mips|BO|reg|Mux63~14_combout\ & ((\Mips|BO|reg|CurrentState[2][0]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][0]~regout\,
	datab => \Mips|BO|RI|CurrentState\(17),
	datac => \Mips|BO|reg|Mux63~14_combout\,
	datad => \Mips|BO|reg|CurrentState[2][0]~regout\,
	combout => \Mips|BO|reg|Mux63~15_combout\);

-- Location: LCCOMB_X32_Y20_N4
\Mips|BO|reg|CurrentState[4][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[4][0]~feeder_combout\ = \Mips|BO|mux2|Output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[0]~0_combout\,
	combout => \Mips|BO|reg|CurrentState[4][0]~feeder_combout\);

-- Location: LCFF_X32_Y20_N5
\Mips|BO|reg|CurrentState[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[4][0]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[4][0]~regout\);

-- Location: LCCOMB_X32_Y20_N18
\Mips|BO|reg|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~12_combout\ = (\Mips|BO|RI|CurrentState\(17) & (((\Mips|BO|reg|CurrentState[6][0]~regout\) # (\Mips|BO|RI|CurrentState\(16))))) # (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|CurrentState[4][0]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|CurrentState[4][0]~regout\,
	datac => \Mips|BO|reg|CurrentState[6][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(16),
	combout => \Mips|BO|reg|Mux63~12_combout\);

-- Location: LCFF_X31_Y20_N9
\Mips|BO|reg|CurrentState[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][0]~regout\);

-- Location: LCCOMB_X32_Y20_N28
\Mips|BO|reg|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~13_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|Mux63~12_combout\ & ((\Mips|BO|reg|CurrentState[7][0]~regout\))) # (!\Mips|BO|reg|Mux63~12_combout\ & (\Mips|BO|reg|CurrentState[5][0]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(16) & (\Mips|BO|reg|Mux63~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|Mux63~12_combout\,
	datac => \Mips|BO|reg|CurrentState[5][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[7][0]~regout\,
	combout => \Mips|BO|reg|Mux63~13_combout\);

-- Location: LCCOMB_X32_Y17_N20
\Mips|BO|reg|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~16_combout\ = (\Mips|BO|RI|CurrentState\(19) & (((\Mips|BO|RI|CurrentState\(18))))) # (!\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|RI|CurrentState\(18) & ((\Mips|BO|reg|Mux63~13_combout\))) # (!\Mips|BO|RI|CurrentState\(18) & 
-- (\Mips|BO|reg|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux63~15_combout\,
	datac => \Mips|BO|reg|Mux63~13_combout\,
	datad => \Mips|BO|RI|CurrentState\(18),
	combout => \Mips|BO|reg|Mux63~16_combout\);

-- Location: LCFF_X38_Y21_N29
\Mips|BO|reg|CurrentState[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[9][0]~regout\);

-- Location: LCCOMB_X37_Y21_N12
\Mips|BO|reg|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~10_combout\ = (\Mips|BO|RI|CurrentState\(16) & ((\Mips|BO|reg|CurrentState[9][0]~regout\) # ((\Mips|BO|RI|CurrentState\(17))))) # (!\Mips|BO|RI|CurrentState\(16) & (((\Mips|BO|reg|CurrentState[8][0]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(16),
	datab => \Mips|BO|reg|CurrentState[9][0]~regout\,
	datac => \Mips|BO|reg|CurrentState[8][0]~regout\,
	datad => \Mips|BO|RI|CurrentState\(17),
	combout => \Mips|BO|reg|Mux63~10_combout\);

-- Location: LCFF_X36_Y21_N13
\Mips|BO|reg|CurrentState[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[0]~0_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][0]~regout\);

-- Location: LCCOMB_X36_Y21_N30
\Mips|BO|reg|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~11_combout\ = (\Mips|BO|RI|CurrentState\(17) & ((\Mips|BO|reg|Mux63~10_combout\ & (\Mips|BO|reg|CurrentState[11][0]~regout\)) # (!\Mips|BO|reg|Mux63~10_combout\ & ((\Mips|BO|reg|CurrentState[10][0]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(17) & (\Mips|BO|reg|Mux63~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(17),
	datab => \Mips|BO|reg|Mux63~10_combout\,
	datac => \Mips|BO|reg|CurrentState[11][0]~regout\,
	datad => \Mips|BO|reg|CurrentState[10][0]~regout\,
	combout => \Mips|BO|reg|Mux63~11_combout\);

-- Location: LCCOMB_X36_Y17_N30
\Mips|BO|reg|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~19_combout\ = (\Mips|BO|RI|CurrentState\(19) & ((\Mips|BO|reg|Mux63~16_combout\ & (\Mips|BO|reg|Mux63~18_combout\)) # (!\Mips|BO|reg|Mux63~16_combout\ & ((\Mips|BO|reg|Mux63~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(19) & 
-- (((\Mips|BO|reg|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(19),
	datab => \Mips|BO|reg|Mux63~18_combout\,
	datac => \Mips|BO|reg|Mux63~16_combout\,
	datad => \Mips|BO|reg|Mux63~11_combout\,
	combout => \Mips|BO|reg|Mux63~19_combout\);

-- Location: LCCOMB_X35_Y17_N22
\Mips|BO|reg|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux63~20_combout\ = (\Mips|BO|RI|CurrentState\(20) & (\Mips|BO|reg|Mux63~9_combout\)) # (!\Mips|BO|RI|CurrentState\(20) & ((\Mips|BO|reg|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(20),
	datab => \Mips|BO|reg|Mux63~9_combout\,
	datad => \Mips|BO|reg|Mux63~19_combout\,
	combout => \Mips|BO|reg|Mux63~20_combout\);

-- Location: LCFF_X29_Y15_N11
\Mips|BO|RegB|CurrentState[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux63~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegB|CurrentState\(0));

-- Location: LCCOMB_X29_Y15_N18
\Mips|BO|muxB|Output[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[0]~2_combout\ = (\Mips|BO|RI|CurrentState\(0) & ((\Mips|BO|muxB|Output[1]~1_combout\) # ((\Mips|BO|RegB|CurrentState\(0) & !\Mips|BO|muxB|Equal2~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(0) & (\Mips|BO|RegB|CurrentState\(0) & 
-- (!\Mips|BO|muxB|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(0),
	datab => \Mips|BO|RegB|CurrentState\(0),
	datac => \Mips|BO|muxB|Equal2~1_combout\,
	datad => \Mips|BO|muxB|Output[1]~1_combout\,
	combout => \Mips|BO|muxB|Output[0]~2_combout\);

-- Location: LCCOMB_X32_Y13_N4
\Mips|BO|ULA1|Output[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[0]~56_combout\ = (!\Mips|BO|operacaoUla|Operation[1]~1_combout\ & ((\Mips|BO|muxA|Output[0]~0_combout\ & ((\Mips|BO|muxB|Output[0]~2_combout\) # (!\Mips|BO|operacaoUla|Operation[0]~0_combout\))) # (!\Mips|BO|muxA|Output[0]~0_combout\ 
-- & (\Mips|BO|muxB|Output[0]~2_combout\ & !\Mips|BO|operacaoUla|Operation[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[0]~0_combout\,
	datab => \Mips|BO|muxB|Output[0]~2_combout\,
	datac => \Mips|BO|operacaoUla|Operation[0]~0_combout\,
	datad => \Mips|BO|operacaoUla|Operation[1]~1_combout\,
	combout => \Mips|BO|ULA1|Output[0]~56_combout\);

-- Location: LCCOMB_X28_Y14_N16
\Mips|BO|muxB|Output[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[26]~8_combout\ = (\Mips|BO|muxB|Equal2~0_combout\ & (\Mips|BO|RegB|CurrentState\(26) & ((!\Mips|BO|muxB|Equal2~1_combout\)))) # (!\Mips|BO|muxB|Equal2~0_combout\ & ((\Mips|BO|RI|CurrentState\(15)) # ((\Mips|BO|RegB|CurrentState\(26) & 
-- !\Mips|BO|muxB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Equal2~0_combout\,
	datab => \Mips|BO|RegB|CurrentState\(26),
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~1_combout\,
	combout => \Mips|BO|muxB|Output[26]~8_combout\);

-- Location: LCCOMB_X28_Y14_N12
\Mips|BO|muxB|Output[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[24]~10_combout\ = (\Mips|BO|RegB|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(15) & 
-- !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(24),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[24]~10_combout\);

-- Location: LCCOMB_X28_Y14_N30
\Mips|BO|muxB|Output[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[17]~17_combout\ = (\Mips|BO|RegB|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(15) & !\Mips|BO|muxB|Equal2~0_combout\)) # (!\Mips|BO|muxB|Equal2~1_combout\))) # (!\Mips|BO|RegB|CurrentState\(17) & (((\Mips|BO|RI|CurrentState\(15) & 
-- !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RegB|CurrentState\(17),
	datab => \Mips|BO|muxB|Equal2~1_combout\,
	datac => \Mips|BO|RI|CurrentState\(15),
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \Mips|BO|muxB|Output[17]~17_combout\);

-- Location: LCFF_X30_Y12_N19
\Mips|BO|ULASaida|CurrentState[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[15]~127_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(15));

-- Location: LCCOMB_X32_Y15_N10
\Mips|BO|mux3|Output[15]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[15]~29_combout\ = (\Mips|BC|current_state.S8~regout\ & (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BO|ULASaida|CurrentState\(15))))) # (!\Mips|BC|current_state.S8~regout\ & (\Mips|BC|current_state.S9~regout\ & 
-- (\Mips|BO|RI|CurrentState\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S8~regout\,
	datab => \Mips|BC|current_state.S9~regout\,
	datac => \Mips|BO|RI|CurrentState\(13),
	datad => \Mips|BO|ULASaida|CurrentState\(15),
	combout => \Mips|BO|mux3|Output[15]~29_combout\);

-- Location: LCCOMB_X32_Y15_N28
\Mips|BO|mux3|Output[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[15]~30_combout\ = (\Mips|BO|mux3|Output[15]~29_combout\) # ((\Mips|BO|mux3|Output[15]~0_combout\ & (\Mips|BO|ULA1|Output[15]~66_combout\ & !\Mips|BO|operacaoUla|Operation[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|mux3|Output[15]~0_combout\,
	datab => \Mips|BO|ULA1|Output[15]~66_combout\,
	datac => \Mips|BO|mux3|Output[15]~29_combout\,
	datad => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	combout => \Mips|BO|mux3|Output[15]~30_combout\);

-- Location: LCFF_X32_Y15_N29
\Mips|BO|PC|CurrentState[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[15]~30_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(15));

-- Location: LCCOMB_X42_Y12_N0
\Mips|BO|reg|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~4_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|CurrentState[20][15]~regout\))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (\Mips|BO|reg|CurrentState[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[16][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[20][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux16~4_combout\);

-- Location: LCCOMB_X42_Y13_N12
\Mips|BO|reg|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~5_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux16~4_combout\ & (\Mips|BO|reg|CurrentState[28][15]~regout\)) # (!\Mips|BO|reg|Mux16~4_combout\ & ((\Mips|BO|reg|CurrentState[24][15]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[24][15]~regout\,
	datad => \Mips|BO|reg|Mux16~4_combout\,
	combout => \Mips|BO|reg|Mux16~5_combout\);

-- Location: LCCOMB_X41_Y14_N0
\Mips|BO|reg|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~3_combout\ = (\Mips|BO|reg|Mux16~2_combout\ & (((\Mips|BO|reg|CurrentState[30][15]~regout\)) # (!\Mips|BO|RI|CurrentState\(24)))) # (!\Mips|BO|reg|Mux16~2_combout\ & (\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[26][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux16~2_combout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][15]~regout\,
	datad => \Mips|BO|reg|CurrentState[30][15]~regout\,
	combout => \Mips|BO|reg|Mux16~3_combout\);

-- Location: LCCOMB_X37_Y15_N4
\Mips|BO|reg|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|Mux16~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|reg|Mux16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux16~5_combout\,
	datad => \Mips|BO|reg|Mux16~3_combout\,
	combout => \Mips|BO|reg|Mux16~6_combout\);

-- Location: LCCOMB_X42_Y19_N24
\Mips|BO|reg|CurrentState[23][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[23][15]~feeder_combout\ = \Mips|BO|mux2|Output[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[15]~17_combout\,
	combout => \Mips|BO|reg|CurrentState[23][15]~feeder_combout\);

-- Location: LCFF_X42_Y19_N25
\Mips|BO|reg|CurrentState[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[23][15]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[23][15]~regout\);

-- Location: LCFF_X42_Y17_N23
\Mips|BO|reg|CurrentState[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[31][15]~regout\);

-- Location: LCFF_X42_Y17_N13
\Mips|BO|reg|CurrentState[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[19][15]~regout\);

-- Location: LCFF_X41_Y17_N15
\Mips|BO|reg|CurrentState[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[27][15]~regout\);

-- Location: LCCOMB_X41_Y17_N14
\Mips|BO|reg|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~7_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|CurrentState[27][15]~regout\) # (\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|CurrentState[19][15]~regout\ & 
-- ((!\Mips|BO|RI|CurrentState\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[19][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[27][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(23),
	combout => \Mips|BO|reg|Mux16~7_combout\);

-- Location: LCCOMB_X42_Y17_N22
\Mips|BO|reg|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~8_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux16~7_combout\ & ((\Mips|BO|reg|CurrentState[31][15]~regout\))) # (!\Mips|BO|reg|Mux16~7_combout\ & (\Mips|BO|reg|CurrentState[23][15]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[23][15]~regout\,
	datac => \Mips|BO|reg|CurrentState[31][15]~regout\,
	datad => \Mips|BO|reg|Mux16~7_combout\,
	combout => \Mips|BO|reg|Mux16~8_combout\);

-- Location: LCCOMB_X33_Y15_N14
\Mips|BO|reg|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux16~6_combout\ & ((\Mips|BO|reg|Mux16~8_combout\))) # (!\Mips|BO|reg|Mux16~6_combout\ & (\Mips|BO|reg|Mux16~1_combout\)))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux16~1_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux16~6_combout\,
	datad => \Mips|BO|reg|Mux16~8_combout\,
	combout => \Mips|BO|reg|Mux16~9_combout\);

-- Location: LCCOMB_X31_Y20_N14
\Mips|BO|reg|CurrentState[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[5][15]~feeder_combout\ = \Mips|BO|mux2|Output[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[15]~17_combout\,
	combout => \Mips|BO|reg|CurrentState[5][15]~feeder_combout\);

-- Location: LCFF_X31_Y20_N15
\Mips|BO|reg|CurrentState[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[5][15]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[5][15]~regout\);

-- Location: LCCOMB_X33_Y20_N8
\Mips|BO|reg|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~10_combout\ = (\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|CurrentState[5][15]~regout\))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (\Mips|BO|reg|CurrentState[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[4][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[5][15]~regout\,
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux16~10_combout\);

-- Location: LCCOMB_X33_Y20_N4
\Mips|BO|reg|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~11_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|Mux16~10_combout\ & (\Mips|BO|reg|CurrentState[7][15]~regout\)) # (!\Mips|BO|reg|Mux16~10_combout\ & ((\Mips|BO|reg|CurrentState[6][15]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[7][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|Mux16~10_combout\,
	datad => \Mips|BO|reg|CurrentState[6][15]~regout\,
	combout => \Mips|BO|reg|Mux16~11_combout\);

-- Location: LCCOMB_X34_Y21_N0
\Mips|BO|reg|CurrentState[11][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[11][15]~feeder_combout\ = \Mips|BO|mux2|Output[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[15]~17_combout\,
	combout => \Mips|BO|reg|CurrentState[11][15]~feeder_combout\);

-- Location: LCFF_X34_Y21_N1
\Mips|BO|reg|CurrentState[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[11][15]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[11][15]~regout\);

-- Location: LCFF_X35_Y21_N5
\Mips|BO|reg|CurrentState[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[10][15]~regout\);

-- Location: LCFF_X35_Y21_N23
\Mips|BO|reg|CurrentState[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[8][15]~regout\);

-- Location: LCCOMB_X35_Y21_N4
\Mips|BO|reg|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~12_combout\ = (\Mips|BO|RI|CurrentState\(21) & (\Mips|BO|RI|CurrentState\(22))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[10][15]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|RI|CurrentState\(22),
	datac => \Mips|BO|reg|CurrentState[10][15]~regout\,
	datad => \Mips|BO|reg|CurrentState[8][15]~regout\,
	combout => \Mips|BO|reg|Mux16~12_combout\);

-- Location: LCCOMB_X34_Y21_N6
\Mips|BO|reg|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~13_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux16~12_combout\ & ((\Mips|BO|reg|CurrentState[11][15]~regout\))) # (!\Mips|BO|reg|Mux16~12_combout\ & (\Mips|BO|reg|CurrentState[9][15]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[9][15]~regout\,
	datab => \Mips|BO|reg|CurrentState[11][15]~regout\,
	datac => \Mips|BO|RI|CurrentState\(21),
	datad => \Mips|BO|reg|Mux16~12_combout\,
	combout => \Mips|BO|reg|Mux16~13_combout\);

-- Location: LCFF_X33_Y17_N19
\Mips|BO|reg|CurrentState[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[15]~17_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[0][15]~regout\);

-- Location: LCCOMB_X33_Y17_N6
\Mips|BO|reg|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~14_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|reg|CurrentState[2][15]~regout\) # ((\Mips|BO|RI|CurrentState\(21))))) # (!\Mips|BO|RI|CurrentState\(22) & (((\Mips|BO|reg|CurrentState[0][15]~regout\ & 
-- !\Mips|BO|RI|CurrentState\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[2][15]~regout\,
	datab => \Mips|BO|reg|CurrentState[0][15]~regout\,
	datac => \Mips|BO|RI|CurrentState\(22),
	datad => \Mips|BO|RI|CurrentState\(21),
	combout => \Mips|BO|reg|Mux16~14_combout\);

-- Location: LCCOMB_X34_Y20_N18
\Mips|BO|reg|CurrentState[1][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[1][15]~feeder_combout\ = \Mips|BO|mux2|Output[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[15]~17_combout\,
	combout => \Mips|BO|reg|CurrentState[1][15]~feeder_combout\);

-- Location: LCFF_X34_Y20_N19
\Mips|BO|reg|CurrentState[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[1][15]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[1][15]~regout\);

-- Location: LCCOMB_X34_Y20_N20
\Mips|BO|reg|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux16~14_combout\ & (\Mips|BO|reg|CurrentState[3][15]~regout\)) # (!\Mips|BO|reg|Mux16~14_combout\ & ((\Mips|BO|reg|CurrentState[1][15]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[3][15]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux16~14_combout\,
	datad => \Mips|BO|reg|CurrentState[1][15]~regout\,
	combout => \Mips|BO|reg|Mux16~15_combout\);

-- Location: LCCOMB_X37_Y20_N18
\Mips|BO|reg|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux16~13_combout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|Mux16~13_combout\,
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux16~15_combout\,
	combout => \Mips|BO|reg|Mux16~16_combout\);

-- Location: LCCOMB_X33_Y20_N6
\Mips|BO|reg|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux16~16_combout\ & (\Mips|BO|reg|Mux16~18_combout\)) # (!\Mips|BO|reg|Mux16~16_combout\ & ((\Mips|BO|reg|Mux16~11_combout\))))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux16~18_combout\,
	datab => \Mips|BO|reg|Mux16~11_combout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|Mux16~16_combout\,
	combout => \Mips|BO|reg|Mux16~19_combout\);

-- Location: LCCOMB_X33_Y15_N8
\Mips|BO|reg|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux16~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux16~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux16~9_combout\,
	datad => \Mips|BO|reg|Mux16~19_combout\,
	combout => \Mips|BO|reg|Mux16~20_combout\);

-- Location: LCFF_X32_Y15_N1
\Mips|BO|RegA|CurrentState[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux16~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(15));

-- Location: LCCOMB_X32_Y15_N0
\Mips|BO|muxA|Output[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[15]~17_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(15))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(15),
	datac => \Mips|BO|RegA|CurrentState\(15),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[15]~17_combout\);

-- Location: LCCOMB_X30_Y11_N18
\Mips|BO|mux3|Output[13]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[13]~25_combout\ = (\Mips|BC|current_state.S9~regout\ & (\Mips|BO|RI|CurrentState\(11) & !\Mips|BC|current_state.S8~regout\)) # (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|RI|CurrentState\(11),
	datac => \Mips|BC|current_state.S8~regout\,
	combout => \Mips|BO|mux3|Output[13]~25_combout\);

-- Location: LCCOMB_X30_Y11_N26
\Mips|BO|mux3|Output[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[13]~26_combout\ = (\Mips|BO|mux3|Output[13]~25_combout\ & ((\Mips|BO|ULASaida|CurrentState\(13)) # ((\Mips|BC|current_state.S9~regout\)))) # (!\Mips|BO|mux3|Output[13]~25_combout\ & (((\Mips|BO|ULA1|Output[13]~145_combout\ & 
-- !\Mips|BC|current_state.S9~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(13),
	datab => \Mips|BO|mux3|Output[13]~25_combout\,
	datac => \Mips|BO|ULA1|Output[13]~145_combout\,
	datad => \Mips|BC|current_state.S9~regout\,
	combout => \Mips|BO|mux3|Output[13]~26_combout\);

-- Location: LCFF_X30_Y11_N27
\Mips|BO|PC|CurrentState[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[13]~26_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(13));

-- Location: LCFF_X44_Y18_N21
\Mips|BO|reg|CurrentState[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[21][13]~regout\);

-- Location: LCCOMB_X44_Y18_N18
\Mips|BO|reg|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~0_combout\ = (\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|RI|CurrentState\(24))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|CurrentState[25][13]~regout\))) # (!\Mips|BO|RI|CurrentState\(24) & 
-- (\Mips|BO|reg|CurrentState[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[17][13]~regout\,
	datad => \Mips|BO|reg|CurrentState[25][13]~regout\,
	combout => \Mips|BO|reg|Mux18~0_combout\);

-- Location: LCCOMB_X44_Y18_N20
\Mips|BO|reg|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~1_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux18~0_combout\ & (\Mips|BO|reg|CurrentState[29][13]~regout\)) # (!\Mips|BO|reg|Mux18~0_combout\ & ((\Mips|BO|reg|CurrentState[21][13]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|reg|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(23),
	datab => \Mips|BO|reg|CurrentState[29][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[21][13]~regout\,
	datad => \Mips|BO|reg|Mux18~0_combout\,
	combout => \Mips|BO|reg|Mux18~1_combout\);

-- Location: LCFF_X44_Y13_N17
\Mips|BO|reg|CurrentState[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[26][13]~regout\);

-- Location: LCCOMB_X45_Y16_N20
\Mips|BO|reg|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~2_combout\ = (\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|RI|CurrentState\(23))))) # (!\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[22][13]~regout\)) # (!\Mips|BO|RI|CurrentState\(23) & 
-- ((\Mips|BO|reg|CurrentState[18][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(24),
	datab => \Mips|BO|reg|CurrentState[22][13]~regout\,
	datac => \Mips|BO|RI|CurrentState\(23),
	datad => \Mips|BO|reg|CurrentState[18][13]~regout\,
	combout => \Mips|BO|reg|Mux18~2_combout\);

-- Location: LCCOMB_X44_Y13_N16
\Mips|BO|reg|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~3_combout\ = (\Mips|BO|RI|CurrentState\(24) & ((\Mips|BO|reg|Mux18~2_combout\ & (\Mips|BO|reg|CurrentState[30][13]~regout\)) # (!\Mips|BO|reg|Mux18~2_combout\ & ((\Mips|BO|reg|CurrentState[26][13]~regout\))))) # 
-- (!\Mips|BO|RI|CurrentState\(24) & (((\Mips|BO|reg|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[30][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(24),
	datac => \Mips|BO|reg|CurrentState[26][13]~regout\,
	datad => \Mips|BO|reg|Mux18~2_combout\,
	combout => \Mips|BO|reg|Mux18~3_combout\);

-- Location: LCCOMB_X43_Y13_N26
\Mips|BO|reg|CurrentState[20][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|CurrentState[20][13]~feeder_combout\ = \Mips|BO|mux2|Output[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mips|BO|mux2|Output[13]~19_combout\,
	combout => \Mips|BO|reg|CurrentState[20][13]~feeder_combout\);

-- Location: LCFF_X43_Y13_N27
\Mips|BO|reg|CurrentState[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|reg|CurrentState[20][13]~feeder_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|reg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[20][13]~regout\);

-- Location: LCCOMB_X41_Y13_N22
\Mips|BO|reg|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~4_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24)) # (\Mips|BO|reg|CurrentState[20][13]~regout\)))) # (!\Mips|BO|RI|CurrentState\(23) & (\Mips|BO|reg|CurrentState[16][13]~regout\ & 
-- (!\Mips|BO|RI|CurrentState\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[16][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|CurrentState[20][13]~regout\,
	combout => \Mips|BO|reg|Mux18~4_combout\);

-- Location: LCCOMB_X40_Y12_N30
\Mips|BO|reg|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~5_combout\ = (\Mips|BO|reg|Mux18~4_combout\ & ((\Mips|BO|reg|CurrentState[28][13]~regout\) # ((!\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|reg|Mux18~4_combout\ & (((\Mips|BO|reg|CurrentState[24][13]~regout\ & 
-- \Mips|BO|RI|CurrentState\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[28][13]~regout\,
	datab => \Mips|BO|reg|Mux18~4_combout\,
	datac => \Mips|BO|reg|CurrentState[24][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(24),
	combout => \Mips|BO|reg|Mux18~5_combout\);

-- Location: LCCOMB_X38_Y12_N2
\Mips|BO|reg|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~6_combout\ = (\Mips|BO|RI|CurrentState\(22) & ((\Mips|BO|RI|CurrentState\(21)) # ((\Mips|BO|reg|Mux18~3_combout\)))) # (!\Mips|BO|RI|CurrentState\(22) & (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(22),
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux18~3_combout\,
	datad => \Mips|BO|reg|Mux18~5_combout\,
	combout => \Mips|BO|reg|Mux18~6_combout\);

-- Location: LCCOMB_X38_Y12_N0
\Mips|BO|reg|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~9_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux18~6_combout\ & (\Mips|BO|reg|Mux18~8_combout\)) # (!\Mips|BO|reg|Mux18~6_combout\ & ((\Mips|BO|reg|Mux18~1_combout\))))) # (!\Mips|BO|RI|CurrentState\(21) & 
-- (((\Mips|BO|reg|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux18~8_combout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux18~1_combout\,
	datad => \Mips|BO|reg|Mux18~6_combout\,
	combout => \Mips|BO|reg|Mux18~9_combout\);

-- Location: LCCOMB_X35_Y14_N22
\Mips|BO|reg|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~14_combout\ = (\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|RI|CurrentState\(22) & (\Mips|BO|reg|CurrentState[2][13]~regout\)) # (!\Mips|BO|RI|CurrentState\(22) & 
-- ((\Mips|BO|reg|CurrentState[0][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(21),
	datab => \Mips|BO|reg|CurrentState[2][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[0][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux18~14_combout\);

-- Location: LCCOMB_X37_Y12_N0
\Mips|BO|reg|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~15_combout\ = (\Mips|BO|RI|CurrentState\(21) & ((\Mips|BO|reg|Mux18~14_combout\ & ((\Mips|BO|reg|CurrentState[3][13]~regout\))) # (!\Mips|BO|reg|Mux18~14_combout\ & (\Mips|BO|reg|CurrentState[1][13]~regout\)))) # 
-- (!\Mips|BO|RI|CurrentState\(21) & (((\Mips|BO|reg|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|CurrentState[1][13]~regout\,
	datab => \Mips|BO|RI|CurrentState\(21),
	datac => \Mips|BO|reg|Mux18~14_combout\,
	datad => \Mips|BO|reg|CurrentState[3][13]~regout\,
	combout => \Mips|BO|reg|Mux18~15_combout\);

-- Location: LCCOMB_X37_Y12_N14
\Mips|BO|reg|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~16_combout\ = (\Mips|BO|RI|CurrentState\(23) & (((\Mips|BO|RI|CurrentState\(24))))) # (!\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|RI|CurrentState\(24) & (\Mips|BO|reg|Mux18~13_combout\)) # (!\Mips|BO|RI|CurrentState\(24) & 
-- ((\Mips|BO|reg|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux18~13_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|RI|CurrentState\(24),
	datad => \Mips|BO|reg|Mux18~15_combout\,
	combout => \Mips|BO|reg|Mux18~16_combout\);

-- Location: LCFF_X36_Y12_N31
\Mips|BO|reg|CurrentState[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[14][13]~regout\);

-- Location: LCFF_X36_Y12_N25
\Mips|BO|reg|CurrentState[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|mux2|Output[13]~19_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	ena => \Mips|BO|reg|Equal0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|reg|CurrentState[15][13]~regout\);

-- Location: LCCOMB_X36_Y12_N24
\Mips|BO|reg|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~18_combout\ = (\Mips|BO|reg|Mux18~17_combout\ & (((\Mips|BO|reg|CurrentState[15][13]~regout\) # (!\Mips|BO|RI|CurrentState\(22))))) # (!\Mips|BO|reg|Mux18~17_combout\ & (\Mips|BO|reg|CurrentState[14][13]~regout\ & 
-- ((\Mips|BO|RI|CurrentState\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux18~17_combout\,
	datab => \Mips|BO|reg|CurrentState[14][13]~regout\,
	datac => \Mips|BO|reg|CurrentState[15][13]~regout\,
	datad => \Mips|BO|RI|CurrentState\(22),
	combout => \Mips|BO|reg|Mux18~18_combout\);

-- Location: LCCOMB_X37_Y12_N16
\Mips|BO|reg|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~19_combout\ = (\Mips|BO|RI|CurrentState\(23) & ((\Mips|BO|reg|Mux18~16_combout\ & ((\Mips|BO|reg|Mux18~18_combout\))) # (!\Mips|BO|reg|Mux18~16_combout\ & (\Mips|BO|reg|Mux18~11_combout\)))) # (!\Mips|BO|RI|CurrentState\(23) & 
-- (((\Mips|BO|reg|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|reg|Mux18~11_combout\,
	datab => \Mips|BO|RI|CurrentState\(23),
	datac => \Mips|BO|reg|Mux18~16_combout\,
	datad => \Mips|BO|reg|Mux18~18_combout\,
	combout => \Mips|BO|reg|Mux18~19_combout\);

-- Location: LCCOMB_X33_Y11_N0
\Mips|BO|reg|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|reg|Mux18~20_combout\ = (\Mips|BO|RI|CurrentState\(25) & (\Mips|BO|reg|Mux18~9_combout\)) # (!\Mips|BO|RI|CurrentState\(25) & ((\Mips|BO|reg|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|RI|CurrentState\(25),
	datac => \Mips|BO|reg|Mux18~9_combout\,
	datad => \Mips|BO|reg|Mux18~19_combout\,
	combout => \Mips|BO|reg|Mux18~20_combout\);

-- Location: LCFF_X30_Y11_N15
\Mips|BO|RegA|CurrentState[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|reg|Mux18~20_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RegA|CurrentState\(13));

-- Location: LCCOMB_X30_Y11_N14
\Mips|BO|muxA|Output[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxA|Output[13]~19_combout\ = (\Mips|BC|WideOr8~0_combout\ & (\Mips|BO|PC|CurrentState\(13))) # (!\Mips|BC|WideOr8~0_combout\ & ((\Mips|BO|RegA|CurrentState\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(13),
	datac => \Mips|BO|RegA|CurrentState\(13),
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BO|muxA|Output[13]~19_combout\);

-- Location: LCCOMB_X29_Y14_N16
\Mips|BO|muxB|Output[10]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|muxB|Output[10]~31_combout\ = (\Mips|BO|muxB|Output[1]~0_combout\ & (\Mips|BO|muxB|Output[10]~30_combout\)) # (!\Mips|BO|muxB|Output[1]~0_combout\ & (((\Mips|BO|RI|CurrentState\(8) & !\Mips|BO|muxB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[10]~30_combout\,
	datab => \Mips|BO|RI|CurrentState\(8),
	datac => \Mips|BO|muxB|Equal2~0_combout\,
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \Mips|BO|muxB|Output[10]~31_combout\);

-- Location: LCCOMB_X33_Y14_N0
\Mips|BO|ULA1|AndOrSlt|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~1_cout\ = CARRY((!\Mips|BO|muxA|Output[0]~0_combout\ & \Mips|BO|muxB|Output[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[0]~0_combout\,
	datab => \Mips|BO|muxB|Output[0]~2_combout\,
	datad => VCC,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~1_cout\);

-- Location: LCCOMB_X33_Y14_N2
\Mips|BO|ULA1|AndOrSlt|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~3_cout\ = CARRY((\Mips|BO|muxB|Output[1]~48_combout\ & (\Mips|BO|muxA|Output[1]~31_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~1_cout\)) # (!\Mips|BO|muxB|Output[1]~48_combout\ & ((\Mips|BO|muxA|Output[1]~31_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[1]~48_combout\,
	datab => \Mips|BO|muxA|Output[1]~31_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~1_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~3_cout\);

-- Location: LCCOMB_X33_Y14_N4
\Mips|BO|ULA1|AndOrSlt|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~5_cout\ = CARRY((\Mips|BO|muxA|Output[2]~30_combout\ & (\Mips|BO|muxB|Output[2]~47_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~3_cout\)) # (!\Mips|BO|muxA|Output[2]~30_combout\ & ((\Mips|BO|muxB|Output[2]~47_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[2]~30_combout\,
	datab => \Mips|BO|muxB|Output[2]~47_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~3_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~5_cout\);

-- Location: LCCOMB_X33_Y14_N6
\Mips|BO|ULA1|AndOrSlt|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~7_cout\ = CARRY((\Mips|BO|muxB|Output[3]~45_combout\ & (\Mips|BO|muxA|Output[3]~29_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~5_cout\)) # (!\Mips|BO|muxB|Output[3]~45_combout\ & ((\Mips|BO|muxA|Output[3]~29_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[3]~45_combout\,
	datab => \Mips|BO|muxA|Output[3]~29_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~5_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~7_cout\);

-- Location: LCCOMB_X33_Y14_N8
\Mips|BO|ULA1|AndOrSlt|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~9_cout\ = CARRY((\Mips|BO|muxB|Output[4]~43_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~7_cout\) # (!\Mips|BO|muxA|Output[4]~28_combout\))) # (!\Mips|BO|muxB|Output[4]~43_combout\ & (!\Mips|BO|muxA|Output[4]~28_combout\ 
-- & !\Mips|BO|ULA1|AndOrSlt|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[4]~43_combout\,
	datab => \Mips|BO|muxA|Output[4]~28_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~7_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~9_cout\);

-- Location: LCCOMB_X33_Y14_N10
\Mips|BO|ULA1|AndOrSlt|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~11_cout\ = CARRY((\Mips|BO|muxB|Output[5]~41_combout\ & (\Mips|BO|muxA|Output[5]~27_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~9_cout\)) # (!\Mips|BO|muxB|Output[5]~41_combout\ & ((\Mips|BO|muxA|Output[5]~27_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[5]~41_combout\,
	datab => \Mips|BO|muxA|Output[5]~27_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~9_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~11_cout\);

-- Location: LCCOMB_X33_Y14_N12
\Mips|BO|ULA1|AndOrSlt|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~13_cout\ = CARRY((\Mips|BO|muxA|Output[6]~26_combout\ & (\Mips|BO|muxB|Output[6]~39_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~11_cout\)) # (!\Mips|BO|muxA|Output[6]~26_combout\ & ((\Mips|BO|muxB|Output[6]~39_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[6]~26_combout\,
	datab => \Mips|BO|muxB|Output[6]~39_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~11_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~13_cout\);

-- Location: LCCOMB_X33_Y14_N14
\Mips|BO|ULA1|AndOrSlt|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~15_cout\ = CARRY((\Mips|BO|muxB|Output[7]~37_combout\ & (\Mips|BO|muxA|Output[7]~25_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~13_cout\)) # (!\Mips|BO|muxB|Output[7]~37_combout\ & ((\Mips|BO|muxA|Output[7]~25_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[7]~37_combout\,
	datab => \Mips|BO|muxA|Output[7]~25_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~13_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~15_cout\);

-- Location: LCCOMB_X33_Y14_N16
\Mips|BO|ULA1|AndOrSlt|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~17_cout\ = CARRY((\Mips|BO|muxB|Output[8]~35_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~15_cout\) # (!\Mips|BO|muxA|Output[8]~24_combout\))) # (!\Mips|BO|muxB|Output[8]~35_combout\ & 
-- (!\Mips|BO|muxA|Output[8]~24_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[8]~35_combout\,
	datab => \Mips|BO|muxA|Output[8]~24_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~15_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~17_cout\);

-- Location: LCCOMB_X33_Y14_N18
\Mips|BO|ULA1|AndOrSlt|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~19_cout\ = CARRY((\Mips|BO|muxA|Output[9]~23_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~17_cout\) # (!\Mips|BO|muxB|Output[9]~33_combout\))) # (!\Mips|BO|muxA|Output[9]~23_combout\ & 
-- (!\Mips|BO|muxB|Output[9]~33_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[9]~23_combout\,
	datab => \Mips|BO|muxB|Output[9]~33_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~17_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~19_cout\);

-- Location: LCCOMB_X33_Y14_N20
\Mips|BO|ULA1|AndOrSlt|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~21_cout\ = CARRY((\Mips|BO|muxA|Output[10]~22_combout\ & (\Mips|BO|muxB|Output[10]~31_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~19_cout\)) # (!\Mips|BO|muxA|Output[10]~22_combout\ & 
-- ((\Mips|BO|muxB|Output[10]~31_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[10]~22_combout\,
	datab => \Mips|BO|muxB|Output[10]~31_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~19_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~21_cout\);

-- Location: LCCOMB_X33_Y14_N22
\Mips|BO|ULA1|AndOrSlt|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~23_cout\ = CARRY((\Mips|BO|muxB|Output[11]~29_combout\ & (\Mips|BO|muxA|Output[11]~21_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~21_cout\)) # (!\Mips|BO|muxB|Output[11]~29_combout\ & 
-- ((\Mips|BO|muxA|Output[11]~21_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[11]~29_combout\,
	datab => \Mips|BO|muxA|Output[11]~21_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~21_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~23_cout\);

-- Location: LCCOMB_X33_Y14_N24
\Mips|BO|ULA1|AndOrSlt|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~25_cout\ = CARRY((\Mips|BO|muxA|Output[12]~20_combout\ & (\Mips|BO|muxB|Output[12]~27_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~23_cout\)) # (!\Mips|BO|muxA|Output[12]~20_combout\ & 
-- ((\Mips|BO|muxB|Output[12]~27_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[12]~20_combout\,
	datab => \Mips|BO|muxB|Output[12]~27_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~23_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~25_cout\);

-- Location: LCCOMB_X33_Y14_N26
\Mips|BO|ULA1|AndOrSlt|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~27_cout\ = CARRY((\Mips|BO|muxB|Output[13]~25_combout\ & (\Mips|BO|muxA|Output[13]~19_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~25_cout\)) # (!\Mips|BO|muxB|Output[13]~25_combout\ & 
-- ((\Mips|BO|muxA|Output[13]~19_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[13]~25_combout\,
	datab => \Mips|BO|muxA|Output[13]~19_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~25_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~27_cout\);

-- Location: LCCOMB_X33_Y14_N28
\Mips|BO|ULA1|AndOrSlt|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~29_cout\ = CARRY((\Mips|BO|muxA|Output[14]~18_combout\ & (\Mips|BO|muxB|Output[14]~23_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~27_cout\)) # (!\Mips|BO|muxA|Output[14]~18_combout\ & 
-- ((\Mips|BO|muxB|Output[14]~23_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[14]~18_combout\,
	datab => \Mips|BO|muxB|Output[14]~23_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~27_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~29_cout\);

-- Location: LCCOMB_X33_Y14_N30
\Mips|BO|ULA1|AndOrSlt|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~31_cout\ = CARRY((\Mips|BO|muxB|Output[15]~21_combout\ & (\Mips|BO|muxA|Output[15]~17_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~29_cout\)) # (!\Mips|BO|muxB|Output[15]~21_combout\ & 
-- ((\Mips|BO|muxA|Output[15]~17_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[15]~21_combout\,
	datab => \Mips|BO|muxA|Output[15]~17_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~29_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~31_cout\);

-- Location: LCCOMB_X33_Y13_N0
\Mips|BO|ULA1|AndOrSlt|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~33_cout\ = CARRY((\Mips|BO|muxA|Output[16]~16_combout\ & (\Mips|BO|muxB|Output[16]~19_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~31_cout\)) # (!\Mips|BO|muxA|Output[16]~16_combout\ & 
-- ((\Mips|BO|muxB|Output[16]~19_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[16]~16_combout\,
	datab => \Mips|BO|muxB|Output[16]~19_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~31_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~33_cout\);

-- Location: LCCOMB_X33_Y13_N2
\Mips|BO|ULA1|AndOrSlt|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~35_cout\ = CARRY((\Mips|BO|muxA|Output[17]~15_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~33_cout\) # (!\Mips|BO|muxB|Output[17]~17_combout\))) # (!\Mips|BO|muxA|Output[17]~15_combout\ & 
-- (!\Mips|BO|muxB|Output[17]~17_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[17]~15_combout\,
	datab => \Mips|BO|muxB|Output[17]~17_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~33_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~35_cout\);

-- Location: LCCOMB_X33_Y13_N4
\Mips|BO|ULA1|AndOrSlt|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~37_cout\ = CARRY((\Mips|BO|muxB|Output[18]~16_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~35_cout\) # (!\Mips|BO|muxA|Output[18]~14_combout\))) # (!\Mips|BO|muxB|Output[18]~16_combout\ & 
-- (!\Mips|BO|muxA|Output[18]~14_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[18]~16_combout\,
	datab => \Mips|BO|muxA|Output[18]~14_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~35_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~37_cout\);

-- Location: LCCOMB_X33_Y13_N6
\Mips|BO|ULA1|AndOrSlt|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~39_cout\ = CARRY((\Mips|BO|muxB|Output[19]~15_combout\ & (\Mips|BO|muxA|Output[19]~13_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~37_cout\)) # (!\Mips|BO|muxB|Output[19]~15_combout\ & 
-- ((\Mips|BO|muxA|Output[19]~13_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[19]~15_combout\,
	datab => \Mips|BO|muxA|Output[19]~13_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~37_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~39_cout\);

-- Location: LCCOMB_X33_Y13_N8
\Mips|BO|ULA1|AndOrSlt|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~41_cout\ = CARRY((\Mips|BO|muxA|Output[20]~12_combout\ & (\Mips|BO|muxB|Output[20]~14_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~39_cout\)) # (!\Mips|BO|muxA|Output[20]~12_combout\ & 
-- ((\Mips|BO|muxB|Output[20]~14_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[20]~12_combout\,
	datab => \Mips|BO|muxB|Output[20]~14_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~39_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~41_cout\);

-- Location: LCCOMB_X33_Y13_N10
\Mips|BO|ULA1|AndOrSlt|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~43_cout\ = CARRY((\Mips|BO|muxB|Output[21]~13_combout\ & (\Mips|BO|muxA|Output[21]~11_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~41_cout\)) # (!\Mips|BO|muxB|Output[21]~13_combout\ & 
-- ((\Mips|BO|muxA|Output[21]~11_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[21]~13_combout\,
	datab => \Mips|BO|muxA|Output[21]~11_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~41_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~43_cout\);

-- Location: LCCOMB_X33_Y13_N12
\Mips|BO|ULA1|AndOrSlt|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~45_cout\ = CARRY((\Mips|BO|muxA|Output[22]~10_combout\ & (\Mips|BO|muxB|Output[22]~12_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~43_cout\)) # (!\Mips|BO|muxA|Output[22]~10_combout\ & 
-- ((\Mips|BO|muxB|Output[22]~12_combout\) # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[22]~10_combout\,
	datab => \Mips|BO|muxB|Output[22]~12_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~43_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~45_cout\);

-- Location: LCCOMB_X33_Y13_N14
\Mips|BO|ULA1|AndOrSlt|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~47_cout\ = CARRY((\Mips|BO|muxA|Output[23]~9_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~45_cout\) # (!\Mips|BO|muxB|Output[23]~11_combout\))) # (!\Mips|BO|muxA|Output[23]~9_combout\ & 
-- (!\Mips|BO|muxB|Output[23]~11_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[23]~9_combout\,
	datab => \Mips|BO|muxB|Output[23]~11_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~45_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~47_cout\);

-- Location: LCCOMB_X33_Y13_N16
\Mips|BO|ULA1|AndOrSlt|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~49_cout\ = CARRY((\Mips|BO|muxA|Output[24]~8_combout\ & (\Mips|BO|muxB|Output[24]~10_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~47_cout\)) # (!\Mips|BO|muxA|Output[24]~8_combout\ & ((\Mips|BO|muxB|Output[24]~10_combout\) 
-- # (!\Mips|BO|ULA1|AndOrSlt|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[24]~8_combout\,
	datab => \Mips|BO|muxB|Output[24]~10_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~47_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~49_cout\);

-- Location: LCCOMB_X33_Y13_N18
\Mips|BO|ULA1|AndOrSlt|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~51_cout\ = CARRY((\Mips|BO|muxA|Output[25]~7_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~49_cout\) # (!\Mips|BO|muxB|Output[25]~9_combout\))) # (!\Mips|BO|muxA|Output[25]~7_combout\ & 
-- (!\Mips|BO|muxB|Output[25]~9_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[25]~7_combout\,
	datab => \Mips|BO|muxB|Output[25]~9_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~49_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~51_cout\);

-- Location: LCCOMB_X33_Y13_N20
\Mips|BO|ULA1|AndOrSlt|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~53_cout\ = CARRY((\Mips|BO|muxA|Output[26]~6_combout\ & (\Mips|BO|muxB|Output[26]~8_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~51_cout\)) # (!\Mips|BO|muxA|Output[26]~6_combout\ & ((\Mips|BO|muxB|Output[26]~8_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[26]~6_combout\,
	datab => \Mips|BO|muxB|Output[26]~8_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~51_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~53_cout\);

-- Location: LCCOMB_X33_Y13_N22
\Mips|BO|ULA1|AndOrSlt|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~55_cout\ = CARRY((\Mips|BO|muxB|Output[27]~7_combout\ & (\Mips|BO|muxA|Output[27]~5_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~53_cout\)) # (!\Mips|BO|muxB|Output[27]~7_combout\ & ((\Mips|BO|muxA|Output[27]~5_combout\) # 
-- (!\Mips|BO|ULA1|AndOrSlt|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[27]~7_combout\,
	datab => \Mips|BO|muxA|Output[27]~5_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~53_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~55_cout\);

-- Location: LCCOMB_X33_Y13_N24
\Mips|BO|ULA1|AndOrSlt|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~57_cout\ = CARRY((\Mips|BO|muxB|Output[28]~6_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~55_cout\) # (!\Mips|BO|muxA|Output[28]~4_combout\))) # (!\Mips|BO|muxB|Output[28]~6_combout\ & 
-- (!\Mips|BO|muxA|Output[28]~4_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[28]~6_combout\,
	datab => \Mips|BO|muxA|Output[28]~4_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~55_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~57_cout\);

-- Location: LCCOMB_X33_Y13_N26
\Mips|BO|ULA1|AndOrSlt|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~59_cout\ = CARRY((\Mips|BO|muxA|Output[29]~3_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~57_cout\) # (!\Mips|BO|muxB|Output[29]~5_combout\))) # (!\Mips|BO|muxA|Output[29]~3_combout\ & 
-- (!\Mips|BO|muxB|Output[29]~5_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[29]~3_combout\,
	datab => \Mips|BO|muxB|Output[29]~5_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~57_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~59_cout\);

-- Location: LCCOMB_X33_Y13_N28
\Mips|BO|ULA1|AndOrSlt|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~61_cout\ = CARRY((\Mips|BO|muxB|Output[30]~4_combout\ & ((!\Mips|BO|ULA1|AndOrSlt|LessThan0~59_cout\) # (!\Mips|BO|muxA|Output[30]~2_combout\))) # (!\Mips|BO|muxB|Output[30]~4_combout\ & 
-- (!\Mips|BO|muxA|Output[30]~2_combout\ & !\Mips|BO|ULA1|AndOrSlt|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxB|Output[30]~4_combout\,
	datab => \Mips|BO|muxA|Output[30]~2_combout\,
	datad => VCC,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~59_cout\,
	cout => \Mips|BO|ULA1|AndOrSlt|LessThan0~61_cout\);

-- Location: LCCOMB_X33_Y13_N30
\Mips|BO|ULA1|AndOrSlt|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~62_combout\ = (\Mips|BO|muxA|Output[31]~1_combout\ & ((\Mips|BO|ULA1|AndOrSlt|LessThan0~61_cout\) # (!\Mips|BO|muxB|Output[31]~3_combout\))) # (!\Mips|BO|muxA|Output[31]~1_combout\ & (!\Mips|BO|muxB|Output[31]~3_combout\ & 
-- \Mips|BO|ULA1|AndOrSlt|LessThan0~61_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|muxA|Output[31]~1_combout\,
	datab => \Mips|BO|muxB|Output[31]~3_combout\,
	cin => \Mips|BO|ULA1|AndOrSlt|LessThan0~61_cout\,
	combout => \Mips|BO|ULA1|AndOrSlt|LessThan0~62_combout\);

-- Location: LCCOMB_X32_Y13_N18
\Mips|BO|ULA1|Output[0]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|ULA1|Output[0]~59_combout\ = (\Mips|BO|ULA1|Output[0]~58_combout\) # ((\Mips|BO|ULA1|Output[0]~56_combout\) # ((\Mips|BO|operacaoUla|Operation[2]~4_combout\ & \Mips|BO|ULA1|AndOrSlt|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULA1|Output[0]~58_combout\,
	datab => \Mips|BO|ULA1|Output[0]~56_combout\,
	datac => \Mips|BO|operacaoUla|Operation[2]~4_combout\,
	datad => \Mips|BO|ULA1|AndOrSlt|LessThan0~62_combout\,
	combout => \Mips|BO|ULA1|Output[0]~59_combout\);

-- Location: LCFF_X32_Y13_N19
\Mips|BO|ULASaida|CurrentState[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|ULA1|Output[0]~59_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|ULASaida|CurrentState\(0));

-- Location: LCCOMB_X32_Y13_N24
\Mips|BO|mux3|Output[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BO|mux3|Output[0]~1_combout\ = (!\Mips|BC|current_state.S9~regout\ & ((\Mips|BC|current_state.S8~regout\ & (\Mips|BO|ULASaida|CurrentState\(0))) # (!\Mips|BC|current_state.S8~regout\ & ((\Mips|BO|ULA1|Output[0]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S9~regout\,
	datab => \Mips|BO|ULASaida|CurrentState\(0),
	datac => \Mips|BC|current_state.S8~regout\,
	datad => \Mips|BO|ULA1|Output[0]~59_combout\,
	combout => \Mips|BO|mux3|Output[0]~1_combout\);

-- Location: LCFF_X32_Y13_N25
\Mips|BO|PC|CurrentState[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	datain => \Mips|BO|mux3|Output[0]~1_combout\,
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	ena => \Mips|BO|EnableRegPC_s~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|PC|CurrentState\(0));

-- Location: LCCOMB_X28_Y11_N12
\H0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux6~0_combout\ = (\Mips|BO|PC|CurrentState\(3) & (\Mips|BO|PC|CurrentState\(0) & (\Mips|BO|PC|CurrentState\(1) $ (\Mips|BO|PC|CurrentState\(2))))) # (!\Mips|BO|PC|CurrentState\(3) & (!\Mips|BO|PC|CurrentState\(1) & (\Mips|BO|PC|CurrentState\(0) $ 
-- (\Mips|BO|PC|CurrentState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux6~0_combout\);

-- Location: LCCOMB_X28_Y11_N30
\H0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux5~0_combout\ = (\Mips|BO|PC|CurrentState\(3) & ((\Mips|BO|PC|CurrentState\(0) & (\Mips|BO|PC|CurrentState\(1))) # (!\Mips|BO|PC|CurrentState\(0) & ((\Mips|BO|PC|CurrentState\(2)))))) # (!\Mips|BO|PC|CurrentState\(3) & (\Mips|BO|PC|CurrentState\(2) 
-- & (\Mips|BO|PC|CurrentState\(0) $ (\Mips|BO|PC|CurrentState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y11_N16
\H0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux4~0_combout\ = (\Mips|BO|PC|CurrentState\(3) & (\Mips|BO|PC|CurrentState\(2) & ((\Mips|BO|PC|CurrentState\(1)) # (!\Mips|BO|PC|CurrentState\(0))))) # (!\Mips|BO|PC|CurrentState\(3) & (!\Mips|BO|PC|CurrentState\(0) & (\Mips|BO|PC|CurrentState\(1) & 
-- !\Mips|BO|PC|CurrentState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux4~0_combout\);

-- Location: LCCOMB_X28_Y11_N10
\H0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux3~0_combout\ = (\Mips|BO|PC|CurrentState\(1) & ((\Mips|BO|PC|CurrentState\(0) & ((\Mips|BO|PC|CurrentState\(2)))) # (!\Mips|BO|PC|CurrentState\(0) & (\Mips|BO|PC|CurrentState\(3) & !\Mips|BO|PC|CurrentState\(2))))) # (!\Mips|BO|PC|CurrentState\(1) 
-- & (!\Mips|BO|PC|CurrentState\(3) & (\Mips|BO|PC|CurrentState\(0) $ (\Mips|BO|PC|CurrentState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y11_N0
\H0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux2~0_combout\ = (\Mips|BO|PC|CurrentState\(1) & (\Mips|BO|PC|CurrentState\(0) & (!\Mips|BO|PC|CurrentState\(3)))) # (!\Mips|BO|PC|CurrentState\(1) & ((\Mips|BO|PC|CurrentState\(2) & ((!\Mips|BO|PC|CurrentState\(3)))) # (!\Mips|BO|PC|CurrentState\(2) 
-- & (\Mips|BO|PC|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux2~0_combout\);

-- Location: LCCOMB_X28_Y11_N6
\H0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux1~0_combout\ = (\Mips|BO|PC|CurrentState\(0) & (\Mips|BO|PC|CurrentState\(3) $ (((\Mips|BO|PC|CurrentState\(1)) # (!\Mips|BO|PC|CurrentState\(2)))))) # (!\Mips|BO|PC|CurrentState\(0) & (!\Mips|BO|PC|CurrentState\(3) & (\Mips|BO|PC|CurrentState\(1) 
-- & !\Mips|BO|PC|CurrentState\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y11_N8
\H0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H0|Mux0~0_combout\ = (\Mips|BO|PC|CurrentState\(0) & ((\Mips|BO|PC|CurrentState\(3)) # (\Mips|BO|PC|CurrentState\(1) $ (\Mips|BO|PC|CurrentState\(2))))) # (!\Mips|BO|PC|CurrentState\(0) & ((\Mips|BO|PC|CurrentState\(1)) # (\Mips|BO|PC|CurrentState\(3) $ 
-- (\Mips|BO|PC|CurrentState\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(0),
	datab => \Mips|BO|PC|CurrentState\(3),
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \Mips|BO|PC|CurrentState\(2),
	combout => \H0|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y11_N24
\H1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux6~0_combout\ = (\Mips|BO|PC|CurrentState\(7) & (\Mips|BO|PC|CurrentState\(4) & (\Mips|BO|PC|CurrentState\(5) $ (\Mips|BO|PC|CurrentState\(6))))) # (!\Mips|BO|PC|CurrentState\(7) & (!\Mips|BO|PC|CurrentState\(5) & (\Mips|BO|PC|CurrentState\(6) $ 
-- (\Mips|BO|PC|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux6~0_combout\);

-- Location: LCCOMB_X34_Y11_N26
\H1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux5~0_combout\ = (\Mips|BO|PC|CurrentState\(7) & ((\Mips|BO|PC|CurrentState\(4) & (\Mips|BO|PC|CurrentState\(5))) # (!\Mips|BO|PC|CurrentState\(4) & ((\Mips|BO|PC|CurrentState\(6)))))) # (!\Mips|BO|PC|CurrentState\(7) & (\Mips|BO|PC|CurrentState\(6) 
-- & (\Mips|BO|PC|CurrentState\(5) $ (\Mips|BO|PC|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y11_N12
\H1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux4~0_combout\ = (\Mips|BO|PC|CurrentState\(7) & (\Mips|BO|PC|CurrentState\(6) & ((\Mips|BO|PC|CurrentState\(5)) # (!\Mips|BO|PC|CurrentState\(4))))) # (!\Mips|BO|PC|CurrentState\(7) & (\Mips|BO|PC|CurrentState\(5) & (!\Mips|BO|PC|CurrentState\(6) & 
-- !\Mips|BO|PC|CurrentState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux4~0_combout\);

-- Location: LCCOMB_X34_Y11_N22
\H1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux3~0_combout\ = (\Mips|BO|PC|CurrentState\(5) & ((\Mips|BO|PC|CurrentState\(6) & ((\Mips|BO|PC|CurrentState\(4)))) # (!\Mips|BO|PC|CurrentState\(6) & (\Mips|BO|PC|CurrentState\(7) & !\Mips|BO|PC|CurrentState\(4))))) # (!\Mips|BO|PC|CurrentState\(5) 
-- & (!\Mips|BO|PC|CurrentState\(7) & (\Mips|BO|PC|CurrentState\(6) $ (\Mips|BO|PC|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y11_N28
\H1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux2~0_combout\ = (\Mips|BO|PC|CurrentState\(5) & (!\Mips|BO|PC|CurrentState\(7) & ((\Mips|BO|PC|CurrentState\(4))))) # (!\Mips|BO|PC|CurrentState\(5) & ((\Mips|BO|PC|CurrentState\(6) & (!\Mips|BO|PC|CurrentState\(7))) # (!\Mips|BO|PC|CurrentState\(6) 
-- & ((\Mips|BO|PC|CurrentState\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux2~0_combout\);

-- Location: LCCOMB_X34_Y11_N14
\H1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux1~0_combout\ = (\Mips|BO|PC|CurrentState\(5) & (!\Mips|BO|PC|CurrentState\(7) & ((\Mips|BO|PC|CurrentState\(4)) # (!\Mips|BO|PC|CurrentState\(6))))) # (!\Mips|BO|PC|CurrentState\(5) & (\Mips|BO|PC|CurrentState\(4) & (\Mips|BO|PC|CurrentState\(7) $ 
-- (!\Mips|BO|PC|CurrentState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux1~0_combout\);

-- Location: LCCOMB_X34_Y11_N20
\H1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H1|Mux0~0_combout\ = (\Mips|BO|PC|CurrentState\(4) & ((\Mips|BO|PC|CurrentState\(7)) # (\Mips|BO|PC|CurrentState\(5) $ (\Mips|BO|PC|CurrentState\(6))))) # (!\Mips|BO|PC|CurrentState\(4) & ((\Mips|BO|PC|CurrentState\(5)) # (\Mips|BO|PC|CurrentState\(7) $ 
-- (\Mips|BO|PC|CurrentState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(7),
	datab => \Mips|BO|PC|CurrentState\(5),
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \H1|Mux0~0_combout\);

-- Location: LCCOMB_X38_Y12_N24
\H2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux6~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(2) & (!\Mips|BO|ULASaida|CurrentState\(1) & (\Mips|BO|ULASaida|CurrentState\(0) $ (!\Mips|BO|ULASaida|CurrentState\(3))))) # (!\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(0) 
-- & (\Mips|BO|ULASaida|CurrentState\(1) $ (!\Mips|BO|ULASaida|CurrentState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux6~0_combout\);

-- Location: LCCOMB_X38_Y12_N22
\H2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux5~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(1) & ((\Mips|BO|ULASaida|CurrentState\(0) & ((\Mips|BO|ULASaida|CurrentState\(3)))) # (!\Mips|BO|ULASaida|CurrentState\(0) & (\Mips|BO|ULASaida|CurrentState\(2))))) # 
-- (!\Mips|BO|ULASaida|CurrentState\(1) & (\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(0) $ (\Mips|BO|ULASaida|CurrentState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux5~0_combout\);

-- Location: LCCOMB_X38_Y12_N20
\H2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux4~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(3) & ((\Mips|BO|ULASaida|CurrentState\(1)) # (!\Mips|BO|ULASaida|CurrentState\(0))))) # (!\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(1) 
-- & (!\Mips|BO|ULASaida|CurrentState\(0) & !\Mips|BO|ULASaida|CurrentState\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux4~0_combout\);

-- Location: LCCOMB_X38_Y12_N26
\H2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux3~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(1) & ((\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(0))) # (!\Mips|BO|ULASaida|CurrentState\(2) & (!\Mips|BO|ULASaida|CurrentState\(0) & \Mips|BO|ULASaida|CurrentState\(3))))) 
-- # (!\Mips|BO|ULASaida|CurrentState\(1) & (!\Mips|BO|ULASaida|CurrentState\(3) & (\Mips|BO|ULASaida|CurrentState\(2) $ (\Mips|BO|ULASaida|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux3~0_combout\);

-- Location: LCCOMB_X38_Y12_N8
\H2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux2~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(1) & (((\Mips|BO|ULASaida|CurrentState\(0) & !\Mips|BO|ULASaida|CurrentState\(3))))) # (!\Mips|BO|ULASaida|CurrentState\(1) & ((\Mips|BO|ULASaida|CurrentState\(2) & 
-- ((!\Mips|BO|ULASaida|CurrentState\(3)))) # (!\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux2~0_combout\);

-- Location: LCCOMB_X38_Y12_N30
\H2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux1~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(2) & (\Mips|BO|ULASaida|CurrentState\(0) & (\Mips|BO|ULASaida|CurrentState\(1) $ (\Mips|BO|ULASaida|CurrentState\(3))))) # (!\Mips|BO|ULASaida|CurrentState\(2) & (!\Mips|BO|ULASaida|CurrentState\(3) & 
-- ((\Mips|BO|ULASaida|CurrentState\(1)) # (\Mips|BO|ULASaida|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux1~0_combout\);

-- Location: LCCOMB_X38_Y12_N16
\H2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H2|Mux0~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(0) & ((\Mips|BO|ULASaida|CurrentState\(3)) # (\Mips|BO|ULASaida|CurrentState\(2) $ (\Mips|BO|ULASaida|CurrentState\(1))))) # (!\Mips|BO|ULASaida|CurrentState\(0) & 
-- ((\Mips|BO|ULASaida|CurrentState\(1)) # (\Mips|BO|ULASaida|CurrentState\(2) $ (\Mips|BO|ULASaida|CurrentState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(2),
	datab => \Mips|BO|ULASaida|CurrentState\(1),
	datac => \Mips|BO|ULASaida|CurrentState\(0),
	datad => \Mips|BO|ULASaida|CurrentState\(3),
	combout => \H2|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y12_N16
\H3|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux6~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(7) & (\Mips|BO|ULASaida|CurrentState\(4) & (\Mips|BO|ULASaida|CurrentState\(6) $ (\Mips|BO|ULASaida|CurrentState\(5))))) # (!\Mips|BO|ULASaida|CurrentState\(7) & (!\Mips|BO|ULASaida|CurrentState\(5) & 
-- (\Mips|BO|ULASaida|CurrentState\(6) $ (\Mips|BO|ULASaida|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux6~0_combout\);

-- Location: LCCOMB_X34_Y12_N18
\H3|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux5~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(7) & ((\Mips|BO|ULASaida|CurrentState\(4) & ((\Mips|BO|ULASaida|CurrentState\(5)))) # (!\Mips|BO|ULASaida|CurrentState\(4) & (\Mips|BO|ULASaida|CurrentState\(6))))) # 
-- (!\Mips|BO|ULASaida|CurrentState\(7) & (\Mips|BO|ULASaida|CurrentState\(6) & (\Mips|BO|ULASaida|CurrentState\(5) $ (\Mips|BO|ULASaida|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y12_N24
\H3|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux4~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(7) & (\Mips|BO|ULASaida|CurrentState\(6) & ((\Mips|BO|ULASaida|CurrentState\(5)) # (!\Mips|BO|ULASaida|CurrentState\(4))))) # (!\Mips|BO|ULASaida|CurrentState\(7) & 
-- (!\Mips|BO|ULASaida|CurrentState\(6) & (\Mips|BO|ULASaida|CurrentState\(5) & !\Mips|BO|ULASaida|CurrentState\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux4~0_combout\);

-- Location: LCCOMB_X34_Y12_N26
\H3|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux3~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(5) & ((\Mips|BO|ULASaida|CurrentState\(6) & ((\Mips|BO|ULASaida|CurrentState\(4)))) # (!\Mips|BO|ULASaida|CurrentState\(6) & (\Mips|BO|ULASaida|CurrentState\(7) & 
-- !\Mips|BO|ULASaida|CurrentState\(4))))) # (!\Mips|BO|ULASaida|CurrentState\(5) & (!\Mips|BO|ULASaida|CurrentState\(7) & (\Mips|BO|ULASaida|CurrentState\(6) $ (\Mips|BO|ULASaida|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y12_N20
\H3|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux2~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(5) & (!\Mips|BO|ULASaida|CurrentState\(7) & ((\Mips|BO|ULASaida|CurrentState\(4))))) # (!\Mips|BO|ULASaida|CurrentState\(5) & ((\Mips|BO|ULASaida|CurrentState\(6) & 
-- (!\Mips|BO|ULASaida|CurrentState\(7))) # (!\Mips|BO|ULASaida|CurrentState\(6) & ((\Mips|BO|ULASaida|CurrentState\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux2~0_combout\);

-- Location: LCCOMB_X34_Y12_N10
\H3|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux1~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(6) & (\Mips|BO|ULASaida|CurrentState\(4) & (\Mips|BO|ULASaida|CurrentState\(7) $ (\Mips|BO|ULASaida|CurrentState\(5))))) # (!\Mips|BO|ULASaida|CurrentState\(6) & (!\Mips|BO|ULASaida|CurrentState\(7) & 
-- ((\Mips|BO|ULASaida|CurrentState\(5)) # (\Mips|BO|ULASaida|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux1~0_combout\);

-- Location: LCCOMB_X34_Y12_N28
\H3|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H3|Mux0~0_combout\ = (\Mips|BO|ULASaida|CurrentState\(4) & ((\Mips|BO|ULASaida|CurrentState\(7)) # (\Mips|BO|ULASaida|CurrentState\(6) $ (\Mips|BO|ULASaida|CurrentState\(5))))) # (!\Mips|BO|ULASaida|CurrentState\(4) & 
-- ((\Mips|BO|ULASaida|CurrentState\(5)) # (\Mips|BO|ULASaida|CurrentState\(7) $ (\Mips|BO|ULASaida|CurrentState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \Mips|BO|ULASaida|CurrentState\(6),
	datac => \Mips|BO|ULASaida|CurrentState\(5),
	datad => \Mips|BO|ULASaida|CurrentState\(4),
	combout => \H3|Mux0~0_combout\);

-- Location: LCCOMB_X4_Y14_N24
\H4|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux6~0_combout\ = (\Mips|BO|RDM|CurrentState\(2) & (!\Mips|BO|RDM|CurrentState\(1) & (\Mips|BO|RDM|CurrentState\(3) $ (!\Mips|BO|RDM|CurrentState\(0))))) # (!\Mips|BO|RDM|CurrentState\(2) & (\Mips|BO|RDM|CurrentState\(0) & 
-- (\Mips|BO|RDM|CurrentState\(3) $ (!\Mips|BO|RDM|CurrentState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux6~0_combout\);

-- Location: LCCOMB_X4_Y14_N22
\H4|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux5~0_combout\ = (\Mips|BO|RDM|CurrentState\(3) & ((\Mips|BO|RDM|CurrentState\(0) & ((\Mips|BO|RDM|CurrentState\(1)))) # (!\Mips|BO|RDM|CurrentState\(0) & (\Mips|BO|RDM|CurrentState\(2))))) # (!\Mips|BO|RDM|CurrentState\(3) & 
-- (\Mips|BO|RDM|CurrentState\(2) & (\Mips|BO|RDM|CurrentState\(1) $ (\Mips|BO|RDM|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux5~0_combout\);

-- Location: LCCOMB_X4_Y14_N16
\H4|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux4~0_combout\ = (\Mips|BO|RDM|CurrentState\(2) & (\Mips|BO|RDM|CurrentState\(3) & ((\Mips|BO|RDM|CurrentState\(1)) # (!\Mips|BO|RDM|CurrentState\(0))))) # (!\Mips|BO|RDM|CurrentState\(2) & (!\Mips|BO|RDM|CurrentState\(3) & 
-- (\Mips|BO|RDM|CurrentState\(1) & !\Mips|BO|RDM|CurrentState\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux4~0_combout\);

-- Location: LCCOMB_X4_Y14_N26
\H4|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux3~0_combout\ = (\Mips|BO|RDM|CurrentState\(1) & ((\Mips|BO|RDM|CurrentState\(2) & ((\Mips|BO|RDM|CurrentState\(0)))) # (!\Mips|BO|RDM|CurrentState\(2) & (\Mips|BO|RDM|CurrentState\(3) & !\Mips|BO|RDM|CurrentState\(0))))) # 
-- (!\Mips|BO|RDM|CurrentState\(1) & (!\Mips|BO|RDM|CurrentState\(3) & (\Mips|BO|RDM|CurrentState\(2) $ (\Mips|BO|RDM|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux3~0_combout\);

-- Location: LCCOMB_X4_Y14_N12
\H4|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux2~0_combout\ = (\Mips|BO|RDM|CurrentState\(1) & (((!\Mips|BO|RDM|CurrentState\(3) & \Mips|BO|RDM|CurrentState\(0))))) # (!\Mips|BO|RDM|CurrentState\(1) & ((\Mips|BO|RDM|CurrentState\(2) & (!\Mips|BO|RDM|CurrentState\(3))) # 
-- (!\Mips|BO|RDM|CurrentState\(2) & ((\Mips|BO|RDM|CurrentState\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux2~0_combout\);

-- Location: LCCOMB_X4_Y14_N10
\H4|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux1~0_combout\ = (\Mips|BO|RDM|CurrentState\(2) & (\Mips|BO|RDM|CurrentState\(0) & (\Mips|BO|RDM|CurrentState\(3) $ (\Mips|BO|RDM|CurrentState\(1))))) # (!\Mips|BO|RDM|CurrentState\(2) & (!\Mips|BO|RDM|CurrentState\(3) & 
-- ((\Mips|BO|RDM|CurrentState\(1)) # (\Mips|BO|RDM|CurrentState\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux1~0_combout\);

-- Location: LCCOMB_X4_Y14_N0
\H4|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H4|Mux0~0_combout\ = (\Mips|BO|RDM|CurrentState\(0) & ((\Mips|BO|RDM|CurrentState\(3)) # (\Mips|BO|RDM|CurrentState\(2) $ (\Mips|BO|RDM|CurrentState\(1))))) # (!\Mips|BO|RDM|CurrentState\(0) & ((\Mips|BO|RDM|CurrentState\(1)) # 
-- (\Mips|BO|RDM|CurrentState\(2) $ (\Mips|BO|RDM|CurrentState\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(2),
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \Mips|BO|RDM|CurrentState\(1),
	datad => \Mips|BO|RDM|CurrentState\(0),
	combout => \H4|Mux0~0_combout\);

-- Location: LCFF_X28_Y15_N5
\Mips|BO|RDM|CurrentState[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(7),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(7));

-- Location: LCFF_X27_Y14_N9
\Mips|BO|RDM|CurrentState[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \DebClk|DebouncedData~clkctrl_outclk\,
	sdata => \Mips|BO|RAM|SectorA|altsyncram_component|auto_generated|q_a\(6),
	aclr => \DebRst|DebouncedData~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Mips|BO|RDM|CurrentState\(6));

-- Location: LCCOMB_X27_Y14_N14
\H5|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux6~0_combout\ = (\Mips|BO|RDM|CurrentState\(7) & (\Mips|BO|RDM|CurrentState\(4) & (\Mips|BO|RDM|CurrentState\(5) $ (\Mips|BO|RDM|CurrentState\(6))))) # (!\Mips|BO|RDM|CurrentState\(7) & (!\Mips|BO|RDM|CurrentState\(5) & 
-- (\Mips|BO|RDM|CurrentState\(6) $ (\Mips|BO|RDM|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(5),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(6),
	datad => \Mips|BO|RDM|CurrentState\(4),
	combout => \H5|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y14_N8
\H5|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux5~0_combout\ = (\Mips|BO|RDM|CurrentState\(5) & ((\Mips|BO|RDM|CurrentState\(4) & (\Mips|BO|RDM|CurrentState\(7))) # (!\Mips|BO|RDM|CurrentState\(4) & ((\Mips|BO|RDM|CurrentState\(6)))))) # (!\Mips|BO|RDM|CurrentState\(5) & 
-- (\Mips|BO|RDM|CurrentState\(6) & (\Mips|BO|RDM|CurrentState\(7) $ (\Mips|BO|RDM|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(5),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(6),
	datad => \Mips|BO|RDM|CurrentState\(4),
	combout => \H5|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y12_N6
\H5|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux4~0_combout\ = (\Mips|BO|RDM|CurrentState\(7) & (\Mips|BO|RDM|CurrentState\(6) & ((\Mips|BO|RDM|CurrentState\(5)) # (!\Mips|BO|RDM|CurrentState\(4))))) # (!\Mips|BO|RDM|CurrentState\(7) & (!\Mips|BO|RDM|CurrentState\(4) & 
-- (\Mips|BO|RDM|CurrentState\(5) & !\Mips|BO|RDM|CurrentState\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(4),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(5),
	datad => \Mips|BO|RDM|CurrentState\(6),
	combout => \H5|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y14_N4
\H5|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux3~0_combout\ = (\Mips|BO|RDM|CurrentState\(5) & ((\Mips|BO|RDM|CurrentState\(6) & ((\Mips|BO|RDM|CurrentState\(4)))) # (!\Mips|BO|RDM|CurrentState\(6) & (\Mips|BO|RDM|CurrentState\(7) & !\Mips|BO|RDM|CurrentState\(4))))) # 
-- (!\Mips|BO|RDM|CurrentState\(5) & (!\Mips|BO|RDM|CurrentState\(7) & (\Mips|BO|RDM|CurrentState\(6) $ (\Mips|BO|RDM|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(5),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(6),
	datad => \Mips|BO|RDM|CurrentState\(4),
	combout => \H5|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y12_N4
\H5|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux2~0_combout\ = (\Mips|BO|RDM|CurrentState\(5) & (\Mips|BO|RDM|CurrentState\(4) & (!\Mips|BO|RDM|CurrentState\(7)))) # (!\Mips|BO|RDM|CurrentState\(5) & ((\Mips|BO|RDM|CurrentState\(6) & ((!\Mips|BO|RDM|CurrentState\(7)))) # 
-- (!\Mips|BO|RDM|CurrentState\(6) & (\Mips|BO|RDM|CurrentState\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(4),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(5),
	datad => \Mips|BO|RDM|CurrentState\(6),
	combout => \H5|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y14_N22
\H5|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux1~0_combout\ = (\Mips|BO|RDM|CurrentState\(5) & (!\Mips|BO|RDM|CurrentState\(7) & ((\Mips|BO|RDM|CurrentState\(4)) # (!\Mips|BO|RDM|CurrentState\(6))))) # (!\Mips|BO|RDM|CurrentState\(5) & (\Mips|BO|RDM|CurrentState\(4) & 
-- (\Mips|BO|RDM|CurrentState\(7) $ (!\Mips|BO|RDM|CurrentState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(5),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(6),
	datad => \Mips|BO|RDM|CurrentState\(4),
	combout => \H5|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y14_N24
\H5|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H5|Mux0~0_combout\ = (\Mips|BO|RDM|CurrentState\(4) & ((\Mips|BO|RDM|CurrentState\(7)) # (\Mips|BO|RDM|CurrentState\(5) $ (\Mips|BO|RDM|CurrentState\(6))))) # (!\Mips|BO|RDM|CurrentState\(4) & ((\Mips|BO|RDM|CurrentState\(5)) # 
-- (\Mips|BO|RDM|CurrentState\(7) $ (\Mips|BO|RDM|CurrentState\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(5),
	datab => \Mips|BO|RDM|CurrentState\(7),
	datac => \Mips|BO|RDM|CurrentState\(6),
	datad => \Mips|BO|RDM|CurrentState\(4),
	combout => \H5|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y16_N12
\Mips|BC|WideOr8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|WideOr8~combout\ = (\Mips|BC|current_state.S4~regout\) # ((!\Mips|BC|WideOr8~0_combout\) # (!\Mips|BC|current_state.S0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datac => \Mips|BC|current_state.S0~regout\,
	datad => \Mips|BC|WideOr8~0_combout\,
	combout => \Mips|BC|WideOr8~combout\);

-- Location: LCCOMB_X29_Y17_N28
\Mips|BC|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|WideOr7~0_combout\ = (\Mips|BC|current_state.S2~regout\) # ((\Mips|BC|current_state.S6~regout\) # ((\Mips|BC|current_state.S3~regout\) # (\Mips|BC|current_state.S7~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S2~regout\,
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BC|current_state.S3~regout\,
	datad => \Mips|BC|current_state.S7~regout\,
	combout => \Mips|BC|WideOr7~0_combout\);

-- Location: LCCOMB_X29_Y16_N22
\Mips|BC|WideOr6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|WideOr6~combout\ = (\Mips|BC|current_state.S6~regout\) # ((\Mips|BC|current_state.S7~regout\) # ((\Mips|BC|current_state.S4~regout\) # (\Mips|BC|current_state.S5~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S6~regout\,
	datab => \Mips|BC|current_state.S7~regout\,
	datac => \Mips|BC|current_state.S4~regout\,
	datad => \Mips|BC|current_state.S5~regout\,
	combout => \Mips|BC|WideOr6~combout\);

-- Location: LCCOMB_X29_Y16_N24
\H6|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux6~0_combout\ = (!\Mips|BC|WideOr7~0_combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ & (\Mips|BC|WideOr8~combout\ $ (!\Mips|BC|WideOr6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\H6|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux5~0_combout\ = (\Mips|BC|WideOr6~combout\ & (\Mips|BC|WideOr8~combout\ $ (((!\Mips|BC|WideOr7~0_combout\ & \Mips|BO|mux3|Output[15]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\H6|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux4~0_combout\ = (\Mips|BC|WideOr8~combout\ & ((\Mips|BO|mux3|Output[15]~0_combout\ & (\Mips|BC|WideOr7~0_combout\ & !\Mips|BC|WideOr6~combout\)) # (!\Mips|BO|mux3|Output[15]~0_combout\ & ((\Mips|BC|WideOr6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y16_N6
\H6|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux3~0_combout\ = (\Mips|BC|WideOr8~combout\ & ((\Mips|BC|WideOr7~0_combout\ & (!\Mips|BO|mux3|Output[15]~0_combout\ & !\Mips|BC|WideOr6~combout\)) # (!\Mips|BC|WideOr7~0_combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ & \Mips|BC|WideOr6~combout\)))) 
-- # (!\Mips|BC|WideOr8~combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ & (\Mips|BC|WideOr7~0_combout\ $ (!\Mips|BC|WideOr6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux3~0_combout\);

-- Location: LCCOMB_X29_Y16_N28
\H6|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux2~0_combout\ = (\Mips|BC|WideOr8~combout\ & ((\Mips|BC|WideOr7~0_combout\) # ((!\Mips|BC|WideOr6~combout\) # (!\Mips|BO|mux3|Output[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y16_N14
\H6|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux1~0_combout\ = (\Mips|BO|mux3|Output[15]~0_combout\ & ((\Mips|BC|WideOr8~combout\ & (\Mips|BC|WideOr7~0_combout\ & !\Mips|BC|WideOr6~combout\)) # (!\Mips|BC|WideOr8~combout\ & ((\Mips|BC|WideOr7~0_combout\) # (!\Mips|BC|WideOr6~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y16_N8
\H6|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \H6|Mux0~0_combout\ = (\Mips|BC|WideOr8~combout\ & (!\Mips|BC|WideOr7~0_combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ $ (\Mips|BC|WideOr6~combout\)))) # (!\Mips|BC|WideOr8~combout\ & (\Mips|BO|mux3|Output[15]~0_combout\ & (\Mips|BC|WideOr7~0_combout\ $ 
-- (!\Mips|BC|WideOr6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr8~combout\,
	datab => \Mips|BC|WideOr7~0_combout\,
	datac => \Mips|BO|mux3|Output[15]~0_combout\,
	datad => \Mips|BC|WideOr6~combout\,
	combout => \H6|Mux0~0_combout\);

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: LCCOMB_X27_Y16_N20
\LEDR~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~4_combout\ = (\SW~combout\(1)) # ((!\SW~combout\(3) & (\SW~combout\(4) & !\SW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(3),
	datab => \SW~combout\(1),
	datac => \SW~combout\(4),
	datad => \SW~combout\(2),
	combout => \LEDR~4_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: LCCOMB_X29_Y11_N28
\LEDR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~0_combout\ = (\SW~combout\(2)) # ((!\SW~combout\(3) & \SW~combout\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(3),
	datac => \SW~combout\(2),
	datad => \SW~combout\(5),
	combout => \LEDR~0_combout\);

-- Location: LCCOMB_X29_Y11_N30
\LEDR~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~3_combout\ = (\LEDR~2_combout\ & (((\Mips|BO|RI|CurrentState\(0))) # (!\LEDR~0_combout\))) # (!\LEDR~2_combout\ & (\LEDR~0_combout\ & ((!\Mips|BO|muxB|Output[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~2_combout\,
	datab => \LEDR~0_combout\,
	datac => \Mips|BO|RI|CurrentState\(0),
	datad => \Mips|BO|muxB|Output[1]~0_combout\,
	combout => \LEDR~3_combout\);

-- Location: LCCOMB_X29_Y11_N20
\LEDR~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~5_combout\ = (!\SW~combout\(0) & ((\LEDR~4_combout\ & (\Mips|BO|ULASaida|CurrentState\(0))) # (!\LEDR~4_combout\ & ((\LEDR~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(0),
	datab => \LEDR~4_combout\,
	datac => \SW~combout\(0),
	datad => \LEDR~3_combout\,
	combout => \LEDR~5_combout\);

-- Location: LCCOMB_X28_Y11_N28
\LEDR~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~6_combout\ = (\LEDR~5_combout\) # ((\Mips|BO|PC|CurrentState\(0) & \SW~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR~5_combout\,
	datac => \Mips|BO|PC|CurrentState\(0),
	datad => \SW~combout\(0),
	combout => \LEDR~6_combout\);

-- Location: LCCOMB_X29_Y11_N14
\LEDR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~1_combout\ = (\SW~combout\(2)) # (\SW~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(2),
	datac => \SW~combout\(3),
	combout => \LEDR~1_combout\);

-- Location: LCCOMB_X29_Y11_N2
\LEDR~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~7_combout\ = (\LEDR~0_combout\ & (((\LEDR~1_combout\) # (!\Mips|BO|muxB|Equal2~0_combout\)))) # (!\LEDR~0_combout\ & (\Mips|BC|WideOr7~0_combout\ & (!\LEDR~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|WideOr7~0_combout\,
	datab => \LEDR~0_combout\,
	datac => \LEDR~1_combout\,
	datad => \Mips|BO|muxB|Equal2~0_combout\,
	combout => \LEDR~7_combout\);

-- Location: LCCOMB_X29_Y11_N12
\LEDR~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~8_combout\ = (\LEDR~7_combout\ & ((\Mips|BO|RI|CurrentState\(1)) # ((!\LEDR~1_combout\)))) # (!\LEDR~7_combout\ & (((\LEDR~1_combout\ & \Mips|BO|RDM|CurrentState\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(1),
	datab => \LEDR~7_combout\,
	datac => \LEDR~1_combout\,
	datad => \Mips|BO|RDM|CurrentState\(1),
	combout => \LEDR~8_combout\);

-- Location: LCCOMB_X29_Y11_N18
\LEDR~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~9_combout\ = (!\SW~combout\(0) & ((\LEDR~4_combout\ & (\Mips|BO|ULASaida|CurrentState\(1))) # (!\LEDR~4_combout\ & ((\LEDR~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(1),
	datab => \LEDR~4_combout\,
	datac => \SW~combout\(0),
	datad => \LEDR~8_combout\,
	combout => \LEDR~9_combout\);

-- Location: LCCOMB_X28_Y11_N2
\LEDR~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~10_combout\ = (\LEDR~9_combout\) # ((\Mips|BO|PC|CurrentState\(1) & \SW~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR~9_combout\,
	datac => \Mips|BO|PC|CurrentState\(1),
	datad => \SW~combout\(0),
	combout => \LEDR~10_combout\);

-- Location: LCCOMB_X29_Y11_N6
\LEDR~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~12_combout\ = (\LEDR~11_combout\ & (((\Mips|BO|RI|CurrentState\(2)) # (!\LEDR~0_combout\)))) # (!\LEDR~11_combout\ & (\Mips|BC|current_state.S8~regout\ & (\LEDR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~11_combout\,
	datab => \Mips|BC|current_state.S8~regout\,
	datac => \LEDR~0_combout\,
	datad => \Mips|BO|RI|CurrentState\(2),
	combout => \LEDR~12_combout\);

-- Location: LCCOMB_X29_Y11_N8
\LEDR~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~13_combout\ = (!\SW~combout\(0) & ((\LEDR~4_combout\ & (\Mips|BO|ULASaida|CurrentState\(2))) # (!\LEDR~4_combout\ & ((\LEDR~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~4_combout\,
	datab => \Mips|BO|ULASaida|CurrentState\(2),
	datac => \SW~combout\(0),
	datad => \LEDR~12_combout\,
	combout => \LEDR~13_combout\);

-- Location: LCCOMB_X28_Y11_N24
\LEDR~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~14_combout\ = (\LEDR~13_combout\) # ((\Mips|BO|PC|CurrentState\(2) & \SW~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(2),
	datac => \LEDR~13_combout\,
	datad => \SW~combout\(0),
	combout => \LEDR~14_combout\);

-- Location: LCCOMB_X27_Y16_N8
\LEDR~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~16_combout\ = (\SW~combout\(1)) # ((!\SW~combout\(2) & ((\SW~combout\(3)) # (\SW~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(3),
	datab => \SW~combout\(1),
	datac => \SW~combout\(4),
	datad => \SW~combout\(2),
	combout => \LEDR~16_combout\);

-- Location: LCCOMB_X27_Y13_N0
\LEDR~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~17_combout\ = (\Mips|BC|current_state.S9~regout\) # ((!\SW~combout\(5) & \Mips|BC|current_state.S8~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(5),
	datac => \Mips|BC|current_state.S9~regout\,
	datad => \Mips|BC|current_state.S8~regout\,
	combout => \LEDR~17_combout\);

-- Location: LCCOMB_X27_Y13_N26
\LEDR~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~18_combout\ = (\LEDR~15_combout\ & (((\LEDR~16_combout\)))) # (!\LEDR~15_combout\ & ((\LEDR~16_combout\ & (\Mips|BO|RDM|CurrentState\(3))) # (!\LEDR~16_combout\ & ((\LEDR~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~15_combout\,
	datab => \Mips|BO|RDM|CurrentState\(3),
	datac => \LEDR~16_combout\,
	datad => \LEDR~17_combout\,
	combout => \LEDR~18_combout\);

-- Location: LCCOMB_X27_Y13_N28
\LEDR~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~19_combout\ = (\LEDR~15_combout\ & ((\LEDR~18_combout\ & ((\Mips|BO|ULASaida|CurrentState\(3)))) # (!\LEDR~18_combout\ & (\Mips|BO|RI|CurrentState\(3))))) # (!\LEDR~15_combout\ & (((\LEDR~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(3),
	datac => \Mips|BO|ULASaida|CurrentState\(3),
	datad => \LEDR~18_combout\,
	combout => \LEDR~19_combout\);

-- Location: LCCOMB_X28_Y11_N18
\LEDR~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~20_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(3)))) # (!\SW~combout\(0) & (\LEDR~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR~19_combout\,
	datac => \Mips|BO|PC|CurrentState\(3),
	datad => \SW~combout\(0),
	combout => \LEDR~20_combout\);

-- Location: LCCOMB_X27_Y12_N4
\LEDR~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~21_combout\ = (!\LEDR~15_combout\ & ((\SW~combout\(5)) # (\LEDR~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~15_combout\,
	datac => \SW~combout\(5),
	datad => \LEDR~16_combout\,
	combout => \LEDR~21_combout\);

-- Location: LCCOMB_X29_Y14_N28
\LEDR~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~23_combout\ = (\LEDR~22_combout\ & (((\Mips|BO|RDM|CurrentState\(4))) # (!\LEDR~21_combout\))) # (!\LEDR~22_combout\ & (\LEDR~21_combout\ & ((\Mips|BC|current_state.S7~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~22_combout\,
	datab => \LEDR~21_combout\,
	datac => \Mips|BO|RDM|CurrentState\(4),
	datad => \Mips|BC|current_state.S7~regout\,
	combout => \LEDR~23_combout\);

-- Location: LCCOMB_X34_Y11_N18
\LEDR~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~24_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(4)))) # (!\SW~combout\(0) & (\LEDR~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(0),
	datac => \LEDR~23_combout\,
	datad => \Mips|BO|PC|CurrentState\(4),
	combout => \LEDR~24_combout\);

-- Location: LCCOMB_X27_Y16_N26
\LEDR~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~15_combout\ = (\SW~combout\(1)) # ((\SW~combout\(2)) # ((!\SW~combout\(3) & \SW~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(3),
	datab => \SW~combout\(1),
	datac => \SW~combout\(4),
	datad => \SW~combout\(2),
	combout => \LEDR~15_combout\);

-- Location: LCCOMB_X27_Y14_N30
\LEDR~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~25_combout\ = (\LEDR~16_combout\ & ((\Mips|BO|ULASaida|CurrentState\(5)) # ((!\LEDR~15_combout\)))) # (!\LEDR~16_combout\ & (((\LEDR~15_combout\ & \Mips|BO|RI|CurrentState\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(5),
	datab => \LEDR~16_combout\,
	datac => \LEDR~15_combout\,
	datad => \Mips|BO|RI|CurrentState\(5),
	combout => \LEDR~25_combout\);

-- Location: LCCOMB_X27_Y14_N16
\LEDR~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~26_combout\ = (\LEDR~21_combout\ & ((\LEDR~25_combout\ & ((\Mips|BO|RDM|CurrentState\(5)))) # (!\LEDR~25_combout\ & (!\Mips|BC|EscReg~0_combout\)))) # (!\LEDR~21_combout\ & (((\LEDR~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~21_combout\,
	datab => \Mips|BC|EscReg~0_combout\,
	datac => \Mips|BO|RDM|CurrentState\(5),
	datad => \LEDR~25_combout\,
	combout => \LEDR~26_combout\);

-- Location: LCCOMB_X34_Y11_N16
\LEDR~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~27_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(5)))) # (!\SW~combout\(0) & (\LEDR~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(0),
	datab => \LEDR~26_combout\,
	datac => \Mips|BO|PC|CurrentState\(5),
	combout => \LEDR~27_combout\);

-- Location: LCCOMB_X27_Y14_N6
\LEDR~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~28_combout\ = (\LEDR~15_combout\ & ((\LEDR~16_combout\ & (\Mips|BO|ULASaida|CurrentState\(6))) # (!\LEDR~16_combout\ & ((\Mips|BO|RI|CurrentState\(6)))))) # (!\LEDR~15_combout\ & (((\LEDR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(6),
	datab => \Mips|BO|RI|CurrentState\(6),
	datac => \LEDR~15_combout\,
	datad => \LEDR~16_combout\,
	combout => \LEDR~28_combout\);

-- Location: LCCOMB_X27_Y14_N20
\LEDR~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~29_combout\ = (\LEDR~21_combout\ & ((\LEDR~28_combout\ & ((\Mips|BO|RDM|CurrentState\(6)))) # (!\LEDR~28_combout\ & (!\Mips|BC|WideOr8~0_combout\)))) # (!\LEDR~21_combout\ & (((\LEDR~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~21_combout\,
	datab => \Mips|BC|WideOr8~0_combout\,
	datac => \Mips|BO|RDM|CurrentState\(6),
	datad => \LEDR~28_combout\,
	combout => \LEDR~29_combout\);

-- Location: LCCOMB_X34_Y11_N10
\LEDR~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~30_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(6)))) # (!\SW~combout\(0) & (\LEDR~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR~29_combout\,
	datac => \Mips|BO|PC|CurrentState\(6),
	datad => \SW~combout\(0),
	combout => \LEDR~30_combout\);

-- Location: LCCOMB_X27_Y13_N10
\LEDR~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~31_combout\ = (\SW~combout\(5) & \Mips|BC|current_state.S8~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(5),
	datad => \Mips|BC|current_state.S8~regout\,
	combout => \LEDR~31_combout\);

-- Location: LCCOMB_X27_Y13_N20
\LEDR~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~32_combout\ = (\LEDR~15_combout\ & ((\Mips|BO|RI|CurrentState\(7)) # ((\LEDR~16_combout\)))) # (!\LEDR~15_combout\ & (((!\LEDR~16_combout\ & \LEDR~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(7),
	datac => \LEDR~16_combout\,
	datad => \LEDR~31_combout\,
	combout => \LEDR~32_combout\);

-- Location: LCCOMB_X27_Y13_N2
\LEDR~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~33_combout\ = (\LEDR~16_combout\ & ((\LEDR~32_combout\ & (\Mips|BO|ULASaida|CurrentState\(7))) # (!\LEDR~32_combout\ & ((\Mips|BO|RDM|CurrentState\(7)))))) # (!\LEDR~16_combout\ & (((\LEDR~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(7),
	datab => \LEDR~16_combout\,
	datac => \LEDR~32_combout\,
	datad => \Mips|BO|RDM|CurrentState\(7),
	combout => \LEDR~33_combout\);

-- Location: LCCOMB_X34_Y11_N4
\LEDR~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~34_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(7)))) # (!\SW~combout\(0) & (\LEDR~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR~33_combout\,
	datac => \Mips|BO|PC|CurrentState\(7),
	datad => \SW~combout\(0),
	combout => \LEDR~34_combout\);

-- Location: LCCOMB_X29_Y14_N18
\LEDR~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~35_combout\ = (\LEDR~16_combout\ & (((\Mips|BO|ULASaida|CurrentState\(8))) # (!\LEDR~15_combout\))) # (!\LEDR~16_combout\ & (\LEDR~15_combout\ & (\Mips|BO|RI|CurrentState\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~16_combout\,
	datab => \LEDR~15_combout\,
	datac => \Mips|BO|RI|CurrentState\(8),
	datad => \Mips|BO|ULASaida|CurrentState\(8),
	combout => \LEDR~35_combout\);

-- Location: LCCOMB_X29_Y14_N4
\LEDR~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~36_combout\ = (\LEDR~21_combout\ & ((\LEDR~35_combout\ & ((\Mips|BO|RDM|CurrentState\(8)))) # (!\LEDR~35_combout\ & (\Mips|BC|current_state.S6~regout\)))) # (!\LEDR~21_combout\ & (((\LEDR~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~21_combout\,
	datab => \Mips|BC|current_state.S6~regout\,
	datac => \Mips|BO|RDM|CurrentState\(8),
	datad => \LEDR~35_combout\,
	combout => \LEDR~36_combout\);

-- Location: LCCOMB_X28_Y13_N24
\LEDR~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~37_combout\ = (\SW~combout\(0) & (\Mips|BO|PC|CurrentState\(8))) # (!\SW~combout\(0) & ((\LEDR~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(0),
	datac => \Mips|BO|PC|CurrentState\(8),
	datad => \LEDR~36_combout\,
	combout => \LEDR~37_combout\);

-- Location: LCCOMB_X27_Y12_N18
\LEDR~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~38_combout\ = (\LEDR~15_combout\ & ((\LEDR~16_combout\ & ((\Mips|BO|ULASaida|CurrentState\(9)))) # (!\LEDR~16_combout\ & (\Mips|BO|RI|CurrentState\(9))))) # (!\LEDR~15_combout\ & (((\LEDR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(9),
	datab => \Mips|BO|ULASaida|CurrentState\(9),
	datac => \LEDR~15_combout\,
	datad => \LEDR~16_combout\,
	combout => \LEDR~38_combout\);

-- Location: LCCOMB_X27_Y12_N0
\LEDR~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~39_combout\ = (\LEDR~38_combout\ & (((\Mips|BO|RDM|CurrentState\(9)) # (!\LEDR~21_combout\)))) # (!\LEDR~38_combout\ & (!\Mips|BC|current_state.S0~regout\ & ((\LEDR~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S0~regout\,
	datab => \LEDR~38_combout\,
	datac => \Mips|BO|RDM|CurrentState\(9),
	datad => \LEDR~21_combout\,
	combout => \LEDR~39_combout\);

-- Location: LCCOMB_X27_Y12_N10
\LEDR~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~40_combout\ = (\SW~combout\(0) & (\Mips|BO|PC|CurrentState\(9))) # (!\SW~combout\(0) & ((\LEDR~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|PC|CurrentState\(9),
	datac => \SW~combout\(0),
	datad => \LEDR~39_combout\,
	combout => \LEDR~40_combout\);

-- Location: LCCOMB_X27_Y13_N16
\LEDR~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~41_combout\ = (\LEDR~16_combout\ & (((\Mips|BO|ULASaida|CurrentState\(10)) # (!\LEDR~15_combout\)))) # (!\LEDR~16_combout\ & (\Mips|BO|RI|CurrentState\(10) & (\LEDR~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(10),
	datab => \LEDR~16_combout\,
	datac => \LEDR~15_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(10),
	combout => \LEDR~41_combout\);

-- Location: LCCOMB_X28_Y13_N4
\LEDR~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~42_combout\ = (\LEDR~41_combout\ & (((\Mips|BO|RDM|CurrentState\(10)) # (!\LEDR~21_combout\)))) # (!\LEDR~41_combout\ & (\Mips|BC|current_state.S4~regout\ & (\LEDR~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BC|current_state.S4~regout\,
	datab => \LEDR~41_combout\,
	datac => \LEDR~21_combout\,
	datad => \Mips|BO|RDM|CurrentState\(10),
	combout => \LEDR~42_combout\);

-- Location: LCCOMB_X28_Y13_N30
\LEDR~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~43_combout\ = (\SW~combout\(0) & (\Mips|BO|PC|CurrentState\(10))) # (!\SW~combout\(0) & ((\LEDR~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(10),
	datac => \LEDR~42_combout\,
	datad => \SW~combout\(0),
	combout => \LEDR~43_combout\);

-- Location: LCCOMB_X27_Y15_N26
\LEDR~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~44_combout\ = (\LEDR~15_combout\ & ((\LEDR~16_combout\ & ((\Mips|BO|ULASaida|CurrentState\(11)))) # (!\LEDR~16_combout\ & (\Mips|BO|RI|CurrentState\(11))))) # (!\LEDR~15_combout\ & (((\LEDR~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~15_combout\,
	datab => \Mips|BO|RI|CurrentState\(11),
	datac => \LEDR~16_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(11),
	combout => \LEDR~44_combout\);

-- Location: LCCOMB_X27_Y15_N20
\LEDR~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~45_combout\ = (\LEDR~44_combout\ & ((\Mips|BO|RDM|CurrentState\(11)) # ((!\LEDR~21_combout\)))) # (!\LEDR~44_combout\ & (((\Mips|BC|current_state.S5~regout\ & \LEDR~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(11),
	datab => \LEDR~44_combout\,
	datac => \Mips|BC|current_state.S5~regout\,
	datad => \LEDR~21_combout\,
	combout => \LEDR~45_combout\);

-- Location: LCCOMB_X27_Y12_N16
\LEDR~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~46_combout\ = (\SW~combout\(0) & (\Mips|BO|PC|CurrentState\(11))) # (!\SW~combout\(0) & ((\LEDR~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(11),
	datac => \SW~combout\(0),
	datad => \LEDR~45_combout\,
	combout => \LEDR~46_combout\);

-- Location: LCCOMB_X27_Y12_N28
\LEDR~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~47_combout\ = (\LEDR~16_combout\ & ((\Mips|BO|ULASaida|CurrentState\(12)) # ((!\LEDR~15_combout\)))) # (!\LEDR~16_combout\ & (((\LEDR~15_combout\ & \Mips|BO|RI|CurrentState\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~16_combout\,
	datab => \Mips|BO|ULASaida|CurrentState\(12),
	datac => \LEDR~15_combout\,
	datad => \Mips|BO|RI|CurrentState\(12),
	combout => \LEDR~47_combout\);

-- Location: LCCOMB_X27_Y12_N12
\Mips|BC|LerMem\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|LerMem~combout\ = (\Mips|BC|current_state.S3~regout\) # (!\Mips|BC|current_state.S0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BC|current_state.S3~regout\,
	datac => \Mips|BC|current_state.S0~regout\,
	combout => \Mips|BC|LerMem~combout\);

-- Location: LCCOMB_X27_Y12_N26
\LEDR~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~48_combout\ = (\LEDR~47_combout\ & ((\Mips|BO|RDM|CurrentState\(12)) # ((!\LEDR~21_combout\)))) # (!\LEDR~47_combout\ & (((\LEDR~21_combout\ & \Mips|BC|LerMem~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RDM|CurrentState\(12),
	datab => \LEDR~47_combout\,
	datac => \LEDR~21_combout\,
	datad => \Mips|BC|LerMem~combout\,
	combout => \LEDR~48_combout\);

-- Location: LCCOMB_X27_Y12_N24
\LEDR~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~49_combout\ = (\SW~combout\(0) & (\Mips|BO|PC|CurrentState\(12))) # (!\SW~combout\(0) & ((\LEDR~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mips|BO|PC|CurrentState\(12),
	datac => \SW~combout\(0),
	datad => \LEDR~48_combout\,
	combout => \LEDR~49_combout\);

-- Location: LCCOMB_X27_Y14_N26
\LEDR~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~50_combout\ = (\LEDR~16_combout\ & (((\Mips|BO|ULASaida|CurrentState\(13)) # (!\LEDR~15_combout\)))) # (!\LEDR~16_combout\ & (\Mips|BO|RI|CurrentState\(13) & (\LEDR~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|RI|CurrentState\(13),
	datab => \LEDR~16_combout\,
	datac => \LEDR~15_combout\,
	datad => \Mips|BO|ULASaida|CurrentState\(13),
	combout => \LEDR~50_combout\);

-- Location: LCCOMB_X27_Y14_N10
\Mips|BC|IouD\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mips|BC|IouD~combout\ = (\Mips|BC|current_state.S5~regout\) # (\Mips|BC|current_state.S3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mips|BC|current_state.S5~regout\,
	datad => \Mips|BC|current_state.S3~regout\,
	combout => \Mips|BC|IouD~combout\);

-- Location: LCCOMB_X27_Y14_N12
\LEDR~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~51_combout\ = (\LEDR~21_combout\ & ((\LEDR~50_combout\ & (\Mips|BO|RDM|CurrentState\(13))) # (!\LEDR~50_combout\ & ((\Mips|BC|IouD~combout\))))) # (!\LEDR~21_combout\ & (\LEDR~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~21_combout\,
	datab => \LEDR~50_combout\,
	datac => \Mips|BO|RDM|CurrentState\(13),
	datad => \Mips|BC|IouD~combout\,
	combout => \LEDR~51_combout\);

-- Location: LCCOMB_X28_Y11_N20
\LEDR~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~52_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(13)))) # (!\SW~combout\(0) & (\LEDR~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~51_combout\,
	datab => \Mips|BO|PC|CurrentState\(13),
	datad => \SW~combout\(0),
	combout => \LEDR~52_combout\);

-- Location: LCCOMB_X28_Y16_N14
\LEDR~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~54_combout\ = (\LEDR~53_combout\ & (((\Mips|BO|RDM|CurrentState\(14)) # (!\LEDR~21_combout\)))) # (!\LEDR~53_combout\ & (\Mips|BC|PCEsc~combout\ & (\LEDR~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~53_combout\,
	datab => \Mips|BC|PCEsc~combout\,
	datac => \LEDR~21_combout\,
	datad => \Mips|BO|RDM|CurrentState\(14),
	combout => \LEDR~54_combout\);

-- Location: LCCOMB_X29_Y16_N2
\LEDR~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~55_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(14)))) # (!\SW~combout\(0) & (\LEDR~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~54_combout\,
	datab => \Mips|BO|PC|CurrentState\(14),
	datac => \SW~combout\(0),
	combout => \LEDR~55_combout\);

-- Location: LCCOMB_X27_Y14_N28
\LEDR~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~56_combout\ = (\LEDR~15_combout\ & (((\LEDR~16_combout\)))) # (!\LEDR~15_combout\ & ((\LEDR~16_combout\ & ((\Mips|BO|RDM|CurrentState\(15)))) # (!\LEDR~16_combout\ & (\LEDR~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~15_combout\,
	datab => \LEDR~31_combout\,
	datac => \Mips|BO|RDM|CurrentState\(15),
	datad => \LEDR~16_combout\,
	combout => \LEDR~56_combout\);

-- Location: LCCOMB_X27_Y14_N18
\LEDR~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~57_combout\ = (\LEDR~56_combout\ & ((\Mips|BO|ULASaida|CurrentState\(15)) # ((!\LEDR~15_combout\)))) # (!\LEDR~56_combout\ & (((\LEDR~15_combout\ & \Mips|BO|RI|CurrentState\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mips|BO|ULASaida|CurrentState\(15),
	datab => \LEDR~56_combout\,
	datac => \LEDR~15_combout\,
	datad => \Mips|BO|RI|CurrentState\(15),
	combout => \LEDR~57_combout\);

-- Location: LCCOMB_X28_Y11_N22
\LEDR~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~58_combout\ = (\SW~combout\(0) & ((\Mips|BO|PC|CurrentState\(15)))) # (!\SW~combout\(0) & (\LEDR~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(0),
	datab => \LEDR~57_combout\,
	datad => \Mips|BO|PC|CurrentState\(15),
	combout => \LEDR~58_combout\);

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2),
	combout => \KEY~combout\(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3),
	combout => \KEY~combout\(3));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H0|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H1|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H2|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H3|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H4|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H5|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|ALT_INV_Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \H6|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \KEY~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \KEY~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \KEY~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));
END structure;


