

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2b4e2f4b7e90a687e510357110ea4aa7  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_dAqN6J"
Parsing file _cuobjdump_complete_output_dAqN6J
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_b2KaNf"
Running: cat _ptx_b2KaNf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4w0BtL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4w0BtL --output-file  /dev/null 2> _ptx_b2KaNfinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_b2KaNf _ptx2_4w0BtL _ptx_b2KaNfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x403f40, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_3.ptx:323) @%p2 bra $Lt_3_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd08 (_3.ptx:345) @%p3 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd58 (_3.ptx:374) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe28 (_3.ptx:403) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iRa3th"
Running: cat _ptx_iRa3th | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_S66BvN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_S66BvN --output-file  /dev/null 2> _ptx_iRa3thinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=10, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iRa3th _ptx2_S66BvN _ptx_iRa3thinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x403f30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404710, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe78 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf28 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1020 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1040 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1050 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1060 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1098 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10c8 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10f8 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1110 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1160 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1210 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1308 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1328 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1338 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1348 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1380 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13b0 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13e0 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13f8 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_q1b8Kj"
Running: cat _ptx_q1b8Kj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lEns1P
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lEns1P --output-file  /dev/null 2> _ptx_q1b8Kjinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_q1b8Kj _ptx2_lEns1P _ptx_q1b8Kjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404720, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x4056c0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1448 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14f0 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1510 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1538 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1560 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1598 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1658 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16c0 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16f8 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1710 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1748 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1798 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1870 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1940 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1998 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19c8 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19e0 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a30 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2qRaAm"
Running: cat _ptx_2qRaAm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bn4B9S
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bn4B9S --output-file  /dev/null 2> _ptx_2qRaAminfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2qRaAm _ptx2_bn4B9S _ptx_2qRaAminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x4056b0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406060, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a80 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1ae0 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b00 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b40 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b90 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c28 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c78 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d08 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e38 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e58 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e70 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e88 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f50 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2080 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6R1s3p"
Running: cat _ptx_6R1s3p | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FMPnXW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FMPnXW --output-file  /dev/null 2> _ptx_6R1s3pinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6R1s3p _ptx2_FMPnXW _ptx_6R1s3pinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x405fe0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x405f50, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404720 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 9216 (ipc=18.4) sim_rate=9216 (inst/sec) elapsed = 0:0:00:01 / Tue Jul 24 20:06:07 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 169920 (ipc=48.5) sim_rate=84960 (inst/sec) elapsed = 0:0:00:02 / Tue Jul 24 20:06:08 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 678048 (ipc=84.8) sim_rate=226016 (inst/sec) elapsed = 0:0:00:03 / Tue Jul 24 20:06:09 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8881,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8882
gpu_sim_insn = 692480
gpu_ipc =      77.9644
gpu_tot_sim_cycle = 8882
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      77.9644
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 485
gpu_total_sim_rate=230826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14669
	L1I_total_cache_misses = 261
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 261
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616	W0_Idle:9620	W0_Scoreboard:12646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 415 
averagemflatency = 263 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 8881 
mrq_lat_table:918 	615 	138 	252 	147 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	774 	332 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30 	12 	24 	27 	0 	0 	0 	0 	216 	755 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3365      4425      3154      3106      3081      3790      2796      2790         0         0         0         0 
dram[1]:         0         0         0         0      3549      4588      3172      3235      3087      3190      2806      2794         0         0         0         0 
dram[2]:       232         0         0         0      3735      3124      3226      3385      3207      3171      2812      2800         0         0         0         0 
dram[3]:      1474         0         0         0      4007      3160      3232      3563      3338      3247      2810      2797         0         0         0         0 
dram[4]:      2157         0         0         0      4141      3082      3113      3753      3463      3203      2785      2801         0         0         0         0 
dram[5]:       849         0         0         0      4281      3197      3088      3191      3593      3182      2784      2800         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 28.000000 24.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
average row locality = 2098/52 = 40.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        32        32        32        32        18        16         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        16        16         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[3]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[4]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[5]:         1         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 184/180 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:        792    none      none      none         127       127       129       128       130       130       177       202    none      none      none      none  
dram[1]:     none      none      none      none         128       129       128       130       128       132       173       193    none      none      none      none  
dram[2]:          0    none      none      none         128       127       129       129       128       129       163       179    none      none      none      none  
dram[3]:          0    none      none      none         129       127       130       128       129       130       169       197    none      none      none      none  
dram[4]:          0    none      none      none         126       127       129       128       129       131       199       198    none      none      none      none  
dram[5]:          0    none      none      none         128       126       128       130       129       129       179       190    none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       269       265       294       272       294       283       373       415         0         0         0         0
dram[1]:          0         0         0         0       262       277       276       299       270       319       390       400         0         0         0         0
dram[2]:          0         0         0         0       270       264       278       289       283       281       334       334         0         0         0         0
dram[3]:          0         0         0         0       267       269       288       272       278       299       352       402         0         0         0         0
dram[4]:          0         0         0         0       259       267       295       278       284       297       412       398         0         0         0         0
dram[5]:          0         0         0         0       269       259       270       288       279       287       324       380         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11016 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1191
n_activity=4338 dram_eff=0.3218
bk0: 2a 11705i bk1: 0a 11723i bk2: 0a 11724i bk3: 0a 11726i bk4: 20a 11496i bk5: 20a 11494i bk6: 64a 10922i bk7: 64a 10948i bk8: 64a 10926i bk9: 64a 10882i bk10: 36a 11390i bk11: 32a 11427i bk12: 0a 11719i bk13: 0a 11721i bk14: 0a 11721i bk15: 0a 11721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.170434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11023 n_act=8 n_pre=0 n_req=346 n_rd=360 n_write=332 bw_util=0.1181
n_activity=4176 dram_eff=0.3314
bk0: 0a 11725i bk1: 0a 11727i bk2: 0a 11727i bk3: 0a 11727i bk4: 20a 11477i bk5: 20a 11439i bk6: 64a 10906i bk7: 64a 10854i bk8: 64a 10884i bk9: 64a 10814i bk10: 32a 11453i bk11: 32a 11423i bk12: 0a 11717i bk13: 0a 11721i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.172737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11010 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1201
n_activity=4380 dram_eff=0.3215
bk0: 4a 11703i bk1: 0a 11723i bk2: 0a 11724i bk3: 0a 11725i bk4: 20a 11484i bk5: 24a 11449i bk6: 64a 10909i bk7: 64a 10929i bk8: 64a 10965i bk9: 64a 10880i bk10: 32a 11485i bk11: 32a 11465i bk12: 0a 11720i bk13: 0a 11721i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.123433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000c780, atomic=0 1 entries : 0x7f765ca79ac0 :  mf: uid= 19337, sid01:w15, part=3, addr=0x8000c780, load , size=128, unknown  status = IN_PARTITION_DRAM (8879), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11010 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1201
n_activity=4299 dram_eff=0.3275
bk0: 4a 11703i bk1: 0a 11724i bk2: 0a 11724i bk3: 0a 11726i bk4: 20a 11489i bk5: 24a 11411i bk6: 64a 10869i bk7: 64a 10965i bk8: 64a 10898i bk9: 64a 10922i bk10: 32a 11415i bk11: 32a 11413i bk12: 0a 11720i bk13: 0a 11722i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.161136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11014 n_act=9 n_pre=0 n_req=350 n_rd=368 n_write=332 bw_util=0.1194
n_activity=4356 dram_eff=0.3214
bk0: 4a 11703i bk1: 0a 11723i bk2: 0a 11723i bk3: 0a 11725i bk4: 20a 11488i bk5: 24a 11459i bk6: 64a 10901i bk7: 64a 10897i bk8: 64a 10895i bk9: 64a 10929i bk10: 32a 11412i bk11: 32a 11413i bk12: 0a 11719i bk13: 0a 11720i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.18195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11016 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1191
n_activity=4290 dram_eff=0.3254
bk0: 2a 11707i bk1: 0a 11723i bk2: 0a 11724i bk3: 0a 11725i bk4: 20a 11496i bk5: 24a 11459i bk6: 64a 10952i bk7: 64a 10803i bk8: 64a 10875i bk9: 64a 10888i bk10: 32a 11453i bk11: 32a 11412i bk12: 0a 11720i bk13: 0a 11722i bk14: 0a 11722i bk15: 0a 11722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.152009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 93, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 93, Miss = 91, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5557
	minimum = 6
	maximum = 116
Network latency average = 9.73474
	minimum = 6
	maximum = 87
Slowest packet = 135
Flit latency average = 8.18104
	minimum = 6
	maximum = 83
Slowest flit = 386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00929053
	minimum = 0 (at node 0)
	maximum = 0.0499887 (at node 1)
Accepted packet rate average = 0.00929053
	minimum = 0 (at node 0)
	maximum = 0.0499887 (at node 1)
Injected flit rate average = 0.0278466
	minimum = 0 (at node 0)
	maximum = 0.230128 (at node 1)
Accepted flit rate average= 0.0278466
	minimum = 0 (at node 0)
	maximum = 0.0695789 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5557 (1 samples)
	minimum = 6 (1 samples)
	maximum = 116 (1 samples)
Network latency average = 9.73474 (1 samples)
	minimum = 6 (1 samples)
	maximum = 87 (1 samples)
Flit latency average = 8.18104 (1 samples)
	minimum = 6 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00929053 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0499887 (1 samples)
Accepted packet rate average = 0.00929053 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0499887 (1 samples)
Injected flit rate average = 0.0278466 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.230128 (1 samples)
Accepted flit rate average = 0.0278466 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0695789 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 230826 (inst/sec)
gpgpu_simulation_rate = 2960 (cycle/sec)
fcWithCuda
fcWithCuda devout malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (8,7,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8882)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8882)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8882)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8882)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 10882  inst.: 848960 (ipc=78.2) sim_rate=212240 (inst/sec) elapsed = 0:0:00:04 / Tue Jul 24 20:06:10 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 12882  inst.: 1014640 (ipc=80.5) sim_rate=202928 (inst/sec) elapsed = 0:0:00:05 / Tue Jul 24 20:06:11 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 14382  inst.: 1134192 (ipc=80.3) sim_rate=189032 (inst/sec) elapsed = 0:0:00:06 / Tue Jul 24 20:06:12 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 16382  inst.: 1278928 (ipc=78.2) sim_rate=182704 (inst/sec) elapsed = 0:0:00:07 / Tue Jul 24 20:06:13 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 18382  inst.: 1438464 (ipc=78.5) sim_rate=179808 (inst/sec) elapsed = 0:0:00:08 / Tue Jul 24 20:06:14 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19882  inst.: 1552848 (ipc=78.2) sim_rate=172538 (inst/sec) elapsed = 0:0:00:09 / Tue Jul 24 20:06:15 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 21882  inst.: 1704896 (ipc=77.9) sim_rate=170489 (inst/sec) elapsed = 0:0:00:10 / Tue Jul 24 20:06:16 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 23382  inst.: 1821504 (ipc=77.9) sim_rate=165591 (inst/sec) elapsed = 0:0:00:11 / Tue Jul 24 20:06:17 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 25382  inst.: 1970096 (ipc=77.4) sim_rate=164174 (inst/sec) elapsed = 0:0:00:12 / Tue Jul 24 20:06:18 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 27382  inst.: 2134880 (ipc=78.0) sim_rate=164221 (inst/sec) elapsed = 0:0:00:13 / Tue Jul 24 20:06:19 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 28882  inst.: 2251040 (ipc=77.9) sim_rate=160788 (inst/sec) elapsed = 0:0:00:14 / Tue Jul 24 20:06:20 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 30882  inst.: 2407792 (ipc=78.0) sim_rate=160519 (inst/sec) elapsed = 0:0:00:15 / Tue Jul 24 20:06:21 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 32382  inst.: 2523376 (ipc=77.9) sim_rate=157711 (inst/sec) elapsed = 0:0:00:16 / Tue Jul 24 20:06:22 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 34382  inst.: 2677456 (ipc=77.8) sim_rate=157497 (inst/sec) elapsed = 0:0:00:17 / Tue Jul 24 20:06:23 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 36382  inst.: 2832176 (ipc=77.8) sim_rate=157343 (inst/sec) elapsed = 0:0:00:18 / Tue Jul 24 20:06:24 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 37882  inst.: 2950160 (ipc=77.9) sim_rate=155271 (inst/sec) elapsed = 0:0:00:19 / Tue Jul 24 20:06:25 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 39882  inst.: 3107328 (ipc=77.9) sim_rate=155366 (inst/sec) elapsed = 0:0:00:20 / Tue Jul 24 20:06:26 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 41882  inst.: 3256848 (ipc=77.7) sim_rate=155088 (inst/sec) elapsed = 0:0:00:21 / Tue Jul 24 20:06:27 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 43382  inst.: 3366160 (ipc=77.5) sim_rate=153007 (inst/sec) elapsed = 0:0:00:22 / Tue Jul 24 20:06:28 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 45382  inst.: 3514448 (ipc=77.3) sim_rate=152802 (inst/sec) elapsed = 0:0:00:23 / Tue Jul 24 20:06:29 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 46882  inst.: 3620752 (ipc=77.1) sim_rate=150864 (inst/sec) elapsed = 0:0:00:24 / Tue Jul 24 20:06:30 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 48882  inst.: 3762560 (ipc=76.8) sim_rate=150502 (inst/sec) elapsed = 0:0:00:25 / Tue Jul 24 20:06:31 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 50382  inst.: 3869536 (ipc=76.6) sim_rate=148828 (inst/sec) elapsed = 0:0:00:26 / Tue Jul 24 20:06:32 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 52382  inst.: 4008960 (ipc=76.2) sim_rate=148480 (inst/sec) elapsed = 0:0:00:27 / Tue Jul 24 20:06:33 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 54382  inst.: 4143680 (ipc=75.9) sim_rate=147988 (inst/sec) elapsed = 0:0:00:28 / Tue Jul 24 20:06:34 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 55882  inst.: 4246032 (ipc=75.6) sim_rate=146414 (inst/sec) elapsed = 0:0:00:29 / Tue Jul 24 20:06:35 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 57882  inst.: 4386496 (ipc=75.4) sim_rate=146216 (inst/sec) elapsed = 0:0:00:30 / Tue Jul 24 20:06:36 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 59382  inst.: 4494144 (ipc=75.3) sim_rate=144972 (inst/sec) elapsed = 0:0:00:31 / Tue Jul 24 20:06:37 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 61382  inst.: 4631392 (ipc=75.0) sim_rate=144731 (inst/sec) elapsed = 0:0:00:32 / Tue Jul 24 20:06:38 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 62882  inst.: 4732240 (ipc=74.8) sim_rate=143401 (inst/sec) elapsed = 0:0:00:33 / Tue Jul 24 20:06:39 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 64882  inst.: 4866832 (ipc=74.5) sim_rate=143142 (inst/sec) elapsed = 0:0:00:34 / Tue Jul 24 20:06:40 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 66382  inst.: 4981680 (ipc=74.6) sim_rate=142333 (inst/sec) elapsed = 0:0:00:35 / Tue Jul 24 20:06:41 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 68382  inst.: 5124688 (ipc=74.5) sim_rate=142352 (inst/sec) elapsed = 0:0:00:36 / Tue Jul 24 20:06:42 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 69882  inst.: 5236688 (ipc=74.5) sim_rate=141532 (inst/sec) elapsed = 0:0:00:37 / Tue Jul 24 20:06:43 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 71882  inst.: 5386608 (ipc=74.5) sim_rate=141752 (inst/sec) elapsed = 0:0:00:38 / Tue Jul 24 20:06:44 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 73382  inst.: 5493040 (ipc=74.4) sim_rate=140847 (inst/sec) elapsed = 0:0:00:39 / Tue Jul 24 20:06:45 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 75382  inst.: 5637616 (ipc=74.4) sim_rate=140940 (inst/sec) elapsed = 0:0:00:40 / Tue Jul 24 20:06:46 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 76882  inst.: 5751152 (ipc=74.4) sim_rate=140272 (inst/sec) elapsed = 0:0:00:41 / Tue Jul 24 20:06:47 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 78882  inst.: 5903120 (ipc=74.4) sim_rate=140550 (inst/sec) elapsed = 0:0:00:42 / Tue Jul 24 20:06:48 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 80382  inst.: 6013472 (ipc=74.4) sim_rate=139848 (inst/sec) elapsed = 0:0:00:43 / Tue Jul 24 20:06:49 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 82382  inst.: 6159552 (ipc=74.4) sim_rate=139989 (inst/sec) elapsed = 0:0:00:44 / Tue Jul 24 20:06:50 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 83882  inst.: 6270000 (ipc=74.4) sim_rate=139333 (inst/sec) elapsed = 0:0:00:45 / Tue Jul 24 20:06:51 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 85882  inst.: 6421696 (ipc=74.4) sim_rate=139602 (inst/sec) elapsed = 0:0:00:46 / Tue Jul 24 20:06:52 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 87382  inst.: 6534304 (ipc=74.4) sim_rate=139027 (inst/sec) elapsed = 0:0:00:47 / Tue Jul 24 20:06:53 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 89382  inst.: 6683952 (ipc=74.4) sim_rate=139249 (inst/sec) elapsed = 0:0:00:48 / Tue Jul 24 20:06:54 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 90882  inst.: 6790096 (ipc=74.4) sim_rate=138573 (inst/sec) elapsed = 0:0:00:49 / Tue Jul 24 20:06:55 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 92882  inst.: 6932192 (ipc=74.3) sim_rate=138643 (inst/sec) elapsed = 0:0:00:50 / Tue Jul 24 20:06:56 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 94882  inst.: 7084432 (ipc=74.3) sim_rate=138910 (inst/sec) elapsed = 0:0:00:51 / Tue Jul 24 20:06:57 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 96382  inst.: 7190864 (ipc=74.3) sim_rate=138285 (inst/sec) elapsed = 0:0:00:52 / Tue Jul 24 20:06:58 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 98382  inst.: 7336448 (ipc=74.2) sim_rate=138423 (inst/sec) elapsed = 0:0:00:53 / Tue Jul 24 20:06:59 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 99882  inst.: 7445952 (ipc=74.2) sim_rate=137888 (inst/sec) elapsed = 0:0:00:54 / Tue Jul 24 20:07:00 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 101882  inst.: 7593984 (ipc=74.2) sim_rate=138072 (inst/sec) elapsed = 0:0:00:55 / Tue Jul 24 20:07:01 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 103882  inst.: 7738800 (ipc=74.2) sim_rate=138192 (inst/sec) elapsed = 0:0:00:56 / Tue Jul 24 20:07:02 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 105382  inst.: 7854944 (ipc=74.2) sim_rate=137806 (inst/sec) elapsed = 0:0:00:57 / Tue Jul 24 20:07:03 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 107382  inst.: 8006528 (ipc=74.3) sim_rate=138043 (inst/sec) elapsed = 0:0:00:58 / Tue Jul 24 20:07:04 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 108882  inst.: 8117376 (ipc=74.2) sim_rate=137582 (inst/sec) elapsed = 0:0:00:59 / Tue Jul 24 20:07:05 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 110382  inst.: 8224096 (ipc=74.2) sim_rate=137068 (inst/sec) elapsed = 0:0:01:00 / Tue Jul 24 20:07:06 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 111882  inst.: 8339696 (ipc=74.2) sim_rate=136716 (inst/sec) elapsed = 0:0:01:01 / Tue Jul 24 20:07:07 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 113382  inst.: 8446192 (ipc=74.2) sim_rate=136228 (inst/sec) elapsed = 0:0:01:02 / Tue Jul 24 20:07:08 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 114882  inst.: 8568144 (ipc=74.3) sim_rate=136002 (inst/sec) elapsed = 0:0:01:03 / Tue Jul 24 20:07:09 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 116382  inst.: 8687840 (ipc=74.4) sim_rate=135747 (inst/sec) elapsed = 0:0:01:04 / Tue Jul 24 20:07:10 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 118382  inst.: 8842592 (ipc=74.4) sim_rate=136039 (inst/sec) elapsed = 0:0:01:05 / Tue Jul 24 20:07:11 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 119882  inst.: 8949024 (ipc=74.4) sim_rate=135591 (inst/sec) elapsed = 0:0:01:06 / Tue Jul 24 20:07:12 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 121382  inst.: 9062912 (ipc=74.4) sim_rate=135267 (inst/sec) elapsed = 0:0:01:07 / Tue Jul 24 20:07:13 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 122882  inst.: 9179568 (ipc=74.4) sim_rate=134993 (inst/sec) elapsed = 0:0:01:08 / Tue Jul 24 20:07:14 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 124382  inst.: 9292656 (ipc=74.5) sim_rate=134676 (inst/sec) elapsed = 0:0:01:09 / Tue Jul 24 20:07:15 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 125382  inst.: 9369328 (ipc=74.5) sim_rate=133847 (inst/sec) elapsed = 0:0:01:10 / Tue Jul 24 20:07:16 2018
GPGPU-Sim uArch: cycles simulated: 126382  inst.: 9448720 (ipc=74.5) sim_rate=133080 (inst/sec) elapsed = 0:0:01:11 / Tue Jul 24 20:07:17 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 127882  inst.: 9564800 (ipc=74.6) sim_rate=132844 (inst/sec) elapsed = 0:0:01:12 / Tue Jul 24 20:07:18 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 129882  inst.: 9717600 (ipc=74.6) sim_rate=133117 (inst/sec) elapsed = 0:0:01:13 / Tue Jul 24 20:07:19 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 131882  inst.: 9870400 (ipc=74.6) sim_rate=133383 (inst/sec) elapsed = 0:0:01:14 / Tue Jul 24 20:07:20 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 133382  inst.: 9979872 (ipc=74.6) sim_rate=133064 (inst/sec) elapsed = 0:0:01:15 / Tue Jul 24 20:07:21 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 135382  inst.: 10133168 (ipc=74.6) sim_rate=133331 (inst/sec) elapsed = 0:0:01:16 / Tue Jul 24 20:07:22 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 137382  inst.: 10287680 (ipc=74.7) sim_rate=133606 (inst/sec) elapsed = 0:0:01:17 / Tue Jul 24 20:07:23 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 138882  inst.: 10391936 (ipc=74.6) sim_rate=133229 (inst/sec) elapsed = 0:0:01:18 / Tue Jul 24 20:07:24 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 140882  inst.: 10545504 (ipc=74.6) sim_rate=133487 (inst/sec) elapsed = 0:0:01:19 / Tue Jul 24 20:07:25 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 142882  inst.: 10698528 (ipc=74.7) sim_rate=133731 (inst/sec) elapsed = 0:0:01:20 / Tue Jul 24 20:07:26 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 144382  inst.: 10803904 (ipc=74.6) sim_rate=133381 (inst/sec) elapsed = 0:0:01:21 / Tue Jul 24 20:07:27 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 146382  inst.: 10952544 (ipc=74.6) sim_rate=133567 (inst/sec) elapsed = 0:0:01:22 / Tue Jul 24 20:07:28 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 147882  inst.: 11062000 (ipc=74.6) sim_rate=133277 (inst/sec) elapsed = 0:0:01:23 / Tue Jul 24 20:07:29 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 149882  inst.: 11209360 (ipc=74.6) sim_rate=133444 (inst/sec) elapsed = 0:0:01:24 / Tue Jul 24 20:07:30 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 151882  inst.: 11356448 (ipc=74.6) sim_rate=133605 (inst/sec) elapsed = 0:0:01:25 / Tue Jul 24 20:07:31 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 153382  inst.: 11464192 (ipc=74.5) sim_rate=133304 (inst/sec) elapsed = 0:0:01:26 / Tue Jul 24 20:07:32 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 155382  inst.: 11605040 (ipc=74.5) sim_rate=133391 (inst/sec) elapsed = 0:0:01:27 / Tue Jul 24 20:07:33 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 156882  inst.: 11711120 (ipc=74.5) sim_rate=133080 (inst/sec) elapsed = 0:0:01:28 / Tue Jul 24 20:07:34 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 158882  inst.: 11859856 (ipc=74.4) sim_rate=133256 (inst/sec) elapsed = 0:0:01:29 / Tue Jul 24 20:07:35 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 160882  inst.: 11997312 (ipc=74.4) sim_rate=133303 (inst/sec) elapsed = 0:0:01:30 / Tue Jul 24 20:07:36 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 162382  inst.: 12105280 (ipc=74.4) sim_rate=133025 (inst/sec) elapsed = 0:0:01:31 / Tue Jul 24 20:07:37 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 164382  inst.: 12254096 (ipc=74.4) sim_rate=133196 (inst/sec) elapsed = 0:0:01:32 / Tue Jul 24 20:07:38 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 165882  inst.: 12361632 (ipc=74.3) sim_rate=132920 (inst/sec) elapsed = 0:0:01:33 / Tue Jul 24 20:07:39 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 167882  inst.: 12512400 (ipc=74.3) sim_rate=133110 (inst/sec) elapsed = 0:0:01:34 / Tue Jul 24 20:07:40 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 169382  inst.: 12624112 (ipc=74.3) sim_rate=132885 (inst/sec) elapsed = 0:0:01:35 / Tue Jul 24 20:07:41 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 171382  inst.: 12778112 (ipc=74.4) sim_rate=133105 (inst/sec) elapsed = 0:0:01:36 / Tue Jul 24 20:07:42 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 173382  inst.: 12924848 (ipc=74.4) sim_rate=133245 (inst/sec) elapsed = 0:0:01:37 / Tue Jul 24 20:07:43 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 174882  inst.: 13039088 (ipc=74.4) sim_rate=133051 (inst/sec) elapsed = 0:0:01:38 / Tue Jul 24 20:07:44 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 176882  inst.: 13191104 (ipc=74.4) sim_rate=133243 (inst/sec) elapsed = 0:0:01:39 / Tue Jul 24 20:07:45 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 178382  inst.: 13304768 (ipc=74.4) sim_rate=133047 (inst/sec) elapsed = 0:0:01:40 / Tue Jul 24 20:07:46 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 180382  inst.: 13460144 (ipc=74.4) sim_rate=133268 (inst/sec) elapsed = 0:0:01:41 / Tue Jul 24 20:07:47 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 181882  inst.: 13570368 (ipc=74.4) sim_rate=133042 (inst/sec) elapsed = 0:0:01:42 / Tue Jul 24 20:07:48 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 183882  inst.: 13722112 (ipc=74.5) sim_rate=133224 (inst/sec) elapsed = 0:0:01:43 / Tue Jul 24 20:07:49 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 185382  inst.: 13833744 (ipc=74.5) sim_rate=133016 (inst/sec) elapsed = 0:0:01:44 / Tue Jul 24 20:07:50 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (177317,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (177454,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (177455,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (177491,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (177504,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (177523,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (177526,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (177538,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (177538,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (177538,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (177556,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (177571,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (177606,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (177627,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (177654,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (177666,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (177668,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (177670,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (177678,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (177706,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (177727,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (177729,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (177764,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (177791,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 187882  inst.: 13982288 (ipc=74.2) sim_rate=133164 (inst/sec) elapsed = 0:0:01:45 / Tue Jul 24 20:07:51 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (180029,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (180121,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (180181,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (180191,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 191382  inst.: 14134576 (ipc=73.7) sim_rate=133345 (inst/sec) elapsed = 0:0:01:46 / Tue Jul 24 20:07:52 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (185129,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (185199,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (185237,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (185254,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (185741,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (185871,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (185907,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (185945,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 194882  inst.: 14270368 (ipc=73.0) sim_rate=133367 (inst/sec) elapsed = 0:0:01:47 / Tue Jul 24 20:07:53 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 199882  inst.: 14419648 (ipc=71.9) sim_rate=133515 (inst/sec) elapsed = 0:0:01:48 / Tue Jul 24 20:07:54 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (192252,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (192263,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (192281,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (192294,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (194687,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (194695,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (194699,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (194718,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 205882  inst.: 14547520 (ipc=70.3) sim_rate=133463 (inst/sec) elapsed = 0:0:01:49 / Tue Jul 24 20:07:55 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 213382  inst.: 14672128 (ipc=68.4) sim_rate=133382 (inst/sec) elapsed = 0:0:01:50 / Tue Jul 24 20:07:56 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 220882  inst.: 14791904 (ipc=66.5) sim_rate=133260 (inst/sec) elapsed = 0:0:01:51 / Tue Jul 24 20:07:57 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(7,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 228882  inst.: 14901952 (ipc=64.6) sim_rate=133053 (inst/sec) elapsed = 0:0:01:52 / Tue Jul 24 20:07:58 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 237882  inst.: 15009152 (ipc=62.5) sim_rate=132824 (inst/sec) elapsed = 0:0:01:53 / Tue Jul 24 20:07:59 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (233258,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (233959,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (235803,8882), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 246882  inst.: 15116256 (ipc=60.6) sim_rate=132598 (inst/sec) elapsed = 0:0:01:54 / Tue Jul 24 20:08:00 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (238251,8882), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (241547,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (241886,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (243075,8882), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (243103,8882), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (247747,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 256882  inst.: 15212384 (ipc=58.5) sim_rate=132281 (inst/sec) elapsed = 0:0:01:55 / Tue Jul 24 20:08:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (250423,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (254414,8882), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (255051,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 255052
gpu_sim_insn = 14548864
gpu_ipc =      57.0427
gpu_tot_sim_cycle = 263934
gpu_tot_sim_insn = 15241344
gpu_tot_ipc =      57.7468
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 21546
gpu_stall_icnt2sh    = 99243
gpu_total_sim_rate=132533

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 277506
	L1I_total_cache_misses = 610
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 51238, Miss = 25333, Miss_rate = 0.494, Pending_hits = 2753, Reservation_fails = 52393
	L1D_cache_core[1]: Access = 55548, Miss = 28830, Miss_rate = 0.519, Pending_hits = 2625, Reservation_fails = 69512
	L1D_cache_core[2]: Access = 52542, Miss = 25779, Miss_rate = 0.491, Pending_hits = 2768, Reservation_fails = 59334
	L1D_cache_core[3]: Access = 54896, Miss = 28569, Miss_rate = 0.520, Pending_hits = 2683, Reservation_fails = 57986
	L1D_cache_core[4]: Access = 69318, Miss = 42098, Miss_rate = 0.607, Pending_hits = 1179, Reservation_fails = 162190
	L1D_cache_core[5]: Access = 70318, Miss = 43243, Miss_rate = 0.615, Pending_hits = 918, Reservation_fails = 153088
	L1D_cache_core[6]: Access = 71320, Miss = 45328, Miss_rate = 0.636, Pending_hits = 984, Reservation_fails = 166350
	L1D_cache_core[7]: Access = 59742, Miss = 29688, Miss_rate = 0.497, Pending_hits = 2879, Reservation_fails = 73587
	L1D_cache_core[8]: Access = 62748, Miss = 32954, Miss_rate = 0.525, Pending_hits = 2330, Reservation_fails = 102893
	L1D_cache_core[9]: Access = 59742, Miss = 29995, Miss_rate = 0.502, Pending_hits = 2773, Reservation_fails = 83236
	L1D_cache_core[10]: Access = 62748, Miss = 32922, Miss_rate = 0.525, Pending_hits = 2215, Reservation_fails = 100931
	L1D_cache_core[11]: Access = 59742, Miss = 29701, Miss_rate = 0.497, Pending_hits = 2730, Reservation_fails = 78937
	L1D_cache_core[12]: Access = 62750, Miss = 33957, Miss_rate = 0.541, Pending_hits = 2120, Reservation_fails = 120191
	L1D_cache_core[13]: Access = 59744, Miss = 31518, Miss_rate = 0.528, Pending_hits = 2496, Reservation_fails = 112472
	L1D_cache_core[14]: Access = 62752, Miss = 35020, Miss_rate = 0.558, Pending_hits = 2249, Reservation_fails = 119598
	L1D_total_cache_accesses = 915148
	L1D_total_cache_misses = 494935
	L1D_total_cache_miss_rate = 0.5408
	L1D_total_cache_pending_hits = 33702
	L1D_total_cache_reservation_fails = 1512698
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 1048
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.2252
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 396894
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 812
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 440495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1115804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 276896
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 610
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 
distro:
4547, 4547, 4547, 4547, 4547, 4547, 
gpgpu_n_tot_thrd_icount = 15969792
gpgpu_n_tot_w_icount = 499056
gpgpu_n_stall_shd_mem = 2269742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 54440
gpgpu_n_mem_write_global = 441000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3235200
gpgpu_n_store_insn = 1632000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2269742
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2947626	W0_Idle:155607	W0_Scoreboard:2317289	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36208	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:462848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 435520 {8:54440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21576000 {40:368000,72:48000,136:25000,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7403840 {136:54440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3528000 {8:441000,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 659 
averagemflatency = 210 
max_icnt2mem_latency = 350 
max_icnt2sh_latency = 263933 
mrq_lat_table:2736 	617 	145 	271 	176 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	455695 	39636 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19251 	40442 	130214 	293902 	11641 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18421 	25425 	9930 	672 	7 	0 	0 	0 	216 	755 	12780 	38894 	72235 	149679 	166242 	199 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	510 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0        20        20        64        64        64        64        28        24         0         0         0         0 
dram[1]:         0         2         0         0        20        20        64        64        64        64        26        24         0         0         0         0 
dram[2]:         2         1         0         0        20        24        64        64        64        64        26        24         0         0         0         0 
dram[3]:         2         0         0         0        20        24        64        64        64        64        26        24         0         0         0         0 
dram[4]:         2         0         0         0        20        24        64        64        64        64        24        24         0         0         0         0 
dram[5]:         1         0         0         0        20        24        64        64        64        64 
GPGPU-Sim PTX: cudaLaunch for 0x0x403f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (8,7,1) blockDim = (8,8,1) 
       24        24         0         0         0         0 
maximum service time to same row:
dram[0]:      1249      1012      1328     24538      3365      4425      3154      3106      3660      3790     46767     49576    135801    138529      1253      1257 
dram[1]:      1244       669      6388     46657      3549      4588      3172      3235      3087      3190     47204     49928    136278    138997      1249      1254 
dram[2]:      1009       896     28822      1326      3735      3124      3226      3385      3207      3171     47667     50372    136632    139429      1247      1253 
dram[3]:      1474      1235     51096     10724      4007      3160      3232      3563      3338      3247     48144     50994    137163    139901      1243      1251 
dram[4]:      2157      1234      1324     33066      4141      3082      3113      3753      3463      3203     48659     51533    137613    140344      1241      1247 
dram[5]:       849      1232      1332     55681      4281      3197      3088      3191      3593      3182     49129     51962    138041    140791      1260      1251 
average row accesses per activate:
dram[0]:  3.000000  1.500000  4.000000  6.000000 26.000000 26.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 16.000000 16.000000  6.000000  6.000000 
dram[1]:  2.000000  2.000000  4.000000  6.000000 26.000000 26.000000 48.000000 48.000000 48.000000 48.000000 29.000000 28.000000 16.000000 16.000000  6.000000  6.000000 
dram[2]:  2.000000  1.500000  4.000000  6.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 29.000000 28.000000 16.000000 14.000000  6.000000  6.000000 
dram[3]:  2.000000  2.000000  4.000000  6.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 29.000000 28.000000 16.000000 14.000000  6.000000  6.000000 
dram[4]:  2.000000  2.000000  4.000000  6.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 16.000000 14.000000  6.000000  8.000000 
dram[5]:  1.500000  2.000000  6.000000  6.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 16.000000 14.000000  6.000000  8.000000 
average row locality = 3984/151 = 26.384106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3         4         6        42        42        64        64        64        64        50        48        16        16         6         6 
dram[1]:         2         4         4         6        42        42        64        64        64        64        48        48        16        16         6         6 
dram[2]:         4         3         4         6        42        44        64        64        64        64        48        48        16        14         6         6 
dram[3]:         4         2         4         6        42        44        64        64        64        64        48        48        16        14         6         6 
dram[4]:         4         2         4         6        42        44        64        64        64        64        48        48        16        14         6         8 
dram[5]:         3         2         6         6        42        44        64        64        64        64        48        48        16        14         6         8 
total reads: 2984
bank skew: 64/2 = 32.00
chip skew: 499/496 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:     627515    610223     18097     35296      5517      2344      1141      2313      2017      2778      2799      3049      4621      4787    937096    922126
dram[1]:     942331    450546      5038      7355      7706      2964      1272      1659      3397      3216      2893      2963      4794      4575    946374    907313
dram[2]:     463680    633417     34302     15218      2239      5052      2162      1184      2351      1839      2968      2906      4636      4576    930607    897932
dram[3]:     468843    910228      7110      5903      3274      6457      1573      1197      3948      3214      2916      3045      4687      4551    932562    903225
dram[4]:     461840    918985     17544     33769      6153      2239      1081      2500      2288      2897      3058      3297      4532      4706    908335    917664
dram[5]:     613901    951895      3984      8716      6992      3455      1250      1608      3071      3551      2974      3127      4830      4953    918761    945527
maximum mf latency per bank:
dram[0]:        528       477       459       386       492       500       440       485       372       516       385       415       378       421       492       485
dram[1]:        644       433       389       375       636       488       641       415       641       386       390       400       352       369       610       484
dram[2]:        459       469       346       532       495       548       433       513       458       388       403       349       380       383       441       535
dram[3]:        478       490       362       381       528       549       538       460       429       506       420       498       389       411       461       510
dram[4]:        540       581       557       472       559       659       559       563       375       480       412       424       398       379       528       552
dram[5]:        448       531       500       384       502       602       487       588       490       389       418       380       360       461       497       595

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=348391 n_nop=347027 n_act=26 n_pre=10 n_req=664 n_rd=996 n_write=332 bw_util=0.007624
n_activity=8979 dram_eff=0.2958
bk0: 6a 348312i bk1: 6a 348309i bk2: 8a 348344i bk3: 12a 348359i bk4: 84a 347989i bk5: 84a 347998i bk6: 128a 347428i bk7: 128a 347457i bk8: 128a 347438i bk9: 128a 347391i bk10: 100a 347901i bk11: 96a 347940i bk12: 32a 348302i bk13: 32a 348309i bk14: 12a 348330i bk15: 12a 348289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00650706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=348391 n_nop=347033 n_act=25 n_pre=9 n_req=662 n_rd=992 n_write=332 bw_util=0.007601
n_activity=8942 dram_eff=0.2961
bk0: 4a 348371i bk1: 8a 348334i bk2: 8a 348365i bk3: 12a 348358i bk4: 84a 347987i bk5: 84a 347953i bk6: 128a 347417i bk7: 128a 347364i bk8: 128a 347371i bk9: 128a 347327i bk10: 96a 347967i bk11: 96a 347935i bk12: 32a 348307i bk13: 32a 348311i bk14: 12a 348339i bk15: 12a 348304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00670798
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=348391 n_nop=347025 n_act=26 n_pre=10 n_req=665 n_rd=994 n_write=336 bw_util=0.007635
n_activity=9000 dram_eff=0.2956
bk0: 8a 348329i bk1: 6a 348323i bk2: 8a 348362i bk3: 12a 348353i bk4: 84a 347997i bk5: 88a 347957i bk6: 128a 347421i bk7: 128a 347445i bk8: 128a 347457i bk9: 128a 347391i bk10: 96a 347996i bk11: 96a 347980i bk12: 32a 348311i bk13: 28a 348315i bk14: 12a 348335i bk15: 12a 348296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00480208
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=348391 n_nop=347029 n_act=25 n_pre=9 n_req=664 n_rd=992 n_write=336 bw_util=0.007624
n_activity=9011 dram_eff=0.2948
bk0: 8a 348335i bk1: 4a 348371i bk2: 8a 348366i bk3: 12a 348359i bk4: 84a 347998i bk5: 88a 347926i bk6: 128a 347377i bk7: 128a 347478i bk8: 128a 347411i bk9: 128a 347416i bk10: 96a 347929i bk11: 96a 347928i bk12: 32a 348311i bk13: 28a 348319i bk14: 12a 348341i bk15: 12a 348300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=348391 n_nop=347029 n_act=25 n_pre=9 n_req=664 n_rd=996 n_write=332 bw_util=0.007624
n_activity=8948 dram_eff=0.2968
bk0: 8a 348335i bk1: 4a 348372i bk2: 8a 348357i bk3: 12a 348358i bk4: 84a 347991i bk5: 88a 347970i bk6: 128a 347412i bk7: 128a 347408i bk8: 128a 347409i bk9: 128a 347439i bk10: 96a 347925i bk11: 96a 347925i bk12: 32a 348308i bk13: 28a 348318i bk14: 12a 348346i bk15: 16a 348297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00677974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=348391 n_nop=347027 n_act=25 n_pre=9 n_req=665 n_rd=998 n_write=332 bw_util=0.007635
n_activity=8994 dram_eff=0.2958
bk0: 6a 348341i bk1: 4a 348368i bk2: 12a 348357i bk3: 12a 348357i bk4: 84a 348012i bk5: 88a 347973i bk6: 128a 347466i bk7: 128a 347314i bk8: 128a 347366i bk9: 128a 347400i bk10: 96a 347967i bk11: 96a 347926i bk12: 32a 348309i bk13: 28a 348319i bk14: 12a 348326i bk15: 16a 348277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00615688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40243, Miss = 249, Miss_rate = 0.006, Pending_hits = 243, Reservation_fails = 1351
L2_cache_bank[1]: Access = 39471, Miss = 249, Miss_rate = 0.006, Pending_hits = 243, Reservation_fails = 1818
L2_cache_bank[2]: Access = 41162, Miss = 246, Miss_rate = 0.006, Pending_hits = 248, Reservation_fails = 1428
L2_cache_bank[3]: Access = 38805, Miss = 250, Miss_rate = 0.006, Pending_hits = 274, Reservation_fails = 1513
L2_cache_bank[4]: Access = 40416, Miss = 248, Miss_rate = 0.006, Pending_hits = 242, Reservation_fails = 1525
L2_cache_bank[5]: Access = 39157, Miss = 249, Miss_rate = 0.006, Pending_hits = 264, Reservation_fails = 1423
L2_cache_bank[6]: Access = 40536, Miss = 248, Miss_rate = 0.006, Pending_hits = 262, Reservation_fails = 1491
L2_cache_bank[7]: Access = 39401, Miss = 248, Miss_rate = 0.006, Pending_hits = 231, Reservation_fails = 1793
L2_cache_bank[8]: Access = 39956, Miss = 248, Miss_rate = 0.006, Pending_hits = 261, Reservation_fails = 1457
L2_cache_bank[9]: Access = 47993, Miss = 250, Miss_rate = 0.005, Pending_hits = 253, Reservation_fails = 1482
L2_cache_bank[10]: Access = 39920, Miss = 249, Miss_rate = 0.006, Pending_hits = 272, Reservation_fails = 1366
L2_cache_bank[11]: Access = 48476, Miss = 250, Miss_rate = 0.005, Pending_hits = 266, Reservation_fails = 1323
L2_total_cache_accesses = 495536
L2_total_cache_misses = 2984
L2_total_cache_miss_rate = 0.0060
L2_total_cache_pending_hits = 3059
L2_total_cache_reservation_fails = 17970
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 440000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 285
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=713650
icnt_total_pkts_simt_to_mem=1059536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6185
	minimum = 6
	maximum = 288
Network latency average = 16.6745
	minimum = 6
	maximum = 275
Slowest packet = 4187
Flit latency average = 16.4084
	minimum = 6
	maximum = 273
Slowest flit = 11979
Fragmentation average = 0.00374478
	minimum = 0
	maximum = 255
Injected packet rate average = 0.143594
	minimum = 0.0994503 (at node 0)
	maximum = 0.189702 (at node 26)
Accepted packet rate average = 0.143594
	minimum = 0.0994503 (at node 0)
	maximum = 0.189702 (at node 26)
Injected flit rate average = 0.256521
	minimum = 0.216917 (at node 20)
	maximum = 0.345565 (at node 4)
Accepted flit rate average= 0.256521
	minimum = 0.12085 (at node 0)
	maximum = 0.413186 (at node 26)
Injected packet length average = 1.78644
Accepted packet length average = 1.78644
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0871 (2 samples)
	minimum = 6 (2 samples)
	maximum = 202 (2 samples)
Network latency average = 13.2046 (2 samples)
	minimum = 6 (2 samples)
	maximum = 181 (2 samples)
Flit latency average = 12.2947 (2 samples)
	minimum = 6 (2 samples)
	maximum = 178 (2 samples)
Fragmentation average = 0.00187239 (2 samples)
	minimum = 0 (2 samples)
	maximum = 127.5 (2 samples)
Injected packet rate average = 0.0764421 (2 samples)
	minimum = 0.0497252 (2 samples)
	maximum = 0.119846 (2 samples)
Accepted packet rate average = 0.0764421 (2 samples)
	minimum = 0.0497252 (2 samples)
	maximum = 0.119846 (2 samples)
Injected flit rate average = 0.142184 (2 samples)
	minimum = 0.108458 (2 samples)
	maximum = 0.287847 (2 samples)
Accepted flit rate average = 0.142184 (2 samples)
	minimum = 0.0604249 (2 samples)
	maximum = 0.241383 (2 samples)
Injected packet size average = 1.86002 (2 samples)
Accepted packet size average = 1.86002 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 132533 (inst/sec)
gpgpu_simulation_rate = 2295 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,263934)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,263934)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,263934)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,263934)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,263934)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (943,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (966,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (966,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (969,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (970,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (976,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (982,263934), 3 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 265434  inst.: 15378528 (ipc=91.5) sim_rate=132573 (inst/sec) elapsed = 0:0:01:56 / Tue Jul 24 20:08:02 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 267434  inst.: 15569288 (ipc=93.7) sim_rate=133070 (inst/sec) elapsed = 0:0:01:57 / Tue Jul 24 20:08:03 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 269934  inst.: 15840624 (ipc=99.9) sim_rate=134242 (inst/sec) elapsed = 0:0:01:58 / Tue Jul 24 20:08:04 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 271934  inst.: 16064800 (ipc=102.9) sim_rate=134998 (inst/sec) elapsed = 0:0:01:59 / Tue Jul 24 20:08:05 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 274434  inst.: 16346144 (ipc=105.2) sim_rate=136217 (inst/sec) elapsed = 0:0:02:00 / Tue Jul 24 20:08:06 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 276434  inst.: 16572992 (ipc=106.5) sim_rate=136966 (inst/sec) elapsed = 0:0:02:01 / Tue Jul 24 20:08:07 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 278934  inst.: 16846576 (ipc=107.0) sim_rate=138086 (inst/sec) elapsed = 0:0:02:02 / Tue Jul 24 20:08:08 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 281434  inst.: 17076736 (ipc=104.9) sim_rate=138835 (inst/sec) elapsed = 0:0:02:03 / Tue Jul 24 20:08:09 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 283934  inst.: 17294400 (ipc=102.7) sim_rate=139470 (inst/sec) elapsed = 0:0:02:04 / Tue Jul 24 20:08:10 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 285934  inst.: 17466528 (ipc=101.1) sim_rate=139732 (inst/sec) elapsed = 0:0:02:05 / Tue Jul 24 20:08:11 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 288434  inst.: 17672160 (ipc=99.2) sim_rate=140255 (inst/sec) elapsed = 0:0:02:06 / Tue Jul 24 20:08:12 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 290934  inst.: 17885760 (ipc=97.9) sim_rate=140832 (inst/sec) elapsed = 0:0:02:07 / Tue Jul 24 20:08:13 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 293434  inst.: 18087680 (ipc=96.5) sim_rate=141310 (inst/sec) elapsed = 0:0:02:08 / Tue Jul 24 20:08:14 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 295934  inst.: 18297088 (ipc=95.5) sim_rate=141837 (inst/sec) elapsed = 0:0:02:09 / Tue Jul 24 20:08:15 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 298434  inst.: 18495904 (ipc=94.3) sim_rate=142276 (inst/sec) elapsed = 0:0:02:10 / Tue Jul 24 20:08:16 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 300934  inst.: 18708232 (ipc=93.7) sim_rate=142810 (inst/sec) elapsed = 0:0:02:11 / Tue Jul 24 20:08:17 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 303434  inst.: 18912528 (ipc=92.9) sim_rate=143276 (inst/sec) elapsed = 0:0:02:12 / Tue Jul 24 20:08:18 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 305934  inst.: 19114640 (ipc=92.2) sim_rate=143719 (inst/sec) elapsed = 0:0:02:13 / Tue Jul 24 20:08:19 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 308434  inst.: 19309856 (ipc=91.4) sim_rate=144103 (inst/sec) elapsed = 0:0:02:14 / Tue Jul 24 20:08:20 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 310934  inst.: 19526416 (ipc=91.2) sim_rate=144640 (inst/sec) elapsed = 0:0:02:15 / Tue Jul 24 20:08:21 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 313434  inst.: 19718592 (ipc=90.4) sim_rate=144989 (inst/sec) elapsed = 0:0:02:16 / Tue Jul 24 20:08:22 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 315934  inst.: 19926352 (ipc=90.1) sim_rate=145447 (inst/sec) elapsed = 0:0:02:17 / Tue Jul 24 20:08:23 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 318434  inst.: 20142456 (ipc=89.9) sim_rate=145959 (inst/sec) elapsed = 0:0:02:18 / Tue Jul 24 20:08:24 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 320934  inst.: 20340368 (ipc=89.5) sim_rate=146333 (inst/sec) elapsed = 0:0:02:19 / Tue Jul 24 20:08:25 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 323434  inst.: 20539744 (ipc=89.0) sim_rate=146712 (inst/sec) elapsed = 0:0:02:20 / Tue Jul 24 20:08:26 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 325934  inst.: 20723408 (ipc=88.4) sim_rate=146974 (inst/sec) elapsed = 0:0:02:21 / Tue Jul 24 20:08:27 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 328434  inst.: 20925608 (ipc=88.1) sim_rate=147363 (inst/sec) elapsed = 0:0:02:22 / Tue Jul 24 20:08:28 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 330934  inst.: 21090528 (ipc=87.3) sim_rate=147486 (inst/sec) elapsed = 0:0:02:23 / Tue Jul 24 20:08:29 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 333434  inst.: 21283840 (ipc=86.9) sim_rate=147804 (inst/sec) elapsed = 0:0:02:24 / Tue Jul 24 20:08:30 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 335934  inst.: 21483296 (ipc=86.7) sim_rate=148160 (inst/sec) elapsed = 0:0:02:25 / Tue Jul 24 20:08:31 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 338434  inst.: 21675656 (ipc=86.4) sim_rate=148463 (inst/sec) elapsed = 0:0:02:26 / Tue Jul 24 20:08:32 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 340934  inst.: 21872056 (ipc=86.1) sim_rate=148789 (inst/sec) elapsed = 0:0:02:27 / Tue Jul 24 20:08:33 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 343434  inst.: 22062064 (ipc=85.8) sim_rate=149068 (inst/sec) elapsed = 0:0:02:28 / Tue Jul 24 20:08:34 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 345934  inst.: 22263824 (ipc=85.6) sim_rate=149421 (inst/sec) elapsed = 0:0:02:29 / Tue Jul 24 20:08:35 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 348434  inst.: 22472568 (ipc=85.6) sim_rate=149817 (inst/sec) elapsed = 0:0:02:30 / Tue Jul 24 20:08:36 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 350434  inst.: 22641480 (ipc=85.6) sim_rate=149943 (inst/sec) elapsed = 0:0:02:31 / Tue Jul 24 20:08:37 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 352934  inst.: 22847456 (ipc=85.5) sim_rate=150312 (inst/sec) elapsed = 0:0:02:32 / Tue Jul 24 20:08:38 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 355434  inst.: 23053784 (ipc=85.4) sim_rate=150678 (inst/sec) elapsed = 0:0:02:33 / Tue Jul 24 20:08:39 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 357934  inst.: 23256776 (ipc=85.3) sim_rate=151018 (inst/sec) elapsed = 0:0:02:34 / Tue Jul 24 20:08:40 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 360434  inst.: 23467688 (ipc=85.2) sim_rate=151404 (inst/sec) elapsed = 0:0:02:35 / Tue Jul 24 20:08:41 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 362934  inst.: 23672456 (ipc=85.2) sim_rate=151746 (inst/sec) elapsed = 0:0:02:36 / Tue Jul 24 20:08:42 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 364934  inst.: 23833368 (ipc=85.1) sim_rate=151804 (inst/sec) elapsed = 0:0:02:37 / Tue Jul 24 20:08:43 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 367434  inst.: 24036832 (ipc=85.0) sim_rate=152131 (inst/sec) elapsed = 0:0:02:38 / Tue Jul 24 20:08:44 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 369934  inst.: 24246608 (ipc=85.0) sim_rate=152494 (inst/sec) elapsed = 0:0:02:39 / Tue Jul 24 20:08:45 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 372434  inst.: 24442688 (ipc=84.8) sim_rate=152766 (inst/sec) elapsed = 0:0:02:40 / Tue Jul 24 20:08:46 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 374934  inst.: 24637792 (ipc=84.7) sim_rate=153029 (inst/sec) elapsed = 0:0:02:41 / Tue Jul 24 20:08:47 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 377434  inst.: 24845472 (ipc=84.6) sim_rate=153367 (inst/sec) elapsed = 0:0:02:42 / Tue Jul 24 20:08:48 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 379434  inst.: 25008448 (ipc=84.6) sim_rate=153426 (inst/sec) elapsed = 0:0:02:43 / Tue Jul 24 20:08:49 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 381934  inst.: 25202528 (ipc=84.4) sim_rate=153673 (inst/sec) elapsed = 0:0:02:44 / Tue Jul 24 20:08:50 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 384434  inst.: 25382880 (ipc=84.2) sim_rate=153835 (inst/sec) elapsed = 0:0:02:45 / Tue Jul 24 20:08:51 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 386934  inst.: 25608592 (ipc=84.3) sim_rate=154268 (inst/sec) elapsed = 0:0:02:46 / Tue Jul 24 20:08:52 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 389434  inst.: 25819616 (ipc=84.3) sim_rate=154608 (inst/sec) elapsed = 0:0:02:47 / Tue Jul 24 20:08:53 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 391934  inst.: 25998040 (ipc=84.0) sim_rate=154750 (inst/sec) elapsed = 0:0:02:48 / Tue Jul 24 20:08:54 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 394434  inst.: 26190160 (ipc=83.9) sim_rate=154971 (inst/sec) elapsed = 0:0:02:49 / Tue Jul 24 20:08:55 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 396934  inst.: 26390048 (ipc=83.8) sim_rate=155235 (inst/sec) elapsed = 0:0:02:50 / Tue Jul 24 20:08:56 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (134667,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (134671,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (134681,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134759,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134765,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (134787,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (134791,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134791,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134795,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (134804,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (134816,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134819,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (134826,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (134830,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134939,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (134941,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (134949,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (134958,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (134984,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (134999,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (135041,263934), 2 CTAs running
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (135076,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (135078,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (135118,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (135130,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (135132,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (135200,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (135204,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (135229,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (135232,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (135233,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135235,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (135252,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (135271,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (135280,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135286,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (135296,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135303,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (135306,263934), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (135344,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (135351,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (135354,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (135360,263934), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (135366,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135374,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (135378,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (135382,263934), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (135388,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (135397,263934), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 6.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 135398
gpu_sim_insn = 11308864
gpu_ipc =      83.5231
gpu_tot_sim_cycle = 399332
gpu_tot_sim_insn = 26550208
gpu_tot_ipc =      66.4865
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22953
gpu_stall_icnt2sh    = 106830
gpu_total_sim_rate=156177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 524732
	L1I_total_cache_misses = 1002
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 60990, Miss = 28710, Miss_rate = 0.471, Pending_hits = 5381, Reservation_fails = 52393
	L1D_cache_core[1]: Access = 65300, Miss = 32204, Miss_rate = 0.493, Pending_hits = 5153, Reservation_fails = 69512
	L1D_cache_core[2]: Access = 62666, Miss = 29342, Miss_rate = 0.468, Pending_hits = 5500, Reservation_fails = 59334
	L1D_cache_core[3]: Access = 68396, Miss = 33314, Miss_rate = 0.487, Pending_hits = 6506, Reservation_fails = 58298
	L1D_cache_core[4]: Access = 82818, Miss = 46847, Miss_rate = 0.566, Pending_hits = 4943, Reservation_fails = 162622
	L1D_cache_core[5]: Access = 83818, Miss = 47981, Miss_rate = 0.572, Pending_hits = 4712, Reservation_fails = 153519
	L1D_cache_core[6]: Access = 84448, Miss = 49893, Miss_rate = 0.591, Pending_hits = 4674, Reservation_fails = 166525
	L1D_cache_core[7]: Access = 69494, Miss = 33065, Miss_rate = 0.476, Pending_hits = 5510, Reservation_fails = 73587
	L1D_cache_core[8]: Access = 72500, Miss = 36332, Miss_rate = 0.501, Pending_hits = 4894, Reservation_fails = 102893
	L1D_cache_core[9]: Access = 69494, Miss = 33373, Miss_rate = 0.480, Pending_hits = 5337, Reservation_fails = 83236
	L1D_cache_core[10]: Access = 72872, Miss = 36485, Miss_rate = 0.501, Pending_hits = 4970, Reservation_fails = 100931
	L1D_cache_core[11]: Access = 69870, Miss = 33266, Miss_rate = 0.476, Pending_hits = 5467, Reservation_fails = 78937
	L1D_cache_core[12]: Access = 72870, Miss = 37519, Miss_rate = 0.515, Pending_hits = 4861, Reservation_fails = 120191
	L1D_cache_core[13]: Access = 69872, Miss = 35082, Miss_rate = 0.502, Pending_hits = 5229, Reservation_fails = 112472
	L1D_cache_core[14]: Access = 72504, Miss = 38397, Miss_rate = 0.530, Pending_hits = 4880, Reservation_fails = 119598
	L1D_total_cache_accesses = 1077912
	L1D_total_cache_misses = 551810
	L1D_total_cache_miss_rate = 0.5119
	L1D_total_cache_pending_hits = 78017
	L1D_total_cache_reservation_fails = 1514048
	L1D_cache_data_port_util = 0.090
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1566
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.1507
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 434983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 398244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1330
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 484743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1115804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 523730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1002
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
8583, 8583, 4568, 4568, 8583, 8583, 4036, 4036, 
gpgpu_n_tot_thrd_icount = 28636096
gpgpu_n_tot_w_icount = 894878
gpgpu_n_stall_shd_mem = 2286856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67067
gpgpu_n_mem_write_global = 497882
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6035200
gpgpu_n_store_insn = 3032000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2286856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2980600	W0_Idle:191967	W0_Scoreboard:5905813	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:56210	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36208	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:802460
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 536536 {8:67067,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25110608 {40:401264,72:63750,136:32868,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9121112 {136:67067,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3983056 {8:497882,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 659 
averagemflatency = 208 
max_icnt2mem_latency = 379 
max_icnt2sh_latency = 399331 
mrq_lat_table:3420 	618 	145 	271 	177 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	514815 	50021 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32875 	57219 	146683 	308562 	19234 	532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26503 	29943 	9957 	672 	7 	0 	0 	0 	216 	755 	12780 	38894 	72235 	149679 	166242 	57081 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	773 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         0         0        20        20        64        64        64        64        28        24         0         0         0         0 
dram[1]:         2         2         0         0        20        20        64        64        64        64        26        24         0         0         0         0 
dram[2]:         2         1         0         0        20        24        64        64        64        64        26        24         0         0         0         0 
dram[3]:         2         0         0         0        20        24        64        64        64        64        26        24         0         0         0         0 
dram[4]:         2         0         0         0        20        24        64        64        64        64        24        24         0         0         0         0 
dram[5]:         1         2         0         0        20        24        64        64        64        64        24        24         0         0         0         0 
maximum service time to same row:
dram[0]:     12869      1012      1328     24538      3365      4425      3154      3106      3660      3790     46767     49576    135801    138529      1253      1257 
dram[1]:     12835       669      6388     46657      3549      4588      3172      3235      3087      3190     47204     49928    136278    138997      1249      1254 
dram[2]:      1009       896     28822      1326      3735      3124      3226      3385      3207      3171     47667     50372    136632    139429      1247      1253 
dram[3]:      1474      1235     51096     10724      4007      3160      3232      3563      3338      3247     48144     50994    137163    139901      1243      1251 
dram[4]:      2157      1234      1324     33066      4141      3082      3113      3753      3463      3203     48659     51533    137613    140344      1241      1247 
dram[5]:       849     17120      1332     55681      4281      3197      3088      3191      3593      3182     49129     51962    138041    140791      1260      1251 
average row accesses per activate:
dram[0]: 11.666667 16.500000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 16.000000 16.000000  6.000000  6.000000 
dram[1]: 11.000000 17.000000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 48.000000 48.000000 29.000000 28.000000 16.000000 16.000000  6.000000  6.000000 
dram[2]: 17.000000 16.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 29.000000 28.000000 16.000000 14.000000  6.000000  6.000000 
dram[3]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 29.000000 28.000000 16.000000 14.000000  6.000000  6.000000 
dram[4]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 16.000000 14.000000  6.000000  8.000000 
dram[5]: 16.500000 11.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 16.000000 14.000000  6.000000  8.000000 
average row locality = 4670/157 = 29.745222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        33        32        32        42        42        64        64        64        64        50        48        16        16         6         6 
dram[1]:        33        34        32        32        42        42        64        64        64        64        48        48        16        16         6         6 
dram[2]:        34        33        32        32        42        44        64        64        64        64        48        48        16        14         6         6 
dram[3]:        34        32        32        32        42        44        64        64        64        64        48        48        16        14         6         6 
dram[4]:        34        32        32        32        42        44        64        64        64        64        48        48        16        14         6         8 
dram[5]:        33        33        32        32        42        44        64        64        64        64        48        48        16        14         6         8 
total reads: 3670
bank skew: 64/6 = 10.67
chip skew: 614/610 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      69202     71970     18196     20480      5517      2344      1141      2313      2017      2778      2799      3049      4621      4787    953495    937082
dram[1]:      73972     69348     16038     15465      7706      2964      1272      1659      3397      3216      2893      2963      4794      4575    960447    921168
dram[2]:      71461     74975     20111     17188      2239      5052      2162      1184      2351      1839      2968      2906      4636      4576    944361    910806
dram[3]:      71687     74358     16594     15956      3274      6457      1573      1197      3991      3214      2916      3045      4687      4551    947921    918033
dram[4]:      70923     74651     16805     20702      6153      2239      1081      2500      2288      2897      3058      3297      4532      4706    921610    931929
dram[5]:      73221     74643     14915     16571      6992      3455      1250      1608      3071      3551      2974      3127      4830      4953    931768    959858
maximum mf latency per bank:
dram[0]:        528       477       506       452       492       500       440       485       372       516       385       415       378       421       492       485
dram[1]:        644       481       463       411       636       488       641       415       641       386       390       400       352       369       610       484
dram[2]:        566       477       445       532       495       548       433       513       458       388       403       349       380       383       441       535
dram[3]:        500       506       444       440       528       549       538       460       429       506       420       498       389       411       461       510
dram[4]:        540       581       557       472       559       659       559       563       375       480       412       424       398       379       528       552
dram[5]:        522       531       500       509       502       602       487       588       490       389       418       380       360       461       497       595

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527116 n_nop=525516 n_act=28 n_pre=12 n_req=780 n_rd=1228 n_write=332 bw_util=0.005919
n_activity=10793 dram_eff=0.2891
bk0: 70a 526861i bk1: 66a 526912i bk2: 64a 526955i bk3: 64a 526979i bk4: 84a 526713i bk5: 84a 526722i bk6: 128a 526152i bk7: 128a 526181i bk8: 128a 526163i bk9: 128a 526116i bk10: 100a 526627i bk11: 96a 526666i bk12: 32a 527028i bk13: 32a 527035i bk14: 12a 527056i bk15: 12a 527016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00430076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527116 n_nop=525524 n_act=27 n_pre=11 n_req=777 n_rd=1222 n_write=332 bw_util=0.005896
n_activity=10717 dram_eff=0.29
bk0: 66a 526922i bk1: 68a 526937i bk2: 64a 526977i bk3: 64a 526976i bk4: 84a 526711i bk5: 84a 526677i bk6: 128a 526141i bk7: 128a 526089i bk8: 128a 526096i bk9: 128a 526052i bk10: 96a 526692i bk11: 96a 526661i bk12: 32a 527033i bk13: 32a 527037i bk14: 12a 527065i bk15: 12a 527030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0044734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527116 n_nop=525522 n_act=26 n_pre=10 n_req=779 n_rd=1222 n_write=336 bw_util=0.005911
n_activity=10710 dram_eff=0.2909
bk0: 68a 526934i bk1: 66a 526928i bk2: 64a 526975i bk3: 64a 526974i bk4: 84a 526722i bk5: 88a 526682i bk6: 128a 526146i bk7: 128a 526170i bk8: 128a 526182i bk9: 128a 526116i bk10: 96a 526721i bk11: 96a 526705i bk12: 32a 527036i bk13: 28a 527040i bk14: 12a 527060i bk15: 12a 527021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00317387
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527116 n_nop=525526 n_act=25 n_pre=9 n_req=778 n_rd=1220 n_write=336 bw_util=0.005904
n_activity=10721 dram_eff=0.2903
bk0: 68a 526940i bk1: 64a 526976i bk2: 64a 526979i bk3: 64a 526980i bk4: 84a 526723i bk5: 88a 526651i bk6: 128a 526102i bk7: 128a 526203i bk8: 128a 526136i bk9: 128a 526141i bk10: 96a 526654i bk11: 96a 526653i bk12: 32a 527036i bk13: 28a 527044i bk14: 12a 527066i bk15: 12a 527025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00419642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527116 n_nop=525526 n_act=25 n_pre=9 n_req=778 n_rd=1224 n_write=332 bw_util=0.005904
n_activity=10658 dram_eff=0.292
bk0: 68a 526940i bk1: 64a 526977i bk2: 64a 526970i bk3: 64a 526979i bk4: 84a 526716i bk5: 88a 526695i bk6: 128a 526137i bk7: 128a 526133i bk8: 128a 526134i bk9: 128a 526164i bk10: 96a 526650i bk11: 96a 526650i bk12: 32a 527033i bk13: 28a 527043i bk14: 12a 527071i bk15: 16a 527022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00448099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527116 n_nop=525522 n_act=27 n_pre=11 n_req=778 n_rd=1224 n_write=332 bw_util=0.005904
n_activity=10763 dram_eff=0.2891
bk0: 66a 526947i bk1: 66a 526921i bk2: 64a 526976i bk3: 64a 526977i bk4: 84a 526736i bk5: 88a 526698i bk6: 128a 526191i bk7: 128a 526039i bk8: 128a 526091i bk9: 128a 526125i bk10: 96a 526692i bk11: 96a 526651i bk12: 32a 527034i bk13: 28a 527044i bk14: 12a 527051i bk15: 16a 527003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00406931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46163, Miss = 309, Miss_rate = 0.007, Pending_hits = 351, Reservation_fails = 1707
L2_cache_bank[1]: Access = 45145, Miss = 305, Miss_rate = 0.007, Pending_hits = 363, Reservation_fails = 2176
L2_cache_bank[2]: Access = 47030, Miss = 305, Miss_rate = 0.006, Pending_hits = 361, Reservation_fails = 1834
L2_cache_bank[3]: Access = 44468, Miss = 306, Miss_rate = 0.007, Pending_hits = 398, Reservation_fails = 2008
L2_cache_bank[4]: Access = 46319, Miss = 306, Miss_rate = 0.007, Pending_hits = 358, Reservation_fails = 1910
L2_cache_bank[5]: Access = 44850, Miss = 305, Miss_rate = 0.007, Pending_hits = 383, Reservation_fails = 1927
L2_cache_bank[6]: Access = 46498, Miss = 306, Miss_rate = 0.007, Pending_hits = 377, Reservation_fails = 1921
L2_cache_bank[7]: Access = 45092, Miss = 304, Miss_rate = 0.007, Pending_hits = 347, Reservation_fails = 2190
L2_cache_bank[8]: Access = 45772, Miss = 306, Miss_rate = 0.007, Pending_hits = 381, Reservation_fails = 1734
L2_cache_bank[9]: Access = 53808, Miss = 306, Miss_rate = 0.006, Pending_hits = 366, Reservation_fails = 1785
L2_cache_bank[10]: Access = 45607, Miss = 305, Miss_rate = 0.007, Pending_hits = 391, Reservation_fails = 1799
L2_cache_bank[11]: Access = 54353, Miss = 307, Miss_rate = 0.006, Pending_hits = 380, Reservation_fails = 1677
L2_total_cache_accesses = 565105
L2_total_cache_misses = 3670
L2_total_cache_miss_rate = 0.0065
L2_total_cache_pending_hits = 4456
L2_total_cache_reservation_fails = 22668
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21975
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 496882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 693
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=833967
icnt_total_pkts_simt_to_mem=1225341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.0367
	minimum = 6
	maximum = 318
Network latency average = 21.5421
	minimum = 6
	maximum = 214
Slowest packet = 991292
Flit latency average = 21.9395
	minimum = 6
	maximum = 213
Slowest flit = 2028584
Fragmentation average = 0.00081933
	minimum = 0
	maximum = 114
Injected packet rate average = 0.0380601
	minimum = 0.0305101 (at node 7)
	maximum = 0.0440331 (at node 21)
Accepted packet rate average = 0.0380601
	minimum = 0.0305101 (at node 7)
	maximum = 0.0440331 (at node 21)
Injected flit rate average = 0.0782664
	minimum = 0.0692699 (at node 7)
	maximum = 0.105112 (at node 4)
Accepted flit rate average= 0.0782664
	minimum = 0.0528147 (at node 7)
	maximum = 0.104728 (at node 21)
Injected packet length average = 2.05639
Accepted packet length average = 2.05639
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.737 (3 samples)
	minimum = 6 (3 samples)
	maximum = 240.667 (3 samples)
Network latency average = 15.9838 (3 samples)
	minimum = 6 (3 samples)
	maximum = 192 (3 samples)
Flit latency average = 15.5096 (3 samples)
	minimum = 6 (3 samples)
	maximum = 189.667 (3 samples)
Fragmentation average = 0.00152137 (3 samples)
	minimum = 0 (3 samples)
	maximum = 123 (3 samples)
Injected packet rate average = 0.0636481 (3 samples)
	minimum = 0.0433201 (3 samples)
	maximum = 0.0945748 (3 samples)
Accepted packet rate average = 0.0636481 (3 samples)
	minimum = 0.0433201 (3 samples)
	maximum = 0.0945748 (3 samples)
Injected flit rate average = 0.120878 (3 samples)
	minimum = 0.0953955 (3 samples)
	maximum = 0.226935 (3 samples)
Accepted flit rate average = 0.120878 (3 samples)
	minimum = 0.0578882 (3 samples)
	maximum = 0.195831 (3 samples)
Injected packet size average = 1.89916 (3 samples)
Accepted packet size average = 1.89916 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 156177 (inst/sec)
gpgpu_simulation_rate = 2349 (cycle/sec)
