

================================================================
== Vivado HLS Report for 'sha256_update'
================================================================
* Date:           Wed Apr  7 17:44:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  440|    1|  440|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_sha256_transform_fu_216  |sha256_transform  |  435|  435|  435|  435|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    0|  439|  3 ~ 439 |          -|          -| 0 ~ 1 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctx_datalen_0 = alloca i32"   --->   Operation 6 'alloca' 'ctx_datalen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctx_state_7_0 = alloca i32"   --->   Operation 7 'alloca' 'ctx_state_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctx_state_6_0 = alloca i32"   --->   Operation 8 'alloca' 'ctx_state_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_state_5_0 = alloca i32"   --->   Operation 9 'alloca' 'ctx_state_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctx_state_4_0 = alloca i32"   --->   Operation 10 'alloca' 'ctx_state_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_state_3_0 = alloca i32"   --->   Operation 11 'alloca' 'ctx_state_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_state_2_0 = alloca i32"   --->   Operation 12 'alloca' 'ctx_state_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_state_1_0 = alloca i32"   --->   Operation 13 'alloca' 'ctx_state_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state_0_0 = alloca i32"   --->   Operation 14 'alloca' 'ctx_state_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_0 = alloca i32"   --->   Operation 15 'alloca' 'ctx_bitlen_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_0 = alloca i32"   --->   Operation 16 'alloca' 'ctx_bitlen_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %len)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 17 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 18 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 19 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 20 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 21 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 22 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 23 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read45 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 24 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read34 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 25 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read23 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 26 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 27 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_datalen_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 28 'read' 'ctx_datalen_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i32 %len_read to i7" [SHA_new/SHA_new/sha256_impl.c:90]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 %p_read12, i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "store i32 %p_read23, i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 %p_read34, i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 %p_read45, i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 %p_read_5, i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 %p_read_4, i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 %p_read_3, i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "store i32 %p_read_2, i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "store i32 %p_read_1, i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 38 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "store i32 %p_read, i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.81ns)   --->   "store i32 %ctx_datalen_read_1, i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.48ns)   --->   "%icmp_ln94 = icmp eq i7 %i_0, %empty" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 43 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %2, label %hls_label_0_begin" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %i_0 to i64" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 46 'zext' 'zext_ln96' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln96" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 47 'getelementptr' 'data_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 48 'load' 'data_load' <Predicate = (!icmp_ln94)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load_1 = load i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 49 'load' 'ctx_datalen_0_load_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_state_7_0_load = load i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 50 'load' 'ctx_state_7_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_state_6_0_load = load i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 51 'load' 'ctx_state_6_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_state_5_0_load = load i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 52 'load' 'ctx_state_5_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_state_4_0_load = load i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 53 'load' 'ctx_state_4_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ctx_state_3_0_load = load i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 54 'load' 'ctx_state_3_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ctx_state_2_0_load = load i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 55 'load' 'ctx_state_2_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ctx_state_1_0_load = load i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 56 'load' 'ctx_state_1_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_state_0_0_load = load i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 57 'load' 'ctx_state_0_0_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_0_load_1 = load i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 58 'load' 'ctx_bitlen_1_0_load_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_0_load_1 = load i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 59 'load' 'ctx_bitlen_0_0_load_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %ctx_datalen_0_load_1, 0" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 60 'insertvalue' 'mrv_s' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %ctx_bitlen_0_0_load_1, 1" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 61 'insertvalue' 'mrv_1' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %ctx_bitlen_1_0_load_1, 2" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 62 'insertvalue' 'mrv_2' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %ctx_state_0_0_load, 3" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 63 'insertvalue' 'mrv_3' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %ctx_state_1_0_load, 4" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 64 'insertvalue' 'mrv_4' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %ctx_state_2_0_load, 5" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 65 'insertvalue' 'mrv_5' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %ctx_state_3_0_load, 6" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 66 'insertvalue' 'mrv_6' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %ctx_state_4_0_load, 7" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 67 'insertvalue' 'mrv_7' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %ctx_state_5_0_load, 8" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 68 'insertvalue' 'mrv_8' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %ctx_state_6_0_load, 9" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 69 'insertvalue' 'mrv_9' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %ctx_state_7_0_load, 10" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 70 'insertvalue' 'mrv_10' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10" [SHA_new/SHA_new/sha256_impl.c:104]   --->   Operation 71 'ret' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load = load i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:97]   --->   Operation 72 'load' 'ctx_datalen_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [SHA_new/SHA_new/sha256_impl.c:95]   --->   Operation 74 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 75 'load' 'data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i32 %ctx_datalen_0_load to i64" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 76 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln96_1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 77 'getelementptr' 'ctx_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.32ns)   --->   "store i8 %data_load, i8* %ctx_data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:96]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %ctx_datalen_0_load, 1" [SHA_new/SHA_new/sha256_impl.c:97]   --->   Operation 79 'add' 'add_ln97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.47ns)   --->   "%icmp_ln98 = icmp eq i32 %add_ln97, 64" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 80 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %._crit_edge1, label %hls_label_0_begin.hls_label_0_end_crit_edge" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.81ns)   --->   "store i32 %add_ln97, i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 82 'store' <Predicate = (!icmp_ln98)> <Delay = 1.81>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [SHA_new/SHA_new/sha256_impl.c:98]   --->   Operation 83 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ctx_state_7_0_load_1 = load i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 84 'load' 'ctx_state_7_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ctx_state_6_0_load_1 = load i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 85 'load' 'ctx_state_6_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ctx_state_5_0_load_1 = load i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 86 'load' 'ctx_state_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ctx_state_4_0_load_1 = load i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 87 'load' 'ctx_state_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%ctx_state_3_0_load_1 = load i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 88 'load' 'ctx_state_3_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%ctx_state_2_0_load_1 = load i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 89 'load' 'ctx_state_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%ctx_state_1_0_load_1 = load i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 90 'load' 'ctx_state_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ctx_state_0_0_load_1 = load i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 91 'load' 'ctx_state_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [64 x i8]* %ctx_data)" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 92 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [1/1] (1.81ns)   --->   "store i32 0, i32* %ctx_datalen_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.81>

State 5 <SV = 4> <Delay = 5.01>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_0_load = load i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 94 'load' 'ctx_bitlen_1_0_load' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_0_load = load i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 95 'load' 'ctx_bitlen_0_0_load' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 96 [1/2] (2.55ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [64 x i8]* %ctx_data)" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 96 'call' 'call_ret' <Predicate = (icmp_ln98)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 97 'extractvalue' 'ctx_state_0_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 98 'extractvalue' 'ctx_state_1_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 99 'extractvalue' 'ctx_state_2_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 100 'extractvalue' 'ctx_state_3_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 101 'extractvalue' 'ctx_state_4_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 102 'extractvalue' 'ctx_state_5_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 103 'extractvalue' 'ctx_state_6_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [SHA_new/SHA_new/sha256_impl.c:99]   --->   Operation 104 'extractvalue' 'ctx_state_7_ret' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp ugt i32 %ctx_bitlen_0_0_load, -513" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 105 'icmp' 'icmp_ln100' <Predicate = (icmp_ln98)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln100 = add i32 %ctx_bitlen_1_0_load, 1" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 106 'add' 'add_ln100' <Predicate = (icmp_ln98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.69ns)   --->   "%select_ln100 = select i1 %icmp_ln100, i32 %add_ln100, i32 %ctx_bitlen_1_0_load" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 107 'select' 'select_ln100' <Predicate = (icmp_ln98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln100_1 = add i32 %ctx_bitlen_0_0_load, 512" [SHA_new/SHA_new/sha256_impl.c:100]   --->   Operation 108 'add' 'add_ln100_1' <Predicate = (icmp_ln98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.76ns)   --->   "store i32 %add_ln100_1, i32* %ctx_bitlen_0_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 109 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "store i32 %select_ln100, i32* %ctx_bitlen_1_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 110 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 111 [1/1] (1.76ns)   --->   "store i32 %ctx_state_0_ret, i32* %ctx_state_0_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 111 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 112 [1/1] (1.76ns)   --->   "store i32 %ctx_state_1_ret, i32* %ctx_state_1_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 112 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %ctx_state_2_ret, i32* %ctx_state_2_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 113 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 114 [1/1] (1.76ns)   --->   "store i32 %ctx_state_3_ret, i32* %ctx_state_3_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 114 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 115 [1/1] (1.76ns)   --->   "store i32 %ctx_state_4_ret, i32* %ctx_state_4_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 115 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 116 [1/1] (1.76ns)   --->   "store i32 %ctx_state_5_ret, i32* %ctx_state_5_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 116 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "store i32 %ctx_state_6_ret, i32* %ctx_state_6_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 117 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %ctx_state_7_ret, i32* %ctx_state_7_0" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 118 'store' <Predicate = (icmp_ln98)> <Delay = 1.76>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [SHA_new/SHA_new/sha256_impl.c:102]   --->   Operation 119 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [SHA_new/SHA_new/sha256_impl.c:103]   --->   Operation 120 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:94]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ ctx_datalen_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_datalen_0          (alloca           ) [ 011111]
ctx_state_7_0          (alloca           ) [ 011111]
ctx_state_6_0          (alloca           ) [ 011111]
ctx_state_5_0          (alloca           ) [ 011111]
ctx_state_4_0          (alloca           ) [ 011111]
ctx_state_3_0          (alloca           ) [ 011111]
ctx_state_2_0          (alloca           ) [ 011111]
ctx_state_1_0          (alloca           ) [ 011111]
ctx_state_0_0          (alloca           ) [ 011111]
ctx_bitlen_1_0         (alloca           ) [ 011111]
ctx_bitlen_0_0         (alloca           ) [ 011111]
len_read               (read             ) [ 000000]
p_read                 (read             ) [ 000000]
p_read_1               (read             ) [ 000000]
p_read_2               (read             ) [ 000000]
p_read_3               (read             ) [ 000000]
p_read_4               (read             ) [ 000000]
p_read_5               (read             ) [ 000000]
p_read45               (read             ) [ 000000]
p_read34               (read             ) [ 000000]
p_read23               (read             ) [ 000000]
p_read12               (read             ) [ 000000]
ctx_datalen_read_1     (read             ) [ 000000]
empty                  (trunc            ) [ 001111]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
store_ln94             (store            ) [ 000000]
br_ln94                (br               ) [ 011111]
i_0                    (phi              ) [ 001000]
icmp_ln94              (icmp             ) [ 001111]
i                      (add              ) [ 011111]
br_ln94                (br               ) [ 000000]
zext_ln96              (zext             ) [ 000000]
data_addr              (getelementptr    ) [ 000100]
ctx_datalen_0_load_1   (load             ) [ 000000]
ctx_state_7_0_load     (load             ) [ 000000]
ctx_state_6_0_load     (load             ) [ 000000]
ctx_state_5_0_load     (load             ) [ 000000]
ctx_state_4_0_load     (load             ) [ 000000]
ctx_state_3_0_load     (load             ) [ 000000]
ctx_state_2_0_load     (load             ) [ 000000]
ctx_state_1_0_load     (load             ) [ 000000]
ctx_state_0_0_load     (load             ) [ 000000]
ctx_bitlen_1_0_load_1  (load             ) [ 000000]
ctx_bitlen_0_0_load_1  (load             ) [ 000000]
mrv_s                  (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
mrv_2                  (insertvalue      ) [ 000000]
mrv_3                  (insertvalue      ) [ 000000]
mrv_4                  (insertvalue      ) [ 000000]
mrv_5                  (insertvalue      ) [ 000000]
mrv_6                  (insertvalue      ) [ 000000]
mrv_7                  (insertvalue      ) [ 000000]
mrv_8                  (insertvalue      ) [ 000000]
mrv_9                  (insertvalue      ) [ 000000]
mrv_10                 (insertvalue      ) [ 000000]
ret_ln104              (ret              ) [ 000000]
ctx_datalen_0_load     (load             ) [ 000000]
tmp                    (specregionbegin  ) [ 000011]
speclooptripcount_ln95 (speclooptripcount) [ 000000]
data_load              (load             ) [ 000000]
zext_ln96_1            (zext             ) [ 000000]
ctx_data_addr          (getelementptr    ) [ 000000]
store_ln96             (store            ) [ 000000]
add_ln97               (add              ) [ 000000]
icmp_ln98              (icmp             ) [ 001111]
br_ln98                (br               ) [ 000000]
store_ln98             (store            ) [ 000000]
br_ln98                (br               ) [ 000000]
ctx_state_7_0_load_1   (load             ) [ 001101]
ctx_state_6_0_load_1   (load             ) [ 001101]
ctx_state_5_0_load_1   (load             ) [ 001101]
ctx_state_4_0_load_1   (load             ) [ 001101]
ctx_state_3_0_load_1   (load             ) [ 001101]
ctx_state_2_0_load_1   (load             ) [ 001101]
ctx_state_1_0_load_1   (load             ) [ 001101]
ctx_state_0_0_load_1   (load             ) [ 001101]
store_ln102            (store            ) [ 000000]
ctx_bitlen_1_0_load    (load             ) [ 000000]
ctx_bitlen_0_0_load    (load             ) [ 000000]
call_ret               (call             ) [ 000000]
ctx_state_0_ret        (extractvalue     ) [ 000000]
ctx_state_1_ret        (extractvalue     ) [ 000000]
ctx_state_2_ret        (extractvalue     ) [ 000000]
ctx_state_3_ret        (extractvalue     ) [ 000000]
ctx_state_4_ret        (extractvalue     ) [ 000000]
ctx_state_5_ret        (extractvalue     ) [ 000000]
ctx_state_6_ret        (extractvalue     ) [ 000000]
ctx_state_7_ret        (extractvalue     ) [ 000000]
icmp_ln100             (icmp             ) [ 000000]
add_ln100              (add              ) [ 000000]
select_ln100           (select           ) [ 000000]
add_ln100_1            (add              ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
store_ln102            (store            ) [ 000000]
br_ln102               (br               ) [ 000000]
empty_9                (specregionend    ) [ 000000]
br_ln94                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_datalen_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_datalen_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="k">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_transform"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="ctx_datalen_0_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_datalen_0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ctx_state_7_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_7_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ctx_state_6_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_6_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ctx_state_5_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_5_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ctx_state_4_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_4_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ctx_state_3_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_3_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ctx_state_2_0_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_2_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ctx_state_1_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_1_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ctx_state_0_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_0_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ctx_bitlen_1_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_1_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ctx_bitlen_0_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_0_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="len_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_2_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_3_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_4_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_5_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read45_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read45/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read34_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read34/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read23_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read12_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ctx_datalen_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_datalen_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ctx_data_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln96_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="1"/>
<pin id="207" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_sha256_transform_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="256" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="32" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="0"/>
<pin id="222" dir="0" index="5" bw="32" slack="0"/>
<pin id="223" dir="0" index="6" bw="32" slack="0"/>
<pin id="224" dir="0" index="7" bw="32" slack="0"/>
<pin id="225" dir="0" index="8" bw="32" slack="0"/>
<pin id="226" dir="0" index="9" bw="8" slack="0"/>
<pin id="227" dir="0" index="10" bw="32" slack="0"/>
<pin id="228" dir="1" index="11" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_datalen_0_load_1/2 ctx_datalen_0_load/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_7_0_load/2 ctx_state_7_0_load_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_6_0_load/2 ctx_state_6_0_load_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_5_0_load/2 ctx_state_5_0_load_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_4_0_load/2 ctx_state_4_0_load_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_3_0_load/2 ctx_state_3_0_load_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_2_0_load/2 ctx_state_2_0_load_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_1_0_load/2 ctx_state_1_0_load_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_0_0_load/2 ctx_state_0_0_load_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_1_0_load_1/2 ctx_bitlen_1_0_load/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_0_0_load_1/2 ctx_bitlen_0_0_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="empty_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln94_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln94_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln94_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln94_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln94_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln94_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln94_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln94_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln94_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln94_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln94_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln94_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="1"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln96_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mrv_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="352" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mrv_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="352" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mrv_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="352" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mrv_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="352" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mrv_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="352" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mrv_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="352" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mrv_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="352" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mrv_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="352" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mrv_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="352" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mrv_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="352" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mrv_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="352" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="352" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln96_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln97_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln98_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln98_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="2"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln102_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="3"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="ctx_state_0_ret_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="256" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_0_ret/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ctx_state_1_ret_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="256" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_1_ret/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="ctx_state_2_ret_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="256" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_2_ret/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ctx_state_3_ret_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="256" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_3_ret/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ctx_state_4_ret_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="256" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_4_ret/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="ctx_state_5_ret_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="256" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_5_ret/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="ctx_state_6_ret_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="256" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_6_ret/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="ctx_state_7_ret_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="256" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_7_ret/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln100_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln100_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln100_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln100_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="11" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln102_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="4"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln102_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="4"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln102_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="4"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln102_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="4"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln102_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="4"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln102_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="4"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln102_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="4"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln102_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="4"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln102_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="4"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln102_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="4"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/5 "/>
</bind>
</comp>

<comp id="549" class="1005" name="ctx_datalen_0_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_datalen_0 "/>
</bind>
</comp>

<comp id="557" class="1005" name="ctx_state_7_0_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_7_0 "/>
</bind>
</comp>

<comp id="564" class="1005" name="ctx_state_6_0_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_6_0 "/>
</bind>
</comp>

<comp id="571" class="1005" name="ctx_state_5_0_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_5_0 "/>
</bind>
</comp>

<comp id="578" class="1005" name="ctx_state_4_0_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_4_0 "/>
</bind>
</comp>

<comp id="585" class="1005" name="ctx_state_3_0_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_3_0 "/>
</bind>
</comp>

<comp id="592" class="1005" name="ctx_state_2_0_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_2_0 "/>
</bind>
</comp>

<comp id="599" class="1005" name="ctx_state_1_0_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_1_0 "/>
</bind>
</comp>

<comp id="606" class="1005" name="ctx_state_0_0_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_0_0 "/>
</bind>
</comp>

<comp id="613" class="1005" name="ctx_bitlen_1_0_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen_1_0 "/>
</bind>
</comp>

<comp id="620" class="1005" name="ctx_bitlen_0_0_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen_0_0 "/>
</bind>
</comp>

<comp id="627" class="1005" name="empty_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="1"/>
<pin id="629" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="635" class="1005" name="i_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="640" class="1005" name="data_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="1"/>
<pin id="642" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln98_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="2"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="649" class="1005" name="ctx_state_7_0_load_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_7_0_load_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="ctx_state_6_0_load_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_6_0_load_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="ctx_state_5_0_load_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_5_0_load_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="ctx_state_4_0_load_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_4_0_load_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="ctx_state_3_0_load_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_3_0_load_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="ctx_state_2_0_load_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_2_0_load_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="ctx_state_1_0_load_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1_0_load_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="ctx_state_0_0_load_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_0_0_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="185" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="216" pin=10"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="276"><net_src comp="106" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="166" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="160" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="154" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="148" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="142" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="136" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="130" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="124" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="118" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="112" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="172" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="209" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="209" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="209" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="232" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="270" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="267" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="263" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="259" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="255" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="251" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="247" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="243" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="239" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="235" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="232" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="423"><net_src comp="232" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="48" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="216" pin="11"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="216" pin="11"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="216" pin="11"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="216" pin="11"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="216" pin="11"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="216" pin="11"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="216" pin="11"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="216" pin="11"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="270" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="267" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="267" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="270" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="58" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="485" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="441" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="445" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="449" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="453" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="457" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="461" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="465" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="469" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="62" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="560"><net_src comp="66" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="567"><net_src comp="70" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="574"><net_src comp="74" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="581"><net_src comp="78" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="588"><net_src comp="82" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="595"><net_src comp="86" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="602"><net_src comp="90" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="609"><net_src comp="94" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="616"><net_src comp="98" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="623"><net_src comp="102" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="630"><net_src comp="273" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="638"><net_src comp="337" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="643"><net_src comp="178" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="648"><net_src comp="425" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="235" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="657"><net_src comp="239" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="662"><net_src comp="243" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="667"><net_src comp="247" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="672"><net_src comp="251" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="677"><net_src comp="255" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="682"><net_src comp="259" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="687"><net_src comp="263" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_data | {3 }
 - Input state : 
	Port: sha256_update : ctx_data | {4 5 }
	Port: sha256_update : ctx_datalen_read | {1 }
	Port: sha256_update : p_read1 | {1 }
	Port: sha256_update : p_read2 | {1 }
	Port: sha256_update : p_read3 | {1 }
	Port: sha256_update : p_read4 | {1 }
	Port: sha256_update : p_read5 | {1 }
	Port: sha256_update : p_read6 | {1 }
	Port: sha256_update : p_read7 | {1 }
	Port: sha256_update : p_read8 | {1 }
	Port: sha256_update : p_read9 | {1 }
	Port: sha256_update : p_read10 | {1 }
	Port: sha256_update : data | {2 3 }
	Port: sha256_update : len | {1 }
	Port: sha256_update : k | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln94 : 1
		i : 1
		br_ln94 : 2
		zext_ln96 : 1
		data_addr : 2
		data_load : 3
		mrv_s : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		ret_ln104 : 12
	State 3
		zext_ln96_1 : 1
		ctx_data_addr : 2
		store_ln96 : 3
		add_ln97 : 1
		icmp_ln98 : 2
		br_ln98 : 3
		store_ln98 : 2
	State 4
		call_ret : 1
	State 5
		ctx_state_0_ret : 1
		ctx_state_1_ret : 1
		ctx_state_2_ret : 1
		ctx_state_3_ret : 1
		ctx_state_4_ret : 1
		ctx_state_5_ret : 1
		ctx_state_6_ret : 1
		ctx_state_7_ret : 1
		icmp_ln100 : 1
		add_ln100 : 1
		select_ln100 : 2
		add_ln100_1 : 1
		store_ln102 : 2
		store_ln102 : 3
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2
		store_ln102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_sha256_transform_fu_216  |    2    | 12.9109 |   902   |   1445  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_337            |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln97_fu_419        |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln100_fu_479        |    0    |    0    |    0    |    39   |    0    |
|          |       add_ln100_1_fu_493       |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln94_fu_332        |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln98_fu_425        |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln100_fu_473       |    0    |    0    |    0    |    18   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |       select_ln100_fu_485      |    0    |    0    |    0    |    32   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |      len_read_read_fu_106      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_read_fu_112       |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_1_read_fu_118      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_2_read_fu_124      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_3_read_fu_130      |    0    |    0    |    0    |    0    |    0    |
|   read   |      p_read_4_read_fu_136      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read_5_read_fu_142      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read45_read_fu_148      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read34_read_fu_154      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read23_read_fu_160      |    0    |    0    |    0    |    0    |    0    |
|          |      p_read12_read_fu_166      |    0    |    0    |    0    |    0    |    0    |
|          | ctx_datalen_read_1_read_fu_172 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          empty_fu_273          |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        zext_ln96_fu_343        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln96_1_fu_414       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          mrv_s_fu_348          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_1_fu_354          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_2_fu_360          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_3_fu_366          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_4_fu_372          |    0    |    0    |    0    |    0    |    0    |
|insertvalue|          mrv_5_fu_378          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_6_fu_384          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_7_fu_390          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_8_fu_396          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_9_fu_402          |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_10_fu_408         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |     ctx_state_0_ret_fu_441     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_1_ret_fu_445     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_2_ret_fu_449     |    0    |    0    |    0    |    0    |    0    |
|extractvalue|     ctx_state_3_ret_fu_453     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_4_ret_fu_457     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_5_ret_fu_461     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_6_ret_fu_465     |    0    |    0    |    0    |    0    |    0    |
|          |     ctx_state_7_ret_fu_469     |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    2    | 12.9109 |   902   |   1656  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   ctx_bitlen_0_0_reg_620   |   32   |
|   ctx_bitlen_1_0_reg_613   |   32   |
|    ctx_datalen_0_reg_549   |   32   |
|ctx_state_0_0_load_1_reg_684|   32   |
|    ctx_state_0_0_reg_606   |   32   |
|ctx_state_1_0_load_1_reg_679|   32   |
|    ctx_state_1_0_reg_599   |   32   |
|ctx_state_2_0_load_1_reg_674|   32   |
|    ctx_state_2_0_reg_592   |   32   |
|ctx_state_3_0_load_1_reg_669|   32   |
|    ctx_state_3_0_reg_585   |   32   |
|ctx_state_4_0_load_1_reg_664|   32   |
|    ctx_state_4_0_reg_578   |   32   |
|ctx_state_5_0_load_1_reg_659|   32   |
|    ctx_state_5_0_reg_571   |   32   |
|ctx_state_6_0_load_1_reg_654|   32   |
|    ctx_state_6_0_reg_564   |   32   |
|ctx_state_7_0_load_1_reg_649|   32   |
|    ctx_state_7_0_reg_557   |   32   |
|      data_addr_reg_640     |    6   |
|        empty_reg_627       |    7   |
|         i_0_reg_205        |    7   |
|          i_reg_635         |    7   |
|      icmp_ln98_reg_645     |    1   |
+----------------------------+--------+
|            Total           |   636  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_185      |  p0  |   2  |   6  |   12   ||    9    |
| grp_sha256_transform_fu_216 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p2  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p3  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p4  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p5  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p6  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p7  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_216 |  p8  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   524  ||  15.921 ||    81   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   12   |   902  |  1656  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |    -   |
|  Register |    -   |    -   |   636  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   28   |  1538  |  1737  |    0   |
+-----------+--------+--------+--------+--------+--------+
