memoria:
    1kb datos
        direccionable a 8bit (10bit addr)
    1kb codigo (512 ins de 16b)
        direccionable a 16bit (9bit addr)

registros: 
    r0 bh     black hole, always 00
    r1 a      general purpose
    r2 b      general purpose
    r3 c      general purpose
    r4 d      general purpose
    r5 e      general purpose
    r6 f      general purpose
    r7 g      general purpose

                        76543210
    r8 fl         flags S___CNVZ       # skip, carry, negative, overflow, zero
    r9 ip rip pc  instruction pointer
    ra sp         stack pointer
    rb ??         ????
    rc cs         code segment (need +1 bit -- 8 bit)
    rd ds         data segment (need +2 bit -- 8 bit)
    re lr         link register
    rf wh         white hole, always ff

macros:

    call addr
        mov  lr addr
        xchg lr ip

    ret
        mov  ip lr

                                               AKA                                         escribe reg?
storei [imm10] r4a     11 AA AAAA AAAA RRRR    writeToMemImmediate         no skipeable    0
loadi  r4a     [imm10] 10 AA AAAA AAAA RRRR    readFromMemImmediate        no skipeable    1
movi   r4a     imm8    01 11 DDDD DDDD RRRR    SetRegister                 no skipeable    1
sl     r4a     imm4    01 10 111S _III RRRR                                skipeable       1
sr     r4a     imm4    01 10 110S LIII RRRR    L if logical                skipeable       1
cmp    r4a     r4b     01 10 101S RRRR RRRR    Compare                     skipeable       1
sub    r4a     r4b     01 10 100S RRRR RRRR                                skipeable       1
add    r4a     r4b     01 10 011S RRRR RRRR                                skipeable       1
xor    r4a     r4b     01 10 010S RRRR RRRR    not (white)                 skipeable       1
or     r4a     r4b     01 10 001S RRRR RRRR                                skipeable       1
and    r4a     r4b     01 10 000S RRRR RRRR                                skipeable       1
setcc  imm8            01 01 OOOS MMMM FFFF                                skipeable       0
                             |||
                             ||S if neither flags check nor previous bit are set
                             |S if either
                             S if both

unused / reserved      01 00 ???? ???? ????    (extensibility, nice!)
storer [r4b]   r4a     00 11 ___S RRRR RRRR    writeToMemIndirect          skipeable       0
loadr  r4a     [r4b]   00 10 ___S RRRR RRRR    readFromMemIndirect         skipeable       1
xchg   r4a     r4b     00 01 ___S RRRR RRRR    call                        skipeable       0
movr   r4a     r4b     00 00 ___S RRRR RRRR    CopyRegister, return, nop   skipeable       1
