--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/k/i/kiarash/Documents/6.111/Lab4/PP/PP.ise -intstyle
ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    3.350(R)|   -1.137(R)|clock_27mhz_IBUF  |   0.000|
button1     |    3.459(R)|   -1.732(R)|clock_27mhz_IBUF  |   0.000|
button2     |    3.689(R)|   -1.907(R)|clock_27mhz_IBUF  |   0.000|
button3     |    3.400(R)|   -1.917(R)|clock_27mhz_IBUF  |   0.000|
button_down |    4.285(R)|   -2.717(R)|clock_27mhz_IBUF  |   0.000|
button_enter|    3.636(R)|   -1.901(R)|clock_27mhz_IBUF  |   0.000|
switch<0>   |    0.976(R)|   -0.704(R)|clock_27mhz_IBUF  |   0.000|
switch<1>   |    0.739(R)|   -0.467(R)|clock_27mhz_IBUF  |   0.000|
switch<2>   |    1.077(R)|   -0.805(R)|clock_27mhz_IBUF  |   0.000|
switch<3>   |    0.468(R)|   -0.196(R)|clock_27mhz_IBUF  |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer3_data<2> |   15.374(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<3> |   14.674(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<4> |   13.716(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<5> |   15.633(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<6> |   13.442(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<7> |   14.229(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<9> |   14.957(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<12>|    8.620(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<13>|    8.674(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_data<14>|    8.644(R)|clock_27mhz_IBUF  |   0.000|
disp_clock        |   10.251(R)|clock_27mhz_IBUF  |   0.000|
led<0>            |   17.008(R)|clock_27mhz_IBUF  |   0.000|
led<1>            |   14.247(R)|clock_27mhz_IBUF  |   0.000|
led<6>            |   12.115(R)|clock_27mhz_IBUF  |   0.000|
led<7>            |   11.244(R)|clock_27mhz_IBUF  |   0.000|
------------------+------------+------------------+--------+

Clock switch<7> to Pad
------------------+------------+------------------------+--------+
                  | clk (edge) |                        | Clock  |
Destination       |   to PAD   |Internal Clock(s)       | Phase  |
------------------+------------+------------------------+--------+
analyzer3_data<1> |   17.195(F)|fsm1/start_timer_not0002|   0.000|
analyzer3_data<10>|   16.454(F)|fsm1/interval_not0001   |   0.000|
analyzer3_data<11>|   16.474(F)|fsm1/interval_not0001   |   0.000|
------------------+------------+------------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    6.171|         |         |         |
switch<7>      |         |    7.043|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |         |         |   12.181|         |
switch<7>      |         |         |    3.937|    4.078|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
clock_27mhz    |analyzer3_data<0>|   12.862|
switch<7>      |analyzer3_data<8>|   11.503|
switch<7>      |led<1>           |   19.084|
---------------+-----------------+---------+


Analysis completed Thu Oct 18 18:48:54 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



