# FinalProject
Tugas Akhir Kuliah tentang perlindungan desain IC di tahap layout.

Project-Language:
  Verilog(1994 to 2005)
  Python
  
Project-Tools:
  Atom (code edit)
  ISE 14
  Quartus II
  Electric VLSI (complete feature)
  Microwind
  Iverilog(iverilog, vvp, gtkview)
  Yosys

Report-Type:
  IEEE-Journal
  Final Project Book

Report-Tools:
  M.S. Office
  LaTex (TexStudio)

[endoffile]