
---------- Begin Simulation Statistics ----------
final_tick                                   42310000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711336                       # Number of bytes of host memory used
host_op_rate                                   192276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                              329429653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       20777                       # Number of instructions simulated
sim_ops                                         24691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    42310000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.514696                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1935                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               583                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3450                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 32                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5539                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       20777                       # Number of instructions committed
system.cpu.committedOps                         24691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.072773                       # CPI: cycles per instruction
system.cpu.discardedOps                          1929                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              15508                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              3486                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2275                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           53551                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.245533                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            84620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   16451     66.63%     66.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                    187      0.76%     67.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3842     15.56%     82.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4211     17.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    24691                       # Class of committed instruction
system.cpu.tickCycles                           31069                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                562                       # Transaction distribution
system.membus.trans_dist::WritebackClean          134                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            99                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               631                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.038035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.191432                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     607     96.20%     96.20% # Request fanout histogram
system.membus.snoop_fanout::1                      24      3.80%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 631                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1396000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2519058                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             907458                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29632                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 631                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         700354526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         254124320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             954478847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    700354526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        700354526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        700354526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        254124320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            954478847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000039803652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 68                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        125                       # Number of write requests accepted
system.mem_ctrls.readBursts                       631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      125                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4146218                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1965880                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14466498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7027.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24519.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      64                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   631                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  125                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.583478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.814540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           17     16.35%     16.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     31.73%     48.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     18.27%     66.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      7.69%     74.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.88%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.85%     80.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.88%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.92%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15     14.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          104                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.817504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.436431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-455            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.956634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     25.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  37760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       892.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    954.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      42224000                       # Total gap between requests
system.mem_ctrls.avgGap                      55851.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 639848735.523516893387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 252611675.726778537035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108910423.067832663655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          125                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10561942                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3904556                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    780494734                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     22811.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23241.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6243957.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         71731.296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         82926.816000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        370155.878400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       56377.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6926888.136000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     25138808.452800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     8304644.812800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       40951532.832000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        967.892527                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     12582600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     27977400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         283806.432000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         348292.627200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2111571.033600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       214234.272000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6926888.136000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     35155124.323200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     608492.505600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       45648409.329600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1078.903553                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       793000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     39767000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        42310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7201                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7201                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7201                       # number of overall hits
system.cpu.icache.overall_hits::total            7201                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          463                       # number of overall misses
system.cpu.icache.overall_misses::total           463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25479000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25479000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25479000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25479000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060412                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060412                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55030.237581                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55030.237581                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55030.237581                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55030.237581                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          134                       # number of writebacks
system.cpu.icache.writebacks::total               134                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25016000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25016000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060412                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54030.237581                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54030.237581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54030.237581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54030.237581                       # average overall mshr miss latency
system.cpu.icache.replacements                    134                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7201                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7201                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25479000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25479000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55030.237581                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55030.237581                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54030.237581                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54030.237581                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           194.804139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7664                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.552916                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   194.804139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.380477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.380477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15791                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15791                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7944                       # number of overall hits
system.cpu.dcache.overall_hits::total            7944                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          223                       # number of overall misses
system.cpu.dcache.overall_misses::total           223                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11682500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11682500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11682500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11682500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         8137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8137                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         8167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8167                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55367.298578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55367.298578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52387.892377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52387.892377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9176000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9176000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020448                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020448                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54803.797468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54803.797468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54946.107784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54946.107784                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5251000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5251000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55273.684211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55273.684211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54719.101124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54719.101124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6431500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6431500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55443.965517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55443.965517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3789000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3789000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54913.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54913.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       517000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       517000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           104.627087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.541667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   104.627087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.102175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.102175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             16590                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            16590                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     42310000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
