<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p294" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_294{left:719px;top:1124px;}
#t2_294{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_294{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_294{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_294{left:235px;top:168px;}
#t6_294{left:235px;top:185px;}
#t7_294{left:235px;top:202px;}
#t8_294{left:235px;top:226px;}
#t9_294{left:235px;top:243px;}
#ta_294{left:780px;top:243px;}
#tb_294{left:235px;top:260px;}
#tc_294{left:235px;top:277px;word-spacing:13.6px;}
#td_294{left:164px;top:301px;letter-spacing:-0.1px;}
#te_294{left:235px;top:301px;}
#tf_294{left:235px;top:318px;}
#tg_294{left:235px;top:335px;}
#th_294{left:164px;top:359px;letter-spacing:-0.1px;}
#ti_294{left:235px;top:359px;}
#tj_294{left:164px;top:384px;}
#tk_294{left:235px;top:384px;}
#tl_294{left:248px;top:400px;letter-spacing:-0.1px;word-spacing:-1.5px;}
#tm_294{left:248px;top:417px;}
#tn_294{left:248px;top:434px;letter-spacing:-0.2px;word-spacing:0.1px;}
#to_294{left:248px;top:451px;}
#tp_294{left:235px;top:468px;}
#tq_294{left:248px;top:484px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tr_294{left:249px;top:501px;}
#ts_294{left:235px;top:518px;}
#tt_294{left:248px;top:535px;letter-spacing:-0.1px;}
#tu_294{left:249px;top:552px;}
#tv_294{left:235px;top:568px;}
#tw_294{left:235px;top:593px;letter-spacing:-0.6px;}
#tx_294{left:235px;top:613px;letter-spacing:-0.1px;word-spacing:-1px;}
#ty_294{left:250px;top:629px;}
#tz_294{left:235px;top:649px;letter-spacing:-0.2px;word-spacing:-0.3px;}
#t10_294{left:235px;top:669px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t11_294{left:250px;top:686px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t12_294{left:235px;top:706px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t13_294{left:250px;top:723px;letter-spacing:-0.2px;word-spacing:-0.3px;}
#t14_294{left:250px;top:739px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t15_294{left:235px;top:759px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t16_294{left:164px;top:784px;letter-spacing:-0.5px;word-spacing:0.4px;}
#t17_294{left:102px;top:808px;letter-spacing:-0.1px;}
#t18_294{left:164px;top:808px;letter-spacing:0.1px;}
#t19_294{left:235px;top:808px;}
#t1a_294{left:235px;top:825px;}
#t1b_294{left:164px;top:849px;letter-spacing:-0.1px;}
#t1c_294{left:235px;top:849px;}
#t1d_294{left:235px;top:866px;}
#t1e_294{left:164px;top:891px;letter-spacing:-0.1px;}
#t1f_294{left:235px;top:891px;}
#t1g_294{left:235px;top:912px;}
#t1h_294{left:235px;top:934px;}
#t1i_294{left:247px;top:102px;letter-spacing:-0.4px;word-spacing:0.7px;}
#t1j_294{left:323px;top:102px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t1k_294{left:83px;top:127px;word-spacing:-0.2px;}
#t1l_294{left:97px;top:144px;}
#t1m_294{left:374px;top:144px;}

.s1_294{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_294{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_294{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s4_294{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_294{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel-Italic_2kok;
	color: rgb(0,0,0);
}

.s6_294{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s7_294{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts294" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_2kok;
	src: url("fonts/NeoSansIntel-Italic_2kok.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg294Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg294" style="-webkit-user-select: none;"><object width="935" height="1210" data="294/294.svg" type="image/svg+xml" id="pdf294" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_294" class="t s1_294">CPUIDâ€”CPU Identification</div>
<div id="t2_294" class="t s2_294">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t3_294" class="t s1_294">3-192</div>
<div id="t4_294" class="t s1_294">Vol. 2A</div>
<div id="t5_294" class="t s3_294">Bits 07 - 05: Cache Level (starts at 1). </div>
<div id="t6_294" class="t s3_294">Bit 08: Self Initializing cache level (does not need SW initialization).</div>
<div id="t7_294" class="t s3_294">Bit 09: Fully Associative cache.</div>
<div id="t8_294" class="t s3_294">Bits 13 - 10: Reserved.</div>
<div id="t9_294" class="t s3_294">Bits 25 - 14: Maximum number of addressable IDs for logical processors sharing this cache**,</div>
<div id="ta_294" class="t s3_294">***. </div>
<div id="tb_294" class="t s3_294">Bits 31 - 26: Maximum number of addressable IDs for processor cores in the physical </div>
<div id="tc_294" class="t s3_294">package**, ****, *****.</div>
<div id="td_294" class="t s3_294">EBX</div>
<div id="te_294" class="t s3_294">Bits 11 - 00: L = System Coherency Line Size**.</div>
<div id="tf_294" class="t s3_294">Bits 21 - 12: P = Physical Line partitions**.</div>
<div id="tg_294" class="t s3_294">Bits 31 - 22: W = Ways of associativity**.</div>
<div id="th_294" class="t s3_294">ECX</div>
<div id="ti_294" class="t s3_294">Bits 31-00: S = Number of Sets**.</div>
<div id="tj_294" class="t s3_294">EDX</div>
<div id="tk_294" class="t s3_294">Bit 00: Write-Back Invalidate/Invalidate.</div>
<div id="tl_294" class="t s3_294">0 = WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this </div>
<div id="tm_294" class="t s3_294">cache.</div>
<div id="tn_294" class="t s3_294">1 = WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing </div>
<div id="to_294" class="t s3_294">this cache.</div>
<div id="tp_294" class="t s3_294">Bit 01: Cache Inclusiveness.</div>
<div id="tq_294" class="t s3_294">0 = Cache is not inclusive of lower cache levels.</div>
<div id="tr_294" class="t s3_294">1 = Cache is inclusive of lower cache levels.</div>
<div id="ts_294" class="t s3_294">Bit 02: Complex Cache Indexing.</div>
<div id="tt_294" class="t s3_294">0 = Direct mapped cache.</div>
<div id="tu_294" class="t s3_294">1 = A complex function is used to index the cache, potentially using all address bits.</div>
<div id="tv_294" class="t s3_294">Bits 31 - 03: Reserved = 0.</div>
<div id="tw_294" class="t s4_294">NOTES:</div>
<div id="tx_294" class="t s3_294">* If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n+1 is invalid if sub-</div>
<div id="ty_294" class="t s3_294">leaf n returns EAX[4:0] as 0.</div>
<div id="tz_294" class="t s3_294">** Add one to the return value to get the result. </div>
<div id="t10_294" class="t s3_294">***The nearest power-of-2 integer that is not smaller than (1 + EAX[25:14]) is the number of unique ini-</div>
<div id="t11_294" class="t s3_294">tial APIC IDs reserved for addressing different logical processors sharing this cache.</div>
<div id="t12_294" class="t s3_294">**** The nearest power-of-2 integer that is not smaller than (1 + EAX[31:26]) is the number of unique </div>
<div id="t13_294" class="t s3_294">Core_IDs reserved for addressing different processor cores in a physical package. Core ID is a subset of </div>
<div id="t14_294" class="t s3_294">bits of the initial APIC ID. </div>
<div id="t15_294" class="t s3_294">***** The returned value is constant for valid initial values in ECX. Valid ECX values start from 0. </div>
<div id="t16_294" class="t s5_294">MONITOR/MWAIT Leaf </div>
<div id="t17_294" class="t s3_294">05H</div>
<div id="t18_294" class="t s3_294">EAX</div>
<div id="t19_294" class="t s3_294">Bits 15 - 00: Smallest monitor-line size in bytes (default is processor's monitor granularity). </div>
<div id="t1a_294" class="t s3_294">Bits 31 - 16: Reserved = 0.</div>
<div id="t1b_294" class="t s3_294">EBX</div>
<div id="t1c_294" class="t s3_294">Bits 15 - 00: Largest monitor-line size in bytes (default is processor's monitor granularity). </div>
<div id="t1d_294" class="t s3_294">Bits 31 - 16: Reserved = 0.</div>
<div id="t1e_294" class="t s3_294">ECX</div>
<div id="t1f_294" class="t s3_294">Bit 00: Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported.</div>
<div id="t1g_294" class="t s3_294">Bit 01: Supports treating interrupts as break-event for MWAIT, even when interrupts disabled.</div>
<div id="t1h_294" class="t s3_294">Bits 31 - 02: Reserved. </div>
<div id="t1i_294" class="t s6_294">Table 3-8. </div>
<div id="t1j_294" class="t s6_294">Information Returned by CPUID Instruction (Contd.)</div>
<div id="t1k_294" class="t s7_294">Initial EAX </div>
<div id="t1l_294" class="t s7_294">Value</div>
<div id="t1m_294" class="t s7_294">Information Provided about the Processor</div>

<!-- End text definitions -->


</div>
</body>
</html>
