"('multiplier units', 'decmult64/128', 'multiplier units decmult64/128')","[['multiplier units', 'multiplier units decmult64/128', 'decmult64/128']]"
"('produce', 'operands', 'sign')","[['produce', 'operands', 'sign']]"
"('ip core product', 'ip core product data', 'core product data sheet')","[['ip core product data', 'ip core product', 'core product data sheet']]"
"('clk rst ine', 'clk rst ine en')","[['clk rst ine', 'clk rst ine en']]"
"('rst ine en inv', 'rst ine en')","[['rst ine en inv', 'rst ine en']]"
"('versions', 'code versions,', 'fpga', 'area')","[['versions', 'area', 'fpga', 'code versions,']]"
"('suites', 'cases')","[['suites', 'cases']]"
"('significand',)",[['significand']]
"('result exponent,', 'output flags,')","[['result exponent,', 'output flags,']]"
"('key features', 'key')","[['key features', 'key']]"
"('performance',)",[['performance']]
"('compact core', 'coprocessor', 'core size,', 'comprise arbitrary', 'product verification')","[['compact core', 'coprocessor', 'core size,'], ['compact core', 'coprocessor', 'comprise arbitrary'], ['compact core', 'coprocessor', 'product verification'], ['core size,', 'coprocessor', 'comprise arbitrary'], ['core size,', 'coprocessor', 'product verification'], ['comprise arbitrary', 'coprocessor', 'product verification']]"
"('detection', 'input detection', 'performs', 'formulation')","[['performs', 'input detection', 'detection', 'formulation']]"
"('final', 'employs', 'stage')","[['final', 'stage', 'employs']]"
"('encodes', 'resultant')","[['encodes', 'resultant']]"
"('operation', 'verilog test', 'verilog test bench')","[['verilog test', 'operation', 'verilog test bench']]"
"('control', 'master control', 'generates', 'point', 'signals', 'output formulation', 'master', 'multiplication', 'output', 'fixed', 'point multiplication', 'exponent')","[['master control', 'master', 'control', 'output', 'signals'], ['master control', 'master', 'control', 'output', 'output formulation'], ['master control', 'master', 'control', 'fixed', 'point', 'multiplication'], ['master control', 'master', 'control', 'fixed', 'point', 'point multiplication'], ['master control', 'master', 'control', 'fixed', 'point', 'generates', 'exponent'], ['signals', 'output', 'output formulation'], ['signals', 'output', 'control', 'fixed', 'point', 'multiplication'], ['signals', 'output', 'control', 'fixed', 'point', 'point multiplication'], ['signals', 'output', 'control', 'fixed', 'point', 'generates', 'exponent'], ['output formulation', 'output', 'control', 'fixed', 'point', 'multiplication'], ['output formulation', 'output', 'control', 'fixed', 'point', 'point multiplication'], ['output formulation', 'output', 'control', 'fixed', 'point', 'generates', 'exponent'], ['multiplication', 'point', 'point multiplication'], ['multiplication', 'point', 'generates', 'exponent'], ['point multiplication', 'point', 'generates', 'exponent']]"
"('inexact', 'invalid', 'underflow', 'inexact operation', 'flags', 'bench')","[['underflow', 'inexact', 'inexact operation'], ['underflow', 'inexact', 'flags', 'invalid', 'bench'], ['inexact operation', 'inexact', 'flags', 'invalid', 'bench']]"
"('input', 'special')","[['input', 'special']]"
"('driven', 'valid', 'verified', 'vectors', 'standard')","[['valid', 'standard', 'driven', 'verified'], ['valid', 'standard', 'driven', 'vectors'], ['verified', 'driven', 'vectors']]"
"('deliverable', 'agreement', 'business', 'business model')","[['business', 'deliverable', 'agreement', 'business model']]"
"('internal', 'values')","[['internal', 'values']]"
"('appropriate', 'sets', 'scripts', 'synthesis')","[['appropriate', 'synthesis', 'sets', 'scripts']]"
"('sign bit,', 'decodes')","[['sign bit,', 'decodes']]"
"('core product', 'data sheet', 'core product data', 'ip core')","[['core product', 'ip core', 'data sheet'], ['core product', 'ip core', 'core product data'], ['data sheet', 'ip core', 'core product data']]"
"('clk rst', 'rst ine', 'en', 'inv', 'www.silminds.com', 'ine', 'en inv')","[['clk rst', 'www.silminds.com', 'rst ine'], ['clk rst', 'www.silminds.com', 'en'], ['clk rst', 'www.silminds.com', 'inv'], ['clk rst', 'www.silminds.com', 'ine'], ['clk rst', 'www.silminds.com', 'en inv'], ['rst ine', 'www.silminds.com', 'en'], ['rst ine', 'www.silminds.com', 'inv'], ['rst ine', 'www.silminds.com', 'ine'], ['rst ine', 'www.silminds.com', 'en inv'], ['en', 'www.silminds.com', 'inv'], ['en', 'www.silminds.com', 'ine'], ['en', 'www.silminds.com', 'en inv'], ['inv', 'www.silminds.com', 'ine'], ['inv', 'www.silminds.com', 'en inv'], ['ine', 'www.silminds.com', 'en inv']]"
"('test bench', 'environments')","[['test bench', 'environments']]"
"('depends', 'could')","[['depends', 'could']]"
"('technical', 'well', 'additional', 'two', 'specified')","[['technical', 'well', 'specified', 'additional', 'two']]"
"('7542008', 'documentation', 'precision', 'accuracy')","[['7542008', 'documentation', 'precision', 'accuracy']]"
"('parallel decimal', 'novel', 'tree', 'adder', 'parallel')","[['parallel decimal', 'parallel', 'tree', 'adder', 'novel']]"
"('made', 'benches', 'reliable', 'parameterized', 'combined', 'easy', 'flexible', 'architectures', 'size')","[['made', 'flexible', 'reliable', 'benches', 'architectures', 'parameterized'], ['made', 'flexible', 'combined'], ['made', 'flexible', 'easy'], ['made', 'flexible', 'reliable', 'size'], ['parameterized', 'architectures', 'benches', 'reliable', 'flexible', 'combined'], ['parameterized', 'architectures', 'benches', 'reliable', 'flexible', 'easy'], ['parameterized', 'architectures', 'benches', 'reliable', 'size'], ['combined', 'flexible', 'easy'], ['combined', 'flexible', 'reliable', 'size'], ['easy', 'flexible', 'reliable', 'size']]"
"('reduction', 'partial', 'product reduction')","[['partial', 'reduction', 'product reduction']]"
"('applications',)",[['applications']]
"('kogge-stone', 'kogge-stone tree', 'novel parallel')","[['kogge-stone', 'novel parallel', 'kogge-stone tree']]"
"('features',)",[['features']]
"('using',)",[['using']]
"('vector generation', 'product', 'generation tool', 'test vector', 'sticky generator')","[['vector generation', 'product', 'test vector'], ['vector generation', 'product', 'generation tool', 'sticky generator'], ['test vector', 'product', 'generation tool', 'sticky generator']]"
"('functions', 'items', 'following', 'licensing', 'included', 'type')","[['functions', 'included', 'items'], ['functions', 'included', 'type', 'following'], ['functions', 'included', 'licensing'], ['items', 'included', 'type', 'following'], ['items', 'included', 'licensing'], ['following', 'type', 'included', 'licensing']]"
"('rtl', 'comprise', 'deployment')","[['rtl', 'deployment', 'comprise']]"
"('five', 'supports', 'modes')","[['five', 'supports', 'modes']]"
"('aligns', 'tool', 'preferred', 'innovative')","[['preferred', 'tool', 'aligns', 'innovative']]"
"('rounder', 'round', 'result')","[['rounder', 'round', 'result']]"
"('digits', 'format support', '34')","[['format support', 'digits', '34']]"
"('negotiated', 'model', 'unit', 'configurations')","[['model', 'unit', 'negotiated', 'configurations']]"
"('bits',)",[['bits']]
"('compact', 'core', 'core implementation', 'implementation support', 'implementation', 'decimal', 'verification', 'shifter', 'ip core implementation', 'core implementation support')","[['compact', 'shifter', 'core', 'implementation support'], ['compact', 'shifter', 'decimal'], ['compact', 'shifter', 'core', 'verification'], ['compact', 'shifter', 'core', 'implementation', 'ip core implementation', 'core implementation', 'core implementation support'], ['implementation support', 'core', 'shifter', 'decimal'], ['implementation support', 'core', 'verification'], ['implementation support', 'core', 'implementation', 'ip core implementation', 'core implementation', 'core implementation support'], ['decimal', 'shifter', 'core', 'verification'], ['decimal', 'shifter', 'core', 'implementation', 'ip core implementation', 'core implementation', 'core implementation support'], ['verification', 'core', 'implementation', 'ip core implementation', 'core implementation', 'core implementation support']]"
"('compliance', 'full ieee')","[['compliance', 'full ieee']]"
"('units', 'densely')","[['units', 'densely']]"
"('content', 'reserved', 'notice', 'sheet', 'copyright')","[['content', 'notice', 'reserved'], ['content', 'notice', 'copyright', 'sheet'], ['reserved', 'notice', 'copyright', 'sheet']]"
"('dfp multiplier units decmult64/128', 'dfp multiplier units')","[['dfp multiplier units decmult64/128', 'dfp multiplier units']]"
"('operations', 'required')","[['operations', 'required']]"
"('seven', 'on-chip', 'dfpa on-chip')","[['seven', 'dfpa on-chip', 'on-chip']]"
"('encrypted', 'text', 'netlist', 'plain')","[['text', 'plain', 'encrypted', 'netlist']]"
"('reach', 'vector', 'conformance')","[['vector', 'reach', 'conformance']]"
"('diagram', 'ip deliverable', 'symbol', 'block diagram', 'block')","[['ip deliverable', 'symbol', 'diagram', 'block diagram'], ['ip deliverable', 'symbol', 'diagram', 'block'], ['block diagram', 'diagram', 'block']]"
"('needed', 'right', 'determines', 'logically')","[['needed', 'right', 'logically', 'determines']]"
"('source code:', 'source')","[['source code:', 'source']]"
"('recording', 'digit', 'technique', 'products', 'signed')","[['digit', 'technique', 'recording', 'products'], ['digit', 'technique', 'recording', 'signed'], ['products', 'recording', 'signed']]"
"('hdl', 'infinity', 'nan', 'core specification')","[['hdl', 'infinity', 'nan'], ['hdl', 'infinity', 'core specification'], ['nan', 'infinity', 'core specification']]"
"('full test', 'full', 'fit', 'format', 'rounding', 'tested', 'test', '754-2008')","[['full test', 'full', 'format', 'tested'], ['full test', 'full', 'format', 'test'], ['full test', 'full', 'format', 'rounding', 'fit', '754-2008'], ['tested', 'format', 'test'], ['tested', 'format', 'rounding', 'fit', '754-2008'], ['test', 'format', 'rounding', 'fit', '754-2008']]"
"('without', 'data')","[['without', 'data']]"
"('result b', 'oring')","[['result b', 'oring']]"
"('available', 'every', 'either', 'clock')","[['available', 'every', 'clock', 'either']]"
"('generation', 'support', 'dfpa', 'dpd', 'decimal interchange format', 'packed decimal', 'packed')","[['generation', 'support', 'packed', 'packed decimal', 'decimal interchange format', 'dfpa'], ['generation', 'support', 'packed', 'packed decimal', 'decimal interchange format', 'dpd'], ['dfpa', 'decimal interchange format', 'dpd']]"
"('next', 'processors', 'encoding')","[['next', 'processors', 'encoding']]"
"('20072010', 'change', 'rights')","[['20072010', 'change', 'rights']]"
"('pipelining', 'stages')","[['pipelining', 'stages']]"
"('accelerator', 'arbitrary')","[['accelerator', 'arbitrary']]"
"('source code', 'verilog source', 'verilog', 'verilog source code')","[['source code', 'verilog', 'verilog source'], ['source code', 'verilog', 'verilog source code'], ['verilog source', 'verilog', 'verilog source code']]"
"('selectable', 'automatic', 'boards', 'dfpa accelerator')","[['selectable', 'boards', 'automatic', 'dfpa accelerator']]"
"('decimal128',)",[['decimal128']]
"('precision support', 'full dfp', 'ieee', 'dfp accuracy', 'full dfp accuracy')","[['full dfp', 'precision support', 'full dfp accuracy', 'dfp accuracy', 'ieee']]"
"('code', 'vhdl source code', 'vhdl source', 'vhdl')","[['code', 'vhdl', 'vhdl source', 'vhdl source code']]"
"('multiplier unit', 'multiplier unit functions', 'multiplier')","[['multiplier unit', 'multiplier', 'multiplier unit functions']]"
"('fully', 'specification', 'formulates', 'comply')","[['fully', 'comply', 'specification'], ['fully', 'comply', 'formulates'], ['specification', 'comply', 'formulates']]"
"('specifications', 'prior', 'reserves', 'time')","[['reserves', 'prior', 'specifications', 'time']]"
"('efficient', 'cover', 'generator', 'constraint')","[['efficient', 'cover', 'generator', 'constraint']]"
"('optimized', 'clock cycle', 'speed', 'cycle')","[['clock cycle', 'cycle', 'optimized', 'speed']]"
