<div id="pf1f7" class="pf w0 h0" data-page-no="1f7"><div class="pc pc1f7 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1f7.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">AC current in the form of current spikes required to supply charge to the capacitor array</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">at each successive approximation step is drawn through the V<span class="fs8 ws198 vc">REFH</span> and V<span class="fs8 ws198 vc">REFL</span> loop. The</div><div class="t m0 x9 h38 yf8 ff3 fs5 fc0 sc0 ls0 ws0">best external component to meet this current demand is a 0.1 <span class="ff2 ls142">μ</span>F capacitor with good</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">high-frequency characteristics. This capacitor is connected between V<span class="fs8 ws198 vc">REFH</span> and V<span class="fs8 vc">REFL</span></div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">and must be placed as near as possible to the package pins. Resistance in the path is not</div><div class="t m0 x9 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">recommended because the current causes a voltage drop that could result in conversion</div><div class="t m0 x9 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">errors. Inductance in this path must be minimum, that is, parasitic only.</div><div class="t m0 x9 h1b y2c5c ff1 fsc fc0 sc0 ls0 ws0">28.6.1.3<span class="_ _b"> </span>Analog input pins</div><div class="t m0 x9 hf y2c5d ff3 fs5 fc0 sc0 ls0 ws0">The external analog inputs are typically shared with digital I/O pins on MCU devices.</div><div class="t m0 x9 hf y2c5e ff3 fs5 fc0 sc0 ls0 ws0">Empirical data shows that capacitors on the analog inputs improve performance in the</div><div class="t m0 x9 h38 y2c5f ff3 fs5 fc0 sc0 ls0 ws0">presence of noise or when the source impedance is high. Use of 0.01 <span class="ff2 ls142">μ</span>F capacitors with</div><div class="t m0 x9 hf y2c60 ff3 fs5 fc0 sc0 ls0 ws0">good high-frequency characteristics is sufficient. These capacitors are not necessary in all</div><div class="t m0 x9 hf y2c61 ff3 fs5 fc0 sc0 ls0 ws0">cases, but when used, they must be placed as near as possible to the package pins and be</div><div class="t m0 x9 hf y2c62 ff3 fs5 fc0 sc0 ls0 ws0">referenced to V<span class="fs8 ws198 vc">SSA</span>.</div><div class="t m0 x9 hf y14d3 ff3 fs5 fc0 sc0 ls0 ws0">For proper conversion, the input voltage must fall between V<span class="fs8 ws198 vc">REFH</span> and V<span class="fs8 ws198 vc">REFL</span>. If the input</div><div class="t m0 x9 hf y14d4 ff3 fs5 fc0 sc0 ls0 ws0">is equal to or exceeds V<span class="fs8 ws198 vc">REFH</span>, the converter circuit converts the signal to 0xFFF, which is</div><div class="t m0 x9 hf y14d5 ff3 fs5 fc0 sc0 ls0 ws0">full scale 12-bit representation, 0x3FF, which is full scale 10-bit representation, or 0xFF,</div><div class="t m0 x9 hf y2c63 ff3 fs5 fc0 sc0 ls0 ws0">which is full scale 8-bit representation. If the input is equal to or less than V<span class="fs8 ws198 vc">REFL</span>, the</div><div class="t m0 x9 hf y2c64 ff3 fs5 fc0 sc0 ls0 ws0">converter circuit converts it to 0x000. Input voltages between V<span class="fs8 ws198 vc">REFH</span> and V<span class="fs8 ws198 vc">REFL</span> are</div><div class="t m0 x9 hf y2c65 ff3 fs5 fc0 sc0 ls0 ws0">straight-line linear conversions. There is a brief current associated with V<span class="fs8 ws198 vc">REFL</span> when the</div><div class="t m0 x9 hf y2c66 ff3 fs5 fc0 sc0 ls0 ws0">sampling capacitor is charging.</div><div class="t m0 x9 hf y2c67 ff3 fs5 fc0 sc0 ls0 ws0">For minimal loss of accuracy due to current injection, pins adjacent to the analog input</div><div class="t m0 x9 hf y2c68 ff3 fs5 fc0 sc0 ls0 ws0">pins must not be transitioning during conversions.</div><div class="t m0 x9 he y2c69 ff1 fs1 fc0 sc0 ls0 ws0">28.6.2<span class="_ _b"> </span>Sources of error</div><div class="t m0 x9 h1b y2c6a ff1 fsc fc0 sc0 ls0 ws0">28.6.2.1<span class="_ _b"> </span>Sampling error</div><div class="t m0 x9 hf y15a9 ff3 fs5 fc0 sc0 ls0 ws0">For proper conversions, the input must be sampled long enough to achieve the proper</div><div class="t m0 x9 hf y15aa ff3 fs5 fc0 sc0 ls0">accuracy.</div><div class="c x5 y2c6b w4d h11a"><div class="t m0 x143 h11b y2c6c ff2 fs80 fc0 sc0 ls0 ws0">RAS + RADIN =SC / (FMAX * NUMTAU * CADIN) </div></div><div class="t m0 x17 h9 y2c6d ff1 fs2 fc0 sc0 ls0 ws0">Figure 28-65. Sampling equation</div><div class="t m0 x9 hf y2c6e ff3 fs5 fc0 sc0 ls0">Where:</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>503</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
