Record=SubProject|ProjectPath=Embedded\TSK52B_PWM8.PrjEmb
Record=SheetSymbol|SourceDocument=FPGA_TSK52B_WD_PWM8_W.SchDoc|Designator=S1|SchDesignator=S1|FileName=MEMCON.SchDoc
Record=TopLevelDocument|FileName=FPGA_TSK52B_WD_PWM8_W.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_TSK52B_WD_PWM8_W.SchDoc|LibraryReference=TSK52B_WD|SubProjectPath=Embedded\TSK52B_PWM8.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=TGHHEYGW|Description=TSK52B_WD OCD Microprocessor Wishbone|ChildCore1= |ChildModel1=TSK52B_WD_DRAM8X256|Comment=TSK52B_WD|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=7|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0107 Using the TSK51x TSK52x Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0105 TSK51x TSK52x Embedded Tools Reference.pdf|Footprint= |HelpURL=CR0116 TSK52x MCU.pdf#page=4|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK52B_WD|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=C1|BaseComponentDesignator=C1|DocumentName=FPGA_TSK52B_WD_PWM8_W.SchDoc|LibraryReference=CLKMAN_1|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=TWNEVMKN|Description=Single Operational Output Clock Manager|Clk_Count=1|CLK_FREQ_MHZ=30|ClkA_Operation=>> 90|Comment=CLKMAN_1|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0128 FPGA Clock Manager Resource Usage.pdf#page=2|Footprint= |FunctionalClass=Clock Manager|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=148|LastRevisionNo=1.00.00|Library Name=FPGA Generic.IntLib|Library Reference=CLKMAN_1|Nexus_Core=ClockManager|PCB3D= |PortSize=1|Published=5-Jul-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=C1|DocumentName=FPGA_TSK52B_WD_PWM8_W.SchDoc|LibraryReference=CLKMAN_1|SubProjectPath= |Configuration= |Description=Single Operational Output Clock Manager|SubPartUniqueId1=TWNEVMKN|SubPartDocPath1=FPGA_TSK52B_WD_PWM8_W.SchDoc|Clk_Count=1|CLK_FREQ_MHZ=30|ClkA_Operation=>> 90|Comment=CLKMAN_1|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0128 FPGA Clock Manager Resource Usage.pdf#page=2|Footprint= |FunctionalClass=Clock Manager|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=148|LastRevisionNo=1.00.00|Library Name=FPGA Generic.IntLib|Library Reference=CLKMAN_1|Nexus_Core=ClockManager|PCB3D= |PortSize=1|Published=5-Jul-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_TSK52B_WD_PWM8_W.SchDoc|LibraryReference=TSK52B_WD|SubProjectPath=Embedded\TSK52B_PWM8.PrjEmb|Configuration= |Description=TSK52B_WD OCD Microprocessor Wishbone|SubPartUniqueId1=TGHHEYGW|SubPartDocPath1=FPGA_TSK52B_WD_PWM8_W.SchDoc|ChildCore1= |ChildModel1=TSK52B_WD_DRAM8X256|Comment=TSK52B_WD|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=7|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0107 Using the TSK51x TSK52x Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0105 TSK51x TSK52x Embedded Tools Reference.pdf|Footprint= |HelpURL=CR0116 TSK52x MCU.pdf#page=4|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK52B_WD|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan2E_NB1|DeviceName=XC2S300E-6PQ208C
