// Seed: 1540032399
`define pp_6 0
`resetall
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input id_5
    , id_6
);
  assign id_3 = id_6;
  assign id_3 = 1;
  logic   id_7;
  supply1 id_8 = id_0;
  assign id_7 = {id_7{id_0[1]}};
endmodule
