
TP_FREERTOS_POMMERY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08007644  08007644  00008644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007720  08007720  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007720  08007720  00008720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007728  08007728  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007728  08007728  00008728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800772c  0800772c  0000872c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007730  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e90  2000006c  0800779c  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002efc  0800779c  00009efc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d988  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042bc  00000000  00000000  00026a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad8  00000000  00000000  0002ace0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ed  00000000  00000000  0002c7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b76f  00000000  00000000  0002dca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000214c9  00000000  00000000  00059414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001049e6  00000000  00000000  0007a8dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f2c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077c8  00000000  00000000  0017f308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  00186ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800762c 	.word	0x0800762c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800762c 	.word	0x0800762c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000090 	.word	0x20000090
 80005cc:	20000130 	.word	0x20000130

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b08e      	sub	sp, #56	@ 0x38
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80005d6:	4b14      	ldr	r3, [pc, #80]	@ (8000628 <MX_FREERTOS_Init+0x58>)
 80005d8:	f107 041c 	add.w	r4, r7, #28
 80005dc:	461d      	mov	r5, r3
 80005de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005ea:	f107 031c 	add.w	r3, r7, #28
 80005ee:	2100      	movs	r1, #0
 80005f0:	4618      	mov	r0, r3
 80005f2:	f004 fe21 	bl	8005238 <osThreadCreate>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a0c      	ldr	r2, [pc, #48]	@ (800062c <MX_FREERTOS_Init+0x5c>)
 80005fa:	6013      	str	r3, [r2, #0]

  /* definition and creation of SecondTask */
  osThreadDef(SecondTask, StartTask02, osPriorityNormal, 0, 256);
 80005fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <MX_FREERTOS_Init+0x60>)
 80005fe:	463c      	mov	r4, r7
 8000600:	461d      	mov	r5, r3
 8000602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000606:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800060a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SecondTaskHandle = osThreadCreate(osThread(SecondTask), NULL);
 800060e:	463b      	mov	r3, r7
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f004 fe10 	bl	8005238 <osThreadCreate>
 8000618:	4603      	mov	r3, r0
 800061a:	4a06      	ldr	r2, [pc, #24]	@ (8000634 <MX_FREERTOS_Init+0x64>)
 800061c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800061e:	bf00      	nop
 8000620:	3738      	adds	r7, #56	@ 0x38
 8000622:	46bd      	mov	sp, r7
 8000624:	bdb0      	pop	{r4, r5, r7, pc}
 8000626:	bf00      	nop
 8000628:	08007650 	.word	0x08007650
 800062c:	20000088 	.word	0x20000088
 8000630:	08007678 	.word	0x08007678
 8000634:	2000008c 	.word	0x2000008c

08000638 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000640:	2120      	movs	r1, #32
 8000642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000646:	f001 f81d 	bl	8001684 <HAL_GPIO_TogglePin>
    osDelay(100);
 800064a:	2064      	movs	r0, #100	@ 0x64
 800064c:	f004 fe40 	bl	80052d0 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000650:	bf00      	nop
 8000652:	e7f5      	b.n	8000640 <StartDefaultTask+0x8>

08000654 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800065c:	2001      	movs	r0, #1
 800065e:	f004 fe37 	bl	80052d0 <osDelay>
 8000662:	e7fb      	b.n	800065c <StartTask02+0x8>

08000664 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	@ 0x28
 8000668:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	4b35      	ldr	r3, [pc, #212]	@ (8000750 <MX_GPIO_Init+0xec>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	4a34      	ldr	r2, [pc, #208]	@ (8000750 <MX_GPIO_Init+0xec>)
 8000680:	f043 0304 	orr.w	r3, r3, #4
 8000684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000686:	4b32      	ldr	r3, [pc, #200]	@ (8000750 <MX_GPIO_Init+0xec>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	f003 0304 	and.w	r3, r3, #4
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <MX_GPIO_Init+0xec>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	4a2e      	ldr	r2, [pc, #184]	@ (8000750 <MX_GPIO_Init+0xec>)
 8000698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800069c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800069e:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	4a28      	ldr	r2, [pc, #160]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b6:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	4a22      	ldr	r2, [pc, #136]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <MX_GPIO_Init+0xec>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	2120      	movs	r1, #32
 80006de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e2:	f000 ffb7 	bl	8001654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_CS_GPIO_Port, VU_CS_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2180      	movs	r1, #128	@ 0x80
 80006ea:	481a      	ldr	r0, [pc, #104]	@ (8000754 <MX_GPIO_Init+0xf0>)
 80006ec:	f000 ffb2 	bl	8001654 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006f6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	4619      	mov	r1, r3
 8000706:	4814      	ldr	r0, [pc, #80]	@ (8000758 <MX_GPIO_Init+0xf4>)
 8000708:	f000 fdfa 	bl	8001300 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800070c:	2320      	movs	r3, #32
 800070e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	2301      	movs	r3, #1
 8000712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000726:	f000 fdeb 	bl	8001300 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_CS_Pin */
  GPIO_InitStruct.Pin = VU_CS_Pin;
 800072a:	2380      	movs	r3, #128	@ 0x80
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072e:	2301      	movs	r3, #1
 8000730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000736:	2300      	movs	r3, #0
 8000738:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_CS_GPIO_Port, &GPIO_InitStruct);
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	4619      	mov	r1, r3
 8000740:	4804      	ldr	r0, [pc, #16]	@ (8000754 <MX_GPIO_Init+0xf0>)
 8000742:	f000 fddd 	bl	8001300 <HAL_GPIO_Init>

}
 8000746:	bf00      	nop
 8000748:	3728      	adds	r7, #40	@ 0x28
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40021000 	.word	0x40021000
 8000754:	48000400 	.word	0x48000400
 8000758:	48000800 	.word	0x48000800

0800075c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000760:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000762:	4a1c      	ldr	r2, [pc, #112]	@ (80007d4 <MX_I2C2_Init+0x78>)
 8000764:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000766:	4b1a      	ldr	r3, [pc, #104]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000768:	4a1b      	ldr	r2, [pc, #108]	@ (80007d8 <MX_I2C2_Init+0x7c>)
 800076a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800076c:	4b18      	ldr	r3, [pc, #96]	@ (80007d0 <MX_I2C2_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000772:	4b17      	ldr	r3, [pc, #92]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000774:	2201      	movs	r2, #1
 8000776:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <MX_I2C2_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800077e:	4b14      	ldr	r3, [pc, #80]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000784:	4b12      	ldr	r3, [pc, #72]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800078a:	4b11      	ldr	r3, [pc, #68]	@ (80007d0 <MX_I2C2_Init+0x74>)
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000790:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000796:	480e      	ldr	r0, [pc, #56]	@ (80007d0 <MX_I2C2_Init+0x74>)
 8000798:	f000 ff8e 	bl	80016b8 <HAL_I2C_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80007a2:	f000 f919 	bl	80009d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007a6:	2100      	movs	r1, #0
 80007a8:	4809      	ldr	r0, [pc, #36]	@ (80007d0 <MX_I2C2_Init+0x74>)
 80007aa:	f001 f820 	bl	80017ee <HAL_I2CEx_ConfigAnalogFilter>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80007b4:	f000 f910 	bl	80009d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007b8:	2100      	movs	r1, #0
 80007ba:	4805      	ldr	r0, [pc, #20]	@ (80007d0 <MX_I2C2_Init+0x74>)
 80007bc:	f001 f862 	bl	8001884 <HAL_I2CEx_ConfigDigitalFilter>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80007c6:	f000 f907 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000330 	.word	0x20000330
 80007d4:	40005800 	.word	0x40005800
 80007d8:	10d19ce4 	.word	0x10d19ce4

080007dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b0ac      	sub	sp, #176	@ 0xb0
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007f4:	f107 0314 	add.w	r3, r7, #20
 80007f8:	2288      	movs	r2, #136	@ 0x88
 80007fa:	2100      	movs	r1, #0
 80007fc:	4618      	mov	r0, r3
 80007fe:	f006 f8a0 	bl	8006942 <memset>
  if(i2cHandle->Instance==I2C2)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a21      	ldr	r2, [pc, #132]	@ (800088c <HAL_I2C_MspInit+0xb0>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d13b      	bne.n	8000884 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800080c:	2380      	movs	r3, #128	@ 0x80
 800080e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000810:	2300      	movs	r3, #0
 8000812:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000814:	f107 0314 	add.w	r3, r7, #20
 8000818:	4618      	mov	r0, r3
 800081a:	f001 ff15 	bl	8002648 <HAL_RCCEx_PeriphCLKConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000824:	f000 f8d8 	bl	80009d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000828:	4b19      	ldr	r3, [pc, #100]	@ (8000890 <HAL_I2C_MspInit+0xb4>)
 800082a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082c:	4a18      	ldr	r2, [pc, #96]	@ (8000890 <HAL_I2C_MspInit+0xb4>)
 800082e:	f043 0302 	orr.w	r3, r3, #2
 8000832:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000834:	4b16      	ldr	r3, [pc, #88]	@ (8000890 <HAL_I2C_MspInit+0xb4>)
 8000836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000838:	f003 0302 	and.w	r3, r3, #2
 800083c:	613b      	str	r3, [r7, #16]
 800083e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000840:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000844:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000848:	2312      	movs	r3, #18
 800084a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000854:	2303      	movs	r3, #3
 8000856:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800085a:	2304      	movs	r3, #4
 800085c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000860:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000864:	4619      	mov	r1, r3
 8000866:	480b      	ldr	r0, [pc, #44]	@ (8000894 <HAL_I2C_MspInit+0xb8>)
 8000868:	f000 fd4a 	bl	8001300 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800086c:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <HAL_I2C_MspInit+0xb4>)
 800086e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000870:	4a07      	ldr	r2, [pc, #28]	@ (8000890 <HAL_I2C_MspInit+0xb4>)
 8000872:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000876:	6593      	str	r3, [r2, #88]	@ 0x58
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <HAL_I2C_MspInit+0xb4>)
 800087a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800087c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000884:	bf00      	nop
 8000886:	37b0      	adds	r7, #176	@ 0xb0
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40005800 	.word	0x40005800
 8000890:	40021000 	.word	0x40021000
 8000894:	48000400 	.word	0x48000400

08000898 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b086      	sub	sp, #24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
 80008a8:	e00a      	b.n	80008c0 <_write+0x28>
    {
        HAL_UART_Transmit(&huart2, (uint8_t *)&ptr[i], 1, 100);
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	68ba      	ldr	r2, [r7, #8]
 80008ae:	18d1      	adds	r1, r2, r3
 80008b0:	2364      	movs	r3, #100	@ 0x64
 80008b2:	2201      	movs	r2, #1
 80008b4:	4807      	ldr	r0, [pc, #28]	@ (80008d4 <_write+0x3c>)
 80008b6:	f003 ff43 	bl	8004740 <HAL_UART_Transmit>
    for (int i = 0; i < len; i++)
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	3301      	adds	r3, #1
 80008be:	617b      	str	r3, [r7, #20]
 80008c0:	697a      	ldr	r2, [r7, #20]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	dbf0      	blt.n	80008aa <_write+0x12>
    }
    return len;
 80008c8:	687b      	ldr	r3, [r7, #4]
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200004c0 	.word	0x200004c0

080008d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008dc:	f000 fbee 	bl	80010bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008e0:	f000 f816 	bl	8000910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008e4:	f7ff febe 	bl	8000664 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008e8:	f000 fb32 	bl	8000f50 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80008ec:	f7ff ff36 	bl	800075c <MX_I2C2_Init>
  MX_SAI2_Init();
 80008f0:	f000 f878 	bl	80009e4 <MX_SAI2_Init>
  MX_SPI3_Init();
 80008f4:	f000 f936 	bl	8000b64 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  printf("CACA");
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <main+0x34>)
 80008fa:	f005 ffcd 	bl	8006898 <iprintf>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008fe:	f7ff fe67 	bl	80005d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000902:	f004 fc92 	bl	800522a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000906:	bf00      	nop
 8000908:	e7fd      	b.n	8000906 <main+0x2e>
 800090a:	bf00      	nop
 800090c:	08007694 	.word	0x08007694

08000910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b096      	sub	sp, #88	@ 0x58
 8000914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000916:	f107 0314 	add.w	r3, r7, #20
 800091a:	2244      	movs	r2, #68	@ 0x44
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f006 f80f 	bl	8006942 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000924:	463b      	mov	r3, r7
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000932:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000936:	f000 ffff 	bl	8001938 <HAL_PWREx_ControlVoltageScaling>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000940:	f000 f84a 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000944:	2302      	movs	r3, #2
 8000946:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000948:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800094c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094e:	2310      	movs	r3, #16
 8000950:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000952:	2302      	movs	r3, #2
 8000954:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000956:	2302      	movs	r3, #2
 8000958:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800095a:	2301      	movs	r3, #1
 800095c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800095e:	230a      	movs	r3, #10
 8000960:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000962:	2307      	movs	r3, #7
 8000964:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000966:	2302      	movs	r3, #2
 8000968:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800096a:	2302      	movs	r3, #2
 800096c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	4618      	mov	r0, r3
 8000974:	f001 f836 	bl	80019e4 <HAL_RCC_OscConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800097e:	f000 f82b 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000982:	230f      	movs	r3, #15
 8000984:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000986:	2303      	movs	r3, #3
 8000988:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000996:	463b      	mov	r3, r7
 8000998:	2104      	movs	r1, #4
 800099a:	4618      	mov	r0, r3
 800099c:	f001 fbfe 	bl	800219c <HAL_RCC_ClockConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80009a6:	f000 f817 	bl	80009d8 <Error_Handler>
  }
}
 80009aa:	bf00      	nop
 80009ac:	3758      	adds	r7, #88	@ 0x58
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a04      	ldr	r2, [pc, #16]	@ (80009d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d101      	bne.n	80009ca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009c6:	f000 fb99 	bl	80010fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40012c00 	.word	0x40012c00

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <MX_SAI2_Init>:

SAI_HandleTypeDef hsai_BlockA2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 80009e8:	4b28      	ldr	r3, [pc, #160]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 80009ea:	4a29      	ldr	r2, [pc, #164]	@ (8000a90 <MX_SAI2_Init+0xac>)
 80009ec:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80009ee:	4b27      	ldr	r3, [pc, #156]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80009f4:	4b25      	ldr	r3, [pc, #148]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 80009fa:	4b24      	ldr	r3, [pc, #144]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 80009fc:	2240      	movs	r2, #64	@ 0x40
 80009fe:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000a00:	4b22      	ldr	r3, [pc, #136]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000a06:	4b21      	ldr	r3, [pc, #132]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a12:	4b1e      	ldr	r3, [pc, #120]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000a18:	4b1c      	ldr	r3, [pc, #112]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000a24:	4b19      	ldr	r3, [pc, #100]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a26:	4a1b      	ldr	r2, [pc, #108]	@ (8000a94 <MX_SAI2_Init+0xb0>)
 8000a28:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000a2a:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a30:	4b16      	ldr	r3, [pc, #88]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a3c:	4b13      	ldr	r3, [pc, #76]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8000a42:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a44:	2208      	movs	r2, #8
 8000a46:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8000a48:	4b10      	ldr	r3, [pc, #64]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000a54:	4b0d      	ldr	r3, [pc, #52]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8000a60:	4b0a      	ldr	r3, [pc, #40]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000a66:	4b09      	ldr	r3, [pc, #36]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8000a6c:	4b07      	ldr	r3, [pc, #28]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a6e:	2201      	movs	r2, #1
 8000a70:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8000a72:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8000a78:	4804      	ldr	r0, [pc, #16]	@ (8000a8c <MX_SAI2_Init+0xa8>)
 8000a7a:	f003 f8ff 	bl	8003c7c <HAL_SAI_Init>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8000a84:	f7ff ffa8 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000384 	.word	0x20000384
 8000a90:	40015804 	.word	0x40015804
 8000a94:	0002ee00 	.word	0x0002ee00

08000a98 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b0aa      	sub	sp, #168	@ 0xa8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	2288      	movs	r2, #136	@ 0x88
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f005 ff4a 	bl	8006942 <memset>
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a28      	ldr	r2, [pc, #160]	@ (8000b54 <HAL_SAI_MspInit+0xbc>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d148      	bne.n	8000b4a <HAL_SAI_MspInit+0xb2>
    {
    /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000ab8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000abc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	677b      	str	r3, [r7, #116]	@ 0x74
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000aca:	2308      	movs	r3, #8
 8000acc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ace:	2307      	movs	r3, #7
 8000ad0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000ada:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ade:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae0:	f107 030c 	add.w	r3, r7, #12
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f001 fdaf 	bl	8002648 <HAL_RCCEx_PeriphCLKConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 8000af0:	f7ff ff72 	bl	80009d8 <Error_Handler>
    }

    if (SAI2_client == 0)
 8000af4:	4b18      	ldr	r3, [pc, #96]	@ (8000b58 <HAL_SAI_MspInit+0xc0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d10b      	bne.n	8000b14 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000afc:	4b17      	ldr	r3, [pc, #92]	@ (8000b5c <HAL_SAI_MspInit+0xc4>)
 8000afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b00:	4a16      	ldr	r2, [pc, #88]	@ (8000b5c <HAL_SAI_MspInit+0xc4>)
 8000b02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b06:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <HAL_SAI_MspInit+0xc4>)
 8000b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 8000b14:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <HAL_SAI_MspInit+0xc0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b58 <HAL_SAI_MspInit+0xc0>)
 8000b1c:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b1e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000b22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b26:	2302      	movs	r3, #2
 8000b28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b32:	2300      	movs	r3, #0
 8000b34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000b38:	230d      	movs	r3, #13
 8000b3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b3e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000b42:	4619      	mov	r1, r3
 8000b44:	4806      	ldr	r0, [pc, #24]	@ (8000b60 <HAL_SAI_MspInit+0xc8>)
 8000b46:	f000 fbdb 	bl	8001300 <HAL_GPIO_Init>

    }
}
 8000b4a:	bf00      	nop
 8000b4c:	37a8      	adds	r7, #168	@ 0xa8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40015804 	.word	0x40015804
 8000b58:	20000408 	.word	0x20000408
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	48000400 	.word	0x48000400

08000b64 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bdc <MX_SPI3_Init+0x78>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b76:	4b18      	ldr	r3, [pc, #96]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000b7c:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b7e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000b82:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b84:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b8a:	4b13      	ldr	r3, [pc, #76]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b90:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b96:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000bb2:	2207      	movs	r2, #7
 8000bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000bbe:	2208      	movs	r2, #8
 8000bc0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bc2:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <MX_SPI3_Init+0x74>)
 8000bc4:	f003 fa06 	bl	8003fd4 <HAL_SPI_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000bce:	f7ff ff03 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	2000040c 	.word	0x2000040c
 8000bdc:	40003c00 	.word	0x40003c00

08000be0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a25      	ldr	r2, [pc, #148]	@ (8000c94 <HAL_SPI_MspInit+0xb4>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d144      	bne.n	8000c8c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c02:	4b25      	ldr	r3, [pc, #148]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c06:	4a24      	ldr	r2, [pc, #144]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c0e:	4b22      	ldr	r3, [pc, #136]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c16:	613b      	str	r3, [r7, #16]
 8000c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c20:	f043 0304 	orr.w	r3, r3, #4
 8000c24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c26:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c36:	4a18      	ldr	r2, [pc, #96]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <HAL_SPI_MspInit+0xb8>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	60bb      	str	r3, [r7, #8]
 8000c48:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c4a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c50:	2302      	movs	r3, #2
 8000c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c5c:	2306      	movs	r3, #6
 8000c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	4619      	mov	r1, r3
 8000c66:	480d      	ldr	r0, [pc, #52]	@ (8000c9c <HAL_SPI_MspInit+0xbc>)
 8000c68:	f000 fb4a 	bl	8001300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c6c:	2320      	movs	r3, #32
 8000c6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2302      	movs	r3, #2
 8000c72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c7c:	2306      	movs	r3, #6
 8000c7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <HAL_SPI_MspInit+0xc0>)
 8000c88:	f000 fb3a 	bl	8001300 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	3728      	adds	r7, #40	@ 0x28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40003c00 	.word	0x40003c00
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	48000800 	.word	0x48000800
 8000ca0:	48000400 	.word	0x48000400

08000ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <HAL_MspInit+0x4c>)
 8000cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cae:	4a10      	ldr	r2, [pc, #64]	@ (8000cf0 <HAL_MspInit+0x4c>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf0 <HAL_MspInit+0x4c>)
 8000cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf0 <HAL_MspInit+0x4c>)
 8000cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf0 <HAL_MspInit+0x4c>)
 8000cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cce:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <HAL_MspInit+0x4c>)
 8000cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	210f      	movs	r1, #15
 8000cde:	f06f 0001 	mvn.w	r0, #1
 8000ce2:	f000 fae3 	bl	80012ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08c      	sub	sp, #48	@ 0x30
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d02:	4b2e      	ldr	r3, [pc, #184]	@ (8000dbc <HAL_InitTick+0xc8>)
 8000d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d06:	4a2d      	ldr	r2, [pc, #180]	@ (8000dbc <HAL_InitTick+0xc8>)
 8000d08:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dbc <HAL_InitTick+0xc8>)
 8000d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d1a:	f107 020c 	add.w	r2, r7, #12
 8000d1e:	f107 0310 	add.w	r3, r7, #16
 8000d22:	4611      	mov	r1, r2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f001 fbfd 	bl	8002524 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000d2a:	f001 fbe5 	bl	80024f8 <HAL_RCC_GetPCLK2Freq>
 8000d2e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d32:	4a23      	ldr	r2, [pc, #140]	@ (8000dc0 <HAL_InitTick+0xcc>)
 8000d34:	fba2 2303 	umull	r2, r3, r2, r3
 8000d38:	0c9b      	lsrs	r3, r3, #18
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000d3e:	4b21      	ldr	r3, [pc, #132]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d40:	4a21      	ldr	r2, [pc, #132]	@ (8000dc8 <HAL_InitTick+0xd4>)
 8000d42:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000d44:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d46:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d4a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d50:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000d52:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d58:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5e:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000d64:	4817      	ldr	r0, [pc, #92]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d66:	f003 f9d8 	bl	800411a <HAL_TIM_Base_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000d70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d11b      	bne.n	8000db0 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000d78:	4812      	ldr	r0, [pc, #72]	@ (8000dc4 <HAL_InitTick+0xd0>)
 8000d7a:	f003 fa2f 	bl	80041dc <HAL_TIM_Base_Start_IT>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000d84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d111      	bne.n	8000db0 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000d8c:	2019      	movs	r0, #25
 8000d8e:	f000 faa9 	bl	80012e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2b0f      	cmp	r3, #15
 8000d96:	d808      	bhi.n	8000daa <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	6879      	ldr	r1, [r7, #4]
 8000d9c:	2019      	movs	r0, #25
 8000d9e:	f000 fa85 	bl	80012ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000da2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <HAL_InitTick+0xd8>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6013      	str	r3, [r2, #0]
 8000da8:	e002      	b.n	8000db0 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000db0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3730      	adds	r7, #48	@ 0x30
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	431bde83 	.word	0x431bde83
 8000dc4:	20000470 	.word	0x20000470
 8000dc8:	40012c00 	.word	0x40012c00
 8000dcc:	20000004 	.word	0x20000004

08000dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <NMI_Handler+0x4>

08000dd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <HardFault_Handler+0x4>

08000de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <MemManage_Handler+0x4>

08000de8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <BusFault_Handler+0x4>

08000df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <UsageFault_Handler+0x4>

08000df8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
	...

08000e08 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e0c:	4802      	ldr	r0, [pc, #8]	@ (8000e18 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000e0e:	f003 fa55 	bl	80042bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000470 	.word	0x20000470

08000e1c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	e00a      	b.n	8000e44 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e2e:	f3af 8000 	nop.w
 8000e32:	4601      	mov	r1, r0
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	1c5a      	adds	r2, r3, #1
 8000e38:	60ba      	str	r2, [r7, #8]
 8000e3a:	b2ca      	uxtb	r2, r1
 8000e3c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	dbf0      	blt.n	8000e2e <_read+0x12>
  }

  return len;
 8000e4c:	687b      	ldr	r3, [r7, #4]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e56:	b480      	push	{r7}
 8000e58:	b083      	sub	sp, #12
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
 8000e76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e7e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <_isatty>:

int _isatty(int file)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e96:	2301      	movs	r3, #1
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3714      	adds	r7, #20
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
	...

08000ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec8:	4a14      	ldr	r2, [pc, #80]	@ (8000f1c <_sbrk+0x5c>)
 8000eca:	4b15      	ldr	r3, [pc, #84]	@ (8000f20 <_sbrk+0x60>)
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ed4:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <_sbrk+0x64>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d102      	bne.n	8000ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <_sbrk+0x64>)
 8000ede:	4a12      	ldr	r2, [pc, #72]	@ (8000f28 <_sbrk+0x68>)
 8000ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <_sbrk+0x64>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d207      	bcs.n	8000f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ef0:	f005 fdd4 	bl	8006a9c <__errno>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
 8000efe:	e009      	b.n	8000f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f00:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <_sbrk+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f06:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <_sbrk+0x64>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	4a05      	ldr	r2, [pc, #20]	@ (8000f24 <_sbrk+0x64>)
 8000f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f12:	68fb      	ldr	r3, [r7, #12]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20018000 	.word	0x20018000
 8000f20:	00000400 	.word	0x00000400
 8000f24:	200004bc 	.word	0x200004bc
 8000f28:	20002f00 	.word	0x20002f00

08000f2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <SystemInit+0x20>)
 8000f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f36:	4a05      	ldr	r2, [pc, #20]	@ (8000f4c <SystemInit+0x20>)
 8000f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f54:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f56:	4a15      	ldr	r2, [pc, #84]	@ (8000fac <MX_USART2_UART_Init+0x5c>)
 8000f58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f5a:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f62:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f68:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f76:	220c      	movs	r2, #12
 8000f78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f80:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <MX_USART2_UART_Init+0x58>)
 8000f94:	f003 fb86 	bl	80046a4 <HAL_UART_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f9e:	f7ff fd1b 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200004c0 	.word	0x200004c0
 8000fac:	40004400 	.word	0x40004400

08000fb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b0ac      	sub	sp, #176	@ 0xb0
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2288      	movs	r2, #136	@ 0x88
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f005 fcb6 	bl	8006942 <memset>
  if(uartHandle->Instance==USART2)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a21      	ldr	r2, [pc, #132]	@ (8001060 <HAL_UART_MspInit+0xb0>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d13b      	bne.n	8001058 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	4618      	mov	r0, r3
 8000fee:	f001 fb2b 	bl	8002648 <HAL_RCCEx_PeriphCLKConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ff8:	f7ff fcee 	bl	80009d8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ffc:	4b19      	ldr	r3, [pc, #100]	@ (8001064 <HAL_UART_MspInit+0xb4>)
 8000ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001000:	4a18      	ldr	r2, [pc, #96]	@ (8001064 <HAL_UART_MspInit+0xb4>)
 8001002:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001006:	6593      	str	r3, [r2, #88]	@ 0x58
 8001008:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <HAL_UART_MspInit+0xb4>)
 800100a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001014:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <HAL_UART_MspInit+0xb4>)
 8001016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001018:	4a12      	ldr	r2, [pc, #72]	@ (8001064 <HAL_UART_MspInit+0xb4>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001020:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <HAL_UART_MspInit+0xb4>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800102c:	230c      	movs	r3, #12
 800102e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2300      	movs	r3, #0
 800103a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001044:	2307      	movs	r3, #7
 8001046:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800104e:	4619      	mov	r1, r3
 8001050:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001054:	f000 f954 	bl	8001300 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001058:	bf00      	nop
 800105a:	37b0      	adds	r7, #176	@ 0xb0
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40004400 	.word	0x40004400
 8001064:	40021000 	.word	0x40021000

08001068 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001068:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800106c:	f7ff ff5e 	bl	8000f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001070:	480c      	ldr	r0, [pc, #48]	@ (80010a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001072:	490d      	ldr	r1, [pc, #52]	@ (80010a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <LoopForever+0xe>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001078:	e002      	b.n	8001080 <LoopCopyDataInit>

0800107a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800107a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800107c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800107e:	3304      	adds	r3, #4

08001080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001084:	d3f9      	bcc.n	800107a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001086:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001088:	4c0a      	ldr	r4, [pc, #40]	@ (80010b4 <LoopForever+0x16>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800108c:	e001      	b.n	8001092 <LoopFillZerobss>

0800108e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800108e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001090:	3204      	adds	r2, #4

08001092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001094:	d3fb      	bcc.n	800108e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001096:	f005 fd07 	bl	8006aa8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800109a:	f7ff fc1d 	bl	80008d8 <main>

0800109e <LoopForever>:

LoopForever:
    b LoopForever
 800109e:	e7fe      	b.n	800109e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80010a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80010ac:	08007730 	.word	0x08007730
  ldr r2, =_sbss
 80010b0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80010b4:	20002efc 	.word	0x20002efc

080010b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010b8:	e7fe      	b.n	80010b8 <ADC1_2_IRQHandler>
	...

080010bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010c2:	2300      	movs	r3, #0
 80010c4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c6:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <HAL_Init+0x3c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a0b      	ldr	r2, [pc, #44]	@ (80010f8 <HAL_Init+0x3c>)
 80010cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d2:	2003      	movs	r0, #3
 80010d4:	f000 f8df 	bl	8001296 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010d8:	200f      	movs	r0, #15
 80010da:	f7ff fe0b 	bl	8000cf4 <HAL_InitTick>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d002      	beq.n	80010ea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	71fb      	strb	r3, [r7, #7]
 80010e8:	e001      	b.n	80010ee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010ea:	f7ff fddb 	bl	8000ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010ee:	79fb      	ldrb	r3, [r7, #7]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40022000 	.word	0x40022000

080010fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <HAL_IncTick+0x20>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	461a      	mov	r2, r3
 8001106:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <HAL_IncTick+0x24>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4413      	add	r3, r2
 800110c:	4a04      	ldr	r2, [pc, #16]	@ (8001120 <HAL_IncTick+0x24>)
 800110e:	6013      	str	r3, [r2, #0]
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000008 	.word	0x20000008
 8001120:	20000548 	.word	0x20000548

08001124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  return uwTick;
 8001128:	4b03      	ldr	r3, [pc, #12]	@ (8001138 <HAL_GetTick+0x14>)
 800112a:	681b      	ldr	r3, [r3, #0]
}
 800112c:	4618      	mov	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	20000548 	.word	0x20000548

0800113c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001164:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800116c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	60d3      	str	r3, [r2, #12]
}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	@ (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	db0a      	blt.n	8001206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	490c      	ldr	r1, [pc, #48]	@ (8001228 <__NVIC_SetPriority+0x4c>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	0112      	lsls	r2, r2, #4
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	440b      	add	r3, r1
 8001200:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001204:	e00a      	b.n	800121c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4908      	ldr	r1, [pc, #32]	@ (800122c <__NVIC_SetPriority+0x50>)
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	3b04      	subs	r3, #4
 8001214:	0112      	lsls	r2, r2, #4
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	440b      	add	r3, r1
 800121a:	761a      	strb	r2, [r3, #24]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f1c3 0307 	rsb	r3, r3, #7
 800124a:	2b04      	cmp	r3, #4
 800124c:	bf28      	it	cs
 800124e:	2304      	movcs	r3, #4
 8001250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3304      	adds	r3, #4
 8001256:	2b06      	cmp	r3, #6
 8001258:	d902      	bls.n	8001260 <NVIC_EncodePriority+0x30>
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3b03      	subs	r3, #3
 800125e:	e000      	b.n	8001262 <NVIC_EncodePriority+0x32>
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	f04f 32ff 	mov.w	r2, #4294967295
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43da      	mvns	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	401a      	ands	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001278:	f04f 31ff 	mov.w	r1, #4294967295
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa01 f303 	lsl.w	r3, r1, r3
 8001282:	43d9      	mvns	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001288:	4313      	orrs	r3, r2
         );
}
 800128a:	4618      	mov	r0, r3
 800128c:	3724      	adds	r7, #36	@ 0x24
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff ff4c 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012be:	f7ff ff61 	bl	8001184 <__NVIC_GetPriorityGrouping>
 80012c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	68b9      	ldr	r1, [r7, #8]
 80012c8:	6978      	ldr	r0, [r7, #20]
 80012ca:	f7ff ffb1 	bl	8001230 <NVIC_EncodePriority>
 80012ce:	4602      	mov	r2, r0
 80012d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d4:	4611      	mov	r1, r2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ff80 	bl	80011dc <__NVIC_SetPriority>
}
 80012dc:	bf00      	nop
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff ff54 	bl	80011a0 <__NVIC_EnableIRQ>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001300:	b480      	push	{r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800130e:	e17f      	b.n	8001610 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	2101      	movs	r1, #1
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	fa01 f303 	lsl.w	r3, r1, r3
 800131c:	4013      	ands	r3, r2
 800131e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	f000 8171 	beq.w	800160a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	2b01      	cmp	r3, #1
 8001332:	d005      	beq.n	8001340 <HAL_GPIO_Init+0x40>
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0303 	and.w	r3, r3, #3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d130      	bne.n	80013a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	68da      	ldr	r2, [r3, #12]
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	4313      	orrs	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	693a      	ldr	r2, [r7, #16]
 800136e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001376:	2201      	movs	r2, #1
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	4013      	ands	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	091b      	lsrs	r3, r3, #4
 800138c:	f003 0201 	and.w	r2, r3, #1
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	4313      	orrs	r3, r2
 800139a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	2b03      	cmp	r3, #3
 80013ac:	d118      	bne.n	80013e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013b4:	2201      	movs	r2, #1
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	43db      	mvns	r3, r3
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	4013      	ands	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	f003 0201 	and.w	r2, r3, #1
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f003 0303 	and.w	r3, r3, #3
 80013e8:	2b03      	cmp	r3, #3
 80013ea:	d017      	beq.n	800141c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	2203      	movs	r2, #3
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43db      	mvns	r3, r3
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	4013      	ands	r3, r2
 8001402:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	689a      	ldr	r2, [r3, #8]
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	4313      	orrs	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f003 0303 	and.w	r3, r3, #3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d123      	bne.n	8001470 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	08da      	lsrs	r2, r3, #3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3208      	adds	r2, #8
 8001430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	f003 0307 	and.w	r3, r3, #7
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	220f      	movs	r2, #15
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	691a      	ldr	r2, [r3, #16]
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4313      	orrs	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	08da      	lsrs	r2, r3, #3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3208      	adds	r2, #8
 800146a:	6939      	ldr	r1, [r7, #16]
 800146c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	2203      	movs	r2, #3
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	43db      	mvns	r3, r3
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4013      	ands	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f003 0203 	and.w	r2, r3, #3
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	f000 80ac 	beq.w	800160a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001630 <HAL_GPIO_Init+0x330>)
 80014b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001630 <HAL_GPIO_Init+0x330>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80014be:	4b5c      	ldr	r3, [pc, #368]	@ (8001630 <HAL_GPIO_Init+0x330>)
 80014c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014ca:	4a5a      	ldr	r2, [pc, #360]	@ (8001634 <HAL_GPIO_Init+0x334>)
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	089b      	lsrs	r3, r3, #2
 80014d0:	3302      	adds	r3, #2
 80014d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	220f      	movs	r2, #15
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43db      	mvns	r3, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80014f4:	d025      	beq.n	8001542 <HAL_GPIO_Init+0x242>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a4f      	ldr	r2, [pc, #316]	@ (8001638 <HAL_GPIO_Init+0x338>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d01f      	beq.n	800153e <HAL_GPIO_Init+0x23e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a4e      	ldr	r2, [pc, #312]	@ (800163c <HAL_GPIO_Init+0x33c>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d019      	beq.n	800153a <HAL_GPIO_Init+0x23a>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a4d      	ldr	r2, [pc, #308]	@ (8001640 <HAL_GPIO_Init+0x340>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d013      	beq.n	8001536 <HAL_GPIO_Init+0x236>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a4c      	ldr	r2, [pc, #304]	@ (8001644 <HAL_GPIO_Init+0x344>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d00d      	beq.n	8001532 <HAL_GPIO_Init+0x232>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a4b      	ldr	r2, [pc, #300]	@ (8001648 <HAL_GPIO_Init+0x348>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d007      	beq.n	800152e <HAL_GPIO_Init+0x22e>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a4a      	ldr	r2, [pc, #296]	@ (800164c <HAL_GPIO_Init+0x34c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d101      	bne.n	800152a <HAL_GPIO_Init+0x22a>
 8001526:	2306      	movs	r3, #6
 8001528:	e00c      	b.n	8001544 <HAL_GPIO_Init+0x244>
 800152a:	2307      	movs	r3, #7
 800152c:	e00a      	b.n	8001544 <HAL_GPIO_Init+0x244>
 800152e:	2305      	movs	r3, #5
 8001530:	e008      	b.n	8001544 <HAL_GPIO_Init+0x244>
 8001532:	2304      	movs	r3, #4
 8001534:	e006      	b.n	8001544 <HAL_GPIO_Init+0x244>
 8001536:	2303      	movs	r3, #3
 8001538:	e004      	b.n	8001544 <HAL_GPIO_Init+0x244>
 800153a:	2302      	movs	r3, #2
 800153c:	e002      	b.n	8001544 <HAL_GPIO_Init+0x244>
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <HAL_GPIO_Init+0x244>
 8001542:	2300      	movs	r3, #0
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	f002 0203 	and.w	r2, r2, #3
 800154a:	0092      	lsls	r2, r2, #2
 800154c:	4093      	lsls	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001554:	4937      	ldr	r1, [pc, #220]	@ (8001634 <HAL_GPIO_Init+0x334>)
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	089b      	lsrs	r3, r3, #2
 800155a:	3302      	adds	r3, #2
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001562:	4b3b      	ldr	r3, [pc, #236]	@ (8001650 <HAL_GPIO_Init+0x350>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	43db      	mvns	r3, r3
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	4013      	ands	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4313      	orrs	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001586:	4a32      	ldr	r2, [pc, #200]	@ (8001650 <HAL_GPIO_Init+0x350>)
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800158c:	4b30      	ldr	r3, [pc, #192]	@ (8001650 <HAL_GPIO_Init+0x350>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	43db      	mvns	r3, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4013      	ands	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d003      	beq.n	80015b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015b0:	4a27      	ldr	r2, [pc, #156]	@ (8001650 <HAL_GPIO_Init+0x350>)
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015b6:	4b26      	ldr	r3, [pc, #152]	@ (8001650 <HAL_GPIO_Init+0x350>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	43db      	mvns	r3, r3
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015da:	4a1d      	ldr	r2, [pc, #116]	@ (8001650 <HAL_GPIO_Init+0x350>)
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80015e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001650 <HAL_GPIO_Init+0x350>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	43db      	mvns	r3, r3
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	4013      	ands	r3, r2
 80015ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4313      	orrs	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001604:	4a12      	ldr	r2, [pc, #72]	@ (8001650 <HAL_GPIO_Init+0x350>)
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	3301      	adds	r3, #1
 800160e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa22 f303 	lsr.w	r3, r2, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	f47f ae78 	bne.w	8001310 <HAL_GPIO_Init+0x10>
  }
}
 8001620:	bf00      	nop
 8001622:	bf00      	nop
 8001624:	371c      	adds	r7, #28
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40021000 	.word	0x40021000
 8001634:	40010000 	.word	0x40010000
 8001638:	48000400 	.word	0x48000400
 800163c:	48000800 	.word	0x48000800
 8001640:	48000c00 	.word	0x48000c00
 8001644:	48001000 	.word	0x48001000
 8001648:	48001400 	.word	0x48001400
 800164c:	48001800 	.word	0x48001800
 8001650:	40010400 	.word	0x40010400

08001654 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	807b      	strh	r3, [r7, #2]
 8001660:	4613      	mov	r3, r2
 8001662:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001664:	787b      	ldrb	r3, [r7, #1]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800166a:	887a      	ldrh	r2, [r7, #2]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001670:	e002      	b.n	8001678 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001672:	887a      	ldrh	r2, [r7, #2]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	460b      	mov	r3, r1
 800168e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	695b      	ldr	r3, [r3, #20]
 8001694:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001696:	887a      	ldrh	r2, [r7, #2]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4013      	ands	r3, r2
 800169c:	041a      	lsls	r2, r3, #16
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	43d9      	mvns	r1, r3
 80016a2:	887b      	ldrh	r3, [r7, #2]
 80016a4:	400b      	ands	r3, r1
 80016a6:	431a      	orrs	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	619a      	str	r2, [r3, #24]
}
 80016ac:	bf00      	nop
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d101      	bne.n	80016ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e08d      	b.n	80017e6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d106      	bne.n	80016e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff f87c 	bl	80007dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2224      	movs	r2, #36	@ 0x24
 80016e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f022 0201 	bic.w	r2, r2, #1
 80016fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001708:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001718:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	e006      	b.n	8001740 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689a      	ldr	r2, [r3, #8]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800173e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d108      	bne.n	800175a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	e007      	b.n	800176a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001768:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001778:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800177c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800178c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	691a      	ldr	r2, [r3, #16]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69d9      	ldr	r1, [r3, #28]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a1a      	ldr	r2, [r3, #32]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	430a      	orrs	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 0201 	orr.w	r2, r2, #1
 80017c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2220      	movs	r2, #32
 80017d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b20      	cmp	r3, #32
 8001802:	d138      	bne.n	8001876 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800180a:	2b01      	cmp	r3, #1
 800180c:	d101      	bne.n	8001812 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800180e:	2302      	movs	r3, #2
 8001810:	e032      	b.n	8001878 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2201      	movs	r2, #1
 8001816:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2224      	movs	r2, #36	@ 0x24
 800181e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f022 0201 	bic.w	r2, r2, #1
 8001830:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001840:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6819      	ldr	r1, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f042 0201 	orr.w	r2, r2, #1
 8001860:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2220      	movs	r2, #32
 8001866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001872:	2300      	movs	r3, #0
 8001874:	e000      	b.n	8001878 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001876:	2302      	movs	r3, #2
  }
}
 8001878:	4618      	mov	r0, r3
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b20      	cmp	r3, #32
 8001898:	d139      	bne.n	800190e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d101      	bne.n	80018a8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80018a4:	2302      	movs	r3, #2
 80018a6:	e033      	b.n	8001910 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2224      	movs	r2, #36	@ 0x24
 80018b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0201 	bic.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80018d6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	4313      	orrs	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	68fa      	ldr	r2, [r7, #12]
 80018e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f042 0201 	orr.w	r2, r2, #1
 80018f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2220      	movs	r2, #32
 80018fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800190a:	2300      	movs	r3, #0
 800190c:	e000      	b.n	8001910 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800190e:	2302      	movs	r3, #2
  }
}
 8001910:	4618      	mov	r0, r3
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001920:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <HAL_PWREx_GetVoltageRange+0x18>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40007000 	.word	0x40007000

08001938 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001946:	d130      	bne.n	80019aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001948:	4b23      	ldr	r3, [pc, #140]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001954:	d038      	beq.n	80019c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001956:	4b20      	ldr	r3, [pc, #128]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800195e:	4a1e      	ldr	r2, [pc, #120]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001960:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001964:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001966:	4b1d      	ldr	r3, [pc, #116]	@ (80019dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2232      	movs	r2, #50	@ 0x32
 800196c:	fb02 f303 	mul.w	r3, r2, r3
 8001970:	4a1b      	ldr	r2, [pc, #108]	@ (80019e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001972:	fba2 2303 	umull	r2, r3, r2, r3
 8001976:	0c9b      	lsrs	r3, r3, #18
 8001978:	3301      	adds	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800197c:	e002      	b.n	8001984 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3b01      	subs	r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001984:	4b14      	ldr	r3, [pc, #80]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001986:	695b      	ldr	r3, [r3, #20]
 8001988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800198c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001990:	d102      	bne.n	8001998 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1f2      	bne.n	800197e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019a4:	d110      	bne.n	80019c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e00f      	b.n	80019ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80019aa:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80019b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019b6:	d007      	beq.n	80019c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019c0:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3714      	adds	r7, #20
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40007000 	.word	0x40007000
 80019dc:	20000000 	.word	0x20000000
 80019e0:	431bde83 	.word	0x431bde83

080019e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b088      	sub	sp, #32
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e3ca      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019f6:	4b97      	ldr	r3, [pc, #604]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 030c 	and.w	r3, r3, #12
 80019fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a00:	4b94      	ldr	r3, [pc, #592]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0310 	and.w	r3, r3, #16
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 80e4 	beq.w	8001be0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d007      	beq.n	8001a2e <HAL_RCC_OscConfig+0x4a>
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	2b0c      	cmp	r3, #12
 8001a22:	f040 808b 	bne.w	8001b3c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	f040 8087 	bne.w	8001b3c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a2e:	4b89      	ldr	r3, [pc, #548]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_RCC_OscConfig+0x62>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	699b      	ldr	r3, [r3, #24]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e3a2      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a1a      	ldr	r2, [r3, #32]
 8001a4a:	4b82      	ldr	r3, [pc, #520]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d004      	beq.n	8001a60 <HAL_RCC_OscConfig+0x7c>
 8001a56:	4b7f      	ldr	r3, [pc, #508]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a5e:	e005      	b.n	8001a6c <HAL_RCC_OscConfig+0x88>
 8001a60:	4b7c      	ldr	r3, [pc, #496]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a66:	091b      	lsrs	r3, r3, #4
 8001a68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d223      	bcs.n	8001ab8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 fd87 	bl	8002588 <RCC_SetFlashLatencyFromMSIRange>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e383      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a84:	4b73      	ldr	r3, [pc, #460]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a72      	ldr	r2, [pc, #456]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a8a:	f043 0308 	orr.w	r3, r3, #8
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	4b70      	ldr	r3, [pc, #448]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	496d      	ldr	r1, [pc, #436]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001aa2:	4b6c      	ldr	r3, [pc, #432]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	4968      	ldr	r1, [pc, #416]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	604b      	str	r3, [r1, #4]
 8001ab6:	e025      	b.n	8001b04 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab8:	4b66      	ldr	r3, [pc, #408]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a65      	ldr	r2, [pc, #404]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001abe:	f043 0308 	orr.w	r3, r3, #8
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b63      	ldr	r3, [pc, #396]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4960      	ldr	r1, [pc, #384]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ad6:	4b5f      	ldr	r3, [pc, #380]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	495b      	ldr	r1, [pc, #364]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d109      	bne.n	8001b04 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fd47 	bl	8002588 <RCC_SetFlashLatencyFromMSIRange>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e343      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b04:	f000 fc4a 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b52      	ldr	r3, [pc, #328]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	091b      	lsrs	r3, r3, #4
 8001b10:	f003 030f 	and.w	r3, r3, #15
 8001b14:	4950      	ldr	r1, [pc, #320]	@ (8001c58 <HAL_RCC_OscConfig+0x274>)
 8001b16:	5ccb      	ldrb	r3, [r1, r3]
 8001b18:	f003 031f 	and.w	r3, r3, #31
 8001b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b20:	4a4e      	ldr	r2, [pc, #312]	@ (8001c5c <HAL_RCC_OscConfig+0x278>)
 8001b22:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b24:	4b4e      	ldr	r3, [pc, #312]	@ (8001c60 <HAL_RCC_OscConfig+0x27c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff f8e3 	bl	8000cf4 <HAL_InitTick>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d052      	beq.n	8001bde <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	e327      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d032      	beq.n	8001baa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001b44:	4b43      	ldr	r3, [pc, #268]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a42      	ldr	r2, [pc, #264]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b50:	f7ff fae8 	bl	8001124 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b58:	f7ff fae4 	bl	8001124 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e310      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0f0      	beq.n	8001b58 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b76:	4b37      	ldr	r3, [pc, #220]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a36      	ldr	r2, [pc, #216]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b7c:	f043 0308 	orr.w	r3, r3, #8
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	4b34      	ldr	r3, [pc, #208]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	4931      	ldr	r1, [pc, #196]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b94:	4b2f      	ldr	r3, [pc, #188]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	492c      	ldr	r1, [pc, #176]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	604b      	str	r3, [r1, #4]
 8001ba8:	e01a      	b.n	8001be0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001baa:	4b2a      	ldr	r3, [pc, #168]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a29      	ldr	r2, [pc, #164]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bb0:	f023 0301 	bic.w	r3, r3, #1
 8001bb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bb6:	f7ff fab5 	bl	8001124 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bbe:	f7ff fab1 	bl	8001124 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e2dd      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001bd0:	4b20      	ldr	r3, [pc, #128]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1f0      	bne.n	8001bbe <HAL_RCC_OscConfig+0x1da>
 8001bdc:	e000      	b.n	8001be0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bde:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d074      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2b08      	cmp	r3, #8
 8001bf0:	d005      	beq.n	8001bfe <HAL_RCC_OscConfig+0x21a>
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	2b0c      	cmp	r3, #12
 8001bf6:	d10e      	bne.n	8001c16 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	d10b      	bne.n	8001c16 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d064      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x2f0>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d160      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e2ba      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c1e:	d106      	bne.n	8001c2e <HAL_RCC_OscConfig+0x24a>
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c2a:	6013      	str	r3, [r2, #0]
 8001c2c:	e026      	b.n	8001c7c <HAL_RCC_OscConfig+0x298>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c36:	d115      	bne.n	8001c64 <HAL_RCC_OscConfig+0x280>
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a05      	ldr	r2, [pc, #20]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c3e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	4b03      	ldr	r3, [pc, #12]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a02      	ldr	r2, [pc, #8]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001c4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c4e:	6013      	str	r3, [r2, #0]
 8001c50:	e014      	b.n	8001c7c <HAL_RCC_OscConfig+0x298>
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	080076a4 	.word	0x080076a4
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000004 	.word	0x20000004
 8001c64:	4ba0      	ldr	r3, [pc, #640]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a9f      	ldr	r2, [pc, #636]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c6e:	6013      	str	r3, [r2, #0]
 8001c70:	4b9d      	ldr	r3, [pc, #628]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a9c      	ldr	r2, [pc, #624]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d013      	beq.n	8001cac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c84:	f7ff fa4e 	bl	8001124 <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c8c:	f7ff fa4a 	bl	8001124 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b64      	cmp	r3, #100	@ 0x64
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e276      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c9e:	4b92      	ldr	r3, [pc, #584]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f0      	beq.n	8001c8c <HAL_RCC_OscConfig+0x2a8>
 8001caa:	e014      	b.n	8001cd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cac:	f7ff fa3a 	bl	8001124 <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cb4:	f7ff fa36 	bl	8001124 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b64      	cmp	r3, #100	@ 0x64
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e262      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cc6:	4b88      	ldr	r3, [pc, #544]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1f0      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x2d0>
 8001cd2:	e000      	b.n	8001cd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d060      	beq.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d005      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x310>
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	2b0c      	cmp	r3, #12
 8001cec:	d119      	bne.n	8001d22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d116      	bne.n	8001d22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d005      	beq.n	8001d0c <HAL_RCC_OscConfig+0x328>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e23f      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d0c:	4b76      	ldr	r3, [pc, #472]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	061b      	lsls	r3, r3, #24
 8001d1a:	4973      	ldr	r1, [pc, #460]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d20:	e040      	b.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d023      	beq.n	8001d72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d36:	f7ff f9f5 	bl	8001124 <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d3e:	f7ff f9f1 	bl	8001124 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e21d      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d50:	4b65      	ldr	r3, [pc, #404]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d0f0      	beq.n	8001d3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5c:	4b62      	ldr	r3, [pc, #392]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	061b      	lsls	r3, r3, #24
 8001d6a:	495f      	ldr	r1, [pc, #380]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
 8001d70:	e018      	b.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d72:	4b5d      	ldr	r3, [pc, #372]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a5c      	ldr	r2, [pc, #368]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7e:	f7ff f9d1 	bl	8001124 <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d86:	f7ff f9cd 	bl	8001124 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e1f9      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d98:	4b53      	ldr	r3, [pc, #332]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1f0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0308 	and.w	r3, r3, #8
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d03c      	beq.n	8001e2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	695b      	ldr	r3, [r3, #20]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d01c      	beq.n	8001df2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001db8:	4b4b      	ldr	r3, [pc, #300]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dbe:	4a4a      	ldr	r2, [pc, #296]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dc8:	f7ff f9ac 	bl	8001124 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd0:	f7ff f9a8 	bl	8001124 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e1d4      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001de2:	4b41      	ldr	r3, [pc, #260]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0ef      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x3ec>
 8001df0:	e01b      	b.n	8001e2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001df2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001dfa:	f023 0301 	bic.w	r3, r3, #1
 8001dfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e02:	f7ff f98f 	bl	8001124 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0a:	f7ff f98b 	bl	8001124 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e1b7      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e1c:	4b32      	ldr	r3, [pc, #200]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ef      	bne.n	8001e0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80a6 	beq.w	8001f84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d10d      	bne.n	8001e64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e48:	4b27      	ldr	r3, [pc, #156]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4c:	4a26      	ldr	r2, [pc, #152]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e54:	4b24      	ldr	r3, [pc, #144]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e60:	2301      	movs	r3, #1
 8001e62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e64:	4b21      	ldr	r3, [pc, #132]	@ (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d118      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e70:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a1d      	ldr	r2, [pc, #116]	@ (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e7c:	f7ff f952 	bl	8001124 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e84:	f7ff f94e 	bl	8001124 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e17a      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <HAL_RCC_OscConfig+0x508>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d108      	bne.n	8001ebc <HAL_RCC_OscConfig+0x4d8>
 8001eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001eba:	e029      	b.n	8001f10 <HAL_RCC_OscConfig+0x52c>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2b05      	cmp	r3, #5
 8001ec2:	d115      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x50c>
 8001ec4:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eca:	4a07      	ldr	r2, [pc, #28]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eda:	4a03      	ldr	r2, [pc, #12]	@ (8001ee8 <HAL_RCC_OscConfig+0x504>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ee4:	e014      	b.n	8001f10 <HAL_RCC_OscConfig+0x52c>
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40007000 	.word	0x40007000
 8001ef0:	4b9c      	ldr	r3, [pc, #624]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef6:	4a9b      	ldr	r2, [pc, #620]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001ef8:	f023 0301 	bic.w	r3, r3, #1
 8001efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f00:	4b98      	ldr	r3, [pc, #608]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f06:	4a97      	ldr	r2, [pc, #604]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f08:	f023 0304 	bic.w	r3, r3, #4
 8001f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d016      	beq.n	8001f46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f18:	f7ff f904 	bl	8001124 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f20:	f7ff f900 	bl	8001124 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e12a      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f36:	4b8b      	ldr	r3, [pc, #556]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0ed      	beq.n	8001f20 <HAL_RCC_OscConfig+0x53c>
 8001f44:	e015      	b.n	8001f72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f46:	f7ff f8ed 	bl	8001124 <HAL_GetTick>
 8001f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f4c:	e00a      	b.n	8001f64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f4e:	f7ff f8e9 	bl	8001124 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e113      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f64:	4b7f      	ldr	r3, [pc, #508]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1ed      	bne.n	8001f4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f72:	7ffb      	ldrb	r3, [r7, #31]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d105      	bne.n	8001f84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f78:	4b7a      	ldr	r3, [pc, #488]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7c:	4a79      	ldr	r2, [pc, #484]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f82:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80fe 	beq.w	800218a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	f040 80d0 	bne.w	8002138 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f98:	4b72      	ldr	r3, [pc, #456]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	f003 0203 	and.w	r2, r3, #3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d130      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d127      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fc8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d11f      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001fd8:	2a07      	cmp	r2, #7
 8001fda:	bf14      	ite	ne
 8001fdc:	2201      	movne	r2, #1
 8001fde:	2200      	moveq	r2, #0
 8001fe0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d113      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ff0:	085b      	lsrs	r3, r3, #1
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d109      	bne.n	800200e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002004:	085b      	lsrs	r3, r3, #1
 8002006:	3b01      	subs	r3, #1
 8002008:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800200a:	429a      	cmp	r2, r3
 800200c:	d06e      	beq.n	80020ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2b0c      	cmp	r3, #12
 8002012:	d069      	beq.n	80020e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002014:	4b53      	ldr	r3, [pc, #332]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d105      	bne.n	800202c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002020:	4b50      	ldr	r3, [pc, #320]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0ad      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002030:	4b4c      	ldr	r3, [pc, #304]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a4b      	ldr	r2, [pc, #300]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002036:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800203a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800203c:	f7ff f872 	bl	8001124 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002044:	f7ff f86e 	bl	8001124 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e09a      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002056:	4b43      	ldr	r3, [pc, #268]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002062:	4b40      	ldr	r3, [pc, #256]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	4b40      	ldr	r3, [pc, #256]	@ (8002168 <HAL_RCC_OscConfig+0x784>)
 8002068:	4013      	ands	r3, r2
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002072:	3a01      	subs	r2, #1
 8002074:	0112      	lsls	r2, r2, #4
 8002076:	4311      	orrs	r1, r2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800207c:	0212      	lsls	r2, r2, #8
 800207e:	4311      	orrs	r1, r2
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002084:	0852      	lsrs	r2, r2, #1
 8002086:	3a01      	subs	r2, #1
 8002088:	0552      	lsls	r2, r2, #21
 800208a:	4311      	orrs	r1, r2
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002090:	0852      	lsrs	r2, r2, #1
 8002092:	3a01      	subs	r2, #1
 8002094:	0652      	lsls	r2, r2, #25
 8002096:	4311      	orrs	r1, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800209c:	0912      	lsrs	r2, r2, #4
 800209e:	0452      	lsls	r2, r2, #17
 80020a0:	430a      	orrs	r2, r1
 80020a2:	4930      	ldr	r1, [pc, #192]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80020a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a2d      	ldr	r2, [pc, #180]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020c0:	f7ff f830 	bl	8001124 <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c8:	f7ff f82c 	bl	8001124 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e058      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020da:	4b22      	ldr	r3, [pc, #136]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0f0      	beq.n	80020c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020e6:	e050      	b.n	800218a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e04f      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d148      	bne.n	800218a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80020f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a19      	ldr	r2, [pc, #100]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 80020fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002102:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002104:	4b17      	ldr	r3, [pc, #92]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	4a16      	ldr	r2, [pc, #88]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 800210a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800210e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002110:	f7ff f808 	bl	8001124 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002118:	f7ff f804 	bl	8001124 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e030      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800212a:	4b0e      	ldr	r3, [pc, #56]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0f0      	beq.n	8002118 <HAL_RCC_OscConfig+0x734>
 8002136:	e028      	b.n	800218a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	2b0c      	cmp	r3, #12
 800213c:	d023      	beq.n	8002186 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800213e:	4b09      	ldr	r3, [pc, #36]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a08      	ldr	r2, [pc, #32]	@ (8002164 <HAL_RCC_OscConfig+0x780>)
 8002144:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214a:	f7fe ffeb 	bl	8001124 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002150:	e00c      	b.n	800216c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002152:	f7fe ffe7 	bl	8001124 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d905      	bls.n	800216c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e013      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
 8002164:	40021000 	.word	0x40021000
 8002168:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <HAL_RCC_OscConfig+0x7b0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1ec      	bne.n	8002152 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002178:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <HAL_RCC_OscConfig+0x7b0>)
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	4905      	ldr	r1, [pc, #20]	@ (8002194 <HAL_RCC_OscConfig+0x7b0>)
 800217e:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <HAL_RCC_OscConfig+0x7b4>)
 8002180:	4013      	ands	r3, r2
 8002182:	60cb      	str	r3, [r1, #12]
 8002184:	e001      	b.n	800218a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40021000 	.word	0x40021000
 8002198:	feeefffc 	.word	0xfeeefffc

0800219c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d101      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0e7      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b0:	4b75      	ldr	r3, [pc, #468]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d910      	bls.n	80021e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021be:	4b72      	ldr	r3, [pc, #456]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f023 0207 	bic.w	r2, r3, #7
 80021c6:	4970      	ldr	r1, [pc, #448]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ce:	4b6e      	ldr	r3, [pc, #440]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d001      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0cf      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d010      	beq.n	800220e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	4b66      	ldr	r3, [pc, #408]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d908      	bls.n	800220e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fc:	4b63      	ldr	r3, [pc, #396]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	4960      	ldr	r1, [pc, #384]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800220a:	4313      	orrs	r3, r2
 800220c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d04c      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d107      	bne.n	8002232 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002222:	4b5a      	ldr	r3, [pc, #360]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d121      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e0a6      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b02      	cmp	r3, #2
 8002238:	d107      	bne.n	800224a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800223a:	4b54      	ldr	r3, [pc, #336]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d115      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e09a      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002252:	4b4e      	ldr	r3, [pc, #312]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d109      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e08e      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002262:	4b4a      	ldr	r3, [pc, #296]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e086      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002272:	4b46      	ldr	r3, [pc, #280]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f023 0203 	bic.w	r2, r3, #3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4943      	ldr	r1, [pc, #268]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002280:	4313      	orrs	r3, r2
 8002282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002284:	f7fe ff4e 	bl	8001124 <HAL_GetTick>
 8002288:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228a:	e00a      	b.n	80022a2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800228c:	f7fe ff4a 	bl	8001124 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800229a:	4293      	cmp	r3, r2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e06e      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	4b3a      	ldr	r3, [pc, #232]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 020c 	and.w	r2, r3, #12
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d1eb      	bne.n	800228c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d010      	beq.n	80022e2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	4b31      	ldr	r3, [pc, #196]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d208      	bcs.n	80022e2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022d0:	4b2e      	ldr	r3, [pc, #184]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	492b      	ldr	r1, [pc, #172]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022e2:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d210      	bcs.n	8002312 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f0:	4b25      	ldr	r3, [pc, #148]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f023 0207 	bic.w	r2, r3, #7
 80022f8:	4923      	ldr	r1, [pc, #140]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002300:	4b21      	ldr	r3, [pc, #132]	@ (8002388 <HAL_RCC_ClockConfig+0x1ec>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	429a      	cmp	r2, r3
 800230c:	d001      	beq.n	8002312 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e036      	b.n	8002380 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	2b00      	cmp	r3, #0
 800231c:	d008      	beq.n	8002330 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800231e:	4b1b      	ldr	r3, [pc, #108]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	4918      	ldr	r1, [pc, #96]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800232c:	4313      	orrs	r3, r2
 800232e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b00      	cmp	r3, #0
 800233a:	d009      	beq.n	8002350 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800233c:	4b13      	ldr	r3, [pc, #76]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	4910      	ldr	r1, [pc, #64]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 800234c:	4313      	orrs	r3, r2
 800234e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002350:	f000 f824 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8002354:	4602      	mov	r2, r0
 8002356:	4b0d      	ldr	r3, [pc, #52]	@ (800238c <HAL_RCC_ClockConfig+0x1f0>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	091b      	lsrs	r3, r3, #4
 800235c:	f003 030f 	and.w	r3, r3, #15
 8002360:	490b      	ldr	r1, [pc, #44]	@ (8002390 <HAL_RCC_ClockConfig+0x1f4>)
 8002362:	5ccb      	ldrb	r3, [r1, r3]
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
 800236c:	4a09      	ldr	r2, [pc, #36]	@ (8002394 <HAL_RCC_ClockConfig+0x1f8>)
 800236e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002370:	4b09      	ldr	r3, [pc, #36]	@ (8002398 <HAL_RCC_ClockConfig+0x1fc>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe fcbd 	bl	8000cf4 <HAL_InitTick>
 800237a:	4603      	mov	r3, r0
 800237c:	72fb      	strb	r3, [r7, #11]

  return status;
 800237e:	7afb      	ldrb	r3, [r7, #11]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40022000 	.word	0x40022000
 800238c:	40021000 	.word	0x40021000
 8002390:	080076a4 	.word	0x080076a4
 8002394:	20000000 	.word	0x20000000
 8002398:	20000004 	.word	0x20000004

0800239c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800239c:	b480      	push	{r7}
 800239e:	b089      	sub	sp, #36	@ 0x24
 80023a0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	61fb      	str	r3, [r7, #28]
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023aa:	4b3e      	ldr	r3, [pc, #248]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 030c 	and.w	r3, r3, #12
 80023b2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023b4:	4b3b      	ldr	r3, [pc, #236]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_GetSysClockFreq+0x34>
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	2b0c      	cmp	r3, #12
 80023c8:	d121      	bne.n	800240e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d11e      	bne.n	800240e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023d0:	4b34      	ldr	r3, [pc, #208]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d107      	bne.n	80023ec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023dc:	4b31      	ldr	r3, [pc, #196]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023e2:	0a1b      	lsrs	r3, r3, #8
 80023e4:	f003 030f 	and.w	r3, r3, #15
 80023e8:	61fb      	str	r3, [r7, #28]
 80023ea:	e005      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023ec:	4b2d      	ldr	r3, [pc, #180]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80023f8:	4a2b      	ldr	r2, [pc, #172]	@ (80024a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002400:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800240c:	e00a      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	2b04      	cmp	r3, #4
 8002412:	d102      	bne.n	800241a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002414:	4b25      	ldr	r3, [pc, #148]	@ (80024ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	e004      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	2b08      	cmp	r3, #8
 800241e:	d101      	bne.n	8002424 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002420:	4b23      	ldr	r3, [pc, #140]	@ (80024b0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002422:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2b0c      	cmp	r3, #12
 8002428:	d134      	bne.n	8002494 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800242a:	4b1e      	ldr	r3, [pc, #120]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	2b02      	cmp	r3, #2
 8002438:	d003      	beq.n	8002442 <HAL_RCC_GetSysClockFreq+0xa6>
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b03      	cmp	r3, #3
 800243e:	d003      	beq.n	8002448 <HAL_RCC_GetSysClockFreq+0xac>
 8002440:	e005      	b.n	800244e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002442:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <HAL_RCC_GetSysClockFreq+0x110>)
 8002444:	617b      	str	r3, [r7, #20]
      break;
 8002446:	e005      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002448:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <HAL_RCC_GetSysClockFreq+0x114>)
 800244a:	617b      	str	r3, [r7, #20]
      break;
 800244c:	e002      	b.n	8002454 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	617b      	str	r3, [r7, #20]
      break;
 8002452:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002454:	4b13      	ldr	r3, [pc, #76]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	3301      	adds	r3, #1
 8002460:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002462:	4b10      	ldr	r3, [pc, #64]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	fb03 f202 	mul.w	r2, r3, r2
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	fbb2 f3f3 	udiv	r3, r2, r3
 8002478:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800247a:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	0e5b      	lsrs	r3, r3, #25
 8002480:	f003 0303 	and.w	r3, r3, #3
 8002484:	3301      	adds	r3, #1
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002494:	69bb      	ldr	r3, [r7, #24]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3724      	adds	r7, #36	@ 0x24
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	080076bc 	.word	0x080076bc
 80024ac:	00f42400 	.word	0x00f42400
 80024b0:	007a1200 	.word	0x007a1200

080024b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024b8:	4b03      	ldr	r3, [pc, #12]	@ (80024c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80024ba:	681b      	ldr	r3, [r3, #0]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	20000000 	.word	0x20000000

080024cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80024d0:	f7ff fff0 	bl	80024b4 <HAL_RCC_GetHCLKFreq>
 80024d4:	4602      	mov	r2, r0
 80024d6:	4b06      	ldr	r3, [pc, #24]	@ (80024f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	0a1b      	lsrs	r3, r3, #8
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	4904      	ldr	r1, [pc, #16]	@ (80024f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80024e2:	5ccb      	ldrb	r3, [r1, r3]
 80024e4:	f003 031f 	and.w	r3, r3, #31
 80024e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40021000 	.word	0x40021000
 80024f4:	080076b4 	.word	0x080076b4

080024f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80024fc:	f7ff ffda 	bl	80024b4 <HAL_RCC_GetHCLKFreq>
 8002500:	4602      	mov	r2, r0
 8002502:	4b06      	ldr	r3, [pc, #24]	@ (800251c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	0adb      	lsrs	r3, r3, #11
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	4904      	ldr	r1, [pc, #16]	@ (8002520 <HAL_RCC_GetPCLK2Freq+0x28>)
 800250e:	5ccb      	ldrb	r3, [r1, r3]
 8002510:	f003 031f 	and.w	r3, r3, #31
 8002514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40021000 	.word	0x40021000
 8002520:	080076b4 	.word	0x080076b4

08002524 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	220f      	movs	r2, #15
 8002532:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002534:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <HAL_RCC_GetClockConfig+0x5c>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 0203 	and.w	r2, r3, #3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002540:	4b0f      	ldr	r3, [pc, #60]	@ (8002580 <HAL_RCC_GetClockConfig+0x5c>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <HAL_RCC_GetClockConfig+0x5c>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002558:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <HAL_RCC_GetClockConfig+0x5c>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	08db      	lsrs	r3, r3, #3
 800255e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002566:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <HAL_RCC_GetClockConfig+0x60>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0207 	and.w	r2, r3, #7
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	601a      	str	r2, [r3, #0]
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	40021000 	.word	0x40021000
 8002584:	40022000 	.word	0x40022000

08002588 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002594:	4b2a      	ldr	r3, [pc, #168]	@ (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025a0:	f7ff f9bc 	bl	800191c <HAL_PWREx_GetVoltageRange>
 80025a4:	6178      	str	r0, [r7, #20]
 80025a6:	e014      	b.n	80025d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025a8:	4b25      	ldr	r3, [pc, #148]	@ (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ac:	4a24      	ldr	r2, [pc, #144]	@ (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80025b4:	4b22      	ldr	r3, [pc, #136]	@ (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80025c0:	f7ff f9ac 	bl	800191c <HAL_PWREx_GetVoltageRange>
 80025c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80025c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025d8:	d10b      	bne.n	80025f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b80      	cmp	r3, #128	@ 0x80
 80025de:	d919      	bls.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80025e4:	d902      	bls.n	80025ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025e6:	2302      	movs	r3, #2
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	e013      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025ec:	2301      	movs	r3, #1
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	e010      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b80      	cmp	r3, #128	@ 0x80
 80025f6:	d902      	bls.n	80025fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025f8:	2303      	movs	r3, #3
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	e00a      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b80      	cmp	r3, #128	@ 0x80
 8002602:	d102      	bne.n	800260a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002604:	2302      	movs	r3, #2
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	e004      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2b70      	cmp	r3, #112	@ 0x70
 800260e:	d101      	bne.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002610:	2301      	movs	r3, #1
 8002612:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f023 0207 	bic.w	r2, r3, #7
 800261c:	4909      	ldr	r1, [pc, #36]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002624:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	429a      	cmp	r2, r3
 8002630:	d001      	beq.n	8002636 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40021000 	.word	0x40021000
 8002644:	40022000 	.word	0x40022000

08002648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002650:	2300      	movs	r3, #0
 8002652:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002654:	2300      	movs	r3, #0
 8002656:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002660:	2b00      	cmp	r3, #0
 8002662:	d041      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002668:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800266c:	d02a      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800266e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002672:	d824      	bhi.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002674:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002678:	d008      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800267a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800267e:	d81e      	bhi.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00a      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002684:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002688:	d010      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800268a:	e018      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800268c:	4b86      	ldr	r3, [pc, #536]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4a85      	ldr	r2, [pc, #532]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002692:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002696:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002698:	e015      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	3304      	adds	r3, #4
 800269e:	2100      	movs	r1, #0
 80026a0:	4618      	mov	r0, r3
 80026a2:	f001 f829 	bl	80036f8 <RCCEx_PLLSAI1_Config>
 80026a6:	4603      	mov	r3, r0
 80026a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026aa:	e00c      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3320      	adds	r3, #32
 80026b0:	2100      	movs	r1, #0
 80026b2:	4618      	mov	r0, r3
 80026b4:	f001 f914 	bl	80038e0 <RCCEx_PLLSAI2_Config>
 80026b8:	4603      	mov	r3, r0
 80026ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026bc:	e003      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	74fb      	strb	r3, [r7, #19]
      break;
 80026c2:	e000      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80026c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026c6:	7cfb      	ldrb	r3, [r7, #19]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10b      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026cc:	4b76      	ldr	r3, [pc, #472]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026da:	4973      	ldr	r1, [pc, #460]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80026e2:	e001      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026e4:	7cfb      	ldrb	r3, [r7, #19]
 80026e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d041      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80026fc:	d02a      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80026fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002702:	d824      	bhi.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002704:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002708:	d008      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800270a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800270e:	d81e      	bhi.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002714:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002718:	d010      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800271a:	e018      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800271c:	4b62      	ldr	r3, [pc, #392]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4a61      	ldr	r2, [pc, #388]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002726:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002728:	e015      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	3304      	adds	r3, #4
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f000 ffe1 	bl	80036f8 <RCCEx_PLLSAI1_Config>
 8002736:	4603      	mov	r3, r0
 8002738:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800273a:	e00c      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3320      	adds	r3, #32
 8002740:	2100      	movs	r1, #0
 8002742:	4618      	mov	r0, r3
 8002744:	f001 f8cc 	bl	80038e0 <RCCEx_PLLSAI2_Config>
 8002748:	4603      	mov	r3, r0
 800274a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800274c:	e003      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	74fb      	strb	r3, [r7, #19]
      break;
 8002752:	e000      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002756:	7cfb      	ldrb	r3, [r7, #19]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10b      	bne.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800275c:	4b52      	ldr	r3, [pc, #328]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800275e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002762:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800276a:	494f      	ldr	r1, [pc, #316]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800276c:	4313      	orrs	r3, r2
 800276e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002772:	e001      	b.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002774:	7cfb      	ldrb	r3, [r7, #19]
 8002776:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 80a0 	beq.w	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002786:	2300      	movs	r3, #0
 8002788:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800278a:	4b47      	ldr	r3, [pc, #284]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800278c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800279a:	2300      	movs	r3, #0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00d      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027a0:	4b41      	ldr	r3, [pc, #260]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a4:	4a40      	ldr	r2, [pc, #256]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80027ac:	4b3e      	ldr	r3, [pc, #248]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027b8:	2301      	movs	r3, #1
 80027ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027bc:	4b3b      	ldr	r3, [pc, #236]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a3a      	ldr	r2, [pc, #232]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027c8:	f7fe fcac 	bl	8001124 <HAL_GetTick>
 80027cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027ce:	e009      	b.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d0:	f7fe fca8 	bl	8001124 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d902      	bls.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	74fb      	strb	r3, [r7, #19]
        break;
 80027e2:	e005      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027e4:	4b31      	ldr	r3, [pc, #196]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d0ef      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80027f0:	7cfb      	ldrb	r3, [r7, #19]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d15c      	bne.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80027f6:	4b2c      	ldr	r3, [pc, #176]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002800:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d01f      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	429a      	cmp	r2, r3
 8002812:	d019      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002814:	4b24      	ldr	r3, [pc, #144]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800281e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002820:	4b21      	ldr	r3, [pc, #132]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002826:	4a20      	ldr	r2, [pc, #128]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002830:	4b1d      	ldr	r3, [pc, #116]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002836:	4a1c      	ldr	r2, [pc, #112]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002838:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800283c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002840:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d016      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002852:	f7fe fc67 	bl	8001124 <HAL_GetTick>
 8002856:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002858:	e00b      	b.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285a:	f7fe fc63 	bl	8001124 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002868:	4293      	cmp	r3, r2
 800286a:	d902      	bls.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	74fb      	strb	r3, [r7, #19]
            break;
 8002870:	e006      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002872:	4b0d      	ldr	r3, [pc, #52]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0ec      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002880:	7cfb      	ldrb	r3, [r7, #19]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10c      	bne.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002886:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002896:	4904      	ldr	r1, [pc, #16]	@ (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002898:	4313      	orrs	r3, r2
 800289a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800289e:	e009      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028a0:	7cfb      	ldrb	r3, [r7, #19]
 80028a2:	74bb      	strb	r3, [r7, #18]
 80028a4:	e006      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028b0:	7cfb      	ldrb	r3, [r7, #19]
 80028b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028b4:	7c7b      	ldrb	r3, [r7, #17]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d105      	bne.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028ba:	4b9e      	ldr	r3, [pc, #632]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028be:	4a9d      	ldr	r2, [pc, #628]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d00a      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028d2:	4b98      	ldr	r3, [pc, #608]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d8:	f023 0203 	bic.w	r2, r3, #3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e0:	4994      	ldr	r1, [pc, #592]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00a      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028f4:	4b8f      	ldr	r3, [pc, #572]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028fa:	f023 020c 	bic.w	r2, r3, #12
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002902:	498c      	ldr	r1, [pc, #560]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002904:	4313      	orrs	r3, r2
 8002906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00a      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002916:	4b87      	ldr	r3, [pc, #540]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800291c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	4983      	ldr	r1, [pc, #524]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002926:	4313      	orrs	r3, r2
 8002928:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00a      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002938:	4b7e      	ldr	r3, [pc, #504]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800293e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	497b      	ldr	r1, [pc, #492]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002948:	4313      	orrs	r3, r2
 800294a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b00      	cmp	r3, #0
 8002958:	d00a      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800295a:	4b76      	ldr	r3, [pc, #472]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800295c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002960:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002968:	4972      	ldr	r1, [pc, #456]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296a:	4313      	orrs	r3, r2
 800296c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00a      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800297c:	4b6d      	ldr	r3, [pc, #436]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002982:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298a:	496a      	ldr	r1, [pc, #424]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298c:	4313      	orrs	r3, r2
 800298e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00a      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800299e:	4b65      	ldr	r3, [pc, #404]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ac:	4961      	ldr	r1, [pc, #388]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00a      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029c0:	4b5c      	ldr	r3, [pc, #368]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ce:	4959      	ldr	r1, [pc, #356]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00a      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029e2:	4b54      	ldr	r3, [pc, #336]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029f0:	4950      	ldr	r1, [pc, #320]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00a      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a04:	4b4b      	ldr	r3, [pc, #300]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a0a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a12:	4948      	ldr	r1, [pc, #288]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00a      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a26:	4b43      	ldr	r3, [pc, #268]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a34:	493f      	ldr	r1, [pc, #252]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d028      	beq.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a48:	4b3a      	ldr	r3, [pc, #232]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a56:	4937      	ldr	r1, [pc, #220]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a66:	d106      	bne.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a68:	4b32      	ldr	r3, [pc, #200]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a31      	ldr	r2, [pc, #196]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a72:	60d3      	str	r3, [r2, #12]
 8002a74:	e011      	b.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a7e:	d10c      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3304      	adds	r3, #4
 8002a84:	2101      	movs	r1, #1
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fe36 	bl	80036f8 <RCCEx_PLLSAI1_Config>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a96:	7cfb      	ldrb	r3, [r7, #19]
 8002a98:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d028      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002aa6:	4b23      	ldr	r3, [pc, #140]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab4:	491f      	ldr	r1, [pc, #124]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ac4:	d106      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	4a1a      	ldr	r2, [pc, #104]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002acc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ad0:	60d3      	str	r3, [r2, #12]
 8002ad2:	e011      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002adc:	d10c      	bne.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 fe07 	bl	80036f8 <RCCEx_PLLSAI1_Config>
 8002aea:	4603      	mov	r3, r0
 8002aec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002aee:	7cfb      	ldrb	r3, [r7, #19]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002af4:	7cfb      	ldrb	r3, [r7, #19]
 8002af6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d02b      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b04:	4b0b      	ldr	r3, [pc, #44]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b12:	4908      	ldr	r1, [pc, #32]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b22:	d109      	bne.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b24:	4b03      	ldr	r3, [pc, #12]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	4a02      	ldr	r2, [pc, #8]	@ (8002b34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b2e:	60d3      	str	r3, [r2, #12]
 8002b30:	e014      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b40:	d10c      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	3304      	adds	r3, #4
 8002b46:	2101      	movs	r1, #1
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fdd5 	bl	80036f8 <RCCEx_PLLSAI1_Config>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b52:	7cfb      	ldrb	r3, [r7, #19]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002b58:	7cfb      	ldrb	r3, [r7, #19]
 8002b5a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d02f      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b68:	4b2b      	ldr	r3, [pc, #172]	@ (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b76:	4928      	ldr	r1, [pc, #160]	@ (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b86:	d10d      	bne.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	2102      	movs	r1, #2
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 fdb2 	bl	80036f8 <RCCEx_PLLSAI1_Config>
 8002b94:	4603      	mov	r3, r0
 8002b96:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b98:	7cfb      	ldrb	r3, [r7, #19]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d014      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002b9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ba0:	74bb      	strb	r3, [r7, #18]
 8002ba2:	e011      	b.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bac:	d10c      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3320      	adds	r3, #32
 8002bb2:	2102      	movs	r1, #2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 fe93 	bl	80038e0 <RCCEx_PLLSAI2_Config>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bbe:	7cfb      	ldrb	r3, [r7, #19]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bc4:	7cfb      	ldrb	r3, [r7, #19]
 8002bc6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002bd4:	4b10      	ldr	r3, [pc, #64]	@ (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bda:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002be2:	490d      	ldr	r1, [pc, #52]	@ (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00b      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002bf6:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bfc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c06:	4904      	ldr	r1, [pc, #16]	@ (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c0e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40021000 	.word	0x40021000

08002c1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c2e:	d13e      	bne.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002c30:	4bb2      	ldr	r3, [pc, #712]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c3a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c42:	d028      	beq.n	8002c96 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c4a:	f200 8542 	bhi.w	80036d2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c54:	d005      	beq.n	8002c62 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c5c:	d00e      	beq.n	8002c7c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002c5e:	f000 bd38 	b.w	80036d2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002c62:	4ba6      	ldr	r3, [pc, #664]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	f040 8532 	bne.w	80036d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8002c72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c76:	61fb      	str	r3, [r7, #28]
      break;
 8002c78:	f000 bd2d 	b.w	80036d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002c7c:	4b9f      	ldr	r3, [pc, #636]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	f040 8527 	bne.w	80036da <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8002c8c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8002c90:	61fb      	str	r3, [r7, #28]
      break;
 8002c92:	f000 bd22 	b.w	80036da <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002c96:	4b99      	ldr	r3, [pc, #612]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ca2:	f040 851c 	bne.w	80036de <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8002ca6:	4b96      	ldr	r3, [pc, #600]	@ (8002f00 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8002ca8:	61fb      	str	r3, [r7, #28]
      break;
 8002caa:	f000 bd18 	b.w	80036de <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cae:	4b93      	ldr	r3, [pc, #588]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b03      	cmp	r3, #3
 8002cbc:	d036      	beq.n	8002d2c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	d840      	bhi.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d003      	beq.n	8002cd2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d020      	beq.n	8002d12 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002cd0:	e039      	b.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002cd2:	4b8a      	ldr	r3, [pc, #552]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d116      	bne.n	8002d0c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002cde:	4b87      	ldr	r3, [pc, #540]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d005      	beq.n	8002cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8002cea:	4b84      	ldr	r3, [pc, #528]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	091b      	lsrs	r3, r3, #4
 8002cf0:	f003 030f 	and.w	r3, r3, #15
 8002cf4:	e005      	b.n	8002d02 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8002cf6:	4b81      	ldr	r3, [pc, #516]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cfc:	0a1b      	lsrs	r3, r3, #8
 8002cfe:	f003 030f 	and.w	r3, r3, #15
 8002d02:	4a80      	ldr	r2, [pc, #512]	@ (8002f04 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8002d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d08:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002d0a:	e01f      	b.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61bb      	str	r3, [r7, #24]
      break;
 8002d10:	e01c      	b.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d12:	4b7a      	ldr	r3, [pc, #488]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d1e:	d102      	bne.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8002d20:	4b79      	ldr	r3, [pc, #484]	@ (8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8002d22:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002d24:	e012      	b.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
      break;
 8002d2a:	e00f      	b.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002d2c:	4b73      	ldr	r3, [pc, #460]	@ (8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d38:	d102      	bne.n	8002d40 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8002d3a:	4b74      	ldr	r3, [pc, #464]	@ (8002f0c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8002d3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002d3e:	e005      	b.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	61bb      	str	r3, [r7, #24]
      break;
 8002d44:	e002      	b.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	61bb      	str	r3, [r7, #24]
      break;
 8002d4a:	bf00      	nop
    }

    switch(PeriphClk)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d52:	f000 80dd 	beq.w	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d5c:	f200 84c1 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d66:	f000 80d3 	beq.w	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d70:	f200 84b7 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d7a:	f000 835f 	beq.w	800343c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d84:	f200 84ad 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d8e:	f000 847e 	beq.w	800368e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d98:	f200 84a3 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002da2:	f000 82cd 	beq.w	8003340 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dac:	f200 8499 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002db6:	f000 80ab 	beq.w	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dc0:	f200 848f 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dca:	f000 8090 	beq.w	8002eee <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd4:	f200 8485 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dde:	d07f      	beq.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002de6:	f200 847c 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002df0:	f000 8403 	beq.w	80035fa <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dfa:	f200 8472 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e04:	f000 83af 	beq.w	8003566 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e0e:	f200 8468 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e18:	f000 8379 	beq.w	800350e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e22:	f200 845e 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b80      	cmp	r3, #128	@ 0x80
 8002e2a:	f000 8344 	beq.w	80034b6 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b80      	cmp	r3, #128	@ 0x80
 8002e32:	f200 8456 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	d84b      	bhi.n	8002ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f000 844f 	beq.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	2b1f      	cmp	r3, #31
 8002e4a:	f200 844a 	bhi.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e54 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8002e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e54:	0800303d 	.word	0x0800303d
 8002e58:	080030ab 	.word	0x080030ab
 8002e5c:	080036e3 	.word	0x080036e3
 8002e60:	0800313f 	.word	0x0800313f
 8002e64:	080036e3 	.word	0x080036e3
 8002e68:	080036e3 	.word	0x080036e3
 8002e6c:	080036e3 	.word	0x080036e3
 8002e70:	080031c5 	.word	0x080031c5
 8002e74:	080036e3 	.word	0x080036e3
 8002e78:	080036e3 	.word	0x080036e3
 8002e7c:	080036e3 	.word	0x080036e3
 8002e80:	080036e3 	.word	0x080036e3
 8002e84:	080036e3 	.word	0x080036e3
 8002e88:	080036e3 	.word	0x080036e3
 8002e8c:	080036e3 	.word	0x080036e3
 8002e90:	0800323d 	.word	0x0800323d
 8002e94:	080036e3 	.word	0x080036e3
 8002e98:	080036e3 	.word	0x080036e3
 8002e9c:	080036e3 	.word	0x080036e3
 8002ea0:	080036e3 	.word	0x080036e3
 8002ea4:	080036e3 	.word	0x080036e3
 8002ea8:	080036e3 	.word	0x080036e3
 8002eac:	080036e3 	.word	0x080036e3
 8002eb0:	080036e3 	.word	0x080036e3
 8002eb4:	080036e3 	.word	0x080036e3
 8002eb8:	080036e3 	.word	0x080036e3
 8002ebc:	080036e3 	.word	0x080036e3
 8002ec0:	080036e3 	.word	0x080036e3
 8002ec4:	080036e3 	.word	0x080036e3
 8002ec8:	080036e3 	.word	0x080036e3
 8002ecc:	080036e3 	.word	0x080036e3
 8002ed0:	080032bf 	.word	0x080032bf
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b40      	cmp	r3, #64	@ 0x40
 8002ed8:	f000 82c1 	beq.w	800345e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8002edc:	f000 bc01 	b.w	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002ee0:	69b9      	ldr	r1, [r7, #24]
 8002ee2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002ee6:	f000 fdd9 	bl	8003a9c <RCCEx_GetSAIxPeriphCLKFreq>
 8002eea:	61f8      	str	r0, [r7, #28]
      break;
 8002eec:	e3fa      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002eee:	69b9      	ldr	r1, [r7, #24]
 8002ef0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002ef4:	f000 fdd2 	bl	8003a9c <RCCEx_GetSAIxPeriphCLKFreq>
 8002ef8:	61f8      	str	r0, [r7, #28]
      break;
 8002efa:	e3f3      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8002efc:	40021000 	.word	0x40021000
 8002f00:	0003d090 	.word	0x0003d090
 8002f04:	080076bc 	.word	0x080076bc
 8002f08:	00f42400 	.word	0x00f42400
 8002f0c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002f10:	4ba9      	ldr	r3, [pc, #676]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f16:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8002f1a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002f22:	d00c      	beq.n	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002f2a:	d87f      	bhi.n	800302c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f32:	d04e      	beq.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f3a:	d01d      	beq.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8002f3c:	e076      	b.n	800302c <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f3e:	4b9e      	ldr	r3, [pc, #632]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d172      	bne.n	8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002f4a:	4b9b      	ldr	r3, [pc, #620]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0308 	and.w	r3, r3, #8
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8002f56:	4b98      	ldr	r3, [pc, #608]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	091b      	lsrs	r3, r3, #4
 8002f5c:	f003 030f 	and.w	r3, r3, #15
 8002f60:	e005      	b.n	8002f6e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8002f62:	4b95      	ldr	r3, [pc, #596]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f68:	0a1b      	lsrs	r3, r3, #8
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	4a93      	ldr	r2, [pc, #588]	@ (80031bc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8002f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f74:	61fb      	str	r3, [r7, #28]
          break;
 8002f76:	e05b      	b.n	8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002f78:	4b8f      	ldr	r3, [pc, #572]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f84:	d156      	bne.n	8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002f86:	4b8c      	ldr	r3, [pc, #560]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f92:	d14f      	bne.n	8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002f94:	4b88      	ldr	r3, [pc, #544]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f9e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	fb03 f202 	mul.w	r2, r3, r2
 8002fa8:	4b83      	ldr	r3, [pc, #524]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	091b      	lsrs	r3, r3, #4
 8002fae:	f003 0307 	and.w	r3, r3, #7
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002fba:	4b7f      	ldr	r3, [pc, #508]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	0d5b      	lsrs	r3, r3, #21
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fce:	61fb      	str	r3, [r7, #28]
          break;
 8002fd0:	e030      	b.n	8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002fd2:	4b79      	ldr	r3, [pc, #484]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fde:	d12b      	bne.n	8003038 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002fe0:	4b75      	ldr	r3, [pc, #468]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fe8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fec:	d124      	bne.n	8003038 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002fee:	4b72      	ldr	r3, [pc, #456]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	0a1b      	lsrs	r3, r3, #8
 8002ff4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ff8:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	fb03 f202 	mul.w	r2, r3, r2
 8003002:	4b6d      	ldr	r3, [pc, #436]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	3301      	adds	r3, #1
 800300e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003012:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003014:	4b68      	ldr	r3, [pc, #416]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	0d5b      	lsrs	r3, r3, #21
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	3301      	adds	r3, #1
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	fbb2 f3f3 	udiv	r3, r2, r3
 8003028:	61fb      	str	r3, [r7, #28]
          break;
 800302a:	e005      	b.n	8003038 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 800302c:	bf00      	nop
 800302e:	e359      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003030:	bf00      	nop
 8003032:	e357      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003034:	bf00      	nop
 8003036:	e355      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003038:	bf00      	nop
        break;
 800303a:	e353      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800303c:	4b5e      	ldr	r3, [pc, #376]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	2b03      	cmp	r3, #3
 800304c:	d827      	bhi.n	800309e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800304e:	a201      	add	r2, pc, #4	@ (adr r2, 8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8003050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003054:	08003065 	.word	0x08003065
 8003058:	0800306d 	.word	0x0800306d
 800305c:	08003075 	.word	0x08003075
 8003060:	08003089 	.word	0x08003089
          frequency = HAL_RCC_GetPCLK2Freq();
 8003064:	f7ff fa48 	bl	80024f8 <HAL_RCC_GetPCLK2Freq>
 8003068:	61f8      	str	r0, [r7, #28]
          break;
 800306a:	e01d      	b.n	80030a8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 800306c:	f7ff f996 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003070:	61f8      	str	r0, [r7, #28]
          break;
 8003072:	e019      	b.n	80030a8 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003074:	4b50      	ldr	r3, [pc, #320]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800307c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003080:	d10f      	bne.n	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8003082:	4b4f      	ldr	r3, [pc, #316]	@ (80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003084:	61fb      	str	r3, [r7, #28]
          break;
 8003086:	e00c      	b.n	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003088:	4b4b      	ldr	r3, [pc, #300]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b02      	cmp	r3, #2
 8003094:	d107      	bne.n	80030a6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003096:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800309a:	61fb      	str	r3, [r7, #28]
          break;
 800309c:	e003      	b.n	80030a6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800309e:	bf00      	nop
 80030a0:	e320      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80030a2:	bf00      	nop
 80030a4:	e31e      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80030a6:	bf00      	nop
        break;
 80030a8:	e31c      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80030aa:	4b43      	ldr	r3, [pc, #268]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b0:	f003 030c 	and.w	r3, r3, #12
 80030b4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	2b0c      	cmp	r3, #12
 80030ba:	d83a      	bhi.n	8003132 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80030bc:	a201      	add	r2, pc, #4	@ (adr r2, 80030c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 80030be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c2:	bf00      	nop
 80030c4:	080030f9 	.word	0x080030f9
 80030c8:	08003133 	.word	0x08003133
 80030cc:	08003133 	.word	0x08003133
 80030d0:	08003133 	.word	0x08003133
 80030d4:	08003101 	.word	0x08003101
 80030d8:	08003133 	.word	0x08003133
 80030dc:	08003133 	.word	0x08003133
 80030e0:	08003133 	.word	0x08003133
 80030e4:	08003109 	.word	0x08003109
 80030e8:	08003133 	.word	0x08003133
 80030ec:	08003133 	.word	0x08003133
 80030f0:	08003133 	.word	0x08003133
 80030f4:	0800311d 	.word	0x0800311d
          frequency = HAL_RCC_GetPCLK1Freq();
 80030f8:	f7ff f9e8 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80030fc:	61f8      	str	r0, [r7, #28]
          break;
 80030fe:	e01d      	b.n	800313c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8003100:	f7ff f94c 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003104:	61f8      	str	r0, [r7, #28]
          break;
 8003106:	e019      	b.n	800313c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003108:	4b2b      	ldr	r3, [pc, #172]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003114:	d10f      	bne.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8003116:	4b2a      	ldr	r3, [pc, #168]	@ (80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003118:	61fb      	str	r3, [r7, #28]
          break;
 800311a:	e00c      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800311c:	4b26      	ldr	r3, [pc, #152]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b02      	cmp	r3, #2
 8003128:	d107      	bne.n	800313a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 800312a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800312e:	61fb      	str	r3, [r7, #28]
          break;
 8003130:	e003      	b.n	800313a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8003132:	bf00      	nop
 8003134:	e2d6      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003136:	bf00      	nop
 8003138:	e2d4      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800313a:	bf00      	nop
        break;
 800313c:	e2d2      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800313e:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003144:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003148:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b30      	cmp	r3, #48	@ 0x30
 800314e:	d021      	beq.n	8003194 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	2b30      	cmp	r3, #48	@ 0x30
 8003154:	d829      	bhi.n	80031aa <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b20      	cmp	r3, #32
 800315a:	d011      	beq.n	8003180 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	2b20      	cmp	r3, #32
 8003160:	d823      	bhi.n	80031aa <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	2b10      	cmp	r3, #16
 800316c:	d004      	beq.n	8003178 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800316e:	e01c      	b.n	80031aa <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003170:	f7ff f9ac 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 8003174:	61f8      	str	r0, [r7, #28]
          break;
 8003176:	e01d      	b.n	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003178:	f7ff f910 	bl	800239c <HAL_RCC_GetSysClockFreq>
 800317c:	61f8      	str	r0, [r7, #28]
          break;
 800317e:	e019      	b.n	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003180:	4b0d      	ldr	r3, [pc, #52]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003188:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318c:	d10f      	bne.n	80031ae <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800318e:	4b0c      	ldr	r3, [pc, #48]	@ (80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003190:	61fb      	str	r3, [r7, #28]
          break;
 8003192:	e00c      	b.n	80031ae <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003194:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d107      	bne.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 80031a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031a6:	61fb      	str	r3, [r7, #28]
          break;
 80031a8:	e003      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 80031aa:	bf00      	nop
 80031ac:	e29a      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80031ae:	bf00      	nop
 80031b0:	e298      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80031b2:	bf00      	nop
        break;
 80031b4:	e296      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80031b6:	bf00      	nop
 80031b8:	40021000 	.word	0x40021000
 80031bc:	080076bc 	.word	0x080076bc
 80031c0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80031c4:	4b9b      	ldr	r3, [pc, #620]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80031c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80031ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80031d4:	d021      	beq.n	800321a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	2bc0      	cmp	r3, #192	@ 0xc0
 80031da:	d829      	bhi.n	8003230 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	2b80      	cmp	r3, #128	@ 0x80
 80031e0:	d011      	beq.n	8003206 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	2b80      	cmp	r3, #128	@ 0x80
 80031e6:	d823      	bhi.n	8003230 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	2b40      	cmp	r3, #64	@ 0x40
 80031f2:	d004      	beq.n	80031fe <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80031f4:	e01c      	b.n	8003230 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031f6:	f7ff f969 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80031fa:	61f8      	str	r0, [r7, #28]
          break;
 80031fc:	e01d      	b.n	800323a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80031fe:	f7ff f8cd 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003202:	61f8      	str	r0, [r7, #28]
          break;
 8003204:	e019      	b.n	800323a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003206:	4b8b      	ldr	r3, [pc, #556]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800320e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003212:	d10f      	bne.n	8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8003214:	4b88      	ldr	r3, [pc, #544]	@ (8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003216:	61fb      	str	r3, [r7, #28]
          break;
 8003218:	e00c      	b.n	8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800321a:	4b86      	ldr	r3, [pc, #536]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800321c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b02      	cmp	r3, #2
 8003226:	d107      	bne.n	8003238 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8003228:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800322c:	61fb      	str	r3, [r7, #28]
          break;
 800322e:	e003      	b.n	8003238 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003230:	bf00      	nop
 8003232:	e257      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003234:	bf00      	nop
 8003236:	e255      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003238:	bf00      	nop
        break;
 800323a:	e253      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800323c:	4b7d      	ldr	r3, [pc, #500]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003246:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800324e:	d025      	beq.n	800329c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003256:	d82c      	bhi.n	80032b2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800325e:	d013      	beq.n	8003288 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003266:	d824      	bhi.n	80032b2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003274:	d004      	beq.n	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003276:	e01c      	b.n	80032b2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003278:	f7ff f928 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 800327c:	61f8      	str	r0, [r7, #28]
          break;
 800327e:	e01d      	b.n	80032bc <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003280:	f7ff f88c 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003284:	61f8      	str	r0, [r7, #28]
          break;
 8003286:	e019      	b.n	80032bc <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003288:	4b6a      	ldr	r3, [pc, #424]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003294:	d10f      	bne.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003296:	4b68      	ldr	r3, [pc, #416]	@ (8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003298:	61fb      	str	r3, [r7, #28]
          break;
 800329a:	e00c      	b.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800329c:	4b65      	ldr	r3, [pc, #404]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800329e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d107      	bne.n	80032ba <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 80032aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ae:	61fb      	str	r3, [r7, #28]
          break;
 80032b0:	e003      	b.n	80032ba <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 80032b2:	bf00      	nop
 80032b4:	e216      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80032b6:	bf00      	nop
 80032b8:	e214      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80032ba:	bf00      	nop
        break;
 80032bc:	e212      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80032be:	4b5d      	ldr	r3, [pc, #372]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80032c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80032c8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032d0:	d025      	beq.n	800331e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032d8:	d82c      	bhi.n	8003334 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032e0:	d013      	beq.n	800330a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032e8:	d824      	bhi.n	8003334 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d004      	beq.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032f6:	d004      	beq.n	8003302 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80032f8:	e01c      	b.n	8003334 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80032fa:	f7ff f8e7 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80032fe:	61f8      	str	r0, [r7, #28]
          break;
 8003300:	e01d      	b.n	800333e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003302:	f7ff f84b 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003306:	61f8      	str	r0, [r7, #28]
          break;
 8003308:	e019      	b.n	800333e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800330a:	4b4a      	ldr	r3, [pc, #296]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003316:	d10f      	bne.n	8003338 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003318:	4b47      	ldr	r3, [pc, #284]	@ (8003438 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800331a:	61fb      	str	r3, [r7, #28]
          break;
 800331c:	e00c      	b.n	8003338 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800331e:	4b45      	ldr	r3, [pc, #276]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b02      	cmp	r3, #2
 800332a:	d107      	bne.n	800333c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 800332c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003330:	61fb      	str	r3, [r7, #28]
          break;
 8003332:	e003      	b.n	800333c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003334:	bf00      	nop
 8003336:	e1d5      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003338:	bf00      	nop
 800333a:	e1d3      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800333c:	bf00      	nop
        break;
 800333e:	e1d1      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003340:	4b3c      	ldr	r3, [pc, #240]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003346:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800334a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003352:	d00c      	beq.n	800336e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800335a:	d864      	bhi.n	8003426 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003362:	d008      	beq.n	8003376 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800336a:	d030      	beq.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 800336c:	e05b      	b.n	8003426 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800336e:	f7ff f815 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003372:	61f8      	str	r0, [r7, #28]
          break;
 8003374:	e05c      	b.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003376:	4b2f      	ldr	r3, [pc, #188]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800337e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003382:	d152      	bne.n	800342a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003384:	4b2b      	ldr	r3, [pc, #172]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d04c      	beq.n	800342a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003390:	4b28      	ldr	r3, [pc, #160]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	0a1b      	lsrs	r3, r3, #8
 8003396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800339a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	fb03 f202 	mul.w	r2, r3, r2
 80033a4:	4b23      	ldr	r3, [pc, #140]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	091b      	lsrs	r3, r3, #4
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	3301      	adds	r3, #1
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80033b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	0e5b      	lsrs	r3, r3, #25
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	3301      	adds	r3, #1
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ca:	61fb      	str	r3, [r7, #28]
          break;
 80033cc:	e02d      	b.n	800342a <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80033ce:	4b19      	ldr	r3, [pc, #100]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033da:	d128      	bne.n	800342e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80033dc:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d022      	beq.n	800342e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80033e8:	4b12      	ldr	r3, [pc, #72]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	0a1b      	lsrs	r3, r3, #8
 80033ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033f2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	fb03 f202 	mul.w	r2, r3, r2
 80033fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	091b      	lsrs	r3, r3, #4
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	3301      	adds	r3, #1
 8003408:	fbb2 f3f3 	udiv	r3, r2, r3
 800340c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800340e:	4b09      	ldr	r3, [pc, #36]	@ (8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	0e5b      	lsrs	r3, r3, #25
 8003414:	f003 0303 	and.w	r3, r3, #3
 8003418:	3301      	adds	r3, #1
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003422:	61fb      	str	r3, [r7, #28]
          break;
 8003424:	e003      	b.n	800342e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003426:	bf00      	nop
 8003428:	e15c      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800342a:	bf00      	nop
 800342c:	e15a      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800342e:	bf00      	nop
        break;
 8003430:	e158      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800343c:	4b9d      	ldr	r3, [pc, #628]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003442:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003446:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d103      	bne.n	8003456 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800344e:	f7ff f853 	bl	80024f8 <HAL_RCC_GetPCLK2Freq>
 8003452:	61f8      	str	r0, [r7, #28]
        break;
 8003454:	e146      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003456:	f7fe ffa1 	bl	800239c <HAL_RCC_GetSysClockFreq>
 800345a:	61f8      	str	r0, [r7, #28]
        break;
 800345c:	e142      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800345e:	4b95      	ldr	r3, [pc, #596]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003464:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003468:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003470:	d013      	beq.n	800349a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003478:	d819      	bhi.n	80034ae <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d004      	beq.n	800348a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003486:	d004      	beq.n	8003492 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003488:	e011      	b.n	80034ae <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 800348a:	f7ff f81f 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 800348e:	61f8      	str	r0, [r7, #28]
          break;
 8003490:	e010      	b.n	80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003492:	f7fe ff83 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003496:	61f8      	str	r0, [r7, #28]
          break;
 8003498:	e00c      	b.n	80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800349a:	4b86      	ldr	r3, [pc, #536]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034a6:	d104      	bne.n	80034b2 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 80034a8:	4b83      	ldr	r3, [pc, #524]	@ (80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80034aa:	61fb      	str	r3, [r7, #28]
          break;
 80034ac:	e001      	b.n	80034b2 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 80034ae:	bf00      	nop
 80034b0:	e118      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80034b2:	bf00      	nop
        break;
 80034b4:	e116      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80034b6:	4b7f      	ldr	r3, [pc, #508]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80034b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80034c0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034c8:	d013      	beq.n	80034f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034d0:	d819      	bhi.n	8003506 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d004      	beq.n	80034e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034de:	d004      	beq.n	80034ea <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80034e0:	e011      	b.n	8003506 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80034e2:	f7fe fff3 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80034e6:	61f8      	str	r0, [r7, #28]
          break;
 80034e8:	e010      	b.n	800350c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80034ea:	f7fe ff57 	bl	800239c <HAL_RCC_GetSysClockFreq>
 80034ee:	61f8      	str	r0, [r7, #28]
          break;
 80034f0:	e00c      	b.n	800350c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034f2:	4b70      	ldr	r3, [pc, #448]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034fe:	d104      	bne.n	800350a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003500:	4b6d      	ldr	r3, [pc, #436]	@ (80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003502:	61fb      	str	r3, [r7, #28]
          break;
 8003504:	e001      	b.n	800350a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003506:	bf00      	nop
 8003508:	e0ec      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800350a:	bf00      	nop
        break;
 800350c:	e0ea      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800350e:	4b69      	ldr	r3, [pc, #420]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003514:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003518:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003520:	d013      	beq.n	800354a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003528:	d819      	bhi.n	800355e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d004      	beq.n	800353a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003536:	d004      	beq.n	8003542 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003538:	e011      	b.n	800355e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 800353a:	f7fe ffc7 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 800353e:	61f8      	str	r0, [r7, #28]
          break;
 8003540:	e010      	b.n	8003564 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003542:	f7fe ff2b 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8003546:	61f8      	str	r0, [r7, #28]
          break;
 8003548:	e00c      	b.n	8003564 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800354a:	4b5a      	ldr	r3, [pc, #360]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003552:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003556:	d104      	bne.n	8003562 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003558:	4b57      	ldr	r3, [pc, #348]	@ (80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800355a:	61fb      	str	r3, [r7, #28]
          break;
 800355c:	e001      	b.n	8003562 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800355e:	bf00      	nop
 8003560:	e0c0      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003562:	bf00      	nop
        break;
 8003564:	e0be      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003566:	4b53      	ldr	r3, [pc, #332]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003570:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003578:	d02c      	beq.n	80035d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003580:	d833      	bhi.n	80035ea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003588:	d01a      	beq.n	80035c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003590:	d82b      	bhi.n	80035ea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d004      	beq.n	80035a2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800359e:	d004      	beq.n	80035aa <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 80035a0:	e023      	b.n	80035ea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 80035a2:	f7fe ff93 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80035a6:	61f8      	str	r0, [r7, #28]
          break;
 80035a8:	e026      	b.n	80035f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80035aa:	4b42      	ldr	r3, [pc, #264]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80035ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d11a      	bne.n	80035ee <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 80035b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80035bc:	61fb      	str	r3, [r7, #28]
          break;
 80035be:	e016      	b.n	80035ee <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80035c0:	4b3c      	ldr	r3, [pc, #240]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035cc:	d111      	bne.n	80035f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 80035ce:	4b3a      	ldr	r3, [pc, #232]	@ (80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80035d0:	61fb      	str	r3, [r7, #28]
          break;
 80035d2:	e00e      	b.n	80035f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80035d4:	4b37      	ldr	r3, [pc, #220]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d109      	bne.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 80035e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035e6:	61fb      	str	r3, [r7, #28]
          break;
 80035e8:	e005      	b.n	80035f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80035ea:	bf00      	nop
 80035ec:	e07a      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80035ee:	bf00      	nop
 80035f0:	e078      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80035f2:	bf00      	nop
 80035f4:	e076      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80035f6:	bf00      	nop
        break;
 80035f8:	e074      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80035fa:	4b2e      	ldr	r3, [pc, #184]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80035fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003600:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003604:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800360c:	d02c      	beq.n	8003668 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003614:	d833      	bhi.n	800367e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800361c:	d01a      	beq.n	8003654 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003624:	d82b      	bhi.n	800367e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d004      	beq.n	8003636 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003632:	d004      	beq.n	800363e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003634:	e023      	b.n	800367e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003636:	f7fe ff49 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 800363a:	61f8      	str	r0, [r7, #28]
          break;
 800363c:	e026      	b.n	800368c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800363e:	4b1d      	ldr	r3, [pc, #116]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003640:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b02      	cmp	r3, #2
 800364a:	d11a      	bne.n	8003682 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 800364c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003650:	61fb      	str	r3, [r7, #28]
          break;
 8003652:	e016      	b.n	8003682 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003654:	4b17      	ldr	r3, [pc, #92]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003660:	d111      	bne.n	8003686 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003664:	61fb      	str	r3, [r7, #28]
          break;
 8003666:	e00e      	b.n	8003686 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003668:	4b12      	ldr	r3, [pc, #72]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b02      	cmp	r3, #2
 8003674:	d109      	bne.n	800368a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003676:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800367a:	61fb      	str	r3, [r7, #28]
          break;
 800367c:	e005      	b.n	800368a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800367e:	bf00      	nop
 8003680:	e030      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003682:	bf00      	nop
 8003684:	e02e      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003686:	bf00      	nop
 8003688:	e02c      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800368a:	bf00      	nop
        break;
 800368c:	e02a      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800368e:	4b09      	ldr	r3, [pc, #36]	@ (80036b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003694:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003698:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d004      	beq.n	80036aa <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036a6:	d009      	beq.n	80036bc <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 80036a8:	e012      	b.n	80036d0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80036aa:	f7fe ff0f 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 80036ae:	61f8      	str	r0, [r7, #28]
          break;
 80036b0:	e00e      	b.n	80036d0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80036b2:	bf00      	nop
 80036b4:	40021000 	.word	0x40021000
 80036b8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80036bc:	4b0c      	ldr	r3, [pc, #48]	@ (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036c8:	d101      	bne.n	80036ce <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 80036ca:	4b0a      	ldr	r3, [pc, #40]	@ (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80036cc:	61fb      	str	r3, [r7, #28]
          break;
 80036ce:	bf00      	nop
        break;
 80036d0:	e008      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80036d2:	bf00      	nop
 80036d4:	e006      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80036d6:	bf00      	nop
 80036d8:	e004      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80036da:	bf00      	nop
 80036dc:	e002      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80036de:	bf00      	nop
 80036e0:	e000      	b.n	80036e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80036e2:	bf00      	nop
    }
  }

  return(frequency);
 80036e4:	69fb      	ldr	r3, [r7, #28]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3720      	adds	r7, #32
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40021000 	.word	0x40021000
 80036f4:	00f42400 	.word	0x00f42400

080036f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003706:	4b75      	ldr	r3, [pc, #468]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f003 0303 	and.w	r3, r3, #3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d018      	beq.n	8003744 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003712:	4b72      	ldr	r3, [pc, #456]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	f003 0203 	and.w	r2, r3, #3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d10d      	bne.n	800373e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
       ||
 8003726:	2b00      	cmp	r3, #0
 8003728:	d009      	beq.n	800373e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800372a:	4b6c      	ldr	r3, [pc, #432]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	091b      	lsrs	r3, r3, #4
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
       ||
 800373a:	429a      	cmp	r2, r3
 800373c:	d047      	beq.n	80037ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	73fb      	strb	r3, [r7, #15]
 8003742:	e044      	b.n	80037ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2b03      	cmp	r3, #3
 800374a:	d018      	beq.n	800377e <RCCEx_PLLSAI1_Config+0x86>
 800374c:	2b03      	cmp	r3, #3
 800374e:	d825      	bhi.n	800379c <RCCEx_PLLSAI1_Config+0xa4>
 8003750:	2b01      	cmp	r3, #1
 8003752:	d002      	beq.n	800375a <RCCEx_PLLSAI1_Config+0x62>
 8003754:	2b02      	cmp	r3, #2
 8003756:	d009      	beq.n	800376c <RCCEx_PLLSAI1_Config+0x74>
 8003758:	e020      	b.n	800379c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800375a:	4b60      	ldr	r3, [pc, #384]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d11d      	bne.n	80037a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800376a:	e01a      	b.n	80037a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800376c:	4b5b      	ldr	r3, [pc, #364]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003774:	2b00      	cmp	r3, #0
 8003776:	d116      	bne.n	80037a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800377c:	e013      	b.n	80037a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800377e:	4b57      	ldr	r3, [pc, #348]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10f      	bne.n	80037aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800378a:	4b54      	ldr	r3, [pc, #336]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d109      	bne.n	80037aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800379a:	e006      	b.n	80037aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	73fb      	strb	r3, [r7, #15]
      break;
 80037a0:	e004      	b.n	80037ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037a2:	bf00      	nop
 80037a4:	e002      	b.n	80037ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037a6:	bf00      	nop
 80037a8:	e000      	b.n	80037ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80037aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80037ac:	7bfb      	ldrb	r3, [r7, #15]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10d      	bne.n	80037ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80037b2:	4b4a      	ldr	r3, [pc, #296]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6819      	ldr	r1, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	011b      	lsls	r3, r3, #4
 80037c6:	430b      	orrs	r3, r1
 80037c8:	4944      	ldr	r1, [pc, #272]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80037ce:	7bfb      	ldrb	r3, [r7, #15]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d17d      	bne.n	80038d0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80037d4:	4b41      	ldr	r3, [pc, #260]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a40      	ldr	r2, [pc, #256]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80037da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80037de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037e0:	f7fd fca0 	bl	8001124 <HAL_GetTick>
 80037e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80037e6:	e009      	b.n	80037fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037e8:	f7fd fc9c 	bl	8001124 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d902      	bls.n	80037fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	73fb      	strb	r3, [r7, #15]
        break;
 80037fa:	e005      	b.n	8003808 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80037fc:	4b37      	ldr	r3, [pc, #220]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1ef      	bne.n	80037e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d160      	bne.n	80038d0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d111      	bne.n	8003838 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003814:	4b31      	ldr	r3, [pc, #196]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800381c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6892      	ldr	r2, [r2, #8]
 8003824:	0211      	lsls	r1, r2, #8
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	68d2      	ldr	r2, [r2, #12]
 800382a:	0912      	lsrs	r2, r2, #4
 800382c:	0452      	lsls	r2, r2, #17
 800382e:	430a      	orrs	r2, r1
 8003830:	492a      	ldr	r1, [pc, #168]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003832:	4313      	orrs	r3, r2
 8003834:	610b      	str	r3, [r1, #16]
 8003836:	e027      	b.n	8003888 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d112      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800383e:	4b27      	ldr	r3, [pc, #156]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003846:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6892      	ldr	r2, [r2, #8]
 800384e:	0211      	lsls	r1, r2, #8
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6912      	ldr	r2, [r2, #16]
 8003854:	0852      	lsrs	r2, r2, #1
 8003856:	3a01      	subs	r2, #1
 8003858:	0552      	lsls	r2, r2, #21
 800385a:	430a      	orrs	r2, r1
 800385c:	491f      	ldr	r1, [pc, #124]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800385e:	4313      	orrs	r3, r2
 8003860:	610b      	str	r3, [r1, #16]
 8003862:	e011      	b.n	8003888 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003864:	4b1d      	ldr	r3, [pc, #116]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800386c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6892      	ldr	r2, [r2, #8]
 8003874:	0211      	lsls	r1, r2, #8
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6952      	ldr	r2, [r2, #20]
 800387a:	0852      	lsrs	r2, r2, #1
 800387c:	3a01      	subs	r2, #1
 800387e:	0652      	lsls	r2, r2, #25
 8003880:	430a      	orrs	r2, r1
 8003882:	4916      	ldr	r1, [pc, #88]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003884:	4313      	orrs	r3, r2
 8003886:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003888:	4b14      	ldr	r3, [pc, #80]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a13      	ldr	r2, [pc, #76]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800388e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003892:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003894:	f7fd fc46 	bl	8001124 <HAL_GetTick>
 8003898:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800389a:	e009      	b.n	80038b0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800389c:	f7fd fc42 	bl	8001124 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d902      	bls.n	80038b0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	73fb      	strb	r3, [r7, #15]
          break;
 80038ae:	e005      	b.n	80038bc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038b0:	4b0a      	ldr	r3, [pc, #40]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0ef      	beq.n	800389c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80038bc:	7bfb      	ldrb	r3, [r7, #15]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d106      	bne.n	80038d0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80038c2:	4b06      	ldr	r3, [pc, #24]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	4904      	ldr	r1, [pc, #16]	@ (80038dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	40021000 	.word	0x40021000

080038e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d018      	beq.n	800392c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80038fa:	4b67      	ldr	r3, [pc, #412]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	f003 0203 	and.w	r2, r3, #3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d10d      	bne.n	8003926 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
       ||
 800390e:	2b00      	cmp	r3, #0
 8003910:	d009      	beq.n	8003926 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003912:	4b61      	ldr	r3, [pc, #388]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	091b      	lsrs	r3, r3, #4
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	1c5a      	adds	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
       ||
 8003922:	429a      	cmp	r2, r3
 8003924:	d047      	beq.n	80039b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	73fb      	strb	r3, [r7, #15]
 800392a:	e044      	b.n	80039b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b03      	cmp	r3, #3
 8003932:	d018      	beq.n	8003966 <RCCEx_PLLSAI2_Config+0x86>
 8003934:	2b03      	cmp	r3, #3
 8003936:	d825      	bhi.n	8003984 <RCCEx_PLLSAI2_Config+0xa4>
 8003938:	2b01      	cmp	r3, #1
 800393a:	d002      	beq.n	8003942 <RCCEx_PLLSAI2_Config+0x62>
 800393c:	2b02      	cmp	r3, #2
 800393e:	d009      	beq.n	8003954 <RCCEx_PLLSAI2_Config+0x74>
 8003940:	e020      	b.n	8003984 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003942:	4b55      	ldr	r3, [pc, #340]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d11d      	bne.n	800398a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003952:	e01a      	b.n	800398a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003954:	4b50      	ldr	r3, [pc, #320]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800395c:	2b00      	cmp	r3, #0
 800395e:	d116      	bne.n	800398e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003964:	e013      	b.n	800398e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003966:	4b4c      	ldr	r3, [pc, #304]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10f      	bne.n	8003992 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003972:	4b49      	ldr	r3, [pc, #292]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d109      	bne.n	8003992 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003982:	e006      	b.n	8003992 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	73fb      	strb	r3, [r7, #15]
      break;
 8003988:	e004      	b.n	8003994 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800398a:	bf00      	nop
 800398c:	e002      	b.n	8003994 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003992:	bf00      	nop
    }

    if(status == HAL_OK)
 8003994:	7bfb      	ldrb	r3, [r7, #15]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10d      	bne.n	80039b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800399a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6819      	ldr	r1, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	3b01      	subs	r3, #1
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	430b      	orrs	r3, r1
 80039b0:	4939      	ldr	r1, [pc, #228]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d167      	bne.n	8003a8c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80039bc:	4b36      	ldr	r3, [pc, #216]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a35      	ldr	r2, [pc, #212]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039c8:	f7fd fbac 	bl	8001124 <HAL_GetTick>
 80039cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80039ce:	e009      	b.n	80039e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80039d0:	f7fd fba8 	bl	8001124 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d902      	bls.n	80039e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	73fb      	strb	r3, [r7, #15]
        break;
 80039e2:	e005      	b.n	80039f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80039e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1ef      	bne.n	80039d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d14a      	bne.n	8003a8c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d111      	bne.n	8003a20 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039fc:	4b26      	ldr	r3, [pc, #152]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6892      	ldr	r2, [r2, #8]
 8003a0c:	0211      	lsls	r1, r2, #8
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	68d2      	ldr	r2, [r2, #12]
 8003a12:	0912      	lsrs	r2, r2, #4
 8003a14:	0452      	lsls	r2, r2, #17
 8003a16:	430a      	orrs	r2, r1
 8003a18:	491f      	ldr	r1, [pc, #124]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	614b      	str	r3, [r1, #20]
 8003a1e:	e011      	b.n	8003a44 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a20:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003a28:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6892      	ldr	r2, [r2, #8]
 8003a30:	0211      	lsls	r1, r2, #8
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6912      	ldr	r2, [r2, #16]
 8003a36:	0852      	lsrs	r2, r2, #1
 8003a38:	3a01      	subs	r2, #1
 8003a3a:	0652      	lsls	r2, r2, #25
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	4916      	ldr	r1, [pc, #88]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a44:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a13      	ldr	r2, [pc, #76]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a50:	f7fd fb68 	bl	8001124 <HAL_GetTick>
 8003a54:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a56:	e009      	b.n	8003a6c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a58:	f7fd fb64 	bl	8001124 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d902      	bls.n	8003a6c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	73fb      	strb	r3, [r7, #15]
          break;
 8003a6a:	e005      	b.n	8003a78 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0ef      	beq.n	8003a58 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a80:	695a      	ldr	r2, [r3, #20]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	4904      	ldr	r1, [pc, #16]	@ (8003a98 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40021000 	.word	0x40021000

08003a9c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b089      	sub	sp, #36	@ 0x24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ab8:	d10c      	bne.n	8003ad4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003aba:	4b6e      	ldr	r3, [pc, #440]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003ac4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003acc:	d112      	bne.n	8003af4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003ace:	4b6a      	ldr	r3, [pc, #424]	@ (8003c78 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003ad0:	61fb      	str	r3, [r7, #28]
 8003ad2:	e00f      	b.n	8003af4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ada:	d10b      	bne.n	8003af4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003adc:	4b65      	ldr	r3, [pc, #404]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8003ae6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003aee:	d101      	bne.n	8003af4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003af0:	4b61      	ldr	r3, [pc, #388]	@ (8003c78 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003af2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f040 80b4 	bne.w	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b06:	d003      	beq.n	8003b10 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b0e:	d135      	bne.n	8003b7c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003b10:	4b58      	ldr	r3, [pc, #352]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b1c:	f040 80a1 	bne.w	8003c62 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8003b20:	4b54      	ldr	r3, [pc, #336]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 809a 	beq.w	8003c62 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b2e:	4b51      	ldr	r3, [pc, #324]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	091b      	lsrs	r3, r3, #4
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	3301      	adds	r3, #1
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b40:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003b42:	4b4c      	ldr	r3, [pc, #304]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b4c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10a      	bne.n	8003b6a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003b54:	4b47      	ldr	r3, [pc, #284]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d002      	beq.n	8003b66 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8003b60:	2311      	movs	r3, #17
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	e001      	b.n	8003b6a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8003b66:	2307      	movs	r3, #7
 8003b68:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	fb03 f202 	mul.w	r2, r3, r2
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b78:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003b7a:	e072      	b.n	8003c62 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d133      	bne.n	8003bea <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003b82:	4b3c      	ldr	r3, [pc, #240]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b8e:	d169      	bne.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003b90:	4b38      	ldr	r3, [pc, #224]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d063      	beq.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b9c:	4b35      	ldr	r3, [pc, #212]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	091b      	lsrs	r3, r3, #4
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bae:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003bb0:	4b30      	ldr	r3, [pc, #192]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	0a1b      	lsrs	r3, r3, #8
 8003bb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bba:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10a      	bne.n	8003bd8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8003bce:	2311      	movs	r3, #17
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	e001      	b.n	8003bd8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8003bd4:	2307      	movs	r3, #7
 8003bd6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	fb03 f202 	mul.w	r2, r3, r2
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be6:	61fb      	str	r3, [r7, #28]
 8003be8:	e03c      	b.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bf0:	d003      	beq.n	8003bfa <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bf8:	d134      	bne.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8003bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c06:	d12d      	bne.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003c08:	4b1a      	ldr	r3, [pc, #104]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d027      	beq.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c14:	4b17      	ldr	r3, [pc, #92]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	091b      	lsrs	r3, r3, #4
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	3301      	adds	r3, #1
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003c28:	4b12      	ldr	r3, [pc, #72]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c32:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8003c74 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d002      	beq.n	8003c4c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8003c46:	2311      	movs	r3, #17
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	e001      	b.n	8003c50 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8003c4c:	2307      	movs	r3, #7
 8003c4e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	fb03 f202 	mul.w	r2, r3, r2
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5e:	61fb      	str	r3, [r7, #28]
 8003c60:	e000      	b.n	8003c64 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003c62:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003c64:	69fb      	ldr	r3, [r7, #28]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3724      	adds	r7, #36	@ 0x24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	40021000 	.word	0x40021000
 8003c78:	001fff68 	.word	0x001fff68

08003c7c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e155      	b.n	8003f3a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d106      	bne.n	8003ca8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fc fef8 	bl	8000a98 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 f959 	bl	8003f60 <SAI_Disable>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e140      	b.n	8003f3a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d00c      	beq.n	8003ce2 <HAL_SAI_Init+0x66>
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d80d      	bhi.n	8003ce8 <HAL_SAI_Init+0x6c>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <HAL_SAI_Init+0x5a>
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d003      	beq.n	8003cdc <HAL_SAI_Init+0x60>
 8003cd4:	e008      	b.n	8003ce8 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61fb      	str	r3, [r7, #28]
      break;
 8003cda:	e008      	b.n	8003cee <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8003cdc:	2310      	movs	r3, #16
 8003cde:	61fb      	str	r3, [r7, #28]
      break;
 8003ce0:	e005      	b.n	8003cee <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8003ce2:	2320      	movs	r3, #32
 8003ce4:	61fb      	str	r3, [r7, #28]
      break;
 8003ce6:	e002      	b.n	8003cee <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	61fb      	str	r3, [r7, #28]
      break;
 8003cec:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d81d      	bhi.n	8003d32 <HAL_SAI_Init+0xb6>
 8003cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cfc <HAL_SAI_Init+0x80>)
 8003cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfc:	08003d0d 	.word	0x08003d0d
 8003d00:	08003d13 	.word	0x08003d13
 8003d04:	08003d1b 	.word	0x08003d1b
 8003d08:	08003d23 	.word	0x08003d23
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]
      break;
 8003d10:	e012      	b.n	8003d38 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8003d12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d16:	617b      	str	r3, [r7, #20]
      break;
 8003d18:	e00e      	b.n	8003d38 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8003d1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003d1e:	617b      	str	r3, [r7, #20]
      break;
 8003d20:	e00a      	b.n	8003d38 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8003d22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003d26:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	f043 0301 	orr.w	r3, r3, #1
 8003d2e:	61fb      	str	r3, [r7, #28]
      break;
 8003d30:	e002      	b.n	8003d38 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8003d32:	2300      	movs	r3, #0
 8003d34:	617b      	str	r3, [r7, #20]
      break;
 8003d36:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a81      	ldr	r2, [pc, #516]	@ (8003f44 <HAL_SAI_Init+0x2c8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d004      	beq.n	8003d4c <HAL_SAI_Init+0xd0>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a80      	ldr	r2, [pc, #512]	@ (8003f48 <HAL_SAI_Init+0x2cc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d103      	bne.n	8003d54 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8003d4c:	4a7f      	ldr	r2, [pc, #508]	@ (8003f4c <HAL_SAI_Init+0x2d0>)
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	e002      	b.n	8003d5a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8003d54:	4a7e      	ldr	r2, [pc, #504]	@ (8003f50 <HAL_SAI_Init+0x2d4>)
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d041      	beq.n	8003de6 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a77      	ldr	r2, [pc, #476]	@ (8003f44 <HAL_SAI_Init+0x2c8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d004      	beq.n	8003d76 <HAL_SAI_Init+0xfa>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a75      	ldr	r2, [pc, #468]	@ (8003f48 <HAL_SAI_Init+0x2cc>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d105      	bne.n	8003d82 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8003d76:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003d7a:	f7fe ff4f 	bl	8002c1c <HAL_RCCEx_GetPeriphCLKFreq>
 8003d7e:	6138      	str	r0, [r7, #16]
 8003d80:	e004      	b.n	8003d8c <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8003d82:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003d86:	f7fe ff49 	bl	8002c1c <HAL_RCCEx_GetPeriphCLKFreq>
 8003d8a:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	4413      	add	r3, r2
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	461a      	mov	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	69db      	ldr	r3, [r3, #28]
 8003d9c:	025b      	lsls	r3, r3, #9
 8003d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4a6b      	ldr	r2, [pc, #428]	@ (8003f54 <HAL_SAI_Init+0x2d8>)
 8003da8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dac:	08da      	lsrs	r2, r3, #3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8003db2:	68f9      	ldr	r1, [r7, #12]
 8003db4:	4b67      	ldr	r3, [pc, #412]	@ (8003f54 <HAL_SAI_Init+0x2d8>)
 8003db6:	fba3 2301 	umull	r2, r3, r3, r1
 8003dba:	08da      	lsrs	r2, r3, #3
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	1aca      	subs	r2, r1, r3
 8003dc6:	2a08      	cmp	r2, #8
 8003dc8:	d904      	bls.n	8003dd4 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	1c5a      	adds	r2, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd8:	2b04      	cmp	r3, #4
 8003dda:	d104      	bne.n	8003de6 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	085a      	lsrs	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_SAI_Init+0x17a>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d109      	bne.n	8003e0a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d101      	bne.n	8003e02 <HAL_SAI_Init+0x186>
 8003dfe:	2300      	movs	r3, #0
 8003e00:	e001      	b.n	8003e06 <HAL_SAI_Init+0x18a>
 8003e02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e06:	61bb      	str	r3, [r7, #24]
 8003e08:	e008      	b.n	8003e1c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d102      	bne.n	8003e18 <HAL_SAI_Init+0x19c>
 8003e12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e16:	e000      	b.n	8003e1a <HAL_SAI_Init+0x19e>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6819      	ldr	r1, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	4b4c      	ldr	r3, [pc, #304]	@ (8003f58 <HAL_SAI_Init+0x2dc>)
 8003e28:	400b      	ands	r3, r1
 8003e2a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6819      	ldr	r1, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003e40:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e46:	431a      	orrs	r2, r3
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8003e54:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003e60:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	051b      	lsls	r3, r3, #20
 8003e68:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003e80:	f023 030f 	bic.w	r3, r3, #15
 8003e84:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6859      	ldr	r1, [r3, #4]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	699a      	ldr	r2, [r3, #24]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e94:	431a      	orrs	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	6899      	ldr	r1, [r3, #8]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	4b2b      	ldr	r3, [pc, #172]	@ (8003f5c <HAL_SAI_Init+0x2e0>)
 8003eb0:	400b      	ands	r3, r1
 8003eb2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6899      	ldr	r1, [r3, #8]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebe:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8003ec4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8003eca:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8003ed0:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8003eda:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68d9      	ldr	r1, [r3, #12]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8003ef2:	400b      	ands	r3, r1
 8003ef4:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68d9      	ldr	r1, [r3, #12]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f04:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f0a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003f0c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f12:	3b01      	subs	r3, #1
 8003f14:	021b      	lsls	r3, r3, #8
 8003f16:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3720      	adds	r7, #32
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40015404 	.word	0x40015404
 8003f48:	40015424 	.word	0x40015424
 8003f4c:	40015400 	.word	0x40015400
 8003f50:	40015800 	.word	0x40015800
 8003f54:	cccccccd 	.word	0xcccccccd
 8003f58:	ff05c010 	.word	0xff05c010
 8003f5c:	fff88000 	.word	0xfff88000

08003f60 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8003f68:	4b18      	ldr	r3, [pc, #96]	@ (8003fcc <SAI_Disable+0x6c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a18      	ldr	r2, [pc, #96]	@ (8003fd0 <SAI_Disable+0x70>)
 8003f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f72:	0b1b      	lsrs	r3, r3, #12
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003f8a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10a      	bne.n	8003fa8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f98:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	72fb      	strb	r3, [r7, #11]
      break;
 8003fa6:	e009      	b.n	8003fbc <SAI_Disable+0x5c>
    }
    count--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1e7      	bne.n	8003f8c <SAI_Disable+0x2c>

  return status;
 8003fbc:	7afb      	ldrb	r3, [r7, #11]
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	20000000 	.word	0x20000000
 8003fd0:	95cbec1b 	.word	0x95cbec1b

08003fd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e095      	b.n	8004112 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d108      	bne.n	8004000 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ff6:	d009      	beq.n	800400c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	61da      	str	r2, [r3, #28]
 8003ffe:	e005      	b.n	800400c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d106      	bne.n	800402c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7fc fdda 	bl	8000be0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004042:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800404c:	d902      	bls.n	8004054 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800404e:	2300      	movs	r3, #0
 8004050:	60fb      	str	r3, [r7, #12]
 8004052:	e002      	b.n	800405a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004058:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004062:	d007      	beq.n	8004074 <HAL_SPI_Init+0xa0>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800406c:	d002      	beq.n	8004074 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004084:	431a      	orrs	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	431a      	orrs	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	431a      	orrs	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a2:	431a      	orrs	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040b6:	ea42 0103 	orr.w	r1, r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040be:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	0c1b      	lsrs	r3, r3, #16
 80040d0:	f003 0204 	and.w	r2, r3, #4
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	f003 0310 	and.w	r3, r3, #16
 80040dc:	431a      	orrs	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80040f0:	ea42 0103 	orr.w	r1, r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b082      	sub	sp, #8
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e049      	b.n	80041c0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b00      	cmp	r3, #0
 8004136:	d106      	bne.n	8004146 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 f841 	bl	80041c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2202      	movs	r2, #2
 800414a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	3304      	adds	r3, #4
 8004156:	4619      	mov	r1, r3
 8004158:	4610      	mov	r0, r2
 800415a:	f000 f9df 	bl	800451c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d001      	beq.n	80041f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e04f      	b.n	8004294 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68da      	ldr	r2, [r3, #12]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0201 	orr.w	r2, r2, #1
 800420a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a23      	ldr	r2, [pc, #140]	@ (80042a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d01d      	beq.n	8004252 <HAL_TIM_Base_Start_IT+0x76>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800421e:	d018      	beq.n	8004252 <HAL_TIM_Base_Start_IT+0x76>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1f      	ldr	r2, [pc, #124]	@ (80042a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d013      	beq.n	8004252 <HAL_TIM_Base_Start_IT+0x76>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a1e      	ldr	r2, [pc, #120]	@ (80042a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d00e      	beq.n	8004252 <HAL_TIM_Base_Start_IT+0x76>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a1c      	ldr	r2, [pc, #112]	@ (80042ac <HAL_TIM_Base_Start_IT+0xd0>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d009      	beq.n	8004252 <HAL_TIM_Base_Start_IT+0x76>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1b      	ldr	r2, [pc, #108]	@ (80042b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d004      	beq.n	8004252 <HAL_TIM_Base_Start_IT+0x76>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a19      	ldr	r2, [pc, #100]	@ (80042b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d115      	bne.n	800427e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	4b17      	ldr	r3, [pc, #92]	@ (80042b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800425a:	4013      	ands	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2b06      	cmp	r3, #6
 8004262:	d015      	beq.n	8004290 <HAL_TIM_Base_Start_IT+0xb4>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800426a:	d011      	beq.n	8004290 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	e008      	b.n	8004290 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0201 	orr.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	e000      	b.n	8004292 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004290:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	40012c00 	.word	0x40012c00
 80042a4:	40000400 	.word	0x40000400
 80042a8:	40000800 	.word	0x40000800
 80042ac:	40000c00 	.word	0x40000c00
 80042b0:	40013400 	.word	0x40013400
 80042b4:	40014000 	.word	0x40014000
 80042b8:	00010007 	.word	0x00010007

080042bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d020      	beq.n	8004320 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01b      	beq.n	8004320 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f06f 0202 	mvn.w	r2, #2
 80042f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d003      	beq.n	800430e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 f8e9 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 800430c:	e005      	b.n	800431a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f8db 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f8ec 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	2b00      	cmp	r3, #0
 8004328:	d020      	beq.n	800436c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d01b      	beq.n	800436c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f06f 0204 	mvn.w	r2, #4
 800433c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f8c3 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 8004358:	e005      	b.n	8004366 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 f8b5 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f8c6 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d020      	beq.n	80043b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01b      	beq.n	80043b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f06f 0208 	mvn.w	r2, #8
 8004388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2204      	movs	r2, #4
 800438e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	69db      	ldr	r3, [r3, #28]
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 f89d 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 80043a4:	e005      	b.n	80043b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f88f 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8a0 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f003 0310 	and.w	r3, r3, #16
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d020      	beq.n	8004404 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f003 0310 	and.w	r3, r3, #16
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01b      	beq.n	8004404 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f06f 0210 	mvn.w	r2, #16
 80043d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2208      	movs	r2, #8
 80043da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f877 	bl	80044de <HAL_TIM_IC_CaptureCallback>
 80043f0:	e005      	b.n	80043fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f869 	bl	80044ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 f87a 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00c      	beq.n	8004428 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d007      	beq.n	8004428 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f06f 0201 	mvn.w	r2, #1
 8004420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fc fac6 	bl	80009b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800442e:	2b00      	cmp	r3, #0
 8004430:	d104      	bne.n	800443c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00c      	beq.n	8004456 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004442:	2b00      	cmp	r3, #0
 8004444:	d007      	beq.n	8004456 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800444e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f913 	bl	800467c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00c      	beq.n	800447a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004466:	2b00      	cmp	r3, #0
 8004468:	d007      	beq.n	800447a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f90b 	bl	8004690 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00c      	beq.n	800449e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d007      	beq.n	800449e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f834 	bl	8004506 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00c      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d007      	beq.n	80044c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f06f 0220 	mvn.w	r2, #32
 80044ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 f8d3 	bl	8004668 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044de:	b480      	push	{r7}
 80044e0:	b083      	sub	sp, #12
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b083      	sub	sp, #12
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr

08004506 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004506:	b480      	push	{r7}
 8004508:	b083      	sub	sp, #12
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
	...

0800451c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a46      	ldr	r2, [pc, #280]	@ (8004648 <TIM_Base_SetConfig+0x12c>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d013      	beq.n	800455c <TIM_Base_SetConfig+0x40>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800453a:	d00f      	beq.n	800455c <TIM_Base_SetConfig+0x40>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a43      	ldr	r2, [pc, #268]	@ (800464c <TIM_Base_SetConfig+0x130>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d00b      	beq.n	800455c <TIM_Base_SetConfig+0x40>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a42      	ldr	r2, [pc, #264]	@ (8004650 <TIM_Base_SetConfig+0x134>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d007      	beq.n	800455c <TIM_Base_SetConfig+0x40>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a41      	ldr	r2, [pc, #260]	@ (8004654 <TIM_Base_SetConfig+0x138>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d003      	beq.n	800455c <TIM_Base_SetConfig+0x40>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a40      	ldr	r2, [pc, #256]	@ (8004658 <TIM_Base_SetConfig+0x13c>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d108      	bne.n	800456e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004562:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	4313      	orrs	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a35      	ldr	r2, [pc, #212]	@ (8004648 <TIM_Base_SetConfig+0x12c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d01f      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800457c:	d01b      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a32      	ldr	r2, [pc, #200]	@ (800464c <TIM_Base_SetConfig+0x130>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d017      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a31      	ldr	r2, [pc, #196]	@ (8004650 <TIM_Base_SetConfig+0x134>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d013      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a30      	ldr	r2, [pc, #192]	@ (8004654 <TIM_Base_SetConfig+0x138>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00f      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a2f      	ldr	r2, [pc, #188]	@ (8004658 <TIM_Base_SetConfig+0x13c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00b      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a2e      	ldr	r2, [pc, #184]	@ (800465c <TIM_Base_SetConfig+0x140>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d007      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a2d      	ldr	r2, [pc, #180]	@ (8004660 <TIM_Base_SetConfig+0x144>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <TIM_Base_SetConfig+0x9a>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a2c      	ldr	r2, [pc, #176]	@ (8004664 <TIM_Base_SetConfig+0x148>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d108      	bne.n	80045c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a16      	ldr	r2, [pc, #88]	@ (8004648 <TIM_Base_SetConfig+0x12c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00f      	beq.n	8004614 <TIM_Base_SetConfig+0xf8>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a18      	ldr	r2, [pc, #96]	@ (8004658 <TIM_Base_SetConfig+0x13c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d00b      	beq.n	8004614 <TIM_Base_SetConfig+0xf8>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a17      	ldr	r2, [pc, #92]	@ (800465c <TIM_Base_SetConfig+0x140>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d007      	beq.n	8004614 <TIM_Base_SetConfig+0xf8>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a16      	ldr	r2, [pc, #88]	@ (8004660 <TIM_Base_SetConfig+0x144>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d003      	beq.n	8004614 <TIM_Base_SetConfig+0xf8>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a15      	ldr	r2, [pc, #84]	@ (8004664 <TIM_Base_SetConfig+0x148>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d103      	bne.n	800461c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	691a      	ldr	r2, [r3, #16]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b01      	cmp	r3, #1
 800462c:	d105      	bne.n	800463a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f023 0201 	bic.w	r2, r3, #1
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	611a      	str	r2, [r3, #16]
  }
}
 800463a:	bf00      	nop
 800463c:	3714      	adds	r7, #20
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	40012c00 	.word	0x40012c00
 800464c:	40000400 	.word	0x40000400
 8004650:	40000800 	.word	0x40000800
 8004654:	40000c00 	.word	0x40000c00
 8004658:	40013400 	.word	0x40013400
 800465c:	40014000 	.word	0x40014000
 8004660:	40014400 	.word	0x40014400
 8004664:	40014800 	.word	0x40014800

08004668 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e040      	b.n	8004738 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fc fc72 	bl	8000fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2224      	movs	r2, #36	@ 0x24
 80046d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0201 	bic.w	r2, r2, #1
 80046e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fb6a 	bl	8004dc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f8af 	bl	8004854 <UART_SetConfig>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d101      	bne.n	8004700 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e01b      	b.n	8004738 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800470e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689a      	ldr	r2, [r3, #8]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800471e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f042 0201 	orr.w	r2, r2, #1
 800472e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 fbe9 	bl	8004f08 <UART_CheckIdleState>
 8004736:	4603      	mov	r3, r0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08a      	sub	sp, #40	@ 0x28
 8004744:	af02      	add	r7, sp, #8
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	603b      	str	r3, [r7, #0]
 800474c:	4613      	mov	r3, r2
 800474e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004754:	2b20      	cmp	r3, #32
 8004756:	d177      	bne.n	8004848 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d002      	beq.n	8004764 <HAL_UART_Transmit+0x24>
 800475e:	88fb      	ldrh	r3, [r7, #6]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e070      	b.n	800484a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2221      	movs	r2, #33	@ 0x21
 8004774:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004776:	f7fc fcd5 	bl	8001124 <HAL_GetTick>
 800477a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	88fa      	ldrh	r2, [r7, #6]
 8004780:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004794:	d108      	bne.n	80047a8 <HAL_UART_Transmit+0x68>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d104      	bne.n	80047a8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800479e:	2300      	movs	r3, #0
 80047a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	61bb      	str	r3, [r7, #24]
 80047a6:	e003      	b.n	80047b0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047ac:	2300      	movs	r3, #0
 80047ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047b0:	e02f      	b.n	8004812 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	2200      	movs	r2, #0
 80047ba:	2180      	movs	r1, #128	@ 0x80
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 fc4b 	bl	8005058 <UART_WaitOnFlagUntilTimeout>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d004      	beq.n	80047d2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2220      	movs	r2, #32
 80047cc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e03b      	b.n	800484a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10b      	bne.n	80047f0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	881a      	ldrh	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047e4:	b292      	uxth	r2, r2
 80047e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	3302      	adds	r3, #2
 80047ec:	61bb      	str	r3, [r7, #24]
 80047ee:	e007      	b.n	8004800 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	781a      	ldrb	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	3301      	adds	r3, #1
 80047fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004806:	b29b      	uxth	r3, r3
 8004808:	3b01      	subs	r3, #1
 800480a:	b29a      	uxth	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1c9      	bne.n	80047b2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2200      	movs	r2, #0
 8004826:	2140      	movs	r1, #64	@ 0x40
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 fc15 	bl	8005058 <UART_WaitOnFlagUntilTimeout>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2220      	movs	r2, #32
 8004838:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e005      	b.n	800484a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2220      	movs	r2, #32
 8004842:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004844:	2300      	movs	r3, #0
 8004846:	e000      	b.n	800484a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004848:	2302      	movs	r3, #2
  }
}
 800484a:	4618      	mov	r0, r3
 800484c:	3720      	adds	r7, #32
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
	...

08004854 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004858:	b08a      	sub	sp, #40	@ 0x28
 800485a:	af00      	add	r7, sp, #0
 800485c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	431a      	orrs	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	431a      	orrs	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	4313      	orrs	r3, r2
 800487a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	4ba4      	ldr	r3, [pc, #656]	@ (8004b14 <UART_SetConfig+0x2c0>)
 8004884:	4013      	ands	r3, r2
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	6812      	ldr	r2, [r2, #0]
 800488a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800488c:	430b      	orrs	r3, r1
 800488e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a99      	ldr	r2, [pc, #612]	@ (8004b18 <UART_SetConfig+0x2c4>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d004      	beq.n	80048c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048bc:	4313      	orrs	r3, r2
 80048be:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d0:	430a      	orrs	r2, r1
 80048d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a90      	ldr	r2, [pc, #576]	@ (8004b1c <UART_SetConfig+0x2c8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d126      	bne.n	800492c <UART_SetConfig+0xd8>
 80048de:	4b90      	ldr	r3, [pc, #576]	@ (8004b20 <UART_SetConfig+0x2cc>)
 80048e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048e4:	f003 0303 	and.w	r3, r3, #3
 80048e8:	2b03      	cmp	r3, #3
 80048ea:	d81b      	bhi.n	8004924 <UART_SetConfig+0xd0>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <UART_SetConfig+0xa0>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004905 	.word	0x08004905
 80048f8:	08004915 	.word	0x08004915
 80048fc:	0800490d 	.word	0x0800490d
 8004900:	0800491d 	.word	0x0800491d
 8004904:	2301      	movs	r3, #1
 8004906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800490a:	e116      	b.n	8004b3a <UART_SetConfig+0x2e6>
 800490c:	2302      	movs	r3, #2
 800490e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004912:	e112      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004914:	2304      	movs	r3, #4
 8004916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800491a:	e10e      	b.n	8004b3a <UART_SetConfig+0x2e6>
 800491c:	2308      	movs	r3, #8
 800491e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004922:	e10a      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004924:	2310      	movs	r3, #16
 8004926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800492a:	e106      	b.n	8004b3a <UART_SetConfig+0x2e6>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a7c      	ldr	r2, [pc, #496]	@ (8004b24 <UART_SetConfig+0x2d0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d138      	bne.n	80049a8 <UART_SetConfig+0x154>
 8004936:	4b7a      	ldr	r3, [pc, #488]	@ (8004b20 <UART_SetConfig+0x2cc>)
 8004938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800493c:	f003 030c 	and.w	r3, r3, #12
 8004940:	2b0c      	cmp	r3, #12
 8004942:	d82d      	bhi.n	80049a0 <UART_SetConfig+0x14c>
 8004944:	a201      	add	r2, pc, #4	@ (adr r2, 800494c <UART_SetConfig+0xf8>)
 8004946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494a:	bf00      	nop
 800494c:	08004981 	.word	0x08004981
 8004950:	080049a1 	.word	0x080049a1
 8004954:	080049a1 	.word	0x080049a1
 8004958:	080049a1 	.word	0x080049a1
 800495c:	08004991 	.word	0x08004991
 8004960:	080049a1 	.word	0x080049a1
 8004964:	080049a1 	.word	0x080049a1
 8004968:	080049a1 	.word	0x080049a1
 800496c:	08004989 	.word	0x08004989
 8004970:	080049a1 	.word	0x080049a1
 8004974:	080049a1 	.word	0x080049a1
 8004978:	080049a1 	.word	0x080049a1
 800497c:	08004999 	.word	0x08004999
 8004980:	2300      	movs	r3, #0
 8004982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004986:	e0d8      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004988:	2302      	movs	r3, #2
 800498a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800498e:	e0d4      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004990:	2304      	movs	r3, #4
 8004992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004996:	e0d0      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004998:	2308      	movs	r3, #8
 800499a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800499e:	e0cc      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049a0:	2310      	movs	r3, #16
 80049a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049a6:	e0c8      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a5e      	ldr	r2, [pc, #376]	@ (8004b28 <UART_SetConfig+0x2d4>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d125      	bne.n	80049fe <UART_SetConfig+0x1aa>
 80049b2:	4b5b      	ldr	r3, [pc, #364]	@ (8004b20 <UART_SetConfig+0x2cc>)
 80049b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80049bc:	2b30      	cmp	r3, #48	@ 0x30
 80049be:	d016      	beq.n	80049ee <UART_SetConfig+0x19a>
 80049c0:	2b30      	cmp	r3, #48	@ 0x30
 80049c2:	d818      	bhi.n	80049f6 <UART_SetConfig+0x1a2>
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d00a      	beq.n	80049de <UART_SetConfig+0x18a>
 80049c8:	2b20      	cmp	r3, #32
 80049ca:	d814      	bhi.n	80049f6 <UART_SetConfig+0x1a2>
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d002      	beq.n	80049d6 <UART_SetConfig+0x182>
 80049d0:	2b10      	cmp	r3, #16
 80049d2:	d008      	beq.n	80049e6 <UART_SetConfig+0x192>
 80049d4:	e00f      	b.n	80049f6 <UART_SetConfig+0x1a2>
 80049d6:	2300      	movs	r3, #0
 80049d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049dc:	e0ad      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049de:	2302      	movs	r3, #2
 80049e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049e4:	e0a9      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049e6:	2304      	movs	r3, #4
 80049e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ec:	e0a5      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049ee:	2308      	movs	r3, #8
 80049f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049f4:	e0a1      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049f6:	2310      	movs	r3, #16
 80049f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049fc:	e09d      	b.n	8004b3a <UART_SetConfig+0x2e6>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a4a      	ldr	r2, [pc, #296]	@ (8004b2c <UART_SetConfig+0x2d8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d125      	bne.n	8004a54 <UART_SetConfig+0x200>
 8004a08:	4b45      	ldr	r3, [pc, #276]	@ (8004b20 <UART_SetConfig+0x2cc>)
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a12:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a14:	d016      	beq.n	8004a44 <UART_SetConfig+0x1f0>
 8004a16:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a18:	d818      	bhi.n	8004a4c <UART_SetConfig+0x1f8>
 8004a1a:	2b80      	cmp	r3, #128	@ 0x80
 8004a1c:	d00a      	beq.n	8004a34 <UART_SetConfig+0x1e0>
 8004a1e:	2b80      	cmp	r3, #128	@ 0x80
 8004a20:	d814      	bhi.n	8004a4c <UART_SetConfig+0x1f8>
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <UART_SetConfig+0x1d8>
 8004a26:	2b40      	cmp	r3, #64	@ 0x40
 8004a28:	d008      	beq.n	8004a3c <UART_SetConfig+0x1e8>
 8004a2a:	e00f      	b.n	8004a4c <UART_SetConfig+0x1f8>
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a32:	e082      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a34:	2302      	movs	r3, #2
 8004a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a3a:	e07e      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a42:	e07a      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a44:	2308      	movs	r3, #8
 8004a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4a:	e076      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a4c:	2310      	movs	r3, #16
 8004a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a52:	e072      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a35      	ldr	r2, [pc, #212]	@ (8004b30 <UART_SetConfig+0x2dc>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d12a      	bne.n	8004ab4 <UART_SetConfig+0x260>
 8004a5e:	4b30      	ldr	r3, [pc, #192]	@ (8004b20 <UART_SetConfig+0x2cc>)
 8004a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a6c:	d01a      	beq.n	8004aa4 <UART_SetConfig+0x250>
 8004a6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a72:	d81b      	bhi.n	8004aac <UART_SetConfig+0x258>
 8004a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a78:	d00c      	beq.n	8004a94 <UART_SetConfig+0x240>
 8004a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a7e:	d815      	bhi.n	8004aac <UART_SetConfig+0x258>
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d003      	beq.n	8004a8c <UART_SetConfig+0x238>
 8004a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a88:	d008      	beq.n	8004a9c <UART_SetConfig+0x248>
 8004a8a:	e00f      	b.n	8004aac <UART_SetConfig+0x258>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a92:	e052      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a94:	2302      	movs	r3, #2
 8004a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a9a:	e04e      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aa2:	e04a      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004aa4:	2308      	movs	r3, #8
 8004aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aaa:	e046      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004aac:	2310      	movs	r3, #16
 8004aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab2:	e042      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a17      	ldr	r2, [pc, #92]	@ (8004b18 <UART_SetConfig+0x2c4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d13a      	bne.n	8004b34 <UART_SetConfig+0x2e0>
 8004abe:	4b18      	ldr	r3, [pc, #96]	@ (8004b20 <UART_SetConfig+0x2cc>)
 8004ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ac8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004acc:	d01a      	beq.n	8004b04 <UART_SetConfig+0x2b0>
 8004ace:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ad2:	d81b      	bhi.n	8004b0c <UART_SetConfig+0x2b8>
 8004ad4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ad8:	d00c      	beq.n	8004af4 <UART_SetConfig+0x2a0>
 8004ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ade:	d815      	bhi.n	8004b0c <UART_SetConfig+0x2b8>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <UART_SetConfig+0x298>
 8004ae4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae8:	d008      	beq.n	8004afc <UART_SetConfig+0x2a8>
 8004aea:	e00f      	b.n	8004b0c <UART_SetConfig+0x2b8>
 8004aec:	2300      	movs	r3, #0
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004af2:	e022      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004af4:	2302      	movs	r3, #2
 8004af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004afa:	e01e      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004afc:	2304      	movs	r3, #4
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b02:	e01a      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004b04:	2308      	movs	r3, #8
 8004b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b0a:	e016      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004b0c:	2310      	movs	r3, #16
 8004b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b12:	e012      	b.n	8004b3a <UART_SetConfig+0x2e6>
 8004b14:	efff69f3 	.word	0xefff69f3
 8004b18:	40008000 	.word	0x40008000
 8004b1c:	40013800 	.word	0x40013800
 8004b20:	40021000 	.word	0x40021000
 8004b24:	40004400 	.word	0x40004400
 8004b28:	40004800 	.word	0x40004800
 8004b2c:	40004c00 	.word	0x40004c00
 8004b30:	40005000 	.word	0x40005000
 8004b34:	2310      	movs	r3, #16
 8004b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a9f      	ldr	r2, [pc, #636]	@ (8004dbc <UART_SetConfig+0x568>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d17a      	bne.n	8004c3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d824      	bhi.n	8004b96 <UART_SetConfig+0x342>
 8004b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b54 <UART_SetConfig+0x300>)
 8004b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b52:	bf00      	nop
 8004b54:	08004b79 	.word	0x08004b79
 8004b58:	08004b97 	.word	0x08004b97
 8004b5c:	08004b81 	.word	0x08004b81
 8004b60:	08004b97 	.word	0x08004b97
 8004b64:	08004b87 	.word	0x08004b87
 8004b68:	08004b97 	.word	0x08004b97
 8004b6c:	08004b97 	.word	0x08004b97
 8004b70:	08004b97 	.word	0x08004b97
 8004b74:	08004b8f 	.word	0x08004b8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b78:	f7fd fca8 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 8004b7c:	61f8      	str	r0, [r7, #28]
        break;
 8004b7e:	e010      	b.n	8004ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b80:	4b8f      	ldr	r3, [pc, #572]	@ (8004dc0 <UART_SetConfig+0x56c>)
 8004b82:	61fb      	str	r3, [r7, #28]
        break;
 8004b84:	e00d      	b.n	8004ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b86:	f7fd fc09 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8004b8a:	61f8      	str	r0, [r7, #28]
        break;
 8004b8c:	e009      	b.n	8004ba2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b92:	61fb      	str	r3, [r7, #28]
        break;
 8004b94:	e005      	b.n	8004ba2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ba0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 80fb 	beq.w	8004da0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	4413      	add	r3, r2
 8004bb4:	69fa      	ldr	r2, [r7, #28]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d305      	bcc.n	8004bc6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d903      	bls.n	8004bce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bcc:	e0e8      	b.n	8004da0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	461c      	mov	r4, r3
 8004bd4:	4615      	mov	r5, r2
 8004bd6:	f04f 0200 	mov.w	r2, #0
 8004bda:	f04f 0300 	mov.w	r3, #0
 8004bde:	022b      	lsls	r3, r5, #8
 8004be0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004be4:	0222      	lsls	r2, r4, #8
 8004be6:	68f9      	ldr	r1, [r7, #12]
 8004be8:	6849      	ldr	r1, [r1, #4]
 8004bea:	0849      	lsrs	r1, r1, #1
 8004bec:	2000      	movs	r0, #0
 8004bee:	4688      	mov	r8, r1
 8004bf0:	4681      	mov	r9, r0
 8004bf2:	eb12 0a08 	adds.w	sl, r2, r8
 8004bf6:	eb43 0b09 	adc.w	fp, r3, r9
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	603b      	str	r3, [r7, #0]
 8004c02:	607a      	str	r2, [r7, #4]
 8004c04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c08:	4650      	mov	r0, sl
 8004c0a:	4659      	mov	r1, fp
 8004c0c:	f7fb fb30 	bl	8000270 <__aeabi_uldivmod>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	4613      	mov	r3, r2
 8004c16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c1e:	d308      	bcc.n	8004c32 <UART_SetConfig+0x3de>
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c26:	d204      	bcs.n	8004c32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	60da      	str	r2, [r3, #12]
 8004c30:	e0b6      	b.n	8004da0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c38:	e0b2      	b.n	8004da0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c42:	d15e      	bne.n	8004d02 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004c44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d828      	bhi.n	8004c9e <UART_SetConfig+0x44a>
 8004c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c54 <UART_SetConfig+0x400>)
 8004c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c52:	bf00      	nop
 8004c54:	08004c79 	.word	0x08004c79
 8004c58:	08004c81 	.word	0x08004c81
 8004c5c:	08004c89 	.word	0x08004c89
 8004c60:	08004c9f 	.word	0x08004c9f
 8004c64:	08004c8f 	.word	0x08004c8f
 8004c68:	08004c9f 	.word	0x08004c9f
 8004c6c:	08004c9f 	.word	0x08004c9f
 8004c70:	08004c9f 	.word	0x08004c9f
 8004c74:	08004c97 	.word	0x08004c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c78:	f7fd fc28 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 8004c7c:	61f8      	str	r0, [r7, #28]
        break;
 8004c7e:	e014      	b.n	8004caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c80:	f7fd fc3a 	bl	80024f8 <HAL_RCC_GetPCLK2Freq>
 8004c84:	61f8      	str	r0, [r7, #28]
        break;
 8004c86:	e010      	b.n	8004caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c88:	4b4d      	ldr	r3, [pc, #308]	@ (8004dc0 <UART_SetConfig+0x56c>)
 8004c8a:	61fb      	str	r3, [r7, #28]
        break;
 8004c8c:	e00d      	b.n	8004caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c8e:	f7fd fb85 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8004c92:	61f8      	str	r0, [r7, #28]
        break;
 8004c94:	e009      	b.n	8004caa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c9a:	61fb      	str	r3, [r7, #28]
        break;
 8004c9c:	e005      	b.n	8004caa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ca8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d077      	beq.n	8004da0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	005a      	lsls	r2, r3, #1
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	085b      	lsrs	r3, r3, #1
 8004cba:	441a      	add	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	2b0f      	cmp	r3, #15
 8004cca:	d916      	bls.n	8004cfa <UART_SetConfig+0x4a6>
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd2:	d212      	bcs.n	8004cfa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	f023 030f 	bic.w	r3, r3, #15
 8004cdc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	085b      	lsrs	r3, r3, #1
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	8afb      	ldrh	r3, [r7, #22]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	8afa      	ldrh	r2, [r7, #22]
 8004cf6:	60da      	str	r2, [r3, #12]
 8004cf8:	e052      	b.n	8004da0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d00:	e04e      	b.n	8004da0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d06:	2b08      	cmp	r3, #8
 8004d08:	d827      	bhi.n	8004d5a <UART_SetConfig+0x506>
 8004d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d10 <UART_SetConfig+0x4bc>)
 8004d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d10:	08004d35 	.word	0x08004d35
 8004d14:	08004d3d 	.word	0x08004d3d
 8004d18:	08004d45 	.word	0x08004d45
 8004d1c:	08004d5b 	.word	0x08004d5b
 8004d20:	08004d4b 	.word	0x08004d4b
 8004d24:	08004d5b 	.word	0x08004d5b
 8004d28:	08004d5b 	.word	0x08004d5b
 8004d2c:	08004d5b 	.word	0x08004d5b
 8004d30:	08004d53 	.word	0x08004d53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d34:	f7fd fbca 	bl	80024cc <HAL_RCC_GetPCLK1Freq>
 8004d38:	61f8      	str	r0, [r7, #28]
        break;
 8004d3a:	e014      	b.n	8004d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d3c:	f7fd fbdc 	bl	80024f8 <HAL_RCC_GetPCLK2Freq>
 8004d40:	61f8      	str	r0, [r7, #28]
        break;
 8004d42:	e010      	b.n	8004d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d44:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc0 <UART_SetConfig+0x56c>)
 8004d46:	61fb      	str	r3, [r7, #28]
        break;
 8004d48:	e00d      	b.n	8004d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d4a:	f7fd fb27 	bl	800239c <HAL_RCC_GetSysClockFreq>
 8004d4e:	61f8      	str	r0, [r7, #28]
        break;
 8004d50:	e009      	b.n	8004d66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d56:	61fb      	str	r3, [r7, #28]
        break;
 8004d58:	e005      	b.n	8004d66 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d64:	bf00      	nop
    }

    if (pclk != 0U)
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d019      	beq.n	8004da0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	085a      	lsrs	r2, r3, #1
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	441a      	add	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d7e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b0f      	cmp	r3, #15
 8004d84:	d909      	bls.n	8004d9a <UART_SetConfig+0x546>
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d8c:	d205      	bcs.n	8004d9a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	60da      	str	r2, [r3, #12]
 8004d98:	e002      	b.n	8004da0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004dac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3728      	adds	r7, #40	@ 0x28
 8004db4:	46bd      	mov	sp, r7
 8004db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dba:	bf00      	nop
 8004dbc:	40008000 	.word	0x40008000
 8004dc0:	00f42400 	.word	0x00f42400

08004dc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd0:	f003 0308 	and.w	r3, r3, #8
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00a      	beq.n	8004dee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00a      	beq.n	8004e32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00a      	beq.n	8004e54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	f003 0310 	and.w	r3, r3, #16
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00a      	beq.n	8004e76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7a:	f003 0320 	and.w	r3, r3, #32
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d01a      	beq.n	8004eda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ebe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ec2:	d10a      	bne.n	8004eda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	605a      	str	r2, [r3, #4]
  }
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b098      	sub	sp, #96	@ 0x60
 8004f0c:	af02      	add	r7, sp, #8
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f18:	f7fc f904 	bl	8001124 <HAL_GetTick>
 8004f1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0308 	and.w	r3, r3, #8
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d12e      	bne.n	8004f8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f34:	2200      	movs	r2, #0
 8004f36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f88c 	bl	8005058 <UART_WaitOnFlagUntilTimeout>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d021      	beq.n	8004f8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4e:	e853 3f00 	ldrex	r3, [r3]
 8004f52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	461a      	mov	r2, r3
 8004f62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f66:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f6c:	e841 2300 	strex	r3, r2, [r1]
 8004f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e6      	bne.n	8004f46 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e062      	b.n	8005050 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d149      	bne.n	800502c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f856 	bl	8005058 <UART_WaitOnFlagUntilTimeout>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d03c      	beq.n	800502c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fba:	e853 3f00 	ldrex	r3, [r3]
 8004fbe:	623b      	str	r3, [r7, #32]
   return(result);
 8004fc0:	6a3b      	ldr	r3, [r7, #32]
 8004fc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fd8:	e841 2300 	strex	r3, r2, [r1]
 8004fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1e6      	bne.n	8004fb2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	3308      	adds	r3, #8
 8004fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	e853 3f00 	ldrex	r3, [r3]
 8004ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3308      	adds	r3, #8
 8005002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005004:	61fa      	str	r2, [r7, #28]
 8005006:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005008:	69b9      	ldr	r1, [r7, #24]
 800500a:	69fa      	ldr	r2, [r7, #28]
 800500c:	e841 2300 	strex	r3, r2, [r1]
 8005010:	617b      	str	r3, [r7, #20]
   return(result);
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1e5      	bne.n	8004fe4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2220      	movs	r2, #32
 800501c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e011      	b.n	8005050 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2220      	movs	r2, #32
 8005030:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3758      	adds	r7, #88	@ 0x58
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	603b      	str	r3, [r7, #0]
 8005064:	4613      	mov	r3, r2
 8005066:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005068:	e04f      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005070:	d04b      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005072:	f7fc f857 	bl	8001124 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	429a      	cmp	r2, r3
 8005080:	d302      	bcc.n	8005088 <UART_WaitOnFlagUntilTimeout+0x30>
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e04e      	b.n	800512a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0304 	and.w	r3, r3, #4
 8005096:	2b00      	cmp	r3, #0
 8005098:	d037      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0xb2>
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	2b80      	cmp	r3, #128	@ 0x80
 800509e:	d034      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0xb2>
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	2b40      	cmp	r3, #64	@ 0x40
 80050a4:	d031      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	f003 0308 	and.w	r3, r3, #8
 80050b0:	2b08      	cmp	r3, #8
 80050b2:	d110      	bne.n	80050d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2208      	movs	r2, #8
 80050ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f000 f838 	bl	8005132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2208      	movs	r2, #8
 80050c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e029      	b.n	800512a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050e4:	d111      	bne.n	800510a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f000 f81e 	bl	8005132 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2220      	movs	r2, #32
 80050fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e00f      	b.n	800512a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	69da      	ldr	r2, [r3, #28]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4013      	ands	r3, r2
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	429a      	cmp	r2, r3
 8005118:	bf0c      	ite	eq
 800511a:	2301      	moveq	r3, #1
 800511c:	2300      	movne	r3, #0
 800511e:	b2db      	uxtb	r3, r3
 8005120:	461a      	mov	r2, r3
 8005122:	79fb      	ldrb	r3, [r7, #7]
 8005124:	429a      	cmp	r2, r3
 8005126:	d0a0      	beq.n	800506a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3710      	adds	r7, #16
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}

08005132 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005132:	b480      	push	{r7}
 8005134:	b095      	sub	sp, #84	@ 0x54
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005142:	e853 3f00 	ldrex	r3, [r3]
 8005146:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800514e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	461a      	mov	r2, r3
 8005156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005158:	643b      	str	r3, [r7, #64]	@ 0x40
 800515a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800515e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005160:	e841 2300 	strex	r3, r2, [r1]
 8005164:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e6      	bne.n	800513a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	3308      	adds	r3, #8
 8005172:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005174:	6a3b      	ldr	r3, [r7, #32]
 8005176:	e853 3f00 	ldrex	r3, [r3]
 800517a:	61fb      	str	r3, [r7, #28]
   return(result);
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f023 0301 	bic.w	r3, r3, #1
 8005182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3308      	adds	r3, #8
 800518a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800518c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800518e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005194:	e841 2300 	strex	r3, r2, [r1]
 8005198:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e5      	bne.n	800516c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d118      	bne.n	80051da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	f023 0310 	bic.w	r3, r3, #16
 80051bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	461a      	mov	r2, r3
 80051c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c6:	61bb      	str	r3, [r7, #24]
 80051c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	6979      	ldr	r1, [r7, #20]
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	613b      	str	r3, [r7, #16]
   return(result);
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1e6      	bne.n	80051a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2220      	movs	r2, #32
 80051de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80051ee:	bf00      	nop
 80051f0:	3754      	adds	r7, #84	@ 0x54
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b085      	sub	sp, #20
 80051fe:	af00      	add	r7, sp, #0
 8005200:	4603      	mov	r3, r0
 8005202:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005204:	2300      	movs	r3, #0
 8005206:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005208:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800520c:	2b84      	cmp	r3, #132	@ 0x84
 800520e:	d005      	beq.n	800521c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005210:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4413      	add	r3, r2
 8005218:	3303      	adds	r3, #3
 800521a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800521c:	68fb      	ldr	r3, [r7, #12]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3714      	adds	r7, #20
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800522e:	f000 fafd 	bl	800582c <vTaskStartScheduler>
  
  return osOK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	bd80      	pop	{r7, pc}

08005238 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800523a:	b089      	sub	sp, #36	@ 0x24
 800523c:	af04      	add	r7, sp, #16
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d020      	beq.n	800528c <osThreadCreate+0x54>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d01c      	beq.n	800528c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685c      	ldr	r4, [r3, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	691e      	ldr	r6, [r3, #16]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005264:	4618      	mov	r0, r3
 8005266:	f7ff ffc8 	bl	80051fa <makeFreeRtosPriority>
 800526a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005274:	9202      	str	r2, [sp, #8]
 8005276:	9301      	str	r3, [sp, #4]
 8005278:	9100      	str	r1, [sp, #0]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	4632      	mov	r2, r6
 800527e:	4629      	mov	r1, r5
 8005280:	4620      	mov	r0, r4
 8005282:	f000 f8ed 	bl	8005460 <xTaskCreateStatic>
 8005286:	4603      	mov	r3, r0
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	e01c      	b.n	80052c6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685c      	ldr	r4, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005298:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff ffaa 	bl	80051fa <makeFreeRtosPriority>
 80052a6:	4602      	mov	r2, r0
 80052a8:	f107 030c 	add.w	r3, r7, #12
 80052ac:	9301      	str	r3, [sp, #4]
 80052ae:	9200      	str	r2, [sp, #0]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	4632      	mov	r2, r6
 80052b4:	4629      	mov	r1, r5
 80052b6:	4620      	mov	r0, r4
 80052b8:	f000 f932 	bl	8005520 <xTaskCreate>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d001      	beq.n	80052c6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80052c2:	2300      	movs	r3, #0
 80052c4:	e000      	b.n	80052c8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80052c6:	68fb      	ldr	r3, [r7, #12]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3714      	adds	r7, #20
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080052d0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <osDelay+0x16>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	e000      	b.n	80052e8 <osDelay+0x18>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 fa69 	bl	80057c0 <vTaskDelay>
  
  return osOK;
 80052ee:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f103 0208 	add.w	r2, r3, #8
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f04f 32ff 	mov.w	r2, #4294967295
 8005310:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f103 0208 	add.w	r2, r3, #8
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f103 0208 	add.w	r2, r3, #8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005352:	b480      	push	{r7}
 8005354:	b085      	sub	sp, #20
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	689a      	ldr	r2, [r3, #8]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	1c5a      	adds	r2, r3, #1
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	601a      	str	r2, [r3, #0]
}
 800538e:	bf00      	nop
 8005390:	3714      	adds	r7, #20
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800539a:	b480      	push	{r7}
 800539c:	b085      	sub	sp, #20
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b0:	d103      	bne.n	80053ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	60fb      	str	r3, [r7, #12]
 80053b8:	e00c      	b.n	80053d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	3308      	adds	r3, #8
 80053be:	60fb      	str	r3, [r7, #12]
 80053c0:	e002      	b.n	80053c8 <vListInsert+0x2e>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d2f6      	bcs.n	80053c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	601a      	str	r2, [r3, #0]
}
 8005400:	bf00      	nop
 8005402:	3714      	adds	r7, #20
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6892      	ldr	r2, [r2, #8]
 8005422:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	6852      	ldr	r2, [r2, #4]
 800542c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	429a      	cmp	r2, r3
 8005436:	d103      	bne.n	8005440 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	1e5a      	subs	r2, r3, #1
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
}
 8005454:	4618      	mov	r0, r3
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005460:	b580      	push	{r7, lr}
 8005462:	b08e      	sub	sp, #56	@ 0x38
 8005464:	af04      	add	r7, sp, #16
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
 800546c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800546e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10b      	bne.n	800548c <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005478:	f383 8811 	msr	BASEPRI, r3
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005486:	bf00      	nop
 8005488:	bf00      	nop
 800548a:	e7fd      	b.n	8005488 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800548c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10b      	bne.n	80054aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	61fb      	str	r3, [r7, #28]
}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	e7fd      	b.n	80054a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80054aa:	23a0      	movs	r3, #160	@ 0xa0
 80054ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	2ba0      	cmp	r3, #160	@ 0xa0
 80054b2:	d00b      	beq.n	80054cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80054b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	61bb      	str	r3, [r7, #24]
}
 80054c6:	bf00      	nop
 80054c8:	bf00      	nop
 80054ca:	e7fd      	b.n	80054c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80054cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80054ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d01e      	beq.n	8005512 <xTaskCreateStatic+0xb2>
 80054d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d01b      	beq.n	8005512 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80054da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054ec:	2300      	movs	r3, #0
 80054ee:	9303      	str	r3, [sp, #12]
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	9302      	str	r3, [sp, #8]
 80054f4:	f107 0314 	add.w	r3, r7, #20
 80054f8:	9301      	str	r3, [sp, #4]
 80054fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fc:	9300      	str	r3, [sp, #0]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	68b9      	ldr	r1, [r7, #8]
 8005504:	68f8      	ldr	r0, [r7, #12]
 8005506:	f000 f851 	bl	80055ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800550a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800550c:	f000 f8ee 	bl	80056ec <prvAddNewTaskToReadyList>
 8005510:	e001      	b.n	8005516 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005512:	2300      	movs	r3, #0
 8005514:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005516:	697b      	ldr	r3, [r7, #20]
	}
 8005518:	4618      	mov	r0, r3
 800551a:	3728      	adds	r7, #40	@ 0x28
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005520:	b580      	push	{r7, lr}
 8005522:	b08c      	sub	sp, #48	@ 0x30
 8005524:	af04      	add	r7, sp, #16
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	603b      	str	r3, [r7, #0]
 800552c:	4613      	mov	r3, r2
 800552e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005530:	88fb      	ldrh	r3, [r7, #6]
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4618      	mov	r0, r3
 8005536:	f000 feff 	bl	8006338 <pvPortMalloc>
 800553a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00e      	beq.n	8005560 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005542:	20a0      	movs	r0, #160	@ 0xa0
 8005544:	f000 fef8 	bl	8006338 <pvPortMalloc>
 8005548:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d003      	beq.n	8005558 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	631a      	str	r2, [r3, #48]	@ 0x30
 8005556:	e005      	b.n	8005564 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005558:	6978      	ldr	r0, [r7, #20]
 800555a:	f000 ffbb 	bl	80064d4 <vPortFree>
 800555e:	e001      	b.n	8005564 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d017      	beq.n	800559a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005572:	88fa      	ldrh	r2, [r7, #6]
 8005574:	2300      	movs	r3, #0
 8005576:	9303      	str	r3, [sp, #12]
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	9302      	str	r3, [sp, #8]
 800557c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557e:	9301      	str	r3, [sp, #4]
 8005580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	68b9      	ldr	r1, [r7, #8]
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 f80f 	bl	80055ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800558e:	69f8      	ldr	r0, [r7, #28]
 8005590:	f000 f8ac 	bl	80056ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005594:	2301      	movs	r3, #1
 8005596:	61bb      	str	r3, [r7, #24]
 8005598:	e002      	b.n	80055a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800559a:	f04f 33ff 	mov.w	r3, #4294967295
 800559e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80055a0:	69bb      	ldr	r3, [r7, #24]
	}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b088      	sub	sp, #32
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80055c4:	3b01      	subs	r3, #1
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f023 0307 	bic.w	r3, r3, #7
 80055d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	f003 0307 	and.w	r3, r3, #7
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00b      	beq.n	80055f6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80055de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	617b      	str	r3, [r7, #20]
}
 80055f0:	bf00      	nop
 80055f2:	bf00      	nop
 80055f4:	e7fd      	b.n	80055f2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d01f      	beq.n	800563c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055fc:	2300      	movs	r3, #0
 80055fe:	61fb      	str	r3, [r7, #28]
 8005600:	e012      	b.n	8005628 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	4413      	add	r3, r2
 8005608:	7819      	ldrb	r1, [r3, #0]
 800560a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	4413      	add	r3, r2
 8005610:	3334      	adds	r3, #52	@ 0x34
 8005612:	460a      	mov	r2, r1
 8005614:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	4413      	add	r3, r2
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d006      	beq.n	8005630 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	3301      	adds	r3, #1
 8005626:	61fb      	str	r3, [r7, #28]
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	2b0f      	cmp	r3, #15
 800562c:	d9e9      	bls.n	8005602 <prvInitialiseNewTask+0x56>
 800562e:	e000      	b.n	8005632 <prvInitialiseNewTask+0x86>
			{
				break;
 8005630:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800563a:	e003      	b.n	8005644 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800563c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	2b06      	cmp	r3, #6
 8005648:	d901      	bls.n	800564e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800564a:	2306      	movs	r3, #6
 800564c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800564e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005650:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005652:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005656:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005658:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	2200      	movs	r2, #0
 800565e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	3304      	adds	r3, #4
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff fe67 	bl	8005338 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800566a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566c:	3318      	adds	r3, #24
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff fe62 	bl	8005338 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005676:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005678:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800567a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567c:	f1c3 0207 	rsb	r2, r3, #7
 8005680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005682:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005686:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005688:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800568a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568c:	2200      	movs	r2, #0
 800568e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005694:	2200      	movs	r2, #0
 8005696:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	334c      	adds	r3, #76	@ 0x4c
 800569e:	224c      	movs	r2, #76	@ 0x4c
 80056a0:	2100      	movs	r1, #0
 80056a2:	4618      	mov	r0, r3
 80056a4:	f001 f94d 	bl	8006942 <memset>
 80056a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056aa:	4a0d      	ldr	r2, [pc, #52]	@ (80056e0 <prvInitialiseNewTask+0x134>)
 80056ac:	651a      	str	r2, [r3, #80]	@ 0x50
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	4a0c      	ldr	r2, [pc, #48]	@ (80056e4 <prvInitialiseNewTask+0x138>)
 80056b2:	655a      	str	r2, [r3, #84]	@ 0x54
 80056b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b6:	4a0c      	ldr	r2, [pc, #48]	@ (80056e8 <prvInitialiseNewTask+0x13c>)
 80056b8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	68f9      	ldr	r1, [r7, #12]
 80056be:	69b8      	ldr	r0, [r7, #24]
 80056c0:	f000 fc2a 	bl	8005f18 <pxPortInitialiseStack>
 80056c4:	4602      	mov	r2, r0
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80056ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d002      	beq.n	80056d6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056d6:	bf00      	nop
 80056d8:	3720      	adds	r7, #32
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	20002db0 	.word	0x20002db0
 80056e4:	20002e18 	.word	0x20002e18
 80056e8:	20002e80 	.word	0x20002e80

080056ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056f4:	f000 fd40 	bl	8006178 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056f8:	4b2a      	ldr	r3, [pc, #168]	@ (80057a4 <prvAddNewTaskToReadyList+0xb8>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	3301      	adds	r3, #1
 80056fe:	4a29      	ldr	r2, [pc, #164]	@ (80057a4 <prvAddNewTaskToReadyList+0xb8>)
 8005700:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005702:	4b29      	ldr	r3, [pc, #164]	@ (80057a8 <prvAddNewTaskToReadyList+0xbc>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d109      	bne.n	800571e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800570a:	4a27      	ldr	r2, [pc, #156]	@ (80057a8 <prvAddNewTaskToReadyList+0xbc>)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005710:	4b24      	ldr	r3, [pc, #144]	@ (80057a4 <prvAddNewTaskToReadyList+0xb8>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d110      	bne.n	800573a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005718:	f000 fad4 	bl	8005cc4 <prvInitialiseTaskLists>
 800571c:	e00d      	b.n	800573a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800571e:	4b23      	ldr	r3, [pc, #140]	@ (80057ac <prvAddNewTaskToReadyList+0xc0>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d109      	bne.n	800573a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005726:	4b20      	ldr	r3, [pc, #128]	@ (80057a8 <prvAddNewTaskToReadyList+0xbc>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005730:	429a      	cmp	r2, r3
 8005732:	d802      	bhi.n	800573a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005734:	4a1c      	ldr	r2, [pc, #112]	@ (80057a8 <prvAddNewTaskToReadyList+0xbc>)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800573a:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <prvAddNewTaskToReadyList+0xc4>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3301      	adds	r3, #1
 8005740:	4a1b      	ldr	r2, [pc, #108]	@ (80057b0 <prvAddNewTaskToReadyList+0xc4>)
 8005742:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005748:	2201      	movs	r2, #1
 800574a:	409a      	lsls	r2, r3
 800574c:	4b19      	ldr	r3, [pc, #100]	@ (80057b4 <prvAddNewTaskToReadyList+0xc8>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4313      	orrs	r3, r2
 8005752:	4a18      	ldr	r2, [pc, #96]	@ (80057b4 <prvAddNewTaskToReadyList+0xc8>)
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800575a:	4613      	mov	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4a15      	ldr	r2, [pc, #84]	@ (80057b8 <prvAddNewTaskToReadyList+0xcc>)
 8005764:	441a      	add	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	3304      	adds	r3, #4
 800576a:	4619      	mov	r1, r3
 800576c:	4610      	mov	r0, r2
 800576e:	f7ff fdf0 	bl	8005352 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005772:	f000 fd33 	bl	80061dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005776:	4b0d      	ldr	r3, [pc, #52]	@ (80057ac <prvAddNewTaskToReadyList+0xc0>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00e      	beq.n	800579c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800577e:	4b0a      	ldr	r3, [pc, #40]	@ (80057a8 <prvAddNewTaskToReadyList+0xbc>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	429a      	cmp	r2, r3
 800578a:	d207      	bcs.n	800579c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800578c:	4b0b      	ldr	r3, [pc, #44]	@ (80057bc <prvAddNewTaskToReadyList+0xd0>)
 800578e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800579c:	bf00      	nop
 800579e:	3708      	adds	r7, #8
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	2000064c 	.word	0x2000064c
 80057a8:	2000054c 	.word	0x2000054c
 80057ac:	20000658 	.word	0x20000658
 80057b0:	20000668 	.word	0x20000668
 80057b4:	20000654 	.word	0x20000654
 80057b8:	20000550 	.word	0x20000550
 80057bc:	e000ed04 	.word	0xe000ed04

080057c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80057c8:	2300      	movs	r3, #0
 80057ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d018      	beq.n	8005804 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80057d2:	4b14      	ldr	r3, [pc, #80]	@ (8005824 <vTaskDelay+0x64>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00b      	beq.n	80057f2 <vTaskDelay+0x32>
	__asm volatile
 80057da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057de:	f383 8811 	msr	BASEPRI, r3
 80057e2:	f3bf 8f6f 	isb	sy
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	60bb      	str	r3, [r7, #8]
}
 80057ec:	bf00      	nop
 80057ee:	bf00      	nop
 80057f0:	e7fd      	b.n	80057ee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80057f2:	f000 f885 	bl	8005900 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80057f6:	2100      	movs	r1, #0
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 fb27 	bl	8005e4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80057fe:	f000 f88d 	bl	800591c <xTaskResumeAll>
 8005802:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d107      	bne.n	800581a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800580a:	4b07      	ldr	r3, [pc, #28]	@ (8005828 <vTaskDelay+0x68>)
 800580c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	f3bf 8f4f 	dsb	sy
 8005816:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800581a:	bf00      	nop
 800581c:	3710      	adds	r7, #16
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	20000674 	.word	0x20000674
 8005828:	e000ed04 	.word	0xe000ed04

0800582c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b08a      	sub	sp, #40	@ 0x28
 8005830:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005832:	2300      	movs	r3, #0
 8005834:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005836:	2300      	movs	r3, #0
 8005838:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800583a:	463a      	mov	r2, r7
 800583c:	1d39      	adds	r1, r7, #4
 800583e:	f107 0308 	add.w	r3, r7, #8
 8005842:	4618      	mov	r0, r3
 8005844:	f7fa feaa 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005848:	6839      	ldr	r1, [r7, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	9202      	str	r2, [sp, #8]
 8005850:	9301      	str	r3, [sp, #4]
 8005852:	2300      	movs	r3, #0
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	2300      	movs	r3, #0
 8005858:	460a      	mov	r2, r1
 800585a:	4921      	ldr	r1, [pc, #132]	@ (80058e0 <vTaskStartScheduler+0xb4>)
 800585c:	4821      	ldr	r0, [pc, #132]	@ (80058e4 <vTaskStartScheduler+0xb8>)
 800585e:	f7ff fdff 	bl	8005460 <xTaskCreateStatic>
 8005862:	4603      	mov	r3, r0
 8005864:	4a20      	ldr	r2, [pc, #128]	@ (80058e8 <vTaskStartScheduler+0xbc>)
 8005866:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005868:	4b1f      	ldr	r3, [pc, #124]	@ (80058e8 <vTaskStartScheduler+0xbc>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d002      	beq.n	8005876 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005870:	2301      	movs	r3, #1
 8005872:	617b      	str	r3, [r7, #20]
 8005874:	e001      	b.n	800587a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005876:	2300      	movs	r3, #0
 8005878:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d11b      	bne.n	80058b8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005884:	f383 8811 	msr	BASEPRI, r3
 8005888:	f3bf 8f6f 	isb	sy
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	613b      	str	r3, [r7, #16]
}
 8005892:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005894:	4b15      	ldr	r3, [pc, #84]	@ (80058ec <vTaskStartScheduler+0xc0>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	334c      	adds	r3, #76	@ 0x4c
 800589a:	4a15      	ldr	r2, [pc, #84]	@ (80058f0 <vTaskStartScheduler+0xc4>)
 800589c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800589e:	4b15      	ldr	r3, [pc, #84]	@ (80058f4 <vTaskStartScheduler+0xc8>)
 80058a0:	f04f 32ff 	mov.w	r2, #4294967295
 80058a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058a6:	4b14      	ldr	r3, [pc, #80]	@ (80058f8 <vTaskStartScheduler+0xcc>)
 80058a8:	2201      	movs	r2, #1
 80058aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80058ac:	4b13      	ldr	r3, [pc, #76]	@ (80058fc <vTaskStartScheduler+0xd0>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80058b2:	f000 fbbd 	bl	8006030 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80058b6:	e00f      	b.n	80058d8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058be:	d10b      	bne.n	80058d8 <vTaskStartScheduler+0xac>
	__asm volatile
 80058c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	60fb      	str	r3, [r7, #12]
}
 80058d2:	bf00      	nop
 80058d4:	bf00      	nop
 80058d6:	e7fd      	b.n	80058d4 <vTaskStartScheduler+0xa8>
}
 80058d8:	bf00      	nop
 80058da:	3718      	adds	r7, #24
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	0800769c 	.word	0x0800769c
 80058e4:	08005c95 	.word	0x08005c95
 80058e8:	20000670 	.word	0x20000670
 80058ec:	2000054c 	.word	0x2000054c
 80058f0:	2000001c 	.word	0x2000001c
 80058f4:	2000066c 	.word	0x2000066c
 80058f8:	20000658 	.word	0x20000658
 80058fc:	20000650 	.word	0x20000650

08005900 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005900:	b480      	push	{r7}
 8005902:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005904:	4b04      	ldr	r3, [pc, #16]	@ (8005918 <vTaskSuspendAll+0x18>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3301      	adds	r3, #1
 800590a:	4a03      	ldr	r2, [pc, #12]	@ (8005918 <vTaskSuspendAll+0x18>)
 800590c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800590e:	bf00      	nop
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	20000674 	.word	0x20000674

0800591c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005926:	2300      	movs	r3, #0
 8005928:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800592a:	4b42      	ldr	r3, [pc, #264]	@ (8005a34 <xTaskResumeAll+0x118>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d10b      	bne.n	800594a <xTaskResumeAll+0x2e>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	603b      	str	r3, [r7, #0]
}
 8005944:	bf00      	nop
 8005946:	bf00      	nop
 8005948:	e7fd      	b.n	8005946 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800594a:	f000 fc15 	bl	8006178 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800594e:	4b39      	ldr	r3, [pc, #228]	@ (8005a34 <xTaskResumeAll+0x118>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	3b01      	subs	r3, #1
 8005954:	4a37      	ldr	r2, [pc, #220]	@ (8005a34 <xTaskResumeAll+0x118>)
 8005956:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005958:	4b36      	ldr	r3, [pc, #216]	@ (8005a34 <xTaskResumeAll+0x118>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d161      	bne.n	8005a24 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005960:	4b35      	ldr	r3, [pc, #212]	@ (8005a38 <xTaskResumeAll+0x11c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d05d      	beq.n	8005a24 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005968:	e02e      	b.n	80059c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800596a:	4b34      	ldr	r3, [pc, #208]	@ (8005a3c <xTaskResumeAll+0x120>)
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	3318      	adds	r3, #24
 8005976:	4618      	mov	r0, r3
 8005978:	f7ff fd48 	bl	800540c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	3304      	adds	r3, #4
 8005980:	4618      	mov	r0, r3
 8005982:	f7ff fd43 	bl	800540c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598a:	2201      	movs	r2, #1
 800598c:	409a      	lsls	r2, r3
 800598e:	4b2c      	ldr	r3, [pc, #176]	@ (8005a40 <xTaskResumeAll+0x124>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4313      	orrs	r3, r2
 8005994:	4a2a      	ldr	r2, [pc, #168]	@ (8005a40 <xTaskResumeAll+0x124>)
 8005996:	6013      	str	r3, [r2, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800599c:	4613      	mov	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4a27      	ldr	r2, [pc, #156]	@ (8005a44 <xTaskResumeAll+0x128>)
 80059a6:	441a      	add	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	3304      	adds	r3, #4
 80059ac:	4619      	mov	r1, r3
 80059ae:	4610      	mov	r0, r2
 80059b0:	f7ff fccf 	bl	8005352 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059b8:	4b23      	ldr	r3, [pc, #140]	@ (8005a48 <xTaskResumeAll+0x12c>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059be:	429a      	cmp	r2, r3
 80059c0:	d302      	bcc.n	80059c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80059c2:	4b22      	ldr	r3, [pc, #136]	@ (8005a4c <xTaskResumeAll+0x130>)
 80059c4:	2201      	movs	r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80059c8:	4b1c      	ldr	r3, [pc, #112]	@ (8005a3c <xTaskResumeAll+0x120>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1cc      	bne.n	800596a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80059d6:	f000 fa19 	bl	8005e0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80059da:	4b1d      	ldr	r3, [pc, #116]	@ (8005a50 <xTaskResumeAll+0x134>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d010      	beq.n	8005a08 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80059e6:	f000 f837 	bl	8005a58 <xTaskIncrementTick>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80059f0:	4b16      	ldr	r3, [pc, #88]	@ (8005a4c <xTaskResumeAll+0x130>)
 80059f2:	2201      	movs	r2, #1
 80059f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1f1      	bne.n	80059e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005a02:	4b13      	ldr	r3, [pc, #76]	@ (8005a50 <xTaskResumeAll+0x134>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005a08:	4b10      	ldr	r3, [pc, #64]	@ (8005a4c <xTaskResumeAll+0x130>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d009      	beq.n	8005a24 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005a10:	2301      	movs	r3, #1
 8005a12:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005a14:	4b0f      	ldr	r3, [pc, #60]	@ (8005a54 <xTaskResumeAll+0x138>)
 8005a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a1a:	601a      	str	r2, [r3, #0]
 8005a1c:	f3bf 8f4f 	dsb	sy
 8005a20:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005a24:	f000 fbda 	bl	80061dc <vPortExitCritical>

	return xAlreadyYielded;
 8005a28:	68bb      	ldr	r3, [r7, #8]
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3710      	adds	r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	20000674 	.word	0x20000674
 8005a38:	2000064c 	.word	0x2000064c
 8005a3c:	2000060c 	.word	0x2000060c
 8005a40:	20000654 	.word	0x20000654
 8005a44:	20000550 	.word	0x20000550
 8005a48:	2000054c 	.word	0x2000054c
 8005a4c:	20000660 	.word	0x20000660
 8005a50:	2000065c 	.word	0x2000065c
 8005a54:	e000ed04 	.word	0xe000ed04

08005a58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a62:	4b4f      	ldr	r3, [pc, #316]	@ (8005ba0 <xTaskIncrementTick+0x148>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f040 808f 	bne.w	8005b8a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005a6c:	4b4d      	ldr	r3, [pc, #308]	@ (8005ba4 <xTaskIncrementTick+0x14c>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3301      	adds	r3, #1
 8005a72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a74:	4a4b      	ldr	r2, [pc, #300]	@ (8005ba4 <xTaskIncrementTick+0x14c>)
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d121      	bne.n	8005ac4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a80:	4b49      	ldr	r3, [pc, #292]	@ (8005ba8 <xTaskIncrementTick+0x150>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	603b      	str	r3, [r7, #0]
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <xTaskIncrementTick+0x46>
 8005aa2:	4b41      	ldr	r3, [pc, #260]	@ (8005ba8 <xTaskIncrementTick+0x150>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	4b40      	ldr	r3, [pc, #256]	@ (8005bac <xTaskIncrementTick+0x154>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a3e      	ldr	r2, [pc, #248]	@ (8005ba8 <xTaskIncrementTick+0x150>)
 8005aae:	6013      	str	r3, [r2, #0]
 8005ab0:	4a3e      	ldr	r2, [pc, #248]	@ (8005bac <xTaskIncrementTick+0x154>)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6013      	str	r3, [r2, #0]
 8005ab6:	4b3e      	ldr	r3, [pc, #248]	@ (8005bb0 <xTaskIncrementTick+0x158>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3301      	adds	r3, #1
 8005abc:	4a3c      	ldr	r2, [pc, #240]	@ (8005bb0 <xTaskIncrementTick+0x158>)
 8005abe:	6013      	str	r3, [r2, #0]
 8005ac0:	f000 f9a4 	bl	8005e0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ac4:	4b3b      	ldr	r3, [pc, #236]	@ (8005bb4 <xTaskIncrementTick+0x15c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d348      	bcc.n	8005b60 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ace:	4b36      	ldr	r3, [pc, #216]	@ (8005ba8 <xTaskIncrementTick+0x150>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d104      	bne.n	8005ae2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ad8:	4b36      	ldr	r3, [pc, #216]	@ (8005bb4 <xTaskIncrementTick+0x15c>)
 8005ada:	f04f 32ff 	mov.w	r2, #4294967295
 8005ade:	601a      	str	r2, [r3, #0]
					break;
 8005ae0:	e03e      	b.n	8005b60 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ae2:	4b31      	ldr	r3, [pc, #196]	@ (8005ba8 <xTaskIncrementTick+0x150>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d203      	bcs.n	8005b02 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005afa:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb4 <xTaskIncrementTick+0x15c>)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005b00:	e02e      	b.n	8005b60 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	3304      	adds	r3, #4
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7ff fc80 	bl	800540c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d004      	beq.n	8005b1e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	3318      	adds	r3, #24
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff fc77 	bl	800540c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b22:	2201      	movs	r2, #1
 8005b24:	409a      	lsls	r2, r3
 8005b26:	4b24      	ldr	r3, [pc, #144]	@ (8005bb8 <xTaskIncrementTick+0x160>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	4a22      	ldr	r2, [pc, #136]	@ (8005bb8 <xTaskIncrementTick+0x160>)
 8005b2e:	6013      	str	r3, [r2, #0]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005bbc <xTaskIncrementTick+0x164>)
 8005b3e:	441a      	add	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	3304      	adds	r3, #4
 8005b44:	4619      	mov	r1, r3
 8005b46:	4610      	mov	r0, r2
 8005b48:	f7ff fc03 	bl	8005352 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b50:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc0 <xTaskIncrementTick+0x168>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d3b9      	bcc.n	8005ace <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b5e:	e7b6      	b.n	8005ace <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b60:	4b17      	ldr	r3, [pc, #92]	@ (8005bc0 <xTaskIncrementTick+0x168>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b66:	4915      	ldr	r1, [pc, #84]	@ (8005bbc <xTaskIncrementTick+0x164>)
 8005b68:	4613      	mov	r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	440b      	add	r3, r1
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d901      	bls.n	8005b7c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005b7c:	4b11      	ldr	r3, [pc, #68]	@ (8005bc4 <xTaskIncrementTick+0x16c>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d007      	beq.n	8005b94 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005b84:	2301      	movs	r3, #1
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	e004      	b.n	8005b94 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc8 <xTaskIncrementTick+0x170>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	4a0d      	ldr	r2, [pc, #52]	@ (8005bc8 <xTaskIncrementTick+0x170>)
 8005b92:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005b94:	697b      	ldr	r3, [r7, #20]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20000674 	.word	0x20000674
 8005ba4:	20000650 	.word	0x20000650
 8005ba8:	20000604 	.word	0x20000604
 8005bac:	20000608 	.word	0x20000608
 8005bb0:	20000664 	.word	0x20000664
 8005bb4:	2000066c 	.word	0x2000066c
 8005bb8:	20000654 	.word	0x20000654
 8005bbc:	20000550 	.word	0x20000550
 8005bc0:	2000054c 	.word	0x2000054c
 8005bc4:	20000660 	.word	0x20000660
 8005bc8:	2000065c 	.word	0x2000065c

08005bcc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b087      	sub	sp, #28
 8005bd0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c7c <vTaskSwitchContext+0xb0>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005bda:	4b29      	ldr	r3, [pc, #164]	@ (8005c80 <vTaskSwitchContext+0xb4>)
 8005bdc:	2201      	movs	r2, #1
 8005bde:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005be0:	e045      	b.n	8005c6e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005be2:	4b27      	ldr	r3, [pc, #156]	@ (8005c80 <vTaskSwitchContext+0xb4>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005be8:	4b26      	ldr	r3, [pc, #152]	@ (8005c84 <vTaskSwitchContext+0xb8>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	fab3 f383 	clz	r3, r3
 8005bf4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005bf6:	7afb      	ldrb	r3, [r7, #11]
 8005bf8:	f1c3 031f 	rsb	r3, r3, #31
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	4922      	ldr	r1, [pc, #136]	@ (8005c88 <vTaskSwitchContext+0xbc>)
 8005c00:	697a      	ldr	r2, [r7, #20]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	440b      	add	r3, r1
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10b      	bne.n	8005c2a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c16:	f383 8811 	msr	BASEPRI, r3
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	f3bf 8f4f 	dsb	sy
 8005c22:	607b      	str	r3, [r7, #4]
}
 8005c24:	bf00      	nop
 8005c26:	bf00      	nop
 8005c28:	e7fd      	b.n	8005c26 <vTaskSwitchContext+0x5a>
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4a14      	ldr	r2, [pc, #80]	@ (8005c88 <vTaskSwitchContext+0xbc>)
 8005c36:	4413      	add	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	605a      	str	r2, [r3, #4]
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	3308      	adds	r3, #8
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d104      	bne.n	8005c5a <vTaskSwitchContext+0x8e>
 8005c50:	693b      	ldr	r3, [r7, #16]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	685a      	ldr	r2, [r3, #4]
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	605a      	str	r2, [r3, #4]
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	4a0a      	ldr	r2, [pc, #40]	@ (8005c8c <vTaskSwitchContext+0xc0>)
 8005c62:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c64:	4b09      	ldr	r3, [pc, #36]	@ (8005c8c <vTaskSwitchContext+0xc0>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	334c      	adds	r3, #76	@ 0x4c
 8005c6a:	4a09      	ldr	r2, [pc, #36]	@ (8005c90 <vTaskSwitchContext+0xc4>)
 8005c6c:	6013      	str	r3, [r2, #0]
}
 8005c6e:	bf00      	nop
 8005c70:	371c      	adds	r7, #28
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	20000674 	.word	0x20000674
 8005c80:	20000660 	.word	0x20000660
 8005c84:	20000654 	.word	0x20000654
 8005c88:	20000550 	.word	0x20000550
 8005c8c:	2000054c 	.word	0x2000054c
 8005c90:	2000001c 	.word	0x2000001c

08005c94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005c9c:	f000 f852 	bl	8005d44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ca0:	4b06      	ldr	r3, [pc, #24]	@ (8005cbc <prvIdleTask+0x28>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d9f9      	bls.n	8005c9c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ca8:	4b05      	ldr	r3, [pc, #20]	@ (8005cc0 <prvIdleTask+0x2c>)
 8005caa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cae:	601a      	str	r2, [r3, #0]
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005cb8:	e7f0      	b.n	8005c9c <prvIdleTask+0x8>
 8005cba:	bf00      	nop
 8005cbc:	20000550 	.word	0x20000550
 8005cc0:	e000ed04 	.word	0xe000ed04

08005cc4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cca:	2300      	movs	r3, #0
 8005ccc:	607b      	str	r3, [r7, #4]
 8005cce:	e00c      	b.n	8005cea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4a12      	ldr	r2, [pc, #72]	@ (8005d24 <prvInitialiseTaskLists+0x60>)
 8005cdc:	4413      	add	r3, r2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7ff fb0a 	bl	80052f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	607b      	str	r3, [r7, #4]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b06      	cmp	r3, #6
 8005cee:	d9ef      	bls.n	8005cd0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005cf0:	480d      	ldr	r0, [pc, #52]	@ (8005d28 <prvInitialiseTaskLists+0x64>)
 8005cf2:	f7ff fb01 	bl	80052f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005cf6:	480d      	ldr	r0, [pc, #52]	@ (8005d2c <prvInitialiseTaskLists+0x68>)
 8005cf8:	f7ff fafe 	bl	80052f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005cfc:	480c      	ldr	r0, [pc, #48]	@ (8005d30 <prvInitialiseTaskLists+0x6c>)
 8005cfe:	f7ff fafb 	bl	80052f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d02:	480c      	ldr	r0, [pc, #48]	@ (8005d34 <prvInitialiseTaskLists+0x70>)
 8005d04:	f7ff faf8 	bl	80052f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d08:	480b      	ldr	r0, [pc, #44]	@ (8005d38 <prvInitialiseTaskLists+0x74>)
 8005d0a:	f7ff faf5 	bl	80052f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d3c <prvInitialiseTaskLists+0x78>)
 8005d10:	4a05      	ldr	r2, [pc, #20]	@ (8005d28 <prvInitialiseTaskLists+0x64>)
 8005d12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d14:	4b0a      	ldr	r3, [pc, #40]	@ (8005d40 <prvInitialiseTaskLists+0x7c>)
 8005d16:	4a05      	ldr	r2, [pc, #20]	@ (8005d2c <prvInitialiseTaskLists+0x68>)
 8005d18:	601a      	str	r2, [r3, #0]
}
 8005d1a:	bf00      	nop
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	20000550 	.word	0x20000550
 8005d28:	200005dc 	.word	0x200005dc
 8005d2c:	200005f0 	.word	0x200005f0
 8005d30:	2000060c 	.word	0x2000060c
 8005d34:	20000620 	.word	0x20000620
 8005d38:	20000638 	.word	0x20000638
 8005d3c:	20000604 	.word	0x20000604
 8005d40:	20000608 	.word	0x20000608

08005d44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d4a:	e019      	b.n	8005d80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d4c:	f000 fa14 	bl	8006178 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d50:	4b10      	ldr	r3, [pc, #64]	@ (8005d94 <prvCheckTasksWaitingTermination+0x50>)
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7ff fb55 	bl	800540c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d62:	4b0d      	ldr	r3, [pc, #52]	@ (8005d98 <prvCheckTasksWaitingTermination+0x54>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3b01      	subs	r3, #1
 8005d68:	4a0b      	ldr	r2, [pc, #44]	@ (8005d98 <prvCheckTasksWaitingTermination+0x54>)
 8005d6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d9c <prvCheckTasksWaitingTermination+0x58>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	3b01      	subs	r3, #1
 8005d72:	4a0a      	ldr	r2, [pc, #40]	@ (8005d9c <prvCheckTasksWaitingTermination+0x58>)
 8005d74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d76:	f000 fa31 	bl	80061dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f810 	bl	8005da0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d80:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <prvCheckTasksWaitingTermination+0x58>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e1      	bne.n	8005d4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005d88:	bf00      	nop
 8005d8a:	bf00      	nop
 8005d8c:	3708      	adds	r7, #8
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	20000620 	.word	0x20000620
 8005d98:	2000064c 	.word	0x2000064c
 8005d9c:	20000634 	.word	0x20000634

08005da0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	334c      	adds	r3, #76	@ 0x4c
 8005dac:	4618      	mov	r0, r3
 8005dae:	f000 fde1 	bl	8006974 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d108      	bne.n	8005dce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fb87 	bl	80064d4 <vPortFree>
				vPortFree( pxTCB );
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 fb84 	bl	80064d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005dcc:	e019      	b.n	8005e02 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d103      	bne.n	8005de0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 fb7b 	bl	80064d4 <vPortFree>
	}
 8005dde:	e010      	b.n	8005e02 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d00b      	beq.n	8005e02 <prvDeleteTCB+0x62>
	__asm volatile
 8005dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dee:	f383 8811 	msr	BASEPRI, r3
 8005df2:	f3bf 8f6f 	isb	sy
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	60fb      	str	r3, [r7, #12]
}
 8005dfc:	bf00      	nop
 8005dfe:	bf00      	nop
 8005e00:	e7fd      	b.n	8005dfe <prvDeleteTCB+0x5e>
	}
 8005e02:	bf00      	nop
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
	...

08005e0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e12:	4b0c      	ldr	r3, [pc, #48]	@ (8005e44 <prvResetNextTaskUnblockTime+0x38>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d104      	bne.n	8005e26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e48 <prvResetNextTaskUnblockTime+0x3c>)
 8005e1e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e24:	e008      	b.n	8005e38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e26:	4b07      	ldr	r3, [pc, #28]	@ (8005e44 <prvResetNextTaskUnblockTime+0x38>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	4a04      	ldr	r2, [pc, #16]	@ (8005e48 <prvResetNextTaskUnblockTime+0x3c>)
 8005e36:	6013      	str	r3, [r2, #0]
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	20000604 	.word	0x20000604
 8005e48:	2000066c 	.word	0x2000066c

08005e4c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e56:	4b29      	ldr	r3, [pc, #164]	@ (8005efc <prvAddCurrentTaskToDelayedList+0xb0>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e5c:	4b28      	ldr	r3, [pc, #160]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3304      	adds	r3, #4
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff fad2 	bl	800540c <uxListRemove>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10b      	bne.n	8005e86 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005e6e:	4b24      	ldr	r3, [pc, #144]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e74:	2201      	movs	r2, #1
 8005e76:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7a:	43da      	mvns	r2, r3
 8005e7c:	4b21      	ldr	r3, [pc, #132]	@ (8005f04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4013      	ands	r3, r2
 8005e82:	4a20      	ldr	r2, [pc, #128]	@ (8005f04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005e84:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8c:	d10a      	bne.n	8005ea4 <prvAddCurrentTaskToDelayedList+0x58>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d007      	beq.n	8005ea4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e94:	4b1a      	ldr	r3, [pc, #104]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3304      	adds	r3, #4
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	481a      	ldr	r0, [pc, #104]	@ (8005f08 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005e9e:	f7ff fa58 	bl	8005352 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ea2:	e026      	b.n	8005ef2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eac:	4b14      	ldr	r3, [pc, #80]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68ba      	ldr	r2, [r7, #8]
 8005eb2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d209      	bcs.n	8005ed0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ebc:	4b13      	ldr	r3, [pc, #76]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4610      	mov	r0, r2
 8005eca:	f7ff fa66 	bl	800539a <vListInsert>
}
 8005ece:	e010      	b.n	8005ef2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f10 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3304      	adds	r3, #4
 8005eda:	4619      	mov	r1, r3
 8005edc:	4610      	mov	r0, r2
 8005ede:	f7ff fa5c 	bl	800539a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8005f14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d202      	bcs.n	8005ef2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005eec:	4a09      	ldr	r2, [pc, #36]	@ (8005f14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	6013      	str	r3, [r2, #0]
}
 8005ef2:	bf00      	nop
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	20000650 	.word	0x20000650
 8005f00:	2000054c 	.word	0x2000054c
 8005f04:	20000654 	.word	0x20000654
 8005f08:	20000638 	.word	0x20000638
 8005f0c:	20000608 	.word	0x20000608
 8005f10:	20000604 	.word	0x20000604
 8005f14:	2000066c 	.word	0x2000066c

08005f18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	3b04      	subs	r3, #4
 8005f28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005f30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3b04      	subs	r3, #4
 8005f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f023 0201 	bic.w	r2, r3, #1
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	3b04      	subs	r3, #4
 8005f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f48:	4a0c      	ldr	r2, [pc, #48]	@ (8005f7c <pxPortInitialiseStack+0x64>)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	3b14      	subs	r3, #20
 8005f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3b04      	subs	r3, #4
 8005f5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f06f 0202 	mvn.w	r2, #2
 8005f66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	3b20      	subs	r3, #32
 8005f6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	08005f81 	.word	0x08005f81

08005f80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005f86:	2300      	movs	r3, #0
 8005f88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f8a:	4b13      	ldr	r3, [pc, #76]	@ (8005fd8 <prvTaskExitError+0x58>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f92:	d00b      	beq.n	8005fac <prvTaskExitError+0x2c>
	__asm volatile
 8005f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f98:	f383 8811 	msr	BASEPRI, r3
 8005f9c:	f3bf 8f6f 	isb	sy
 8005fa0:	f3bf 8f4f 	dsb	sy
 8005fa4:	60fb      	str	r3, [r7, #12]
}
 8005fa6:	bf00      	nop
 8005fa8:	bf00      	nop
 8005faa:	e7fd      	b.n	8005fa8 <prvTaskExitError+0x28>
	__asm volatile
 8005fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb0:	f383 8811 	msr	BASEPRI, r3
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	f3bf 8f4f 	dsb	sy
 8005fbc:	60bb      	str	r3, [r7, #8]
}
 8005fbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005fc0:	bf00      	nop
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d0fc      	beq.n	8005fc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005fc8:	bf00      	nop
 8005fca:	bf00      	nop
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	2000000c 	.word	0x2000000c
 8005fdc:	00000000 	.word	0x00000000

08005fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005fe0:	4b07      	ldr	r3, [pc, #28]	@ (8006000 <pxCurrentTCBConst2>)
 8005fe2:	6819      	ldr	r1, [r3, #0]
 8005fe4:	6808      	ldr	r0, [r1, #0]
 8005fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fea:	f380 8809 	msr	PSP, r0
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f04f 0000 	mov.w	r0, #0
 8005ff6:	f380 8811 	msr	BASEPRI, r0
 8005ffa:	4770      	bx	lr
 8005ffc:	f3af 8000 	nop.w

08006000 <pxCurrentTCBConst2>:
 8006000:	2000054c 	.word	0x2000054c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop

08006008 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006008:	4808      	ldr	r0, [pc, #32]	@ (800602c <prvPortStartFirstTask+0x24>)
 800600a:	6800      	ldr	r0, [r0, #0]
 800600c:	6800      	ldr	r0, [r0, #0]
 800600e:	f380 8808 	msr	MSP, r0
 8006012:	f04f 0000 	mov.w	r0, #0
 8006016:	f380 8814 	msr	CONTROL, r0
 800601a:	b662      	cpsie	i
 800601c:	b661      	cpsie	f
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	f3bf 8f6f 	isb	sy
 8006026:	df00      	svc	0
 8006028:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800602a:	bf00      	nop
 800602c:	e000ed08 	.word	0xe000ed08

08006030 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006036:	4b47      	ldr	r3, [pc, #284]	@ (8006154 <xPortStartScheduler+0x124>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a47      	ldr	r2, [pc, #284]	@ (8006158 <xPortStartScheduler+0x128>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d10b      	bne.n	8006058 <xPortStartScheduler+0x28>
	__asm volatile
 8006040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	60fb      	str	r3, [r7, #12]
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006058:	4b3e      	ldr	r3, [pc, #248]	@ (8006154 <xPortStartScheduler+0x124>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a3f      	ldr	r2, [pc, #252]	@ (800615c <xPortStartScheduler+0x12c>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d10b      	bne.n	800607a <xPortStartScheduler+0x4a>
	__asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	613b      	str	r3, [r7, #16]
}
 8006074:	bf00      	nop
 8006076:	bf00      	nop
 8006078:	e7fd      	b.n	8006076 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800607a:	4b39      	ldr	r3, [pc, #228]	@ (8006160 <xPortStartScheduler+0x130>)
 800607c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	b2db      	uxtb	r3, r3
 8006084:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	22ff      	movs	r2, #255	@ 0xff
 800608a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	b2db      	uxtb	r3, r3
 8006092:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	b2db      	uxtb	r3, r3
 8006098:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800609c:	b2da      	uxtb	r2, r3
 800609e:	4b31      	ldr	r3, [pc, #196]	@ (8006164 <xPortStartScheduler+0x134>)
 80060a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80060a2:	4b31      	ldr	r3, [pc, #196]	@ (8006168 <xPortStartScheduler+0x138>)
 80060a4:	2207      	movs	r2, #7
 80060a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060a8:	e009      	b.n	80060be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80060aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006168 <xPortStartScheduler+0x138>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	3b01      	subs	r3, #1
 80060b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006168 <xPortStartScheduler+0x138>)
 80060b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c6:	2b80      	cmp	r3, #128	@ 0x80
 80060c8:	d0ef      	beq.n	80060aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80060ca:	4b27      	ldr	r3, [pc, #156]	@ (8006168 <xPortStartScheduler+0x138>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f1c3 0307 	rsb	r3, r3, #7
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	d00b      	beq.n	80060ee <xPortStartScheduler+0xbe>
	__asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	60bb      	str	r3, [r7, #8]
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	e7fd      	b.n	80060ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80060ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006168 <xPortStartScheduler+0x138>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	021b      	lsls	r3, r3, #8
 80060f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006168 <xPortStartScheduler+0x138>)
 80060f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80060f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006168 <xPortStartScheduler+0x138>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006100:	4a19      	ldr	r2, [pc, #100]	@ (8006168 <xPortStartScheduler+0x138>)
 8006102:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	b2da      	uxtb	r2, r3
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800610c:	4b17      	ldr	r3, [pc, #92]	@ (800616c <xPortStartScheduler+0x13c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a16      	ldr	r2, [pc, #88]	@ (800616c <xPortStartScheduler+0x13c>)
 8006112:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006116:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006118:	4b14      	ldr	r3, [pc, #80]	@ (800616c <xPortStartScheduler+0x13c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a13      	ldr	r2, [pc, #76]	@ (800616c <xPortStartScheduler+0x13c>)
 800611e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006122:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006124:	f000 f8da 	bl	80062dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006128:	4b11      	ldr	r3, [pc, #68]	@ (8006170 <xPortStartScheduler+0x140>)
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800612e:	f000 f8f9 	bl	8006324 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006132:	4b10      	ldr	r3, [pc, #64]	@ (8006174 <xPortStartScheduler+0x144>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a0f      	ldr	r2, [pc, #60]	@ (8006174 <xPortStartScheduler+0x144>)
 8006138:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800613c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800613e:	f7ff ff63 	bl	8006008 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006142:	f7ff fd43 	bl	8005bcc <vTaskSwitchContext>
	prvTaskExitError();
 8006146:	f7ff ff1b 	bl	8005f80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3718      	adds	r7, #24
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	e000ed00 	.word	0xe000ed00
 8006158:	410fc271 	.word	0x410fc271
 800615c:	410fc270 	.word	0x410fc270
 8006160:	e000e400 	.word	0xe000e400
 8006164:	20000678 	.word	0x20000678
 8006168:	2000067c 	.word	0x2000067c
 800616c:	e000ed20 	.word	0xe000ed20
 8006170:	2000000c 	.word	0x2000000c
 8006174:	e000ef34 	.word	0xe000ef34

08006178 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	607b      	str	r3, [r7, #4]
}
 8006190:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006192:	4b10      	ldr	r3, [pc, #64]	@ (80061d4 <vPortEnterCritical+0x5c>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	4a0e      	ldr	r2, [pc, #56]	@ (80061d4 <vPortEnterCritical+0x5c>)
 800619a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800619c:	4b0d      	ldr	r3, [pc, #52]	@ (80061d4 <vPortEnterCritical+0x5c>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d110      	bne.n	80061c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80061a4:	4b0c      	ldr	r3, [pc, #48]	@ (80061d8 <vPortEnterCritical+0x60>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00b      	beq.n	80061c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	603b      	str	r3, [r7, #0]
}
 80061c0:	bf00      	nop
 80061c2:	bf00      	nop
 80061c4:	e7fd      	b.n	80061c2 <vPortEnterCritical+0x4a>
	}
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	2000000c 	.word	0x2000000c
 80061d8:	e000ed04 	.word	0xe000ed04

080061dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80061e2:	4b12      	ldr	r3, [pc, #72]	@ (800622c <vPortExitCritical+0x50>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <vPortExitCritical+0x26>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	607b      	str	r3, [r7, #4]
}
 80061fc:	bf00      	nop
 80061fe:	bf00      	nop
 8006200:	e7fd      	b.n	80061fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006202:	4b0a      	ldr	r3, [pc, #40]	@ (800622c <vPortExitCritical+0x50>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3b01      	subs	r3, #1
 8006208:	4a08      	ldr	r2, [pc, #32]	@ (800622c <vPortExitCritical+0x50>)
 800620a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800620c:	4b07      	ldr	r3, [pc, #28]	@ (800622c <vPortExitCritical+0x50>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d105      	bne.n	8006220 <vPortExitCritical+0x44>
 8006214:	2300      	movs	r3, #0
 8006216:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800621e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	2000000c 	.word	0x2000000c

08006230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006230:	f3ef 8009 	mrs	r0, PSP
 8006234:	f3bf 8f6f 	isb	sy
 8006238:	4b15      	ldr	r3, [pc, #84]	@ (8006290 <pxCurrentTCBConst>)
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	f01e 0f10 	tst.w	lr, #16
 8006240:	bf08      	it	eq
 8006242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800624a:	6010      	str	r0, [r2, #0]
 800624c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006250:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006254:	f380 8811 	msr	BASEPRI, r0
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f7ff fcb4 	bl	8005bcc <vTaskSwitchContext>
 8006264:	f04f 0000 	mov.w	r0, #0
 8006268:	f380 8811 	msr	BASEPRI, r0
 800626c:	bc09      	pop	{r0, r3}
 800626e:	6819      	ldr	r1, [r3, #0]
 8006270:	6808      	ldr	r0, [r1, #0]
 8006272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006276:	f01e 0f10 	tst.w	lr, #16
 800627a:	bf08      	it	eq
 800627c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006280:	f380 8809 	msr	PSP, r0
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	f3af 8000 	nop.w

08006290 <pxCurrentTCBConst>:
 8006290:	2000054c 	.word	0x2000054c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop

08006298 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	607b      	str	r3, [r7, #4]
}
 80062b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80062b2:	f7ff fbd1 	bl	8005a58 <xTaskIncrementTick>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80062bc:	4b06      	ldr	r3, [pc, #24]	@ (80062d8 <SysTick_Handler+0x40>)
 80062be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062c2:	601a      	str	r2, [r3, #0]
 80062c4:	2300      	movs	r3, #0
 80062c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	f383 8811 	msr	BASEPRI, r3
}
 80062ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80062d0:	bf00      	nop
 80062d2:	3708      	adds	r7, #8
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	e000ed04 	.word	0xe000ed04

080062dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80062e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006310 <vPortSetupTimerInterrupt+0x34>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80062e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006314 <vPortSetupTimerInterrupt+0x38>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80062ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006318 <vPortSetupTimerInterrupt+0x3c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a0a      	ldr	r2, [pc, #40]	@ (800631c <vPortSetupTimerInterrupt+0x40>)
 80062f2:	fba2 2303 	umull	r2, r3, r2, r3
 80062f6:	099b      	lsrs	r3, r3, #6
 80062f8:	4a09      	ldr	r2, [pc, #36]	@ (8006320 <vPortSetupTimerInterrupt+0x44>)
 80062fa:	3b01      	subs	r3, #1
 80062fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80062fe:	4b04      	ldr	r3, [pc, #16]	@ (8006310 <vPortSetupTimerInterrupt+0x34>)
 8006300:	2207      	movs	r2, #7
 8006302:	601a      	str	r2, [r3, #0]
}
 8006304:	bf00      	nop
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	e000e010 	.word	0xe000e010
 8006314:	e000e018 	.word	0xe000e018
 8006318:	20000000 	.word	0x20000000
 800631c:	10624dd3 	.word	0x10624dd3
 8006320:	e000e014 	.word	0xe000e014

08006324 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006324:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006334 <vPortEnableVFP+0x10>
 8006328:	6801      	ldr	r1, [r0, #0]
 800632a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800632e:	6001      	str	r1, [r0, #0]
 8006330:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006332:	bf00      	nop
 8006334:	e000ed88 	.word	0xe000ed88

08006338 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b08a      	sub	sp, #40	@ 0x28
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006340:	2300      	movs	r3, #0
 8006342:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006344:	f7ff fadc 	bl	8005900 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006348:	4b5c      	ldr	r3, [pc, #368]	@ (80064bc <pvPortMalloc+0x184>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006350:	f000 f924 	bl	800659c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006354:	4b5a      	ldr	r3, [pc, #360]	@ (80064c0 <pvPortMalloc+0x188>)
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4013      	ands	r3, r2
 800635c:	2b00      	cmp	r3, #0
 800635e:	f040 8095 	bne.w	800648c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d01e      	beq.n	80063a6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006368:	2208      	movs	r2, #8
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4413      	add	r3, r2
 800636e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f003 0307 	and.w	r3, r3, #7
 8006376:	2b00      	cmp	r3, #0
 8006378:	d015      	beq.n	80063a6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f023 0307 	bic.w	r3, r3, #7
 8006380:	3308      	adds	r3, #8
 8006382:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f003 0307 	and.w	r3, r3, #7
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00b      	beq.n	80063a6 <pvPortMalloc+0x6e>
	__asm volatile
 800638e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006392:	f383 8811 	msr	BASEPRI, r3
 8006396:	f3bf 8f6f 	isb	sy
 800639a:	f3bf 8f4f 	dsb	sy
 800639e:	617b      	str	r3, [r7, #20]
}
 80063a0:	bf00      	nop
 80063a2:	bf00      	nop
 80063a4:	e7fd      	b.n	80063a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d06f      	beq.n	800648c <pvPortMalloc+0x154>
 80063ac:	4b45      	ldr	r3, [pc, #276]	@ (80064c4 <pvPortMalloc+0x18c>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d86a      	bhi.n	800648c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80063b6:	4b44      	ldr	r3, [pc, #272]	@ (80064c8 <pvPortMalloc+0x190>)
 80063b8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80063ba:	4b43      	ldr	r3, [pc, #268]	@ (80064c8 <pvPortMalloc+0x190>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80063c0:	e004      	b.n	80063cc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80063c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80063c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80063cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d903      	bls.n	80063de <pvPortMalloc+0xa6>
 80063d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1f1      	bne.n	80063c2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80063de:	4b37      	ldr	r3, [pc, #220]	@ (80064bc <pvPortMalloc+0x184>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d051      	beq.n	800648c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2208      	movs	r2, #8
 80063ee:	4413      	add	r3, r2
 80063f0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80063f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	6a3b      	ldr	r3, [r7, #32]
 80063f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	1ad2      	subs	r2, r2, r3
 8006402:	2308      	movs	r3, #8
 8006404:	005b      	lsls	r3, r3, #1
 8006406:	429a      	cmp	r2, r3
 8006408:	d920      	bls.n	800644c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800640a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4413      	add	r3, r2
 8006410:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	f003 0307 	and.w	r3, r3, #7
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00b      	beq.n	8006434 <pvPortMalloc+0xfc>
	__asm volatile
 800641c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006420:	f383 8811 	msr	BASEPRI, r3
 8006424:	f3bf 8f6f 	isb	sy
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	613b      	str	r3, [r7, #16]
}
 800642e:	bf00      	nop
 8006430:	bf00      	nop
 8006432:	e7fd      	b.n	8006430 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006436:	685a      	ldr	r2, [r3, #4]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	1ad2      	subs	r2, r2, r3
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006446:	69b8      	ldr	r0, [r7, #24]
 8006448:	f000 f90a 	bl	8006660 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800644c:	4b1d      	ldr	r3, [pc, #116]	@ (80064c4 <pvPortMalloc+0x18c>)
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	4a1b      	ldr	r2, [pc, #108]	@ (80064c4 <pvPortMalloc+0x18c>)
 8006458:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800645a:	4b1a      	ldr	r3, [pc, #104]	@ (80064c4 <pvPortMalloc+0x18c>)
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	4b1b      	ldr	r3, [pc, #108]	@ (80064cc <pvPortMalloc+0x194>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d203      	bcs.n	800646e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006466:	4b17      	ldr	r3, [pc, #92]	@ (80064c4 <pvPortMalloc+0x18c>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a18      	ldr	r2, [pc, #96]	@ (80064cc <pvPortMalloc+0x194>)
 800646c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	4b13      	ldr	r3, [pc, #76]	@ (80064c0 <pvPortMalloc+0x188>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	431a      	orrs	r2, r3
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	2200      	movs	r2, #0
 8006480:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006482:	4b13      	ldr	r3, [pc, #76]	@ (80064d0 <pvPortMalloc+0x198>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3301      	adds	r3, #1
 8006488:	4a11      	ldr	r2, [pc, #68]	@ (80064d0 <pvPortMalloc+0x198>)
 800648a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800648c:	f7ff fa46 	bl	800591c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	f003 0307 	and.w	r3, r3, #7
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00b      	beq.n	80064b2 <pvPortMalloc+0x17a>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	60fb      	str	r3, [r7, #12]
}
 80064ac:	bf00      	nop
 80064ae:	bf00      	nop
 80064b0:	e7fd      	b.n	80064ae <pvPortMalloc+0x176>
	return pvReturn;
 80064b2:	69fb      	ldr	r3, [r7, #28]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3728      	adds	r7, #40	@ 0x28
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	20002d98 	.word	0x20002d98
 80064c0:	20002dac 	.word	0x20002dac
 80064c4:	20002d9c 	.word	0x20002d9c
 80064c8:	20002d90 	.word	0x20002d90
 80064cc:	20002da0 	.word	0x20002da0
 80064d0:	20002da4 	.word	0x20002da4

080064d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d04f      	beq.n	8006586 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80064e6:	2308      	movs	r3, #8
 80064e8:	425b      	negs	r3, r3
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	4413      	add	r3, r2
 80064ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	4b25      	ldr	r3, [pc, #148]	@ (8006590 <vPortFree+0xbc>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4013      	ands	r3, r2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d10b      	bne.n	800651a <vPortFree+0x46>
	__asm volatile
 8006502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006506:	f383 8811 	msr	BASEPRI, r3
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	60fb      	str	r3, [r7, #12]
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop
 8006518:	e7fd      	b.n	8006516 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00b      	beq.n	800653a <vPortFree+0x66>
	__asm volatile
 8006522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006526:	f383 8811 	msr	BASEPRI, r3
 800652a:	f3bf 8f6f 	isb	sy
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	60bb      	str	r3, [r7, #8]
}
 8006534:	bf00      	nop
 8006536:	bf00      	nop
 8006538:	e7fd      	b.n	8006536 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	4b14      	ldr	r3, [pc, #80]	@ (8006590 <vPortFree+0xbc>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4013      	ands	r3, r2
 8006544:	2b00      	cmp	r3, #0
 8006546:	d01e      	beq.n	8006586 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d11a      	bne.n	8006586 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	4b0e      	ldr	r3, [pc, #56]	@ (8006590 <vPortFree+0xbc>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	43db      	mvns	r3, r3
 800655a:	401a      	ands	r2, r3
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006560:	f7ff f9ce 	bl	8005900 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	4b0a      	ldr	r3, [pc, #40]	@ (8006594 <vPortFree+0xc0>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4413      	add	r3, r2
 800656e:	4a09      	ldr	r2, [pc, #36]	@ (8006594 <vPortFree+0xc0>)
 8006570:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006572:	6938      	ldr	r0, [r7, #16]
 8006574:	f000 f874 	bl	8006660 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006578:	4b07      	ldr	r3, [pc, #28]	@ (8006598 <vPortFree+0xc4>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	3301      	adds	r3, #1
 800657e:	4a06      	ldr	r2, [pc, #24]	@ (8006598 <vPortFree+0xc4>)
 8006580:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006582:	f7ff f9cb 	bl	800591c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006586:	bf00      	nop
 8006588:	3718      	adds	r7, #24
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	20002dac 	.word	0x20002dac
 8006594:	20002d9c 	.word	0x20002d9c
 8006598:	20002da8 	.word	0x20002da8

0800659c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800659c:	b480      	push	{r7}
 800659e:	b085      	sub	sp, #20
 80065a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80065a2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80065a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80065a8:	4b27      	ldr	r3, [pc, #156]	@ (8006648 <prvHeapInit+0xac>)
 80065aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f003 0307 	and.w	r3, r3, #7
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00c      	beq.n	80065d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	3307      	adds	r3, #7
 80065ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f023 0307 	bic.w	r3, r3, #7
 80065c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006648 <prvHeapInit+0xac>)
 80065cc:	4413      	add	r3, r2
 80065ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80065d4:	4a1d      	ldr	r2, [pc, #116]	@ (800664c <prvHeapInit+0xb0>)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80065da:	4b1c      	ldr	r3, [pc, #112]	@ (800664c <prvHeapInit+0xb0>)
 80065dc:	2200      	movs	r2, #0
 80065de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	4413      	add	r3, r2
 80065e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80065e8:	2208      	movs	r2, #8
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	1a9b      	subs	r3, r3, r2
 80065ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0307 	bic.w	r3, r3, #7
 80065f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	4a15      	ldr	r2, [pc, #84]	@ (8006650 <prvHeapInit+0xb4>)
 80065fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80065fe:	4b14      	ldr	r3, [pc, #80]	@ (8006650 <prvHeapInit+0xb4>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2200      	movs	r2, #0
 8006604:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006606:	4b12      	ldr	r3, [pc, #72]	@ (8006650 <prvHeapInit+0xb4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2200      	movs	r2, #0
 800660c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	1ad2      	subs	r2, r2, r3
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800661c:	4b0c      	ldr	r3, [pc, #48]	@ (8006650 <prvHeapInit+0xb4>)
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	4a0a      	ldr	r2, [pc, #40]	@ (8006654 <prvHeapInit+0xb8>)
 800662a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	4a09      	ldr	r2, [pc, #36]	@ (8006658 <prvHeapInit+0xbc>)
 8006632:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006634:	4b09      	ldr	r3, [pc, #36]	@ (800665c <prvHeapInit+0xc0>)
 8006636:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800663a:	601a      	str	r2, [r3, #0]
}
 800663c:	bf00      	nop
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr
 8006648:	20000680 	.word	0x20000680
 800664c:	20002d90 	.word	0x20002d90
 8006650:	20002d98 	.word	0x20002d98
 8006654:	20002da0 	.word	0x20002da0
 8006658:	20002d9c 	.word	0x20002d9c
 800665c:	20002dac 	.word	0x20002dac

08006660 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006668:	4b28      	ldr	r3, [pc, #160]	@ (800670c <prvInsertBlockIntoFreeList+0xac>)
 800666a:	60fb      	str	r3, [r7, #12]
 800666c:	e002      	b.n	8006674 <prvInsertBlockIntoFreeList+0x14>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	429a      	cmp	r2, r3
 800667c:	d8f7      	bhi.n	800666e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	4413      	add	r3, r2
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	429a      	cmp	r2, r3
 800668e:	d108      	bne.n	80066a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	441a      	add	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	441a      	add	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d118      	bne.n	80066e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	4b15      	ldr	r3, [pc, #84]	@ (8006710 <prvInsertBlockIntoFreeList+0xb0>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d00d      	beq.n	80066de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	441a      	add	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	e008      	b.n	80066f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80066de:	4b0c      	ldr	r3, [pc, #48]	@ (8006710 <prvInsertBlockIntoFreeList+0xb0>)
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	e003      	b.n	80066f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d002      	beq.n	80066fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066fe:	bf00      	nop
 8006700:	3714      	adds	r7, #20
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	20002d90 	.word	0x20002d90
 8006710:	20002d98 	.word	0x20002d98

08006714 <std>:
 8006714:	2300      	movs	r3, #0
 8006716:	b510      	push	{r4, lr}
 8006718:	4604      	mov	r4, r0
 800671a:	e9c0 3300 	strd	r3, r3, [r0]
 800671e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006722:	6083      	str	r3, [r0, #8]
 8006724:	8181      	strh	r1, [r0, #12]
 8006726:	6643      	str	r3, [r0, #100]	@ 0x64
 8006728:	81c2      	strh	r2, [r0, #14]
 800672a:	6183      	str	r3, [r0, #24]
 800672c:	4619      	mov	r1, r3
 800672e:	2208      	movs	r2, #8
 8006730:	305c      	adds	r0, #92	@ 0x5c
 8006732:	f000 f906 	bl	8006942 <memset>
 8006736:	4b0d      	ldr	r3, [pc, #52]	@ (800676c <std+0x58>)
 8006738:	6263      	str	r3, [r4, #36]	@ 0x24
 800673a:	4b0d      	ldr	r3, [pc, #52]	@ (8006770 <std+0x5c>)
 800673c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800673e:	4b0d      	ldr	r3, [pc, #52]	@ (8006774 <std+0x60>)
 8006740:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006742:	4b0d      	ldr	r3, [pc, #52]	@ (8006778 <std+0x64>)
 8006744:	6323      	str	r3, [r4, #48]	@ 0x30
 8006746:	4b0d      	ldr	r3, [pc, #52]	@ (800677c <std+0x68>)
 8006748:	6224      	str	r4, [r4, #32]
 800674a:	429c      	cmp	r4, r3
 800674c:	d006      	beq.n	800675c <std+0x48>
 800674e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006752:	4294      	cmp	r4, r2
 8006754:	d002      	beq.n	800675c <std+0x48>
 8006756:	33d0      	adds	r3, #208	@ 0xd0
 8006758:	429c      	cmp	r4, r3
 800675a:	d105      	bne.n	8006768 <std+0x54>
 800675c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006764:	f000 b9c4 	b.w	8006af0 <__retarget_lock_init_recursive>
 8006768:	bd10      	pop	{r4, pc}
 800676a:	bf00      	nop
 800676c:	080068bd 	.word	0x080068bd
 8006770:	080068df 	.word	0x080068df
 8006774:	08006917 	.word	0x08006917
 8006778:	0800693b 	.word	0x0800693b
 800677c:	20002db0 	.word	0x20002db0

08006780 <stdio_exit_handler>:
 8006780:	4a02      	ldr	r2, [pc, #8]	@ (800678c <stdio_exit_handler+0xc>)
 8006782:	4903      	ldr	r1, [pc, #12]	@ (8006790 <stdio_exit_handler+0x10>)
 8006784:	4803      	ldr	r0, [pc, #12]	@ (8006794 <stdio_exit_handler+0x14>)
 8006786:	f000 b869 	b.w	800685c <_fwalk_sglue>
 800678a:	bf00      	nop
 800678c:	20000010 	.word	0x20000010
 8006790:	0800738d 	.word	0x0800738d
 8006794:	20000020 	.word	0x20000020

08006798 <cleanup_stdio>:
 8006798:	6841      	ldr	r1, [r0, #4]
 800679a:	4b0c      	ldr	r3, [pc, #48]	@ (80067cc <cleanup_stdio+0x34>)
 800679c:	4299      	cmp	r1, r3
 800679e:	b510      	push	{r4, lr}
 80067a0:	4604      	mov	r4, r0
 80067a2:	d001      	beq.n	80067a8 <cleanup_stdio+0x10>
 80067a4:	f000 fdf2 	bl	800738c <_fflush_r>
 80067a8:	68a1      	ldr	r1, [r4, #8]
 80067aa:	4b09      	ldr	r3, [pc, #36]	@ (80067d0 <cleanup_stdio+0x38>)
 80067ac:	4299      	cmp	r1, r3
 80067ae:	d002      	beq.n	80067b6 <cleanup_stdio+0x1e>
 80067b0:	4620      	mov	r0, r4
 80067b2:	f000 fdeb 	bl	800738c <_fflush_r>
 80067b6:	68e1      	ldr	r1, [r4, #12]
 80067b8:	4b06      	ldr	r3, [pc, #24]	@ (80067d4 <cleanup_stdio+0x3c>)
 80067ba:	4299      	cmp	r1, r3
 80067bc:	d004      	beq.n	80067c8 <cleanup_stdio+0x30>
 80067be:	4620      	mov	r0, r4
 80067c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067c4:	f000 bde2 	b.w	800738c <_fflush_r>
 80067c8:	bd10      	pop	{r4, pc}
 80067ca:	bf00      	nop
 80067cc:	20002db0 	.word	0x20002db0
 80067d0:	20002e18 	.word	0x20002e18
 80067d4:	20002e80 	.word	0x20002e80

080067d8 <global_stdio_init.part.0>:
 80067d8:	b510      	push	{r4, lr}
 80067da:	4b0b      	ldr	r3, [pc, #44]	@ (8006808 <global_stdio_init.part.0+0x30>)
 80067dc:	4c0b      	ldr	r4, [pc, #44]	@ (800680c <global_stdio_init.part.0+0x34>)
 80067de:	4a0c      	ldr	r2, [pc, #48]	@ (8006810 <global_stdio_init.part.0+0x38>)
 80067e0:	601a      	str	r2, [r3, #0]
 80067e2:	4620      	mov	r0, r4
 80067e4:	2200      	movs	r2, #0
 80067e6:	2104      	movs	r1, #4
 80067e8:	f7ff ff94 	bl	8006714 <std>
 80067ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067f0:	2201      	movs	r2, #1
 80067f2:	2109      	movs	r1, #9
 80067f4:	f7ff ff8e 	bl	8006714 <std>
 80067f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067fc:	2202      	movs	r2, #2
 80067fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006802:	2112      	movs	r1, #18
 8006804:	f7ff bf86 	b.w	8006714 <std>
 8006808:	20002ee8 	.word	0x20002ee8
 800680c:	20002db0 	.word	0x20002db0
 8006810:	08006781 	.word	0x08006781

08006814 <__sfp_lock_acquire>:
 8006814:	4801      	ldr	r0, [pc, #4]	@ (800681c <__sfp_lock_acquire+0x8>)
 8006816:	f000 b96c 	b.w	8006af2 <__retarget_lock_acquire_recursive>
 800681a:	bf00      	nop
 800681c:	20002ef1 	.word	0x20002ef1

08006820 <__sfp_lock_release>:
 8006820:	4801      	ldr	r0, [pc, #4]	@ (8006828 <__sfp_lock_release+0x8>)
 8006822:	f000 b967 	b.w	8006af4 <__retarget_lock_release_recursive>
 8006826:	bf00      	nop
 8006828:	20002ef1 	.word	0x20002ef1

0800682c <__sinit>:
 800682c:	b510      	push	{r4, lr}
 800682e:	4604      	mov	r4, r0
 8006830:	f7ff fff0 	bl	8006814 <__sfp_lock_acquire>
 8006834:	6a23      	ldr	r3, [r4, #32]
 8006836:	b11b      	cbz	r3, 8006840 <__sinit+0x14>
 8006838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800683c:	f7ff bff0 	b.w	8006820 <__sfp_lock_release>
 8006840:	4b04      	ldr	r3, [pc, #16]	@ (8006854 <__sinit+0x28>)
 8006842:	6223      	str	r3, [r4, #32]
 8006844:	4b04      	ldr	r3, [pc, #16]	@ (8006858 <__sinit+0x2c>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1f5      	bne.n	8006838 <__sinit+0xc>
 800684c:	f7ff ffc4 	bl	80067d8 <global_stdio_init.part.0>
 8006850:	e7f2      	b.n	8006838 <__sinit+0xc>
 8006852:	bf00      	nop
 8006854:	08006799 	.word	0x08006799
 8006858:	20002ee8 	.word	0x20002ee8

0800685c <_fwalk_sglue>:
 800685c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006860:	4607      	mov	r7, r0
 8006862:	4688      	mov	r8, r1
 8006864:	4614      	mov	r4, r2
 8006866:	2600      	movs	r6, #0
 8006868:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800686c:	f1b9 0901 	subs.w	r9, r9, #1
 8006870:	d505      	bpl.n	800687e <_fwalk_sglue+0x22>
 8006872:	6824      	ldr	r4, [r4, #0]
 8006874:	2c00      	cmp	r4, #0
 8006876:	d1f7      	bne.n	8006868 <_fwalk_sglue+0xc>
 8006878:	4630      	mov	r0, r6
 800687a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800687e:	89ab      	ldrh	r3, [r5, #12]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d907      	bls.n	8006894 <_fwalk_sglue+0x38>
 8006884:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006888:	3301      	adds	r3, #1
 800688a:	d003      	beq.n	8006894 <_fwalk_sglue+0x38>
 800688c:	4629      	mov	r1, r5
 800688e:	4638      	mov	r0, r7
 8006890:	47c0      	blx	r8
 8006892:	4306      	orrs	r6, r0
 8006894:	3568      	adds	r5, #104	@ 0x68
 8006896:	e7e9      	b.n	800686c <_fwalk_sglue+0x10>

08006898 <iprintf>:
 8006898:	b40f      	push	{r0, r1, r2, r3}
 800689a:	b507      	push	{r0, r1, r2, lr}
 800689c:	4906      	ldr	r1, [pc, #24]	@ (80068b8 <iprintf+0x20>)
 800689e:	ab04      	add	r3, sp, #16
 80068a0:	6808      	ldr	r0, [r1, #0]
 80068a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80068a6:	6881      	ldr	r1, [r0, #8]
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	f000 fa47 	bl	8006d3c <_vfiprintf_r>
 80068ae:	b003      	add	sp, #12
 80068b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068b4:	b004      	add	sp, #16
 80068b6:	4770      	bx	lr
 80068b8:	2000001c 	.word	0x2000001c

080068bc <__sread>:
 80068bc:	b510      	push	{r4, lr}
 80068be:	460c      	mov	r4, r1
 80068c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c4:	f000 f8c6 	bl	8006a54 <_read_r>
 80068c8:	2800      	cmp	r0, #0
 80068ca:	bfab      	itete	ge
 80068cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80068ce:	89a3      	ldrhlt	r3, [r4, #12]
 80068d0:	181b      	addge	r3, r3, r0
 80068d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068d6:	bfac      	ite	ge
 80068d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80068da:	81a3      	strhlt	r3, [r4, #12]
 80068dc:	bd10      	pop	{r4, pc}

080068de <__swrite>:
 80068de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068e2:	461f      	mov	r7, r3
 80068e4:	898b      	ldrh	r3, [r1, #12]
 80068e6:	05db      	lsls	r3, r3, #23
 80068e8:	4605      	mov	r5, r0
 80068ea:	460c      	mov	r4, r1
 80068ec:	4616      	mov	r6, r2
 80068ee:	d505      	bpl.n	80068fc <__swrite+0x1e>
 80068f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f4:	2302      	movs	r3, #2
 80068f6:	2200      	movs	r2, #0
 80068f8:	f000 f89a 	bl	8006a30 <_lseek_r>
 80068fc:	89a3      	ldrh	r3, [r4, #12]
 80068fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006902:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006906:	81a3      	strh	r3, [r4, #12]
 8006908:	4632      	mov	r2, r6
 800690a:	463b      	mov	r3, r7
 800690c:	4628      	mov	r0, r5
 800690e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006912:	f000 b8b1 	b.w	8006a78 <_write_r>

08006916 <__sseek>:
 8006916:	b510      	push	{r4, lr}
 8006918:	460c      	mov	r4, r1
 800691a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800691e:	f000 f887 	bl	8006a30 <_lseek_r>
 8006922:	1c43      	adds	r3, r0, #1
 8006924:	89a3      	ldrh	r3, [r4, #12]
 8006926:	bf15      	itete	ne
 8006928:	6560      	strne	r0, [r4, #84]	@ 0x54
 800692a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800692e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006932:	81a3      	strheq	r3, [r4, #12]
 8006934:	bf18      	it	ne
 8006936:	81a3      	strhne	r3, [r4, #12]
 8006938:	bd10      	pop	{r4, pc}

0800693a <__sclose>:
 800693a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800693e:	f000 b809 	b.w	8006954 <_close_r>

08006942 <memset>:
 8006942:	4402      	add	r2, r0
 8006944:	4603      	mov	r3, r0
 8006946:	4293      	cmp	r3, r2
 8006948:	d100      	bne.n	800694c <memset+0xa>
 800694a:	4770      	bx	lr
 800694c:	f803 1b01 	strb.w	r1, [r3], #1
 8006950:	e7f9      	b.n	8006946 <memset+0x4>
	...

08006954 <_close_r>:
 8006954:	b538      	push	{r3, r4, r5, lr}
 8006956:	4d06      	ldr	r5, [pc, #24]	@ (8006970 <_close_r+0x1c>)
 8006958:	2300      	movs	r3, #0
 800695a:	4604      	mov	r4, r0
 800695c:	4608      	mov	r0, r1
 800695e:	602b      	str	r3, [r5, #0]
 8006960:	f7fa fa79 	bl	8000e56 <_close>
 8006964:	1c43      	adds	r3, r0, #1
 8006966:	d102      	bne.n	800696e <_close_r+0x1a>
 8006968:	682b      	ldr	r3, [r5, #0]
 800696a:	b103      	cbz	r3, 800696e <_close_r+0x1a>
 800696c:	6023      	str	r3, [r4, #0]
 800696e:	bd38      	pop	{r3, r4, r5, pc}
 8006970:	20002eec 	.word	0x20002eec

08006974 <_reclaim_reent>:
 8006974:	4b2d      	ldr	r3, [pc, #180]	@ (8006a2c <_reclaim_reent+0xb8>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4283      	cmp	r3, r0
 800697a:	b570      	push	{r4, r5, r6, lr}
 800697c:	4604      	mov	r4, r0
 800697e:	d053      	beq.n	8006a28 <_reclaim_reent+0xb4>
 8006980:	69c3      	ldr	r3, [r0, #28]
 8006982:	b31b      	cbz	r3, 80069cc <_reclaim_reent+0x58>
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	b163      	cbz	r3, 80069a2 <_reclaim_reent+0x2e>
 8006988:	2500      	movs	r5, #0
 800698a:	69e3      	ldr	r3, [r4, #28]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	5959      	ldr	r1, [r3, r5]
 8006990:	b9b1      	cbnz	r1, 80069c0 <_reclaim_reent+0x4c>
 8006992:	3504      	adds	r5, #4
 8006994:	2d80      	cmp	r5, #128	@ 0x80
 8006996:	d1f8      	bne.n	800698a <_reclaim_reent+0x16>
 8006998:	69e3      	ldr	r3, [r4, #28]
 800699a:	4620      	mov	r0, r4
 800699c:	68d9      	ldr	r1, [r3, #12]
 800699e:	f000 f8ab 	bl	8006af8 <_free_r>
 80069a2:	69e3      	ldr	r3, [r4, #28]
 80069a4:	6819      	ldr	r1, [r3, #0]
 80069a6:	b111      	cbz	r1, 80069ae <_reclaim_reent+0x3a>
 80069a8:	4620      	mov	r0, r4
 80069aa:	f000 f8a5 	bl	8006af8 <_free_r>
 80069ae:	69e3      	ldr	r3, [r4, #28]
 80069b0:	689d      	ldr	r5, [r3, #8]
 80069b2:	b15d      	cbz	r5, 80069cc <_reclaim_reent+0x58>
 80069b4:	4629      	mov	r1, r5
 80069b6:	4620      	mov	r0, r4
 80069b8:	682d      	ldr	r5, [r5, #0]
 80069ba:	f000 f89d 	bl	8006af8 <_free_r>
 80069be:	e7f8      	b.n	80069b2 <_reclaim_reent+0x3e>
 80069c0:	680e      	ldr	r6, [r1, #0]
 80069c2:	4620      	mov	r0, r4
 80069c4:	f000 f898 	bl	8006af8 <_free_r>
 80069c8:	4631      	mov	r1, r6
 80069ca:	e7e1      	b.n	8006990 <_reclaim_reent+0x1c>
 80069cc:	6961      	ldr	r1, [r4, #20]
 80069ce:	b111      	cbz	r1, 80069d6 <_reclaim_reent+0x62>
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 f891 	bl	8006af8 <_free_r>
 80069d6:	69e1      	ldr	r1, [r4, #28]
 80069d8:	b111      	cbz	r1, 80069e0 <_reclaim_reent+0x6c>
 80069da:	4620      	mov	r0, r4
 80069dc:	f000 f88c 	bl	8006af8 <_free_r>
 80069e0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80069e2:	b111      	cbz	r1, 80069ea <_reclaim_reent+0x76>
 80069e4:	4620      	mov	r0, r4
 80069e6:	f000 f887 	bl	8006af8 <_free_r>
 80069ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069ec:	b111      	cbz	r1, 80069f4 <_reclaim_reent+0x80>
 80069ee:	4620      	mov	r0, r4
 80069f0:	f000 f882 	bl	8006af8 <_free_r>
 80069f4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80069f6:	b111      	cbz	r1, 80069fe <_reclaim_reent+0x8a>
 80069f8:	4620      	mov	r0, r4
 80069fa:	f000 f87d 	bl	8006af8 <_free_r>
 80069fe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006a00:	b111      	cbz	r1, 8006a08 <_reclaim_reent+0x94>
 8006a02:	4620      	mov	r0, r4
 8006a04:	f000 f878 	bl	8006af8 <_free_r>
 8006a08:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006a0a:	b111      	cbz	r1, 8006a12 <_reclaim_reent+0x9e>
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f000 f873 	bl	8006af8 <_free_r>
 8006a12:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006a14:	b111      	cbz	r1, 8006a1c <_reclaim_reent+0xa8>
 8006a16:	4620      	mov	r0, r4
 8006a18:	f000 f86e 	bl	8006af8 <_free_r>
 8006a1c:	6a23      	ldr	r3, [r4, #32]
 8006a1e:	b11b      	cbz	r3, 8006a28 <_reclaim_reent+0xb4>
 8006a20:	4620      	mov	r0, r4
 8006a22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a26:	4718      	bx	r3
 8006a28:	bd70      	pop	{r4, r5, r6, pc}
 8006a2a:	bf00      	nop
 8006a2c:	2000001c 	.word	0x2000001c

08006a30 <_lseek_r>:
 8006a30:	b538      	push	{r3, r4, r5, lr}
 8006a32:	4d07      	ldr	r5, [pc, #28]	@ (8006a50 <_lseek_r+0x20>)
 8006a34:	4604      	mov	r4, r0
 8006a36:	4608      	mov	r0, r1
 8006a38:	4611      	mov	r1, r2
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	602a      	str	r2, [r5, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	f7fa fa30 	bl	8000ea4 <_lseek>
 8006a44:	1c43      	adds	r3, r0, #1
 8006a46:	d102      	bne.n	8006a4e <_lseek_r+0x1e>
 8006a48:	682b      	ldr	r3, [r5, #0]
 8006a4a:	b103      	cbz	r3, 8006a4e <_lseek_r+0x1e>
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	bd38      	pop	{r3, r4, r5, pc}
 8006a50:	20002eec 	.word	0x20002eec

08006a54 <_read_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4d07      	ldr	r5, [pc, #28]	@ (8006a74 <_read_r+0x20>)
 8006a58:	4604      	mov	r4, r0
 8006a5a:	4608      	mov	r0, r1
 8006a5c:	4611      	mov	r1, r2
 8006a5e:	2200      	movs	r2, #0
 8006a60:	602a      	str	r2, [r5, #0]
 8006a62:	461a      	mov	r2, r3
 8006a64:	f7fa f9da 	bl	8000e1c <_read>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	d102      	bne.n	8006a72 <_read_r+0x1e>
 8006a6c:	682b      	ldr	r3, [r5, #0]
 8006a6e:	b103      	cbz	r3, 8006a72 <_read_r+0x1e>
 8006a70:	6023      	str	r3, [r4, #0]
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	20002eec 	.word	0x20002eec

08006a78 <_write_r>:
 8006a78:	b538      	push	{r3, r4, r5, lr}
 8006a7a:	4d07      	ldr	r5, [pc, #28]	@ (8006a98 <_write_r+0x20>)
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	4608      	mov	r0, r1
 8006a80:	4611      	mov	r1, r2
 8006a82:	2200      	movs	r2, #0
 8006a84:	602a      	str	r2, [r5, #0]
 8006a86:	461a      	mov	r2, r3
 8006a88:	f7f9 ff06 	bl	8000898 <_write>
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	d102      	bne.n	8006a96 <_write_r+0x1e>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	b103      	cbz	r3, 8006a96 <_write_r+0x1e>
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	bd38      	pop	{r3, r4, r5, pc}
 8006a98:	20002eec 	.word	0x20002eec

08006a9c <__errno>:
 8006a9c:	4b01      	ldr	r3, [pc, #4]	@ (8006aa4 <__errno+0x8>)
 8006a9e:	6818      	ldr	r0, [r3, #0]
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	2000001c 	.word	0x2000001c

08006aa8 <__libc_init_array>:
 8006aa8:	b570      	push	{r4, r5, r6, lr}
 8006aaa:	4d0d      	ldr	r5, [pc, #52]	@ (8006ae0 <__libc_init_array+0x38>)
 8006aac:	4c0d      	ldr	r4, [pc, #52]	@ (8006ae4 <__libc_init_array+0x3c>)
 8006aae:	1b64      	subs	r4, r4, r5
 8006ab0:	10a4      	asrs	r4, r4, #2
 8006ab2:	2600      	movs	r6, #0
 8006ab4:	42a6      	cmp	r6, r4
 8006ab6:	d109      	bne.n	8006acc <__libc_init_array+0x24>
 8006ab8:	4d0b      	ldr	r5, [pc, #44]	@ (8006ae8 <__libc_init_array+0x40>)
 8006aba:	4c0c      	ldr	r4, [pc, #48]	@ (8006aec <__libc_init_array+0x44>)
 8006abc:	f000 fdb6 	bl	800762c <_init>
 8006ac0:	1b64      	subs	r4, r4, r5
 8006ac2:	10a4      	asrs	r4, r4, #2
 8006ac4:	2600      	movs	r6, #0
 8006ac6:	42a6      	cmp	r6, r4
 8006ac8:	d105      	bne.n	8006ad6 <__libc_init_array+0x2e>
 8006aca:	bd70      	pop	{r4, r5, r6, pc}
 8006acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ad0:	4798      	blx	r3
 8006ad2:	3601      	adds	r6, #1
 8006ad4:	e7ee      	b.n	8006ab4 <__libc_init_array+0xc>
 8006ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ada:	4798      	blx	r3
 8006adc:	3601      	adds	r6, #1
 8006ade:	e7f2      	b.n	8006ac6 <__libc_init_array+0x1e>
 8006ae0:	08007728 	.word	0x08007728
 8006ae4:	08007728 	.word	0x08007728
 8006ae8:	08007728 	.word	0x08007728
 8006aec:	0800772c 	.word	0x0800772c

08006af0 <__retarget_lock_init_recursive>:
 8006af0:	4770      	bx	lr

08006af2 <__retarget_lock_acquire_recursive>:
 8006af2:	4770      	bx	lr

08006af4 <__retarget_lock_release_recursive>:
 8006af4:	4770      	bx	lr
	...

08006af8 <_free_r>:
 8006af8:	b538      	push	{r3, r4, r5, lr}
 8006afa:	4605      	mov	r5, r0
 8006afc:	2900      	cmp	r1, #0
 8006afe:	d041      	beq.n	8006b84 <_free_r+0x8c>
 8006b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b04:	1f0c      	subs	r4, r1, #4
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	bfb8      	it	lt
 8006b0a:	18e4      	addlt	r4, r4, r3
 8006b0c:	f000 f8e0 	bl	8006cd0 <__malloc_lock>
 8006b10:	4a1d      	ldr	r2, [pc, #116]	@ (8006b88 <_free_r+0x90>)
 8006b12:	6813      	ldr	r3, [r2, #0]
 8006b14:	b933      	cbnz	r3, 8006b24 <_free_r+0x2c>
 8006b16:	6063      	str	r3, [r4, #4]
 8006b18:	6014      	str	r4, [r2, #0]
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b20:	f000 b8dc 	b.w	8006cdc <__malloc_unlock>
 8006b24:	42a3      	cmp	r3, r4
 8006b26:	d908      	bls.n	8006b3a <_free_r+0x42>
 8006b28:	6820      	ldr	r0, [r4, #0]
 8006b2a:	1821      	adds	r1, r4, r0
 8006b2c:	428b      	cmp	r3, r1
 8006b2e:	bf01      	itttt	eq
 8006b30:	6819      	ldreq	r1, [r3, #0]
 8006b32:	685b      	ldreq	r3, [r3, #4]
 8006b34:	1809      	addeq	r1, r1, r0
 8006b36:	6021      	streq	r1, [r4, #0]
 8006b38:	e7ed      	b.n	8006b16 <_free_r+0x1e>
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	b10b      	cbz	r3, 8006b44 <_free_r+0x4c>
 8006b40:	42a3      	cmp	r3, r4
 8006b42:	d9fa      	bls.n	8006b3a <_free_r+0x42>
 8006b44:	6811      	ldr	r1, [r2, #0]
 8006b46:	1850      	adds	r0, r2, r1
 8006b48:	42a0      	cmp	r0, r4
 8006b4a:	d10b      	bne.n	8006b64 <_free_r+0x6c>
 8006b4c:	6820      	ldr	r0, [r4, #0]
 8006b4e:	4401      	add	r1, r0
 8006b50:	1850      	adds	r0, r2, r1
 8006b52:	4283      	cmp	r3, r0
 8006b54:	6011      	str	r1, [r2, #0]
 8006b56:	d1e0      	bne.n	8006b1a <_free_r+0x22>
 8006b58:	6818      	ldr	r0, [r3, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	6053      	str	r3, [r2, #4]
 8006b5e:	4408      	add	r0, r1
 8006b60:	6010      	str	r0, [r2, #0]
 8006b62:	e7da      	b.n	8006b1a <_free_r+0x22>
 8006b64:	d902      	bls.n	8006b6c <_free_r+0x74>
 8006b66:	230c      	movs	r3, #12
 8006b68:	602b      	str	r3, [r5, #0]
 8006b6a:	e7d6      	b.n	8006b1a <_free_r+0x22>
 8006b6c:	6820      	ldr	r0, [r4, #0]
 8006b6e:	1821      	adds	r1, r4, r0
 8006b70:	428b      	cmp	r3, r1
 8006b72:	bf04      	itt	eq
 8006b74:	6819      	ldreq	r1, [r3, #0]
 8006b76:	685b      	ldreq	r3, [r3, #4]
 8006b78:	6063      	str	r3, [r4, #4]
 8006b7a:	bf04      	itt	eq
 8006b7c:	1809      	addeq	r1, r1, r0
 8006b7e:	6021      	streq	r1, [r4, #0]
 8006b80:	6054      	str	r4, [r2, #4]
 8006b82:	e7ca      	b.n	8006b1a <_free_r+0x22>
 8006b84:	bd38      	pop	{r3, r4, r5, pc}
 8006b86:	bf00      	nop
 8006b88:	20002ef8 	.word	0x20002ef8

08006b8c <sbrk_aligned>:
 8006b8c:	b570      	push	{r4, r5, r6, lr}
 8006b8e:	4e0f      	ldr	r6, [pc, #60]	@ (8006bcc <sbrk_aligned+0x40>)
 8006b90:	460c      	mov	r4, r1
 8006b92:	6831      	ldr	r1, [r6, #0]
 8006b94:	4605      	mov	r5, r0
 8006b96:	b911      	cbnz	r1, 8006b9e <sbrk_aligned+0x12>
 8006b98:	f000 fcb4 	bl	8007504 <_sbrk_r>
 8006b9c:	6030      	str	r0, [r6, #0]
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f000 fcaf 	bl	8007504 <_sbrk_r>
 8006ba6:	1c43      	adds	r3, r0, #1
 8006ba8:	d103      	bne.n	8006bb2 <sbrk_aligned+0x26>
 8006baa:	f04f 34ff 	mov.w	r4, #4294967295
 8006bae:	4620      	mov	r0, r4
 8006bb0:	bd70      	pop	{r4, r5, r6, pc}
 8006bb2:	1cc4      	adds	r4, r0, #3
 8006bb4:	f024 0403 	bic.w	r4, r4, #3
 8006bb8:	42a0      	cmp	r0, r4
 8006bba:	d0f8      	beq.n	8006bae <sbrk_aligned+0x22>
 8006bbc:	1a21      	subs	r1, r4, r0
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f000 fca0 	bl	8007504 <_sbrk_r>
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	d1f2      	bne.n	8006bae <sbrk_aligned+0x22>
 8006bc8:	e7ef      	b.n	8006baa <sbrk_aligned+0x1e>
 8006bca:	bf00      	nop
 8006bcc:	20002ef4 	.word	0x20002ef4

08006bd0 <_malloc_r>:
 8006bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bd4:	1ccd      	adds	r5, r1, #3
 8006bd6:	f025 0503 	bic.w	r5, r5, #3
 8006bda:	3508      	adds	r5, #8
 8006bdc:	2d0c      	cmp	r5, #12
 8006bde:	bf38      	it	cc
 8006be0:	250c      	movcc	r5, #12
 8006be2:	2d00      	cmp	r5, #0
 8006be4:	4606      	mov	r6, r0
 8006be6:	db01      	blt.n	8006bec <_malloc_r+0x1c>
 8006be8:	42a9      	cmp	r1, r5
 8006bea:	d904      	bls.n	8006bf6 <_malloc_r+0x26>
 8006bec:	230c      	movs	r3, #12
 8006bee:	6033      	str	r3, [r6, #0]
 8006bf0:	2000      	movs	r0, #0
 8006bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ccc <_malloc_r+0xfc>
 8006bfa:	f000 f869 	bl	8006cd0 <__malloc_lock>
 8006bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8006c02:	461c      	mov	r4, r3
 8006c04:	bb44      	cbnz	r4, 8006c58 <_malloc_r+0x88>
 8006c06:	4629      	mov	r1, r5
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f7ff ffbf 	bl	8006b8c <sbrk_aligned>
 8006c0e:	1c43      	adds	r3, r0, #1
 8006c10:	4604      	mov	r4, r0
 8006c12:	d158      	bne.n	8006cc6 <_malloc_r+0xf6>
 8006c14:	f8d8 4000 	ldr.w	r4, [r8]
 8006c18:	4627      	mov	r7, r4
 8006c1a:	2f00      	cmp	r7, #0
 8006c1c:	d143      	bne.n	8006ca6 <_malloc_r+0xd6>
 8006c1e:	2c00      	cmp	r4, #0
 8006c20:	d04b      	beq.n	8006cba <_malloc_r+0xea>
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	4639      	mov	r1, r7
 8006c26:	4630      	mov	r0, r6
 8006c28:	eb04 0903 	add.w	r9, r4, r3
 8006c2c:	f000 fc6a 	bl	8007504 <_sbrk_r>
 8006c30:	4581      	cmp	r9, r0
 8006c32:	d142      	bne.n	8006cba <_malloc_r+0xea>
 8006c34:	6821      	ldr	r1, [r4, #0]
 8006c36:	1a6d      	subs	r5, r5, r1
 8006c38:	4629      	mov	r1, r5
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	f7ff ffa6 	bl	8006b8c <sbrk_aligned>
 8006c40:	3001      	adds	r0, #1
 8006c42:	d03a      	beq.n	8006cba <_malloc_r+0xea>
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	442b      	add	r3, r5
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	f8d8 3000 	ldr.w	r3, [r8]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	bb62      	cbnz	r2, 8006cac <_malloc_r+0xdc>
 8006c52:	f8c8 7000 	str.w	r7, [r8]
 8006c56:	e00f      	b.n	8006c78 <_malloc_r+0xa8>
 8006c58:	6822      	ldr	r2, [r4, #0]
 8006c5a:	1b52      	subs	r2, r2, r5
 8006c5c:	d420      	bmi.n	8006ca0 <_malloc_r+0xd0>
 8006c5e:	2a0b      	cmp	r2, #11
 8006c60:	d917      	bls.n	8006c92 <_malloc_r+0xc2>
 8006c62:	1961      	adds	r1, r4, r5
 8006c64:	42a3      	cmp	r3, r4
 8006c66:	6025      	str	r5, [r4, #0]
 8006c68:	bf18      	it	ne
 8006c6a:	6059      	strne	r1, [r3, #4]
 8006c6c:	6863      	ldr	r3, [r4, #4]
 8006c6e:	bf08      	it	eq
 8006c70:	f8c8 1000 	streq.w	r1, [r8]
 8006c74:	5162      	str	r2, [r4, r5]
 8006c76:	604b      	str	r3, [r1, #4]
 8006c78:	4630      	mov	r0, r6
 8006c7a:	f000 f82f 	bl	8006cdc <__malloc_unlock>
 8006c7e:	f104 000b 	add.w	r0, r4, #11
 8006c82:	1d23      	adds	r3, r4, #4
 8006c84:	f020 0007 	bic.w	r0, r0, #7
 8006c88:	1ac2      	subs	r2, r0, r3
 8006c8a:	bf1c      	itt	ne
 8006c8c:	1a1b      	subne	r3, r3, r0
 8006c8e:	50a3      	strne	r3, [r4, r2]
 8006c90:	e7af      	b.n	8006bf2 <_malloc_r+0x22>
 8006c92:	6862      	ldr	r2, [r4, #4]
 8006c94:	42a3      	cmp	r3, r4
 8006c96:	bf0c      	ite	eq
 8006c98:	f8c8 2000 	streq.w	r2, [r8]
 8006c9c:	605a      	strne	r2, [r3, #4]
 8006c9e:	e7eb      	b.n	8006c78 <_malloc_r+0xa8>
 8006ca0:	4623      	mov	r3, r4
 8006ca2:	6864      	ldr	r4, [r4, #4]
 8006ca4:	e7ae      	b.n	8006c04 <_malloc_r+0x34>
 8006ca6:	463c      	mov	r4, r7
 8006ca8:	687f      	ldr	r7, [r7, #4]
 8006caa:	e7b6      	b.n	8006c1a <_malloc_r+0x4a>
 8006cac:	461a      	mov	r2, r3
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	42a3      	cmp	r3, r4
 8006cb2:	d1fb      	bne.n	8006cac <_malloc_r+0xdc>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	6053      	str	r3, [r2, #4]
 8006cb8:	e7de      	b.n	8006c78 <_malloc_r+0xa8>
 8006cba:	230c      	movs	r3, #12
 8006cbc:	6033      	str	r3, [r6, #0]
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	f000 f80c 	bl	8006cdc <__malloc_unlock>
 8006cc4:	e794      	b.n	8006bf0 <_malloc_r+0x20>
 8006cc6:	6005      	str	r5, [r0, #0]
 8006cc8:	e7d6      	b.n	8006c78 <_malloc_r+0xa8>
 8006cca:	bf00      	nop
 8006ccc:	20002ef8 	.word	0x20002ef8

08006cd0 <__malloc_lock>:
 8006cd0:	4801      	ldr	r0, [pc, #4]	@ (8006cd8 <__malloc_lock+0x8>)
 8006cd2:	f7ff bf0e 	b.w	8006af2 <__retarget_lock_acquire_recursive>
 8006cd6:	bf00      	nop
 8006cd8:	20002ef0 	.word	0x20002ef0

08006cdc <__malloc_unlock>:
 8006cdc:	4801      	ldr	r0, [pc, #4]	@ (8006ce4 <__malloc_unlock+0x8>)
 8006cde:	f7ff bf09 	b.w	8006af4 <__retarget_lock_release_recursive>
 8006ce2:	bf00      	nop
 8006ce4:	20002ef0 	.word	0x20002ef0

08006ce8 <__sfputc_r>:
 8006ce8:	6893      	ldr	r3, [r2, #8]
 8006cea:	3b01      	subs	r3, #1
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	b410      	push	{r4}
 8006cf0:	6093      	str	r3, [r2, #8]
 8006cf2:	da08      	bge.n	8006d06 <__sfputc_r+0x1e>
 8006cf4:	6994      	ldr	r4, [r2, #24]
 8006cf6:	42a3      	cmp	r3, r4
 8006cf8:	db01      	blt.n	8006cfe <__sfputc_r+0x16>
 8006cfa:	290a      	cmp	r1, #10
 8006cfc:	d103      	bne.n	8006d06 <__sfputc_r+0x1e>
 8006cfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d02:	f000 bb6b 	b.w	80073dc <__swbuf_r>
 8006d06:	6813      	ldr	r3, [r2, #0]
 8006d08:	1c58      	adds	r0, r3, #1
 8006d0a:	6010      	str	r0, [r2, #0]
 8006d0c:	7019      	strb	r1, [r3, #0]
 8006d0e:	4608      	mov	r0, r1
 8006d10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <__sfputs_r>:
 8006d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d18:	4606      	mov	r6, r0
 8006d1a:	460f      	mov	r7, r1
 8006d1c:	4614      	mov	r4, r2
 8006d1e:	18d5      	adds	r5, r2, r3
 8006d20:	42ac      	cmp	r4, r5
 8006d22:	d101      	bne.n	8006d28 <__sfputs_r+0x12>
 8006d24:	2000      	movs	r0, #0
 8006d26:	e007      	b.n	8006d38 <__sfputs_r+0x22>
 8006d28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d2c:	463a      	mov	r2, r7
 8006d2e:	4630      	mov	r0, r6
 8006d30:	f7ff ffda 	bl	8006ce8 <__sfputc_r>
 8006d34:	1c43      	adds	r3, r0, #1
 8006d36:	d1f3      	bne.n	8006d20 <__sfputs_r+0xa>
 8006d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d3c <_vfiprintf_r>:
 8006d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d40:	460d      	mov	r5, r1
 8006d42:	b09d      	sub	sp, #116	@ 0x74
 8006d44:	4614      	mov	r4, r2
 8006d46:	4698      	mov	r8, r3
 8006d48:	4606      	mov	r6, r0
 8006d4a:	b118      	cbz	r0, 8006d54 <_vfiprintf_r+0x18>
 8006d4c:	6a03      	ldr	r3, [r0, #32]
 8006d4e:	b90b      	cbnz	r3, 8006d54 <_vfiprintf_r+0x18>
 8006d50:	f7ff fd6c 	bl	800682c <__sinit>
 8006d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d56:	07d9      	lsls	r1, r3, #31
 8006d58:	d405      	bmi.n	8006d66 <_vfiprintf_r+0x2a>
 8006d5a:	89ab      	ldrh	r3, [r5, #12]
 8006d5c:	059a      	lsls	r2, r3, #22
 8006d5e:	d402      	bmi.n	8006d66 <_vfiprintf_r+0x2a>
 8006d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d62:	f7ff fec6 	bl	8006af2 <__retarget_lock_acquire_recursive>
 8006d66:	89ab      	ldrh	r3, [r5, #12]
 8006d68:	071b      	lsls	r3, r3, #28
 8006d6a:	d501      	bpl.n	8006d70 <_vfiprintf_r+0x34>
 8006d6c:	692b      	ldr	r3, [r5, #16]
 8006d6e:	b99b      	cbnz	r3, 8006d98 <_vfiprintf_r+0x5c>
 8006d70:	4629      	mov	r1, r5
 8006d72:	4630      	mov	r0, r6
 8006d74:	f000 fb70 	bl	8007458 <__swsetup_r>
 8006d78:	b170      	cbz	r0, 8006d98 <_vfiprintf_r+0x5c>
 8006d7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d7c:	07dc      	lsls	r4, r3, #31
 8006d7e:	d504      	bpl.n	8006d8a <_vfiprintf_r+0x4e>
 8006d80:	f04f 30ff 	mov.w	r0, #4294967295
 8006d84:	b01d      	add	sp, #116	@ 0x74
 8006d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	0598      	lsls	r0, r3, #22
 8006d8e:	d4f7      	bmi.n	8006d80 <_vfiprintf_r+0x44>
 8006d90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d92:	f7ff feaf 	bl	8006af4 <__retarget_lock_release_recursive>
 8006d96:	e7f3      	b.n	8006d80 <_vfiprintf_r+0x44>
 8006d98:	2300      	movs	r3, #0
 8006d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d9c:	2320      	movs	r3, #32
 8006d9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006da2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006da6:	2330      	movs	r3, #48	@ 0x30
 8006da8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f58 <_vfiprintf_r+0x21c>
 8006dac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006db0:	f04f 0901 	mov.w	r9, #1
 8006db4:	4623      	mov	r3, r4
 8006db6:	469a      	mov	sl, r3
 8006db8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dbc:	b10a      	cbz	r2, 8006dc2 <_vfiprintf_r+0x86>
 8006dbe:	2a25      	cmp	r2, #37	@ 0x25
 8006dc0:	d1f9      	bne.n	8006db6 <_vfiprintf_r+0x7a>
 8006dc2:	ebba 0b04 	subs.w	fp, sl, r4
 8006dc6:	d00b      	beq.n	8006de0 <_vfiprintf_r+0xa4>
 8006dc8:	465b      	mov	r3, fp
 8006dca:	4622      	mov	r2, r4
 8006dcc:	4629      	mov	r1, r5
 8006dce:	4630      	mov	r0, r6
 8006dd0:	f7ff ffa1 	bl	8006d16 <__sfputs_r>
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	f000 80a7 	beq.w	8006f28 <_vfiprintf_r+0x1ec>
 8006dda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ddc:	445a      	add	r2, fp
 8006dde:	9209      	str	r2, [sp, #36]	@ 0x24
 8006de0:	f89a 3000 	ldrb.w	r3, [sl]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 809f 	beq.w	8006f28 <_vfiprintf_r+0x1ec>
 8006dea:	2300      	movs	r3, #0
 8006dec:	f04f 32ff 	mov.w	r2, #4294967295
 8006df0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006df4:	f10a 0a01 	add.w	sl, sl, #1
 8006df8:	9304      	str	r3, [sp, #16]
 8006dfa:	9307      	str	r3, [sp, #28]
 8006dfc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e00:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e02:	4654      	mov	r4, sl
 8006e04:	2205      	movs	r2, #5
 8006e06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e0a:	4853      	ldr	r0, [pc, #332]	@ (8006f58 <_vfiprintf_r+0x21c>)
 8006e0c:	f7f9 f9e0 	bl	80001d0 <memchr>
 8006e10:	9a04      	ldr	r2, [sp, #16]
 8006e12:	b9d8      	cbnz	r0, 8006e4c <_vfiprintf_r+0x110>
 8006e14:	06d1      	lsls	r1, r2, #27
 8006e16:	bf44      	itt	mi
 8006e18:	2320      	movmi	r3, #32
 8006e1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e1e:	0713      	lsls	r3, r2, #28
 8006e20:	bf44      	itt	mi
 8006e22:	232b      	movmi	r3, #43	@ 0x2b
 8006e24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e28:	f89a 3000 	ldrb.w	r3, [sl]
 8006e2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e2e:	d015      	beq.n	8006e5c <_vfiprintf_r+0x120>
 8006e30:	9a07      	ldr	r2, [sp, #28]
 8006e32:	4654      	mov	r4, sl
 8006e34:	2000      	movs	r0, #0
 8006e36:	f04f 0c0a 	mov.w	ip, #10
 8006e3a:	4621      	mov	r1, r4
 8006e3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e40:	3b30      	subs	r3, #48	@ 0x30
 8006e42:	2b09      	cmp	r3, #9
 8006e44:	d94b      	bls.n	8006ede <_vfiprintf_r+0x1a2>
 8006e46:	b1b0      	cbz	r0, 8006e76 <_vfiprintf_r+0x13a>
 8006e48:	9207      	str	r2, [sp, #28]
 8006e4a:	e014      	b.n	8006e76 <_vfiprintf_r+0x13a>
 8006e4c:	eba0 0308 	sub.w	r3, r0, r8
 8006e50:	fa09 f303 	lsl.w	r3, r9, r3
 8006e54:	4313      	orrs	r3, r2
 8006e56:	9304      	str	r3, [sp, #16]
 8006e58:	46a2      	mov	sl, r4
 8006e5a:	e7d2      	b.n	8006e02 <_vfiprintf_r+0xc6>
 8006e5c:	9b03      	ldr	r3, [sp, #12]
 8006e5e:	1d19      	adds	r1, r3, #4
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	9103      	str	r1, [sp, #12]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	bfbb      	ittet	lt
 8006e68:	425b      	neglt	r3, r3
 8006e6a:	f042 0202 	orrlt.w	r2, r2, #2
 8006e6e:	9307      	strge	r3, [sp, #28]
 8006e70:	9307      	strlt	r3, [sp, #28]
 8006e72:	bfb8      	it	lt
 8006e74:	9204      	strlt	r2, [sp, #16]
 8006e76:	7823      	ldrb	r3, [r4, #0]
 8006e78:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e7a:	d10a      	bne.n	8006e92 <_vfiprintf_r+0x156>
 8006e7c:	7863      	ldrb	r3, [r4, #1]
 8006e7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e80:	d132      	bne.n	8006ee8 <_vfiprintf_r+0x1ac>
 8006e82:	9b03      	ldr	r3, [sp, #12]
 8006e84:	1d1a      	adds	r2, r3, #4
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	9203      	str	r2, [sp, #12]
 8006e8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e8e:	3402      	adds	r4, #2
 8006e90:	9305      	str	r3, [sp, #20]
 8006e92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f68 <_vfiprintf_r+0x22c>
 8006e96:	7821      	ldrb	r1, [r4, #0]
 8006e98:	2203      	movs	r2, #3
 8006e9a:	4650      	mov	r0, sl
 8006e9c:	f7f9 f998 	bl	80001d0 <memchr>
 8006ea0:	b138      	cbz	r0, 8006eb2 <_vfiprintf_r+0x176>
 8006ea2:	9b04      	ldr	r3, [sp, #16]
 8006ea4:	eba0 000a 	sub.w	r0, r0, sl
 8006ea8:	2240      	movs	r2, #64	@ 0x40
 8006eaa:	4082      	lsls	r2, r0
 8006eac:	4313      	orrs	r3, r2
 8006eae:	3401      	adds	r4, #1
 8006eb0:	9304      	str	r3, [sp, #16]
 8006eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eb6:	4829      	ldr	r0, [pc, #164]	@ (8006f5c <_vfiprintf_r+0x220>)
 8006eb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ebc:	2206      	movs	r2, #6
 8006ebe:	f7f9 f987 	bl	80001d0 <memchr>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	d03f      	beq.n	8006f46 <_vfiprintf_r+0x20a>
 8006ec6:	4b26      	ldr	r3, [pc, #152]	@ (8006f60 <_vfiprintf_r+0x224>)
 8006ec8:	bb1b      	cbnz	r3, 8006f12 <_vfiprintf_r+0x1d6>
 8006eca:	9b03      	ldr	r3, [sp, #12]
 8006ecc:	3307      	adds	r3, #7
 8006ece:	f023 0307 	bic.w	r3, r3, #7
 8006ed2:	3308      	adds	r3, #8
 8006ed4:	9303      	str	r3, [sp, #12]
 8006ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed8:	443b      	add	r3, r7
 8006eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8006edc:	e76a      	b.n	8006db4 <_vfiprintf_r+0x78>
 8006ede:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	2001      	movs	r0, #1
 8006ee6:	e7a8      	b.n	8006e3a <_vfiprintf_r+0xfe>
 8006ee8:	2300      	movs	r3, #0
 8006eea:	3401      	adds	r4, #1
 8006eec:	9305      	str	r3, [sp, #20]
 8006eee:	4619      	mov	r1, r3
 8006ef0:	f04f 0c0a 	mov.w	ip, #10
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006efa:	3a30      	subs	r2, #48	@ 0x30
 8006efc:	2a09      	cmp	r2, #9
 8006efe:	d903      	bls.n	8006f08 <_vfiprintf_r+0x1cc>
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0c6      	beq.n	8006e92 <_vfiprintf_r+0x156>
 8006f04:	9105      	str	r1, [sp, #20]
 8006f06:	e7c4      	b.n	8006e92 <_vfiprintf_r+0x156>
 8006f08:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e7f0      	b.n	8006ef4 <_vfiprintf_r+0x1b8>
 8006f12:	ab03      	add	r3, sp, #12
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	462a      	mov	r2, r5
 8006f18:	4b12      	ldr	r3, [pc, #72]	@ (8006f64 <_vfiprintf_r+0x228>)
 8006f1a:	a904      	add	r1, sp, #16
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	f3af 8000 	nop.w
 8006f22:	4607      	mov	r7, r0
 8006f24:	1c78      	adds	r0, r7, #1
 8006f26:	d1d6      	bne.n	8006ed6 <_vfiprintf_r+0x19a>
 8006f28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f2a:	07d9      	lsls	r1, r3, #31
 8006f2c:	d405      	bmi.n	8006f3a <_vfiprintf_r+0x1fe>
 8006f2e:	89ab      	ldrh	r3, [r5, #12]
 8006f30:	059a      	lsls	r2, r3, #22
 8006f32:	d402      	bmi.n	8006f3a <_vfiprintf_r+0x1fe>
 8006f34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f36:	f7ff fddd 	bl	8006af4 <__retarget_lock_release_recursive>
 8006f3a:	89ab      	ldrh	r3, [r5, #12]
 8006f3c:	065b      	lsls	r3, r3, #25
 8006f3e:	f53f af1f 	bmi.w	8006d80 <_vfiprintf_r+0x44>
 8006f42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f44:	e71e      	b.n	8006d84 <_vfiprintf_r+0x48>
 8006f46:	ab03      	add	r3, sp, #12
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	462a      	mov	r2, r5
 8006f4c:	4b05      	ldr	r3, [pc, #20]	@ (8006f64 <_vfiprintf_r+0x228>)
 8006f4e:	a904      	add	r1, sp, #16
 8006f50:	4630      	mov	r0, r6
 8006f52:	f000 f879 	bl	8007048 <_printf_i>
 8006f56:	e7e4      	b.n	8006f22 <_vfiprintf_r+0x1e6>
 8006f58:	080076ec 	.word	0x080076ec
 8006f5c:	080076f6 	.word	0x080076f6
 8006f60:	00000000 	.word	0x00000000
 8006f64:	08006d17 	.word	0x08006d17
 8006f68:	080076f2 	.word	0x080076f2

08006f6c <_printf_common>:
 8006f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f70:	4616      	mov	r6, r2
 8006f72:	4698      	mov	r8, r3
 8006f74:	688a      	ldr	r2, [r1, #8]
 8006f76:	690b      	ldr	r3, [r1, #16]
 8006f78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	bfb8      	it	lt
 8006f80:	4613      	movlt	r3, r2
 8006f82:	6033      	str	r3, [r6, #0]
 8006f84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f88:	4607      	mov	r7, r0
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	b10a      	cbz	r2, 8006f92 <_printf_common+0x26>
 8006f8e:	3301      	adds	r3, #1
 8006f90:	6033      	str	r3, [r6, #0]
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	0699      	lsls	r1, r3, #26
 8006f96:	bf42      	ittt	mi
 8006f98:	6833      	ldrmi	r3, [r6, #0]
 8006f9a:	3302      	addmi	r3, #2
 8006f9c:	6033      	strmi	r3, [r6, #0]
 8006f9e:	6825      	ldr	r5, [r4, #0]
 8006fa0:	f015 0506 	ands.w	r5, r5, #6
 8006fa4:	d106      	bne.n	8006fb4 <_printf_common+0x48>
 8006fa6:	f104 0a19 	add.w	sl, r4, #25
 8006faa:	68e3      	ldr	r3, [r4, #12]
 8006fac:	6832      	ldr	r2, [r6, #0]
 8006fae:	1a9b      	subs	r3, r3, r2
 8006fb0:	42ab      	cmp	r3, r5
 8006fb2:	dc26      	bgt.n	8007002 <_printf_common+0x96>
 8006fb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fb8:	6822      	ldr	r2, [r4, #0]
 8006fba:	3b00      	subs	r3, #0
 8006fbc:	bf18      	it	ne
 8006fbe:	2301      	movne	r3, #1
 8006fc0:	0692      	lsls	r2, r2, #26
 8006fc2:	d42b      	bmi.n	800701c <_printf_common+0xb0>
 8006fc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006fc8:	4641      	mov	r1, r8
 8006fca:	4638      	mov	r0, r7
 8006fcc:	47c8      	blx	r9
 8006fce:	3001      	adds	r0, #1
 8006fd0:	d01e      	beq.n	8007010 <_printf_common+0xa4>
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	6922      	ldr	r2, [r4, #16]
 8006fd6:	f003 0306 	and.w	r3, r3, #6
 8006fda:	2b04      	cmp	r3, #4
 8006fdc:	bf02      	ittt	eq
 8006fde:	68e5      	ldreq	r5, [r4, #12]
 8006fe0:	6833      	ldreq	r3, [r6, #0]
 8006fe2:	1aed      	subeq	r5, r5, r3
 8006fe4:	68a3      	ldr	r3, [r4, #8]
 8006fe6:	bf0c      	ite	eq
 8006fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fec:	2500      	movne	r5, #0
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	bfc4      	itt	gt
 8006ff2:	1a9b      	subgt	r3, r3, r2
 8006ff4:	18ed      	addgt	r5, r5, r3
 8006ff6:	2600      	movs	r6, #0
 8006ff8:	341a      	adds	r4, #26
 8006ffa:	42b5      	cmp	r5, r6
 8006ffc:	d11a      	bne.n	8007034 <_printf_common+0xc8>
 8006ffe:	2000      	movs	r0, #0
 8007000:	e008      	b.n	8007014 <_printf_common+0xa8>
 8007002:	2301      	movs	r3, #1
 8007004:	4652      	mov	r2, sl
 8007006:	4641      	mov	r1, r8
 8007008:	4638      	mov	r0, r7
 800700a:	47c8      	blx	r9
 800700c:	3001      	adds	r0, #1
 800700e:	d103      	bne.n	8007018 <_printf_common+0xac>
 8007010:	f04f 30ff 	mov.w	r0, #4294967295
 8007014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007018:	3501      	adds	r5, #1
 800701a:	e7c6      	b.n	8006faa <_printf_common+0x3e>
 800701c:	18e1      	adds	r1, r4, r3
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	2030      	movs	r0, #48	@ 0x30
 8007022:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007026:	4422      	add	r2, r4
 8007028:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800702c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007030:	3302      	adds	r3, #2
 8007032:	e7c7      	b.n	8006fc4 <_printf_common+0x58>
 8007034:	2301      	movs	r3, #1
 8007036:	4622      	mov	r2, r4
 8007038:	4641      	mov	r1, r8
 800703a:	4638      	mov	r0, r7
 800703c:	47c8      	blx	r9
 800703e:	3001      	adds	r0, #1
 8007040:	d0e6      	beq.n	8007010 <_printf_common+0xa4>
 8007042:	3601      	adds	r6, #1
 8007044:	e7d9      	b.n	8006ffa <_printf_common+0x8e>
	...

08007048 <_printf_i>:
 8007048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800704c:	7e0f      	ldrb	r7, [r1, #24]
 800704e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007050:	2f78      	cmp	r7, #120	@ 0x78
 8007052:	4691      	mov	r9, r2
 8007054:	4680      	mov	r8, r0
 8007056:	460c      	mov	r4, r1
 8007058:	469a      	mov	sl, r3
 800705a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800705e:	d807      	bhi.n	8007070 <_printf_i+0x28>
 8007060:	2f62      	cmp	r7, #98	@ 0x62
 8007062:	d80a      	bhi.n	800707a <_printf_i+0x32>
 8007064:	2f00      	cmp	r7, #0
 8007066:	f000 80d1 	beq.w	800720c <_printf_i+0x1c4>
 800706a:	2f58      	cmp	r7, #88	@ 0x58
 800706c:	f000 80b8 	beq.w	80071e0 <_printf_i+0x198>
 8007070:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007074:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007078:	e03a      	b.n	80070f0 <_printf_i+0xa8>
 800707a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800707e:	2b15      	cmp	r3, #21
 8007080:	d8f6      	bhi.n	8007070 <_printf_i+0x28>
 8007082:	a101      	add	r1, pc, #4	@ (adr r1, 8007088 <_printf_i+0x40>)
 8007084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007088:	080070e1 	.word	0x080070e1
 800708c:	080070f5 	.word	0x080070f5
 8007090:	08007071 	.word	0x08007071
 8007094:	08007071 	.word	0x08007071
 8007098:	08007071 	.word	0x08007071
 800709c:	08007071 	.word	0x08007071
 80070a0:	080070f5 	.word	0x080070f5
 80070a4:	08007071 	.word	0x08007071
 80070a8:	08007071 	.word	0x08007071
 80070ac:	08007071 	.word	0x08007071
 80070b0:	08007071 	.word	0x08007071
 80070b4:	080071f3 	.word	0x080071f3
 80070b8:	0800711f 	.word	0x0800711f
 80070bc:	080071ad 	.word	0x080071ad
 80070c0:	08007071 	.word	0x08007071
 80070c4:	08007071 	.word	0x08007071
 80070c8:	08007215 	.word	0x08007215
 80070cc:	08007071 	.word	0x08007071
 80070d0:	0800711f 	.word	0x0800711f
 80070d4:	08007071 	.word	0x08007071
 80070d8:	08007071 	.word	0x08007071
 80070dc:	080071b5 	.word	0x080071b5
 80070e0:	6833      	ldr	r3, [r6, #0]
 80070e2:	1d1a      	adds	r2, r3, #4
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6032      	str	r2, [r6, #0]
 80070e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070f0:	2301      	movs	r3, #1
 80070f2:	e09c      	b.n	800722e <_printf_i+0x1e6>
 80070f4:	6833      	ldr	r3, [r6, #0]
 80070f6:	6820      	ldr	r0, [r4, #0]
 80070f8:	1d19      	adds	r1, r3, #4
 80070fa:	6031      	str	r1, [r6, #0]
 80070fc:	0606      	lsls	r6, r0, #24
 80070fe:	d501      	bpl.n	8007104 <_printf_i+0xbc>
 8007100:	681d      	ldr	r5, [r3, #0]
 8007102:	e003      	b.n	800710c <_printf_i+0xc4>
 8007104:	0645      	lsls	r5, r0, #25
 8007106:	d5fb      	bpl.n	8007100 <_printf_i+0xb8>
 8007108:	f9b3 5000 	ldrsh.w	r5, [r3]
 800710c:	2d00      	cmp	r5, #0
 800710e:	da03      	bge.n	8007118 <_printf_i+0xd0>
 8007110:	232d      	movs	r3, #45	@ 0x2d
 8007112:	426d      	negs	r5, r5
 8007114:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007118:	4858      	ldr	r0, [pc, #352]	@ (800727c <_printf_i+0x234>)
 800711a:	230a      	movs	r3, #10
 800711c:	e011      	b.n	8007142 <_printf_i+0xfa>
 800711e:	6821      	ldr	r1, [r4, #0]
 8007120:	6833      	ldr	r3, [r6, #0]
 8007122:	0608      	lsls	r0, r1, #24
 8007124:	f853 5b04 	ldr.w	r5, [r3], #4
 8007128:	d402      	bmi.n	8007130 <_printf_i+0xe8>
 800712a:	0649      	lsls	r1, r1, #25
 800712c:	bf48      	it	mi
 800712e:	b2ad      	uxthmi	r5, r5
 8007130:	2f6f      	cmp	r7, #111	@ 0x6f
 8007132:	4852      	ldr	r0, [pc, #328]	@ (800727c <_printf_i+0x234>)
 8007134:	6033      	str	r3, [r6, #0]
 8007136:	bf14      	ite	ne
 8007138:	230a      	movne	r3, #10
 800713a:	2308      	moveq	r3, #8
 800713c:	2100      	movs	r1, #0
 800713e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007142:	6866      	ldr	r6, [r4, #4]
 8007144:	60a6      	str	r6, [r4, #8]
 8007146:	2e00      	cmp	r6, #0
 8007148:	db05      	blt.n	8007156 <_printf_i+0x10e>
 800714a:	6821      	ldr	r1, [r4, #0]
 800714c:	432e      	orrs	r6, r5
 800714e:	f021 0104 	bic.w	r1, r1, #4
 8007152:	6021      	str	r1, [r4, #0]
 8007154:	d04b      	beq.n	80071ee <_printf_i+0x1a6>
 8007156:	4616      	mov	r6, r2
 8007158:	fbb5 f1f3 	udiv	r1, r5, r3
 800715c:	fb03 5711 	mls	r7, r3, r1, r5
 8007160:	5dc7      	ldrb	r7, [r0, r7]
 8007162:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007166:	462f      	mov	r7, r5
 8007168:	42bb      	cmp	r3, r7
 800716a:	460d      	mov	r5, r1
 800716c:	d9f4      	bls.n	8007158 <_printf_i+0x110>
 800716e:	2b08      	cmp	r3, #8
 8007170:	d10b      	bne.n	800718a <_printf_i+0x142>
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	07df      	lsls	r7, r3, #31
 8007176:	d508      	bpl.n	800718a <_printf_i+0x142>
 8007178:	6923      	ldr	r3, [r4, #16]
 800717a:	6861      	ldr	r1, [r4, #4]
 800717c:	4299      	cmp	r1, r3
 800717e:	bfde      	ittt	le
 8007180:	2330      	movle	r3, #48	@ 0x30
 8007182:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007186:	f106 36ff 	addle.w	r6, r6, #4294967295
 800718a:	1b92      	subs	r2, r2, r6
 800718c:	6122      	str	r2, [r4, #16]
 800718e:	f8cd a000 	str.w	sl, [sp]
 8007192:	464b      	mov	r3, r9
 8007194:	aa03      	add	r2, sp, #12
 8007196:	4621      	mov	r1, r4
 8007198:	4640      	mov	r0, r8
 800719a:	f7ff fee7 	bl	8006f6c <_printf_common>
 800719e:	3001      	adds	r0, #1
 80071a0:	d14a      	bne.n	8007238 <_printf_i+0x1f0>
 80071a2:	f04f 30ff 	mov.w	r0, #4294967295
 80071a6:	b004      	add	sp, #16
 80071a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	f043 0320 	orr.w	r3, r3, #32
 80071b2:	6023      	str	r3, [r4, #0]
 80071b4:	4832      	ldr	r0, [pc, #200]	@ (8007280 <_printf_i+0x238>)
 80071b6:	2778      	movs	r7, #120	@ 0x78
 80071b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	6831      	ldr	r1, [r6, #0]
 80071c0:	061f      	lsls	r7, r3, #24
 80071c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80071c6:	d402      	bmi.n	80071ce <_printf_i+0x186>
 80071c8:	065f      	lsls	r7, r3, #25
 80071ca:	bf48      	it	mi
 80071cc:	b2ad      	uxthmi	r5, r5
 80071ce:	6031      	str	r1, [r6, #0]
 80071d0:	07d9      	lsls	r1, r3, #31
 80071d2:	bf44      	itt	mi
 80071d4:	f043 0320 	orrmi.w	r3, r3, #32
 80071d8:	6023      	strmi	r3, [r4, #0]
 80071da:	b11d      	cbz	r5, 80071e4 <_printf_i+0x19c>
 80071dc:	2310      	movs	r3, #16
 80071de:	e7ad      	b.n	800713c <_printf_i+0xf4>
 80071e0:	4826      	ldr	r0, [pc, #152]	@ (800727c <_printf_i+0x234>)
 80071e2:	e7e9      	b.n	80071b8 <_printf_i+0x170>
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	f023 0320 	bic.w	r3, r3, #32
 80071ea:	6023      	str	r3, [r4, #0]
 80071ec:	e7f6      	b.n	80071dc <_printf_i+0x194>
 80071ee:	4616      	mov	r6, r2
 80071f0:	e7bd      	b.n	800716e <_printf_i+0x126>
 80071f2:	6833      	ldr	r3, [r6, #0]
 80071f4:	6825      	ldr	r5, [r4, #0]
 80071f6:	6961      	ldr	r1, [r4, #20]
 80071f8:	1d18      	adds	r0, r3, #4
 80071fa:	6030      	str	r0, [r6, #0]
 80071fc:	062e      	lsls	r6, r5, #24
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	d501      	bpl.n	8007206 <_printf_i+0x1be>
 8007202:	6019      	str	r1, [r3, #0]
 8007204:	e002      	b.n	800720c <_printf_i+0x1c4>
 8007206:	0668      	lsls	r0, r5, #25
 8007208:	d5fb      	bpl.n	8007202 <_printf_i+0x1ba>
 800720a:	8019      	strh	r1, [r3, #0]
 800720c:	2300      	movs	r3, #0
 800720e:	6123      	str	r3, [r4, #16]
 8007210:	4616      	mov	r6, r2
 8007212:	e7bc      	b.n	800718e <_printf_i+0x146>
 8007214:	6833      	ldr	r3, [r6, #0]
 8007216:	1d1a      	adds	r2, r3, #4
 8007218:	6032      	str	r2, [r6, #0]
 800721a:	681e      	ldr	r6, [r3, #0]
 800721c:	6862      	ldr	r2, [r4, #4]
 800721e:	2100      	movs	r1, #0
 8007220:	4630      	mov	r0, r6
 8007222:	f7f8 ffd5 	bl	80001d0 <memchr>
 8007226:	b108      	cbz	r0, 800722c <_printf_i+0x1e4>
 8007228:	1b80      	subs	r0, r0, r6
 800722a:	6060      	str	r0, [r4, #4]
 800722c:	6863      	ldr	r3, [r4, #4]
 800722e:	6123      	str	r3, [r4, #16]
 8007230:	2300      	movs	r3, #0
 8007232:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007236:	e7aa      	b.n	800718e <_printf_i+0x146>
 8007238:	6923      	ldr	r3, [r4, #16]
 800723a:	4632      	mov	r2, r6
 800723c:	4649      	mov	r1, r9
 800723e:	4640      	mov	r0, r8
 8007240:	47d0      	blx	sl
 8007242:	3001      	adds	r0, #1
 8007244:	d0ad      	beq.n	80071a2 <_printf_i+0x15a>
 8007246:	6823      	ldr	r3, [r4, #0]
 8007248:	079b      	lsls	r3, r3, #30
 800724a:	d413      	bmi.n	8007274 <_printf_i+0x22c>
 800724c:	68e0      	ldr	r0, [r4, #12]
 800724e:	9b03      	ldr	r3, [sp, #12]
 8007250:	4298      	cmp	r0, r3
 8007252:	bfb8      	it	lt
 8007254:	4618      	movlt	r0, r3
 8007256:	e7a6      	b.n	80071a6 <_printf_i+0x15e>
 8007258:	2301      	movs	r3, #1
 800725a:	4632      	mov	r2, r6
 800725c:	4649      	mov	r1, r9
 800725e:	4640      	mov	r0, r8
 8007260:	47d0      	blx	sl
 8007262:	3001      	adds	r0, #1
 8007264:	d09d      	beq.n	80071a2 <_printf_i+0x15a>
 8007266:	3501      	adds	r5, #1
 8007268:	68e3      	ldr	r3, [r4, #12]
 800726a:	9903      	ldr	r1, [sp, #12]
 800726c:	1a5b      	subs	r3, r3, r1
 800726e:	42ab      	cmp	r3, r5
 8007270:	dcf2      	bgt.n	8007258 <_printf_i+0x210>
 8007272:	e7eb      	b.n	800724c <_printf_i+0x204>
 8007274:	2500      	movs	r5, #0
 8007276:	f104 0619 	add.w	r6, r4, #25
 800727a:	e7f5      	b.n	8007268 <_printf_i+0x220>
 800727c:	080076fd 	.word	0x080076fd
 8007280:	0800770e 	.word	0x0800770e

08007284 <__sflush_r>:
 8007284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800728c:	0716      	lsls	r6, r2, #28
 800728e:	4605      	mov	r5, r0
 8007290:	460c      	mov	r4, r1
 8007292:	d454      	bmi.n	800733e <__sflush_r+0xba>
 8007294:	684b      	ldr	r3, [r1, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	dc02      	bgt.n	80072a0 <__sflush_r+0x1c>
 800729a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	dd48      	ble.n	8007332 <__sflush_r+0xae>
 80072a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072a2:	2e00      	cmp	r6, #0
 80072a4:	d045      	beq.n	8007332 <__sflush_r+0xae>
 80072a6:	2300      	movs	r3, #0
 80072a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072ac:	682f      	ldr	r7, [r5, #0]
 80072ae:	6a21      	ldr	r1, [r4, #32]
 80072b0:	602b      	str	r3, [r5, #0]
 80072b2:	d030      	beq.n	8007316 <__sflush_r+0x92>
 80072b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072b6:	89a3      	ldrh	r3, [r4, #12]
 80072b8:	0759      	lsls	r1, r3, #29
 80072ba:	d505      	bpl.n	80072c8 <__sflush_r+0x44>
 80072bc:	6863      	ldr	r3, [r4, #4]
 80072be:	1ad2      	subs	r2, r2, r3
 80072c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072c2:	b10b      	cbz	r3, 80072c8 <__sflush_r+0x44>
 80072c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072c6:	1ad2      	subs	r2, r2, r3
 80072c8:	2300      	movs	r3, #0
 80072ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072cc:	6a21      	ldr	r1, [r4, #32]
 80072ce:	4628      	mov	r0, r5
 80072d0:	47b0      	blx	r6
 80072d2:	1c43      	adds	r3, r0, #1
 80072d4:	89a3      	ldrh	r3, [r4, #12]
 80072d6:	d106      	bne.n	80072e6 <__sflush_r+0x62>
 80072d8:	6829      	ldr	r1, [r5, #0]
 80072da:	291d      	cmp	r1, #29
 80072dc:	d82b      	bhi.n	8007336 <__sflush_r+0xb2>
 80072de:	4a2a      	ldr	r2, [pc, #168]	@ (8007388 <__sflush_r+0x104>)
 80072e0:	40ca      	lsrs	r2, r1
 80072e2:	07d6      	lsls	r6, r2, #31
 80072e4:	d527      	bpl.n	8007336 <__sflush_r+0xb2>
 80072e6:	2200      	movs	r2, #0
 80072e8:	6062      	str	r2, [r4, #4]
 80072ea:	04d9      	lsls	r1, r3, #19
 80072ec:	6922      	ldr	r2, [r4, #16]
 80072ee:	6022      	str	r2, [r4, #0]
 80072f0:	d504      	bpl.n	80072fc <__sflush_r+0x78>
 80072f2:	1c42      	adds	r2, r0, #1
 80072f4:	d101      	bne.n	80072fa <__sflush_r+0x76>
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	b903      	cbnz	r3, 80072fc <__sflush_r+0x78>
 80072fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80072fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072fe:	602f      	str	r7, [r5, #0]
 8007300:	b1b9      	cbz	r1, 8007332 <__sflush_r+0xae>
 8007302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007306:	4299      	cmp	r1, r3
 8007308:	d002      	beq.n	8007310 <__sflush_r+0x8c>
 800730a:	4628      	mov	r0, r5
 800730c:	f7ff fbf4 	bl	8006af8 <_free_r>
 8007310:	2300      	movs	r3, #0
 8007312:	6363      	str	r3, [r4, #52]	@ 0x34
 8007314:	e00d      	b.n	8007332 <__sflush_r+0xae>
 8007316:	2301      	movs	r3, #1
 8007318:	4628      	mov	r0, r5
 800731a:	47b0      	blx	r6
 800731c:	4602      	mov	r2, r0
 800731e:	1c50      	adds	r0, r2, #1
 8007320:	d1c9      	bne.n	80072b6 <__sflush_r+0x32>
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0c6      	beq.n	80072b6 <__sflush_r+0x32>
 8007328:	2b1d      	cmp	r3, #29
 800732a:	d001      	beq.n	8007330 <__sflush_r+0xac>
 800732c:	2b16      	cmp	r3, #22
 800732e:	d11e      	bne.n	800736e <__sflush_r+0xea>
 8007330:	602f      	str	r7, [r5, #0]
 8007332:	2000      	movs	r0, #0
 8007334:	e022      	b.n	800737c <__sflush_r+0xf8>
 8007336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800733a:	b21b      	sxth	r3, r3
 800733c:	e01b      	b.n	8007376 <__sflush_r+0xf2>
 800733e:	690f      	ldr	r7, [r1, #16]
 8007340:	2f00      	cmp	r7, #0
 8007342:	d0f6      	beq.n	8007332 <__sflush_r+0xae>
 8007344:	0793      	lsls	r3, r2, #30
 8007346:	680e      	ldr	r6, [r1, #0]
 8007348:	bf08      	it	eq
 800734a:	694b      	ldreq	r3, [r1, #20]
 800734c:	600f      	str	r7, [r1, #0]
 800734e:	bf18      	it	ne
 8007350:	2300      	movne	r3, #0
 8007352:	eba6 0807 	sub.w	r8, r6, r7
 8007356:	608b      	str	r3, [r1, #8]
 8007358:	f1b8 0f00 	cmp.w	r8, #0
 800735c:	dde9      	ble.n	8007332 <__sflush_r+0xae>
 800735e:	6a21      	ldr	r1, [r4, #32]
 8007360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007362:	4643      	mov	r3, r8
 8007364:	463a      	mov	r2, r7
 8007366:	4628      	mov	r0, r5
 8007368:	47b0      	blx	r6
 800736a:	2800      	cmp	r0, #0
 800736c:	dc08      	bgt.n	8007380 <__sflush_r+0xfc>
 800736e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	f04f 30ff 	mov.w	r0, #4294967295
 800737c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007380:	4407      	add	r7, r0
 8007382:	eba8 0800 	sub.w	r8, r8, r0
 8007386:	e7e7      	b.n	8007358 <__sflush_r+0xd4>
 8007388:	20400001 	.word	0x20400001

0800738c <_fflush_r>:
 800738c:	b538      	push	{r3, r4, r5, lr}
 800738e:	690b      	ldr	r3, [r1, #16]
 8007390:	4605      	mov	r5, r0
 8007392:	460c      	mov	r4, r1
 8007394:	b913      	cbnz	r3, 800739c <_fflush_r+0x10>
 8007396:	2500      	movs	r5, #0
 8007398:	4628      	mov	r0, r5
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	b118      	cbz	r0, 80073a6 <_fflush_r+0x1a>
 800739e:	6a03      	ldr	r3, [r0, #32]
 80073a0:	b90b      	cbnz	r3, 80073a6 <_fflush_r+0x1a>
 80073a2:	f7ff fa43 	bl	800682c <__sinit>
 80073a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d0f3      	beq.n	8007396 <_fflush_r+0xa>
 80073ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073b0:	07d0      	lsls	r0, r2, #31
 80073b2:	d404      	bmi.n	80073be <_fflush_r+0x32>
 80073b4:	0599      	lsls	r1, r3, #22
 80073b6:	d402      	bmi.n	80073be <_fflush_r+0x32>
 80073b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073ba:	f7ff fb9a 	bl	8006af2 <__retarget_lock_acquire_recursive>
 80073be:	4628      	mov	r0, r5
 80073c0:	4621      	mov	r1, r4
 80073c2:	f7ff ff5f 	bl	8007284 <__sflush_r>
 80073c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073c8:	07da      	lsls	r2, r3, #31
 80073ca:	4605      	mov	r5, r0
 80073cc:	d4e4      	bmi.n	8007398 <_fflush_r+0xc>
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	059b      	lsls	r3, r3, #22
 80073d2:	d4e1      	bmi.n	8007398 <_fflush_r+0xc>
 80073d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073d6:	f7ff fb8d 	bl	8006af4 <__retarget_lock_release_recursive>
 80073da:	e7dd      	b.n	8007398 <_fflush_r+0xc>

080073dc <__swbuf_r>:
 80073dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073de:	460e      	mov	r6, r1
 80073e0:	4614      	mov	r4, r2
 80073e2:	4605      	mov	r5, r0
 80073e4:	b118      	cbz	r0, 80073ee <__swbuf_r+0x12>
 80073e6:	6a03      	ldr	r3, [r0, #32]
 80073e8:	b90b      	cbnz	r3, 80073ee <__swbuf_r+0x12>
 80073ea:	f7ff fa1f 	bl	800682c <__sinit>
 80073ee:	69a3      	ldr	r3, [r4, #24]
 80073f0:	60a3      	str	r3, [r4, #8]
 80073f2:	89a3      	ldrh	r3, [r4, #12]
 80073f4:	071a      	lsls	r2, r3, #28
 80073f6:	d501      	bpl.n	80073fc <__swbuf_r+0x20>
 80073f8:	6923      	ldr	r3, [r4, #16]
 80073fa:	b943      	cbnz	r3, 800740e <__swbuf_r+0x32>
 80073fc:	4621      	mov	r1, r4
 80073fe:	4628      	mov	r0, r5
 8007400:	f000 f82a 	bl	8007458 <__swsetup_r>
 8007404:	b118      	cbz	r0, 800740e <__swbuf_r+0x32>
 8007406:	f04f 37ff 	mov.w	r7, #4294967295
 800740a:	4638      	mov	r0, r7
 800740c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	6922      	ldr	r2, [r4, #16]
 8007412:	1a98      	subs	r0, r3, r2
 8007414:	6963      	ldr	r3, [r4, #20]
 8007416:	b2f6      	uxtb	r6, r6
 8007418:	4283      	cmp	r3, r0
 800741a:	4637      	mov	r7, r6
 800741c:	dc05      	bgt.n	800742a <__swbuf_r+0x4e>
 800741e:	4621      	mov	r1, r4
 8007420:	4628      	mov	r0, r5
 8007422:	f7ff ffb3 	bl	800738c <_fflush_r>
 8007426:	2800      	cmp	r0, #0
 8007428:	d1ed      	bne.n	8007406 <__swbuf_r+0x2a>
 800742a:	68a3      	ldr	r3, [r4, #8]
 800742c:	3b01      	subs	r3, #1
 800742e:	60a3      	str	r3, [r4, #8]
 8007430:	6823      	ldr	r3, [r4, #0]
 8007432:	1c5a      	adds	r2, r3, #1
 8007434:	6022      	str	r2, [r4, #0]
 8007436:	701e      	strb	r6, [r3, #0]
 8007438:	6962      	ldr	r2, [r4, #20]
 800743a:	1c43      	adds	r3, r0, #1
 800743c:	429a      	cmp	r2, r3
 800743e:	d004      	beq.n	800744a <__swbuf_r+0x6e>
 8007440:	89a3      	ldrh	r3, [r4, #12]
 8007442:	07db      	lsls	r3, r3, #31
 8007444:	d5e1      	bpl.n	800740a <__swbuf_r+0x2e>
 8007446:	2e0a      	cmp	r6, #10
 8007448:	d1df      	bne.n	800740a <__swbuf_r+0x2e>
 800744a:	4621      	mov	r1, r4
 800744c:	4628      	mov	r0, r5
 800744e:	f7ff ff9d 	bl	800738c <_fflush_r>
 8007452:	2800      	cmp	r0, #0
 8007454:	d0d9      	beq.n	800740a <__swbuf_r+0x2e>
 8007456:	e7d6      	b.n	8007406 <__swbuf_r+0x2a>

08007458 <__swsetup_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4b29      	ldr	r3, [pc, #164]	@ (8007500 <__swsetup_r+0xa8>)
 800745c:	4605      	mov	r5, r0
 800745e:	6818      	ldr	r0, [r3, #0]
 8007460:	460c      	mov	r4, r1
 8007462:	b118      	cbz	r0, 800746c <__swsetup_r+0x14>
 8007464:	6a03      	ldr	r3, [r0, #32]
 8007466:	b90b      	cbnz	r3, 800746c <__swsetup_r+0x14>
 8007468:	f7ff f9e0 	bl	800682c <__sinit>
 800746c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007470:	0719      	lsls	r1, r3, #28
 8007472:	d422      	bmi.n	80074ba <__swsetup_r+0x62>
 8007474:	06da      	lsls	r2, r3, #27
 8007476:	d407      	bmi.n	8007488 <__swsetup_r+0x30>
 8007478:	2209      	movs	r2, #9
 800747a:	602a      	str	r2, [r5, #0]
 800747c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007480:	81a3      	strh	r3, [r4, #12]
 8007482:	f04f 30ff 	mov.w	r0, #4294967295
 8007486:	e033      	b.n	80074f0 <__swsetup_r+0x98>
 8007488:	0758      	lsls	r0, r3, #29
 800748a:	d512      	bpl.n	80074b2 <__swsetup_r+0x5a>
 800748c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800748e:	b141      	cbz	r1, 80074a2 <__swsetup_r+0x4a>
 8007490:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007494:	4299      	cmp	r1, r3
 8007496:	d002      	beq.n	800749e <__swsetup_r+0x46>
 8007498:	4628      	mov	r0, r5
 800749a:	f7ff fb2d 	bl	8006af8 <_free_r>
 800749e:	2300      	movs	r3, #0
 80074a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80074a8:	81a3      	strh	r3, [r4, #12]
 80074aa:	2300      	movs	r3, #0
 80074ac:	6063      	str	r3, [r4, #4]
 80074ae:	6923      	ldr	r3, [r4, #16]
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	f043 0308 	orr.w	r3, r3, #8
 80074b8:	81a3      	strh	r3, [r4, #12]
 80074ba:	6923      	ldr	r3, [r4, #16]
 80074bc:	b94b      	cbnz	r3, 80074d2 <__swsetup_r+0x7a>
 80074be:	89a3      	ldrh	r3, [r4, #12]
 80074c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80074c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c8:	d003      	beq.n	80074d2 <__swsetup_r+0x7a>
 80074ca:	4621      	mov	r1, r4
 80074cc:	4628      	mov	r0, r5
 80074ce:	f000 f84f 	bl	8007570 <__smakebuf_r>
 80074d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d6:	f013 0201 	ands.w	r2, r3, #1
 80074da:	d00a      	beq.n	80074f2 <__swsetup_r+0x9a>
 80074dc:	2200      	movs	r2, #0
 80074de:	60a2      	str	r2, [r4, #8]
 80074e0:	6962      	ldr	r2, [r4, #20]
 80074e2:	4252      	negs	r2, r2
 80074e4:	61a2      	str	r2, [r4, #24]
 80074e6:	6922      	ldr	r2, [r4, #16]
 80074e8:	b942      	cbnz	r2, 80074fc <__swsetup_r+0xa4>
 80074ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80074ee:	d1c5      	bne.n	800747c <__swsetup_r+0x24>
 80074f0:	bd38      	pop	{r3, r4, r5, pc}
 80074f2:	0799      	lsls	r1, r3, #30
 80074f4:	bf58      	it	pl
 80074f6:	6962      	ldrpl	r2, [r4, #20]
 80074f8:	60a2      	str	r2, [r4, #8]
 80074fa:	e7f4      	b.n	80074e6 <__swsetup_r+0x8e>
 80074fc:	2000      	movs	r0, #0
 80074fe:	e7f7      	b.n	80074f0 <__swsetup_r+0x98>
 8007500:	2000001c 	.word	0x2000001c

08007504 <_sbrk_r>:
 8007504:	b538      	push	{r3, r4, r5, lr}
 8007506:	4d06      	ldr	r5, [pc, #24]	@ (8007520 <_sbrk_r+0x1c>)
 8007508:	2300      	movs	r3, #0
 800750a:	4604      	mov	r4, r0
 800750c:	4608      	mov	r0, r1
 800750e:	602b      	str	r3, [r5, #0]
 8007510:	f7f9 fcd6 	bl	8000ec0 <_sbrk>
 8007514:	1c43      	adds	r3, r0, #1
 8007516:	d102      	bne.n	800751e <_sbrk_r+0x1a>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	b103      	cbz	r3, 800751e <_sbrk_r+0x1a>
 800751c:	6023      	str	r3, [r4, #0]
 800751e:	bd38      	pop	{r3, r4, r5, pc}
 8007520:	20002eec 	.word	0x20002eec

08007524 <__swhatbuf_r>:
 8007524:	b570      	push	{r4, r5, r6, lr}
 8007526:	460c      	mov	r4, r1
 8007528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800752c:	2900      	cmp	r1, #0
 800752e:	b096      	sub	sp, #88	@ 0x58
 8007530:	4615      	mov	r5, r2
 8007532:	461e      	mov	r6, r3
 8007534:	da0d      	bge.n	8007552 <__swhatbuf_r+0x2e>
 8007536:	89a3      	ldrh	r3, [r4, #12]
 8007538:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800753c:	f04f 0100 	mov.w	r1, #0
 8007540:	bf14      	ite	ne
 8007542:	2340      	movne	r3, #64	@ 0x40
 8007544:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007548:	2000      	movs	r0, #0
 800754a:	6031      	str	r1, [r6, #0]
 800754c:	602b      	str	r3, [r5, #0]
 800754e:	b016      	add	sp, #88	@ 0x58
 8007550:	bd70      	pop	{r4, r5, r6, pc}
 8007552:	466a      	mov	r2, sp
 8007554:	f000 f848 	bl	80075e8 <_fstat_r>
 8007558:	2800      	cmp	r0, #0
 800755a:	dbec      	blt.n	8007536 <__swhatbuf_r+0x12>
 800755c:	9901      	ldr	r1, [sp, #4]
 800755e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007562:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007566:	4259      	negs	r1, r3
 8007568:	4159      	adcs	r1, r3
 800756a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800756e:	e7eb      	b.n	8007548 <__swhatbuf_r+0x24>

08007570 <__smakebuf_r>:
 8007570:	898b      	ldrh	r3, [r1, #12]
 8007572:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007574:	079d      	lsls	r5, r3, #30
 8007576:	4606      	mov	r6, r0
 8007578:	460c      	mov	r4, r1
 800757a:	d507      	bpl.n	800758c <__smakebuf_r+0x1c>
 800757c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007580:	6023      	str	r3, [r4, #0]
 8007582:	6123      	str	r3, [r4, #16]
 8007584:	2301      	movs	r3, #1
 8007586:	6163      	str	r3, [r4, #20]
 8007588:	b003      	add	sp, #12
 800758a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800758c:	ab01      	add	r3, sp, #4
 800758e:	466a      	mov	r2, sp
 8007590:	f7ff ffc8 	bl	8007524 <__swhatbuf_r>
 8007594:	9f00      	ldr	r7, [sp, #0]
 8007596:	4605      	mov	r5, r0
 8007598:	4639      	mov	r1, r7
 800759a:	4630      	mov	r0, r6
 800759c:	f7ff fb18 	bl	8006bd0 <_malloc_r>
 80075a0:	b948      	cbnz	r0, 80075b6 <__smakebuf_r+0x46>
 80075a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075a6:	059a      	lsls	r2, r3, #22
 80075a8:	d4ee      	bmi.n	8007588 <__smakebuf_r+0x18>
 80075aa:	f023 0303 	bic.w	r3, r3, #3
 80075ae:	f043 0302 	orr.w	r3, r3, #2
 80075b2:	81a3      	strh	r3, [r4, #12]
 80075b4:	e7e2      	b.n	800757c <__smakebuf_r+0xc>
 80075b6:	89a3      	ldrh	r3, [r4, #12]
 80075b8:	6020      	str	r0, [r4, #0]
 80075ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075be:	81a3      	strh	r3, [r4, #12]
 80075c0:	9b01      	ldr	r3, [sp, #4]
 80075c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80075c6:	b15b      	cbz	r3, 80075e0 <__smakebuf_r+0x70>
 80075c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075cc:	4630      	mov	r0, r6
 80075ce:	f000 f81d 	bl	800760c <_isatty_r>
 80075d2:	b128      	cbz	r0, 80075e0 <__smakebuf_r+0x70>
 80075d4:	89a3      	ldrh	r3, [r4, #12]
 80075d6:	f023 0303 	bic.w	r3, r3, #3
 80075da:	f043 0301 	orr.w	r3, r3, #1
 80075de:	81a3      	strh	r3, [r4, #12]
 80075e0:	89a3      	ldrh	r3, [r4, #12]
 80075e2:	431d      	orrs	r5, r3
 80075e4:	81a5      	strh	r5, [r4, #12]
 80075e6:	e7cf      	b.n	8007588 <__smakebuf_r+0x18>

080075e8 <_fstat_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4d07      	ldr	r5, [pc, #28]	@ (8007608 <_fstat_r+0x20>)
 80075ec:	2300      	movs	r3, #0
 80075ee:	4604      	mov	r4, r0
 80075f0:	4608      	mov	r0, r1
 80075f2:	4611      	mov	r1, r2
 80075f4:	602b      	str	r3, [r5, #0]
 80075f6:	f7f9 fc3a 	bl	8000e6e <_fstat>
 80075fa:	1c43      	adds	r3, r0, #1
 80075fc:	d102      	bne.n	8007604 <_fstat_r+0x1c>
 80075fe:	682b      	ldr	r3, [r5, #0]
 8007600:	b103      	cbz	r3, 8007604 <_fstat_r+0x1c>
 8007602:	6023      	str	r3, [r4, #0]
 8007604:	bd38      	pop	{r3, r4, r5, pc}
 8007606:	bf00      	nop
 8007608:	20002eec 	.word	0x20002eec

0800760c <_isatty_r>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	4d06      	ldr	r5, [pc, #24]	@ (8007628 <_isatty_r+0x1c>)
 8007610:	2300      	movs	r3, #0
 8007612:	4604      	mov	r4, r0
 8007614:	4608      	mov	r0, r1
 8007616:	602b      	str	r3, [r5, #0]
 8007618:	f7f9 fc39 	bl	8000e8e <_isatty>
 800761c:	1c43      	adds	r3, r0, #1
 800761e:	d102      	bne.n	8007626 <_isatty_r+0x1a>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	b103      	cbz	r3, 8007626 <_isatty_r+0x1a>
 8007624:	6023      	str	r3, [r4, #0]
 8007626:	bd38      	pop	{r3, r4, r5, pc}
 8007628:	20002eec 	.word	0x20002eec

0800762c <_init>:
 800762c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762e:	bf00      	nop
 8007630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007632:	bc08      	pop	{r3}
 8007634:	469e      	mov	lr, r3
 8007636:	4770      	bx	lr

08007638 <_fini>:
 8007638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763a:	bf00      	nop
 800763c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800763e:	bc08      	pop	{r3}
 8007640:	469e      	mov	lr, r3
 8007642:	4770      	bx	lr
