\hypertarget{struct_r_t_c___mem_map}{}\section{R\+T\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_t_c___mem_map}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{T\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{T\+PR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{T\+AR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{T\+CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{LR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{I\+ER}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a26ffeb9960ce866c1ad43ded6153d778}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2016\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_aa3d2abe1fdd440a05339c38d377a2ee6}{W\+AR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_t_c___mem_map_a59094243dc3c0849c9bc20a2a809086c}{R\+AR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+TC -\/ Peripheral register structure 

Definition at line 9606 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+CR}\hypertarget{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{}\label{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}
R\+TC Control Register, offset\+: 0x10 

Definition at line 9611 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+I\+ER}\hypertarget{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{}\label{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}
R\+TC Interrupt Enable Register, offset\+: 0x1C 

Definition at line 9614 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!LR@{LR}}
\index{LR@{LR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{LR}{LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+LR}\hypertarget{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{}\label{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}
R\+TC Lock Register, offset\+: 0x18 

Definition at line 9613 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!R\+AR@{R\+AR}}
\index{R\+AR@{R\+AR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+AR}{RAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+R\+AR}\hypertarget{struct_r_t_c___mem_map_a59094243dc3c0849c9bc20a2a809086c}{}\label{struct_r_t_c___mem_map_a59094243dc3c0849c9bc20a2a809086c}
R\+TC Read Access Register, offset\+: 0x804 

Definition at line 9617 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_r_t_c___mem_map_a26ffeb9960ce866c1ad43ded6153d778}{}\label{struct_r_t_c___mem_map_a26ffeb9960ce866c1ad43ded6153d778}


Definition at line 9615 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!SR@{SR}}
\index{SR@{SR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+SR}\hypertarget{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{}\label{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}
R\+TC Status Register, offset\+: 0x14 

Definition at line 9612 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+AR@{T\+AR}}
\index{T\+AR@{T\+AR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+AR}{TAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+AR}\hypertarget{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{}\label{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}
R\+TC Time Alarm Register, offset\+: 0x8 

Definition at line 9609 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+CR}\hypertarget{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{}\label{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}
R\+TC Time Compensation Register, offset\+: 0xC 

Definition at line 9610 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+PR}{TPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+PR}\hypertarget{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{}\label{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}
R\+TC Time Prescaler Register, offset\+: 0x4 

Definition at line 9608 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+SR}{TSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+SR}\hypertarget{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{}\label{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}
R\+TC Time Seconds Register, offset\+: 0x0 

Definition at line 9607 of file M\+K20\+D7.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!W\+AR@{W\+AR}}
\index{W\+AR@{W\+AR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{W\+AR}{WAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+T\+C\+\_\+\+Mem\+Map\+::\+W\+AR}\hypertarget{struct_r_t_c___mem_map_aa3d2abe1fdd440a05339c38d377a2ee6}{}\label{struct_r_t_c___mem_map_aa3d2abe1fdd440a05339c38d377a2ee6}
R\+TC Write Access Register, offset\+: 0x800 

Definition at line 9616 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
