
2025_STM32F407_UltraSonicSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a550  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6f4  0800a6f4  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6f4  0800a6f4  0000b6f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6fc  0800a6fc  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6fc  0800a6fc  0000b6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a700  0800a700  0000b700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800a704  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000ac0  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b3c  20000b3c  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c90  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e04  00000000  00000000  00025d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c0  00000000  00000000  00029b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000119a  00000000  00000000  0002b200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243c6  00000000  00000000  0002c39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d00a  00000000  00000000  00050760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4191  00000000  00000000  0006d76a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001418fb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000063f8  00000000  00000000  00141940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  00147d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a6c0 	.word	0x0800a6c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800a6c0 	.word	0x0800a6c0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fe64 	bl	80011c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f840 	bl	8000580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 fa40 	bl	8000984 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f8a6 	bl	8000654 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8d2 	bl	80006b0 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f900 	bl	8000710 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f009 fc80 	bl	8009e14 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000514:	f000 f932 	bl	800077c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000518:	f000 f9e2 	bl	80008e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //Start timer in one pulse mode
  HAL_TIM_OnePulse_Start(&htim1, TIM_CHANNEL_1);
 800051c:	2100      	movs	r1, #0
 800051e:	4815      	ldr	r0, [pc, #84]	@ (8000574 <main+0x80>)
 8000520:	f005 f98e 	bl	8005840 <HAL_TIM_OnePulse_Start>
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	4813      	ldr	r0, [pc, #76]	@ (8000578 <main+0x84>)
 800052a:	f001 f98f 	bl	800184c <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800052e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000532:	f000 feb9 	bl	80012a8 <HAL_Delay>
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_SET);
 8000536:	2201      	movs	r2, #1
 8000538:	2120      	movs	r1, #32
 800053a:	480f      	ldr	r0, [pc, #60]	@ (8000578 <main+0x84>)
 800053c:	f001 f986 	bl	800184c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	2120      	movs	r1, #32
 8000544:	480c      	ldr	r0, [pc, #48]	@ (8000578 <main+0x84>)
 8000546:	f001 f981 	bl	800184c <HAL_GPIO_WritePin>

  //Start the input capture interrupt on TIM 2 channel 1
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800054a:	2100      	movs	r1, #0
 800054c:	480b      	ldr	r0, [pc, #44]	@ (800057c <main+0x88>)
 800054e:	f004 fff5 	bl	800553c <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_SET);
 8000552:	2201      	movs	r2, #1
 8000554:	2120      	movs	r1, #32
 8000556:	4808      	ldr	r0, [pc, #32]	@ (8000578 <main+0x84>)
 8000558:	f001 f978 	bl	800184c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	2120      	movs	r1, #32
 8000560:	4805      	ldr	r0, [pc, #20]	@ (8000578 <main+0x84>)
 8000562:	f001 f973 	bl	800184c <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8000566:	2064      	movs	r0, #100	@ 0x64
 8000568:	f000 fe9e 	bl	80012a8 <HAL_Delay>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800056c:	f009 fc78 	bl	8009e60 <MX_USB_HOST_Process>
	  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_SET);
 8000570:	bf00      	nop
 8000572:	e7ee      	b.n	8000552 <main+0x5e>
 8000574:	2000018c 	.word	0x2000018c
 8000578:	40020800 	.word	0x40020800
 800057c:	200001d4 	.word	0x200001d4

08000580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b094      	sub	sp, #80	@ 0x50
 8000584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000586:	f107 0320 	add.w	r3, r7, #32
 800058a:	2230      	movs	r2, #48	@ 0x30
 800058c:	2100      	movs	r1, #0
 800058e:	4618      	mov	r0, r3
 8000590:	f00a f808 	bl	800a5a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000594:	f107 030c 	add.w	r3, r7, #12
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
 800059c:	605a      	str	r2, [r3, #4]
 800059e:	609a      	str	r2, [r3, #8]
 80005a0:	60da      	str	r2, [r3, #12]
 80005a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a4:	2300      	movs	r3, #0
 80005a6:	60bb      	str	r3, [r7, #8]
 80005a8:	4b28      	ldr	r3, [pc, #160]	@ (800064c <SystemClock_Config+0xcc>)
 80005aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ac:	4a27      	ldr	r2, [pc, #156]	@ (800064c <SystemClock_Config+0xcc>)
 80005ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005b4:	4b25      	ldr	r3, [pc, #148]	@ (800064c <SystemClock_Config+0xcc>)
 80005b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c0:	2300      	movs	r3, #0
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	4b22      	ldr	r3, [pc, #136]	@ (8000650 <SystemClock_Config+0xd0>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a21      	ldr	r2, [pc, #132]	@ (8000650 <SystemClock_Config+0xd0>)
 80005ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ce:	6013      	str	r3, [r2, #0]
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <SystemClock_Config+0xd0>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005dc:	2301      	movs	r3, #1
 80005de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e6:	2302      	movs	r3, #2
 80005e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005f0:	2308      	movs	r3, #8
 80005f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005f4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fa:	2302      	movs	r3, #2
 80005fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005fe:	2307      	movs	r3, #7
 8000600:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	4618      	mov	r0, r3
 8000608:	f004 f852 	bl	80046b0 <HAL_RCC_OscConfig>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000612:	f000 fb13 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000616:	230f      	movs	r3, #15
 8000618:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061a:	2302      	movs	r3, #2
 800061c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000622:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000626:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000628:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800062c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	2105      	movs	r1, #5
 8000634:	4618      	mov	r0, r3
 8000636:	f004 fab3 	bl	8004ba0 <HAL_RCC_ClockConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000640:	f000 fafc 	bl	8000c3c <Error_Handler>
  }
}
 8000644:	bf00      	nop
 8000646:	3750      	adds	r7, #80	@ 0x50
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000

08000654 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000658:	4b12      	ldr	r3, [pc, #72]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800065a:	4a13      	ldr	r2, [pc, #76]	@ (80006a8 <MX_I2C1_Init+0x54>)
 800065c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800065e:	4b11      	ldr	r3, [pc, #68]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000660:	4a12      	ldr	r2, [pc, #72]	@ (80006ac <MX_I2C1_Init+0x58>)
 8000662:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000664:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800066a:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800066c:	2200      	movs	r2, #0
 800066e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000670:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000672:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000676:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000678:	4b0a      	ldr	r3, [pc, #40]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800067a:	2200      	movs	r2, #0
 800067c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800067e:	4b09      	ldr	r3, [pc, #36]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000684:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800068a:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <MX_I2C1_Init+0x50>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000690:	4804      	ldr	r0, [pc, #16]	@ (80006a4 <MX_I2C1_Init+0x50>)
 8000692:	f003 fa29 	bl	8003ae8 <HAL_I2C_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800069c:	f000 face 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000098 	.word	0x20000098
 80006a8:	40005400 	.word	0x40005400
 80006ac:	000186a0 	.word	0x000186a0

080006b0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006b4:	4b13      	ldr	r3, [pc, #76]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006b6:	4a14      	ldr	r2, [pc, #80]	@ (8000708 <MX_I2S3_Init+0x58>)
 80006b8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006ba:	4b12      	ldr	r3, [pc, #72]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006c0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006c2:	4b10      	ldr	r3, [pc, #64]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006d4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006d8:	4a0c      	ldr	r2, [pc, #48]	@ (800070c <MX_I2S3_Init+0x5c>)
 80006da:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006dc:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006e2:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006e8:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	@ (8000704 <MX_I2S3_Init+0x54>)
 80006f0:	f003 fb3e 	bl	8003d70 <HAL_I2S_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006fa:	f000 fa9f 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	200000ec 	.word	0x200000ec
 8000708:	40003c00 	.word	0x40003c00
 800070c:	00017700 	.word	0x00017700

08000710 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000714:	4b17      	ldr	r3, [pc, #92]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000716:	4a18      	ldr	r2, [pc, #96]	@ (8000778 <MX_SPI1_Init+0x68>)
 8000718:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800071a:	4b16      	ldr	r3, [pc, #88]	@ (8000774 <MX_SPI1_Init+0x64>)
 800071c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000720:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000722:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <MX_SPI1_Init+0x64>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800072e:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000736:	2200      	movs	r2, #0
 8000738:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <MX_SPI1_Init+0x64>)
 800073c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000740:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000742:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000744:	2200      	movs	r2, #0
 8000746:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000748:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <MX_SPI1_Init+0x64>)
 800074a:	2200      	movs	r2, #0
 800074c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800074e:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000750:	2200      	movs	r2, #0
 8000752:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000754:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800075a:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <MX_SPI1_Init+0x64>)
 800075c:	220a      	movs	r2, #10
 800075e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000760:	4804      	ldr	r0, [pc, #16]	@ (8000774 <MX_SPI1_Init+0x64>)
 8000762:	f004 fd6b 	bl	800523c <HAL_SPI_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800076c:	f000 fa66 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000134 	.word	0x20000134
 8000778:	40013000 	.word	0x40013000

0800077c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b096      	sub	sp, #88	@ 0x58
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000782:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000792:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800079c:	f107 0320 	add.w	r3, r7, #32
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]
 80007ac:	615a      	str	r2, [r3, #20]
 80007ae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007b0:	463b      	mov	r3, r7
 80007b2:	2220      	movs	r2, #32
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f009 fef4 	bl	800a5a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007bc:	4b46      	ldr	r3, [pc, #280]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007be:	4a47      	ldr	r2, [pc, #284]	@ (80008dc <MX_TIM1_Init+0x160>)
 80007c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1679;
 80007c2:	4b45      	ldr	r3, [pc, #276]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007c4:	f240 628f 	movw	r2, #1679	@ 0x68f
 80007c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ca:	4b43      	ldr	r3, [pc, #268]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80007d0:	4b41      	ldr	r3, [pc, #260]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80007d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d8:	4b3f      	ldr	r3, [pc, #252]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007de:	4b3e      	ldr	r3, [pc, #248]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e4:	4b3c      	ldr	r3, [pc, #240]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007ea:	483b      	ldr	r0, [pc, #236]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007ec:	f004 fdaf 	bl	800534e <HAL_TIM_Base_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80007f6:	f000 fa21 	bl	8000c3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007fa:	4837      	ldr	r0, [pc, #220]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80007fc:	f004 fdf6 	bl	80053ec <HAL_TIM_PWM_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000806:	f000 fa19 	bl	8000c3c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800080a:	2108      	movs	r1, #8
 800080c:	4832      	ldr	r0, [pc, #200]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 800080e:	f004 ffbd 	bl	800578c <HAL_TIM_OnePulse_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8000818:	f000 fa10 	bl	8000c3c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800081c:	2306      	movs	r3, #6
 800081e:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8000820:	2360      	movs	r3, #96	@ 0x60
 8000822:	64bb      	str	r3, [r7, #72]	@ 0x48
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000824:	2300      	movs	r3, #0
 8000826:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sSlaveConfig.TriggerFilter = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800082c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000830:	4619      	mov	r1, r3
 8000832:	4829      	ldr	r0, [pc, #164]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 8000834:	f005 fab4 	bl	8005da0 <HAL_TIM_SlaveConfigSynchro>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800083e:	f000 f9fd 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000842:	2300      	movs	r3, #0
 8000844:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000846:	2300      	movs	r3, #0
 8000848:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800084a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800084e:	4619      	mov	r1, r3
 8000850:	4821      	ldr	r0, [pc, #132]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 8000852:	f006 f80f 	bl	8006874 <HAL_TIMEx_MasterConfigSynchronization>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 800085c:	f000 f9ee 	bl	8000c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000860:	2370      	movs	r3, #112	@ 0x70
 8000862:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 9999;
 8000864:	f242 730f 	movw	r3, #9999	@ 0x270f
 8000868:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800086a:	2300      	movs	r3, #0
 800086c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800086e:	2300      	movs	r3, #0
 8000870:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000876:	2300      	movs	r3, #0
 8000878:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800087a:	2300      	movs	r3, #0
 800087c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800087e:	f107 0320 	add.w	r3, r7, #32
 8000882:	2200      	movs	r2, #0
 8000884:	4619      	mov	r1, r3
 8000886:	4814      	ldr	r0, [pc, #80]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 8000888:	f005 f9c8 	bl	8005c1c <HAL_TIM_PWM_ConfigChannel>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_TIM1_Init+0x11a>
  {
    Error_Handler();
 8000892:	f000 f9d3 	bl	8000c3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000896:	2300      	movs	r3, #0
 8000898:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800089e:	2300      	movs	r3, #0
 80008a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008a6:	2300      	movs	r3, #0
 80008a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008b4:	463b      	mov	r3, r7
 80008b6:	4619      	mov	r1, r3
 80008b8:	4807      	ldr	r0, [pc, #28]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80008ba:	f006 f857 	bl	800696c <HAL_TIMEx_ConfigBreakDeadTime>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 80008c4:	f000 f9ba 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008c8:	4803      	ldr	r0, [pc, #12]	@ (80008d8 <MX_TIM1_Init+0x15c>)
 80008ca:	f000 fb8b 	bl	8000fe4 <HAL_TIM_MspPostInit>

}
 80008ce:	bf00      	nop
 80008d0:	3758      	adds	r7, #88	@ 0x58
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	2000018c 	.word	0x2000018c
 80008dc:	40010000 	.word	0x40010000

080008e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e6:	f107 0310 	add.w	r3, r7, #16
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80008f0:	463b      	mov	r3, r7
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]
 80008fa:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008fc:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <MX_TIM2_Init+0xa0>)
 80008fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000902:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8000904:	4b1e      	ldr	r3, [pc, #120]	@ (8000980 <MX_TIM2_Init+0xa0>)
 8000906:	2253      	movs	r2, #83	@ 0x53
 8000908:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800090a:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <MX_TIM2_Init+0xa0>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000910:	4b1b      	ldr	r3, [pc, #108]	@ (8000980 <MX_TIM2_Init+0xa0>)
 8000912:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000916:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000918:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <MX_TIM2_Init+0xa0>)
 800091a:	2200      	movs	r2, #0
 800091c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800091e:	4b18      	ldr	r3, [pc, #96]	@ (8000980 <MX_TIM2_Init+0xa0>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000924:	4816      	ldr	r0, [pc, #88]	@ (8000980 <MX_TIM2_Init+0xa0>)
 8000926:	f004 fdba 	bl	800549e <HAL_TIM_IC_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000930:	f000 f984 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000934:	2300      	movs	r3, #0
 8000936:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800093c:	f107 0310 	add.w	r3, r7, #16
 8000940:	4619      	mov	r1, r3
 8000942:	480f      	ldr	r0, [pc, #60]	@ (8000980 <MX_TIM2_Init+0xa0>)
 8000944:	f005 ff96 	bl	8006874 <HAL_TIMEx_MasterConfigSynchronization>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800094e:	f000 f975 	bl	8000c3c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000952:	230a      	movs	r3, #10
 8000954:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000956:	2301      	movs	r3, #1
 8000958:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000962:	463b      	mov	r3, r7
 8000964:	2200      	movs	r2, #0
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_TIM2_Init+0xa0>)
 800096a:	f005 f8bb 	bl	8005ae4 <HAL_TIM_IC_ConfigChannel>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000974:	f000 f962 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	3718      	adds	r7, #24
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200001d4 	.word	0x200001d4

08000984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08c      	sub	sp, #48	@ 0x30
 8000988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	61bb      	str	r3, [r7, #24]
 800099e:	4b74      	ldr	r3, [pc, #464]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a73      	ldr	r2, [pc, #460]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009a4:	f043 0310 	orr.w	r3, r3, #16
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b71      	ldr	r3, [pc, #452]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0310 	and.w	r3, r3, #16
 80009b2:	61bb      	str	r3, [r7, #24]
 80009b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	4b6d      	ldr	r3, [pc, #436]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a6c      	ldr	r2, [pc, #432]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009c0:	f043 0304 	orr.w	r3, r3, #4
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b6a      	ldr	r3, [pc, #424]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0304 	and.w	r3, r3, #4
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	613b      	str	r3, [r7, #16]
 80009d6:	4b66      	ldr	r3, [pc, #408]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a65      	ldr	r2, [pc, #404]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b63      	ldr	r3, [pc, #396]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ea:	613b      	str	r3, [r7, #16]
 80009ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	4b5f      	ldr	r3, [pc, #380]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a5e      	ldr	r2, [pc, #376]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b5c      	ldr	r3, [pc, #368]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	4b58      	ldr	r3, [pc, #352]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a57      	ldr	r2, [pc, #348]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a14:	f043 0302 	orr.w	r3, r3, #2
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1a:	4b55      	ldr	r3, [pc, #340]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	f003 0302 	and.w	r3, r3, #2
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	4b51      	ldr	r3, [pc, #324]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	4a50      	ldr	r2, [pc, #320]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a30:	f043 0308 	orr.w	r3, r3, #8
 8000a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a36:	4b4e      	ldr	r3, [pc, #312]	@ (8000b70 <MX_GPIO_Init+0x1ec>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	f003 0308 	and.w	r3, r3, #8
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2108      	movs	r1, #8
 8000a46:	484b      	ldr	r0, [pc, #300]	@ (8000b74 <MX_GPIO_Init+0x1f0>)
 8000a48:	f000 ff00 	bl	800184c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2101      	movs	r1, #1
 8000a50:	4849      	ldr	r0, [pc, #292]	@ (8000b78 <MX_GPIO_Init+0x1f4>)
 8000a52:	f000 fefb 	bl	800184c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULSE_TRIG_GPIO_Port, PULSE_TRIG_Pin, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2120      	movs	r1, #32
 8000a5a:	4847      	ldr	r0, [pc, #284]	@ (8000b78 <MX_GPIO_Init+0x1f4>)
 8000a5c:	f000 fef6 	bl	800184c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a60:	2200      	movs	r2, #0
 8000a62:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000a66:	4845      	ldr	r0, [pc, #276]	@ (8000b7c <MX_GPIO_Init+0x1f8>)
 8000a68:	f000 fef0 	bl	800184c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 031c 	add.w	r3, r7, #28
 8000a80:	4619      	mov	r1, r3
 8000a82:	483c      	ldr	r0, [pc, #240]	@ (8000b74 <MX_GPIO_Init+0x1f0>)
 8000a84:	f000 fd46 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PULSE_TRIG_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|PULSE_TRIG_Pin;
 8000a88:	2321      	movs	r3, #33	@ 0x21
 8000a8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a98:	f107 031c 	add.w	r3, r7, #28
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4836      	ldr	r0, [pc, #216]	@ (8000b78 <MX_GPIO_Init+0x1f4>)
 8000aa0:	f000 fd38 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ab4:	2305      	movs	r3, #5
 8000ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4619      	mov	r1, r3
 8000abe:	482e      	ldr	r0, [pc, #184]	@ (8000b78 <MX_GPIO_Init+0x1f4>)
 8000ac0:	f000 fd28 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ac8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000acc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 031c 	add.w	r3, r7, #28
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4829      	ldr	r0, [pc, #164]	@ (8000b80 <MX_GPIO_Init+0x1fc>)
 8000ada:	f000 fd1b 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ade:	2304      	movs	r3, #4
 8000ae0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 031c 	add.w	r3, r7, #28
 8000aee:	4619      	mov	r1, r3
 8000af0:	4824      	ldr	r0, [pc, #144]	@ (8000b84 <MX_GPIO_Init+0x200>)
 8000af2:	f000 fd0f 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000af6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afc:	2302      	movs	r3, #2
 8000afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b08:	2305      	movs	r3, #5
 8000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 031c 	add.w	r3, r7, #28
 8000b10:	4619      	mov	r1, r3
 8000b12:	481c      	ldr	r0, [pc, #112]	@ (8000b84 <MX_GPIO_Init+0x200>)
 8000b14:	f000 fcfe 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b18:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000b1c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4812      	ldr	r0, [pc, #72]	@ (8000b7c <MX_GPIO_Init+0x1f8>)
 8000b32:	f000 fcef 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b36:	2320      	movs	r3, #32
 8000b38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b42:	f107 031c 	add.w	r3, r7, #28
 8000b46:	4619      	mov	r1, r3
 8000b48:	480c      	ldr	r0, [pc, #48]	@ (8000b7c <MX_GPIO_Init+0x1f8>)
 8000b4a:	f000 fce3 	bl	8001514 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b52:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	f107 031c 	add.w	r3, r7, #28
 8000b60:	4619      	mov	r1, r3
 8000b62:	4804      	ldr	r0, [pc, #16]	@ (8000b74 <MX_GPIO_Init+0x1f0>)
 8000b64:	f000 fcd6 	bl	8001514 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b68:	bf00      	nop
 8000b6a:	3730      	adds	r7, #48	@ 0x30
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40020800 	.word	0x40020800
 8000b7c:	40020c00 	.word	0x40020c00
 8000b80:	40020000 	.word	0x40020000
 8000b84:	40020400 	.word	0x40020400

08000b88 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b98:	d140      	bne.n	8000c1c <HAL_TIM_IC_CaptureCallback+0x94>
    {
        if (gCaptureFlag == 0)
 8000b9a:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d10a      	bne.n	8000bb8 <HAL_TIM_IC_CaptureCallback+0x30>
        {
            // First capture - store the first capture value
            gCaptureValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f005 f93d 	bl	8005e24 <HAL_TIM_ReadCapturedValue>
 8000baa:	4603      	mov	r3, r0
 8000bac:	4a1e      	ldr	r2, [pc, #120]	@ (8000c28 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000bae:	6013      	str	r3, [r2, #0]
            gCaptureFlag = 1;
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	601a      	str	r2, [r3, #0]
            // Reset capture flag
            gCaptureFlag = 0;

        }
    }
}
 8000bb6:	e031      	b.n	8000c1c <HAL_TIM_IC_CaptureCallback+0x94>
        else if (gCaptureFlag == 1)
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d12d      	bne.n	8000c1c <HAL_TIM_IC_CaptureCallback+0x94>
            gCaptureValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f005 f92e 	bl	8005e24 <HAL_TIM_ReadCapturedValue>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	4a18      	ldr	r2, [pc, #96]	@ (8000c2c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000bcc:	6013      	str	r3, [r2, #0]
            if (gCaptureValue2 > gCaptureValue1)
 8000bce:	4b17      	ldr	r3, [pc, #92]	@ (8000c2c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d907      	bls.n	8000bea <HAL_TIM_IC_CaptureCallback+0x62>
                gPeriod = gCaptureValue2 - gCaptureValue1;
 8000bda:	4b14      	ldr	r3, [pc, #80]	@ (8000c2c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	4a12      	ldr	r2, [pc, #72]	@ (8000c30 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	e008      	b.n	8000bfc <HAL_TIM_IC_CaptureCallback+0x74>
                gPeriod = (0xFFFF - gCaptureValue1) + gCaptureValue2 + 1;
 8000bea:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	4b0e      	ldr	r3, [pc, #56]	@ (8000c28 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c30 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000bfa:	6013      	str	r3, [r2, #0]
            gDistance = (float)gPeriod/58.3f;
 8000bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	ee07 3a90 	vmov	s15, r3
 8000c04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c08:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8000c34 <HAL_TIM_IC_CaptureCallback+0xac>
 8000c0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c10:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000c12:	edc3 7a00 	vstr	s15, [r3]
            gCaptureFlag = 0;
 8000c16:	4b03      	ldr	r3, [pc, #12]	@ (8000c24 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000228 	.word	0x20000228
 8000c28:	2000021c 	.word	0x2000021c
 8000c2c:	20000220 	.word	0x20000220
 8000c30:	20000224 	.word	0x20000224
 8000c34:	42693333 	.word	0x42693333
 8000c38:	2000022c 	.word	0x2000022c

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <Error_Handler+0x8>

08000c48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c56:	4a0f      	ldr	r2, [pc, #60]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	603b      	str	r3, [r7, #0]
 8000c6e:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c72:	4a08      	ldr	r2, [pc, #32]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c7a:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	603b      	str	r3, [r7, #0]
 8000c84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c86:	2007      	movs	r0, #7
 8000c88:	f000 fc02 	bl	8001490 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40023800 	.word	0x40023800

08000c98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	@ 0x28
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a19      	ldr	r2, [pc, #100]	@ (8000d1c <HAL_I2C_MspInit+0x84>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d12c      	bne.n	8000d14 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	613b      	str	r3, [r7, #16]
 8000cbe:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <HAL_I2C_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc2:	4a17      	ldr	r2, [pc, #92]	@ (8000d20 <HAL_I2C_MspInit+0x88>)
 8000cc4:	f043 0302 	orr.w	r3, r3, #2
 8000cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <HAL_I2C_MspInit+0x88>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000cd6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000cda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cdc:	2312      	movs	r3, #18
 8000cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ce8:	2304      	movs	r3, #4
 8000cea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <HAL_I2C_MspInit+0x8c>)
 8000cf4:	f000 fc0e 	bl	8001514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <HAL_I2C_MspInit+0x88>)
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d00:	4a07      	ldr	r2, [pc, #28]	@ (8000d20 <HAL_I2C_MspInit+0x88>)
 8000d02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d08:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <HAL_I2C_MspInit+0x88>)
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d14:	bf00      	nop
 8000d16:	3728      	adds	r7, #40	@ 0x28
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40005400 	.word	0x40005400
 8000d20:	40023800 	.word	0x40023800
 8000d24:	40020400 	.word	0x40020400

08000d28 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08e      	sub	sp, #56	@ 0x38
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a31      	ldr	r2, [pc, #196]	@ (8000e18 <HAL_I2S_MspInit+0xf0>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d15a      	bne.n	8000e0e <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000d5c:	23c0      	movs	r3, #192	@ 0xc0
 8000d5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f004 f925 	bl	8004fb8 <HAL_RCCEx_PeriphCLKConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000d74:	f7ff ff62 	bl	8000c3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d78:	2300      	movs	r3, #0
 8000d7a:	613b      	str	r3, [r7, #16]
 8000d7c:	4b27      	ldr	r3, [pc, #156]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d80:	4a26      	ldr	r2, [pc, #152]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d88:	4b24      	ldr	r3, [pc, #144]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	4b20      	ldr	r3, [pc, #128]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db0:	2300      	movs	r3, #0
 8000db2:	60bb      	str	r3, [r7, #8]
 8000db4:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db8:	4a18      	ldr	r2, [pc, #96]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc0:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000dcc:	2310      	movs	r3, #16
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ddc:	2306      	movs	r3, #6
 8000dde:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	480e      	ldr	r0, [pc, #56]	@ (8000e20 <HAL_I2S_MspInit+0xf8>)
 8000de8:	f000 fb94 	bl	8001514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dec:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dfe:	2306      	movs	r3, #6
 8000e00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e06:	4619      	mov	r1, r3
 8000e08:	4806      	ldr	r0, [pc, #24]	@ (8000e24 <HAL_I2S_MspInit+0xfc>)
 8000e0a:	f000 fb83 	bl	8001514 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000e0e:	bf00      	nop
 8000e10:	3738      	adds	r7, #56	@ 0x38
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40003c00 	.word	0x40003c00
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000
 8000e24:	40020800 	.word	0x40020800

08000e28 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	@ 0x28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a19      	ldr	r2, [pc, #100]	@ (8000eac <HAL_SPI_MspInit+0x84>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d12b      	bne.n	8000ea2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <HAL_SPI_MspInit+0x88>)
 8000e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e52:	4a17      	ldr	r2, [pc, #92]	@ (8000eb0 <HAL_SPI_MspInit+0x88>)
 8000e54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e5a:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <HAL_SPI_MspInit+0x88>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <HAL_SPI_MspInit+0x88>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	4a10      	ldr	r2, [pc, #64]	@ (8000eb0 <HAL_SPI_MspInit+0x88>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e76:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <HAL_SPI_MspInit+0x88>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e82:	23e0      	movs	r3, #224	@ 0xe0
 8000e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e86:	2302      	movs	r3, #2
 8000e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e92:	2305      	movs	r3, #5
 8000e94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <HAL_SPI_MspInit+0x8c>)
 8000e9e:	f000 fb39 	bl	8001514 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000ea2:	bf00      	nop
 8000ea4:	3728      	adds	r7, #40	@ 0x28
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40013000 	.word	0x40013000
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	40020000 	.word	0x40020000

08000eb8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a19      	ldr	r2, [pc, #100]	@ (8000f3c <HAL_TIM_Base_MspInit+0x84>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d12c      	bne.n	8000f34 <HAL_TIM_Base_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <HAL_TIM_Base_MspInit+0x88>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ee2:	4a17      	ldr	r2, [pc, #92]	@ (8000f40 <HAL_TIM_Base_MspInit+0x88>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <HAL_TIM_Base_MspInit+0x88>)
 8000eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <HAL_TIM_Base_MspInit+0x88>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a10      	ldr	r2, [pc, #64]	@ (8000f40 <HAL_TIM_Base_MspInit+0x88>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <HAL_TIM_Base_MspInit+0x88>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f12:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f24:	2301      	movs	r3, #1
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <HAL_TIM_Base_MspInit+0x8c>)
 8000f30:	f000 faf0 	bl	8001514 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f34:	bf00      	nop
 8000f36:	3728      	adds	r7, #40	@ 0x28
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40010000 	.word	0x40010000
 8000f40:	40023800 	.word	0x40023800
 8000f44:	40021000 	.word	0x40021000

08000f48 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08a      	sub	sp, #40	@ 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f68:	d134      	bne.n	8000fd4 <HAL_TIM_IC_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <HAL_TIM_IC_MspInit+0x94>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f72:	4a1a      	ldr	r2, [pc, #104]	@ (8000fdc <HAL_TIM_IC_MspInit+0x94>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7a:	4b18      	ldr	r3, [pc, #96]	@ (8000fdc <HAL_TIM_IC_MspInit+0x94>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <HAL_TIM_IC_MspInit+0x94>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <HAL_TIM_IC_MspInit+0x94>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <HAL_TIM_IC_MspInit+0x94>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000fa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4808      	ldr	r0, [pc, #32]	@ (8000fe0 <HAL_TIM_IC_MspInit+0x98>)
 8000fc0:	f000 faa8 	bl	8001514 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	201c      	movs	r0, #28
 8000fca:	f000 fa6c 	bl	80014a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fce:	201c      	movs	r0, #28
 8000fd0:	f000 fa85 	bl	80014de <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000fd4:	bf00      	nop
 8000fd6:	3728      	adds	r7, #40	@ 0x28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	40020000 	.word	0x40020000

08000fe4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a12      	ldr	r2, [pc, #72]	@ (800104c <HAL_TIM_MspPostInit+0x68>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d11e      	bne.n	8001044 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
 800100a:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <HAL_TIM_MspPostInit+0x6c>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a10      	ldr	r2, [pc, #64]	@ (8001050 <HAL_TIM_MspPostInit+0x6c>)
 8001010:	f043 0310 	orr.w	r3, r3, #16
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b0e      	ldr	r3, [pc, #56]	@ (8001050 <HAL_TIM_MspPostInit+0x6c>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0310 	and.w	r3, r3, #16
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001022:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001026:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2300      	movs	r3, #0
 8001032:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001034:	2301      	movs	r3, #1
 8001036:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4619      	mov	r1, r3
 800103e:	4805      	ldr	r0, [pc, #20]	@ (8001054 <HAL_TIM_MspPostInit+0x70>)
 8001040:	f000 fa68 	bl	8001514 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001044:	bf00      	nop
 8001046:	3720      	adds	r7, #32
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	40010000 	.word	0x40010000
 8001050:	40023800 	.word	0x40023800
 8001054:	40021000 	.word	0x40021000

08001058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800105c:	bf00      	nop
 800105e:	e7fd      	b.n	800105c <NMI_Handler+0x4>

08001060 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <HardFault_Handler+0x4>

08001068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <MemManage_Handler+0x4>

08001070 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <BusFault_Handler+0x4>

08001078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <UsageFault_Handler+0x4>

08001080 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800108e:	b480      	push	{r7}
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr

080010aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ae:	f000 f8db 	bl	8001268 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010bc:	4802      	ldr	r0, [pc, #8]	@ (80010c8 <TIM2_IRQHandler+0x10>)
 80010be:	f004 fc21 	bl	8005904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200001d4 	.word	0x200001d4

080010cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80010d0:	4802      	ldr	r0, [pc, #8]	@ (80010dc <OTG_FS_IRQHandler+0x10>)
 80010d2:	f000 feb5 	bl	8001e40 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000614 	.word	0x20000614

080010e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010e8:	4a14      	ldr	r2, [pc, #80]	@ (800113c <_sbrk+0x5c>)
 80010ea:	4b15      	ldr	r3, [pc, #84]	@ (8001140 <_sbrk+0x60>)
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010f4:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <_sbrk+0x64>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d102      	bne.n	8001102 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <_sbrk+0x64>)
 80010fe:	4a12      	ldr	r2, [pc, #72]	@ (8001148 <_sbrk+0x68>)
 8001100:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <_sbrk+0x64>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	429a      	cmp	r2, r3
 800110e:	d207      	bcs.n	8001120 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001110:	f009 fa60 	bl	800a5d4 <__errno>
 8001114:	4603      	mov	r3, r0
 8001116:	220c      	movs	r2, #12
 8001118:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800111a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800111e:	e009      	b.n	8001134 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001120:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <_sbrk+0x64>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001126:	4b07      	ldr	r3, [pc, #28]	@ (8001144 <_sbrk+0x64>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	4a05      	ldr	r2, [pc, #20]	@ (8001144 <_sbrk+0x64>)
 8001130:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001132:	68fb      	ldr	r3, [r7, #12]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20020000 	.word	0x20020000
 8001140:	00000400 	.word	0x00000400
 8001144:	20000230 	.word	0x20000230
 8001148:	20000b40 	.word	0x20000b40

0800114c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001150:	4b06      	ldr	r3, [pc, #24]	@ (800116c <SystemInit+0x20>)
 8001152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001156:	4a05      	ldr	r2, [pc, #20]	@ (800116c <SystemInit+0x20>)
 8001158:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800115c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001170:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001174:	f7ff ffea 	bl	800114c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001178:	480c      	ldr	r0, [pc, #48]	@ (80011ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800117a:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800117c:	4a0d      	ldr	r2, [pc, #52]	@ (80011b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001190:	4c0a      	ldr	r4, [pc, #40]	@ (80011bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800119e:	f009 fa1f 	bl	800a5e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011a2:	f7ff f9a7 	bl	80004f4 <main>
  bx  lr    
 80011a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80011b4:	0800a704 	.word	0x0800a704
  ldr r2, =_sbss
 80011b8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80011bc:	20000b3c 	.word	0x20000b3c

080011c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC_IRQHandler>
	...

080011c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001204 <HAL_Init+0x40>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001204 <HAL_Init+0x40>)
 80011ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <HAL_Init+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001204 <HAL_Init+0x40>)
 80011da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011e0:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <HAL_Init+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a07      	ldr	r2, [pc, #28]	@ (8001204 <HAL_Init+0x40>)
 80011e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ec:	2003      	movs	r0, #3
 80011ee:	f000 f94f 	bl	8001490 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011f2:	2000      	movs	r0, #0
 80011f4:	f000 f808 	bl	8001208 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011f8:	f7ff fd26 	bl	8000c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023c00 	.word	0x40023c00

08001208 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001210:	4b12      	ldr	r3, [pc, #72]	@ (800125c <HAL_InitTick+0x54>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	4b12      	ldr	r3, [pc, #72]	@ (8001260 <HAL_InitTick+0x58>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	4619      	mov	r1, r3
 800121a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800121e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001222:	fbb2 f3f3 	udiv	r3, r2, r3
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f967 	bl	80014fa <HAL_SYSTICK_Config>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e00e      	b.n	8001254 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2b0f      	cmp	r3, #15
 800123a:	d80a      	bhi.n	8001252 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800123c:	2200      	movs	r2, #0
 800123e:	6879      	ldr	r1, [r7, #4]
 8001240:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001244:	f000 f92f 	bl	80014a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001248:	4a06      	ldr	r2, [pc, #24]	@ (8001264 <HAL_InitTick+0x5c>)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800124e:	2300      	movs	r3, #0
 8001250:	e000      	b.n	8001254 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000000 	.word	0x20000000
 8001260:	20000008 	.word	0x20000008
 8001264:	20000004 	.word	0x20000004

08001268 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800126c:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HAL_IncTick+0x20>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	461a      	mov	r2, r3
 8001272:	4b06      	ldr	r3, [pc, #24]	@ (800128c <HAL_IncTick+0x24>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4413      	add	r3, r2
 8001278:	4a04      	ldr	r2, [pc, #16]	@ (800128c <HAL_IncTick+0x24>)
 800127a:	6013      	str	r3, [r2, #0]
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000008 	.word	0x20000008
 800128c:	20000234 	.word	0x20000234

08001290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return uwTick;
 8001294:	4b03      	ldr	r3, [pc, #12]	@ (80012a4 <HAL_GetTick+0x14>)
 8001296:	681b      	ldr	r3, [r3, #0]
}
 8001298:	4618      	mov	r0, r3
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	20000234 	.word	0x20000234

080012a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012b0:	f7ff ffee 	bl	8001290 <HAL_GetTick>
 80012b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012c0:	d005      	beq.n	80012ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012c2:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <HAL_Delay+0x44>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	4413      	add	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012ce:	bf00      	nop
 80012d0:	f7ff ffde 	bl	8001290 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d8f7      	bhi.n	80012d0 <HAL_Delay+0x28>
  {
  }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000008 	.word	0x20000008

080012f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <__NVIC_SetPriorityGrouping+0x44>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800130c:	4013      	ands	r3, r2
 800130e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800131c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001322:	4a04      	ldr	r2, [pc, #16]	@ (8001334 <__NVIC_SetPriorityGrouping+0x44>)
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	60d3      	str	r3, [r2, #12]
}
 8001328:	bf00      	nop
 800132a:	3714      	adds	r7, #20
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800133c:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <__NVIC_GetPriorityGrouping+0x18>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	0a1b      	lsrs	r3, r3, #8
 8001342:	f003 0307 	and.w	r3, r3, #7
}
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	2b00      	cmp	r3, #0
 8001364:	db0b      	blt.n	800137e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	f003 021f 	and.w	r2, r3, #31
 800136c:	4907      	ldr	r1, [pc, #28]	@ (800138c <__NVIC_EnableIRQ+0x38>)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	095b      	lsrs	r3, r3, #5
 8001374:	2001      	movs	r0, #1
 8001376:	fa00 f202 	lsl.w	r2, r0, r2
 800137a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800137e:	bf00      	nop
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000e100 	.word	0xe000e100

08001390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	6039      	str	r1, [r7, #0]
 800139a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800139c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	db0a      	blt.n	80013ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	490c      	ldr	r1, [pc, #48]	@ (80013dc <__NVIC_SetPriority+0x4c>)
 80013aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ae:	0112      	lsls	r2, r2, #4
 80013b0:	b2d2      	uxtb	r2, r2
 80013b2:	440b      	add	r3, r1
 80013b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013b8:	e00a      	b.n	80013d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	4908      	ldr	r1, [pc, #32]	@ (80013e0 <__NVIC_SetPriority+0x50>)
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	3b04      	subs	r3, #4
 80013c8:	0112      	lsls	r2, r2, #4
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	440b      	add	r3, r1
 80013ce:	761a      	strb	r2, [r3, #24]
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000e100 	.word	0xe000e100
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b089      	sub	sp, #36	@ 0x24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	f1c3 0307 	rsb	r3, r3, #7
 80013fe:	2b04      	cmp	r3, #4
 8001400:	bf28      	it	cs
 8001402:	2304      	movcs	r3, #4
 8001404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	3304      	adds	r3, #4
 800140a:	2b06      	cmp	r3, #6
 800140c:	d902      	bls.n	8001414 <NVIC_EncodePriority+0x30>
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3b03      	subs	r3, #3
 8001412:	e000      	b.n	8001416 <NVIC_EncodePriority+0x32>
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	43da      	mvns	r2, r3
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	401a      	ands	r2, r3
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800142c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	fa01 f303 	lsl.w	r3, r1, r3
 8001436:	43d9      	mvns	r1, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800143c:	4313      	orrs	r3, r2
         );
}
 800143e:	4618      	mov	r0, r3
 8001440:	3724      	adds	r7, #36	@ 0x24
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
	...

0800144c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3b01      	subs	r3, #1
 8001458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800145c:	d301      	bcc.n	8001462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800145e:	2301      	movs	r3, #1
 8001460:	e00f      	b.n	8001482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001462:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <SysTick_Config+0x40>)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3b01      	subs	r3, #1
 8001468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800146a:	210f      	movs	r1, #15
 800146c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001470:	f7ff ff8e 	bl	8001390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001474:	4b05      	ldr	r3, [pc, #20]	@ (800148c <SysTick_Config+0x40>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800147a:	4b04      	ldr	r3, [pc, #16]	@ (800148c <SysTick_Config+0x40>)
 800147c:	2207      	movs	r2, #7
 800147e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	e000e010 	.word	0xe000e010

08001490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff ff29 	bl	80012f0 <__NVIC_SetPriorityGrouping>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b086      	sub	sp, #24
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	4603      	mov	r3, r0
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014b8:	f7ff ff3e 	bl	8001338 <__NVIC_GetPriorityGrouping>
 80014bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	68b9      	ldr	r1, [r7, #8]
 80014c2:	6978      	ldr	r0, [r7, #20]
 80014c4:	f7ff ff8e 	bl	80013e4 <NVIC_EncodePriority>
 80014c8:	4602      	mov	r2, r0
 80014ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ce:	4611      	mov	r1, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff5d 	bl	8001390 <__NVIC_SetPriority>
}
 80014d6:	bf00      	nop
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	4603      	mov	r3, r0
 80014e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ff31 	bl	8001354 <__NVIC_EnableIRQ>
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff ffa2 	bl	800144c <SysTick_Config>
 8001508:	4603      	mov	r3, r0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001514:	b480      	push	{r7}
 8001516:	b089      	sub	sp, #36	@ 0x24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
 800152e:	e16b      	b.n	8001808 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001530:	2201      	movs	r2, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	429a      	cmp	r2, r3
 800154a:	f040 815a 	bne.w	8001802 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b01      	cmp	r3, #1
 8001558:	d005      	beq.n	8001566 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001562:	2b02      	cmp	r3, #2
 8001564:	d130      	bne.n	80015c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	2203      	movs	r2, #3
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	68da      	ldr	r2, [r3, #12]
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800159c:	2201      	movs	r2, #1
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	4013      	ands	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	f003 0201 	and.w	r2, r3, #1
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d017      	beq.n	8001604 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d123      	bne.n	8001658 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	08da      	lsrs	r2, r3, #3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3208      	adds	r2, #8
 8001618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800161c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	f003 0307 	and.w	r3, r3, #7
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	220f      	movs	r2, #15
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4013      	ands	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	691a      	ldr	r2, [r3, #16]
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	08da      	lsrs	r2, r3, #3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	3208      	adds	r2, #8
 8001652:	69b9      	ldr	r1, [r7, #24]
 8001654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	2203      	movs	r2, #3
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0203 	and.w	r2, r3, #3
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4313      	orrs	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 80b4 	beq.w	8001802 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b60      	ldr	r3, [pc, #384]	@ (8001820 <HAL_GPIO_Init+0x30c>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a2:	4a5f      	ldr	r2, [pc, #380]	@ (8001820 <HAL_GPIO_Init+0x30c>)
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001820 <HAL_GPIO_Init+0x30c>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b6:	4a5b      	ldr	r2, [pc, #364]	@ (8001824 <HAL_GPIO_Init+0x310>)
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	089b      	lsrs	r3, r3, #2
 80016bc:	3302      	adds	r3, #2
 80016be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	220f      	movs	r2, #15
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43db      	mvns	r3, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4013      	ands	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a52      	ldr	r2, [pc, #328]	@ (8001828 <HAL_GPIO_Init+0x314>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d02b      	beq.n	800173a <HAL_GPIO_Init+0x226>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a51      	ldr	r2, [pc, #324]	@ (800182c <HAL_GPIO_Init+0x318>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d025      	beq.n	8001736 <HAL_GPIO_Init+0x222>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a50      	ldr	r2, [pc, #320]	@ (8001830 <HAL_GPIO_Init+0x31c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d01f      	beq.n	8001732 <HAL_GPIO_Init+0x21e>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a4f      	ldr	r2, [pc, #316]	@ (8001834 <HAL_GPIO_Init+0x320>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d019      	beq.n	800172e <HAL_GPIO_Init+0x21a>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a4e      	ldr	r2, [pc, #312]	@ (8001838 <HAL_GPIO_Init+0x324>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d013      	beq.n	800172a <HAL_GPIO_Init+0x216>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a4d      	ldr	r2, [pc, #308]	@ (800183c <HAL_GPIO_Init+0x328>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d00d      	beq.n	8001726 <HAL_GPIO_Init+0x212>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a4c      	ldr	r2, [pc, #304]	@ (8001840 <HAL_GPIO_Init+0x32c>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d007      	beq.n	8001722 <HAL_GPIO_Init+0x20e>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a4b      	ldr	r2, [pc, #300]	@ (8001844 <HAL_GPIO_Init+0x330>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d101      	bne.n	800171e <HAL_GPIO_Init+0x20a>
 800171a:	2307      	movs	r3, #7
 800171c:	e00e      	b.n	800173c <HAL_GPIO_Init+0x228>
 800171e:	2308      	movs	r3, #8
 8001720:	e00c      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001722:	2306      	movs	r3, #6
 8001724:	e00a      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001726:	2305      	movs	r3, #5
 8001728:	e008      	b.n	800173c <HAL_GPIO_Init+0x228>
 800172a:	2304      	movs	r3, #4
 800172c:	e006      	b.n	800173c <HAL_GPIO_Init+0x228>
 800172e:	2303      	movs	r3, #3
 8001730:	e004      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001732:	2302      	movs	r3, #2
 8001734:	e002      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001736:	2301      	movs	r3, #1
 8001738:	e000      	b.n	800173c <HAL_GPIO_Init+0x228>
 800173a:	2300      	movs	r3, #0
 800173c:	69fa      	ldr	r2, [r7, #28]
 800173e:	f002 0203 	and.w	r2, r2, #3
 8001742:	0092      	lsls	r2, r2, #2
 8001744:	4093      	lsls	r3, r2
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	4313      	orrs	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800174c:	4935      	ldr	r1, [pc, #212]	@ (8001824 <HAL_GPIO_Init+0x310>)
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	089b      	lsrs	r3, r3, #2
 8001752:	3302      	adds	r3, #2
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800175a:	4b3b      	ldr	r3, [pc, #236]	@ (8001848 <HAL_GPIO_Init+0x334>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800177e:	4a32      	ldr	r2, [pc, #200]	@ (8001848 <HAL_GPIO_Init+0x334>)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001784:	4b30      	ldr	r3, [pc, #192]	@ (8001848 <HAL_GPIO_Init+0x334>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017a8:	4a27      	ldr	r2, [pc, #156]	@ (8001848 <HAL_GPIO_Init+0x334>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017ae:	4b26      	ldr	r3, [pc, #152]	@ (8001848 <HAL_GPIO_Init+0x334>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	43db      	mvns	r3, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4013      	ands	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001848 <HAL_GPIO_Init+0x334>)
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001848 <HAL_GPIO_Init+0x334>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4013      	ands	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017fc:	4a12      	ldr	r2, [pc, #72]	@ (8001848 <HAL_GPIO_Init+0x334>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3301      	adds	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	2b0f      	cmp	r3, #15
 800180c:	f67f ae90 	bls.w	8001530 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001810:	bf00      	nop
 8001812:	bf00      	nop
 8001814:	3724      	adds	r7, #36	@ 0x24
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800
 8001824:	40013800 	.word	0x40013800
 8001828:	40020000 	.word	0x40020000
 800182c:	40020400 	.word	0x40020400
 8001830:	40020800 	.word	0x40020800
 8001834:	40020c00 	.word	0x40020c00
 8001838:	40021000 	.word	0x40021000
 800183c:	40021400 	.word	0x40021400
 8001840:	40021800 	.word	0x40021800
 8001844:	40021c00 	.word	0x40021c00
 8001848:	40013c00 	.word	0x40013c00

0800184c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	807b      	strh	r3, [r7, #2]
 8001858:	4613      	mov	r3, r2
 800185a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800185c:	787b      	ldrb	r3, [r7, #1]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d003      	beq.n	800186a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001862:	887a      	ldrh	r2, [r7, #2]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001868:	e003      	b.n	8001872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800186a:	887b      	ldrh	r3, [r7, #2]
 800186c:	041a      	lsls	r2, r3, #16
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	619a      	str	r2, [r3, #24]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b086      	sub	sp, #24
 8001882:	af02      	add	r7, sp, #8
 8001884:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e059      	b.n	8001944 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d106      	bne.n	80018b0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f008 fb10 	bl	8009ed0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2203      	movs	r2, #3
 80018b4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018be:	d102      	bne.n	80018c6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f005 f929 	bl	8006b22 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6818      	ldr	r0, [r3, #0]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	7c1a      	ldrb	r2, [r3, #16]
 80018d8:	f88d 2000 	strb.w	r2, [sp]
 80018dc:	3304      	adds	r3, #4
 80018de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018e0:	f005 f8aa 	bl	8006a38 <USB_CoreInit>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d005      	beq.n	80018f6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2202      	movs	r2, #2
 80018ee:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e026      	b.n	8001944 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2101      	movs	r1, #1
 80018fc:	4618      	mov	r0, r3
 80018fe:	f005 f921 	bl	8006b44 <USB_SetCurrentMode>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d005      	beq.n	8001914 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2202      	movs	r2, #2
 800190c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e017      	b.n	8001944 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	7c1a      	ldrb	r2, [r3, #16]
 800191c:	f88d 2000 	strb.w	r2, [sp]
 8001920:	3304      	adds	r3, #4
 8001922:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001924:	f005 fac4 	bl	8006eb0 <USB_HostInit>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2202      	movs	r2, #2
 8001932:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e004      	b.n	8001944 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b08b      	sub	sp, #44	@ 0x2c
 8001950:	af04      	add	r7, sp, #16
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	4608      	mov	r0, r1
 8001956:	4611      	mov	r1, r2
 8001958:	461a      	mov	r2, r3
 800195a:	4603      	mov	r3, r0
 800195c:	70fb      	strb	r3, [r7, #3]
 800195e:	460b      	mov	r3, r1
 8001960:	70bb      	strb	r3, [r7, #2]
 8001962:	4613      	mov	r3, r2
 8001964:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001966:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001968:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001970:	2b01      	cmp	r3, #1
 8001972:	d101      	bne.n	8001978 <HAL_HCD_HC_Init+0x2c>
 8001974:	2302      	movs	r3, #2
 8001976:	e09d      	b.n	8001ab4 <HAL_HCD_HC_Init+0x168>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001980:	78fa      	ldrb	r2, [r7, #3]
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	4613      	mov	r3, r2
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	1a9b      	subs	r3, r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	440b      	add	r3, r1
 800198e:	3319      	adds	r3, #25
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001994:	78fa      	ldrb	r2, [r7, #3]
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	4613      	mov	r3, r2
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	1a9b      	subs	r3, r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	440b      	add	r3, r1
 80019a2:	3314      	adds	r3, #20
 80019a4:	787a      	ldrb	r2, [r7, #1]
 80019a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80019a8:	78fa      	ldrb	r2, [r7, #3]
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	4613      	mov	r3, r2
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	1a9b      	subs	r3, r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	440b      	add	r3, r1
 80019b6:	3315      	adds	r3, #21
 80019b8:	78fa      	ldrb	r2, [r7, #3]
 80019ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80019bc:	78fa      	ldrb	r2, [r7, #3]
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	4613      	mov	r3, r2
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	1a9b      	subs	r3, r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	3326      	adds	r3, #38	@ 0x26
 80019cc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80019d0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80019d2:	78fa      	ldrb	r2, [r7, #3]
 80019d4:	78bb      	ldrb	r3, [r7, #2]
 80019d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019da:	b2d8      	uxtb	r0, r3
 80019dc:	6879      	ldr	r1, [r7, #4]
 80019de:	4613      	mov	r3, r2
 80019e0:	011b      	lsls	r3, r3, #4
 80019e2:	1a9b      	subs	r3, r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	440b      	add	r3, r1
 80019e8:	3316      	adds	r3, #22
 80019ea:	4602      	mov	r2, r0
 80019ec:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	4619      	mov	r1, r3
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f000 fbc8 	bl	8002188 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80019f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	da0a      	bge.n	8001a16 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001a00:	78fa      	ldrb	r2, [r7, #3]
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	4613      	mov	r3, r2
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	3317      	adds	r3, #23
 8001a10:	2201      	movs	r2, #1
 8001a12:	701a      	strb	r2, [r3, #0]
 8001a14:	e009      	b.n	8001a2a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001a16:	78fa      	ldrb	r2, [r7, #3]
 8001a18:	6879      	ldr	r1, [r7, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	1a9b      	subs	r3, r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	440b      	add	r3, r1
 8001a24:	3317      	adds	r3, #23
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f005 fba2 	bl	8007178 <USB_GetHostSpeed>
 8001a34:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001a36:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d10b      	bne.n	8001a56 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001a3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d107      	bne.n	8001a56 <HAL_HCD_HC_Init+0x10a>
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d104      	bne.n	8001a56 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	2bbc      	cmp	r3, #188	@ 0xbc
 8001a50:	d901      	bls.n	8001a56 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001a52:	23bc      	movs	r3, #188	@ 0xbc
 8001a54:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001a56:	78fa      	ldrb	r2, [r7, #3]
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	1a9b      	subs	r3, r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	3318      	adds	r3, #24
 8001a66:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	b298      	uxth	r0, r3
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	011b      	lsls	r3, r3, #4
 8001a78:	1a9b      	subs	r3, r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3328      	adds	r3, #40	@ 0x28
 8001a80:	4602      	mov	r2, r0
 8001a82:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	787c      	ldrb	r4, [r7, #1]
 8001a8e:	78ba      	ldrb	r2, [r7, #2]
 8001a90:	78f9      	ldrb	r1, [r7, #3]
 8001a92:	9302      	str	r3, [sp, #8]
 8001a94:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a98:	9301      	str	r3, [sp, #4]
 8001a9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	4623      	mov	r3, r4
 8001aa2:	f005 fb91 	bl	80071c8 <USB_HC_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	371c      	adds	r7, #28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd90      	pop	{r4, r7, pc}

08001abc <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d101      	bne.n	8001ada <HAL_HCD_HC_Halt+0x1e>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e00f      	b.n	8001afa <HAL_HCD_HC_Halt+0x3e>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	78fa      	ldrb	r2, [r7, #3]
 8001ae8:	4611      	mov	r1, r2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f005 ff23 	bl	8007936 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	4611      	mov	r1, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	4603      	mov	r3, r0
 8001b14:	70fb      	strb	r3, [r7, #3]
 8001b16:	460b      	mov	r3, r1
 8001b18:	70bb      	strb	r3, [r7, #2]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	6879      	ldr	r1, [r7, #4]
 8001b22:	4613      	mov	r3, r2
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	1a9b      	subs	r3, r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3317      	adds	r3, #23
 8001b2e:	78ba      	ldrb	r2, [r7, #2]
 8001b30:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001b32:	78fa      	ldrb	r2, [r7, #3]
 8001b34:	6879      	ldr	r1, [r7, #4]
 8001b36:	4613      	mov	r3, r2
 8001b38:	011b      	lsls	r3, r3, #4
 8001b3a:	1a9b      	subs	r3, r3, r2
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	440b      	add	r3, r1
 8001b40:	3326      	adds	r3, #38	@ 0x26
 8001b42:	787a      	ldrb	r2, [r7, #1]
 8001b44:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001b46:	7c3b      	ldrb	r3, [r7, #16]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d114      	bne.n	8001b76 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001b4c:	78fa      	ldrb	r2, [r7, #3]
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	4613      	mov	r3, r2
 8001b52:	011b      	lsls	r3, r3, #4
 8001b54:	1a9b      	subs	r3, r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	440b      	add	r3, r1
 8001b5a:	332a      	adds	r3, #42	@ 0x2a
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001b60:	78fa      	ldrb	r2, [r7, #3]
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4613      	mov	r3, r2
 8001b66:	011b      	lsls	r3, r3, #4
 8001b68:	1a9b      	subs	r3, r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	3319      	adds	r3, #25
 8001b70:	7f3a      	ldrb	r2, [r7, #28]
 8001b72:	701a      	strb	r2, [r3, #0]
 8001b74:	e009      	b.n	8001b8a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b76:	78fa      	ldrb	r2, [r7, #3]
 8001b78:	6879      	ldr	r1, [r7, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	011b      	lsls	r3, r3, #4
 8001b7e:	1a9b      	subs	r3, r3, r2
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	440b      	add	r3, r1
 8001b84:	332a      	adds	r3, #42	@ 0x2a
 8001b86:	2202      	movs	r2, #2
 8001b88:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001b8a:	787b      	ldrb	r3, [r7, #1]
 8001b8c:	2b03      	cmp	r3, #3
 8001b8e:	f200 8102 	bhi.w	8001d96 <HAL_HCD_HC_SubmitRequest+0x292>
 8001b92:	a201      	add	r2, pc, #4	@ (adr r2, 8001b98 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b98:	08001ba9 	.word	0x08001ba9
 8001b9c:	08001d81 	.word	0x08001d81
 8001ba0:	08001c6d 	.word	0x08001c6d
 8001ba4:	08001cf7 	.word	0x08001cf7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001ba8:	7c3b      	ldrb	r3, [r7, #16]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	f040 80f5 	bne.w	8001d9a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001bb0:	78bb      	ldrb	r3, [r7, #2]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d12d      	bne.n	8001c12 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001bb6:	8b3b      	ldrh	r3, [r7, #24]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d109      	bne.n	8001bd0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001bbc:	78fa      	ldrb	r2, [r7, #3]
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	011b      	lsls	r3, r3, #4
 8001bc4:	1a9b      	subs	r3, r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	333d      	adds	r3, #61	@ 0x3d
 8001bcc:	2201      	movs	r2, #1
 8001bce:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001bd0:	78fa      	ldrb	r2, [r7, #3]
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	011b      	lsls	r3, r3, #4
 8001bd8:	1a9b      	subs	r3, r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	440b      	add	r3, r1
 8001bde:	333d      	adds	r3, #61	@ 0x3d
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10a      	bne.n	8001bfc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001be6:	78fa      	ldrb	r2, [r7, #3]
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	4613      	mov	r3, r2
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	1a9b      	subs	r3, r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	332a      	adds	r3, #42	@ 0x2a
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001bfa:	e0ce      	b.n	8001d9a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bfc:	78fa      	ldrb	r2, [r7, #3]
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	4613      	mov	r3, r2
 8001c02:	011b      	lsls	r3, r3, #4
 8001c04:	1a9b      	subs	r3, r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	440b      	add	r3, r1
 8001c0a:	332a      	adds	r3, #42	@ 0x2a
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	701a      	strb	r2, [r3, #0]
      break;
 8001c10:	e0c3      	b.n	8001d9a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001c12:	78fa      	ldrb	r2, [r7, #3]
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	4613      	mov	r3, r2
 8001c18:	011b      	lsls	r3, r3, #4
 8001c1a:	1a9b      	subs	r3, r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	440b      	add	r3, r1
 8001c20:	331a      	adds	r3, #26
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	f040 80b8 	bne.w	8001d9a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001c2a:	78fa      	ldrb	r2, [r7, #3]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	1a9b      	subs	r3, r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	333c      	adds	r3, #60	@ 0x3c
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d10a      	bne.n	8001c56 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c40:	78fa      	ldrb	r2, [r7, #3]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	4613      	mov	r3, r2
 8001c46:	011b      	lsls	r3, r3, #4
 8001c48:	1a9b      	subs	r3, r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	332a      	adds	r3, #42	@ 0x2a
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]
      break;
 8001c54:	e0a1      	b.n	8001d9a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c56:	78fa      	ldrb	r2, [r7, #3]
 8001c58:	6879      	ldr	r1, [r7, #4]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	1a9b      	subs	r3, r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	440b      	add	r3, r1
 8001c64:	332a      	adds	r3, #42	@ 0x2a
 8001c66:	2202      	movs	r2, #2
 8001c68:	701a      	strb	r2, [r3, #0]
      break;
 8001c6a:	e096      	b.n	8001d9a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001c6c:	78bb      	ldrb	r3, [r7, #2]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d120      	bne.n	8001cb4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c72:	78fa      	ldrb	r2, [r7, #3]
 8001c74:	6879      	ldr	r1, [r7, #4]
 8001c76:	4613      	mov	r3, r2
 8001c78:	011b      	lsls	r3, r3, #4
 8001c7a:	1a9b      	subs	r3, r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	440b      	add	r3, r1
 8001c80:	333d      	adds	r3, #61	@ 0x3d
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d10a      	bne.n	8001c9e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c88:	78fa      	ldrb	r2, [r7, #3]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	1a9b      	subs	r3, r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	440b      	add	r3, r1
 8001c96:	332a      	adds	r3, #42	@ 0x2a
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001c9c:	e07e      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c9e:	78fa      	ldrb	r2, [r7, #3]
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	1a9b      	subs	r3, r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	440b      	add	r3, r1
 8001cac:	332a      	adds	r3, #42	@ 0x2a
 8001cae:	2202      	movs	r2, #2
 8001cb0:	701a      	strb	r2, [r3, #0]
      break;
 8001cb2:	e073      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001cb4:	78fa      	ldrb	r2, [r7, #3]
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	1a9b      	subs	r3, r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	333c      	adds	r3, #60	@ 0x3c
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d10a      	bne.n	8001ce0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001cca:	78fa      	ldrb	r2, [r7, #3]
 8001ccc:	6879      	ldr	r1, [r7, #4]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	1a9b      	subs	r3, r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	440b      	add	r3, r1
 8001cd8:	332a      	adds	r3, #42	@ 0x2a
 8001cda:	2200      	movs	r2, #0
 8001cdc:	701a      	strb	r2, [r3, #0]
      break;
 8001cde:	e05d      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ce0:	78fa      	ldrb	r2, [r7, #3]
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	011b      	lsls	r3, r3, #4
 8001ce8:	1a9b      	subs	r3, r3, r2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	440b      	add	r3, r1
 8001cee:	332a      	adds	r3, #42	@ 0x2a
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	701a      	strb	r2, [r3, #0]
      break;
 8001cf4:	e052      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001cf6:	78bb      	ldrb	r3, [r7, #2]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d120      	bne.n	8001d3e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001cfc:	78fa      	ldrb	r2, [r7, #3]
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	4613      	mov	r3, r2
 8001d02:	011b      	lsls	r3, r3, #4
 8001d04:	1a9b      	subs	r3, r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	333d      	adds	r3, #61	@ 0x3d
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10a      	bne.n	8001d28 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d12:	78fa      	ldrb	r2, [r7, #3]
 8001d14:	6879      	ldr	r1, [r7, #4]
 8001d16:	4613      	mov	r3, r2
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	1a9b      	subs	r3, r3, r2
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	440b      	add	r3, r1
 8001d20:	332a      	adds	r3, #42	@ 0x2a
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001d26:	e039      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d28:	78fa      	ldrb	r2, [r7, #3]
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	011b      	lsls	r3, r3, #4
 8001d30:	1a9b      	subs	r3, r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	332a      	adds	r3, #42	@ 0x2a
 8001d38:	2202      	movs	r2, #2
 8001d3a:	701a      	strb	r2, [r3, #0]
      break;
 8001d3c:	e02e      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001d3e:	78fa      	ldrb	r2, [r7, #3]
 8001d40:	6879      	ldr	r1, [r7, #4]
 8001d42:	4613      	mov	r3, r2
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	1a9b      	subs	r3, r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	333c      	adds	r3, #60	@ 0x3c
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10a      	bne.n	8001d6a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d54:	78fa      	ldrb	r2, [r7, #3]
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	1a9b      	subs	r3, r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	332a      	adds	r3, #42	@ 0x2a
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
      break;
 8001d68:	e018      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d6a:	78fa      	ldrb	r2, [r7, #3]
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	011b      	lsls	r3, r3, #4
 8001d72:	1a9b      	subs	r3, r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	440b      	add	r3, r1
 8001d78:	332a      	adds	r3, #42	@ 0x2a
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	701a      	strb	r2, [r3, #0]
      break;
 8001d7e:	e00d      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d80:	78fa      	ldrb	r2, [r7, #3]
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	011b      	lsls	r3, r3, #4
 8001d88:	1a9b      	subs	r3, r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	332a      	adds	r3, #42	@ 0x2a
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
      break;
 8001d94:	e002      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001d96:	bf00      	nop
 8001d98:	e000      	b.n	8001d9c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001d9a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001d9c:	78fa      	ldrb	r2, [r7, #3]
 8001d9e:	6879      	ldr	r1, [r7, #4]
 8001da0:	4613      	mov	r3, r2
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	1a9b      	subs	r3, r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	440b      	add	r3, r1
 8001daa:	332c      	adds	r3, #44	@ 0x2c
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001db0:	78fa      	ldrb	r2, [r7, #3]
 8001db2:	8b39      	ldrh	r1, [r7, #24]
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	4613      	mov	r3, r2
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	1a9b      	subs	r3, r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4403      	add	r3, r0
 8001dc0:	3334      	adds	r3, #52	@ 0x34
 8001dc2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001dc4:	78fa      	ldrb	r2, [r7, #3]
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	011b      	lsls	r3, r3, #4
 8001dcc:	1a9b      	subs	r3, r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	440b      	add	r3, r1
 8001dd2:	334c      	adds	r3, #76	@ 0x4c
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001dd8:	78fa      	ldrb	r2, [r7, #3]
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	011b      	lsls	r3, r3, #4
 8001de0:	1a9b      	subs	r3, r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	3338      	adds	r3, #56	@ 0x38
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001dec:	78fa      	ldrb	r2, [r7, #3]
 8001dee:	6879      	ldr	r1, [r7, #4]
 8001df0:	4613      	mov	r3, r2
 8001df2:	011b      	lsls	r3, r3, #4
 8001df4:	1a9b      	subs	r3, r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	440b      	add	r3, r1
 8001dfa:	3315      	adds	r3, #21
 8001dfc:	78fa      	ldrb	r2, [r7, #3]
 8001dfe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001e00:	78fa      	ldrb	r2, [r7, #3]
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	4613      	mov	r3, r2
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	1a9b      	subs	r3, r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	334d      	adds	r3, #77	@ 0x4d
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	78fa      	ldrb	r2, [r7, #3]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	011b      	lsls	r3, r3, #4
 8001e1e:	1a9b      	subs	r3, r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	3310      	adds	r3, #16
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	4413      	add	r3, r2
 8001e28:	1d19      	adds	r1, r3, #4
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	799b      	ldrb	r3, [r3, #6]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f005 faf6 	bl	8007420 <USB_HC_StartXfer>
 8001e34:	4603      	mov	r3, r0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f004 ffea 	bl	8006e30 <USB_GetMode>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	f040 80fb 	bne.w	800205a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f004 ffad 	bl	8006dc8 <USB_ReadInterrupts>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f000 80f1 	beq.w	8002058 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f004 ffa4 	bl	8006dc8 <USB_ReadInterrupts>
 8001e80:	4603      	mov	r3, r0
 8001e82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001e8a:	d104      	bne.n	8001e96 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001e94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f004 ff94 	bl	8006dc8 <USB_ReadInterrupts>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001eaa:	d104      	bne.n	8001eb6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001eb4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f004 ff84 	bl	8006dc8 <USB_ReadInterrupts>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ec6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001eca:	d104      	bne.n	8001ed6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ed4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f004 ff74 	bl	8006dc8 <USB_ReadInterrupts>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d103      	bne.n	8001ef2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2202      	movs	r2, #2
 8001ef0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f004 ff66 	bl	8006dc8 <USB_ReadInterrupts>
 8001efc:	4603      	mov	r3, r0
 8001efe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f06:	d120      	bne.n	8001f4a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001f10:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d113      	bne.n	8001f4a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001f22:	2110      	movs	r1, #16
 8001f24:	6938      	ldr	r0, [r7, #16]
 8001f26:	f004 fe59 	bl	8006bdc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001f2a:	6938      	ldr	r0, [r7, #16]
 8001f2c:	f004 fe88 	bl	8006c40 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7a5b      	ldrb	r3, [r3, #9]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d105      	bne.n	8001f44 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f005 f87a 	bl	8007038 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f008 f841 	bl	8009fcc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 ff3a 	bl	8006dc8 <USB_ReadInterrupts>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f5e:	d102      	bne.n	8001f66 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f001 fd4d 	bl	8003a00 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f004 ff2c 	bl	8006dc8 <USB_ReadInterrupts>
 8001f70:	4603      	mov	r3, r0
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b08      	cmp	r3, #8
 8001f78:	d106      	bne.n	8001f88 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f008 f80a 	bl	8009f94 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2208      	movs	r2, #8
 8001f86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f004 ff1b 	bl	8006dc8 <USB_ReadInterrupts>
 8001f92:	4603      	mov	r3, r0
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f9c:	d139      	bne.n	8002012 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f005 fcb6 	bl	8007914 <USB_HC_ReadInterrupt>
 8001fa8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	e025      	b.n	8001ffc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d018      	beq.n	8001ff6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001fda:	d106      	bne.n	8001fea <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f905 	bl	80021f2 <HCD_HC_IN_IRQHandler>
 8001fe8:	e005      	b.n	8001ff6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	4619      	mov	r1, r3
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 ff67 	bl	8002ec4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	795b      	ldrb	r3, [r3, #5]
 8002000:	461a      	mov	r2, r3
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	4293      	cmp	r3, r2
 8002006:	d3d3      	bcc.n	8001fb0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002010:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f004 fed6 	bl	8006dc8 <USB_ReadInterrupts>
 800201c:	4603      	mov	r3, r0
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	2b10      	cmp	r3, #16
 8002024:	d101      	bne.n	800202a <HAL_HCD_IRQHandler+0x1ea>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_HCD_IRQHandler+0x1ec>
 800202a:	2300      	movs	r3, #0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d014      	beq.n	800205a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	699a      	ldr	r2, [r3, #24]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 0210 	bic.w	r2, r2, #16
 800203e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f001 fbfe 	bl	8003842 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	699a      	ldr	r2, [r3, #24]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f042 0210 	orr.w	r2, r2, #16
 8002054:	619a      	str	r2, [r3, #24]
 8002056:	e000      	b.n	800205a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002058:	bf00      	nop
    }
  }
}
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_HCD_Start+0x16>
 8002072:	2302      	movs	r3, #2
 8002074:	e013      	b.n	800209e <HAL_HCD_Start+0x3e>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2101      	movs	r1, #1
 8002084:	4618      	mov	r0, r3
 8002086:	f005 f83e 	bl	8007106 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f004 fd36 	bl	8006b00 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b082      	sub	sp, #8
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d101      	bne.n	80020bc <HAL_HCD_Stop+0x16>
 80020b8:	2302      	movs	r3, #2
 80020ba:	e00d      	b.n	80020d8 <HAL_HCD_Stop+0x32>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f005 fd91 	bl	8007bf0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f004 ffe0 	bl	80070b2 <USB_ResetPort>
 80020f2:	4603      	mov	r3, r0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	460b      	mov	r3, r1
 8002106:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002108:	78fa      	ldrb	r2, [r7, #3]
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	011b      	lsls	r3, r3, #4
 8002110:	1a9b      	subs	r3, r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	334c      	adds	r3, #76	@ 0x4c
 8002118:	781b      	ldrb	r3, [r3, #0]
}
 800211a:	4618      	mov	r0, r3
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	460b      	mov	r3, r1
 8002130:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002132:	78fa      	ldrb	r2, [r7, #3]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	011b      	lsls	r3, r3, #4
 800213a:	1a9b      	subs	r3, r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3338      	adds	r3, #56	@ 0x38
 8002142:	681b      	ldr	r3, [r3, #0]
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f005 f822 	bl	80071a6 <USB_GetCurrentFrame>
 8002162:	4603      	mov	r3, r0
}
 8002164:	4618      	mov	r0, r3
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f004 fffd 	bl	8007178 <USB_GetHostSpeed>
 800217e:	4603      	mov	r3, r0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	460b      	mov	r3, r1
 8002192:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	331a      	adds	r3, #26
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80021a8:	78fa      	ldrb	r2, [r7, #3]
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	011b      	lsls	r3, r3, #4
 80021b0:	1a9b      	subs	r3, r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	440b      	add	r3, r1
 80021b6:	331b      	adds	r3, #27
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	011b      	lsls	r3, r3, #4
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	3325      	adds	r3, #37	@ 0x25
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80021d0:	78fa      	ldrb	r2, [r7, #3]
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	011b      	lsls	r3, r3, #4
 80021d8:	1a9b      	subs	r3, r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	3324      	adds	r3, #36	@ 0x24
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b086      	sub	sp, #24
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	460b      	mov	r3, r1
 80021fc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	4611      	mov	r1, r2
 8002210:	4618      	mov	r0, r3
 8002212:	f004 fdec 	bl	8006dee <USB_ReadChInterrupts>
 8002216:	4603      	mov	r3, r0
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b04      	cmp	r3, #4
 800221e:	d11a      	bne.n	8002256 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002220:	78fb      	ldrb	r3, [r7, #3]
 8002222:	015a      	lsls	r2, r3, #5
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	4413      	add	r3, r2
 8002228:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800222c:	461a      	mov	r2, r3
 800222e:	2304      	movs	r3, #4
 8002230:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002232:	78fa      	ldrb	r2, [r7, #3]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	011b      	lsls	r3, r3, #4
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	440b      	add	r3, r1
 8002240:	334d      	adds	r3, #77	@ 0x4d
 8002242:	2207      	movs	r2, #7
 8002244:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	78fa      	ldrb	r2, [r7, #3]
 800224c:	4611      	mov	r1, r2
 800224e:	4618      	mov	r0, r3
 8002250:	f005 fb71 	bl	8007936 <USB_HC_Halt>
 8002254:	e09e      	b.n	8002394 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	78fa      	ldrb	r2, [r7, #3]
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f004 fdc5 	bl	8006dee <USB_ReadChInterrupts>
 8002264:	4603      	mov	r3, r0
 8002266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800226e:	d11b      	bne.n	80022a8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002270:	78fb      	ldrb	r3, [r7, #3]
 8002272:	015a      	lsls	r2, r3, #5
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	4413      	add	r3, r2
 8002278:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800227c:	461a      	mov	r2, r3
 800227e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002282:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	1a9b      	subs	r3, r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	334d      	adds	r3, #77	@ 0x4d
 8002294:	2208      	movs	r2, #8
 8002296:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	4611      	mov	r1, r2
 80022a0:	4618      	mov	r0, r3
 80022a2:	f005 fb48 	bl	8007936 <USB_HC_Halt>
 80022a6:	e075      	b.n	8002394 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	78fa      	ldrb	r2, [r7, #3]
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f004 fd9c 	bl	8006dee <USB_ReadChInterrupts>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d11a      	bne.n	80022f6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80022c0:	78fb      	ldrb	r3, [r7, #3]
 80022c2:	015a      	lsls	r2, r3, #5
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	4413      	add	r3, r2
 80022c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022cc:	461a      	mov	r2, r3
 80022ce:	2308      	movs	r3, #8
 80022d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80022d2:	78fa      	ldrb	r2, [r7, #3]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	1a9b      	subs	r3, r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	334d      	adds	r3, #77	@ 0x4d
 80022e2:	2206      	movs	r2, #6
 80022e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f005 fb21 	bl	8007936 <USB_HC_Halt>
 80022f4:	e04e      	b.n	8002394 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	78fa      	ldrb	r2, [r7, #3]
 80022fc:	4611      	mov	r1, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f004 fd75 	bl	8006dee <USB_ReadChInterrupts>
 8002304:	4603      	mov	r3, r0
 8002306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230e:	d11b      	bne.n	8002348 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002310:	78fb      	ldrb	r3, [r7, #3]
 8002312:	015a      	lsls	r2, r3, #5
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	4413      	add	r3, r2
 8002318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800231c:	461a      	mov	r2, r3
 800231e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002322:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	1a9b      	subs	r3, r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	334d      	adds	r3, #77	@ 0x4d
 8002334:	2209      	movs	r2, #9
 8002336:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	78fa      	ldrb	r2, [r7, #3]
 800233e:	4611      	mov	r1, r2
 8002340:	4618      	mov	r0, r3
 8002342:	f005 faf8 	bl	8007936 <USB_HC_Halt>
 8002346:	e025      	b.n	8002394 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	78fa      	ldrb	r2, [r7, #3]
 800234e:	4611      	mov	r1, r2
 8002350:	4618      	mov	r0, r3
 8002352:	f004 fd4c 	bl	8006dee <USB_ReadChInterrupts>
 8002356:	4603      	mov	r3, r0
 8002358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800235c:	2b80      	cmp	r3, #128	@ 0x80
 800235e:	d119      	bne.n	8002394 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002360:	78fb      	ldrb	r3, [r7, #3]
 8002362:	015a      	lsls	r2, r3, #5
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4413      	add	r3, r2
 8002368:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800236c:	461a      	mov	r2, r3
 800236e:	2380      	movs	r3, #128	@ 0x80
 8002370:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002372:	78fa      	ldrb	r2, [r7, #3]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	334d      	adds	r3, #77	@ 0x4d
 8002382:	2207      	movs	r2, #7
 8002384:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	78fa      	ldrb	r2, [r7, #3]
 800238c:	4611      	mov	r1, r2
 800238e:	4618      	mov	r0, r3
 8002390:	f005 fad1 	bl	8007936 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f004 fd26 	bl	8006dee <USB_ReadChInterrupts>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023ac:	d112      	bne.n	80023d4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	78fa      	ldrb	r2, [r7, #3]
 80023b4:	4611      	mov	r1, r2
 80023b6:	4618      	mov	r0, r3
 80023b8:	f005 fabd 	bl	8007936 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80023bc:	78fb      	ldrb	r3, [r7, #3]
 80023be:	015a      	lsls	r2, r3, #5
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	4413      	add	r3, r2
 80023c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023c8:	461a      	mov	r2, r3
 80023ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023ce:	6093      	str	r3, [r2, #8]
 80023d0:	f000 bd75 	b.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f004 fd06 	bl	8006dee <USB_ReadChInterrupts>
 80023e2:	4603      	mov	r3, r0
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	f040 8128 	bne.w	800263e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023ee:	78fb      	ldrb	r3, [r7, #3]
 80023f0:	015a      	lsls	r2, r3, #5
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	4413      	add	r3, r2
 80023f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023fa:	461a      	mov	r2, r3
 80023fc:	2320      	movs	r3, #32
 80023fe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002400:	78fa      	ldrb	r2, [r7, #3]
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	011b      	lsls	r3, r3, #4
 8002408:	1a9b      	subs	r3, r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	331b      	adds	r3, #27
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d119      	bne.n	800244a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002416:	78fa      	ldrb	r2, [r7, #3]
 8002418:	6879      	ldr	r1, [r7, #4]
 800241a:	4613      	mov	r3, r2
 800241c:	011b      	lsls	r3, r3, #4
 800241e:	1a9b      	subs	r3, r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	440b      	add	r3, r1
 8002424:	331b      	adds	r3, #27
 8002426:	2200      	movs	r2, #0
 8002428:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800242a:	78fb      	ldrb	r3, [r7, #3]
 800242c:	015a      	lsls	r2, r3, #5
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	4413      	add	r3, r2
 8002432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	78fa      	ldrb	r2, [r7, #3]
 800243a:	0151      	lsls	r1, r2, #5
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	440a      	add	r2, r1
 8002440:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002444:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002448:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	799b      	ldrb	r3, [r3, #6]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d01b      	beq.n	800248a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	3330      	adds	r3, #48	@ 0x30
 8002462:	6819      	ldr	r1, [r3, #0]
 8002464:	78fb      	ldrb	r3, [r7, #3]
 8002466:	015a      	lsls	r2, r3, #5
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4413      	add	r3, r2
 800246c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002476:	78fa      	ldrb	r2, [r7, #3]
 8002478:	1ac9      	subs	r1, r1, r3
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	1a9b      	subs	r3, r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4403      	add	r3, r0
 8002486:	3338      	adds	r3, #56	@ 0x38
 8002488:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800248a:	78fa      	ldrb	r2, [r7, #3]
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	1a9b      	subs	r3, r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	440b      	add	r3, r1
 8002498:	334d      	adds	r3, #77	@ 0x4d
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800249e:	78fa      	ldrb	r2, [r7, #3]
 80024a0:	6879      	ldr	r1, [r7, #4]
 80024a2:	4613      	mov	r3, r2
 80024a4:	011b      	lsls	r3, r3, #4
 80024a6:	1a9b      	subs	r3, r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	440b      	add	r3, r1
 80024ac:	3344      	adds	r3, #68	@ 0x44
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80024b2:	78fb      	ldrb	r3, [r7, #3]
 80024b4:	015a      	lsls	r2, r3, #5
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4413      	add	r3, r2
 80024ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024be:	461a      	mov	r2, r3
 80024c0:	2301      	movs	r3, #1
 80024c2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	6879      	ldr	r1, [r7, #4]
 80024c8:	4613      	mov	r3, r2
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	1a9b      	subs	r3, r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	440b      	add	r3, r1
 80024d2:	3326      	adds	r3, #38	@ 0x26
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80024da:	78fa      	ldrb	r2, [r7, #3]
 80024dc:	6879      	ldr	r1, [r7, #4]
 80024de:	4613      	mov	r3, r2
 80024e0:	011b      	lsls	r3, r3, #4
 80024e2:	1a9b      	subs	r3, r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	440b      	add	r3, r1
 80024e8:	3326      	adds	r3, #38	@ 0x26
 80024ea:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d110      	bne.n	8002512 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f005 fa1c 	bl	8007936 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	015a      	lsls	r2, r3, #5
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	4413      	add	r3, r2
 8002506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800250a:	461a      	mov	r2, r3
 800250c:	2310      	movs	r3, #16
 800250e:	6093      	str	r3, [r2, #8]
 8002510:	e03d      	b.n	800258e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002512:	78fa      	ldrb	r2, [r7, #3]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	1a9b      	subs	r3, r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	3326      	adds	r3, #38	@ 0x26
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b03      	cmp	r3, #3
 8002526:	d00a      	beq.n	800253e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3326      	adds	r3, #38	@ 0x26
 8002538:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800253a:	2b01      	cmp	r3, #1
 800253c:	d127      	bne.n	800258e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800253e:	78fb      	ldrb	r3, [r7, #3]
 8002540:	015a      	lsls	r2, r3, #5
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4413      	add	r3, r2
 8002546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	78fa      	ldrb	r2, [r7, #3]
 800254e:	0151      	lsls	r1, r2, #5
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	440a      	add	r2, r1
 8002554:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002558:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800255c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800255e:	78fa      	ldrb	r2, [r7, #3]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	1a9b      	subs	r3, r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	334c      	adds	r3, #76	@ 0x4c
 800256e:	2201      	movs	r2, #1
 8002570:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002572:	78fa      	ldrb	r2, [r7, #3]
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	4613      	mov	r3, r2
 8002578:	011b      	lsls	r3, r3, #4
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	334c      	adds	r3, #76	@ 0x4c
 8002582:	781a      	ldrb	r2, [r3, #0]
 8002584:	78fb      	ldrb	r3, [r7, #3]
 8002586:	4619      	mov	r1, r3
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f007 fd2d 	bl	8009fe8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	799b      	ldrb	r3, [r3, #6]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d13b      	bne.n	800260e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002596:	78fa      	ldrb	r2, [r7, #3]
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	440b      	add	r3, r1
 80025a4:	3338      	adds	r3, #56	@ 0x38
 80025a6:	6819      	ldr	r1, [r3, #0]
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	4613      	mov	r3, r2
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4403      	add	r3, r0
 80025b6:	3328      	adds	r3, #40	@ 0x28
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	440b      	add	r3, r1
 80025bc:	1e59      	subs	r1, r3, #1
 80025be:	78fa      	ldrb	r2, [r7, #3]
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4403      	add	r3, r0
 80025cc:	3328      	adds	r3, #40	@ 0x28
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 8470 	beq.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80025de:	78fa      	ldrb	r2, [r7, #3]
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	333c      	adds	r3, #60	@ 0x3c
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	f083 0301 	eor.w	r3, r3, #1
 80025f6:	b2d8      	uxtb	r0, r3
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	011b      	lsls	r3, r3, #4
 80025fe:	1a9b      	subs	r3, r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	333c      	adds	r3, #60	@ 0x3c
 8002606:	4602      	mov	r2, r0
 8002608:	701a      	strb	r2, [r3, #0]
 800260a:	f000 bc58 	b.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800260e:	78fa      	ldrb	r2, [r7, #3]
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	1a9b      	subs	r3, r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	440b      	add	r3, r1
 800261c:	333c      	adds	r3, #60	@ 0x3c
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	78fa      	ldrb	r2, [r7, #3]
 8002622:	f083 0301 	eor.w	r3, r3, #1
 8002626:	b2d8      	uxtb	r0, r3
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	333c      	adds	r3, #60	@ 0x3c
 8002636:	4602      	mov	r2, r0
 8002638:	701a      	strb	r2, [r3, #0]
 800263a:	f000 bc40 	b.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	78fa      	ldrb	r2, [r7, #3]
 8002644:	4611      	mov	r1, r2
 8002646:	4618      	mov	r0, r3
 8002648:	f004 fbd1 	bl	8006dee <USB_ReadChInterrupts>
 800264c:	4603      	mov	r3, r0
 800264e:	f003 0320 	and.w	r3, r3, #32
 8002652:	2b20      	cmp	r3, #32
 8002654:	d131      	bne.n	80026ba <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002656:	78fb      	ldrb	r3, [r7, #3]
 8002658:	015a      	lsls	r2, r3, #5
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	4413      	add	r3, r2
 800265e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002662:	461a      	mov	r2, r3
 8002664:	2320      	movs	r3, #32
 8002666:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002668:	78fa      	ldrb	r2, [r7, #3]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	331a      	adds	r3, #26
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b01      	cmp	r3, #1
 800267c:	f040 841f 	bne.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002680:	78fa      	ldrb	r2, [r7, #3]
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	4613      	mov	r3, r2
 8002686:	011b      	lsls	r3, r3, #4
 8002688:	1a9b      	subs	r3, r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	331b      	adds	r3, #27
 8002690:	2201      	movs	r2, #1
 8002692:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	334d      	adds	r3, #77	@ 0x4d
 80026a4:	2203      	movs	r2, #3
 80026a6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	78fa      	ldrb	r2, [r7, #3]
 80026ae:	4611      	mov	r1, r2
 80026b0:	4618      	mov	r0, r3
 80026b2:	f005 f940 	bl	8007936 <USB_HC_Halt>
 80026b6:	f000 bc02 	b.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	78fa      	ldrb	r2, [r7, #3]
 80026c0:	4611      	mov	r1, r2
 80026c2:	4618      	mov	r0, r3
 80026c4:	f004 fb93 	bl	8006dee <USB_ReadChInterrupts>
 80026c8:	4603      	mov	r3, r0
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	f040 8305 	bne.w	8002cde <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80026d4:	78fb      	ldrb	r3, [r7, #3]
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026e0:	461a      	mov	r2, r3
 80026e2:	2302      	movs	r3, #2
 80026e4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80026e6:	78fa      	ldrb	r2, [r7, #3]
 80026e8:	6879      	ldr	r1, [r7, #4]
 80026ea:	4613      	mov	r3, r2
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	1a9b      	subs	r3, r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	440b      	add	r3, r1
 80026f4:	334d      	adds	r3, #77	@ 0x4d
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d114      	bne.n	8002726 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	011b      	lsls	r3, r3, #4
 8002704:	1a9b      	subs	r3, r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	334d      	adds	r3, #77	@ 0x4d
 800270c:	2202      	movs	r2, #2
 800270e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002710:	78fa      	ldrb	r2, [r7, #3]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	334c      	adds	r3, #76	@ 0x4c
 8002720:	2201      	movs	r2, #1
 8002722:	701a      	strb	r2, [r3, #0]
 8002724:	e2cc      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002726:	78fa      	ldrb	r2, [r7, #3]
 8002728:	6879      	ldr	r1, [r7, #4]
 800272a:	4613      	mov	r3, r2
 800272c:	011b      	lsls	r3, r3, #4
 800272e:	1a9b      	subs	r3, r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	440b      	add	r3, r1
 8002734:	334d      	adds	r3, #77	@ 0x4d
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	2b06      	cmp	r3, #6
 800273a:	d114      	bne.n	8002766 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800273c:	78fa      	ldrb	r2, [r7, #3]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	011b      	lsls	r3, r3, #4
 8002744:	1a9b      	subs	r3, r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	334d      	adds	r3, #77	@ 0x4d
 800274c:	2202      	movs	r2, #2
 800274e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	334c      	adds	r3, #76	@ 0x4c
 8002760:	2205      	movs	r2, #5
 8002762:	701a      	strb	r2, [r3, #0]
 8002764:	e2ac      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002766:	78fa      	ldrb	r2, [r7, #3]
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	334d      	adds	r3, #77	@ 0x4d
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b07      	cmp	r3, #7
 800277a:	d00b      	beq.n	8002794 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	334d      	adds	r3, #77	@ 0x4d
 800278c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800278e:	2b09      	cmp	r3, #9
 8002790:	f040 80a6 	bne.w	80028e0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002794:	78fa      	ldrb	r2, [r7, #3]
 8002796:	6879      	ldr	r1, [r7, #4]
 8002798:	4613      	mov	r3, r2
 800279a:	011b      	lsls	r3, r3, #4
 800279c:	1a9b      	subs	r3, r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	440b      	add	r3, r1
 80027a2:	334d      	adds	r3, #77	@ 0x4d
 80027a4:	2202      	movs	r2, #2
 80027a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80027a8:	78fa      	ldrb	r2, [r7, #3]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	1a9b      	subs	r3, r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	3344      	adds	r3, #68	@ 0x44
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	1c59      	adds	r1, r3, #1
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4403      	add	r3, r0
 80027c8:	3344      	adds	r3, #68	@ 0x44
 80027ca:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	1a9b      	subs	r3, r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	3344      	adds	r3, #68	@ 0x44
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d943      	bls.n	800286a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80027e2:	78fa      	ldrb	r2, [r7, #3]
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	011b      	lsls	r3, r3, #4
 80027ea:	1a9b      	subs	r3, r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	440b      	add	r3, r1
 80027f0:	3344      	adds	r3, #68	@ 0x44
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80027f6:	78fa      	ldrb	r2, [r7, #3]
 80027f8:	6879      	ldr	r1, [r7, #4]
 80027fa:	4613      	mov	r3, r2
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	1a9b      	subs	r3, r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	440b      	add	r3, r1
 8002804:	331a      	adds	r3, #26
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d123      	bne.n	8002854 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800280c:	78fa      	ldrb	r2, [r7, #3]
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	011b      	lsls	r3, r3, #4
 8002814:	1a9b      	subs	r3, r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	331b      	adds	r3, #27
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002820:	78fa      	ldrb	r2, [r7, #3]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	331c      	adds	r3, #28
 8002830:	2200      	movs	r2, #0
 8002832:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002834:	78fb      	ldrb	r3, [r7, #3]
 8002836:	015a      	lsls	r2, r3, #5
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4413      	add	r3, r2
 800283c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	0151      	lsls	r1, r2, #5
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	440a      	add	r2, r1
 800284a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800284e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002852:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002854:	78fa      	ldrb	r2, [r7, #3]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	1a9b      	subs	r3, r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	334c      	adds	r3, #76	@ 0x4c
 8002864:	2204      	movs	r2, #4
 8002866:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002868:	e229      	b.n	8002cbe <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800286a:	78fa      	ldrb	r2, [r7, #3]
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	4613      	mov	r3, r2
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	1a9b      	subs	r3, r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	334c      	adds	r3, #76	@ 0x4c
 800287a:	2202      	movs	r2, #2
 800287c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800287e:	78fa      	ldrb	r2, [r7, #3]
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	1a9b      	subs	r3, r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	3326      	adds	r3, #38	@ 0x26
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00b      	beq.n	80028ac <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002894:	78fa      	ldrb	r2, [r7, #3]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	1a9b      	subs	r3, r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	3326      	adds	r3, #38	@ 0x26
 80028a4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	f040 8209 	bne.w	8002cbe <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80028ac:	78fb      	ldrb	r3, [r7, #3]
 80028ae:	015a      	lsls	r2, r3, #5
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4413      	add	r3, r2
 80028b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028c2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028ca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	015a      	lsls	r2, r3, #5
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	4413      	add	r3, r2
 80028d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028d8:	461a      	mov	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80028de:	e1ee      	b.n	8002cbe <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80028e0:	78fa      	ldrb	r2, [r7, #3]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	011b      	lsls	r3, r3, #4
 80028e8:	1a9b      	subs	r3, r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	334d      	adds	r3, #77	@ 0x4d
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2b05      	cmp	r3, #5
 80028f4:	f040 80c8 	bne.w	8002a88 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028f8:	78fa      	ldrb	r2, [r7, #3]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	334d      	adds	r3, #77	@ 0x4d
 8002908:	2202      	movs	r2, #2
 800290a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800290c:	78fa      	ldrb	r2, [r7, #3]
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	4613      	mov	r3, r2
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	1a9b      	subs	r3, r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	331b      	adds	r3, #27
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	2b01      	cmp	r3, #1
 8002920:	f040 81ce 	bne.w	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002924:	78fa      	ldrb	r2, [r7, #3]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	1a9b      	subs	r3, r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	3326      	adds	r3, #38	@ 0x26
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b03      	cmp	r3, #3
 8002938:	d16b      	bne.n	8002a12 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800293a:	78fa      	ldrb	r2, [r7, #3]
 800293c:	6879      	ldr	r1, [r7, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	011b      	lsls	r3, r3, #4
 8002942:	1a9b      	subs	r3, r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	3348      	adds	r3, #72	@ 0x48
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	1c59      	adds	r1, r3, #1
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4403      	add	r3, r0
 800295a:	3348      	adds	r3, #72	@ 0x48
 800295c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800295e:	78fa      	ldrb	r2, [r7, #3]
 8002960:	6879      	ldr	r1, [r7, #4]
 8002962:	4613      	mov	r3, r2
 8002964:	011b      	lsls	r3, r3, #4
 8002966:	1a9b      	subs	r3, r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	440b      	add	r3, r1
 800296c:	3348      	adds	r3, #72	@ 0x48
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b02      	cmp	r3, #2
 8002972:	d943      	bls.n	80029fc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002974:	78fa      	ldrb	r2, [r7, #3]
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	011b      	lsls	r3, r3, #4
 800297c:	1a9b      	subs	r3, r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	3348      	adds	r3, #72	@ 0x48
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002988:	78fa      	ldrb	r2, [r7, #3]
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	4613      	mov	r3, r2
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	1a9b      	subs	r3, r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	331b      	adds	r3, #27
 8002998:	2200      	movs	r2, #0
 800299a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800299c:	78fa      	ldrb	r2, [r7, #3]
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	4613      	mov	r3, r2
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	1a9b      	subs	r3, r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	3344      	adds	r3, #68	@ 0x44
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d809      	bhi.n	80029c6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80029b2:	78fa      	ldrb	r2, [r7, #3]
 80029b4:	6879      	ldr	r1, [r7, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	1a9b      	subs	r3, r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	440b      	add	r3, r1
 80029c0:	331c      	adds	r3, #28
 80029c2:	2201      	movs	r2, #1
 80029c4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80029c6:	78fb      	ldrb	r3, [r7, #3]
 80029c8:	015a      	lsls	r2, r3, #5
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	4413      	add	r3, r2
 80029ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	78fa      	ldrb	r2, [r7, #3]
 80029d6:	0151      	lsls	r1, r2, #5
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	440a      	add	r2, r1
 80029dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80029e6:	78fa      	ldrb	r2, [r7, #3]
 80029e8:	6879      	ldr	r1, [r7, #4]
 80029ea:	4613      	mov	r3, r2
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	1a9b      	subs	r3, r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	440b      	add	r3, r1
 80029f4:	334c      	adds	r3, #76	@ 0x4c
 80029f6:	2204      	movs	r2, #4
 80029f8:	701a      	strb	r2, [r3, #0]
 80029fa:	e014      	b.n	8002a26 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029fc:	78fa      	ldrb	r2, [r7, #3]
 80029fe:	6879      	ldr	r1, [r7, #4]
 8002a00:	4613      	mov	r3, r2
 8002a02:	011b      	lsls	r3, r3, #4
 8002a04:	1a9b      	subs	r3, r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	440b      	add	r3, r1
 8002a0a:	334c      	adds	r3, #76	@ 0x4c
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	701a      	strb	r2, [r3, #0]
 8002a10:	e009      	b.n	8002a26 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a12:	78fa      	ldrb	r2, [r7, #3]
 8002a14:	6879      	ldr	r1, [r7, #4]
 8002a16:	4613      	mov	r3, r2
 8002a18:	011b      	lsls	r3, r3, #4
 8002a1a:	1a9b      	subs	r3, r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	440b      	add	r3, r1
 8002a20:	334c      	adds	r3, #76	@ 0x4c
 8002a22:	2202      	movs	r2, #2
 8002a24:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a26:	78fa      	ldrb	r2, [r7, #3]
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	1a9b      	subs	r3, r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	440b      	add	r3, r1
 8002a34:	3326      	adds	r3, #38	@ 0x26
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00b      	beq.n	8002a54 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a3c:	78fa      	ldrb	r2, [r7, #3]
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	1a9b      	subs	r3, r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	3326      	adds	r3, #38	@ 0x26
 8002a4c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	f040 8136 	bne.w	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002a54:	78fb      	ldrb	r3, [r7, #3]
 8002a56:	015a      	lsls	r2, r3, #5
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a6a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a72:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a74:	78fb      	ldrb	r3, [r7, #3]
 8002a76:	015a      	lsls	r2, r3, #5
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a80:	461a      	mov	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	e11b      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	1a9b      	subs	r3, r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	334d      	adds	r3, #77	@ 0x4d
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	f040 8081 	bne.w	8002ba2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002aa0:	78fa      	ldrb	r2, [r7, #3]
 8002aa2:	6879      	ldr	r1, [r7, #4]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	1a9b      	subs	r3, r3, r2
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	440b      	add	r3, r1
 8002aae:	334d      	adds	r3, #77	@ 0x4d
 8002ab0:	2202      	movs	r2, #2
 8002ab2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002ab4:	78fa      	ldrb	r2, [r7, #3]
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	1a9b      	subs	r3, r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	331b      	adds	r3, #27
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	f040 80fa 	bne.w	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002acc:	78fa      	ldrb	r2, [r7, #3]
 8002ace:	6879      	ldr	r1, [r7, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	1a9b      	subs	r3, r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	334c      	adds	r3, #76	@ 0x4c
 8002adc:	2202      	movs	r2, #2
 8002ade:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002ae0:	78fb      	ldrb	r3, [r7, #3]
 8002ae2:	015a      	lsls	r2, r3, #5
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	0151      	lsls	r1, r2, #5
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	440a      	add	r2, r1
 8002af6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002afa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002afe:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002b00:	78fb      	ldrb	r3, [r7, #3]
 8002b02:	015a      	lsls	r2, r3, #5
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	4413      	add	r3, r2
 8002b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	78fa      	ldrb	r2, [r7, #3]
 8002b10:	0151      	lsls	r1, r2, #5
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	440a      	add	r2, r1
 8002b16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b1e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	015a      	lsls	r2, r3, #5
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4413      	add	r3, r2
 8002b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	0151      	lsls	r1, r2, #5
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	440a      	add	r2, r1
 8002b36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b3a:	f023 0320 	bic.w	r3, r3, #32
 8002b3e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b40:	78fa      	ldrb	r2, [r7, #3]
 8002b42:	6879      	ldr	r1, [r7, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	1a9b      	subs	r3, r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	3326      	adds	r3, #38	@ 0x26
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00b      	beq.n	8002b6e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b56:	78fa      	ldrb	r2, [r7, #3]
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	1a9b      	subs	r3, r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	440b      	add	r3, r1
 8002b64:	3326      	adds	r3, #38	@ 0x26
 8002b66:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	f040 80a9 	bne.w	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002b6e:	78fb      	ldrb	r3, [r7, #3]
 8002b70:	015a      	lsls	r2, r3, #5
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	4413      	add	r3, r2
 8002b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002b84:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002b8c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002b8e:	78fb      	ldrb	r3, [r7, #3]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6013      	str	r3, [r2, #0]
 8002ba0:	e08e      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	1a9b      	subs	r3, r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	334d      	adds	r3, #77	@ 0x4d
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d143      	bne.n	8002c40 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002bb8:	78fa      	ldrb	r2, [r7, #3]
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	011b      	lsls	r3, r3, #4
 8002bc0:	1a9b      	subs	r3, r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	334d      	adds	r3, #77	@ 0x4d
 8002bc8:	2202      	movs	r2, #2
 8002bca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002bcc:	78fa      	ldrb	r2, [r7, #3]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	334c      	adds	r3, #76	@ 0x4c
 8002bdc:	2202      	movs	r2, #2
 8002bde:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002be0:	78fa      	ldrb	r2, [r7, #3]
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	3326      	adds	r3, #38	@ 0x26
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00a      	beq.n	8002c0c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	1a9b      	subs	r3, r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	3326      	adds	r3, #38	@ 0x26
 8002c06:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d159      	bne.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c0c:	78fb      	ldrb	r3, [r7, #3]
 8002c0e:	015a      	lsls	r2, r3, #5
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002c22:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c2a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c2c:	78fb      	ldrb	r3, [r7, #3]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c38:	461a      	mov	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	e03f      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002c40:	78fa      	ldrb	r2, [r7, #3]
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	4613      	mov	r3, r2
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	1a9b      	subs	r3, r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	334d      	adds	r3, #77	@ 0x4d
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d126      	bne.n	8002ca4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	1a9b      	subs	r3, r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	334d      	adds	r3, #77	@ 0x4d
 8002c66:	2202      	movs	r2, #2
 8002c68:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002c6a:	78fa      	ldrb	r2, [r7, #3]
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	440b      	add	r3, r1
 8002c78:	3344      	adds	r3, #68	@ 0x44
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	1c59      	adds	r1, r3, #1
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4403      	add	r3, r0
 8002c8a:	3344      	adds	r3, #68	@ 0x44
 8002c8c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002c8e:	78fa      	ldrb	r2, [r7, #3]
 8002c90:	6879      	ldr	r1, [r7, #4]
 8002c92:	4613      	mov	r3, r2
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	1a9b      	subs	r3, r3, r2
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	334c      	adds	r3, #76	@ 0x4c
 8002c9e:	2204      	movs	r2, #4
 8002ca0:	701a      	strb	r2, [r3, #0]
 8002ca2:	e00d      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	1a9b      	subs	r3, r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	334d      	adds	r3, #77	@ 0x4d
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	f000 8100 	beq.w	8002ebc <HCD_HC_IN_IRQHandler+0xcca>
 8002cbc:	e000      	b.n	8002cc0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002cbe:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	334c      	adds	r3, #76	@ 0x4c
 8002cd0:	781a      	ldrb	r2, [r3, #0]
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f007 f986 	bl	8009fe8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002cdc:	e0ef      	b.n	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	78fa      	ldrb	r2, [r7, #3]
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f004 f881 	bl	8006dee <USB_ReadChInterrupts>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf2:	2b40      	cmp	r3, #64	@ 0x40
 8002cf4:	d12f      	bne.n	8002d56 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002cf6:	78fb      	ldrb	r3, [r7, #3]
 8002cf8:	015a      	lsls	r2, r3, #5
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d02:	461a      	mov	r2, r3
 8002d04:	2340      	movs	r3, #64	@ 0x40
 8002d06:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	1a9b      	subs	r3, r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	334d      	adds	r3, #77	@ 0x4d
 8002d18:	2205      	movs	r2, #5
 8002d1a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	331a      	adds	r3, #26
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	1a9b      	subs	r3, r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	440b      	add	r3, r1
 8002d40:	3344      	adds	r3, #68	@ 0x44
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f004 fdf1 	bl	8007936 <USB_HC_Halt>
 8002d54:	e0b3      	b.n	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	78fa      	ldrb	r2, [r7, #3]
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f004 f845 	bl	8006dee <USB_ReadChInterrupts>
 8002d64:	4603      	mov	r3, r0
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	2b10      	cmp	r3, #16
 8002d6c:	f040 80a7 	bne.w	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	3326      	adds	r3, #38	@ 0x26
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b03      	cmp	r3, #3
 8002d84:	d11b      	bne.n	8002dbe <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	3344      	adds	r3, #68	@ 0x44
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	1a9b      	subs	r3, r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	334d      	adds	r3, #77	@ 0x4d
 8002daa:	2204      	movs	r2, #4
 8002dac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	78fa      	ldrb	r2, [r7, #3]
 8002db4:	4611      	mov	r1, r2
 8002db6:	4618      	mov	r0, r3
 8002db8:	f004 fdbd 	bl	8007936 <USB_HC_Halt>
 8002dbc:	e03f      	b.n	8002e3e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002dbe:	78fa      	ldrb	r2, [r7, #3]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	011b      	lsls	r3, r3, #4
 8002dc6:	1a9b      	subs	r3, r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	440b      	add	r3, r1
 8002dcc:	3326      	adds	r3, #38	@ 0x26
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00a      	beq.n	8002dea <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	011b      	lsls	r3, r3, #4
 8002ddc:	1a9b      	subs	r3, r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	3326      	adds	r3, #38	@ 0x26
 8002de4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d129      	bne.n	8002e3e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002dea:	78fa      	ldrb	r2, [r7, #3]
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	4613      	mov	r3, r2
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	1a9b      	subs	r3, r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	3344      	adds	r3, #68	@ 0x44
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	799b      	ldrb	r3, [r3, #6]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <HCD_HC_IN_IRQHandler+0xc2a>
 8002e06:	78fa      	ldrb	r2, [r7, #3]
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	011b      	lsls	r3, r3, #4
 8002e0e:	1a9b      	subs	r3, r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	440b      	add	r3, r1
 8002e14:	331b      	adds	r3, #27
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d110      	bne.n	8002e3e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002e1c:	78fa      	ldrb	r2, [r7, #3]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	334d      	adds	r3, #77	@ 0x4d
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	78fa      	ldrb	r2, [r7, #3]
 8002e36:	4611      	mov	r1, r2
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f004 fd7c 	bl	8007936 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002e3e:	78fa      	ldrb	r2, [r7, #3]
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	1a9b      	subs	r3, r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	331b      	adds	r3, #27
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d129      	bne.n	8002ea8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e54:	78fa      	ldrb	r2, [r7, #3]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	1a9b      	subs	r3, r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	331b      	adds	r3, #27
 8002e64:	2200      	movs	r2, #0
 8002e66:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e68:	78fb      	ldrb	r3, [r7, #3]
 8002e6a:	015a      	lsls	r2, r3, #5
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	4413      	add	r3, r2
 8002e70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	78fa      	ldrb	r2, [r7, #3]
 8002e78:	0151      	lsls	r1, r2, #5
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	440a      	add	r2, r1
 8002e7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e86:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002e88:	78fb      	ldrb	r3, [r7, #3]
 8002e8a:	015a      	lsls	r2, r3, #5
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	4413      	add	r3, r2
 8002e90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	78fa      	ldrb	r2, [r7, #3]
 8002e98:	0151      	lsls	r1, r2, #5
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	440a      	add	r2, r1
 8002e9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ea2:	f043 0320 	orr.w	r3, r3, #32
 8002ea6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002ea8:	78fb      	ldrb	r3, [r7, #3]
 8002eaa:	015a      	lsls	r2, r3, #5
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2310      	movs	r3, #16
 8002eb8:	6093      	str	r3, [r2, #8]
 8002eba:	e000      	b.n	8002ebe <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002ebc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002ebe:	3718      	adds	r7, #24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f003 ff83 	bl	8006dee <USB_ReadChInterrupts>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	f003 0304 	and.w	r3, r3, #4
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d11b      	bne.n	8002f2a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002efe:	461a      	mov	r2, r3
 8002f00:	2304      	movs	r3, #4
 8002f02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	334d      	adds	r3, #77	@ 0x4d
 8002f14:	2207      	movs	r2, #7
 8002f16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	4611      	mov	r1, r2
 8002f20:	4618      	mov	r0, r3
 8002f22:	f004 fd08 	bl	8007936 <USB_HC_Halt>
 8002f26:	f000 bc89 	b.w	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	78fa      	ldrb	r2, [r7, #3]
 8002f30:	4611      	mov	r1, r2
 8002f32:	4618      	mov	r0, r3
 8002f34:	f003 ff5b 	bl	8006dee <USB_ReadChInterrupts>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f003 0320 	and.w	r3, r3, #32
 8002f3e:	2b20      	cmp	r3, #32
 8002f40:	f040 8082 	bne.w	8003048 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002f44:	78fb      	ldrb	r3, [r7, #3]
 8002f46:	015a      	lsls	r2, r3, #5
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f50:	461a      	mov	r2, r3
 8002f52:	2320      	movs	r3, #32
 8002f54:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	3319      	adds	r3, #25
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d124      	bne.n	8002fb6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	3319      	adds	r3, #25
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f80:	78fa      	ldrb	r2, [r7, #3]
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	011b      	lsls	r3, r3, #4
 8002f88:	1a9b      	subs	r3, r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	334c      	adds	r3, #76	@ 0x4c
 8002f90:	2202      	movs	r2, #2
 8002f92:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002f94:	78fa      	ldrb	r2, [r7, #3]
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	011b      	lsls	r3, r3, #4
 8002f9c:	1a9b      	subs	r3, r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	334d      	adds	r3, #77	@ 0x4d
 8002fa4:	2203      	movs	r2, #3
 8002fa6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	78fa      	ldrb	r2, [r7, #3]
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f004 fcc0 	bl	8007936 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	331a      	adds	r3, #26
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	f040 8437 	bne.w	800383c <HCD_HC_OUT_IRQHandler+0x978>
 8002fce:	78fa      	ldrb	r2, [r7, #3]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	1a9b      	subs	r3, r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	331b      	adds	r3, #27
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f040 842b 	bne.w	800383c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002fe6:	78fa      	ldrb	r2, [r7, #3]
 8002fe8:	6879      	ldr	r1, [r7, #4]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	3326      	adds	r3, #38	@ 0x26
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d009      	beq.n	8003010 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002ffc:	78fa      	ldrb	r2, [r7, #3]
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	331b      	adds	r3, #27
 800300c:	2201      	movs	r2, #1
 800300e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	334d      	adds	r3, #77	@ 0x4d
 8003020:	2203      	movs	r2, #3
 8003022:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	4611      	mov	r1, r2
 800302c:	4618      	mov	r0, r3
 800302e:	f004 fc82 	bl	8007936 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	1a9b      	subs	r3, r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	440b      	add	r3, r1
 8003040:	3344      	adds	r3, #68	@ 0x44
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
 8003046:	e3f9      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	78fa      	ldrb	r2, [r7, #3]
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f003 fecc 	bl	8006dee <USB_ReadChInterrupts>
 8003056:	4603      	mov	r3, r0
 8003058:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800305c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003060:	d111      	bne.n	8003086 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003062:	78fb      	ldrb	r3, [r7, #3]
 8003064:	015a      	lsls	r2, r3, #5
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	4413      	add	r3, r2
 800306a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800306e:	461a      	mov	r2, r3
 8003070:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003074:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	4611      	mov	r1, r2
 800307e:	4618      	mov	r0, r3
 8003080:	f004 fc59 	bl	8007936 <USB_HC_Halt>
 8003084:	e3da      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	4611      	mov	r1, r2
 800308e:	4618      	mov	r0, r3
 8003090:	f003 fead 	bl	8006dee <USB_ReadChInterrupts>
 8003094:	4603      	mov	r3, r0
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b01      	cmp	r3, #1
 800309c:	d168      	bne.n	8003170 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800309e:	78fa      	ldrb	r2, [r7, #3]
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	4613      	mov	r3, r2
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	1a9b      	subs	r3, r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	440b      	add	r3, r1
 80030ac:	3344      	adds	r3, #68	@ 0x44
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	4611      	mov	r1, r2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f003 fe97 	bl	8006dee <USB_ReadChInterrupts>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c6:	2b40      	cmp	r3, #64	@ 0x40
 80030c8:	d112      	bne.n	80030f0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80030ca:	78fa      	ldrb	r2, [r7, #3]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	1a9b      	subs	r3, r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	3319      	adds	r3, #25
 80030da:	2201      	movs	r2, #1
 80030dc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	015a      	lsls	r2, r3, #5
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ea:	461a      	mov	r2, r3
 80030ec:	2340      	movs	r3, #64	@ 0x40
 80030ee:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	331b      	adds	r3, #27
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d019      	beq.n	800313a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003106:	78fa      	ldrb	r2, [r7, #3]
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	4613      	mov	r3, r2
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	1a9b      	subs	r3, r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	440b      	add	r3, r1
 8003114:	331b      	adds	r3, #27
 8003116:	2200      	movs	r2, #0
 8003118:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800311a:	78fb      	ldrb	r3, [r7, #3]
 800311c:	015a      	lsls	r2, r3, #5
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	4413      	add	r3, r2
 8003122:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	0151      	lsls	r1, r2, #5
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	440a      	add	r2, r1
 8003130:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003134:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003138:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	015a      	lsls	r2, r3, #5
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	4413      	add	r3, r2
 8003142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003146:	461a      	mov	r2, r3
 8003148:	2301      	movs	r3, #1
 800314a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800314c:	78fa      	ldrb	r2, [r7, #3]
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	1a9b      	subs	r3, r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	334d      	adds	r3, #77	@ 0x4d
 800315c:	2201      	movs	r2, #1
 800315e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	78fa      	ldrb	r2, [r7, #3]
 8003166:	4611      	mov	r1, r2
 8003168:	4618      	mov	r0, r3
 800316a:	f004 fbe4 	bl	8007936 <USB_HC_Halt>
 800316e:	e365      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	4611      	mov	r1, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f003 fe38 	bl	8006dee <USB_ReadChInterrupts>
 800317e:	4603      	mov	r3, r0
 8003180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003184:	2b40      	cmp	r3, #64	@ 0x40
 8003186:	d139      	bne.n	80031fc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	1a9b      	subs	r3, r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	334d      	adds	r3, #77	@ 0x4d
 8003198:	2205      	movs	r2, #5
 800319a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800319c:	78fa      	ldrb	r2, [r7, #3]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	1a9b      	subs	r3, r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	331a      	adds	r3, #26
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d109      	bne.n	80031c6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80031b2:	78fa      	ldrb	r2, [r7, #3]
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	4613      	mov	r3, r2
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	1a9b      	subs	r3, r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	440b      	add	r3, r1
 80031c0:	3319      	adds	r3, #25
 80031c2:	2201      	movs	r2, #1
 80031c4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80031c6:	78fa      	ldrb	r2, [r7, #3]
 80031c8:	6879      	ldr	r1, [r7, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	1a9b      	subs	r3, r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	3344      	adds	r3, #68	@ 0x44
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	78fa      	ldrb	r2, [r7, #3]
 80031e0:	4611      	mov	r1, r2
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 fba7 	bl	8007936 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80031e8:	78fb      	ldrb	r3, [r7, #3]
 80031ea:	015a      	lsls	r2, r3, #5
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	4413      	add	r3, r2
 80031f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f4:	461a      	mov	r2, r3
 80031f6:	2340      	movs	r3, #64	@ 0x40
 80031f8:	6093      	str	r3, [r2, #8]
 80031fa:	e31f      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	4611      	mov	r1, r2
 8003204:	4618      	mov	r0, r3
 8003206:	f003 fdf2 	bl	8006dee <USB_ReadChInterrupts>
 800320a:	4603      	mov	r3, r0
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b08      	cmp	r3, #8
 8003212:	d11a      	bne.n	800324a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	015a      	lsls	r2, r3, #5
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4413      	add	r3, r2
 800321c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003220:	461a      	mov	r2, r3
 8003222:	2308      	movs	r3, #8
 8003224:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003226:	78fa      	ldrb	r2, [r7, #3]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	334d      	adds	r3, #77	@ 0x4d
 8003236:	2206      	movs	r2, #6
 8003238:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	4611      	mov	r1, r2
 8003242:	4618      	mov	r0, r3
 8003244:	f004 fb77 	bl	8007936 <USB_HC_Halt>
 8003248:	e2f8      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	4611      	mov	r1, r2
 8003252:	4618      	mov	r0, r3
 8003254:	f003 fdcb 	bl	8006dee <USB_ReadChInterrupts>
 8003258:	4603      	mov	r3, r0
 800325a:	f003 0310 	and.w	r3, r3, #16
 800325e:	2b10      	cmp	r3, #16
 8003260:	d144      	bne.n	80032ec <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003262:	78fa      	ldrb	r2, [r7, #3]
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	4613      	mov	r3, r2
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	1a9b      	subs	r3, r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	3344      	adds	r3, #68	@ 0x44
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003276:	78fa      	ldrb	r2, [r7, #3]
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	1a9b      	subs	r3, r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	334d      	adds	r3, #77	@ 0x4d
 8003286:	2204      	movs	r2, #4
 8003288:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	3319      	adds	r3, #25
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d114      	bne.n	80032ca <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80032a0:	78fa      	ldrb	r2, [r7, #3]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	011b      	lsls	r3, r3, #4
 80032a8:	1a9b      	subs	r3, r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	3318      	adds	r3, #24
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d109      	bne.n	80032ca <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	3319      	adds	r3, #25
 80032c6:	2201      	movs	r2, #1
 80032c8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	4611      	mov	r1, r2
 80032d2:	4618      	mov	r0, r3
 80032d4:	f004 fb2f 	bl	8007936 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80032d8:	78fb      	ldrb	r3, [r7, #3]
 80032da:	015a      	lsls	r2, r3, #5
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	4413      	add	r3, r2
 80032e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032e4:	461a      	mov	r2, r3
 80032e6:	2310      	movs	r3, #16
 80032e8:	6093      	str	r3, [r2, #8]
 80032ea:	e2a7      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	4611      	mov	r1, r2
 80032f4:	4618      	mov	r0, r3
 80032f6:	f003 fd7a 	bl	8006dee <USB_ReadChInterrupts>
 80032fa:	4603      	mov	r3, r0
 80032fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003300:	2b80      	cmp	r3, #128	@ 0x80
 8003302:	f040 8083 	bne.w	800340c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	799b      	ldrb	r3, [r3, #6]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d111      	bne.n	8003332 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	334d      	adds	r3, #77	@ 0x4d
 800331e:	2207      	movs	r2, #7
 8003320:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	4611      	mov	r1, r2
 800332a:	4618      	mov	r0, r3
 800332c:	f004 fb03 	bl	8007936 <USB_HC_Halt>
 8003330:	e062      	b.n	80033f8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	3344      	adds	r3, #68	@ 0x44
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	1c59      	adds	r1, r3, #1
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	1a9b      	subs	r3, r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4403      	add	r3, r0
 8003352:	3344      	adds	r3, #68	@ 0x44
 8003354:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	1a9b      	subs	r3, r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	3344      	adds	r3, #68	@ 0x44
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d922      	bls.n	80033b2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	3344      	adds	r3, #68	@ 0x44
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003380:	78fa      	ldrb	r2, [r7, #3]
 8003382:	6879      	ldr	r1, [r7, #4]
 8003384:	4613      	mov	r3, r2
 8003386:	011b      	lsls	r3, r3, #4
 8003388:	1a9b      	subs	r3, r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	440b      	add	r3, r1
 800338e:	334c      	adds	r3, #76	@ 0x4c
 8003390:	2204      	movs	r2, #4
 8003392:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003394:	78fa      	ldrb	r2, [r7, #3]
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	1a9b      	subs	r3, r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	334c      	adds	r3, #76	@ 0x4c
 80033a4:	781a      	ldrb	r2, [r3, #0]
 80033a6:	78fb      	ldrb	r3, [r7, #3]
 80033a8:	4619      	mov	r1, r3
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f006 fe1c 	bl	8009fe8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80033b0:	e022      	b.n	80033f8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033b2:	78fa      	ldrb	r2, [r7, #3]
 80033b4:	6879      	ldr	r1, [r7, #4]
 80033b6:	4613      	mov	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	334c      	adds	r3, #76	@ 0x4c
 80033c2:	2202      	movs	r2, #2
 80033c4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80033c6:	78fb      	ldrb	r3, [r7, #3]
 80033c8:	015a      	lsls	r2, r3, #5
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4413      	add	r3, r2
 80033ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80033dc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80033e4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80033e6:	78fb      	ldrb	r3, [r7, #3]
 80033e8:	015a      	lsls	r2, r3, #5
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	4413      	add	r3, r2
 80033ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033f2:	461a      	mov	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80033f8:	78fb      	ldrb	r3, [r7, #3]
 80033fa:	015a      	lsls	r2, r3, #5
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	4413      	add	r3, r2
 8003400:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003404:	461a      	mov	r2, r3
 8003406:	2380      	movs	r3, #128	@ 0x80
 8003408:	6093      	str	r3, [r2, #8]
 800340a:	e217      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	78fa      	ldrb	r2, [r7, #3]
 8003412:	4611      	mov	r1, r2
 8003414:	4618      	mov	r0, r3
 8003416:	f003 fcea 	bl	8006dee <USB_ReadChInterrupts>
 800341a:	4603      	mov	r3, r0
 800341c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003424:	d11b      	bne.n	800345e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003426:	78fa      	ldrb	r2, [r7, #3]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	4613      	mov	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	334d      	adds	r3, #77	@ 0x4d
 8003436:	2209      	movs	r2, #9
 8003438:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	4611      	mov	r1, r2
 8003442:	4618      	mov	r0, r3
 8003444:	f004 fa77 	bl	8007936 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4413      	add	r3, r2
 8003450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003454:	461a      	mov	r2, r3
 8003456:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800345a:	6093      	str	r3, [r2, #8]
 800345c:	e1ee      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	4611      	mov	r1, r2
 8003466:	4618      	mov	r0, r3
 8003468:	f003 fcc1 	bl	8006dee <USB_ReadChInterrupts>
 800346c:	4603      	mov	r3, r0
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b02      	cmp	r3, #2
 8003474:	f040 81df 	bne.w	8003836 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003478:	78fb      	ldrb	r3, [r7, #3]
 800347a:	015a      	lsls	r2, r3, #5
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	4413      	add	r3, r2
 8003480:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003484:	461a      	mov	r2, r3
 8003486:	2302      	movs	r3, #2
 8003488:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800348a:	78fa      	ldrb	r2, [r7, #3]
 800348c:	6879      	ldr	r1, [r7, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	1a9b      	subs	r3, r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	334d      	adds	r3, #77	@ 0x4d
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b01      	cmp	r3, #1
 800349e:	f040 8093 	bne.w	80035c8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	1a9b      	subs	r3, r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	334d      	adds	r3, #77	@ 0x4d
 80034b2:	2202      	movs	r2, #2
 80034b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80034b6:	78fa      	ldrb	r2, [r7, #3]
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	011b      	lsls	r3, r3, #4
 80034be:	1a9b      	subs	r3, r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	440b      	add	r3, r1
 80034c4:	334c      	adds	r3, #76	@ 0x4c
 80034c6:	2201      	movs	r2, #1
 80034c8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80034ca:	78fa      	ldrb	r2, [r7, #3]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	1a9b      	subs	r3, r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	440b      	add	r3, r1
 80034d8:	3326      	adds	r3, #38	@ 0x26
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d00b      	beq.n	80034f8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80034e0:	78fa      	ldrb	r2, [r7, #3]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	3326      	adds	r3, #38	@ 0x26
 80034f0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	f040 8190 	bne.w	8003818 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	799b      	ldrb	r3, [r3, #6]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d115      	bne.n	800352c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	333d      	adds	r3, #61	@ 0x3d
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	78fa      	ldrb	r2, [r7, #3]
 8003514:	f083 0301 	eor.w	r3, r3, #1
 8003518:	b2d8      	uxtb	r0, r3
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	333d      	adds	r3, #61	@ 0x3d
 8003528:	4602      	mov	r2, r0
 800352a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	799b      	ldrb	r3, [r3, #6]
 8003530:	2b01      	cmp	r3, #1
 8003532:	f040 8171 	bne.w	8003818 <HCD_HC_OUT_IRQHandler+0x954>
 8003536:	78fa      	ldrb	r2, [r7, #3]
 8003538:	6879      	ldr	r1, [r7, #4]
 800353a:	4613      	mov	r3, r2
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	1a9b      	subs	r3, r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	3334      	adds	r3, #52	@ 0x34
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 8165 	beq.w	8003818 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800354e:	78fa      	ldrb	r2, [r7, #3]
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	1a9b      	subs	r3, r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	440b      	add	r3, r1
 800355c:	3334      	adds	r3, #52	@ 0x34
 800355e:	6819      	ldr	r1, [r3, #0]
 8003560:	78fa      	ldrb	r2, [r7, #3]
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4403      	add	r3, r0
 800356e:	3328      	adds	r3, #40	@ 0x28
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	440b      	add	r3, r1
 8003574:	1e59      	subs	r1, r3, #1
 8003576:	78fa      	ldrb	r2, [r7, #3]
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	4613      	mov	r3, r2
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4403      	add	r3, r0
 8003584:	3328      	adds	r3, #40	@ 0x28
 8003586:	881b      	ldrh	r3, [r3, #0]
 8003588:	fbb1 f3f3 	udiv	r3, r1, r3
 800358c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 813f 	beq.w	8003818 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800359a:	78fa      	ldrb	r2, [r7, #3]
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	011b      	lsls	r3, r3, #4
 80035a2:	1a9b      	subs	r3, r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	333d      	adds	r3, #61	@ 0x3d
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	f083 0301 	eor.w	r3, r3, #1
 80035b2:	b2d8      	uxtb	r0, r3
 80035b4:	6879      	ldr	r1, [r7, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	1a9b      	subs	r3, r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	440b      	add	r3, r1
 80035c0:	333d      	adds	r3, #61	@ 0x3d
 80035c2:	4602      	mov	r2, r0
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	e127      	b.n	8003818 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80035c8:	78fa      	ldrb	r2, [r7, #3]
 80035ca:	6879      	ldr	r1, [r7, #4]
 80035cc:	4613      	mov	r3, r2
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	1a9b      	subs	r3, r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	440b      	add	r3, r1
 80035d6:	334d      	adds	r3, #77	@ 0x4d
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d120      	bne.n	8003620 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035de:	78fa      	ldrb	r2, [r7, #3]
 80035e0:	6879      	ldr	r1, [r7, #4]
 80035e2:	4613      	mov	r3, r2
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	440b      	add	r3, r1
 80035ec:	334d      	adds	r3, #77	@ 0x4d
 80035ee:	2202      	movs	r2, #2
 80035f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80035f2:	78fa      	ldrb	r2, [r7, #3]
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	4613      	mov	r3, r2
 80035f8:	011b      	lsls	r3, r3, #4
 80035fa:	1a9b      	subs	r3, r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	331b      	adds	r3, #27
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b01      	cmp	r3, #1
 8003606:	f040 8107 	bne.w	8003818 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800360a:	78fa      	ldrb	r2, [r7, #3]
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	4613      	mov	r3, r2
 8003610:	011b      	lsls	r3, r3, #4
 8003612:	1a9b      	subs	r3, r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	440b      	add	r3, r1
 8003618:	334c      	adds	r3, #76	@ 0x4c
 800361a:	2202      	movs	r2, #2
 800361c:	701a      	strb	r2, [r3, #0]
 800361e:	e0fb      	b.n	8003818 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003620:	78fa      	ldrb	r2, [r7, #3]
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	1a9b      	subs	r3, r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	440b      	add	r3, r1
 800362e:	334d      	adds	r3, #77	@ 0x4d
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b04      	cmp	r3, #4
 8003634:	d13a      	bne.n	80036ac <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003636:	78fa      	ldrb	r2, [r7, #3]
 8003638:	6879      	ldr	r1, [r7, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	1a9b      	subs	r3, r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	334d      	adds	r3, #77	@ 0x4d
 8003646:	2202      	movs	r2, #2
 8003648:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800364a:	78fa      	ldrb	r2, [r7, #3]
 800364c:	6879      	ldr	r1, [r7, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	1a9b      	subs	r3, r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	440b      	add	r3, r1
 8003658:	334c      	adds	r3, #76	@ 0x4c
 800365a:	2202      	movs	r2, #2
 800365c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800365e:	78fa      	ldrb	r2, [r7, #3]
 8003660:	6879      	ldr	r1, [r7, #4]
 8003662:	4613      	mov	r3, r2
 8003664:	011b      	lsls	r3, r3, #4
 8003666:	1a9b      	subs	r3, r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	440b      	add	r3, r1
 800366c:	331b      	adds	r3, #27
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b01      	cmp	r3, #1
 8003672:	f040 80d1 	bne.w	8003818 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003676:	78fa      	ldrb	r2, [r7, #3]
 8003678:	6879      	ldr	r1, [r7, #4]
 800367a:	4613      	mov	r3, r2
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	1a9b      	subs	r3, r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	331b      	adds	r3, #27
 8003686:	2200      	movs	r2, #0
 8003688:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800368a:	78fb      	ldrb	r3, [r7, #3]
 800368c:	015a      	lsls	r2, r3, #5
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	4413      	add	r3, r2
 8003692:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	78fa      	ldrb	r2, [r7, #3]
 800369a:	0151      	lsls	r1, r2, #5
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	440a      	add	r2, r1
 80036a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036a8:	6053      	str	r3, [r2, #4]
 80036aa:	e0b5      	b.n	8003818 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80036ac:	78fa      	ldrb	r2, [r7, #3]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	334d      	adds	r3, #77	@ 0x4d
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b05      	cmp	r3, #5
 80036c0:	d114      	bne.n	80036ec <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036c2:	78fa      	ldrb	r2, [r7, #3]
 80036c4:	6879      	ldr	r1, [r7, #4]
 80036c6:	4613      	mov	r3, r2
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	440b      	add	r3, r1
 80036d0:	334d      	adds	r3, #77	@ 0x4d
 80036d2:	2202      	movs	r2, #2
 80036d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80036d6:	78fa      	ldrb	r2, [r7, #3]
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	334c      	adds	r3, #76	@ 0x4c
 80036e6:	2202      	movs	r2, #2
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	e095      	b.n	8003818 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	334d      	adds	r3, #77	@ 0x4d
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	2b06      	cmp	r3, #6
 8003700:	d114      	bne.n	800372c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	334d      	adds	r3, #77	@ 0x4d
 8003712:	2202      	movs	r2, #2
 8003714:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003716:	78fa      	ldrb	r2, [r7, #3]
 8003718:	6879      	ldr	r1, [r7, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	1a9b      	subs	r3, r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	334c      	adds	r3, #76	@ 0x4c
 8003726:	2205      	movs	r2, #5
 8003728:	701a      	strb	r2, [r3, #0]
 800372a:	e075      	b.n	8003818 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	4613      	mov	r3, r2
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	334d      	adds	r3, #77	@ 0x4d
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b07      	cmp	r3, #7
 8003740:	d00a      	beq.n	8003758 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	334d      	adds	r3, #77	@ 0x4d
 8003752:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003754:	2b09      	cmp	r3, #9
 8003756:	d170      	bne.n	800383a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003758:	78fa      	ldrb	r2, [r7, #3]
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	1a9b      	subs	r3, r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	334d      	adds	r3, #77	@ 0x4d
 8003768:	2202      	movs	r2, #2
 800376a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800376c:	78fa      	ldrb	r2, [r7, #3]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	3344      	adds	r3, #68	@ 0x44
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	1c59      	adds	r1, r3, #1
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	4613      	mov	r3, r2
 8003784:	011b      	lsls	r3, r3, #4
 8003786:	1a9b      	subs	r3, r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4403      	add	r3, r0
 800378c:	3344      	adds	r3, #68	@ 0x44
 800378e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003790:	78fa      	ldrb	r2, [r7, #3]
 8003792:	6879      	ldr	r1, [r7, #4]
 8003794:	4613      	mov	r3, r2
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	1a9b      	subs	r3, r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	3344      	adds	r3, #68	@ 0x44
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d914      	bls.n	80037d0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80037a6:	78fa      	ldrb	r2, [r7, #3]
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	440b      	add	r3, r1
 80037b4:	3344      	adds	r3, #68	@ 0x44
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80037ba:	78fa      	ldrb	r2, [r7, #3]
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	4613      	mov	r3, r2
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	1a9b      	subs	r3, r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	334c      	adds	r3, #76	@ 0x4c
 80037ca:	2204      	movs	r2, #4
 80037cc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80037ce:	e022      	b.n	8003816 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	1a9b      	subs	r3, r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	334c      	adds	r3, #76	@ 0x4c
 80037e0:	2202      	movs	r2, #2
 80037e2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80037e4:	78fb      	ldrb	r3, [r7, #3]
 80037e6:	015a      	lsls	r2, r3, #5
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	4413      	add	r3, r2
 80037ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037fa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003802:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003804:	78fb      	ldrb	r3, [r7, #3]
 8003806:	015a      	lsls	r2, r3, #5
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	4413      	add	r3, r2
 800380c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003810:	461a      	mov	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003816:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003818:	78fa      	ldrb	r2, [r7, #3]
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	4613      	mov	r3, r2
 800381e:	011b      	lsls	r3, r3, #4
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	440b      	add	r3, r1
 8003826:	334c      	adds	r3, #76	@ 0x4c
 8003828:	781a      	ldrb	r2, [r3, #0]
 800382a:	78fb      	ldrb	r3, [r7, #3]
 800382c:	4619      	mov	r1, r3
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f006 fbda 	bl	8009fe8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003834:	e002      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003836:	bf00      	nop
 8003838:	e000      	b.n	800383c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800383a:	bf00      	nop
  }
}
 800383c:	3718      	adds	r7, #24
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b08a      	sub	sp, #40	@ 0x28
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	0c5b      	lsrs	r3, r3, #17
 8003868:	f003 030f 	and.w	r3, r3, #15
 800386c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	091b      	lsrs	r3, r3, #4
 8003872:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003876:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2b02      	cmp	r3, #2
 800387c:	d004      	beq.n	8003888 <HCD_RXQLVL_IRQHandler+0x46>
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2b05      	cmp	r3, #5
 8003882:	f000 80b6 	beq.w	80039f2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003886:	e0b7      	b.n	80039f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 80b3 	beq.w	80039f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4613      	mov	r3, r2
 8003896:	011b      	lsls	r3, r3, #4
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	332c      	adds	r3, #44	@ 0x2c
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 80a7 	beq.w	80039f6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4613      	mov	r3, r2
 80038ae:	011b      	lsls	r3, r3, #4
 80038b0:	1a9b      	subs	r3, r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	440b      	add	r3, r1
 80038b6:	3338      	adds	r3, #56	@ 0x38
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	18d1      	adds	r1, r2, r3
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4613      	mov	r3, r2
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4403      	add	r3, r0
 80038cc:	3334      	adds	r3, #52	@ 0x34
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4299      	cmp	r1, r3
 80038d2:	f200 8083 	bhi.w	80039dc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6818      	ldr	r0, [r3, #0]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4613      	mov	r3, r2
 80038e0:	011b      	lsls	r3, r3, #4
 80038e2:	1a9b      	subs	r3, r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	332c      	adds	r3, #44	@ 0x2c
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	b292      	uxth	r2, r2
 80038f0:	4619      	mov	r1, r3
 80038f2:	f003 fa11 	bl	8006d18 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	4613      	mov	r3, r2
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	332c      	adds	r3, #44	@ 0x2c
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	18d1      	adds	r1, r2, r3
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4613      	mov	r3, r2
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	1a9b      	subs	r3, r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4403      	add	r3, r0
 800391a:	332c      	adds	r3, #44	@ 0x2c
 800391c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	4613      	mov	r3, r2
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	1a9b      	subs	r3, r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	440b      	add	r3, r1
 800392c:	3338      	adds	r3, #56	@ 0x38
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	18d1      	adds	r1, r2, r3
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	4613      	mov	r3, r2
 800393a:	011b      	lsls	r3, r3, #4
 800393c:	1a9b      	subs	r3, r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4403      	add	r3, r0
 8003942:	3338      	adds	r3, #56	@ 0x38
 8003944:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	015a      	lsls	r2, r3, #5
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	4413      	add	r3, r2
 800394e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	0cdb      	lsrs	r3, r3, #19
 8003956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800395a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4613      	mov	r3, r2
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	3328      	adds	r3, #40	@ 0x28
 800396c:	881b      	ldrh	r3, [r3, #0]
 800396e:	461a      	mov	r2, r3
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4293      	cmp	r3, r2
 8003974:	d13f      	bne.n	80039f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d03c      	beq.n	80039f6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	015a      	lsls	r2, r3, #5
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	4413      	add	r3, r2
 8003984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003992:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800399a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	015a      	lsls	r2, r3, #5
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	4413      	add	r3, r2
 80039a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039a8:	461a      	mov	r2, r3
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4613      	mov	r3, r2
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	333c      	adds	r3, #60	@ 0x3c
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	f083 0301 	eor.w	r3, r3, #1
 80039c4:	b2d8      	uxtb	r0, r3
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	333c      	adds	r3, #60	@ 0x3c
 80039d6:	4602      	mov	r2, r0
 80039d8:	701a      	strb	r2, [r3, #0]
      break;
 80039da:	e00c      	b.n	80039f6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	334c      	adds	r3, #76	@ 0x4c
 80039ec:	2204      	movs	r2, #4
 80039ee:	701a      	strb	r2, [r3, #0]
      break;
 80039f0:	e001      	b.n	80039f6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80039f2:	bf00      	nop
 80039f4:	e000      	b.n	80039f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80039f6:	bf00      	nop
  }
}
 80039f8:	bf00      	nop
 80039fa:	3728      	adds	r7, #40	@ 0x28
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003a2c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d10b      	bne.n	8003a50 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d102      	bne.n	8003a48 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f006 fab4 	bl	8009fb0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	f043 0302 	orr.w	r3, r3, #2
 8003a4e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d132      	bne.n	8003ac0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	f043 0308 	orr.w	r3, r3, #8
 8003a60:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d126      	bne.n	8003aba <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	7a5b      	ldrb	r3, [r3, #9]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d113      	bne.n	8003a9c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003a7a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a7e:	d106      	bne.n	8003a8e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2102      	movs	r1, #2
 8003a86:	4618      	mov	r0, r3
 8003a88:	f003 fad6 	bl	8007038 <USB_InitFSLSPClkSel>
 8003a8c:	e011      	b.n	8003ab2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2101      	movs	r1, #1
 8003a94:	4618      	mov	r0, r3
 8003a96:	f003 facf 	bl	8007038 <USB_InitFSLSPClkSel>
 8003a9a:	e00a      	b.n	8003ab2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	79db      	ldrb	r3, [r3, #7]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d106      	bne.n	8003ab2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003aaa:	461a      	mov	r2, r3
 8003aac:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003ab0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f006 faa6 	bl	800a004 <HAL_HCD_PortEnabled_Callback>
 8003ab8:	e002      	b.n	8003ac0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f006 fab0 	bl	800a020 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0320 	and.w	r3, r3, #32
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d103      	bne.n	8003ad2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f043 0320 	orr.w	r3, r3, #32
 8003ad0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ad8:	461a      	mov	r2, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	6013      	str	r3, [r2, #0]
}
 8003ade:	bf00      	nop
 8003ae0:	3718      	adds	r7, #24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e12b      	b.n	8003d52 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d106      	bne.n	8003b14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7fd f8c2 	bl	8000c98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2224      	movs	r2, #36	@ 0x24
 8003b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b4c:	f001 fa20 	bl	8004f90 <HAL_RCC_GetPCLK1Freq>
 8003b50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4a81      	ldr	r2, [pc, #516]	@ (8003d5c <HAL_I2C_Init+0x274>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d807      	bhi.n	8003b6c <HAL_I2C_Init+0x84>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4a80      	ldr	r2, [pc, #512]	@ (8003d60 <HAL_I2C_Init+0x278>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	bf94      	ite	ls
 8003b64:	2301      	movls	r3, #1
 8003b66:	2300      	movhi	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e006      	b.n	8003b7a <HAL_I2C_Init+0x92>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4a7d      	ldr	r2, [pc, #500]	@ (8003d64 <HAL_I2C_Init+0x27c>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	bf94      	ite	ls
 8003b74:	2301      	movls	r3, #1
 8003b76:	2300      	movhi	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e0e7      	b.n	8003d52 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4a78      	ldr	r2, [pc, #480]	@ (8003d68 <HAL_I2C_Init+0x280>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	0c9b      	lsrs	r3, r3, #18
 8003b8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4a6a      	ldr	r2, [pc, #424]	@ (8003d5c <HAL_I2C_Init+0x274>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d802      	bhi.n	8003bbc <HAL_I2C_Init+0xd4>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	e009      	b.n	8003bd0 <HAL_I2C_Init+0xe8>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bc2:	fb02 f303 	mul.w	r3, r2, r3
 8003bc6:	4a69      	ldr	r2, [pc, #420]	@ (8003d6c <HAL_I2C_Init+0x284>)
 8003bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bcc:	099b      	lsrs	r3, r3, #6
 8003bce:	3301      	adds	r3, #1
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	430b      	orrs	r3, r1
 8003bd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003be2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	495c      	ldr	r1, [pc, #368]	@ (8003d5c <HAL_I2C_Init+0x274>)
 8003bec:	428b      	cmp	r3, r1
 8003bee:	d819      	bhi.n	8003c24 <HAL_I2C_Init+0x13c>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1e59      	subs	r1, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bfe:	1c59      	adds	r1, r3, #1
 8003c00:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c04:	400b      	ands	r3, r1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00a      	beq.n	8003c20 <HAL_I2C_Init+0x138>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	1e59      	subs	r1, r3, #1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	005b      	lsls	r3, r3, #1
 8003c14:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c18:	3301      	adds	r3, #1
 8003c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c1e:	e051      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003c20:	2304      	movs	r3, #4
 8003c22:	e04f      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d111      	bne.n	8003c50 <HAL_I2C_Init+0x168>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	1e58      	subs	r0, r3, #1
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6859      	ldr	r1, [r3, #4]
 8003c34:	460b      	mov	r3, r1
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	440b      	add	r3, r1
 8003c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	bf0c      	ite	eq
 8003c48:	2301      	moveq	r3, #1
 8003c4a:	2300      	movne	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	e012      	b.n	8003c76 <HAL_I2C_Init+0x18e>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	1e58      	subs	r0, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6859      	ldr	r1, [r3, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	0099      	lsls	r1, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <HAL_I2C_Init+0x196>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e022      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10e      	bne.n	8003ca4 <HAL_I2C_Init+0x1bc>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	1e58      	subs	r0, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6859      	ldr	r1, [r3, #4]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	440b      	add	r3, r1
 8003c94:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c98:	3301      	adds	r3, #1
 8003c9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ca2:	e00f      	b.n	8003cc4 <HAL_I2C_Init+0x1dc>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	1e58      	subs	r0, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6859      	ldr	r1, [r3, #4]
 8003cac:	460b      	mov	r3, r1
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	0099      	lsls	r1, r3, #2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cba:	3301      	adds	r3, #1
 8003cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	6809      	ldr	r1, [r1, #0]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69da      	ldr	r2, [r3, #28]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003cf2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6911      	ldr	r1, [r2, #16]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	68d2      	ldr	r2, [r2, #12]
 8003cfe:	4311      	orrs	r1, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
 8003d04:	430b      	orrs	r3, r1
 8003d06:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695a      	ldr	r2, [r3, #20]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0201 	orr.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	000186a0 	.word	0x000186a0
 8003d60:	001e847f 	.word	0x001e847f
 8003d64:	003d08ff 	.word	0x003d08ff
 8003d68:	431bde83 	.word	0x431bde83
 8003d6c:	10624dd3 	.word	0x10624dd3

08003d70 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e128      	b.n	8003fd4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d109      	bne.n	8003da2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a90      	ldr	r2, [pc, #576]	@ (8003fdc <HAL_I2S_Init+0x26c>)
 8003d9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f7fc ffc3 	bl	8000d28 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2202      	movs	r2, #2
 8003da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6812      	ldr	r2, [r2, #0]
 8003db4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003db8:	f023 030f 	bic.w	r3, r3, #15
 8003dbc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d060      	beq.n	8003e90 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d102      	bne.n	8003ddc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003dd6:	2310      	movs	r3, #16
 8003dd8:	617b      	str	r3, [r7, #20]
 8003dda:	e001      	b.n	8003de0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003ddc:	2320      	movs	r3, #32
 8003dde:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b20      	cmp	r3, #32
 8003de6:	d802      	bhi.n	8003dee <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003dee:	2001      	movs	r0, #1
 8003df0:	f001 f9c4 	bl	800517c <HAL_RCCEx_GetPeriphCLKFreq>
 8003df4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dfe:	d125      	bne.n	8003e4c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d010      	beq.n	8003e2a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e12:	4613      	mov	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	4413      	add	r3, r2
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e24:	3305      	adds	r3, #5
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	e01f      	b.n	8003e6a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e34:	4613      	mov	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e46:	3305      	adds	r3, #5
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	e00e      	b.n	8003e6a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e66:	3305      	adds	r3, #5
 8003e68:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	4a5c      	ldr	r2, [pc, #368]	@ (8003fe0 <HAL_I2S_Init+0x270>)
 8003e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e72:	08db      	lsrs	r3, r3, #3
 8003e74:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	085b      	lsrs	r3, r3, #1
 8003e86:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	021b      	lsls	r3, r3, #8
 8003e8c:	61bb      	str	r3, [r7, #24]
 8003e8e:	e003      	b.n	8003e98 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003e90:	2302      	movs	r3, #2
 8003e92:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d902      	bls.n	8003ea4 <HAL_I2S_Init+0x134>
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	2bff      	cmp	r3, #255	@ 0xff
 8003ea2:	d907      	bls.n	8003eb4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea8:	f043 0210 	orr.w	r2, r3, #16
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e08f      	b.n	8003fd4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691a      	ldr	r2, [r3, #16]
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	ea42 0103 	orr.w	r1, r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69fa      	ldr	r2, [r7, #28]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ed2:	f023 030f 	bic.w	r3, r3, #15
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6851      	ldr	r1, [r2, #4]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	6892      	ldr	r2, [r2, #8]
 8003ede:	4311      	orrs	r1, r2
 8003ee0:	687a      	ldr	r2, [r7, #4]
 8003ee2:	68d2      	ldr	r2, [r2, #12]
 8003ee4:	4311      	orrs	r1, r2
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6992      	ldr	r2, [r2, #24]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	431a      	orrs	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ef6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d161      	bne.n	8003fc4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a38      	ldr	r2, [pc, #224]	@ (8003fe4 <HAL_I2S_Init+0x274>)
 8003f04:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a37      	ldr	r2, [pc, #220]	@ (8003fe8 <HAL_I2S_Init+0x278>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d101      	bne.n	8003f14 <HAL_I2S_Init+0x1a4>
 8003f10:	4b36      	ldr	r3, [pc, #216]	@ (8003fec <HAL_I2S_Init+0x27c>)
 8003f12:	e001      	b.n	8003f18 <HAL_I2S_Init+0x1a8>
 8003f14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6812      	ldr	r2, [r2, #0]
 8003f1e:	4932      	ldr	r1, [pc, #200]	@ (8003fe8 <HAL_I2S_Init+0x278>)
 8003f20:	428a      	cmp	r2, r1
 8003f22:	d101      	bne.n	8003f28 <HAL_I2S_Init+0x1b8>
 8003f24:	4a31      	ldr	r2, [pc, #196]	@ (8003fec <HAL_I2S_Init+0x27c>)
 8003f26:	e001      	b.n	8003f2c <HAL_I2S_Init+0x1bc>
 8003f28:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003f2c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003f30:	f023 030f 	bic.w	r3, r3, #15
 8003f34:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a2b      	ldr	r2, [pc, #172]	@ (8003fe8 <HAL_I2S_Init+0x278>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d101      	bne.n	8003f44 <HAL_I2S_Init+0x1d4>
 8003f40:	4b2a      	ldr	r3, [pc, #168]	@ (8003fec <HAL_I2S_Init+0x27c>)
 8003f42:	e001      	b.n	8003f48 <HAL_I2S_Init+0x1d8>
 8003f44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f48:	2202      	movs	r2, #2
 8003f4a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a25      	ldr	r2, [pc, #148]	@ (8003fe8 <HAL_I2S_Init+0x278>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d101      	bne.n	8003f5a <HAL_I2S_Init+0x1ea>
 8003f56:	4b25      	ldr	r3, [pc, #148]	@ (8003fec <HAL_I2S_Init+0x27c>)
 8003f58:	e001      	b.n	8003f5e <HAL_I2S_Init+0x1ee>
 8003f5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f6a:	d003      	beq.n	8003f74 <HAL_I2S_Init+0x204>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d103      	bne.n	8003f7c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003f74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	e001      	b.n	8003f80 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f94:	4313      	orrs	r3, r2
 8003f96:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	897b      	ldrh	r3, [r7, #10]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003fac:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8003fe8 <HAL_I2S_Init+0x278>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d101      	bne.n	8003fbc <HAL_I2S_Init+0x24c>
 8003fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003fec <HAL_I2S_Init+0x27c>)
 8003fba:	e001      	b.n	8003fc0 <HAL_I2S_Init+0x250>
 8003fbc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fc0:	897a      	ldrh	r2, [r7, #10]
 8003fc2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3720      	adds	r7, #32
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	080040e7 	.word	0x080040e7
 8003fe0:	cccccccd 	.word	0xcccccccd
 8003fe4:	080041fd 	.word	0x080041fd
 8003fe8:	40003800 	.word	0x40003800
 8003fec:	40003400 	.word	0x40003400

08003ff0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	881a      	ldrh	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	1c9a      	adds	r2, r3, #2
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10e      	bne.n	8004080 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004070:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff ffb8 	bl	8003ff0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004080:	bf00      	nop
 8004082:	3708      	adds	r7, #8
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409a:	b292      	uxth	r2, r2
 800409c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a2:	1c9a      	adds	r2, r3, #2
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	3b01      	subs	r3, #1
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10e      	bne.n	80040de <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040ce:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7ff ff93 	bl	8004004 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80040de:	bf00      	nop
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b086      	sub	sp, #24
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d13a      	bne.n	8004178 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b01      	cmp	r3, #1
 800410a:	d109      	bne.n	8004120 <I2S_IRQHandler+0x3a>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004116:	2b40      	cmp	r3, #64	@ 0x40
 8004118:	d102      	bne.n	8004120 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff ffb4 	bl	8004088 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004126:	2b40      	cmp	r3, #64	@ 0x40
 8004128:	d126      	bne.n	8004178 <I2S_IRQHandler+0x92>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b20      	cmp	r3, #32
 8004136:	d11f      	bne.n	8004178 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004146:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	613b      	str	r3, [r7, #16]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	613b      	str	r3, [r7, #16]
 800415c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f043 0202 	orr.w	r2, r3, #2
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7ff ff50 	bl	8004018 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b03      	cmp	r3, #3
 8004182:	d136      	bne.n	80041f2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b02      	cmp	r3, #2
 800418c:	d109      	bne.n	80041a2 <I2S_IRQHandler+0xbc>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004198:	2b80      	cmp	r3, #128	@ 0x80
 800419a:	d102      	bne.n	80041a2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff ff45 	bl	800402c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b08      	cmp	r3, #8
 80041aa:	d122      	bne.n	80041f2 <I2S_IRQHandler+0x10c>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f003 0320 	and.w	r3, r3, #32
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d11b      	bne.n	80041f2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041c8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80041ca:	2300      	movs	r3, #0
 80041cc:	60fb      	str	r3, [r7, #12]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	60fb      	str	r3, [r7, #12]
 80041d6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e4:	f043 0204 	orr.w	r2, r3, #4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f7ff ff13 	bl	8004018 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041f2:	bf00      	nop
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
	...

080041fc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a92      	ldr	r2, [pc, #584]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d101      	bne.n	800421a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004216:	4b92      	ldr	r3, [pc, #584]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004218:	e001      	b.n	800421e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800421a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a8b      	ldr	r2, [pc, #556]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d101      	bne.n	8004238 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004234:	4b8a      	ldr	r3, [pc, #552]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004236:	e001      	b.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004238:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004248:	d004      	beq.n	8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	f040 8099 	bne.w	8004386 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b02      	cmp	r3, #2
 800425c:	d107      	bne.n	800426e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 f925 	bl	80044b8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b01      	cmp	r3, #1
 8004276:	d107      	bne.n	8004288 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f9c8 	bl	8004618 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800428e:	2b40      	cmp	r3, #64	@ 0x40
 8004290:	d13a      	bne.n	8004308 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f003 0320 	and.w	r3, r3, #32
 8004298:	2b00      	cmp	r3, #0
 800429a:	d035      	beq.n	8004308 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a6e      	ldr	r2, [pc, #440]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d101      	bne.n	80042aa <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80042a6:	4b6e      	ldr	r3, [pc, #440]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042a8:	e001      	b.n	80042ae <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80042aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4969      	ldr	r1, [pc, #420]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042b6:	428b      	cmp	r3, r1
 80042b8:	d101      	bne.n	80042be <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80042ba:	4b69      	ldr	r3, [pc, #420]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042bc:	e001      	b.n	80042c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80042be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042c2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042c6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042d6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80042d8:	2300      	movs	r3, #0
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	60fb      	str	r3, [r7, #12]
 80042ec:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	f043 0202 	orr.w	r2, r3, #2
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff fe88 	bl	8004018 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b08      	cmp	r3, #8
 8004310:	f040 80c3 	bne.w	800449a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f003 0320 	and.w	r3, r3, #32
 800431a:	2b00      	cmp	r3, #0
 800431c:	f000 80bd 	beq.w	800449a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800432e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a49      	ldr	r2, [pc, #292]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d101      	bne.n	800433e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800433a:	4b49      	ldr	r3, [pc, #292]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800433c:	e001      	b.n	8004342 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800433e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4944      	ldr	r1, [pc, #272]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800434a:	428b      	cmp	r3, r1
 800434c:	d101      	bne.n	8004352 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800434e:	4b44      	ldr	r3, [pc, #272]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004350:	e001      	b.n	8004356 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004352:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004356:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800435a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800435c:	2300      	movs	r3, #0
 800435e:	60bb      	str	r3, [r7, #8]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	60bb      	str	r3, [r7, #8]
 8004368:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004376:	f043 0204 	orr.w	r2, r3, #4
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7ff fe4a 	bl	8004018 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004384:	e089      	b.n	800449a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b02      	cmp	r3, #2
 800438e:	d107      	bne.n	80043a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f8be 	bl	800451c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d107      	bne.n	80043ba <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f8fd 	bl	80045b4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c0:	2b40      	cmp	r3, #64	@ 0x40
 80043c2:	d12f      	bne.n	8004424 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f003 0320 	and.w	r3, r3, #32
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d02a      	beq.n	8004424 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043dc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1e      	ldr	r2, [pc, #120]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d101      	bne.n	80043ec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80043e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043ea:	e001      	b.n	80043f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80043ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043f0:	685a      	ldr	r2, [r3, #4]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4919      	ldr	r1, [pc, #100]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043f8:	428b      	cmp	r3, r1
 80043fa:	d101      	bne.n	8004400 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80043fc:	4b18      	ldr	r3, [pc, #96]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043fe:	e001      	b.n	8004404 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004400:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004404:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004408:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	f043 0202 	orr.w	r2, r3, #2
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f7ff fdfa 	bl	8004018 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	f003 0308 	and.w	r3, r3, #8
 800442a:	2b08      	cmp	r3, #8
 800442c:	d136      	bne.n	800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f003 0320 	and.w	r3, r3, #32
 8004434:	2b00      	cmp	r3, #0
 8004436:	d031      	beq.n	800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a07      	ldr	r2, [pc, #28]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d101      	bne.n	8004446 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004442:	4b07      	ldr	r3, [pc, #28]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004444:	e001      	b.n	800444a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004446:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4902      	ldr	r1, [pc, #8]	@ (800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004452:	428b      	cmp	r3, r1
 8004454:	d106      	bne.n	8004464 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004456:	4b02      	ldr	r3, [pc, #8]	@ (8004460 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004458:	e006      	b.n	8004468 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800445a:	bf00      	nop
 800445c:	40003800 	.word	0x40003800
 8004460:	40003400 	.word	0x40003400
 8004464:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004468:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800446c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800447c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448a:	f043 0204 	orr.w	r2, r3, #4
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7ff fdc0 	bl	8004018 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004498:	e000      	b.n	800449c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800449a:	bf00      	nop
}
 800449c:	bf00      	nop
 800449e:	3720      	adds	r7, #32
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	1c99      	adds	r1, r3, #2
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6251      	str	r1, [r2, #36]	@ 0x24
 80044ca:	881a      	ldrh	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	b29a      	uxth	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d113      	bne.n	8004512 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80044f8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044fe:	b29b      	uxth	r3, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	d106      	bne.n	8004512 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7ff ffc9 	bl	80044a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
	...

0800451c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	1c99      	adds	r1, r3, #2
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	6251      	str	r1, [r2, #36]	@ 0x24
 800452e:	8819      	ldrh	r1, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a1d      	ldr	r2, [pc, #116]	@ (80045ac <I2SEx_TxISR_I2SExt+0x90>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d101      	bne.n	800453e <I2SEx_TxISR_I2SExt+0x22>
 800453a:	4b1d      	ldr	r3, [pc, #116]	@ (80045b0 <I2SEx_TxISR_I2SExt+0x94>)
 800453c:	e001      	b.n	8004542 <I2SEx_TxISR_I2SExt+0x26>
 800453e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004542:	460a      	mov	r2, r1
 8004544:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454a:	b29b      	uxth	r3, r3
 800454c:	3b01      	subs	r3, #1
 800454e:	b29a      	uxth	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004558:	b29b      	uxth	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d121      	bne.n	80045a2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a12      	ldr	r2, [pc, #72]	@ (80045ac <I2SEx_TxISR_I2SExt+0x90>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d101      	bne.n	800456c <I2SEx_TxISR_I2SExt+0x50>
 8004568:	4b11      	ldr	r3, [pc, #68]	@ (80045b0 <I2SEx_TxISR_I2SExt+0x94>)
 800456a:	e001      	b.n	8004570 <I2SEx_TxISR_I2SExt+0x54>
 800456c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	490d      	ldr	r1, [pc, #52]	@ (80045ac <I2SEx_TxISR_I2SExt+0x90>)
 8004578:	428b      	cmp	r3, r1
 800457a:	d101      	bne.n	8004580 <I2SEx_TxISR_I2SExt+0x64>
 800457c:	4b0c      	ldr	r3, [pc, #48]	@ (80045b0 <I2SEx_TxISR_I2SExt+0x94>)
 800457e:	e001      	b.n	8004584 <I2SEx_TxISR_I2SExt+0x68>
 8004580:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004584:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004588:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800458e:	b29b      	uxth	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d106      	bne.n	80045a2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7ff ff81 	bl	80044a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045a2:	bf00      	nop
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40003800 	.word	0x40003800
 80045b0:	40003400 	.word	0x40003400

080045b4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68d8      	ldr	r0, [r3, #12]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c6:	1c99      	adds	r1, r3, #2
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80045cc:	b282      	uxth	r2, r0
 80045ce:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	3b01      	subs	r3, #1
 80045d8:	b29a      	uxth	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d113      	bne.n	8004610 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80045f6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d106      	bne.n	8004610 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7ff ff4a 	bl	80044a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004610:	bf00      	nop
 8004612:	3708      	adds	r7, #8
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a20      	ldr	r2, [pc, #128]	@ (80046a8 <I2SEx_RxISR_I2SExt+0x90>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d101      	bne.n	800462e <I2SEx_RxISR_I2SExt+0x16>
 800462a:	4b20      	ldr	r3, [pc, #128]	@ (80046ac <I2SEx_RxISR_I2SExt+0x94>)
 800462c:	e001      	b.n	8004632 <I2SEx_RxISR_I2SExt+0x1a>
 800462e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004632:	68d8      	ldr	r0, [r3, #12]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004638:	1c99      	adds	r1, r3, #2
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800463e:	b282      	uxth	r2, r0
 8004640:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d121      	bne.n	800469e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a12      	ldr	r2, [pc, #72]	@ (80046a8 <I2SEx_RxISR_I2SExt+0x90>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d101      	bne.n	8004668 <I2SEx_RxISR_I2SExt+0x50>
 8004664:	4b11      	ldr	r3, [pc, #68]	@ (80046ac <I2SEx_RxISR_I2SExt+0x94>)
 8004666:	e001      	b.n	800466c <I2SEx_RxISR_I2SExt+0x54>
 8004668:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	490d      	ldr	r1, [pc, #52]	@ (80046a8 <I2SEx_RxISR_I2SExt+0x90>)
 8004674:	428b      	cmp	r3, r1
 8004676:	d101      	bne.n	800467c <I2SEx_RxISR_I2SExt+0x64>
 8004678:	4b0c      	ldr	r3, [pc, #48]	@ (80046ac <I2SEx_RxISR_I2SExt+0x94>)
 800467a:	e001      	b.n	8004680 <I2SEx_RxISR_I2SExt+0x68>
 800467c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004680:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004684:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d106      	bne.n	800469e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7ff ff03 	bl	80044a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800469e:	bf00      	nop
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	40003800 	.word	0x40003800
 80046ac:	40003400 	.word	0x40003400

080046b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e267      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0301 	and.w	r3, r3, #1
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d075      	beq.n	80047ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046ce:	4b88      	ldr	r3, [pc, #544]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f003 030c 	and.w	r3, r3, #12
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	d00c      	beq.n	80046f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046da:	4b85      	ldr	r3, [pc, #532]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d112      	bne.n	800470c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046e6:	4b82      	ldr	r3, [pc, #520]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046f2:	d10b      	bne.n	800470c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046f4:	4b7e      	ldr	r3, [pc, #504]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d05b      	beq.n	80047b8 <HAL_RCC_OscConfig+0x108>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d157      	bne.n	80047b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e242      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004714:	d106      	bne.n	8004724 <HAL_RCC_OscConfig+0x74>
 8004716:	4b76      	ldr	r3, [pc, #472]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a75      	ldr	r2, [pc, #468]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800471c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	e01d      	b.n	8004760 <HAL_RCC_OscConfig+0xb0>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800472c:	d10c      	bne.n	8004748 <HAL_RCC_OscConfig+0x98>
 800472e:	4b70      	ldr	r3, [pc, #448]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a6f      	ldr	r2, [pc, #444]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004734:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	4b6d      	ldr	r3, [pc, #436]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a6c      	ldr	r2, [pc, #432]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	e00b      	b.n	8004760 <HAL_RCC_OscConfig+0xb0>
 8004748:	4b69      	ldr	r3, [pc, #420]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a68      	ldr	r2, [pc, #416]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800474e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004752:	6013      	str	r3, [r2, #0]
 8004754:	4b66      	ldr	r3, [pc, #408]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a65      	ldr	r2, [pc, #404]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800475a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800475e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d013      	beq.n	8004790 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004768:	f7fc fd92 	bl	8001290 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004770:	f7fc fd8e 	bl	8001290 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b64      	cmp	r3, #100	@ 0x64
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e207      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004782:	4b5b      	ldr	r3, [pc, #364]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0f0      	beq.n	8004770 <HAL_RCC_OscConfig+0xc0>
 800478e:	e014      	b.n	80047ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004790:	f7fc fd7e 	bl	8001290 <HAL_GetTick>
 8004794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004796:	e008      	b.n	80047aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004798:	f7fc fd7a 	bl	8001290 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b64      	cmp	r3, #100	@ 0x64
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e1f3      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047aa:	4b51      	ldr	r3, [pc, #324]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0xe8>
 80047b6:	e000      	b.n	80047ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d063      	beq.n	800488e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047c6:	4b4a      	ldr	r3, [pc, #296]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 030c 	and.w	r3, r3, #12
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00b      	beq.n	80047ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047d2:	4b47      	ldr	r3, [pc, #284]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047da:	2b08      	cmp	r3, #8
 80047dc:	d11c      	bne.n	8004818 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047de:	4b44      	ldr	r3, [pc, #272]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d116      	bne.n	8004818 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ea:	4b41      	ldr	r3, [pc, #260]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d005      	beq.n	8004802 <HAL_RCC_OscConfig+0x152>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d001      	beq.n	8004802 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e1c7      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004802:	4b3b      	ldr	r3, [pc, #236]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	00db      	lsls	r3, r3, #3
 8004810:	4937      	ldr	r1, [pc, #220]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004812:	4313      	orrs	r3, r2
 8004814:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004816:	e03a      	b.n	800488e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d020      	beq.n	8004862 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004820:	4b34      	ldr	r3, [pc, #208]	@ (80048f4 <HAL_RCC_OscConfig+0x244>)
 8004822:	2201      	movs	r2, #1
 8004824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004826:	f7fc fd33 	bl	8001290 <HAL_GetTick>
 800482a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800482c:	e008      	b.n	8004840 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800482e:	f7fc fd2f 	bl	8001290 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b02      	cmp	r3, #2
 800483a:	d901      	bls.n	8004840 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e1a8      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004840:	4b2b      	ldr	r3, [pc, #172]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0f0      	beq.n	800482e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800484c:	4b28      	ldr	r3, [pc, #160]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	00db      	lsls	r3, r3, #3
 800485a:	4925      	ldr	r1, [pc, #148]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 800485c:	4313      	orrs	r3, r2
 800485e:	600b      	str	r3, [r1, #0]
 8004860:	e015      	b.n	800488e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004862:	4b24      	ldr	r3, [pc, #144]	@ (80048f4 <HAL_RCC_OscConfig+0x244>)
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004868:	f7fc fd12 	bl	8001290 <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004870:	f7fc fd0e 	bl	8001290 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e187      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004882:	4b1b      	ldr	r3, [pc, #108]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f0      	bne.n	8004870 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0308 	and.w	r3, r3, #8
 8004896:	2b00      	cmp	r3, #0
 8004898:	d036      	beq.n	8004908 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d016      	beq.n	80048d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048a2:	4b15      	ldr	r3, [pc, #84]	@ (80048f8 <HAL_RCC_OscConfig+0x248>)
 80048a4:	2201      	movs	r2, #1
 80048a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a8:	f7fc fcf2 	bl	8001290 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048b0:	f7fc fcee 	bl	8001290 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e167      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048c2:	4b0b      	ldr	r3, [pc, #44]	@ (80048f0 <HAL_RCC_OscConfig+0x240>)
 80048c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d0f0      	beq.n	80048b0 <HAL_RCC_OscConfig+0x200>
 80048ce:	e01b      	b.n	8004908 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048d0:	4b09      	ldr	r3, [pc, #36]	@ (80048f8 <HAL_RCC_OscConfig+0x248>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048d6:	f7fc fcdb 	bl	8001290 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048dc:	e00e      	b.n	80048fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048de:	f7fc fcd7 	bl	8001290 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d907      	bls.n	80048fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e150      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
 80048f0:	40023800 	.word	0x40023800
 80048f4:	42470000 	.word	0x42470000
 80048f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048fc:	4b88      	ldr	r3, [pc, #544]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80048fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1ea      	bne.n	80048de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 8097 	beq.w	8004a44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004916:	2300      	movs	r3, #0
 8004918:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800491a:	4b81      	ldr	r3, [pc, #516]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10f      	bne.n	8004946 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004926:	2300      	movs	r3, #0
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	4b7d      	ldr	r3, [pc, #500]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 800492c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492e:	4a7c      	ldr	r2, [pc, #496]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004934:	6413      	str	r3, [r2, #64]	@ 0x40
 8004936:	4b7a      	ldr	r3, [pc, #488]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800493e:	60bb      	str	r3, [r7, #8]
 8004940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004942:	2301      	movs	r3, #1
 8004944:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004946:	4b77      	ldr	r3, [pc, #476]	@ (8004b24 <HAL_RCC_OscConfig+0x474>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800494e:	2b00      	cmp	r3, #0
 8004950:	d118      	bne.n	8004984 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004952:	4b74      	ldr	r3, [pc, #464]	@ (8004b24 <HAL_RCC_OscConfig+0x474>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a73      	ldr	r2, [pc, #460]	@ (8004b24 <HAL_RCC_OscConfig+0x474>)
 8004958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800495c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800495e:	f7fc fc97 	bl	8001290 <HAL_GetTick>
 8004962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004964:	e008      	b.n	8004978 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004966:	f7fc fc93 	bl	8001290 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e10c      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004978:	4b6a      	ldr	r3, [pc, #424]	@ (8004b24 <HAL_RCC_OscConfig+0x474>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004980:	2b00      	cmp	r3, #0
 8004982:	d0f0      	beq.n	8004966 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d106      	bne.n	800499a <HAL_RCC_OscConfig+0x2ea>
 800498c:	4b64      	ldr	r3, [pc, #400]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 800498e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004990:	4a63      	ldr	r2, [pc, #396]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004992:	f043 0301 	orr.w	r3, r3, #1
 8004996:	6713      	str	r3, [r2, #112]	@ 0x70
 8004998:	e01c      	b.n	80049d4 <HAL_RCC_OscConfig+0x324>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	2b05      	cmp	r3, #5
 80049a0:	d10c      	bne.n	80049bc <HAL_RCC_OscConfig+0x30c>
 80049a2:	4b5f      	ldr	r3, [pc, #380]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a6:	4a5e      	ldr	r2, [pc, #376]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049a8:	f043 0304 	orr.w	r3, r3, #4
 80049ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ae:	4b5c      	ldr	r3, [pc, #368]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b2:	4a5b      	ldr	r2, [pc, #364]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ba:	e00b      	b.n	80049d4 <HAL_RCC_OscConfig+0x324>
 80049bc:	4b58      	ldr	r3, [pc, #352]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c0:	4a57      	ldr	r2, [pc, #348]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049c2:	f023 0301 	bic.w	r3, r3, #1
 80049c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80049c8:	4b55      	ldr	r3, [pc, #340]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049cc:	4a54      	ldr	r2, [pc, #336]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049ce:	f023 0304 	bic.w	r3, r3, #4
 80049d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d015      	beq.n	8004a08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049dc:	f7fc fc58 	bl	8001290 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049e2:	e00a      	b.n	80049fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049e4:	f7fc fc54 	bl	8001290 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e0cb      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fa:	4b49      	ldr	r3, [pc, #292]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 80049fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0ee      	beq.n	80049e4 <HAL_RCC_OscConfig+0x334>
 8004a06:	e014      	b.n	8004a32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a08:	f7fc fc42 	bl	8001290 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a0e:	e00a      	b.n	8004a26 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a10:	f7fc fc3e 	bl	8001290 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e0b5      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a26:	4b3e      	ldr	r3, [pc, #248]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1ee      	bne.n	8004a10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a32:	7dfb      	ldrb	r3, [r7, #23]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d105      	bne.n	8004a44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a38:	4b39      	ldr	r3, [pc, #228]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3c:	4a38      	ldr	r2, [pc, #224]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80a1 	beq.w	8004b90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a4e:	4b34      	ldr	r3, [pc, #208]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 030c 	and.w	r3, r3, #12
 8004a56:	2b08      	cmp	r3, #8
 8004a58:	d05c      	beq.n	8004b14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d141      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a62:	4b31      	ldr	r3, [pc, #196]	@ (8004b28 <HAL_RCC_OscConfig+0x478>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a68:	f7fc fc12 	bl	8001290 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a70:	f7fc fc0e 	bl	8001290 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e087      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a82:	4b27      	ldr	r3, [pc, #156]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1f0      	bne.n	8004a70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	69da      	ldr	r2, [r3, #28]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9c:	019b      	lsls	r3, r3, #6
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa4:	085b      	lsrs	r3, r3, #1
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	041b      	lsls	r3, r3, #16
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab0:	061b      	lsls	r3, r3, #24
 8004ab2:	491b      	ldr	r1, [pc, #108]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b28 <HAL_RCC_OscConfig+0x478>)
 8004aba:	2201      	movs	r2, #1
 8004abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abe:	f7fc fbe7 	bl	8001290 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac6:	f7fc fbe3 	bl	8001290 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e05c      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ad8:	4b11      	ldr	r3, [pc, #68]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d0f0      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x416>
 8004ae4:	e054      	b.n	8004b90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ae6:	4b10      	ldr	r3, [pc, #64]	@ (8004b28 <HAL_RCC_OscConfig+0x478>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aec:	f7fc fbd0 	bl	8001290 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af4:	f7fc fbcc 	bl	8001290 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e045      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b06:	4b06      	ldr	r3, [pc, #24]	@ (8004b20 <HAL_RCC_OscConfig+0x470>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1f0      	bne.n	8004af4 <HAL_RCC_OscConfig+0x444>
 8004b12:	e03d      	b.n	8004b90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d107      	bne.n	8004b2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e038      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
 8004b20:	40023800 	.word	0x40023800
 8004b24:	40007000 	.word	0x40007000
 8004b28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004b9c <HAL_RCC_OscConfig+0x4ec>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d028      	beq.n	8004b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d121      	bne.n	8004b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d11a      	bne.n	8004b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d111      	bne.n	8004b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	085b      	lsrs	r3, r3, #1
 8004b74:	3b01      	subs	r3, #1
 8004b76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d107      	bne.n	8004b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d001      	beq.n	8004b90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e000      	b.n	8004b92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40023800 	.word	0x40023800

08004ba0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e0cc      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bb4:	4b68      	ldr	r3, [pc, #416]	@ (8004d58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0307 	and.w	r3, r3, #7
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d90c      	bls.n	8004bdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bc2:	4b65      	ldr	r3, [pc, #404]	@ (8004d58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	b2d2      	uxtb	r2, r2
 8004bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bca:	4b63      	ldr	r3, [pc, #396]	@ (8004d58 <HAL_RCC_ClockConfig+0x1b8>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d001      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e0b8      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d020      	beq.n	8004c2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bf4:	4b59      	ldr	r3, [pc, #356]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	4a58      	ldr	r2, [pc, #352]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004bfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c0c:	4b53      	ldr	r3, [pc, #332]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4a52      	ldr	r2, [pc, #328]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c18:	4b50      	ldr	r3, [pc, #320]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	494d      	ldr	r1, [pc, #308]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d044      	beq.n	8004cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d107      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c3e:	4b47      	ldr	r3, [pc, #284]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d119      	bne.n	8004c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e07f      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d003      	beq.n	8004c5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c5a:	2b03      	cmp	r3, #3
 8004c5c:	d107      	bne.n	8004c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d109      	bne.n	8004c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e06f      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e067      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c7e:	4b37      	ldr	r3, [pc, #220]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f023 0203 	bic.w	r2, r3, #3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	4934      	ldr	r1, [pc, #208]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c90:	f7fc fafe 	bl	8001290 <HAL_GetTick>
 8004c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c96:	e00a      	b.n	8004cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c98:	f7fc fafa 	bl	8001290 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e04f      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cae:	4b2b      	ldr	r3, [pc, #172]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f003 020c 	and.w	r2, r3, #12
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d1eb      	bne.n	8004c98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004cc0:	4b25      	ldr	r3, [pc, #148]	@ (8004d58 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d20c      	bcs.n	8004ce8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cce:	4b22      	ldr	r3, [pc, #136]	@ (8004d58 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	b2d2      	uxtb	r2, r2
 8004cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b20      	ldr	r3, [pc, #128]	@ (8004d58 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e032      	b.n	8004d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0304 	and.w	r3, r3, #4
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cf4:	4b19      	ldr	r3, [pc, #100]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	4916      	ldr	r1, [pc, #88]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0308 	and.w	r3, r3, #8
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d009      	beq.n	8004d26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d12:	4b12      	ldr	r3, [pc, #72]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	490e      	ldr	r1, [pc, #56]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d26:	f000 f821 	bl	8004d6c <HAL_RCC_GetSysClockFreq>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d5c <HAL_RCC_ClockConfig+0x1bc>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	091b      	lsrs	r3, r3, #4
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	490a      	ldr	r1, [pc, #40]	@ (8004d60 <HAL_RCC_ClockConfig+0x1c0>)
 8004d38:	5ccb      	ldrb	r3, [r1, r3]
 8004d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3e:	4a09      	ldr	r2, [pc, #36]	@ (8004d64 <HAL_RCC_ClockConfig+0x1c4>)
 8004d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d42:	4b09      	ldr	r3, [pc, #36]	@ (8004d68 <HAL_RCC_ClockConfig+0x1c8>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fc fa5e 	bl	8001208 <HAL_InitTick>

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	40023c00 	.word	0x40023c00
 8004d5c:	40023800 	.word	0x40023800
 8004d60:	0800a6dc 	.word	0x0800a6dc
 8004d64:	20000000 	.word	0x20000000
 8004d68:	20000004 	.word	0x20000004

08004d6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d70:	b094      	sub	sp, #80	@ 0x50
 8004d72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d84:	4b79      	ldr	r3, [pc, #484]	@ (8004f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 030c 	and.w	r3, r3, #12
 8004d8c:	2b08      	cmp	r3, #8
 8004d8e:	d00d      	beq.n	8004dac <HAL_RCC_GetSysClockFreq+0x40>
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	f200 80e1 	bhi.w	8004f58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d002      	beq.n	8004da0 <HAL_RCC_GetSysClockFreq+0x34>
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d003      	beq.n	8004da6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004d9e:	e0db      	b.n	8004f58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004da0:	4b73      	ldr	r3, [pc, #460]	@ (8004f70 <HAL_RCC_GetSysClockFreq+0x204>)
 8004da2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004da4:	e0db      	b.n	8004f5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004da6:	4b73      	ldr	r3, [pc, #460]	@ (8004f74 <HAL_RCC_GetSysClockFreq+0x208>)
 8004da8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004daa:	e0d8      	b.n	8004f5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dac:	4b6f      	ldr	r3, [pc, #444]	@ (8004f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004db4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004db6:	4b6d      	ldr	r3, [pc, #436]	@ (8004f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d063      	beq.n	8004e8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dc2:	4b6a      	ldr	r3, [pc, #424]	@ (8004f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	099b      	lsrs	r3, r3, #6
 8004dc8:	2200      	movs	r2, #0
 8004dca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004dcc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004dde:	4622      	mov	r2, r4
 8004de0:	462b      	mov	r3, r5
 8004de2:	f04f 0000 	mov.w	r0, #0
 8004de6:	f04f 0100 	mov.w	r1, #0
 8004dea:	0159      	lsls	r1, r3, #5
 8004dec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004df0:	0150      	lsls	r0, r2, #5
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4621      	mov	r1, r4
 8004df8:	1a51      	subs	r1, r2, r1
 8004dfa:	6139      	str	r1, [r7, #16]
 8004dfc:	4629      	mov	r1, r5
 8004dfe:	eb63 0301 	sbc.w	r3, r3, r1
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	f04f 0200 	mov.w	r2, #0
 8004e08:	f04f 0300 	mov.w	r3, #0
 8004e0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e10:	4659      	mov	r1, fp
 8004e12:	018b      	lsls	r3, r1, #6
 8004e14:	4651      	mov	r1, sl
 8004e16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e1a:	4651      	mov	r1, sl
 8004e1c:	018a      	lsls	r2, r1, #6
 8004e1e:	4651      	mov	r1, sl
 8004e20:	ebb2 0801 	subs.w	r8, r2, r1
 8004e24:	4659      	mov	r1, fp
 8004e26:	eb63 0901 	sbc.w	r9, r3, r1
 8004e2a:	f04f 0200 	mov.w	r2, #0
 8004e2e:	f04f 0300 	mov.w	r3, #0
 8004e32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e3e:	4690      	mov	r8, r2
 8004e40:	4699      	mov	r9, r3
 8004e42:	4623      	mov	r3, r4
 8004e44:	eb18 0303 	adds.w	r3, r8, r3
 8004e48:	60bb      	str	r3, [r7, #8]
 8004e4a:	462b      	mov	r3, r5
 8004e4c:	eb49 0303 	adc.w	r3, r9, r3
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	f04f 0200 	mov.w	r2, #0
 8004e56:	f04f 0300 	mov.w	r3, #0
 8004e5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e5e:	4629      	mov	r1, r5
 8004e60:	024b      	lsls	r3, r1, #9
 8004e62:	4621      	mov	r1, r4
 8004e64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e68:	4621      	mov	r1, r4
 8004e6a:	024a      	lsls	r2, r1, #9
 8004e6c:	4610      	mov	r0, r2
 8004e6e:	4619      	mov	r1, r3
 8004e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e72:	2200      	movs	r2, #0
 8004e74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e7c:	f7fb f9a4 	bl	80001c8 <__aeabi_uldivmod>
 8004e80:	4602      	mov	r2, r0
 8004e82:	460b      	mov	r3, r1
 8004e84:	4613      	mov	r3, r2
 8004e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e88:	e058      	b.n	8004f3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e8a:	4b38      	ldr	r3, [pc, #224]	@ (8004f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	099b      	lsrs	r3, r3, #6
 8004e90:	2200      	movs	r2, #0
 8004e92:	4618      	mov	r0, r3
 8004e94:	4611      	mov	r1, r2
 8004e96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e9a:	623b      	str	r3, [r7, #32]
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ea0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ea4:	4642      	mov	r2, r8
 8004ea6:	464b      	mov	r3, r9
 8004ea8:	f04f 0000 	mov.w	r0, #0
 8004eac:	f04f 0100 	mov.w	r1, #0
 8004eb0:	0159      	lsls	r1, r3, #5
 8004eb2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eb6:	0150      	lsls	r0, r2, #5
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ec2:	4649      	mov	r1, r9
 8004ec4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ec8:	f04f 0200 	mov.w	r2, #0
 8004ecc:	f04f 0300 	mov.w	r3, #0
 8004ed0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ed4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ed8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004edc:	ebb2 040a 	subs.w	r4, r2, sl
 8004ee0:	eb63 050b 	sbc.w	r5, r3, fp
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	f04f 0300 	mov.w	r3, #0
 8004eec:	00eb      	lsls	r3, r5, #3
 8004eee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ef2:	00e2      	lsls	r2, r4, #3
 8004ef4:	4614      	mov	r4, r2
 8004ef6:	461d      	mov	r5, r3
 8004ef8:	4643      	mov	r3, r8
 8004efa:	18e3      	adds	r3, r4, r3
 8004efc:	603b      	str	r3, [r7, #0]
 8004efe:	464b      	mov	r3, r9
 8004f00:	eb45 0303 	adc.w	r3, r5, r3
 8004f04:	607b      	str	r3, [r7, #4]
 8004f06:	f04f 0200 	mov.w	r2, #0
 8004f0a:	f04f 0300 	mov.w	r3, #0
 8004f0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f12:	4629      	mov	r1, r5
 8004f14:	028b      	lsls	r3, r1, #10
 8004f16:	4621      	mov	r1, r4
 8004f18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	028a      	lsls	r2, r1, #10
 8004f20:	4610      	mov	r0, r2
 8004f22:	4619      	mov	r1, r3
 8004f24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f26:	2200      	movs	r2, #0
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	61fa      	str	r2, [r7, #28]
 8004f2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f30:	f7fb f94a 	bl	80001c8 <__aeabi_uldivmod>
 8004f34:	4602      	mov	r2, r0
 8004f36:	460b      	mov	r3, r1
 8004f38:	4613      	mov	r3, r2
 8004f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f6c <HAL_RCC_GetSysClockFreq+0x200>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	0c1b      	lsrs	r3, r3, #16
 8004f42:	f003 0303 	and.w	r3, r3, #3
 8004f46:	3301      	adds	r3, #1
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004f4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f56:	e002      	b.n	8004f5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f58:	4b05      	ldr	r3, [pc, #20]	@ (8004f70 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3750      	adds	r7, #80	@ 0x50
 8004f64:	46bd      	mov	sp, r7
 8004f66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f6a:	bf00      	nop
 8004f6c:	40023800 	.word	0x40023800
 8004f70:	00f42400 	.word	0x00f42400
 8004f74:	007a1200 	.word	0x007a1200

08004f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f7c:	4b03      	ldr	r3, [pc, #12]	@ (8004f8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	20000000 	.word	0x20000000

08004f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f94:	f7ff fff0 	bl	8004f78 <HAL_RCC_GetHCLKFreq>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	4b05      	ldr	r3, [pc, #20]	@ (8004fb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	0a9b      	lsrs	r3, r3, #10
 8004fa0:	f003 0307 	and.w	r3, r3, #7
 8004fa4:	4903      	ldr	r1, [pc, #12]	@ (8004fb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fa6:	5ccb      	ldrb	r3, [r1, r3]
 8004fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	0800a6ec 	.word	0x0800a6ec

08004fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d105      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d035      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004fe0:	4b62      	ldr	r3, [pc, #392]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fe6:	f7fc f953 	bl	8001290 <HAL_GetTick>
 8004fea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fec:	e008      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fee:	f7fc f94f 	bl	8001290 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e0b0      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005000:	4b5b      	ldr	r3, [pc, #364]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1f0      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	019a      	lsls	r2, r3, #6
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	071b      	lsls	r3, r3, #28
 8005018:	4955      	ldr	r1, [pc, #340]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800501a:	4313      	orrs	r3, r2
 800501c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005020:	4b52      	ldr	r3, [pc, #328]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005022:	2201      	movs	r2, #1
 8005024:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005026:	f7fc f933 	bl	8001290 <HAL_GetTick>
 800502a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800502c:	e008      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800502e:	f7fc f92f 	bl	8001290 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	2b02      	cmp	r3, #2
 800503a:	d901      	bls.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e090      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005040:	4b4b      	ldr	r3, [pc, #300]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0f0      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0302 	and.w	r3, r3, #2
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 8083 	beq.w	8005160 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]
 800505e:	4b44      	ldr	r3, [pc, #272]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005062:	4a43      	ldr	r2, [pc, #268]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005068:	6413      	str	r3, [r2, #64]	@ 0x40
 800506a:	4b41      	ldr	r3, [pc, #260]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800506c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005072:	60fb      	str	r3, [r7, #12]
 8005074:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005076:	4b3f      	ldr	r3, [pc, #252]	@ (8005174 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a3e      	ldr	r2, [pc, #248]	@ (8005174 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800507c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005080:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005082:	f7fc f905 	bl	8001290 <HAL_GetTick>
 8005086:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005088:	e008      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800508a:	f7fc f901 	bl	8001290 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e062      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800509c:	4b35      	ldr	r3, [pc, #212]	@ (8005174 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0f0      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050a8:	4b31      	ldr	r3, [pc, #196]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050b0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d02f      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d028      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050c6:	4b2a      	ldr	r3, [pc, #168]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050d0:	4b29      	ldr	r3, [pc, #164]	@ (8005178 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80050d2:	2201      	movs	r2, #1
 80050d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050d6:	4b28      	ldr	r3, [pc, #160]	@ (8005178 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80050dc:	4a24      	ldr	r2, [pc, #144]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80050e2:	4b23      	ldr	r3, [pc, #140]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d114      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80050ee:	f7fc f8cf 	bl	8001290 <HAL_GetTick>
 80050f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050f4:	e00a      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f6:	f7fc f8cb 	bl	8001290 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005104:	4293      	cmp	r3, r2
 8005106:	d901      	bls.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e02a      	b.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800510c:	4b18      	ldr	r3, [pc, #96]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800510e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d0ee      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005120:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005124:	d10d      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005126:	4b12      	ldr	r3, [pc, #72]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005136:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800513a:	490d      	ldr	r1, [pc, #52]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800513c:	4313      	orrs	r3, r2
 800513e:	608b      	str	r3, [r1, #8]
 8005140:	e005      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005142:	4b0b      	ldr	r3, [pc, #44]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	4a0a      	ldr	r2, [pc, #40]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005148:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800514c:	6093      	str	r3, [r2, #8]
 800514e:	4b08      	ldr	r3, [pc, #32]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005150:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800515a:	4905      	ldr	r1, [pc, #20]	@ (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800515c:	4313      	orrs	r3, r2
 800515e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	42470068 	.word	0x42470068
 8005170:	40023800 	.word	0x40023800
 8005174:	40007000 	.word	0x40007000
 8005178:	42470e40 	.word	0x42470e40

0800517c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800517c:	b480      	push	{r7}
 800517e:	b087      	sub	sp, #28
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800518c:	2300      	movs	r3, #0
 800518e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005190:	2300      	movs	r3, #0
 8005192:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b01      	cmp	r3, #1
 8005198:	d13f      	bne.n	800521a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800519a:	4b24      	ldr	r3, [pc, #144]	@ (800522c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051a2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d006      	beq.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051b0:	d12f      	bne.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80051b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005230 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80051b4:	617b      	str	r3, [r7, #20]
          break;
 80051b6:	e02f      	b.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80051b8:	4b1c      	ldr	r3, [pc, #112]	@ (800522c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051c4:	d108      	bne.n	80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80051c6:	4b19      	ldr	r3, [pc, #100]	@ (800522c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051ce:	4a19      	ldr	r2, [pc, #100]	@ (8005234 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80051d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d4:	613b      	str	r3, [r7, #16]
 80051d6:	e007      	b.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80051d8:	4b14      	ldr	r3, [pc, #80]	@ (800522c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051e0:	4a15      	ldr	r2, [pc, #84]	@ (8005238 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80051e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80051e8:	4b10      	ldr	r3, [pc, #64]	@ (800522c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ee:	099b      	lsrs	r3, r3, #6
 80051f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	fb02 f303 	mul.w	r3, r2, r3
 80051fa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80051fc:	4b0b      	ldr	r3, [pc, #44]	@ (800522c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005202:	0f1b      	lsrs	r3, r3, #28
 8005204:	f003 0307 	and.w	r3, r3, #7
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	fbb2 f3f3 	udiv	r3, r2, r3
 800520e:	617b      	str	r3, [r7, #20]
          break;
 8005210:	e002      	b.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	617b      	str	r3, [r7, #20]
          break;
 8005216:	bf00      	nop
        }
      }
      break;
 8005218:	e000      	b.n	800521c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800521a:	bf00      	nop
    }
  }
  return frequency;
 800521c:	697b      	ldr	r3, [r7, #20]
}
 800521e:	4618      	mov	r0, r3
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	40023800 	.word	0x40023800
 8005230:	00bb8000 	.word	0x00bb8000
 8005234:	007a1200 	.word	0x007a1200
 8005238:	00f42400 	.word	0x00f42400

0800523c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e07b      	b.n	8005346 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005252:	2b00      	cmp	r3, #0
 8005254:	d108      	bne.n	8005268 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800525e:	d009      	beq.n	8005274 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	61da      	str	r2, [r3, #28]
 8005266:	e005      	b.n	8005274 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d106      	bne.n	8005294 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f7fb fdca 	bl	8000e28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2202      	movs	r2, #2
 8005298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052bc:	431a      	orrs	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052c6:	431a      	orrs	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	431a      	orrs	r2, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052e4:	431a      	orrs	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a1b      	ldr	r3, [r3, #32]
 80052f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052f8:	ea42 0103 	orr.w	r1, r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005300:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	0c1b      	lsrs	r3, r3, #16
 8005312:	f003 0104 	and.w	r1, r3, #4
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	f003 0210 	and.w	r2, r3, #16
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69da      	ldr	r2, [r3, #28]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005334:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b082      	sub	sp, #8
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e041      	b.n	80053e4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d106      	bne.n	800537a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f7fb fd9f 	bl	8000eb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2202      	movs	r2, #2
 800537e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	3304      	adds	r3, #4
 800538a:	4619      	mov	r1, r3
 800538c:	4610      	mov	r0, r2
 800538e:	f000 fdb5 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3708      	adds	r7, #8
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e041      	b.n	8005482 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d106      	bne.n	8005418 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f839 	bl	800548a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	3304      	adds	r3, #4
 8005428:	4619      	mov	r1, r3
 800542a:	4610      	mov	r0, r2
 800542c:	f000 fd66 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3708      	adds	r7, #8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b082      	sub	sp, #8
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d101      	bne.n	80054b0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e041      	b.n	8005534 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d106      	bne.n	80054ca <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f7fb fd3f 	bl	8000f48 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2202      	movs	r2, #2
 80054ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	3304      	adds	r3, #4
 80054da:	4619      	mov	r1, r3
 80054dc:	4610      	mov	r0, r2
 80054de:	f000 fd0d 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005532:	2300      	movs	r3, #0
}
 8005534:	4618      	mov	r0, r3
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d104      	bne.n	800555a <HAL_TIM_IC_Start_IT+0x1e>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005556:	b2db      	uxtb	r3, r3
 8005558:	e013      	b.n	8005582 <HAL_TIM_IC_Start_IT+0x46>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b04      	cmp	r3, #4
 800555e:	d104      	bne.n	800556a <HAL_TIM_IC_Start_IT+0x2e>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005566:	b2db      	uxtb	r3, r3
 8005568:	e00b      	b.n	8005582 <HAL_TIM_IC_Start_IT+0x46>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b08      	cmp	r3, #8
 800556e:	d104      	bne.n	800557a <HAL_TIM_IC_Start_IT+0x3e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005576:	b2db      	uxtb	r3, r3
 8005578:	e003      	b.n	8005582 <HAL_TIM_IC_Start_IT+0x46>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005580:	b2db      	uxtb	r3, r3
 8005582:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d104      	bne.n	8005594 <HAL_TIM_IC_Start_IT+0x58>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005590:	b2db      	uxtb	r3, r3
 8005592:	e013      	b.n	80055bc <HAL_TIM_IC_Start_IT+0x80>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	2b04      	cmp	r3, #4
 8005598:	d104      	bne.n	80055a4 <HAL_TIM_IC_Start_IT+0x68>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	e00b      	b.n	80055bc <HAL_TIM_IC_Start_IT+0x80>
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	2b08      	cmp	r3, #8
 80055a8:	d104      	bne.n	80055b4 <HAL_TIM_IC_Start_IT+0x78>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	e003      	b.n	80055bc <HAL_TIM_IC_Start_IT+0x80>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80055be:	7bbb      	ldrb	r3, [r7, #14]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d102      	bne.n	80055ca <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80055c4:	7b7b      	ldrb	r3, [r7, #13]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d001      	beq.n	80055ce <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e0cc      	b.n	8005768 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d104      	bne.n	80055de <HAL_TIM_IC_Start_IT+0xa2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055dc:	e013      	b.n	8005606 <HAL_TIM_IC_Start_IT+0xca>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b04      	cmp	r3, #4
 80055e2:	d104      	bne.n	80055ee <HAL_TIM_IC_Start_IT+0xb2>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055ec:	e00b      	b.n	8005606 <HAL_TIM_IC_Start_IT+0xca>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d104      	bne.n	80055fe <HAL_TIM_IC_Start_IT+0xc2>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055fc:	e003      	b.n	8005606 <HAL_TIM_IC_Start_IT+0xca>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2202      	movs	r2, #2
 8005602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d104      	bne.n	8005616 <HAL_TIM_IC_Start_IT+0xda>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005614:	e013      	b.n	800563e <HAL_TIM_IC_Start_IT+0x102>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b04      	cmp	r3, #4
 800561a:	d104      	bne.n	8005626 <HAL_TIM_IC_Start_IT+0xea>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005624:	e00b      	b.n	800563e <HAL_TIM_IC_Start_IT+0x102>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b08      	cmp	r3, #8
 800562a:	d104      	bne.n	8005636 <HAL_TIM_IC_Start_IT+0xfa>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005634:	e003      	b.n	800563e <HAL_TIM_IC_Start_IT+0x102>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2202      	movs	r2, #2
 800563a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	2b0c      	cmp	r3, #12
 8005642:	d841      	bhi.n	80056c8 <HAL_TIM_IC_Start_IT+0x18c>
 8005644:	a201      	add	r2, pc, #4	@ (adr r2, 800564c <HAL_TIM_IC_Start_IT+0x110>)
 8005646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800564a:	bf00      	nop
 800564c:	08005681 	.word	0x08005681
 8005650:	080056c9 	.word	0x080056c9
 8005654:	080056c9 	.word	0x080056c9
 8005658:	080056c9 	.word	0x080056c9
 800565c:	08005693 	.word	0x08005693
 8005660:	080056c9 	.word	0x080056c9
 8005664:	080056c9 	.word	0x080056c9
 8005668:	080056c9 	.word	0x080056c9
 800566c:	080056a5 	.word	0x080056a5
 8005670:	080056c9 	.word	0x080056c9
 8005674:	080056c9 	.word	0x080056c9
 8005678:	080056c9 	.word	0x080056c9
 800567c:	080056b7 	.word	0x080056b7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0202 	orr.w	r2, r2, #2
 800568e:	60da      	str	r2, [r3, #12]
      break;
 8005690:	e01d      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 0204 	orr.w	r2, r2, #4
 80056a0:	60da      	str	r2, [r3, #12]
      break;
 80056a2:	e014      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f042 0208 	orr.w	r2, r2, #8
 80056b2:	60da      	str	r2, [r3, #12]
      break;
 80056b4:	e00b      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f042 0210 	orr.w	r2, r2, #16
 80056c4:	60da      	str	r2, [r3, #12]
      break;
 80056c6:	e002      	b.n	80056ce <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	73fb      	strb	r3, [r7, #15]
      break;
 80056cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d148      	bne.n	8005766 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2201      	movs	r2, #1
 80056da:	6839      	ldr	r1, [r7, #0]
 80056dc:	4618      	mov	r0, r3
 80056de:	f001 f8a4 	bl	800682a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a22      	ldr	r2, [pc, #136]	@ (8005770 <HAL_TIM_IC_Start_IT+0x234>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d022      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056f4:	d01d      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a1e      	ldr	r2, [pc, #120]	@ (8005774 <HAL_TIM_IC_Start_IT+0x238>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d018      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a1c      	ldr	r2, [pc, #112]	@ (8005778 <HAL_TIM_IC_Start_IT+0x23c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d013      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1b      	ldr	r2, [pc, #108]	@ (800577c <HAL_TIM_IC_Start_IT+0x240>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00e      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a19      	ldr	r2, [pc, #100]	@ (8005780 <HAL_TIM_IC_Start_IT+0x244>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d009      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a18      	ldr	r2, [pc, #96]	@ (8005784 <HAL_TIM_IC_Start_IT+0x248>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d004      	beq.n	8005732 <HAL_TIM_IC_Start_IT+0x1f6>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a16      	ldr	r2, [pc, #88]	@ (8005788 <HAL_TIM_IC_Start_IT+0x24c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d111      	bne.n	8005756 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	2b06      	cmp	r3, #6
 8005742:	d010      	beq.n	8005766 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005754:	e007      	b.n	8005766 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f042 0201 	orr.w	r2, r2, #1
 8005764:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005766:	7bfb      	ldrb	r3, [r7, #15]
}
 8005768:	4618      	mov	r0, r3
 800576a:	3710      	adds	r7, #16
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	40010000 	.word	0x40010000
 8005774:	40000400 	.word	0x40000400
 8005778:	40000800 	.word	0x40000800
 800577c:	40000c00 	.word	0x40000c00
 8005780:	40010400 	.word	0x40010400
 8005784:	40014000 	.word	0x40014000
 8005788:	40001800 	.word	0x40001800

0800578c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e041      	b.n	8005824 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d106      	bne.n	80057ba <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f839 	bl	800582c <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2202      	movs	r2, #2
 80057be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	3304      	adds	r3, #4
 80057ca:	4619      	mov	r1, r3
 80057cc:	4610      	mov	r0, r2
 80057ce:	f000 fb95 	bl	8005efc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 0208 	bic.w	r2, r2, #8
 80057e0:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6819      	ldr	r1, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3708      	adds	r7, #8
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005850:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005858:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005860:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005868:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800586a:	7bfb      	ldrb	r3, [r7, #15]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d108      	bne.n	8005882 <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005870:	7bbb      	ldrb	r3, [r7, #14]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d105      	bne.n	8005882 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005876:	7b7b      	ldrb	r3, [r7, #13]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d102      	bne.n	8005882 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800587c:	7b3b      	ldrb	r3, [r7, #12]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d001      	beq.n	8005886 <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e035      	b.n	80058f2 <HAL_TIM_OnePulse_Start+0xb2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2202      	movs	r2, #2
 800588a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2202      	movs	r2, #2
 8005892:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2202      	movs	r2, #2
 800589a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2202      	movs	r2, #2
 80058a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2201      	movs	r2, #1
 80058ac:	2100      	movs	r1, #0
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 ffbb 	bl	800682a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2201      	movs	r2, #1
 80058ba:	2104      	movs	r1, #4
 80058bc:	4618      	mov	r0, r3
 80058be:	f000 ffb4 	bl	800682a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a0d      	ldr	r2, [pc, #52]	@ (80058fc <HAL_TIM_OnePulse_Start+0xbc>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d004      	beq.n	80058d6 <HAL_TIM_OnePulse_Start+0x96>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a0b      	ldr	r2, [pc, #44]	@ (8005900 <HAL_TIM_OnePulse_Start+0xc0>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d101      	bne.n	80058da <HAL_TIM_OnePulse_Start+0x9a>
 80058d6:	2301      	movs	r3, #1
 80058d8:	e000      	b.n	80058dc <HAL_TIM_OnePulse_Start+0x9c>
 80058da:	2300      	movs	r3, #0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d007      	beq.n	80058f0 <HAL_TIM_OnePulse_Start+0xb0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	40010000 	.word	0x40010000
 8005900:	40010400 	.word	0x40010400

08005904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d020      	beq.n	8005968 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f003 0302 	and.w	r3, r3, #2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d01b      	beq.n	8005968 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f06f 0202 	mvn.w	r2, #2
 8005938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	f003 0303 	and.w	r3, r3, #3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d003      	beq.n	8005956 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7fb f91a 	bl	8000b88 <HAL_TIM_IC_CaptureCallback>
 8005954:	e005      	b.n	8005962 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 fab2 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 fab9 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f003 0304 	and.w	r3, r3, #4
 800596e:	2b00      	cmp	r3, #0
 8005970:	d020      	beq.n	80059b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f003 0304 	and.w	r3, r3, #4
 8005978:	2b00      	cmp	r3, #0
 800597a:	d01b      	beq.n	80059b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f06f 0204 	mvn.w	r2, #4
 8005984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2202      	movs	r2, #2
 800598a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7fb f8f4 	bl	8000b88 <HAL_TIM_IC_CaptureCallback>
 80059a0:	e005      	b.n	80059ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fa8c 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 fa93 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d020      	beq.n	8005a00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f003 0308 	and.w	r3, r3, #8
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d01b      	beq.n	8005a00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f06f 0208 	mvn.w	r2, #8
 80059d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2204      	movs	r2, #4
 80059d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f7fb f8ce 	bl	8000b88 <HAL_TIM_IC_CaptureCallback>
 80059ec:	e005      	b.n	80059fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 fa66 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 fa6d 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f003 0310 	and.w	r3, r3, #16
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d020      	beq.n	8005a4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f003 0310 	and.w	r3, r3, #16
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d01b      	beq.n	8005a4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0210 	mvn.w	r2, #16
 8005a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2208      	movs	r2, #8
 8005a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	69db      	ldr	r3, [r3, #28]
 8005a2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7fb f8a8 	bl	8000b88 <HAL_TIM_IC_CaptureCallback>
 8005a38:	e005      	b.n	8005a46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fa40 	bl	8005ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 fa47 	bl	8005ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00c      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d007      	beq.n	8005a70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0201 	mvn.w	r2, #1
 8005a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fa1e 	bl	8005eac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00c      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d007      	beq.n	8005a94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 ffc8 	bl	8006a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00c      	beq.n	8005ab8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d007      	beq.n	8005ab8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 fa18 	bl	8005ee8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	f003 0320 	and.w	r3, r3, #32
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00c      	beq.n	8005adc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f003 0320 	and.w	r3, r3, #32
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0220 	mvn.w	r2, #32
 8005ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 ff9a 	bl	8006a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005adc:	bf00      	nop
 8005ade:	3710      	adds	r7, #16
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d101      	bne.n	8005b02 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005afe:	2302      	movs	r3, #2
 8005b00:	e088      	b.n	8005c14 <HAL_TIM_IC_ConfigChannel+0x130>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d11b      	bne.n	8005b48 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005b20:	f000 fcda 	bl	80064d8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699a      	ldr	r2, [r3, #24]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 020c 	bic.w	r2, r2, #12
 8005b32:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6999      	ldr	r1, [r3, #24]
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	689a      	ldr	r2, [r3, #8]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	619a      	str	r2, [r3, #24]
 8005b46:	e060      	b.n	8005c0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b04      	cmp	r3, #4
 8005b4c:	d11c      	bne.n	8005b88 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005b5e:	f000 fd5e 	bl	800661e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	699a      	ldr	r2, [r3, #24]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b70:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6999      	ldr	r1, [r3, #24]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	021a      	lsls	r2, r3, #8
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	430a      	orrs	r2, r1
 8005b84:	619a      	str	r2, [r3, #24]
 8005b86:	e040      	b.n	8005c0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b08      	cmp	r3, #8
 8005b8c:	d11b      	bne.n	8005bc6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005b9e:	f000 fdab 	bl	80066f8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	69da      	ldr	r2, [r3, #28]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 020c 	bic.w	r2, r2, #12
 8005bb0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69d9      	ldr	r1, [r3, #28]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	430a      	orrs	r2, r1
 8005bc2:	61da      	str	r2, [r3, #28]
 8005bc4:	e021      	b.n	8005c0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b0c      	cmp	r3, #12
 8005bca:	d11c      	bne.n	8005c06 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005bdc:	f000 fdc8 	bl	8006770 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	69da      	ldr	r2, [r3, #28]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005bee:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	69d9      	ldr	r1, [r3, #28]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	021a      	lsls	r2, r3, #8
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	430a      	orrs	r2, r1
 8005c02:	61da      	str	r2, [r3, #28]
 8005c04:	e001      	b.n	8005c0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3718      	adds	r7, #24
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d101      	bne.n	8005c3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c36:	2302      	movs	r3, #2
 8005c38:	e0ae      	b.n	8005d98 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b0c      	cmp	r3, #12
 8005c46:	f200 809f 	bhi.w	8005d88 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c50:	08005c85 	.word	0x08005c85
 8005c54:	08005d89 	.word	0x08005d89
 8005c58:	08005d89 	.word	0x08005d89
 8005c5c:	08005d89 	.word	0x08005d89
 8005c60:	08005cc5 	.word	0x08005cc5
 8005c64:	08005d89 	.word	0x08005d89
 8005c68:	08005d89 	.word	0x08005d89
 8005c6c:	08005d89 	.word	0x08005d89
 8005c70:	08005d07 	.word	0x08005d07
 8005c74:	08005d89 	.word	0x08005d89
 8005c78:	08005d89 	.word	0x08005d89
 8005c7c:	08005d89 	.word	0x08005d89
 8005c80:	08005d47 	.word	0x08005d47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68b9      	ldr	r1, [r7, #8]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 f9e2 	bl	8006054 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	699a      	ldr	r2, [r3, #24]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0208 	orr.w	r2, r2, #8
 8005c9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	699a      	ldr	r2, [r3, #24]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0204 	bic.w	r2, r2, #4
 8005cae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	6999      	ldr	r1, [r3, #24]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	691a      	ldr	r2, [r3, #16]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	619a      	str	r2, [r3, #24]
      break;
 8005cc2:	e064      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68b9      	ldr	r1, [r7, #8]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 fa32 	bl	8006134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	699a      	ldr	r2, [r3, #24]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	699a      	ldr	r2, [r3, #24]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6999      	ldr	r1, [r3, #24]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	021a      	lsls	r2, r3, #8
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	430a      	orrs	r2, r1
 8005d02:	619a      	str	r2, [r3, #24]
      break;
 8005d04:	e043      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68b9      	ldr	r1, [r7, #8]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f000 fa87 	bl	8006220 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69da      	ldr	r2, [r3, #28]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f042 0208 	orr.w	r2, r2, #8
 8005d20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	69da      	ldr	r2, [r3, #28]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 0204 	bic.w	r2, r2, #4
 8005d30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	69d9      	ldr	r1, [r3, #28]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	691a      	ldr	r2, [r3, #16]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	61da      	str	r2, [r3, #28]
      break;
 8005d44:	e023      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68b9      	ldr	r1, [r7, #8]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fadb 	bl	8006308 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	69da      	ldr	r2, [r3, #28]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	69da      	ldr	r2, [r3, #28]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	69d9      	ldr	r1, [r3, #28]
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	021a      	lsls	r2, r3, #8
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	61da      	str	r2, [r3, #28]
      break;
 8005d86:	e002      	b.n	8005d8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	75fb      	strb	r3, [r7, #23]
      break;
 8005d8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3718      	adds	r7, #24
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d101      	bne.n	8005db8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005db4:	2302      	movs	r3, #2
 8005db6:	e031      	b.n	8005e1c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005dc8:	6839      	ldr	r1, [r7, #0]
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 faf2 	bl	80063b4 <TIM_SlaveTimer_SetConfig>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d009      	beq.n	8005dea <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e018      	b.n	8005e1c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005df8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005e08:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3708      	adds	r7, #8
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b0c      	cmp	r3, #12
 8005e36:	d831      	bhi.n	8005e9c <HAL_TIM_ReadCapturedValue+0x78>
 8005e38:	a201      	add	r2, pc, #4	@ (adr r2, 8005e40 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3e:	bf00      	nop
 8005e40:	08005e75 	.word	0x08005e75
 8005e44:	08005e9d 	.word	0x08005e9d
 8005e48:	08005e9d 	.word	0x08005e9d
 8005e4c:	08005e9d 	.word	0x08005e9d
 8005e50:	08005e7f 	.word	0x08005e7f
 8005e54:	08005e9d 	.word	0x08005e9d
 8005e58:	08005e9d 	.word	0x08005e9d
 8005e5c:	08005e9d 	.word	0x08005e9d
 8005e60:	08005e89 	.word	0x08005e89
 8005e64:	08005e9d 	.word	0x08005e9d
 8005e68:	08005e9d 	.word	0x08005e9d
 8005e6c:	08005e9d 	.word	0x08005e9d
 8005e70:	08005e93 	.word	0x08005e93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e7a:	60fb      	str	r3, [r7, #12]

      break;
 8005e7c:	e00f      	b.n	8005e9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e84:	60fb      	str	r3, [r7, #12]

      break;
 8005e86:	e00a      	b.n	8005e9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8e:	60fb      	str	r3, [r7, #12]

      break;
 8005e90:	e005      	b.n	8005e9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e98:	60fb      	str	r3, [r7, #12]

      break;
 8005e9a:	e000      	b.n	8005e9e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005e9c:	bf00      	nop
  }

  return tmpreg;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a46      	ldr	r2, [pc, #280]	@ (8006028 <TIM_Base_SetConfig+0x12c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f1a:	d00f      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a43      	ldr	r2, [pc, #268]	@ (800602c <TIM_Base_SetConfig+0x130>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00b      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a42      	ldr	r2, [pc, #264]	@ (8006030 <TIM_Base_SetConfig+0x134>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a41      	ldr	r2, [pc, #260]	@ (8006034 <TIM_Base_SetConfig+0x138>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d003      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a40      	ldr	r2, [pc, #256]	@ (8006038 <TIM_Base_SetConfig+0x13c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d108      	bne.n	8005f4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a35      	ldr	r2, [pc, #212]	@ (8006028 <TIM_Base_SetConfig+0x12c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d02b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f5c:	d027      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a32      	ldr	r2, [pc, #200]	@ (800602c <TIM_Base_SetConfig+0x130>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d023      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a31      	ldr	r2, [pc, #196]	@ (8006030 <TIM_Base_SetConfig+0x134>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d01f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a30      	ldr	r2, [pc, #192]	@ (8006034 <TIM_Base_SetConfig+0x138>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d01b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a2f      	ldr	r2, [pc, #188]	@ (8006038 <TIM_Base_SetConfig+0x13c>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d017      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a2e      	ldr	r2, [pc, #184]	@ (800603c <TIM_Base_SetConfig+0x140>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a2d      	ldr	r2, [pc, #180]	@ (8006040 <TIM_Base_SetConfig+0x144>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d00f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a2c      	ldr	r2, [pc, #176]	@ (8006044 <TIM_Base_SetConfig+0x148>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a2b      	ldr	r2, [pc, #172]	@ (8006048 <TIM_Base_SetConfig+0x14c>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d007      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a2a      	ldr	r2, [pc, #168]	@ (800604c <TIM_Base_SetConfig+0x150>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d003      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a29      	ldr	r2, [pc, #164]	@ (8006050 <TIM_Base_SetConfig+0x154>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a10      	ldr	r2, [pc, #64]	@ (8006028 <TIM_Base_SetConfig+0x12c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_Base_SetConfig+0xf8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a12      	ldr	r2, [pc, #72]	@ (8006038 <TIM_Base_SetConfig+0x13c>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d103      	bne.n	8005ffc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b01      	cmp	r3, #1
 800600c:	d105      	bne.n	800601a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	f023 0201 	bic.w	r2, r3, #1
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	611a      	str	r2, [r3, #16]
  }
}
 800601a:	bf00      	nop
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	40010000 	.word	0x40010000
 800602c:	40000400 	.word	0x40000400
 8006030:	40000800 	.word	0x40000800
 8006034:	40000c00 	.word	0x40000c00
 8006038:	40010400 	.word	0x40010400
 800603c:	40014000 	.word	0x40014000
 8006040:	40014400 	.word	0x40014400
 8006044:	40014800 	.word	0x40014800
 8006048:	40001800 	.word	0x40001800
 800604c:	40001c00 	.word	0x40001c00
 8006050:	40002000 	.word	0x40002000

08006054 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a1b      	ldr	r3, [r3, #32]
 8006068:	f023 0201 	bic.w	r2, r3, #1
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0303 	bic.w	r3, r3, #3
 800608a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f023 0302 	bic.w	r3, r3, #2
 800609c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a20      	ldr	r2, [pc, #128]	@ (800612c <TIM_OC1_SetConfig+0xd8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d003      	beq.n	80060b8 <TIM_OC1_SetConfig+0x64>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a1f      	ldr	r2, [pc, #124]	@ (8006130 <TIM_OC1_SetConfig+0xdc>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d10c      	bne.n	80060d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	f023 0308 	bic.w	r3, r3, #8
 80060be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f023 0304 	bic.w	r3, r3, #4
 80060d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a15      	ldr	r2, [pc, #84]	@ (800612c <TIM_OC1_SetConfig+0xd8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d003      	beq.n	80060e2 <TIM_OC1_SetConfig+0x8e>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a14      	ldr	r2, [pc, #80]	@ (8006130 <TIM_OC1_SetConfig+0xdc>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d111      	bne.n	8006106 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	4313      	orrs	r3, r2
 8006104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685a      	ldr	r2, [r3, #4]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	621a      	str	r2, [r3, #32]
}
 8006120:	bf00      	nop
 8006122:	371c      	adds	r7, #28
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	40010000 	.word	0x40010000
 8006130:	40010400 	.word	0x40010400

08006134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f023 0210 	bic.w	r2, r3, #16
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800616a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	021b      	lsls	r3, r3, #8
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	4313      	orrs	r3, r2
 8006176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f023 0320 	bic.w	r3, r3, #32
 800617e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	011b      	lsls	r3, r3, #4
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	4313      	orrs	r3, r2
 800618a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a22      	ldr	r2, [pc, #136]	@ (8006218 <TIM_OC2_SetConfig+0xe4>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d003      	beq.n	800619c <TIM_OC2_SetConfig+0x68>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a21      	ldr	r2, [pc, #132]	@ (800621c <TIM_OC2_SetConfig+0xe8>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d10d      	bne.n	80061b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	011b      	lsls	r3, r3, #4
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a17      	ldr	r2, [pc, #92]	@ (8006218 <TIM_OC2_SetConfig+0xe4>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_OC2_SetConfig+0x94>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a16      	ldr	r2, [pc, #88]	@ (800621c <TIM_OC2_SetConfig+0xe8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d113      	bne.n	80061f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	695b      	ldr	r3, [r3, #20]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	621a      	str	r2, [r3, #32]
}
 800620a:	bf00      	nop
 800620c:	371c      	adds	r7, #28
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	40010000 	.word	0x40010000
 800621c:	40010400 	.word	0x40010400

08006220 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006220:	b480      	push	{r7}
 8006222:	b087      	sub	sp, #28
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800624e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f023 0303 	bic.w	r3, r3, #3
 8006256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	4313      	orrs	r3, r2
 8006260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	021b      	lsls	r3, r3, #8
 8006270:	697a      	ldr	r2, [r7, #20]
 8006272:	4313      	orrs	r3, r2
 8006274:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a21      	ldr	r2, [pc, #132]	@ (8006300 <TIM_OC3_SetConfig+0xe0>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d003      	beq.n	8006286 <TIM_OC3_SetConfig+0x66>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a20      	ldr	r2, [pc, #128]	@ (8006304 <TIM_OC3_SetConfig+0xe4>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d10d      	bne.n	80062a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800628c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	021b      	lsls	r3, r3, #8
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a16      	ldr	r2, [pc, #88]	@ (8006300 <TIM_OC3_SetConfig+0xe0>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_OC3_SetConfig+0x92>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a15      	ldr	r2, [pc, #84]	@ (8006304 <TIM_OC3_SetConfig+0xe4>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d113      	bne.n	80062da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	621a      	str	r2, [r3, #32]
}
 80062f4:	bf00      	nop
 80062f6:	371c      	adds	r7, #28
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr
 8006300:	40010000 	.word	0x40010000
 8006304:	40010400 	.word	0x40010400

08006308 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006308:	b480      	push	{r7}
 800630a:	b087      	sub	sp, #28
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a1b      	ldr	r3, [r3, #32]
 800631c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	69db      	ldr	r3, [r3, #28]
 800632e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800633e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	021b      	lsls	r3, r3, #8
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	031b      	lsls	r3, r3, #12
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	4313      	orrs	r3, r2
 800635e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a12      	ldr	r2, [pc, #72]	@ (80063ac <TIM_OC4_SetConfig+0xa4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d003      	beq.n	8006370 <TIM_OC4_SetConfig+0x68>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a11      	ldr	r2, [pc, #68]	@ (80063b0 <TIM_OC4_SetConfig+0xa8>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d109      	bne.n	8006384 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	019b      	lsls	r3, r3, #6
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	4313      	orrs	r3, r2
 8006382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	621a      	str	r2, [r3, #32]
}
 800639e:	bf00      	nop
 80063a0:	371c      	adds	r7, #28
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	40010000 	.word	0x40010000
 80063b0:	40010400 	.word	0x40010400

080063b4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063be:	2300      	movs	r3, #0
 80063c0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063d0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	f023 0307 	bic.w	r3, r3, #7
 80063e2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	2b70      	cmp	r3, #112	@ 0x70
 80063fc:	d01a      	beq.n	8006434 <TIM_SlaveTimer_SetConfig+0x80>
 80063fe:	2b70      	cmp	r3, #112	@ 0x70
 8006400:	d860      	bhi.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
 8006402:	2b60      	cmp	r3, #96	@ 0x60
 8006404:	d054      	beq.n	80064b0 <TIM_SlaveTimer_SetConfig+0xfc>
 8006406:	2b60      	cmp	r3, #96	@ 0x60
 8006408:	d85c      	bhi.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
 800640a:	2b50      	cmp	r3, #80	@ 0x50
 800640c:	d046      	beq.n	800649c <TIM_SlaveTimer_SetConfig+0xe8>
 800640e:	2b50      	cmp	r3, #80	@ 0x50
 8006410:	d858      	bhi.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
 8006412:	2b40      	cmp	r3, #64	@ 0x40
 8006414:	d019      	beq.n	800644a <TIM_SlaveTimer_SetConfig+0x96>
 8006416:	2b40      	cmp	r3, #64	@ 0x40
 8006418:	d854      	bhi.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
 800641a:	2b30      	cmp	r3, #48	@ 0x30
 800641c:	d055      	beq.n	80064ca <TIM_SlaveTimer_SetConfig+0x116>
 800641e:	2b30      	cmp	r3, #48	@ 0x30
 8006420:	d850      	bhi.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
 8006422:	2b20      	cmp	r3, #32
 8006424:	d051      	beq.n	80064ca <TIM_SlaveTimer_SetConfig+0x116>
 8006426:	2b20      	cmp	r3, #32
 8006428:	d84c      	bhi.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
 800642a:	2b00      	cmp	r3, #0
 800642c:	d04d      	beq.n	80064ca <TIM_SlaveTimer_SetConfig+0x116>
 800642e:	2b10      	cmp	r3, #16
 8006430:	d04b      	beq.n	80064ca <TIM_SlaveTimer_SetConfig+0x116>
 8006432:	e047      	b.n	80064c4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006444:	f000 f9d1 	bl	80067ea <TIM_ETR_SetConfig>
      break;
 8006448:	e040      	b.n	80064cc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b05      	cmp	r3, #5
 8006450:	d101      	bne.n	8006456 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e03b      	b.n	80064ce <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6a1a      	ldr	r2, [r3, #32]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f022 0201 	bic.w	r2, r2, #1
 800646c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800647c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	011b      	lsls	r3, r3, #4
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	4313      	orrs	r3, r2
 8006488:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	621a      	str	r2, [r3, #32]
      break;
 800649a:	e017      	b.n	80064cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064a8:	461a      	mov	r2, r3
 80064aa:	f000 f889 	bl	80065c0 <TIM_TI1_ConfigInputStage>
      break;
 80064ae:	e00d      	b.n	80064cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064bc:	461a      	mov	r2, r3
 80064be:	f000 f8eb 	bl	8006698 <TIM_TI2_ConfigInputStage>
      break;
 80064c2:	e003      	b.n	80064cc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	75fb      	strb	r3, [r7, #23]
      break;
 80064c8:	e000      	b.n	80064cc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80064ca:	bf00      	nop
  }

  return status;
 80064cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3718      	adds	r7, #24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
	...

080064d8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80064d8:	b480      	push	{r7}
 80064da:	b087      	sub	sp, #28
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	607a      	str	r2, [r7, #4]
 80064e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	f023 0201 	bic.w	r2, r3, #1
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	4a28      	ldr	r2, [pc, #160]	@ (80065a4 <TIM_TI1_SetConfig+0xcc>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d01b      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800650c:	d017      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	4a25      	ldr	r2, [pc, #148]	@ (80065a8 <TIM_TI1_SetConfig+0xd0>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d013      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	4a24      	ldr	r2, [pc, #144]	@ (80065ac <TIM_TI1_SetConfig+0xd4>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d00f      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	4a23      	ldr	r2, [pc, #140]	@ (80065b0 <TIM_TI1_SetConfig+0xd8>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d00b      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4a22      	ldr	r2, [pc, #136]	@ (80065b4 <TIM_TI1_SetConfig+0xdc>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d007      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	4a21      	ldr	r2, [pc, #132]	@ (80065b8 <TIM_TI1_SetConfig+0xe0>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d003      	beq.n	800653e <TIM_TI1_SetConfig+0x66>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4a20      	ldr	r2, [pc, #128]	@ (80065bc <TIM_TI1_SetConfig+0xe4>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d101      	bne.n	8006542 <TIM_TI1_SetConfig+0x6a>
 800653e:	2301      	movs	r3, #1
 8006540:	e000      	b.n	8006544 <TIM_TI1_SetConfig+0x6c>
 8006542:	2300      	movs	r3, #0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d008      	beq.n	800655a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	f023 0303 	bic.w	r3, r3, #3
 800654e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4313      	orrs	r3, r2
 8006556:	617b      	str	r3, [r7, #20]
 8006558:	e003      	b.n	8006562 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	f043 0301 	orr.w	r3, r3, #1
 8006560:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006568:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	011b      	lsls	r3, r3, #4
 800656e:	b2db      	uxtb	r3, r3
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	4313      	orrs	r3, r2
 8006574:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f023 030a 	bic.w	r3, r3, #10
 800657c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f003 030a 	and.w	r3, r3, #10
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	4313      	orrs	r3, r2
 8006588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	40010000 	.word	0x40010000
 80065a8:	40000400 	.word	0x40000400
 80065ac:	40000800 	.word	0x40000800
 80065b0:	40000c00 	.word	0x40000c00
 80065b4:	40010400 	.word	0x40010400
 80065b8:	40014000 	.word	0x40014000
 80065bc:	40001800 	.word	0x40001800

080065c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	f023 0201 	bic.w	r2, r3, #1
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	011b      	lsls	r3, r3, #4
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f023 030a 	bic.w	r3, r3, #10
 80065fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065fe:	697a      	ldr	r2, [r7, #20]
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	4313      	orrs	r3, r2
 8006604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	621a      	str	r2, [r3, #32]
}
 8006612:	bf00      	nop
 8006614:	371c      	adds	r7, #28
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr

0800661e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800661e:	b480      	push	{r7}
 8006620:	b087      	sub	sp, #28
 8006622:	af00      	add	r7, sp, #0
 8006624:	60f8      	str	r0, [r7, #12]
 8006626:	60b9      	str	r1, [r7, #8]
 8006628:	607a      	str	r2, [r7, #4]
 800662a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	f023 0210 	bic.w	r2, r3, #16
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800664a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	021b      	lsls	r3, r3, #8
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	4313      	orrs	r3, r2
 8006654:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800665c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	031b      	lsls	r3, r3, #12
 8006662:	b29b      	uxth	r3, r3
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006670:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	011b      	lsls	r3, r3, #4
 8006676:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	4313      	orrs	r3, r2
 800667e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	621a      	str	r2, [r3, #32]
}
 800668c:	bf00      	nop
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	f023 0210 	bic.w	r2, r3, #16
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	031b      	lsls	r3, r3, #12
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	011b      	lsls	r3, r3, #4
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	4313      	orrs	r3, r2
 80066de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	621a      	str	r2, [r3, #32]
}
 80066ec:	bf00      	nop
 80066ee:	371c      	adds	r7, #28
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
 8006704:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6a1b      	ldr	r3, [r3, #32]
 800670a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6a1b      	ldr	r3, [r3, #32]
 8006710:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	69db      	ldr	r3, [r3, #28]
 800671c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f023 0303 	bic.w	r3, r3, #3
 8006724:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4313      	orrs	r3, r2
 800672c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006734:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	011b      	lsls	r3, r3, #4
 800673a:	b2db      	uxtb	r3, r3
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	4313      	orrs	r3, r2
 8006740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006748:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	021b      	lsls	r3, r3, #8
 800674e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	4313      	orrs	r3, r2
 8006756:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	697a      	ldr	r2, [r7, #20]
 8006762:	621a      	str	r2, [r3, #32]
}
 8006764:	bf00      	nop
 8006766:	371c      	adds	r7, #28
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006770:	b480      	push	{r7}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6a1b      	ldr	r3, [r3, #32]
 8006788:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800679c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	021b      	lsls	r3, r3, #8
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067ae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	031b      	lsls	r3, r3, #12
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80067c2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	031b      	lsls	r3, r3, #12
 80067c8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	621a      	str	r2, [r3, #32]
}
 80067de:	bf00      	nop
 80067e0:	371c      	adds	r7, #28
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b087      	sub	sp, #28
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	60f8      	str	r0, [r7, #12]
 80067f2:	60b9      	str	r1, [r7, #8]
 80067f4:	607a      	str	r2, [r7, #4]
 80067f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006804:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	021a      	lsls	r2, r3, #8
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	431a      	orrs	r2, r3
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	4313      	orrs	r3, r2
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	4313      	orrs	r3, r2
 8006816:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	609a      	str	r2, [r3, #8]
}
 800681e:	bf00      	nop
 8006820:	371c      	adds	r7, #28
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr

0800682a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800682a:	b480      	push	{r7}
 800682c:	b087      	sub	sp, #28
 800682e:	af00      	add	r7, sp, #0
 8006830:	60f8      	str	r0, [r7, #12]
 8006832:	60b9      	str	r1, [r7, #8]
 8006834:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	f003 031f 	and.w	r3, r3, #31
 800683c:	2201      	movs	r2, #1
 800683e:	fa02 f303 	lsl.w	r3, r2, r3
 8006842:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6a1a      	ldr	r2, [r3, #32]
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	43db      	mvns	r3, r3
 800684c:	401a      	ands	r2, r3
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6a1a      	ldr	r2, [r3, #32]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	f003 031f 	and.w	r3, r3, #31
 800685c:	6879      	ldr	r1, [r7, #4]
 800685e:	fa01 f303 	lsl.w	r3, r1, r3
 8006862:	431a      	orrs	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	621a      	str	r2, [r3, #32]
}
 8006868:	bf00      	nop
 800686a:	371c      	adds	r7, #28
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006884:	2b01      	cmp	r3, #1
 8006886:	d101      	bne.n	800688c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006888:	2302      	movs	r3, #2
 800688a:	e05a      	b.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68fa      	ldr	r2, [r7, #12]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a21      	ldr	r2, [pc, #132]	@ (8006950 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d022      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d8:	d01d      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a1d      	ldr	r2, [pc, #116]	@ (8006954 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d018      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006958 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d013      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a1a      	ldr	r2, [pc, #104]	@ (800695c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d00e      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a18      	ldr	r2, [pc, #96]	@ (8006960 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d009      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a17      	ldr	r2, [pc, #92]	@ (8006964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d004      	beq.n	8006916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a15      	ldr	r2, [pc, #84]	@ (8006968 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d10c      	bne.n	8006930 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800691c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	4313      	orrs	r3, r2
 8006926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	40010000 	.word	0x40010000
 8006954:	40000400 	.word	0x40000400
 8006958:	40000800 	.word	0x40000800
 800695c:	40000c00 	.word	0x40000c00
 8006960:	40010400 	.word	0x40010400
 8006964:	40014000 	.word	0x40014000
 8006968:	40001800 	.word	0x40001800

0800696c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006976:	2300      	movs	r3, #0
 8006978:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006980:	2b01      	cmp	r3, #1
 8006982:	d101      	bne.n	8006988 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006984:	2302      	movs	r3, #2
 8006986:	e03d      	b.n	8006a04 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a38:	b084      	sub	sp, #16
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b084      	sub	sp, #16
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
 8006a42:	f107 001c 	add.w	r0, r7, #28
 8006a46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d123      	bne.n	8006a9a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006a66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d105      	bne.n	8006a8e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f9dc 	bl	8006e4c <USB_CoreReset>
 8006a94:	4603      	mov	r3, r0
 8006a96:	73fb      	strb	r3, [r7, #15]
 8006a98:	e01b      	b.n	8006ad2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f9d0 	bl	8006e4c <USB_CoreReset>
 8006aac:	4603      	mov	r3, r0
 8006aae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ab0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d106      	bne.n	8006ac6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006abc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	639a      	str	r2, [r3, #56]	@ 0x38
 8006ac4:	e005      	b.n	8006ad2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ad2:	7fbb      	ldrb	r3, [r7, #30]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d10b      	bne.n	8006af0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f043 0206 	orr.w	r2, r3, #6
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f043 0220 	orr.w	r2, r3, #32
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006afc:	b004      	add	sp, #16
 8006afe:	4770      	bx	lr

08006b00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f043 0201 	orr.w	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f023 0201 	bic.w	r2, r3, #1
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d115      	bne.n	8006b92 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b72:	200a      	movs	r0, #10
 8006b74:	f7fa fb98 	bl	80012a8 <HAL_Delay>
      ms += 10U;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	330a      	adds	r3, #10
 8006b7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f956 	bl	8006e30 <USB_GetMode>
 8006b84:	4603      	mov	r3, r0
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d01e      	beq.n	8006bc8 <USB_SetCurrentMode+0x84>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b8e:	d9f0      	bls.n	8006b72 <USB_SetCurrentMode+0x2e>
 8006b90:	e01a      	b.n	8006bc8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b92:	78fb      	ldrb	r3, [r7, #3]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d115      	bne.n	8006bc4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ba4:	200a      	movs	r0, #10
 8006ba6:	f7fa fb7f 	bl	80012a8 <HAL_Delay>
      ms += 10U;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	330a      	adds	r3, #10
 8006bae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 f93d 	bl	8006e30 <USB_GetMode>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d005      	beq.n	8006bc8 <USB_SetCurrentMode+0x84>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2bc7      	cmp	r3, #199	@ 0xc7
 8006bc0:	d9f0      	bls.n	8006ba4 <USB_SetCurrentMode+0x60>
 8006bc2:	e001      	b.n	8006bc8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e005      	b.n	8006bd4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2bc8      	cmp	r3, #200	@ 0xc8
 8006bcc:	d101      	bne.n	8006bd2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e000      	b.n	8006bd4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	3301      	adds	r3, #1
 8006bee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bf6:	d901      	bls.n	8006bfc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e01b      	b.n	8006c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	daf2      	bge.n	8006bea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	019b      	lsls	r3, r3, #6
 8006c0c:	f043 0220 	orr.w	r2, r3, #32
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	3301      	adds	r3, #1
 8006c18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c20:	d901      	bls.n	8006c26 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e006      	b.n	8006c34 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f003 0320 	and.w	r3, r3, #32
 8006c2e:	2b20      	cmp	r3, #32
 8006c30:	d0f0      	beq.n	8006c14 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	3301      	adds	r3, #1
 8006c50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c58:	d901      	bls.n	8006c5e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	e018      	b.n	8006c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	daf2      	bge.n	8006c4c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2210      	movs	r2, #16
 8006c6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	3301      	adds	r3, #1
 8006c74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c7c:	d901      	bls.n	8006c82 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e006      	b.n	8006c90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	f003 0310 	and.w	r3, r3, #16
 8006c8a:	2b10      	cmp	r3, #16
 8006c8c:	d0f0      	beq.n	8006c70 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b089      	sub	sp, #36	@ 0x24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	461a      	mov	r2, r3
 8006caa:	460b      	mov	r3, r1
 8006cac:	71fb      	strb	r3, [r7, #7]
 8006cae:	4613      	mov	r3, r2
 8006cb0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006cba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d123      	bne.n	8006d0a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006cc2:	88bb      	ldrh	r3, [r7, #4]
 8006cc4:	3303      	adds	r3, #3
 8006cc6:	089b      	lsrs	r3, r3, #2
 8006cc8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006cca:	2300      	movs	r3, #0
 8006ccc:	61bb      	str	r3, [r7, #24]
 8006cce:	e018      	b.n	8006d02 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006cd0:	79fb      	ldrb	r3, [r7, #7]
 8006cd2:	031a      	lsls	r2, r3, #12
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cdc:	461a      	mov	r2, r3
 8006cde:	69fb      	ldr	r3, [r7, #28]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	3301      	adds	r3, #1
 8006cee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	3301      	adds	r3, #1
 8006d00:	61bb      	str	r3, [r7, #24]
 8006d02:	69ba      	ldr	r2, [r7, #24]
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d3e2      	bcc.n	8006cd0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3724      	adds	r7, #36	@ 0x24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b08b      	sub	sp, #44	@ 0x2c
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	4613      	mov	r3, r2
 8006d24:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006d2e:	88fb      	ldrh	r3, [r7, #6]
 8006d30:	089b      	lsrs	r3, r3, #2
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006d36:	88fb      	ldrh	r3, [r7, #6]
 8006d38:	f003 0303 	and.w	r3, r3, #3
 8006d3c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006d3e:	2300      	movs	r3, #0
 8006d40:	623b      	str	r3, [r7, #32]
 8006d42:	e014      	b.n	8006d6e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	3301      	adds	r3, #1
 8006d54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d58:	3301      	adds	r3, #1
 8006d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5e:	3301      	adds	r3, #1
 8006d60:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	3301      	adds	r3, #1
 8006d66:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	623b      	str	r3, [r7, #32]
 8006d6e:	6a3a      	ldr	r2, [r7, #32]
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d3e6      	bcc.n	8006d44 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006d76:	8bfb      	ldrh	r3, [r7, #30]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d01e      	beq.n	8006dba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d86:	461a      	mov	r2, r3
 8006d88:	f107 0310 	add.w	r3, r7, #16
 8006d8c:	6812      	ldr	r2, [r2, #0]
 8006d8e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	00db      	lsls	r3, r3, #3
 8006d98:	fa22 f303 	lsr.w	r3, r2, r3
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da0:	701a      	strb	r2, [r3, #0]
      i++;
 8006da2:	6a3b      	ldr	r3, [r7, #32]
 8006da4:	3301      	adds	r3, #1
 8006da6:	623b      	str	r3, [r7, #32]
      pDest++;
 8006da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006daa:	3301      	adds	r3, #1
 8006dac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006dae:	8bfb      	ldrh	r3, [r7, #30]
 8006db0:	3b01      	subs	r3, #1
 8006db2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006db4:	8bfb      	ldrh	r3, [r7, #30]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1ea      	bne.n	8006d90 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	372c      	adds	r7, #44	@ 0x2c
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	695b      	ldr	r3, [r3, #20]
 8006dd4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	4013      	ands	r3, r2
 8006dde:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006de0:	68fb      	ldr	r3, [r7, #12]
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3714      	adds	r7, #20
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr

08006dee <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b085      	sub	sp, #20
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	460b      	mov	r3, r1
 8006df8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006dfe:	78fb      	ldrb	r3, [r7, #3]
 8006e00:	015a      	lsls	r2, r3, #5
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	015a      	lsls	r2, r3, #5
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	68ba      	ldr	r2, [r7, #8]
 8006e1e:	4013      	ands	r3, r2
 8006e20:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e22:	68bb      	ldr	r3, [r7, #8]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3714      	adds	r7, #20
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	f003 0301 	and.w	r3, r3, #1
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e54:	2300      	movs	r3, #0
 8006e56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e64:	d901      	bls.n	8006e6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e66:	2303      	movs	r3, #3
 8006e68:	e01b      	b.n	8006ea2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	daf2      	bge.n	8006e58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	f043 0201 	orr.w	r2, r3, #1
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	3301      	adds	r3, #1
 8006e86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e8e:	d901      	bls.n	8006e94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e006      	b.n	8006ea2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d0f0      	beq.n	8006e82 <USB_CoreReset+0x36>

  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
	...

08006eb0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b086      	sub	sp, #24
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006ebe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eda:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d119      	bne.n	8006f3a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006f06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d10a      	bne.n	8006f24 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f1c:	f043 0304 	orr.w	r3, r3, #4
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	e014      	b.n	8006f4e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f32:	f023 0304 	bic.w	r3, r3, #4
 8006f36:	6013      	str	r3, [r2, #0]
 8006f38:	e009      	b.n	8006f4e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f48:	f023 0304 	bic.w	r3, r3, #4
 8006f4c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f4e:	2110      	movs	r1, #16
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f7ff fe43 	bl	8006bdc <USB_FlushTxFifo>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d001      	beq.n	8006f60 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f7ff fe6d 	bl	8006c40 <USB_FlushRxFifo>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d001      	beq.n	8006f70 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f70:	2300      	movs	r3, #0
 8006f72:	613b      	str	r3, [r7, #16]
 8006f74:	e015      	b.n	8006fa2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	015a      	lsls	r2, r3, #5
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f82:	461a      	mov	r2, r3
 8006f84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f88:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	015a      	lsls	r2, r3, #5
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	4413      	add	r3, r2
 8006f92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f96:	461a      	mov	r2, r3
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	613b      	str	r3, [r7, #16]
 8006fa2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d3e3      	bcc.n	8006f76 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fba:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a18      	ldr	r2, [pc, #96]	@ (8007020 <USB_HostInit+0x170>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d10b      	bne.n	8006fdc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006fca:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a15      	ldr	r2, [pc, #84]	@ (8007024 <USB_HostInit+0x174>)
 8006fd0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a14      	ldr	r2, [pc, #80]	@ (8007028 <USB_HostInit+0x178>)
 8006fd6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006fda:	e009      	b.n	8006ff0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2280      	movs	r2, #128	@ 0x80
 8006fe0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a11      	ldr	r2, [pc, #68]	@ (800702c <USB_HostInit+0x17c>)
 8006fe6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a11      	ldr	r2, [pc, #68]	@ (8007030 <USB_HostInit+0x180>)
 8006fec:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ff0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d105      	bne.n	8007004 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	f043 0210 	orr.w	r2, r3, #16
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	699a      	ldr	r2, [r3, #24]
 8007008:	4b0a      	ldr	r3, [pc, #40]	@ (8007034 <USB_HostInit+0x184>)
 800700a:	4313      	orrs	r3, r2
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007010:	7dfb      	ldrb	r3, [r7, #23]
}
 8007012:	4618      	mov	r0, r3
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800701c:	b004      	add	sp, #16
 800701e:	4770      	bx	lr
 8007020:	40040000 	.word	0x40040000
 8007024:	01000200 	.word	0x01000200
 8007028:	00e00300 	.word	0x00e00300
 800702c:	00600080 	.word	0x00600080
 8007030:	004000e0 	.word	0x004000e0
 8007034:	a3200008 	.word	0xa3200008

08007038 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007056:	f023 0303 	bic.w	r3, r3, #3
 800705a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	78fb      	ldrb	r3, [r7, #3]
 8007066:	f003 0303 	and.w	r3, r3, #3
 800706a:	68f9      	ldr	r1, [r7, #12]
 800706c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007070:	4313      	orrs	r3, r2
 8007072:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007074:	78fb      	ldrb	r3, [r7, #3]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d107      	bne.n	800708a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007080:	461a      	mov	r2, r3
 8007082:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007086:	6053      	str	r3, [r2, #4]
 8007088:	e00c      	b.n	80070a4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800708a:	78fb      	ldrb	r3, [r7, #3]
 800708c:	2b02      	cmp	r3, #2
 800708e:	d107      	bne.n	80070a0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007096:	461a      	mov	r2, r3
 8007098:	f241 7370 	movw	r3, #6000	@ 0x1770
 800709c:	6053      	str	r3, [r2, #4]
 800709e:	e001      	b.n	80070a4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e000      	b.n	80070a6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr

080070b2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80070b2:	b580      	push	{r7, lr}
 80070b4:	b084      	sub	sp, #16
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80070be:	2300      	movs	r3, #0
 80070c0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80070d2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070e0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80070e2:	2064      	movs	r0, #100	@ 0x64
 80070e4:	f7fa f8e0 	bl	80012a8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070f4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80070f6:	200a      	movs	r0, #10
 80070f8:	f7fa f8d6 	bl	80012a8 <HAL_Delay>

  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}

08007106 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007106:	b480      	push	{r7}
 8007108:	b085      	sub	sp, #20
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
 800710e:	460b      	mov	r3, r1
 8007110:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800712a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d109      	bne.n	800714a <USB_DriveVbus+0x44>
 8007136:	78fb      	ldrb	r3, [r7, #3]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d106      	bne.n	800714a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	68fa      	ldr	r2, [r7, #12]
 8007140:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007144:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007148:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007150:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007154:	d109      	bne.n	800716a <USB_DriveVbus+0x64>
 8007156:	78fb      	ldrb	r3, [r7, #3]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d106      	bne.n	800716a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007168:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	0c5b      	lsrs	r3, r3, #17
 8007196:	f003 0303 	and.w	r3, r3, #3
}
 800719a:	4618      	mov	r0, r3
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b085      	sub	sp, #20
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	b29b      	uxth	r3, r3
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3714      	adds	r7, #20
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	4608      	mov	r0, r1
 80071d2:	4611      	mov	r1, r2
 80071d4:	461a      	mov	r2, r3
 80071d6:	4603      	mov	r3, r0
 80071d8:	70fb      	strb	r3, [r7, #3]
 80071da:	460b      	mov	r3, r1
 80071dc:	70bb      	strb	r3, [r7, #2]
 80071de:	4613      	mov	r3, r2
 80071e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80071e2:	2300      	movs	r3, #0
 80071e4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80071ea:	78fb      	ldrb	r3, [r7, #3]
 80071ec:	015a      	lsls	r2, r3, #5
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	4413      	add	r3, r2
 80071f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071f6:	461a      	mov	r2, r3
 80071f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071fc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80071fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007202:	2b03      	cmp	r3, #3
 8007204:	d87c      	bhi.n	8007300 <USB_HC_Init+0x138>
 8007206:	a201      	add	r2, pc, #4	@ (adr r2, 800720c <USB_HC_Init+0x44>)
 8007208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800720c:	0800721d 	.word	0x0800721d
 8007210:	080072c3 	.word	0x080072c3
 8007214:	0800721d 	.word	0x0800721d
 8007218:	08007285 	.word	0x08007285
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800721c:	78fb      	ldrb	r3, [r7, #3]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	4413      	add	r3, r2
 8007224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007228:	461a      	mov	r2, r3
 800722a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800722e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007230:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007234:	2b00      	cmp	r3, #0
 8007236:	da10      	bge.n	800725a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007238:	78fb      	ldrb	r3, [r7, #3]
 800723a:	015a      	lsls	r2, r3, #5
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	4413      	add	r3, r2
 8007240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	78fa      	ldrb	r2, [r7, #3]
 8007248:	0151      	lsls	r1, r2, #5
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	440a      	add	r2, r1
 800724e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007252:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007256:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007258:	e055      	b.n	8007306 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a6f      	ldr	r2, [pc, #444]	@ (800741c <USB_HC_Init+0x254>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d151      	bne.n	8007306 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007262:	78fb      	ldrb	r3, [r7, #3]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	4413      	add	r3, r2
 800726a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	78fa      	ldrb	r2, [r7, #3]
 8007272:	0151      	lsls	r1, r2, #5
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	440a      	add	r2, r1
 8007278:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800727c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007280:	60d3      	str	r3, [r2, #12]
      break;
 8007282:	e040      	b.n	8007306 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007284:	78fb      	ldrb	r3, [r7, #3]
 8007286:	015a      	lsls	r2, r3, #5
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	4413      	add	r3, r2
 800728c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007290:	461a      	mov	r2, r3
 8007292:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007296:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007298:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800729c:	2b00      	cmp	r3, #0
 800729e:	da34      	bge.n	800730a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80072a0:	78fb      	ldrb	r3, [r7, #3]
 80072a2:	015a      	lsls	r2, r3, #5
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	4413      	add	r3, r2
 80072a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	78fa      	ldrb	r2, [r7, #3]
 80072b0:	0151      	lsls	r1, r2, #5
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	440a      	add	r2, r1
 80072b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072be:	60d3      	str	r3, [r2, #12]
      }

      break;
 80072c0:	e023      	b.n	800730a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80072c2:	78fb      	ldrb	r3, [r7, #3]
 80072c4:	015a      	lsls	r2, r3, #5
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	4413      	add	r3, r2
 80072ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ce:	461a      	mov	r2, r3
 80072d0:	f240 2325 	movw	r3, #549	@ 0x225
 80072d4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80072d6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	da17      	bge.n	800730e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80072de:	78fb      	ldrb	r3, [r7, #3]
 80072e0:	015a      	lsls	r2, r3, #5
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	4413      	add	r3, r2
 80072e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	78fa      	ldrb	r2, [r7, #3]
 80072ee:	0151      	lsls	r1, r2, #5
 80072f0:	693a      	ldr	r2, [r7, #16]
 80072f2:	440a      	add	r2, r1
 80072f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072f8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80072fc:	60d3      	str	r3, [r2, #12]
      }
      break;
 80072fe:	e006      	b.n	800730e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	77fb      	strb	r3, [r7, #31]
      break;
 8007304:	e004      	b.n	8007310 <USB_HC_Init+0x148>
      break;
 8007306:	bf00      	nop
 8007308:	e002      	b.n	8007310 <USB_HC_Init+0x148>
      break;
 800730a:	bf00      	nop
 800730c:	e000      	b.n	8007310 <USB_HC_Init+0x148>
      break;
 800730e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007310:	78fb      	ldrb	r3, [r7, #3]
 8007312:	015a      	lsls	r2, r3, #5
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	4413      	add	r3, r2
 8007318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800731c:	461a      	mov	r2, r3
 800731e:	2300      	movs	r3, #0
 8007320:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007322:	78fb      	ldrb	r3, [r7, #3]
 8007324:	015a      	lsls	r2, r3, #5
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	4413      	add	r3, r2
 800732a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	78fa      	ldrb	r2, [r7, #3]
 8007332:	0151      	lsls	r1, r2, #5
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	440a      	add	r2, r1
 8007338:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800733c:	f043 0302 	orr.w	r3, r3, #2
 8007340:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007348:	699a      	ldr	r2, [r3, #24]
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	f003 030f 	and.w	r3, r3, #15
 8007350:	2101      	movs	r1, #1
 8007352:	fa01 f303 	lsl.w	r3, r1, r3
 8007356:	6939      	ldr	r1, [r7, #16]
 8007358:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800735c:	4313      	orrs	r3, r2
 800735e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	699b      	ldr	r3, [r3, #24]
 8007364:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800736c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007370:	2b00      	cmp	r3, #0
 8007372:	da03      	bge.n	800737c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007374:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007378:	61bb      	str	r3, [r7, #24]
 800737a:	e001      	b.n	8007380 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f7ff fef9 	bl	8007178 <USB_GetHostSpeed>
 8007386:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007388:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800738c:	2b02      	cmp	r3, #2
 800738e:	d106      	bne.n	800739e <USB_HC_Init+0x1d6>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d003      	beq.n	800739e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007396:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800739a:	617b      	str	r3, [r7, #20]
 800739c:	e001      	b.n	80073a2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800739e:	2300      	movs	r3, #0
 80073a0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073a2:	787b      	ldrb	r3, [r7, #1]
 80073a4:	059b      	lsls	r3, r3, #22
 80073a6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80073aa:	78bb      	ldrb	r3, [r7, #2]
 80073ac:	02db      	lsls	r3, r3, #11
 80073ae:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073b2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80073b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80073b8:	049b      	lsls	r3, r3, #18
 80073ba:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80073be:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80073c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80073c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80073c6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	431a      	orrs	r2, r3
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073d0:	78fa      	ldrb	r2, [r7, #3]
 80073d2:	0151      	lsls	r1, r2, #5
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	440a      	add	r2, r1
 80073d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80073dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073e0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80073e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80073e6:	2b03      	cmp	r3, #3
 80073e8:	d003      	beq.n	80073f2 <USB_HC_Init+0x22a>
 80073ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d10f      	bne.n	8007412 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80073f2:	78fb      	ldrb	r3, [r7, #3]
 80073f4:	015a      	lsls	r2, r3, #5
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	4413      	add	r3, r2
 80073fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	78fa      	ldrb	r2, [r7, #3]
 8007402:	0151      	lsls	r1, r2, #5
 8007404:	693a      	ldr	r2, [r7, #16]
 8007406:	440a      	add	r2, r1
 8007408:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800740c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007410:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007412:	7ffb      	ldrb	r3, [r7, #31]
}
 8007414:	4618      	mov	r0, r3
 8007416:	3720      	adds	r7, #32
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	40040000 	.word	0x40040000

08007420 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b08c      	sub	sp, #48	@ 0x30
 8007424:	af02      	add	r7, sp, #8
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	4613      	mov	r3, r2
 800742c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	785b      	ldrb	r3, [r3, #1]
 8007436:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007438:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800743c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	4a5d      	ldr	r2, [pc, #372]	@ (80075b8 <USB_HC_StartXfer+0x198>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d12f      	bne.n	80074a6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007446:	79fb      	ldrb	r3, [r7, #7]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d11c      	bne.n	8007486 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	7c9b      	ldrb	r3, [r3, #18]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d003      	beq.n	800745c <USB_HC_StartXfer+0x3c>
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	7c9b      	ldrb	r3, [r3, #18]
 8007458:	2b02      	cmp	r3, #2
 800745a:	d124      	bne.n	80074a6 <USB_HC_StartXfer+0x86>
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	799b      	ldrb	r3, [r3, #6]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d120      	bne.n	80074a6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	4413      	add	r3, r2
 800746c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	69fa      	ldr	r2, [r7, #28]
 8007474:	0151      	lsls	r1, r2, #5
 8007476:	6a3a      	ldr	r2, [r7, #32]
 8007478:	440a      	add	r2, r1
 800747a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800747e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007482:	60d3      	str	r3, [r2, #12]
 8007484:	e00f      	b.n	80074a6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	791b      	ldrb	r3, [r3, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10b      	bne.n	80074a6 <USB_HC_StartXfer+0x86>
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	795b      	ldrb	r3, [r3, #5]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d107      	bne.n	80074a6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	785b      	ldrb	r3, [r3, #1]
 800749a:	4619      	mov	r1, r3
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f000 fb6b 	bl	8007b78 <USB_DoPing>
        return HAL_OK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	e232      	b.n	800790c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	799b      	ldrb	r3, [r3, #6]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d158      	bne.n	8007560 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80074ae:	2301      	movs	r3, #1
 80074b0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	78db      	ldrb	r3, [r3, #3]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d007      	beq.n	80074ca <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80074ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	8a92      	ldrh	r2, [r2, #20]
 80074c0:	fb03 f202 	mul.w	r2, r3, r2
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	61da      	str	r2, [r3, #28]
 80074c8:	e07c      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	7c9b      	ldrb	r3, [r3, #18]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d130      	bne.n	8007534 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	6a1b      	ldr	r3, [r3, #32]
 80074d6:	2bbc      	cmp	r3, #188	@ 0xbc
 80074d8:	d918      	bls.n	800750c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	8a9b      	ldrh	r3, [r3, #20]
 80074de:	461a      	mov	r2, r3
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	69da      	ldr	r2, [r3, #28]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d003      	beq.n	80074fc <USB_HC_StartXfer+0xdc>
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d103      	bne.n	8007504 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	2202      	movs	r2, #2
 8007500:	60da      	str	r2, [r3, #12]
 8007502:	e05f      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	2201      	movs	r2, #1
 8007508:	60da      	str	r2, [r3, #12]
 800750a:	e05b      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	6a1a      	ldr	r2, [r3, #32]
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d007      	beq.n	800752c <USB_HC_StartXfer+0x10c>
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	2b02      	cmp	r3, #2
 8007522:	d003      	beq.n	800752c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	2204      	movs	r2, #4
 8007528:	60da      	str	r2, [r3, #12]
 800752a:	e04b      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2203      	movs	r2, #3
 8007530:	60da      	str	r2, [r3, #12]
 8007532:	e047      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007534:	79fb      	ldrb	r3, [r7, #7]
 8007536:	2b01      	cmp	r3, #1
 8007538:	d10d      	bne.n	8007556 <USB_HC_StartXfer+0x136>
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	8a92      	ldrh	r2, [r2, #20]
 8007542:	4293      	cmp	r3, r2
 8007544:	d907      	bls.n	8007556 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007546:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	8a92      	ldrh	r2, [r2, #20]
 800754c:	fb03 f202 	mul.w	r2, r3, r2
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	61da      	str	r2, [r3, #28]
 8007554:	e036      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	6a1a      	ldr	r2, [r3, #32]
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	61da      	str	r2, [r3, #28]
 800755e:	e031      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	6a1b      	ldr	r3, [r3, #32]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d018      	beq.n	800759a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	6a1b      	ldr	r3, [r3, #32]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	8a92      	ldrh	r2, [r2, #20]
 8007570:	4413      	add	r3, r2
 8007572:	3b01      	subs	r3, #1
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	8a92      	ldrh	r2, [r2, #20]
 8007578:	fbb3 f3f2 	udiv	r3, r3, r2
 800757c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800757e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007580:	8b7b      	ldrh	r3, [r7, #26]
 8007582:	429a      	cmp	r2, r3
 8007584:	d90b      	bls.n	800759e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007586:	8b7b      	ldrh	r3, [r7, #26]
 8007588:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800758a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800758c:	68ba      	ldr	r2, [r7, #8]
 800758e:	8a92      	ldrh	r2, [r2, #20]
 8007590:	fb03 f202 	mul.w	r2, r3, r2
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	61da      	str	r2, [r3, #28]
 8007598:	e001      	b.n	800759e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800759a:	2301      	movs	r3, #1
 800759c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	78db      	ldrb	r3, [r3, #3]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00a      	beq.n	80075bc <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80075a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	8a92      	ldrh	r2, [r2, #20]
 80075ac:	fb03 f202 	mul.w	r2, r3, r2
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	61da      	str	r2, [r3, #28]
 80075b4:	e006      	b.n	80075c4 <USB_HC_StartXfer+0x1a4>
 80075b6:	bf00      	nop
 80075b8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	6a1a      	ldr	r2, [r3, #32]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80075cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80075ce:	04d9      	lsls	r1, r3, #19
 80075d0:	4ba3      	ldr	r3, [pc, #652]	@ (8007860 <USB_HC_StartXfer+0x440>)
 80075d2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075d4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	7d9b      	ldrb	r3, [r3, #22]
 80075da:	075b      	lsls	r3, r3, #29
 80075dc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075e0:	69f9      	ldr	r1, [r7, #28]
 80075e2:	0148      	lsls	r0, r1, #5
 80075e4:	6a39      	ldr	r1, [r7, #32]
 80075e6:	4401      	add	r1, r0
 80075e8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80075ec:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075ee:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80075f0:	79fb      	ldrb	r3, [r7, #7]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d009      	beq.n	800760a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	6999      	ldr	r1, [r3, #24]
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	6a3b      	ldr	r3, [r7, #32]
 8007600:	4413      	add	r3, r2
 8007602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007606:	460a      	mov	r2, r1
 8007608:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f003 0301 	and.w	r3, r3, #1
 8007616:	2b00      	cmp	r3, #0
 8007618:	bf0c      	ite	eq
 800761a:	2301      	moveq	r3, #1
 800761c:	2300      	movne	r3, #0
 800761e:	b2db      	uxtb	r3, r3
 8007620:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	015a      	lsls	r2, r3, #5
 8007626:	6a3b      	ldr	r3, [r7, #32]
 8007628:	4413      	add	r3, r2
 800762a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	69fa      	ldr	r2, [r7, #28]
 8007632:	0151      	lsls	r1, r2, #5
 8007634:	6a3a      	ldr	r2, [r7, #32]
 8007636:	440a      	add	r2, r1
 8007638:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800763c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007640:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	015a      	lsls	r2, r3, #5
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	4413      	add	r3, r2
 800764a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	7e7b      	ldrb	r3, [r7, #25]
 8007652:	075b      	lsls	r3, r3, #29
 8007654:	69f9      	ldr	r1, [r7, #28]
 8007656:	0148      	lsls	r0, r1, #5
 8007658:	6a39      	ldr	r1, [r7, #32]
 800765a:	4401      	add	r1, r0
 800765c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007660:	4313      	orrs	r3, r2
 8007662:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	799b      	ldrb	r3, [r3, #6]
 8007668:	2b01      	cmp	r3, #1
 800766a:	f040 80c3 	bne.w	80077f4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	7c5b      	ldrb	r3, [r3, #17]
 8007672:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007678:	4313      	orrs	r3, r2
 800767a:	69fa      	ldr	r2, [r7, #28]
 800767c:	0151      	lsls	r1, r2, #5
 800767e:	6a3a      	ldr	r2, [r7, #32]
 8007680:	440a      	add	r2, r1
 8007682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800768a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	015a      	lsls	r2, r3, #5
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	4413      	add	r3, r2
 8007694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	69fa      	ldr	r2, [r7, #28]
 800769c:	0151      	lsls	r1, r2, #5
 800769e:	6a3a      	ldr	r2, [r7, #32]
 80076a0:	440a      	add	r2, r1
 80076a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076a6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80076aa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	79db      	ldrb	r3, [r3, #7]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d123      	bne.n	80076fc <USB_HC_StartXfer+0x2dc>
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	78db      	ldrb	r3, [r3, #3]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d11f      	bne.n	80076fc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	015a      	lsls	r2, r3, #5
 80076c0:	6a3b      	ldr	r3, [r7, #32]
 80076c2:	4413      	add	r3, r2
 80076c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	69fa      	ldr	r2, [r7, #28]
 80076cc:	0151      	lsls	r1, r2, #5
 80076ce:	6a3a      	ldr	r2, [r7, #32]
 80076d0:	440a      	add	r2, r1
 80076d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076da:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	015a      	lsls	r2, r3, #5
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	4413      	add	r3, r2
 80076e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	0151      	lsls	r1, r2, #5
 80076ee:	6a3a      	ldr	r2, [r7, #32]
 80076f0:	440a      	add	r2, r1
 80076f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076fa:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	7c9b      	ldrb	r3, [r3, #18]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d003      	beq.n	800770c <USB_HC_StartXfer+0x2ec>
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	7c9b      	ldrb	r3, [r3, #18]
 8007708:	2b03      	cmp	r3, #3
 800770a:	d117      	bne.n	800773c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007710:	2b01      	cmp	r3, #1
 8007712:	d113      	bne.n	800773c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	78db      	ldrb	r3, [r3, #3]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d10f      	bne.n	800773c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	6a3b      	ldr	r3, [r7, #32]
 8007722:	4413      	add	r3, r2
 8007724:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	0151      	lsls	r1, r2, #5
 800772e:	6a3a      	ldr	r2, [r7, #32]
 8007730:	440a      	add	r2, r1
 8007732:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800773a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	7c9b      	ldrb	r3, [r3, #18]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d162      	bne.n	800780a <USB_HC_StartXfer+0x3ea>
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	78db      	ldrb	r3, [r3, #3]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d15e      	bne.n	800780a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	3b01      	subs	r3, #1
 8007752:	2b03      	cmp	r3, #3
 8007754:	d858      	bhi.n	8007808 <USB_HC_StartXfer+0x3e8>
 8007756:	a201      	add	r2, pc, #4	@ (adr r2, 800775c <USB_HC_StartXfer+0x33c>)
 8007758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800775c:	0800776d 	.word	0x0800776d
 8007760:	0800778f 	.word	0x0800778f
 8007764:	080077b1 	.word	0x080077b1
 8007768:	080077d3 	.word	0x080077d3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	6a3b      	ldr	r3, [r7, #32]
 8007772:	4413      	add	r3, r2
 8007774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	0151      	lsls	r1, r2, #5
 800777e:	6a3a      	ldr	r2, [r7, #32]
 8007780:	440a      	add	r2, r1
 8007782:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800778a:	6053      	str	r3, [r2, #4]
          break;
 800778c:	e03d      	b.n	800780a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	015a      	lsls	r2, r3, #5
 8007792:	6a3b      	ldr	r3, [r7, #32]
 8007794:	4413      	add	r3, r2
 8007796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	69fa      	ldr	r2, [r7, #28]
 800779e:	0151      	lsls	r1, r2, #5
 80077a0:	6a3a      	ldr	r2, [r7, #32]
 80077a2:	440a      	add	r2, r1
 80077a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077a8:	f043 030e 	orr.w	r3, r3, #14
 80077ac:	6053      	str	r3, [r2, #4]
          break;
 80077ae:	e02c      	b.n	800780a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	6a3b      	ldr	r3, [r7, #32]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	69fa      	ldr	r2, [r7, #28]
 80077c0:	0151      	lsls	r1, r2, #5
 80077c2:	6a3a      	ldr	r2, [r7, #32]
 80077c4:	440a      	add	r2, r1
 80077c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80077ce:	6053      	str	r3, [r2, #4]
          break;
 80077d0:	e01b      	b.n	800780a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	015a      	lsls	r2, r3, #5
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	4413      	add	r3, r2
 80077da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	69fa      	ldr	r2, [r7, #28]
 80077e2:	0151      	lsls	r1, r2, #5
 80077e4:	6a3a      	ldr	r2, [r7, #32]
 80077e6:	440a      	add	r2, r1
 80077e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80077f0:	6053      	str	r3, [r2, #4]
          break;
 80077f2:	e00a      	b.n	800780a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	015a      	lsls	r2, r3, #5
 80077f8:	6a3b      	ldr	r3, [r7, #32]
 80077fa:	4413      	add	r3, r2
 80077fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007800:	461a      	mov	r2, r3
 8007802:	2300      	movs	r3, #0
 8007804:	6053      	str	r3, [r2, #4]
 8007806:	e000      	b.n	800780a <USB_HC_StartXfer+0x3ea>
          break;
 8007808:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	015a      	lsls	r2, r3, #5
 800780e:	6a3b      	ldr	r3, [r7, #32]
 8007810:	4413      	add	r3, r2
 8007812:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007820:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	78db      	ldrb	r3, [r3, #3]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d004      	beq.n	8007834 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007830:	613b      	str	r3, [r7, #16]
 8007832:	e003      	b.n	800783c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800783a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007842:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	015a      	lsls	r2, r3, #5
 8007848:	6a3b      	ldr	r3, [r7, #32]
 800784a:	4413      	add	r3, r2
 800784c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007850:	461a      	mov	r2, r3
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007856:	79fb      	ldrb	r3, [r7, #7]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d003      	beq.n	8007864 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	e055      	b.n	800790c <USB_HC_StartXfer+0x4ec>
 8007860:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	78db      	ldrb	r3, [r3, #3]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d14e      	bne.n	800790a <USB_HC_StartXfer+0x4ea>
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d04a      	beq.n	800790a <USB_HC_StartXfer+0x4ea>
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	79db      	ldrb	r3, [r3, #7]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d146      	bne.n	800790a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	7c9b      	ldrb	r3, [r3, #18]
 8007880:	2b03      	cmp	r3, #3
 8007882:	d831      	bhi.n	80078e8 <USB_HC_StartXfer+0x4c8>
 8007884:	a201      	add	r2, pc, #4	@ (adr r2, 800788c <USB_HC_StartXfer+0x46c>)
 8007886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800788a:	bf00      	nop
 800788c:	0800789d 	.word	0x0800789d
 8007890:	080078c1 	.word	0x080078c1
 8007894:	0800789d 	.word	0x0800789d
 8007898:	080078c1 	.word	0x080078c1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	6a1b      	ldr	r3, [r3, #32]
 80078a0:	3303      	adds	r3, #3
 80078a2:	089b      	lsrs	r3, r3, #2
 80078a4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80078a6:	8afa      	ldrh	r2, [r7, #22]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d91c      	bls.n	80078ec <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	699b      	ldr	r3, [r3, #24]
 80078b6:	f043 0220 	orr.w	r2, r3, #32
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	619a      	str	r2, [r3, #24]
        }
        break;
 80078be:	e015      	b.n	80078ec <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	6a1b      	ldr	r3, [r3, #32]
 80078c4:	3303      	adds	r3, #3
 80078c6:	089b      	lsrs	r3, r3, #2
 80078c8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80078ca:	8afa      	ldrh	r2, [r7, #22]
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d90a      	bls.n	80078f0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	699b      	ldr	r3, [r3, #24]
 80078de:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	619a      	str	r2, [r3, #24]
        }
        break;
 80078e6:	e003      	b.n	80078f0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80078e8:	bf00      	nop
 80078ea:	e002      	b.n	80078f2 <USB_HC_StartXfer+0x4d2>
        break;
 80078ec:	bf00      	nop
 80078ee:	e000      	b.n	80078f2 <USB_HC_StartXfer+0x4d2>
        break;
 80078f0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	6999      	ldr	r1, [r3, #24]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	785a      	ldrb	r2, [r3, #1]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	6a1b      	ldr	r3, [r3, #32]
 80078fe:	b29b      	uxth	r3, r3
 8007900:	2000      	movs	r0, #0
 8007902:	9000      	str	r0, [sp, #0]
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f7ff f9c9 	bl	8006c9c <USB_WritePacket>
  }

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3728      	adds	r7, #40	@ 0x28
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007926:	695b      	ldr	r3, [r3, #20]
 8007928:	b29b      	uxth	r3, r3
}
 800792a:	4618      	mov	r0, r3
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007936:	b480      	push	{r7}
 8007938:	b089      	sub	sp, #36	@ 0x24
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
 800793e:	460b      	mov	r3, r1
 8007940:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007946:	78fb      	ldrb	r3, [r7, #3]
 8007948:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800794a:	2300      	movs	r3, #0
 800794c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	4413      	add	r3, r2
 8007956:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	0c9b      	lsrs	r3, r3, #18
 800795e:	f003 0303 	and.w	r3, r3, #3
 8007962:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	4413      	add	r3, r2
 800796c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	0fdb      	lsrs	r3, r3, #31
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	4413      	add	r3, r2
 8007982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	0fdb      	lsrs	r3, r3, #31
 800798a:	f003 0301 	and.w	r3, r3, #1
 800798e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	f003 0320 	and.w	r3, r3, #32
 8007998:	2b20      	cmp	r3, #32
 800799a:	d10d      	bne.n	80079b8 <USB_HC_Halt+0x82>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10a      	bne.n	80079b8 <USB_HC_Halt+0x82>
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d005      	beq.n	80079b4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d002      	beq.n	80079b4 <USB_HC_Halt+0x7e>
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	2b03      	cmp	r3, #3
 80079b2:	d101      	bne.n	80079b8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	e0d8      	b.n	8007b6a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d002      	beq.n	80079c4 <USB_HC_Halt+0x8e>
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d173      	bne.n	8007aac <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	0151      	lsls	r1, r2, #5
 80079d6:	69fa      	ldr	r2, [r7, #28]
 80079d8:	440a      	add	r2, r1
 80079da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80079e2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	f003 0320 	and.w	r3, r3, #32
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d14a      	bne.n	8007a86 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d133      	bne.n	8007a64 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	0151      	lsls	r1, r2, #5
 8007a0e:	69fa      	ldr	r2, [r7, #28]
 8007a10:	440a      	add	r2, r1
 8007a12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a1a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	015a      	lsls	r2, r3, #5
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	69ba      	ldr	r2, [r7, #24]
 8007a2c:	0151      	lsls	r1, r2, #5
 8007a2e:	69fa      	ldr	r2, [r7, #28]
 8007a30:	440a      	add	r2, r1
 8007a32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a3a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	3301      	adds	r3, #1
 8007a40:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a48:	d82e      	bhi.n	8007aa8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	015a      	lsls	r2, r3, #5
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	4413      	add	r3, r2
 8007a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a60:	d0ec      	beq.n	8007a3c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a62:	e081      	b.n	8007b68 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a64:	69bb      	ldr	r3, [r7, #24]
 8007a66:	015a      	lsls	r2, r3, #5
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	4413      	add	r3, r2
 8007a6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	69ba      	ldr	r2, [r7, #24]
 8007a74:	0151      	lsls	r1, r2, #5
 8007a76:	69fa      	ldr	r2, [r7, #28]
 8007a78:	440a      	add	r2, r1
 8007a7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a82:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a84:	e070      	b.n	8007b68 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	015a      	lsls	r2, r3, #5
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	0151      	lsls	r1, r2, #5
 8007a98:	69fa      	ldr	r2, [r7, #28]
 8007a9a:	440a      	add	r2, r1
 8007a9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007aa4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007aa6:	e05f      	b.n	8007b68 <USB_HC_Halt+0x232>
            break;
 8007aa8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007aaa:	e05d      	b.n	8007b68 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	015a      	lsls	r2, r3, #5
 8007ab0:	69fb      	ldr	r3, [r7, #28]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	0151      	lsls	r1, r2, #5
 8007abe:	69fa      	ldr	r2, [r7, #28]
 8007ac0:	440a      	add	r2, r1
 8007ac2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ac6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007aca:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d133      	bne.n	8007b44 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	69ba      	ldr	r2, [r7, #24]
 8007aec:	0151      	lsls	r1, r2, #5
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	440a      	add	r2, r1
 8007af2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007af6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007afa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	015a      	lsls	r2, r3, #5
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	69ba      	ldr	r2, [r7, #24]
 8007b0c:	0151      	lsls	r1, r2, #5
 8007b0e:	69fa      	ldr	r2, [r7, #28]
 8007b10:	440a      	add	r2, r1
 8007b12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b1a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b28:	d81d      	bhi.n	8007b66 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	4413      	add	r3, r2
 8007b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b40:	d0ec      	beq.n	8007b1c <USB_HC_Halt+0x1e6>
 8007b42:	e011      	b.n	8007b68 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	0151      	lsls	r1, r2, #5
 8007b56:	69fa      	ldr	r2, [r7, #28]
 8007b58:	440a      	add	r2, r1
 8007b5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b62:	6013      	str	r3, [r2, #0]
 8007b64:	e000      	b.n	8007b68 <USB_HC_Halt+0x232>
          break;
 8007b66:	bf00      	nop
    }
  }

  return HAL_OK;
 8007b68:	2300      	movs	r3, #0
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3724      	adds	r7, #36	@ 0x24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
	...

08007b78 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	460b      	mov	r3, r1
 8007b82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	04da      	lsls	r2, r3, #19
 8007b94:	4b15      	ldr	r3, [pc, #84]	@ (8007bec <USB_DoPing+0x74>)
 8007b96:	4013      	ands	r3, r2
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	0151      	lsls	r1, r2, #5
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	440a      	add	r2, r1
 8007ba0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ba4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ba8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	015a      	lsls	r2, r3, #5
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007bc0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007bc8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	015a      	lsls	r2, r3, #5
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	371c      	adds	r7, #28
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	1ff80000 	.word	0x1ff80000

08007bf0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b088      	sub	sp, #32
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007c00:	2300      	movs	r3, #0
 8007c02:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f7fe ff8c 	bl	8006b22 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c0a:	2110      	movs	r1, #16
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f7fe ffe5 	bl	8006bdc <USB_FlushTxFifo>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f7ff f80f 	bl	8006c40 <USB_FlushRxFifo>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d001      	beq.n	8007c2c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	61bb      	str	r3, [r7, #24]
 8007c30:	e01f      	b.n	8007c72 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	015a      	lsls	r2, r3, #5
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	4413      	add	r3, r2
 8007c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c48:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c50:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c58:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c66:	461a      	mov	r2, r3
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	61bb      	str	r3, [r7, #24]
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	2b0f      	cmp	r3, #15
 8007c76:	d9dc      	bls.n	8007c32 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007c78:	2300      	movs	r3, #0
 8007c7a:	61bb      	str	r3, [r7, #24]
 8007c7c:	e034      	b.n	8007ce8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	015a      	lsls	r2, r3, #5
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	4413      	add	r3, r2
 8007c86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c94:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c9c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ca4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cc4:	d80c      	bhi.n	8007ce0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	015a      	lsls	r2, r3, #5
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	4413      	add	r3, r2
 8007cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cd8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cdc:	d0ec      	beq.n	8007cb8 <USB_StopHost+0xc8>
 8007cde:	e000      	b.n	8007ce2 <USB_StopHost+0xf2>
        break;
 8007ce0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	61bb      	str	r3, [r7, #24]
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	2b0f      	cmp	r3, #15
 8007cec:	d9c7      	bls.n	8007c7e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007cfa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d02:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f7fe fefb 	bl	8006b00 <USB_EnableGlobalInt>

  return ret;
 8007d0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3720      	adds	r7, #32
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007d14:	b590      	push	{r4, r7, lr}
 8007d16:	b089      	sub	sp, #36	@ 0x24
 8007d18:	af04      	add	r7, sp, #16
 8007d1a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	2202      	movs	r2, #2
 8007d20:	2102      	movs	r1, #2
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f000 fc85 	bl	8008632 <USBH_FindInterface>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
 8007d2e:	2bff      	cmp	r3, #255	@ 0xff
 8007d30:	d002      	beq.n	8007d38 <USBH_CDC_InterfaceInit+0x24>
 8007d32:	7bfb      	ldrb	r3, [r7, #15]
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d901      	bls.n	8007d3c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007d38:	2302      	movs	r3, #2
 8007d3a:	e13d      	b.n	8007fb8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
 8007d3e:	4619      	mov	r1, r3
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 fc5a 	bl	80085fa <USBH_SelectInterface>
 8007d46:	4603      	mov	r3, r0
 8007d48:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007d4a:	7bbb      	ldrb	r3, [r7, #14]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007d50:	2302      	movs	r3, #2
 8007d52:	e131      	b.n	8007fb8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007d5a:	2050      	movs	r0, #80	@ 0x50
 8007d5c:	f002 fb64 	bl	800a428 <malloc>
 8007d60:	4603      	mov	r3, r0
 8007d62:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d6a:	69db      	ldr	r3, [r3, #28]
 8007d6c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007d74:	2302      	movs	r3, #2
 8007d76:	e11f      	b.n	8007fb8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007d78:	2250      	movs	r2, #80	@ 0x50
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	68b8      	ldr	r0, [r7, #8]
 8007d7e:	f002 fc11 	bl	800a5a4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007d82:	7bfb      	ldrb	r3, [r7, #15]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	211a      	movs	r1, #26
 8007d88:	fb01 f303 	mul.w	r3, r1, r3
 8007d8c:	4413      	add	r3, r2
 8007d8e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	b25b      	sxtb	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	da15      	bge.n	8007dc6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	211a      	movs	r1, #26
 8007da0:	fb01 f303 	mul.w	r3, r1, r3
 8007da4:	4413      	add	r3, r2
 8007da6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007daa:	781a      	ldrb	r2, [r3, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007db0:	7bfb      	ldrb	r3, [r7, #15]
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	211a      	movs	r1, #26
 8007db6:	fb01 f303 	mul.w	r3, r1, r3
 8007dba:	4413      	add	r3, r2
 8007dbc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007dc0:	881a      	ldrh	r2, [r3, #0]
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	785b      	ldrb	r3, [r3, #1]
 8007dca:	4619      	mov	r1, r3
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f001 ffbe 	bl	8009d4e <USBH_AllocPipe>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	7819      	ldrb	r1, [r3, #0]
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	7858      	ldrb	r0, [r3, #1]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	8952      	ldrh	r2, [r2, #10]
 8007df2:	9202      	str	r2, [sp, #8]
 8007df4:	2203      	movs	r2, #3
 8007df6:	9201      	str	r2, [sp, #4]
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	4623      	mov	r3, r4
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f001 ff76 	bl	8009cf0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f002 fa85 	bl	800a31c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007e12:	2300      	movs	r3, #0
 8007e14:	2200      	movs	r2, #0
 8007e16:	210a      	movs	r1, #10
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 fc0a 	bl	8008632 <USBH_FindInterface>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007e22:	7bfb      	ldrb	r3, [r7, #15]
 8007e24:	2bff      	cmp	r3, #255	@ 0xff
 8007e26:	d002      	beq.n	8007e2e <USBH_CDC_InterfaceInit+0x11a>
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d901      	bls.n	8007e32 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007e2e:	2302      	movs	r3, #2
 8007e30:	e0c2      	b.n	8007fb8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007e32:	7bfb      	ldrb	r3, [r7, #15]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	211a      	movs	r1, #26
 8007e38:	fb01 f303 	mul.w	r3, r1, r3
 8007e3c:	4413      	add	r3, r2
 8007e3e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	b25b      	sxtb	r3, r3
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	da16      	bge.n	8007e78 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e4a:	7bfb      	ldrb	r3, [r7, #15]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	211a      	movs	r1, #26
 8007e50:	fb01 f303 	mul.w	r3, r1, r3
 8007e54:	4413      	add	r3, r2
 8007e56:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e5a:	781a      	ldrb	r2, [r3, #0]
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	211a      	movs	r1, #26
 8007e66:	fb01 f303 	mul.w	r3, r1, r3
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e70:	881a      	ldrh	r2, [r3, #0]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	835a      	strh	r2, [r3, #26]
 8007e76:	e015      	b.n	8007ea4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	211a      	movs	r1, #26
 8007e7e:	fb01 f303 	mul.w	r3, r1, r3
 8007e82:	4413      	add	r3, r2
 8007e84:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e88:	781a      	ldrb	r2, [r3, #0]
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e8e:	7bfb      	ldrb	r3, [r7, #15]
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	211a      	movs	r1, #26
 8007e94:	fb01 f303 	mul.w	r3, r1, r3
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e9e:	881a      	ldrh	r2, [r3, #0]
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007ea4:	7bfb      	ldrb	r3, [r7, #15]
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	211a      	movs	r1, #26
 8007eaa:	fb01 f303 	mul.w	r3, r1, r3
 8007eae:	4413      	add	r3, r2
 8007eb0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	b25b      	sxtb	r3, r3
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	da16      	bge.n	8007eea <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	211a      	movs	r1, #26
 8007ec2:	fb01 f303 	mul.w	r3, r1, r3
 8007ec6:	4413      	add	r3, r2
 8007ec8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007ecc:	781a      	ldrb	r2, [r3, #0]
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007ed2:	7bfb      	ldrb	r3, [r7, #15]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	211a      	movs	r1, #26
 8007ed8:	fb01 f303 	mul.w	r3, r1, r3
 8007edc:	4413      	add	r3, r2
 8007ede:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007ee2:	881a      	ldrh	r2, [r3, #0]
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	835a      	strh	r2, [r3, #26]
 8007ee8:	e015      	b.n	8007f16 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	211a      	movs	r1, #26
 8007ef0:	fb01 f303 	mul.w	r3, r1, r3
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007efa:	781a      	ldrb	r2, [r3, #0]
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007f00:	7bfb      	ldrb	r3, [r7, #15]
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	211a      	movs	r1, #26
 8007f06:	fb01 f303 	mul.w	r3, r1, r3
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007f10:	881a      	ldrh	r2, [r3, #0]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	7b9b      	ldrb	r3, [r3, #14]
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	6878      	ldr	r0, [r7, #4]
 8007f1e:	f001 ff16 	bl	8009d4e <USBH_AllocPipe>
 8007f22:	4603      	mov	r3, r0
 8007f24:	461a      	mov	r2, r3
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	7bdb      	ldrb	r3, [r3, #15]
 8007f2e:	4619      	mov	r1, r3
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f001 ff0c 	bl	8009d4e <USBH_AllocPipe>
 8007f36:	4603      	mov	r3, r0
 8007f38:	461a      	mov	r2, r3
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	7b59      	ldrb	r1, [r3, #13]
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	7b98      	ldrb	r0, [r3, #14]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f52:	68ba      	ldr	r2, [r7, #8]
 8007f54:	8b12      	ldrh	r2, [r2, #24]
 8007f56:	9202      	str	r2, [sp, #8]
 8007f58:	2202      	movs	r2, #2
 8007f5a:	9201      	str	r2, [sp, #4]
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	4623      	mov	r3, r4
 8007f60:	4602      	mov	r2, r0
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f001 fec4 	bl	8009cf0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	7b19      	ldrb	r1, [r3, #12]
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	7bd8      	ldrb	r0, [r3, #15]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	8b52      	ldrh	r2, [r2, #26]
 8007f80:	9202      	str	r2, [sp, #8]
 8007f82:	2202      	movs	r2, #2
 8007f84:	9201      	str	r2, [sp, #4]
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	4623      	mov	r3, r4
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f001 feaf 	bl	8009cf0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	7b5b      	ldrb	r3, [r3, #13]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f002 f9ba 	bl	800a31c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	7b1b      	ldrb	r3, [r3, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	4619      	mov	r1, r3
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f002 f9b3 	bl	800a31c <USBH_LL_SetToggle>

  return USBH_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3714      	adds	r7, #20
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd90      	pop	{r4, r7, pc}

08007fc0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007fce:	69db      	ldr	r3, [r3, #28]
 8007fd0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d00e      	beq.n	8007ff8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	4619      	mov	r1, r3
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f001 fea4 	bl	8009d2e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	4619      	mov	r1, r3
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f001 fecf 	bl	8009d90 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	7b1b      	ldrb	r3, [r3, #12]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00e      	beq.n	800801e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	7b1b      	ldrb	r3, [r3, #12]
 8008004:	4619      	mov	r1, r3
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f001 fe91 	bl	8009d2e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	7b1b      	ldrb	r3, [r3, #12]
 8008010:	4619      	mov	r1, r3
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f001 febc 	bl	8009d90 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2200      	movs	r2, #0
 800801c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	7b5b      	ldrb	r3, [r3, #13]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00e      	beq.n	8008044 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	7b5b      	ldrb	r3, [r3, #13]
 800802a:	4619      	mov	r1, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f001 fe7e 	bl	8009d2e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	7b5b      	ldrb	r3, [r3, #13]
 8008036:	4619      	mov	r1, r3
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f001 fea9 	bl	8009d90 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800804a:	69db      	ldr	r3, [r3, #28]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00b      	beq.n	8008068 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008056:	69db      	ldr	r3, [r3, #28]
 8008058:	4618      	mov	r0, r3
 800805a:	f002 f9ed 	bl	800a438 <free>
    phost->pActiveClass->pData = 0U;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008064:	2200      	movs	r2, #0
 8008066:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b084      	sub	sp, #16
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008080:	69db      	ldr	r3, [r3, #28]
 8008082:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	3340      	adds	r3, #64	@ 0x40
 8008088:	4619      	mov	r1, r3
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f8b1 	bl	80081f2 <GetLineCoding>
 8008090:	4603      	mov	r3, r0
 8008092:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008094:	7afb      	ldrb	r3, [r7, #11]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d105      	bne.n	80080a6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080a0:	2102      	movs	r1, #2
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80080a6:	7afb      	ldrb	r3, [r7, #11]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3710      	adds	r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80080b8:	2301      	movs	r3, #1
 80080ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80080bc:	2300      	movs	r3, #0
 80080be:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080c6:	69db      	ldr	r3, [r3, #28]
 80080c8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80080d0:	2b04      	cmp	r3, #4
 80080d2:	d877      	bhi.n	80081c4 <USBH_CDC_Process+0x114>
 80080d4:	a201      	add	r2, pc, #4	@ (adr r2, 80080dc <USBH_CDC_Process+0x2c>)
 80080d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080da:	bf00      	nop
 80080dc:	080080f1 	.word	0x080080f1
 80080e0:	080080f7 	.word	0x080080f7
 80080e4:	08008127 	.word	0x08008127
 80080e8:	0800819b 	.word	0x0800819b
 80080ec:	080081a9 	.word	0x080081a9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80080f0:	2300      	movs	r3, #0
 80080f2:	73fb      	strb	r3, [r7, #15]
      break;
 80080f4:	e06d      	b.n	80081d2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080fa:	4619      	mov	r1, r3
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f897 	bl	8008230 <SetLineCoding>
 8008102:	4603      	mov	r3, r0
 8008104:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008106:	7bbb      	ldrb	r3, [r7, #14]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d104      	bne.n	8008116 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2202      	movs	r2, #2
 8008110:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008114:	e058      	b.n	80081c8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008116:	7bbb      	ldrb	r3, [r7, #14]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d055      	beq.n	80081c8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2204      	movs	r2, #4
 8008120:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008124:	e050      	b.n	80081c8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	3340      	adds	r3, #64	@ 0x40
 800812a:	4619      	mov	r1, r3
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 f860 	bl	80081f2 <GetLineCoding>
 8008132:	4603      	mov	r3, r0
 8008134:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008136:	7bbb      	ldrb	r3, [r7, #14]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d126      	bne.n	800818a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800814e:	791b      	ldrb	r3, [r3, #4]
 8008150:	429a      	cmp	r2, r3
 8008152:	d13b      	bne.n	80081cc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800815e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008160:	429a      	cmp	r2, r3
 8008162:	d133      	bne.n	80081cc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800816e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008170:	429a      	cmp	r2, r3
 8008172:	d12b      	bne.n	80081cc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800817c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800817e:	429a      	cmp	r2, r3
 8008180:	d124      	bne.n	80081cc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 f958 	bl	8008438 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008188:	e020      	b.n	80081cc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800818a:	7bbb      	ldrb	r3, [r7, #14]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d01d      	beq.n	80081cc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	2204      	movs	r2, #4
 8008194:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008198:	e018      	b.n	80081cc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 f867 	bl	800826e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 f8da 	bl	800835a <CDC_ProcessReception>
      break;
 80081a6:	e014      	b.n	80081d2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80081a8:	2100      	movs	r1, #0
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f001 f81a 	bl	80091e4 <USBH_ClrFeature>
 80081b0:	4603      	mov	r3, r0
 80081b2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80081b4:	7bbb      	ldrb	r3, [r7, #14]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d10a      	bne.n	80081d0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80081c2:	e005      	b.n	80081d0 <USBH_CDC_Process+0x120>

    default:
      break;
 80081c4:	bf00      	nop
 80081c6:	e004      	b.n	80081d2 <USBH_CDC_Process+0x122>
      break;
 80081c8:	bf00      	nop
 80081ca:	e002      	b.n	80081d2 <USBH_CDC_Process+0x122>
      break;
 80081cc:	bf00      	nop
 80081ce:	e000      	b.n	80081d2 <USBH_CDC_Process+0x122>
      break;
 80081d0:	bf00      	nop

  }

  return status;
 80081d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3710      	adds	r7, #16
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}

080081dc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	370c      	adds	r7, #12
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr

080081f2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b082      	sub	sp, #8
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
 80081fa:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	22a1      	movs	r2, #161	@ 0xa1
 8008200:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2221      	movs	r2, #33	@ 0x21
 8008206:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2207      	movs	r2, #7
 8008218:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	2207      	movs	r2, #7
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 fb14 	bl	800984e <USBH_CtlReq>
 8008226:	4603      	mov	r3, r0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3708      	adds	r7, #8
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2221      	movs	r2, #33	@ 0x21
 800823e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2220      	movs	r2, #32
 8008244:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2207      	movs	r2, #7
 8008256:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	2207      	movs	r2, #7
 800825c:	4619      	mov	r1, r3
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f001 faf5 	bl	800984e <USBH_CtlReq>
 8008264:	4603      	mov	r3, r0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3708      	adds	r7, #8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}

0800826e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800826e:	b580      	push	{r7, lr}
 8008270:	b086      	sub	sp, #24
 8008272:	af02      	add	r7, sp, #8
 8008274:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008280:	2300      	movs	r3, #0
 8008282:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800828a:	2b01      	cmp	r3, #1
 800828c:	d002      	beq.n	8008294 <CDC_ProcessTransmission+0x26>
 800828e:	2b02      	cmp	r3, #2
 8008290:	d023      	beq.n	80082da <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008292:	e05e      	b.n	8008352 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	8b12      	ldrh	r2, [r2, #24]
 800829c:	4293      	cmp	r3, r2
 800829e:	d90b      	bls.n	80082b8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	69d9      	ldr	r1, [r3, #28]
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	8b1a      	ldrh	r2, [r3, #24]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	7b5b      	ldrb	r3, [r3, #13]
 80082ac:	2001      	movs	r0, #1
 80082ae:	9000      	str	r0, [sp, #0]
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f001 fcda 	bl	8009c6a <USBH_BulkSendData>
 80082b6:	e00b      	b.n	80082d0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80082c0:	b29a      	uxth	r2, r3
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	7b5b      	ldrb	r3, [r3, #13]
 80082c6:	2001      	movs	r0, #1
 80082c8:	9000      	str	r0, [sp, #0]
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f001 fccd 	bl	8009c6a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2202      	movs	r2, #2
 80082d4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80082d8:	e03b      	b.n	8008352 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	7b5b      	ldrb	r3, [r3, #13]
 80082de:	4619      	mov	r1, r3
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f001 fff1 	bl	800a2c8 <USBH_LL_GetURBState>
 80082e6:	4603      	mov	r3, r0
 80082e8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80082ea:	7afb      	ldrb	r3, [r7, #11]
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d128      	bne.n	8008342 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	8b12      	ldrh	r2, [r2, #24]
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d90e      	bls.n	800831a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	8b12      	ldrh	r2, [r2, #24]
 8008304:	1a9a      	subs	r2, r3, r2
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	69db      	ldr	r3, [r3, #28]
 800830e:	68fa      	ldr	r2, [r7, #12]
 8008310:	8b12      	ldrh	r2, [r2, #24]
 8008312:	441a      	add	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	61da      	str	r2, [r3, #28]
 8008318:	e002      	b.n	8008320 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008324:	2b00      	cmp	r3, #0
 8008326:	d004      	beq.n	8008332 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008330:	e00e      	b.n	8008350 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2200      	movs	r2, #0
 8008336:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f868 	bl	8008410 <USBH_CDC_TransmitCallback>
      break;
 8008340:	e006      	b.n	8008350 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008342:	7afb      	ldrb	r3, [r7, #11]
 8008344:	2b02      	cmp	r3, #2
 8008346:	d103      	bne.n	8008350 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008350:	bf00      	nop
  }
}
 8008352:	bf00      	nop
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b086      	sub	sp, #24
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008368:	69db      	ldr	r3, [r3, #28]
 800836a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800836c:	2300      	movs	r3, #0
 800836e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008376:	2b03      	cmp	r3, #3
 8008378:	d002      	beq.n	8008380 <CDC_ProcessReception+0x26>
 800837a:	2b04      	cmp	r3, #4
 800837c:	d00e      	beq.n	800839c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800837e:	e043      	b.n	8008408 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	6a19      	ldr	r1, [r3, #32]
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	8b5a      	ldrh	r2, [r3, #26]
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	7b1b      	ldrb	r3, [r3, #12]
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f001 fc91 	bl	8009cb4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	2204      	movs	r2, #4
 8008396:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800839a:	e035      	b.n	8008408 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	7b1b      	ldrb	r3, [r3, #12]
 80083a0:	4619      	mov	r1, r3
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f001 ff90 	bl	800a2c8 <USBH_LL_GetURBState>
 80083a8:	4603      	mov	r3, r0
 80083aa:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80083ac:	7cfb      	ldrb	r3, [r7, #19]
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d129      	bne.n	8008406 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	7b1b      	ldrb	r3, [r3, #12]
 80083b6:	4619      	mov	r1, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f001 fef3 	bl	800a1a4 <USBH_LL_GetLastXferSize>
 80083be:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c4:	68fa      	ldr	r2, [r7, #12]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d016      	beq.n	80083f8 <CDC_ProcessReception+0x9e>
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	8b5b      	ldrh	r3, [r3, #26]
 80083ce:	461a      	mov	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d110      	bne.n	80083f8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	1ad2      	subs	r2, r2, r3
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	6a1a      	ldr	r2, [r3, #32]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	441a      	add	r2, r3
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	2203      	movs	r2, #3
 80083f2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80083f6:	e006      	b.n	8008406 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	2200      	movs	r2, #0
 80083fc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 f80f 	bl	8008424 <USBH_CDC_ReceiveCallback>
      break;
 8008406:	bf00      	nop
  }
}
 8008408:	bf00      	nop
 800840a:	3718      	adds	r7, #24
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008418:	bf00      	nop
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800842c:	bf00      	nop
 800842e:	370c      	adds	r7, #12
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr

08008438 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b084      	sub	sp, #16
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	4613      	mov	r3, r2
 8008458:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d101      	bne.n	8008464 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008460:	2302      	movs	r3, #2
 8008462:	e029      	b.n	80084b8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	79fa      	ldrb	r2, [r7, #7]
 8008468:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f000 f81f 	bl	80084c0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d003      	beq.n	80084b0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f001 fdc3 	bl	800a03c <USBH_LL_Init>

  return USBH_OK;
 80084b6:	2300      	movs	r3, #0
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80084c8:	2300      	movs	r3, #0
 80084ca:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80084cc:	2300      	movs	r3, #0
 80084ce:	60fb      	str	r3, [r7, #12]
 80084d0:	e009      	b.n	80084e6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	33e0      	adds	r3, #224	@ 0xe0
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	4413      	add	r3, r2
 80084dc:	2200      	movs	r2, #0
 80084de:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3301      	adds	r3, #1
 80084e4:	60fb      	str	r3, [r7, #12]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2b0f      	cmp	r3, #15
 80084ea:	d9f2      	bls.n	80084d2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80084ec:	2300      	movs	r3, #0
 80084ee:	60fb      	str	r3, [r7, #12]
 80084f0:	e009      	b.n	8008506 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	4413      	add	r3, r2
 80084f8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80084fc:	2200      	movs	r2, #0
 80084fe:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	3301      	adds	r3, #1
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800850c:	d3f1      	bcc.n	80084f2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2201      	movs	r2, #1
 800851e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2240      	movs	r2, #64	@ 0x40
 8008532:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	331c      	adds	r3, #28
 800855e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008562:	2100      	movs	r1, #0
 8008564:	4618      	mov	r0, r3
 8008566:	f002 f81d 	bl	800a5a4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008570:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008574:	2100      	movs	r1, #0
 8008576:	4618      	mov	r0, r3
 8008578:	f002 f814 	bl	800a5a4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008582:	2212      	movs	r2, #18
 8008584:	2100      	movs	r1, #0
 8008586:	4618      	mov	r0, r3
 8008588:	f002 f80c 	bl	800a5a4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008592:	223e      	movs	r2, #62	@ 0x3e
 8008594:	2100      	movs	r1, #0
 8008596:	4618      	mov	r0, r3
 8008598:	f002 f804 	bl	800a5a4 <memset>

  return USBH_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80085a6:	b480      	push	{r7}
 80085a8:	b085      	sub	sp, #20
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80085b0:	2300      	movs	r3, #0
 80085b2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d016      	beq.n	80085e8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d10e      	bne.n	80085e2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80085ca:	1c59      	adds	r1, r3, #1
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	33de      	adds	r3, #222	@ 0xde
 80085d6:	6839      	ldr	r1, [r7, #0]
 80085d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80085dc:	2300      	movs	r3, #0
 80085de:	73fb      	strb	r3, [r7, #15]
 80085e0:	e004      	b.n	80085ec <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80085e2:	2302      	movs	r3, #2
 80085e4:	73fb      	strb	r3, [r7, #15]
 80085e6:	e001      	b.n	80085ec <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80085e8:	2302      	movs	r3, #2
 80085ea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80085ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3714      	adds	r7, #20
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr

080085fa <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80085fa:	b480      	push	{r7}
 80085fc:	b085      	sub	sp, #20
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
 8008602:	460b      	mov	r3, r1
 8008604:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008610:	78fa      	ldrb	r2, [r7, #3]
 8008612:	429a      	cmp	r2, r3
 8008614:	d204      	bcs.n	8008620 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	78fa      	ldrb	r2, [r7, #3]
 800861a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800861e:	e001      	b.n	8008624 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008620:	2302      	movs	r3, #2
 8008622:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008624:	7bfb      	ldrb	r3, [r7, #15]
}
 8008626:	4618      	mov	r0, r3
 8008628:	3714      	adds	r7, #20
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr

08008632 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008632:	b480      	push	{r7}
 8008634:	b087      	sub	sp, #28
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
 800863a:	4608      	mov	r0, r1
 800863c:	4611      	mov	r1, r2
 800863e:	461a      	mov	r2, r3
 8008640:	4603      	mov	r3, r0
 8008642:	70fb      	strb	r3, [r7, #3]
 8008644:	460b      	mov	r3, r1
 8008646:	70bb      	strb	r3, [r7, #2]
 8008648:	4613      	mov	r3, r2
 800864a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800864c:	2300      	movs	r3, #0
 800864e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008650:	2300      	movs	r3, #0
 8008652:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800865a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800865c:	e025      	b.n	80086aa <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800865e:	7dfb      	ldrb	r3, [r7, #23]
 8008660:	221a      	movs	r2, #26
 8008662:	fb02 f303 	mul.w	r3, r2, r3
 8008666:	3308      	adds	r3, #8
 8008668:	68fa      	ldr	r2, [r7, #12]
 800866a:	4413      	add	r3, r2
 800866c:	3302      	adds	r3, #2
 800866e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	795b      	ldrb	r3, [r3, #5]
 8008674:	78fa      	ldrb	r2, [r7, #3]
 8008676:	429a      	cmp	r2, r3
 8008678:	d002      	beq.n	8008680 <USBH_FindInterface+0x4e>
 800867a:	78fb      	ldrb	r3, [r7, #3]
 800867c:	2bff      	cmp	r3, #255	@ 0xff
 800867e:	d111      	bne.n	80086a4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008684:	78ba      	ldrb	r2, [r7, #2]
 8008686:	429a      	cmp	r2, r3
 8008688:	d002      	beq.n	8008690 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800868a:	78bb      	ldrb	r3, [r7, #2]
 800868c:	2bff      	cmp	r3, #255	@ 0xff
 800868e:	d109      	bne.n	80086a4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008694:	787a      	ldrb	r2, [r7, #1]
 8008696:	429a      	cmp	r2, r3
 8008698:	d002      	beq.n	80086a0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800869a:	787b      	ldrb	r3, [r7, #1]
 800869c:	2bff      	cmp	r3, #255	@ 0xff
 800869e:	d101      	bne.n	80086a4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80086a0:	7dfb      	ldrb	r3, [r7, #23]
 80086a2:	e006      	b.n	80086b2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80086a4:	7dfb      	ldrb	r3, [r7, #23]
 80086a6:	3301      	adds	r3, #1
 80086a8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80086aa:	7dfb      	ldrb	r3, [r7, #23]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d9d6      	bls.n	800865e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80086b0:	23ff      	movs	r3, #255	@ 0xff
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	371c      	adds	r7, #28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b082      	sub	sp, #8
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f001 fcf4 	bl	800a0b4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80086cc:	2101      	movs	r1, #1
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f001 fe0d 	bl	800a2ee <USBH_LL_DriverVBUS>

  return USBH_OK;
 80086d4:	2300      	movs	r3, #0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3708      	adds	r7, #8
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
	...

080086e0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b088      	sub	sp, #32
 80086e4:	af04      	add	r7, sp, #16
 80086e6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80086e8:	2302      	movs	r3, #2
 80086ea:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d102      	bne.n	8008702 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2203      	movs	r2, #3
 8008700:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	b2db      	uxtb	r3, r3
 8008708:	2b0b      	cmp	r3, #11
 800870a:	f200 81bb 	bhi.w	8008a84 <USBH_Process+0x3a4>
 800870e:	a201      	add	r2, pc, #4	@ (adr r2, 8008714 <USBH_Process+0x34>)
 8008710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008714:	08008745 	.word	0x08008745
 8008718:	08008777 	.word	0x08008777
 800871c:	080087df 	.word	0x080087df
 8008720:	08008a1f 	.word	0x08008a1f
 8008724:	08008a85 	.word	0x08008a85
 8008728:	0800887f 	.word	0x0800887f
 800872c:	080089c5 	.word	0x080089c5
 8008730:	080088b5 	.word	0x080088b5
 8008734:	080088d5 	.word	0x080088d5
 8008738:	080088f3 	.word	0x080088f3
 800873c:	08008937 	.word	0x08008937
 8008740:	08008a07 	.word	0x08008a07
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800874a:	b2db      	uxtb	r3, r3
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 819b 	beq.w	8008a88 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2201      	movs	r2, #1
 8008756:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008758:	20c8      	movs	r0, #200	@ 0xc8
 800875a:	f001 fe12 	bl	800a382 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f001 fd05 	bl	800a16e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008774:	e188      	b.n	8008a88 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800877c:	2b01      	cmp	r3, #1
 800877e:	d107      	bne.n	8008790 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2202      	movs	r2, #2
 800878c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800878e:	e18a      	b.n	8008aa6 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008796:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800879a:	d914      	bls.n	80087c6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80087a2:	3301      	adds	r3, #1
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80087b2:	2b03      	cmp	r3, #3
 80087b4:	d903      	bls.n	80087be <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	220d      	movs	r2, #13
 80087ba:	701a      	strb	r2, [r3, #0]
      break;
 80087bc:	e173      	b.n	8008aa6 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	701a      	strb	r2, [r3, #0]
      break;
 80087c4:	e16f      	b.n	8008aa6 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80087cc:	f103 020a 	add.w	r2, r3, #10
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80087d6:	200a      	movs	r0, #10
 80087d8:	f001 fdd3 	bl	800a382 <USBH_Delay>
      break;
 80087dc:	e163      	b.n	8008aa6 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d005      	beq.n	80087f4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80087ee:	2104      	movs	r1, #4
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80087f4:	2064      	movs	r0, #100	@ 0x64
 80087f6:	f001 fdc4 	bl	800a382 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f001 fc90 	bl	800a120 <USBH_LL_GetSpeed>
 8008800:	4603      	mov	r3, r0
 8008802:	461a      	mov	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2205      	movs	r2, #5
 800880e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008810:	2100      	movs	r1, #0
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f001 fa9b 	bl	8009d4e <USBH_AllocPipe>
 8008818:	4603      	mov	r3, r0
 800881a:	461a      	mov	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008820:	2180      	movs	r1, #128	@ 0x80
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f001 fa93 	bl	8009d4e <USBH_AllocPipe>
 8008828:	4603      	mov	r3, r0
 800882a:	461a      	mov	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	7919      	ldrb	r1, [r3, #4]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008844:	9202      	str	r2, [sp, #8]
 8008846:	2200      	movs	r2, #0
 8008848:	9201      	str	r2, [sp, #4]
 800884a:	9300      	str	r3, [sp, #0]
 800884c:	4603      	mov	r3, r0
 800884e:	2280      	movs	r2, #128	@ 0x80
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f001 fa4d 	bl	8009cf0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	7959      	ldrb	r1, [r3, #5]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800886a:	9202      	str	r2, [sp, #8]
 800886c:	2200      	movs	r2, #0
 800886e:	9201      	str	r2, [sp, #4]
 8008870:	9300      	str	r3, [sp, #0]
 8008872:	4603      	mov	r3, r0
 8008874:	2200      	movs	r2, #0
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f001 fa3a 	bl	8009cf0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800887c:	e113      	b.n	8008aa6 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f916 	bl	8008ab0 <USBH_HandleEnum>
 8008884:	4603      	mov	r3, r0
 8008886:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008888:	7bbb      	ldrb	r3, [r7, #14]
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b00      	cmp	r3, #0
 800888e:	f040 80fd 	bne.w	8008a8c <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d103      	bne.n	80088ac <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2208      	movs	r2, #8
 80088a8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80088aa:	e0ef      	b.n	8008a8c <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2207      	movs	r2, #7
 80088b0:	701a      	strb	r2, [r3, #0]
      break;
 80088b2:	e0eb      	b.n	8008a8c <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f000 80e8 	beq.w	8008a90 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80088c6:	2101      	movs	r1, #1
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2208      	movs	r2, #8
 80088d0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80088d2:	e0dd      	b.n	8008a90 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80088da:	4619      	mov	r1, r3
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fc3a 	bl	8009156 <USBH_SetCfg>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f040 80d5 	bne.w	8008a94 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2209      	movs	r2, #9
 80088ee:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80088f0:	e0d0      	b.n	8008a94 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80088f8:	f003 0320 	and.w	r3, r3, #32
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d016      	beq.n	800892e <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008900:	2101      	movs	r1, #1
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fc4a 	bl	800919c <USBH_SetFeature>
 8008908:	4603      	mov	r3, r0
 800890a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800890c:	7bbb      	ldrb	r3, [r7, #14]
 800890e:	b2db      	uxtb	r3, r3
 8008910:	2b00      	cmp	r3, #0
 8008912:	d103      	bne.n	800891c <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	220a      	movs	r2, #10
 8008918:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800891a:	e0bd      	b.n	8008a98 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 800891c:	7bbb      	ldrb	r3, [r7, #14]
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b03      	cmp	r3, #3
 8008922:	f040 80b9 	bne.w	8008a98 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	220a      	movs	r2, #10
 800892a:	701a      	strb	r2, [r3, #0]
      break;
 800892c:	e0b4      	b.n	8008a98 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	220a      	movs	r2, #10
 8008932:	701a      	strb	r2, [r3, #0]
      break;
 8008934:	e0b0      	b.n	8008a98 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800893c:	2b00      	cmp	r3, #0
 800893e:	f000 80ad 	beq.w	8008a9c <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800894a:	2300      	movs	r3, #0
 800894c:	73fb      	strb	r3, [r7, #15]
 800894e:	e016      	b.n	800897e <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008950:	7bfa      	ldrb	r2, [r7, #15]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	32de      	adds	r2, #222	@ 0xde
 8008956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800895a:	791a      	ldrb	r2, [r3, #4]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008962:	429a      	cmp	r2, r3
 8008964:	d108      	bne.n	8008978 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008966:	7bfa      	ldrb	r2, [r7, #15]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	32de      	adds	r2, #222	@ 0xde
 800896c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008976:	e005      	b.n	8008984 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008978:	7bfb      	ldrb	r3, [r7, #15]
 800897a:	3301      	adds	r3, #1
 800897c:	73fb      	strb	r3, [r7, #15]
 800897e:	7bfb      	ldrb	r3, [r7, #15]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d0e5      	beq.n	8008950 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800898a:	2b00      	cmp	r3, #0
 800898c:	d016      	beq.n	80089bc <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	4798      	blx	r3
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d109      	bne.n	80089b4 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2206      	movs	r2, #6
 80089a4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089ac:	2103      	movs	r1, #3
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80089b2:	e073      	b.n	8008a9c <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	220d      	movs	r2, #13
 80089b8:	701a      	strb	r2, [r3, #0]
      break;
 80089ba:	e06f      	b.n	8008a9c <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	220d      	movs	r2, #13
 80089c0:	701a      	strb	r2, [r3, #0]
      break;
 80089c2:	e06b      	b.n	8008a9c <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d017      	beq.n	80089fe <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089d4:	691b      	ldr	r3, [r3, #16]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	4798      	blx	r3
 80089da:	4603      	mov	r3, r0
 80089dc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80089de:	7bbb      	ldrb	r3, [r7, #14]
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d103      	bne.n	80089ee <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	220b      	movs	r2, #11
 80089ea:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80089ec:	e058      	b.n	8008aa0 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 80089ee:	7bbb      	ldrb	r3, [r7, #14]
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d154      	bne.n	8008aa0 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	220d      	movs	r2, #13
 80089fa:	701a      	strb	r2, [r3, #0]
      break;
 80089fc:	e050      	b.n	8008aa0 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	220d      	movs	r2, #13
 8008a02:	701a      	strb	r2, [r3, #0]
      break;
 8008a04:	e04c      	b.n	8008aa0 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d049      	beq.n	8008aa4 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a16:	695b      	ldr	r3, [r3, #20]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	4798      	blx	r3
      }
      break;
 8008a1c:	e042      	b.n	8008aa4 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f7ff fd4a 	bl	80084c0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d005      	beq.n	8008a60 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a5a:	2105      	movs	r1, #5
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d107      	bne.n	8008a7c <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f7ff fe22 	bl	80086be <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008a7a:	e014      	b.n	8008aa6 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f001 fb19 	bl	800a0b4 <USBH_LL_Start>
      break;
 8008a82:	e010      	b.n	8008aa6 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008a84:	bf00      	nop
 8008a86:	e00e      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008a88:	bf00      	nop
 8008a8a:	e00c      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008a8c:	bf00      	nop
 8008a8e:	e00a      	b.n	8008aa6 <USBH_Process+0x3c6>
    break;
 8008a90:	bf00      	nop
 8008a92:	e008      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008a94:	bf00      	nop
 8008a96:	e006      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008a98:	bf00      	nop
 8008a9a:	e004      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008a9c:	bf00      	nop
 8008a9e:	e002      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008aa0:	bf00      	nop
 8008aa2:	e000      	b.n	8008aa6 <USBH_Process+0x3c6>
      break;
 8008aa4:	bf00      	nop
  }
  return USBH_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b088      	sub	sp, #32
 8008ab4:	af04      	add	r7, sp, #16
 8008ab6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008abc:	2301      	movs	r3, #1
 8008abe:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	785b      	ldrb	r3, [r3, #1]
 8008ac4:	2b07      	cmp	r3, #7
 8008ac6:	f200 81bd 	bhi.w	8008e44 <USBH_HandleEnum+0x394>
 8008aca:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad0 <USBH_HandleEnum+0x20>)
 8008acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad0:	08008af1 	.word	0x08008af1
 8008ad4:	08008bab 	.word	0x08008bab
 8008ad8:	08008c15 	.word	0x08008c15
 8008adc:	08008c9f 	.word	0x08008c9f
 8008ae0:	08008d09 	.word	0x08008d09
 8008ae4:	08008d79 	.word	0x08008d79
 8008ae8:	08008dbf 	.word	0x08008dbf
 8008aec:	08008e05 	.word	0x08008e05
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008af0:	2108      	movs	r1, #8
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fa4c 	bl	8008f90 <USBH_Get_DevDesc>
 8008af8:	4603      	mov	r3, r0
 8008afa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008afc:	7bbb      	ldrb	r3, [r7, #14]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d12e      	bne.n	8008b60 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	7919      	ldrb	r1, [r3, #4]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008b26:	9202      	str	r2, [sp, #8]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	9201      	str	r2, [sp, #4]
 8008b2c:	9300      	str	r3, [sp, #0]
 8008b2e:	4603      	mov	r3, r0
 8008b30:	2280      	movs	r2, #128	@ 0x80
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f001 f8dc 	bl	8009cf0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	7959      	ldrb	r1, [r3, #5]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b4c:	9202      	str	r2, [sp, #8]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	9201      	str	r2, [sp, #4]
 8008b52:	9300      	str	r3, [sp, #0]
 8008b54:	4603      	mov	r3, r0
 8008b56:	2200      	movs	r2, #0
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f001 f8c9 	bl	8009cf0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b5e:	e173      	b.n	8008e48 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b60:	7bbb      	ldrb	r3, [r7, #14]
 8008b62:	2b03      	cmp	r3, #3
 8008b64:	f040 8170 	bne.w	8008e48 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b6e:	3301      	adds	r3, #1
 8008b70:	b2da      	uxtb	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b7e:	2b03      	cmp	r3, #3
 8008b80:	d903      	bls.n	8008b8a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	220d      	movs	r2, #13
 8008b86:	701a      	strb	r2, [r3, #0]
      break;
 8008b88:	e15e      	b.n	8008e48 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	795b      	ldrb	r3, [r3, #5]
 8008b8e:	4619      	mov	r1, r3
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f001 f8fd 	bl	8009d90 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	791b      	ldrb	r3, [r3, #4]
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 f8f7 	bl	8009d90 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	701a      	strb	r2, [r3, #0]
      break;
 8008ba8:	e14e      	b.n	8008e48 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008baa:	2112      	movs	r1, #18
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 f9ef 	bl	8008f90 <USBH_Get_DevDesc>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bb6:	7bbb      	ldrb	r3, [r7, #14]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d103      	bne.n	8008bc4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008bc2:	e143      	b.n	8008e4c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008bc4:	7bbb      	ldrb	r3, [r7, #14]
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	f040 8140 	bne.w	8008e4c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	b2da      	uxtb	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008be2:	2b03      	cmp	r3, #3
 8008be4:	d903      	bls.n	8008bee <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	220d      	movs	r2, #13
 8008bea:	701a      	strb	r2, [r3, #0]
      break;
 8008bec:	e12e      	b.n	8008e4c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	795b      	ldrb	r3, [r3, #5]
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f001 f8cb 	bl	8009d90 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	791b      	ldrb	r3, [r3, #4]
 8008bfe:	4619      	mov	r1, r3
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f001 f8c5 	bl	8009d90 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	701a      	strb	r2, [r3, #0]
      break;
 8008c12:	e11b      	b.n	8008e4c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008c14:	2101      	movs	r1, #1
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fa79 	bl	800910e <USBH_SetAddress>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d130      	bne.n	8008c88 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008c26:	2002      	movs	r0, #2
 8008c28:	f001 fbab 	bl	800a382 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2203      	movs	r2, #3
 8008c38:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	7919      	ldrb	r1, [r3, #4]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c4e:	9202      	str	r2, [sp, #8]
 8008c50:	2200      	movs	r2, #0
 8008c52:	9201      	str	r2, [sp, #4]
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	4603      	mov	r3, r0
 8008c58:	2280      	movs	r2, #128	@ 0x80
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f001 f848 	bl	8009cf0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	7959      	ldrb	r1, [r3, #5]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c74:	9202      	str	r2, [sp, #8]
 8008c76:	2200      	movs	r2, #0
 8008c78:	9201      	str	r2, [sp, #4]
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2200      	movs	r2, #0
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f001 f835 	bl	8009cf0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c86:	e0e3      	b.n	8008e50 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
 8008c8a:	2b03      	cmp	r3, #3
 8008c8c:	f040 80e0 	bne.w	8008e50 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	220d      	movs	r2, #13
 8008c94:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	705a      	strb	r2, [r3, #1]
      break;
 8008c9c:	e0d8      	b.n	8008e50 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c9e:	2109      	movs	r1, #9
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 f9a1 	bl	8008fe8 <USBH_Get_CfgDesc>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008caa:	7bbb      	ldrb	r3, [r7, #14]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d103      	bne.n	8008cb8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2204      	movs	r2, #4
 8008cb4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008cb6:	e0cd      	b.n	8008e54 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cb8:	7bbb      	ldrb	r3, [r7, #14]
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	f040 80ca 	bne.w	8008e54 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	b2da      	uxtb	r2, r3
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cd6:	2b03      	cmp	r3, #3
 8008cd8:	d903      	bls.n	8008ce2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	220d      	movs	r2, #13
 8008cde:	701a      	strb	r2, [r3, #0]
      break;
 8008ce0:	e0b8      	b.n	8008e54 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	795b      	ldrb	r3, [r3, #5]
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f001 f851 	bl	8009d90 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	791b      	ldrb	r3, [r3, #4]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f001 f84b 	bl	8009d90 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	701a      	strb	r2, [r3, #0]
      break;
 8008d06:	e0a5      	b.n	8008e54 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f969 	bl	8008fe8 <USBH_Get_CfgDesc>
 8008d16:	4603      	mov	r3, r0
 8008d18:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d1a:	7bbb      	ldrb	r3, [r7, #14]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d103      	bne.n	8008d28 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2205      	movs	r2, #5
 8008d24:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008d26:	e097      	b.n	8008e58 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d28:	7bbb      	ldrb	r3, [r7, #14]
 8008d2a:	2b03      	cmp	r3, #3
 8008d2c:	f040 8094 	bne.w	8008e58 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d36:	3301      	adds	r3, #1
 8008d38:	b2da      	uxtb	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d46:	2b03      	cmp	r3, #3
 8008d48:	d903      	bls.n	8008d52 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	220d      	movs	r2, #13
 8008d4e:	701a      	strb	r2, [r3, #0]
      break;
 8008d50:	e082      	b.n	8008e58 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	795b      	ldrb	r3, [r3, #5]
 8008d56:	4619      	mov	r1, r3
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f001 f819 	bl	8009d90 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	791b      	ldrb	r3, [r3, #4]
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f001 f813 	bl	8009d90 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	701a      	strb	r2, [r3, #0]
      break;
 8008d76:	e06f      	b.n	8008e58 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d019      	beq.n	8008db6 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d8e:	23ff      	movs	r3, #255	@ 0xff
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f953 	bl	800903c <USBH_Get_StringDesc>
 8008d96:	4603      	mov	r3, r0
 8008d98:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d103      	bne.n	8008da8 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2206      	movs	r2, #6
 8008da4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008da6:	e059      	b.n	8008e5c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008da8:	7bbb      	ldrb	r3, [r7, #14]
 8008daa:	2b03      	cmp	r3, #3
 8008dac:	d156      	bne.n	8008e5c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2206      	movs	r2, #6
 8008db2:	705a      	strb	r2, [r3, #1]
      break;
 8008db4:	e052      	b.n	8008e5c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2206      	movs	r2, #6
 8008dba:	705a      	strb	r2, [r3, #1]
      break;
 8008dbc:	e04e      	b.n	8008e5c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d019      	beq.n	8008dfc <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008dd4:	23ff      	movs	r3, #255	@ 0xff
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f930 	bl	800903c <USBH_Get_StringDesc>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008de0:	7bbb      	ldrb	r3, [r7, #14]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d103      	bne.n	8008dee <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2207      	movs	r2, #7
 8008dea:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008dec:	e038      	b.n	8008e60 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008dee:	7bbb      	ldrb	r3, [r7, #14]
 8008df0:	2b03      	cmp	r3, #3
 8008df2:	d135      	bne.n	8008e60 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2207      	movs	r2, #7
 8008df8:	705a      	strb	r2, [r3, #1]
      break;
 8008dfa:	e031      	b.n	8008e60 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2207      	movs	r2, #7
 8008e00:	705a      	strb	r2, [r3, #1]
      break;
 8008e02:	e02d      	b.n	8008e60 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d017      	beq.n	8008e3e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008e1a:	23ff      	movs	r3, #255	@ 0xff
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 f90d 	bl	800903c <USBH_Get_StringDesc>
 8008e22:	4603      	mov	r3, r0
 8008e24:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e26:	7bbb      	ldrb	r3, [r7, #14]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d102      	bne.n	8008e32 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008e30:	e018      	b.n	8008e64 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e32:	7bbb      	ldrb	r3, [r7, #14]
 8008e34:	2b03      	cmp	r3, #3
 8008e36:	d115      	bne.n	8008e64 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e3c:	e012      	b.n	8008e64 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	73fb      	strb	r3, [r7, #15]
      break;
 8008e42:	e00f      	b.n	8008e64 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008e44:	bf00      	nop
 8008e46:	e00e      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e48:	bf00      	nop
 8008e4a:	e00c      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e4c:	bf00      	nop
 8008e4e:	e00a      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e50:	bf00      	nop
 8008e52:	e008      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e54:	bf00      	nop
 8008e56:	e006      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e58:	bf00      	nop
 8008e5a:	e004      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e5c:	bf00      	nop
 8008e5e:	e002      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e60:	bf00      	nop
 8008e62:	e000      	b.n	8008e66 <USBH_HandleEnum+0x3b6>
      break;
 8008e64:	bf00      	nop
  }
  return Status;
 8008e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	683a      	ldr	r2, [r7, #0]
 8008e7e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008e82:	bf00      	nop
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b082      	sub	sp, #8
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e9c:	1c5a      	adds	r2, r3, #1
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 f804 	bl	8008eb2 <USBH_HandleSof>
}
 8008eaa:	bf00      	nop
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b082      	sub	sp, #8
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	2b0b      	cmp	r3, #11
 8008ec2:	d10a      	bne.n	8008eda <USBH_HandleSof+0x28>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d005      	beq.n	8008eda <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ed4:	699b      	ldr	r3, [r3, #24]
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	4798      	blx	r3
  }
}
 8008eda:	bf00      	nop
 8008edc:	3708      	adds	r7, #8
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b083      	sub	sp, #12
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2201      	movs	r2, #1
 8008eee:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008ef2:	bf00      	nop
}
 8008ef4:	370c      	adds	r7, #12
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efc:	4770      	bx	lr

08008efe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b083      	sub	sp, #12
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008f0e:	bf00      	nop
}
 8008f10:	370c      	adds	r7, #12
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr

08008f1a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b083      	sub	sp, #12
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2201      	movs	r2, #1
 8008f26:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008f3a:	2300      	movs	r3, #0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f001 f8be 	bl	800a0ea <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	791b      	ldrb	r3, [r3, #4]
 8008f72:	4619      	mov	r1, r3
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 ff0b 	bl	8009d90 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	795b      	ldrb	r3, [r3, #5]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f000 ff05 	bl	8009d90 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3708      	adds	r7, #8
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af02      	add	r7, sp, #8
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008f9c:	887b      	ldrh	r3, [r7, #2]
 8008f9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fa2:	d901      	bls.n	8008fa8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e01b      	b.n	8008fe0 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008fae:	887b      	ldrh	r3, [r7, #2]
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008fb8:	2100      	movs	r1, #0
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f872 	bl	80090a4 <USBH_GetDescriptor>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008fc4:	7bfb      	ldrb	r3, [r7, #15]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d109      	bne.n	8008fde <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008fd0:	887a      	ldrh	r2, [r7, #2]
 8008fd2:	4619      	mov	r1, r3
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 f929 	bl	800922c <USBH_ParseDevDesc>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af02      	add	r7, sp, #8
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	331c      	adds	r3, #28
 8008ff8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008ffa:	887b      	ldrh	r3, [r7, #2]
 8008ffc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009000:	d901      	bls.n	8009006 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009002:	2303      	movs	r3, #3
 8009004:	e016      	b.n	8009034 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009006:	887b      	ldrh	r3, [r7, #2]
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009010:	2100      	movs	r1, #0
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 f846 	bl	80090a4 <USBH_GetDescriptor>
 8009018:	4603      	mov	r3, r0
 800901a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800901c:	7bfb      	ldrb	r3, [r7, #15]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d107      	bne.n	8009032 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009022:	887b      	ldrh	r3, [r7, #2]
 8009024:	461a      	mov	r2, r3
 8009026:	68b9      	ldr	r1, [r7, #8]
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 f9af 	bl	800938c <USBH_ParseCfgDesc>
 800902e:	4603      	mov	r3, r0
 8009030:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009032:	7bfb      	ldrb	r3, [r7, #15]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b088      	sub	sp, #32
 8009040:	af02      	add	r7, sp, #8
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	607a      	str	r2, [r7, #4]
 8009046:	461a      	mov	r2, r3
 8009048:	460b      	mov	r3, r1
 800904a:	72fb      	strb	r3, [r7, #11]
 800904c:	4613      	mov	r3, r2
 800904e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009050:	893b      	ldrh	r3, [r7, #8]
 8009052:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009056:	d802      	bhi.n	800905e <USBH_Get_StringDesc+0x22>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d101      	bne.n	8009062 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800905e:	2303      	movs	r3, #3
 8009060:	e01c      	b.n	800909c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009062:	7afb      	ldrb	r3, [r7, #11]
 8009064:	b29b      	uxth	r3, r3
 8009066:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800906a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009072:	893b      	ldrh	r3, [r7, #8]
 8009074:	9300      	str	r3, [sp, #0]
 8009076:	460b      	mov	r3, r1
 8009078:	2100      	movs	r1, #0
 800907a:	68f8      	ldr	r0, [r7, #12]
 800907c:	f000 f812 	bl	80090a4 <USBH_GetDescriptor>
 8009080:	4603      	mov	r3, r0
 8009082:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009084:	7dfb      	ldrb	r3, [r7, #23]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d107      	bne.n	800909a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009090:	893a      	ldrh	r2, [r7, #8]
 8009092:	6879      	ldr	r1, [r7, #4]
 8009094:	4618      	mov	r0, r3
 8009096:	f000 fb8d 	bl	80097b4 <USBH_ParseStringDesc>
  }

  return status;
 800909a:	7dfb      	ldrb	r3, [r7, #23]
}
 800909c:	4618      	mov	r0, r3
 800909e:	3718      	adds	r7, #24
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b084      	sub	sp, #16
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	607b      	str	r3, [r7, #4]
 80090ae:	460b      	mov	r3, r1
 80090b0:	72fb      	strb	r3, [r7, #11]
 80090b2:	4613      	mov	r3, r2
 80090b4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	789b      	ldrb	r3, [r3, #2]
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d11c      	bne.n	80090f8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80090be:	7afb      	ldrb	r3, [r7, #11]
 80090c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2206      	movs	r2, #6
 80090ce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	893a      	ldrh	r2, [r7, #8]
 80090d4:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80090d6:	893b      	ldrh	r3, [r7, #8]
 80090d8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80090dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090e0:	d104      	bne.n	80090ec <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f240 4209 	movw	r2, #1033	@ 0x409
 80090e8:	829a      	strh	r2, [r3, #20]
 80090ea:	e002      	b.n	80090f2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2200      	movs	r2, #0
 80090f0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8b3a      	ldrh	r2, [r7, #24]
 80090f6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80090f8:	8b3b      	ldrh	r3, [r7, #24]
 80090fa:	461a      	mov	r2, r3
 80090fc:	6879      	ldr	r1, [r7, #4]
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f000 fba5 	bl	800984e <USBH_CtlReq>
 8009104:	4603      	mov	r3, r0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b082      	sub	sp, #8
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	460b      	mov	r3, r1
 8009118:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	789b      	ldrb	r3, [r3, #2]
 800911e:	2b01      	cmp	r3, #1
 8009120:	d10f      	bne.n	8009142 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2205      	movs	r2, #5
 800912c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	b29a      	uxth	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009142:	2200      	movs	r2, #0
 8009144:	2100      	movs	r1, #0
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f000 fb81 	bl	800984e <USBH_CtlReq>
 800914c:	4603      	mov	r3, r0
}
 800914e:	4618      	mov	r0, r3
 8009150:	3708      	adds	r7, #8
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}

08009156 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b082      	sub	sp, #8
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
 800915e:	460b      	mov	r3, r1
 8009160:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	789b      	ldrb	r3, [r3, #2]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d10e      	bne.n	8009188 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2209      	movs	r2, #9
 8009174:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	887a      	ldrh	r2, [r7, #2]
 800917a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009188:	2200      	movs	r2, #0
 800918a:	2100      	movs	r1, #0
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fb5e 	bl	800984e <USBH_CtlReq>
 8009192:	4603      	mov	r3, r0
}
 8009194:	4618      	mov	r0, r3
 8009196:	3708      	adds	r7, #8
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}

0800919c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	460b      	mov	r3, r1
 80091a6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	789b      	ldrb	r3, [r3, #2]
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d10f      	bne.n	80091d0 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2203      	movs	r2, #3
 80091ba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80091bc:	78fb      	ldrb	r3, [r7, #3]
 80091be:	b29a      	uxth	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80091d0:	2200      	movs	r2, #0
 80091d2:	2100      	movs	r1, #0
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 fb3a 	bl	800984e <USBH_CtlReq>
 80091da:	4603      	mov	r3, r0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3708      	adds	r7, #8
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	460b      	mov	r3, r1
 80091ee:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	789b      	ldrb	r3, [r3, #2]
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d10f      	bne.n	8009218 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2202      	movs	r2, #2
 80091fc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2201      	movs	r2, #1
 8009202:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2200      	movs	r2, #0
 8009208:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	b29a      	uxth	r2, r3
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009218:	2200      	movs	r2, #0
 800921a:	2100      	movs	r1, #0
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 fb16 	bl	800984e <USBH_CtlReq>
 8009222:	4603      	mov	r3, r0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800922c:	b480      	push	{r7}
 800922e:	b087      	sub	sp, #28
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	4613      	mov	r3, r2
 8009238:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009240:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009242:	2300      	movs	r3, #0
 8009244:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d101      	bne.n	8009250 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800924c:	2302      	movs	r3, #2
 800924e:	e094      	b.n	800937a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	781a      	ldrb	r2, [r3, #0]
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	785a      	ldrb	r2, [r3, #1]
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	3302      	adds	r3, #2
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	461a      	mov	r2, r3
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	3303      	adds	r3, #3
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	021b      	lsls	r3, r3, #8
 8009270:	b29b      	uxth	r3, r3
 8009272:	4313      	orrs	r3, r2
 8009274:	b29a      	uxth	r2, r3
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	791a      	ldrb	r2, [r3, #4]
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	795a      	ldrb	r2, [r3, #5]
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	799a      	ldrb	r2, [r3, #6]
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	79da      	ldrb	r2, [r3, #7]
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d004      	beq.n	80092ae <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d11b      	bne.n	80092e6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	79db      	ldrb	r3, [r3, #7]
 80092b2:	2b20      	cmp	r3, #32
 80092b4:	dc0f      	bgt.n	80092d6 <USBH_ParseDevDesc+0xaa>
 80092b6:	2b08      	cmp	r3, #8
 80092b8:	db0f      	blt.n	80092da <USBH_ParseDevDesc+0xae>
 80092ba:	3b08      	subs	r3, #8
 80092bc:	4a32      	ldr	r2, [pc, #200]	@ (8009388 <USBH_ParseDevDesc+0x15c>)
 80092be:	fa22 f303 	lsr.w	r3, r2, r3
 80092c2:	f003 0301 	and.w	r3, r3, #1
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	bf14      	ite	ne
 80092ca:	2301      	movne	r3, #1
 80092cc:	2300      	moveq	r3, #0
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d106      	bne.n	80092e2 <USBH_ParseDevDesc+0xb6>
 80092d4:	e001      	b.n	80092da <USBH_ParseDevDesc+0xae>
 80092d6:	2b40      	cmp	r3, #64	@ 0x40
 80092d8:	d003      	beq.n	80092e2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	2208      	movs	r2, #8
 80092de:	71da      	strb	r2, [r3, #7]
        break;
 80092e0:	e000      	b.n	80092e4 <USBH_ParseDevDesc+0xb8>
        break;
 80092e2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80092e4:	e00e      	b.n	8009304 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	d107      	bne.n	8009300 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	79db      	ldrb	r3, [r3, #7]
 80092f4:	2b08      	cmp	r3, #8
 80092f6:	d005      	beq.n	8009304 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	2208      	movs	r2, #8
 80092fc:	71da      	strb	r2, [r3, #7]
 80092fe:	e001      	b.n	8009304 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009300:	2303      	movs	r3, #3
 8009302:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009304:	88fb      	ldrh	r3, [r7, #6]
 8009306:	2b08      	cmp	r3, #8
 8009308:	d936      	bls.n	8009378 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	3308      	adds	r3, #8
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	461a      	mov	r2, r3
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	3309      	adds	r3, #9
 8009316:	781b      	ldrb	r3, [r3, #0]
 8009318:	021b      	lsls	r3, r3, #8
 800931a:	b29b      	uxth	r3, r3
 800931c:	4313      	orrs	r3, r2
 800931e:	b29a      	uxth	r2, r3
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	330a      	adds	r3, #10
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	461a      	mov	r2, r3
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	330b      	adds	r3, #11
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	021b      	lsls	r3, r3, #8
 8009334:	b29b      	uxth	r3, r3
 8009336:	4313      	orrs	r3, r2
 8009338:	b29a      	uxth	r2, r3
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	330c      	adds	r3, #12
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	461a      	mov	r2, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	330d      	adds	r3, #13
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	021b      	lsls	r3, r3, #8
 800934e:	b29b      	uxth	r3, r3
 8009350:	4313      	orrs	r3, r2
 8009352:	b29a      	uxth	r2, r3
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	7b9a      	ldrb	r2, [r3, #14]
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	7bda      	ldrb	r2, [r3, #15]
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	7c1a      	ldrb	r2, [r3, #16]
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	7c5a      	ldrb	r2, [r3, #17]
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009378:	7dfb      	ldrb	r3, [r7, #23]
}
 800937a:	4618      	mov	r0, r3
 800937c:	371c      	adds	r7, #28
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	01000101 	.word	0x01000101

0800938c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b08c      	sub	sp, #48	@ 0x30
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	4613      	mov	r3, r2
 8009398:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80093a0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80093a2:	2300      	movs	r3, #0
 80093a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80093ae:	2300      	movs	r3, #0
 80093b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d101      	bne.n	80093be <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80093ba:	2302      	movs	r3, #2
 80093bc:	e0da      	b.n	8009574 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80093c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	2b09      	cmp	r3, #9
 80093c8:	d002      	beq.n	80093d0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80093ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093cc:	2209      	movs	r2, #9
 80093ce:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	781a      	ldrb	r2, [r3, #0]
 80093d4:	6a3b      	ldr	r3, [r7, #32]
 80093d6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	785a      	ldrb	r2, [r3, #1]
 80093dc:	6a3b      	ldr	r3, [r7, #32]
 80093de:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	3302      	adds	r3, #2
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	461a      	mov	r2, r3
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	3303      	adds	r3, #3
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	021b      	lsls	r3, r3, #8
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	4313      	orrs	r3, r2
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093fa:	bf28      	it	cs
 80093fc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009400:	b29a      	uxth	r2, r3
 8009402:	6a3b      	ldr	r3, [r7, #32]
 8009404:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	791a      	ldrb	r2, [r3, #4]
 800940a:	6a3b      	ldr	r3, [r7, #32]
 800940c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	795a      	ldrb	r2, [r3, #5]
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	799a      	ldrb	r2, [r3, #6]
 800941a:	6a3b      	ldr	r3, [r7, #32]
 800941c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	79da      	ldrb	r2, [r3, #7]
 8009422:	6a3b      	ldr	r3, [r7, #32]
 8009424:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	7a1a      	ldrb	r2, [r3, #8]
 800942a:	6a3b      	ldr	r3, [r7, #32]
 800942c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800942e:	88fb      	ldrh	r3, [r7, #6]
 8009430:	2b09      	cmp	r3, #9
 8009432:	f240 809d 	bls.w	8009570 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009436:	2309      	movs	r3, #9
 8009438:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800943a:	2300      	movs	r3, #0
 800943c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800943e:	e081      	b.n	8009544 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009440:	f107 0316 	add.w	r3, r7, #22
 8009444:	4619      	mov	r1, r3
 8009446:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009448:	f000 f9e7 	bl	800981a <USBH_GetNextDesc>
 800944c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800944e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009450:	785b      	ldrb	r3, [r3, #1]
 8009452:	2b04      	cmp	r3, #4
 8009454:	d176      	bne.n	8009544 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	2b09      	cmp	r3, #9
 800945c:	d002      	beq.n	8009464 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800945e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009460:	2209      	movs	r2, #9
 8009462:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009468:	221a      	movs	r2, #26
 800946a:	fb02 f303 	mul.w	r3, r2, r3
 800946e:	3308      	adds	r3, #8
 8009470:	6a3a      	ldr	r2, [r7, #32]
 8009472:	4413      	add	r3, r2
 8009474:	3302      	adds	r3, #2
 8009476:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800947a:	69f8      	ldr	r0, [r7, #28]
 800947c:	f000 f87e 	bl	800957c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009480:	2300      	movs	r3, #0
 8009482:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009486:	2300      	movs	r3, #0
 8009488:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800948a:	e043      	b.n	8009514 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800948c:	f107 0316 	add.w	r3, r7, #22
 8009490:	4619      	mov	r1, r3
 8009492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009494:	f000 f9c1 	bl	800981a <USBH_GetNextDesc>
 8009498:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800949a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949c:	785b      	ldrb	r3, [r3, #1]
 800949e:	2b05      	cmp	r3, #5
 80094a0:	d138      	bne.n	8009514 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	795b      	ldrb	r3, [r3, #5]
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d113      	bne.n	80094d2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d003      	beq.n	80094ba <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	799b      	ldrb	r3, [r3, #6]
 80094b6:	2b03      	cmp	r3, #3
 80094b8:	d10b      	bne.n	80094d2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	79db      	ldrb	r3, [r3, #7]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10b      	bne.n	80094da <USBH_ParseCfgDesc+0x14e>
 80094c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b09      	cmp	r3, #9
 80094c8:	d007      	beq.n	80094da <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80094ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094cc:	2209      	movs	r2, #9
 80094ce:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80094d0:	e003      	b.n	80094da <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80094d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d4:	2207      	movs	r2, #7
 80094d6:	701a      	strb	r2, [r3, #0]
 80094d8:	e000      	b.n	80094dc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80094da:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80094dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094e0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80094e4:	3201      	adds	r2, #1
 80094e6:	00d2      	lsls	r2, r2, #3
 80094e8:	211a      	movs	r1, #26
 80094ea:	fb01 f303 	mul.w	r3, r1, r3
 80094ee:	4413      	add	r3, r2
 80094f0:	3308      	adds	r3, #8
 80094f2:	6a3a      	ldr	r2, [r7, #32]
 80094f4:	4413      	add	r3, r2
 80094f6:	3304      	adds	r3, #4
 80094f8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80094fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094fc:	69b9      	ldr	r1, [r7, #24]
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	f000 f870 	bl	80095e4 <USBH_ParseEPDesc>
 8009504:	4603      	mov	r3, r0
 8009506:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800950a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800950e:	3301      	adds	r3, #1
 8009510:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	791b      	ldrb	r3, [r3, #4]
 8009518:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800951c:	429a      	cmp	r2, r3
 800951e:	d204      	bcs.n	800952a <USBH_ParseCfgDesc+0x19e>
 8009520:	6a3b      	ldr	r3, [r7, #32]
 8009522:	885a      	ldrh	r2, [r3, #2]
 8009524:	8afb      	ldrh	r3, [r7, #22]
 8009526:	429a      	cmp	r2, r3
 8009528:	d8b0      	bhi.n	800948c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	791b      	ldrb	r3, [r3, #4]
 800952e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009532:	429a      	cmp	r2, r3
 8009534:	d201      	bcs.n	800953a <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009536:	2303      	movs	r3, #3
 8009538:	e01c      	b.n	8009574 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800953a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800953e:	3301      	adds	r3, #1
 8009540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009548:	2b01      	cmp	r3, #1
 800954a:	d805      	bhi.n	8009558 <USBH_ParseCfgDesc+0x1cc>
 800954c:	6a3b      	ldr	r3, [r7, #32]
 800954e:	885a      	ldrh	r2, [r3, #2]
 8009550:	8afb      	ldrh	r3, [r7, #22]
 8009552:	429a      	cmp	r2, r3
 8009554:	f63f af74 	bhi.w	8009440 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009558:	6a3b      	ldr	r3, [r7, #32]
 800955a:	791b      	ldrb	r3, [r3, #4]
 800955c:	2b02      	cmp	r3, #2
 800955e:	bf28      	it	cs
 8009560:	2302      	movcs	r3, #2
 8009562:	b2db      	uxtb	r3, r3
 8009564:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009568:	429a      	cmp	r2, r3
 800956a:	d201      	bcs.n	8009570 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800956c:	2303      	movs	r3, #3
 800956e:	e001      	b.n	8009574 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009574:	4618      	mov	r0, r3
 8009576:	3730      	adds	r7, #48	@ 0x30
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	781a      	ldrb	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	785a      	ldrb	r2, [r3, #1]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	789a      	ldrb	r2, [r3, #2]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	78da      	ldrb	r2, [r3, #3]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	3304      	adds	r3, #4
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	2b02      	cmp	r3, #2
 80095ae:	bf28      	it	cs
 80095b0:	2302      	movcs	r3, #2
 80095b2:	b2da      	uxtb	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	795a      	ldrb	r2, [r3, #5]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	799a      	ldrb	r2, [r3, #6]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	79da      	ldrb	r2, [r3, #7]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	7a1a      	ldrb	r2, [r3, #8]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	721a      	strb	r2, [r3, #8]
}
 80095d8:	bf00      	nop
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b087      	sub	sp, #28
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80095f0:	2300      	movs	r3, #0
 80095f2:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	781a      	ldrb	r2, [r3, #0]
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	785a      	ldrb	r2, [r3, #1]
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	789a      	ldrb	r2, [r3, #2]
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	78da      	ldrb	r2, [r3, #3]
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	3304      	adds	r3, #4
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	461a      	mov	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	3305      	adds	r3, #5
 8009620:	781b      	ldrb	r3, [r3, #0]
 8009622:	021b      	lsls	r3, r3, #8
 8009624:	b29b      	uxth	r3, r3
 8009626:	4313      	orrs	r3, r2
 8009628:	b29a      	uxth	r2, r3
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	799a      	ldrb	r2, [r3, #6]
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	889b      	ldrh	r3, [r3, #4]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d009      	beq.n	8009652 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009646:	d804      	bhi.n	8009652 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800964c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009650:	d901      	bls.n	8009656 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009652:	2303      	movs	r3, #3
 8009654:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800965c:	2b00      	cmp	r3, #0
 800965e:	d136      	bne.n	80096ce <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	78db      	ldrb	r3, [r3, #3]
 8009664:	f003 0303 	and.w	r3, r3, #3
 8009668:	2b02      	cmp	r3, #2
 800966a:	d108      	bne.n	800967e <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	889b      	ldrh	r3, [r3, #4]
 8009670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009674:	f240 8097 	bls.w	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009678:	2303      	movs	r3, #3
 800967a:	75fb      	strb	r3, [r7, #23]
 800967c:	e093      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	78db      	ldrb	r3, [r3, #3]
 8009682:	f003 0303 	and.w	r3, r3, #3
 8009686:	2b00      	cmp	r3, #0
 8009688:	d107      	bne.n	800969a <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	889b      	ldrh	r3, [r3, #4]
 800968e:	2b40      	cmp	r3, #64	@ 0x40
 8009690:	f240 8089 	bls.w	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009694:	2303      	movs	r3, #3
 8009696:	75fb      	strb	r3, [r7, #23]
 8009698:	e085      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	78db      	ldrb	r3, [r3, #3]
 800969e:	f003 0303 	and.w	r3, r3, #3
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	d005      	beq.n	80096b2 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	78db      	ldrb	r3, [r3, #3]
 80096aa:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d10a      	bne.n	80096c8 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	799b      	ldrb	r3, [r3, #6]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d003      	beq.n	80096c2 <USBH_ParseEPDesc+0xde>
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	799b      	ldrb	r3, [r3, #6]
 80096be:	2b10      	cmp	r3, #16
 80096c0:	d970      	bls.n	80097a4 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80096c2:	2303      	movs	r3, #3
 80096c4:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80096c6:	e06d      	b.n	80097a4 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80096c8:	2303      	movs	r3, #3
 80096ca:	75fb      	strb	r3, [r7, #23]
 80096cc:	e06b      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d13c      	bne.n	8009752 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	78db      	ldrb	r3, [r3, #3]
 80096dc:	f003 0303 	and.w	r3, r3, #3
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d005      	beq.n	80096f0 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	78db      	ldrb	r3, [r3, #3]
 80096e8:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d106      	bne.n	80096fe <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	889b      	ldrh	r3, [r3, #4]
 80096f4:	2b40      	cmp	r3, #64	@ 0x40
 80096f6:	d956      	bls.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096f8:	2303      	movs	r3, #3
 80096fa:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80096fc:	e053      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	78db      	ldrb	r3, [r3, #3]
 8009702:	f003 0303 	and.w	r3, r3, #3
 8009706:	2b01      	cmp	r3, #1
 8009708:	d10e      	bne.n	8009728 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	799b      	ldrb	r3, [r3, #6]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d007      	beq.n	8009722 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009716:	2b10      	cmp	r3, #16
 8009718:	d803      	bhi.n	8009722 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800971e:	2b40      	cmp	r3, #64	@ 0x40
 8009720:	d941      	bls.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009722:	2303      	movs	r3, #3
 8009724:	75fb      	strb	r3, [r7, #23]
 8009726:	e03e      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	78db      	ldrb	r3, [r3, #3]
 800972c:	f003 0303 	and.w	r3, r3, #3
 8009730:	2b03      	cmp	r3, #3
 8009732:	d10b      	bne.n	800974c <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	799b      	ldrb	r3, [r3, #6]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d004      	beq.n	8009746 <USBH_ParseEPDesc+0x162>
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	889b      	ldrh	r3, [r3, #4]
 8009740:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009744:	d32f      	bcc.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009746:	2303      	movs	r3, #3
 8009748:	75fb      	strb	r3, [r7, #23]
 800974a:	e02c      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800974c:	2303      	movs	r3, #3
 800974e:	75fb      	strb	r3, [r7, #23]
 8009750:	e029      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009758:	2b02      	cmp	r3, #2
 800975a:	d120      	bne.n	800979e <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	78db      	ldrb	r3, [r3, #3]
 8009760:	f003 0303 	and.w	r3, r3, #3
 8009764:	2b00      	cmp	r3, #0
 8009766:	d106      	bne.n	8009776 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	889b      	ldrh	r3, [r3, #4]
 800976c:	2b08      	cmp	r3, #8
 800976e:	d01a      	beq.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009770:	2303      	movs	r3, #3
 8009772:	75fb      	strb	r3, [r7, #23]
 8009774:	e017      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	78db      	ldrb	r3, [r3, #3]
 800977a:	f003 0303 	and.w	r3, r3, #3
 800977e:	2b03      	cmp	r3, #3
 8009780:	d10a      	bne.n	8009798 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	799b      	ldrb	r3, [r3, #6]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d003      	beq.n	8009792 <USBH_ParseEPDesc+0x1ae>
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	889b      	ldrh	r3, [r3, #4]
 800978e:	2b08      	cmp	r3, #8
 8009790:	d909      	bls.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009792:	2303      	movs	r3, #3
 8009794:	75fb      	strb	r3, [r7, #23]
 8009796:	e006      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009798:	2303      	movs	r3, #3
 800979a:	75fb      	strb	r3, [r7, #23]
 800979c:	e003      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800979e:	2303      	movs	r3, #3
 80097a0:	75fb      	strb	r3, [r7, #23]
 80097a2:	e000      	b.n	80097a6 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80097a4:	bf00      	nop
  }

  return status;
 80097a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	371c      	adds	r7, #28
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b087      	sub	sp, #28
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	4613      	mov	r3, r2
 80097c0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	3301      	adds	r3, #1
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	2b03      	cmp	r3, #3
 80097ca:	d120      	bne.n	800980e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	1e9a      	subs	r2, r3, #2
 80097d2:	88fb      	ldrh	r3, [r7, #6]
 80097d4:	4293      	cmp	r3, r2
 80097d6:	bf28      	it	cs
 80097d8:	4613      	movcs	r3, r2
 80097da:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	3302      	adds	r3, #2
 80097e0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80097e2:	2300      	movs	r3, #0
 80097e4:	82fb      	strh	r3, [r7, #22]
 80097e6:	e00b      	b.n	8009800 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80097e8:	8afb      	ldrh	r3, [r7, #22]
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	4413      	add	r3, r2
 80097ee:	781a      	ldrb	r2, [r3, #0]
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	3301      	adds	r3, #1
 80097f8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80097fa:	8afb      	ldrh	r3, [r7, #22]
 80097fc:	3302      	adds	r3, #2
 80097fe:	82fb      	strh	r3, [r7, #22]
 8009800:	8afa      	ldrh	r2, [r7, #22]
 8009802:	8abb      	ldrh	r3, [r7, #20]
 8009804:	429a      	cmp	r2, r3
 8009806:	d3ef      	bcc.n	80097e8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	2200      	movs	r2, #0
 800980c:	701a      	strb	r2, [r3, #0]
  }
}
 800980e:	bf00      	nop
 8009810:	371c      	adds	r7, #28
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr

0800981a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800981a:	b480      	push	{r7}
 800981c:	b085      	sub	sp, #20
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
 8009822:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	881b      	ldrh	r3, [r3, #0]
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	7812      	ldrb	r2, [r2, #0]
 800982c:	4413      	add	r3, r2
 800982e:	b29a      	uxth	r2, r3
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	781b      	ldrb	r3, [r3, #0]
 8009838:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4413      	add	r3, r2
 800983e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009840:	68fb      	ldr	r3, [r7, #12]
}
 8009842:	4618      	mov	r0, r3
 8009844:	3714      	adds	r7, #20
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr

0800984e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b086      	sub	sp, #24
 8009852:	af00      	add	r7, sp, #0
 8009854:	60f8      	str	r0, [r7, #12]
 8009856:	60b9      	str	r1, [r7, #8]
 8009858:	4613      	mov	r3, r2
 800985a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800985c:	2301      	movs	r3, #1
 800985e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	789b      	ldrb	r3, [r3, #2]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d002      	beq.n	800986e <USBH_CtlReq+0x20>
 8009868:	2b02      	cmp	r3, #2
 800986a:	d00f      	beq.n	800988c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800986c:	e027      	b.n	80098be <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	68ba      	ldr	r2, [r7, #8]
 8009872:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	88fa      	ldrh	r2, [r7, #6]
 8009878:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2201      	movs	r2, #1
 800987e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2202      	movs	r2, #2
 8009884:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009886:	2301      	movs	r3, #1
 8009888:	75fb      	strb	r3, [r7, #23]
      break;
 800988a:	e018      	b.n	80098be <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f000 f81b 	bl	80098c8 <USBH_HandleControl>
 8009892:	4603      	mov	r3, r0
 8009894:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009896:	7dfb      	ldrb	r3, [r7, #23]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d002      	beq.n	80098a2 <USBH_CtlReq+0x54>
 800989c:	7dfb      	ldrb	r3, [r7, #23]
 800989e:	2b03      	cmp	r3, #3
 80098a0:	d106      	bne.n	80098b0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2201      	movs	r2, #1
 80098a6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2200      	movs	r2, #0
 80098ac:	761a      	strb	r2, [r3, #24]
      break;
 80098ae:	e005      	b.n	80098bc <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80098b0:	7dfb      	ldrb	r3, [r7, #23]
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d102      	bne.n	80098bc <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2201      	movs	r2, #1
 80098ba:	709a      	strb	r2, [r3, #2]
      break;
 80098bc:	bf00      	nop
  }
  return status;
 80098be:	7dfb      	ldrb	r3, [r7, #23]
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b086      	sub	sp, #24
 80098cc:	af02      	add	r7, sp, #8
 80098ce:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80098d0:	2301      	movs	r3, #1
 80098d2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80098d4:	2300      	movs	r3, #0
 80098d6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	7e1b      	ldrb	r3, [r3, #24]
 80098dc:	3b01      	subs	r3, #1
 80098de:	2b0a      	cmp	r3, #10
 80098e0:	f200 8156 	bhi.w	8009b90 <USBH_HandleControl+0x2c8>
 80098e4:	a201      	add	r2, pc, #4	@ (adr r2, 80098ec <USBH_HandleControl+0x24>)
 80098e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ea:	bf00      	nop
 80098ec:	08009919 	.word	0x08009919
 80098f0:	08009933 	.word	0x08009933
 80098f4:	0800999d 	.word	0x0800999d
 80098f8:	080099c3 	.word	0x080099c3
 80098fc:	080099fb 	.word	0x080099fb
 8009900:	08009a25 	.word	0x08009a25
 8009904:	08009a77 	.word	0x08009a77
 8009908:	08009a99 	.word	0x08009a99
 800990c:	08009ad5 	.word	0x08009ad5
 8009910:	08009afb 	.word	0x08009afb
 8009914:	08009b39 	.word	0x08009b39
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f103 0110 	add.w	r1, r3, #16
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	795b      	ldrb	r3, [r3, #5]
 8009922:	461a      	mov	r2, r3
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 f943 	bl	8009bb0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2202      	movs	r2, #2
 800992e:	761a      	strb	r2, [r3, #24]
      break;
 8009930:	e139      	b.n	8009ba6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	795b      	ldrb	r3, [r3, #5]
 8009936:	4619      	mov	r1, r3
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 fcc5 	bl	800a2c8 <USBH_LL_GetURBState>
 800993e:	4603      	mov	r3, r0
 8009940:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009942:	7bbb      	ldrb	r3, [r7, #14]
 8009944:	2b01      	cmp	r3, #1
 8009946:	d11e      	bne.n	8009986 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	7c1b      	ldrb	r3, [r3, #16]
 800994c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009950:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	8adb      	ldrh	r3, [r3, #22]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d00a      	beq.n	8009970 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800995a:	7b7b      	ldrb	r3, [r7, #13]
 800995c:	2b80      	cmp	r3, #128	@ 0x80
 800995e:	d103      	bne.n	8009968 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2203      	movs	r2, #3
 8009964:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009966:	e115      	b.n	8009b94 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2205      	movs	r2, #5
 800996c:	761a      	strb	r2, [r3, #24]
      break;
 800996e:	e111      	b.n	8009b94 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009970:	7b7b      	ldrb	r3, [r7, #13]
 8009972:	2b80      	cmp	r3, #128	@ 0x80
 8009974:	d103      	bne.n	800997e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2209      	movs	r2, #9
 800997a:	761a      	strb	r2, [r3, #24]
      break;
 800997c:	e10a      	b.n	8009b94 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2207      	movs	r2, #7
 8009982:	761a      	strb	r2, [r3, #24]
      break;
 8009984:	e106      	b.n	8009b94 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009986:	7bbb      	ldrb	r3, [r7, #14]
 8009988:	2b04      	cmp	r3, #4
 800998a:	d003      	beq.n	8009994 <USBH_HandleControl+0xcc>
 800998c:	7bbb      	ldrb	r3, [r7, #14]
 800998e:	2b02      	cmp	r3, #2
 8009990:	f040 8100 	bne.w	8009b94 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	220b      	movs	r2, #11
 8009998:	761a      	strb	r2, [r3, #24]
      break;
 800999a:	e0fb      	b.n	8009b94 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80099a2:	b29a      	uxth	r2, r3
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6899      	ldr	r1, [r3, #8]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	899a      	ldrh	r2, [r3, #12]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	791b      	ldrb	r3, [r3, #4]
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 f93a 	bl	8009c2e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2204      	movs	r2, #4
 80099be:	761a      	strb	r2, [r3, #24]
      break;
 80099c0:	e0f1      	b.n	8009ba6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	791b      	ldrb	r3, [r3, #4]
 80099c6:	4619      	mov	r1, r3
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fc7d 	bl	800a2c8 <USBH_LL_GetURBState>
 80099ce:	4603      	mov	r3, r0
 80099d0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80099d2:	7bbb      	ldrb	r3, [r7, #14]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d102      	bne.n	80099de <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2209      	movs	r2, #9
 80099dc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80099de:	7bbb      	ldrb	r3, [r7, #14]
 80099e0:	2b05      	cmp	r3, #5
 80099e2:	d102      	bne.n	80099ea <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80099e4:	2303      	movs	r3, #3
 80099e6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80099e8:	e0d6      	b.n	8009b98 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80099ea:	7bbb      	ldrb	r3, [r7, #14]
 80099ec:	2b04      	cmp	r3, #4
 80099ee:	f040 80d3 	bne.w	8009b98 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	220b      	movs	r2, #11
 80099f6:	761a      	strb	r2, [r3, #24]
      break;
 80099f8:	e0ce      	b.n	8009b98 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6899      	ldr	r1, [r3, #8]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	899a      	ldrh	r2, [r3, #12]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	795b      	ldrb	r3, [r3, #5]
 8009a06:	2001      	movs	r0, #1
 8009a08:	9000      	str	r0, [sp, #0]
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f8ea 	bl	8009be4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a16:	b29a      	uxth	r2, r3
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2206      	movs	r2, #6
 8009a20:	761a      	strb	r2, [r3, #24]
      break;
 8009a22:	e0c0      	b.n	8009ba6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	795b      	ldrb	r3, [r3, #5]
 8009a28:	4619      	mov	r1, r3
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 fc4c 	bl	800a2c8 <USBH_LL_GetURBState>
 8009a30:	4603      	mov	r3, r0
 8009a32:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a34:	7bbb      	ldrb	r3, [r7, #14]
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d103      	bne.n	8009a42 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2207      	movs	r2, #7
 8009a3e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a40:	e0ac      	b.n	8009b9c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	2b05      	cmp	r3, #5
 8009a46:	d105      	bne.n	8009a54 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	220c      	movs	r2, #12
 8009a4c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	73fb      	strb	r3, [r7, #15]
      break;
 8009a52:	e0a3      	b.n	8009b9c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009a54:	7bbb      	ldrb	r3, [r7, #14]
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d103      	bne.n	8009a62 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2205      	movs	r2, #5
 8009a5e:	761a      	strb	r2, [r3, #24]
      break;
 8009a60:	e09c      	b.n	8009b9c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009a62:	7bbb      	ldrb	r3, [r7, #14]
 8009a64:	2b04      	cmp	r3, #4
 8009a66:	f040 8099 	bne.w	8009b9c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	220b      	movs	r2, #11
 8009a6e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009a70:	2302      	movs	r3, #2
 8009a72:	73fb      	strb	r3, [r7, #15]
      break;
 8009a74:	e092      	b.n	8009b9c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	791b      	ldrb	r3, [r3, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	2100      	movs	r1, #0
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 f8d5 	bl	8009c2e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2208      	movs	r2, #8
 8009a94:	761a      	strb	r2, [r3, #24]

      break;
 8009a96:	e086      	b.n	8009ba6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	791b      	ldrb	r3, [r3, #4]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fc12 	bl	800a2c8 <USBH_LL_GetURBState>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009aa8:	7bbb      	ldrb	r3, [r7, #14]
 8009aaa:	2b01      	cmp	r3, #1
 8009aac:	d105      	bne.n	8009aba <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	220d      	movs	r2, #13
 8009ab2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009ab8:	e072      	b.n	8009ba0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009aba:	7bbb      	ldrb	r3, [r7, #14]
 8009abc:	2b04      	cmp	r3, #4
 8009abe:	d103      	bne.n	8009ac8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	220b      	movs	r2, #11
 8009ac4:	761a      	strb	r2, [r3, #24]
      break;
 8009ac6:	e06b      	b.n	8009ba0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009ac8:	7bbb      	ldrb	r3, [r7, #14]
 8009aca:	2b05      	cmp	r3, #5
 8009acc:	d168      	bne.n	8009ba0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009ace:	2303      	movs	r3, #3
 8009ad0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ad2:	e065      	b.n	8009ba0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	795b      	ldrb	r3, [r3, #5]
 8009ad8:	2201      	movs	r2, #1
 8009ada:	9200      	str	r2, [sp, #0]
 8009adc:	2200      	movs	r2, #0
 8009ade:	2100      	movs	r1, #0
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f87f 	bl	8009be4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009aec:	b29a      	uxth	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	220a      	movs	r2, #10
 8009af6:	761a      	strb	r2, [r3, #24]
      break;
 8009af8:	e055      	b.n	8009ba6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	795b      	ldrb	r3, [r3, #5]
 8009afe:	4619      	mov	r1, r3
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fbe1 	bl	800a2c8 <USBH_LL_GetURBState>
 8009b06:	4603      	mov	r3, r0
 8009b08:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009b0a:	7bbb      	ldrb	r3, [r7, #14]
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d105      	bne.n	8009b1c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009b10:	2300      	movs	r3, #0
 8009b12:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	220d      	movs	r2, #13
 8009b18:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009b1a:	e043      	b.n	8009ba4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009b1c:	7bbb      	ldrb	r3, [r7, #14]
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	d103      	bne.n	8009b2a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2209      	movs	r2, #9
 8009b26:	761a      	strb	r2, [r3, #24]
      break;
 8009b28:	e03c      	b.n	8009ba4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009b2a:	7bbb      	ldrb	r3, [r7, #14]
 8009b2c:	2b04      	cmp	r3, #4
 8009b2e:	d139      	bne.n	8009ba4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	220b      	movs	r2, #11
 8009b34:	761a      	strb	r2, [r3, #24]
      break;
 8009b36:	e035      	b.n	8009ba4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	7e5b      	ldrb	r3, [r3, #25]
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	765a      	strb	r2, [r3, #25]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	7e5b      	ldrb	r3, [r3, #25]
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	d806      	bhi.n	8009b5a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009b58:	e025      	b.n	8009ba6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009b60:	2106      	movs	r1, #6
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	795b      	ldrb	r3, [r3, #5]
 8009b70:	4619      	mov	r1, r3
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 f90c 	bl	8009d90 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	791b      	ldrb	r3, [r3, #4]
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 f906 	bl	8009d90 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009b8a:	2302      	movs	r3, #2
 8009b8c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b8e:	e00a      	b.n	8009ba6 <USBH_HandleControl+0x2de>

    default:
      break;
 8009b90:	bf00      	nop
 8009b92:	e008      	b.n	8009ba6 <USBH_HandleControl+0x2de>
      break;
 8009b94:	bf00      	nop
 8009b96:	e006      	b.n	8009ba6 <USBH_HandleControl+0x2de>
      break;
 8009b98:	bf00      	nop
 8009b9a:	e004      	b.n	8009ba6 <USBH_HandleControl+0x2de>
      break;
 8009b9c:	bf00      	nop
 8009b9e:	e002      	b.n	8009ba6 <USBH_HandleControl+0x2de>
      break;
 8009ba0:	bf00      	nop
 8009ba2:	e000      	b.n	8009ba6 <USBH_HandleControl+0x2de>
      break;
 8009ba4:	bf00      	nop
  }

  return status;
 8009ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3710      	adds	r7, #16
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b088      	sub	sp, #32
 8009bb4:	af04      	add	r7, sp, #16
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	4613      	mov	r3, r2
 8009bbc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bbe:	79f9      	ldrb	r1, [r7, #7]
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	9303      	str	r3, [sp, #12]
 8009bc4:	2308      	movs	r3, #8
 8009bc6:	9302      	str	r3, [sp, #8]
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	9301      	str	r3, [sp, #4]
 8009bcc:	2300      	movs	r3, #0
 8009bce:	9300      	str	r3, [sp, #0]
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f000 fb46 	bl	800a266 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b088      	sub	sp, #32
 8009be8:	af04      	add	r7, sp, #16
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	4611      	mov	r1, r2
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	80fb      	strh	r3, [r7, #6]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d001      	beq.n	8009c08 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c08:	7979      	ldrb	r1, [r7, #5]
 8009c0a:	7e3b      	ldrb	r3, [r7, #24]
 8009c0c:	9303      	str	r3, [sp, #12]
 8009c0e:	88fb      	ldrh	r3, [r7, #6]
 8009c10:	9302      	str	r3, [sp, #8]
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	9301      	str	r3, [sp, #4]
 8009c16:	2301      	movs	r3, #1
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	68f8      	ldr	r0, [r7, #12]
 8009c20:	f000 fb21 	bl	800a266 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b088      	sub	sp, #32
 8009c32:	af04      	add	r7, sp, #16
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	4611      	mov	r1, r2
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	80fb      	strh	r3, [r7, #6]
 8009c40:	4613      	mov	r3, r2
 8009c42:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c44:	7979      	ldrb	r1, [r7, #5]
 8009c46:	2300      	movs	r3, #0
 8009c48:	9303      	str	r3, [sp, #12]
 8009c4a:	88fb      	ldrh	r3, [r7, #6]
 8009c4c:	9302      	str	r3, [sp, #8]
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	9301      	str	r3, [sp, #4]
 8009c52:	2301      	movs	r3, #1
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	2300      	movs	r3, #0
 8009c58:	2201      	movs	r2, #1
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f000 fb03 	bl	800a266 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009c60:	2300      	movs	r3, #0

}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3710      	adds	r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009c6a:	b580      	push	{r7, lr}
 8009c6c:	b088      	sub	sp, #32
 8009c6e:	af04      	add	r7, sp, #16
 8009c70:	60f8      	str	r0, [r7, #12]
 8009c72:	60b9      	str	r1, [r7, #8]
 8009c74:	4611      	mov	r1, r2
 8009c76:	461a      	mov	r2, r3
 8009c78:	460b      	mov	r3, r1
 8009c7a:	80fb      	strh	r3, [r7, #6]
 8009c7c:	4613      	mov	r3, r2
 8009c7e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c8e:	7979      	ldrb	r1, [r7, #5]
 8009c90:	7e3b      	ldrb	r3, [r7, #24]
 8009c92:	9303      	str	r3, [sp, #12]
 8009c94:	88fb      	ldrh	r3, [r7, #6]
 8009c96:	9302      	str	r3, [sp, #8]
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	9301      	str	r3, [sp, #4]
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f000 fade 	bl	800a266 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b088      	sub	sp, #32
 8009cb8:	af04      	add	r7, sp, #16
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	4611      	mov	r1, r2
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	80fb      	strh	r3, [r7, #6]
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009cca:	7979      	ldrb	r1, [r7, #5]
 8009ccc:	2300      	movs	r3, #0
 8009cce:	9303      	str	r3, [sp, #12]
 8009cd0:	88fb      	ldrh	r3, [r7, #6]
 8009cd2:	9302      	str	r3, [sp, #8]
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	9301      	str	r3, [sp, #4]
 8009cd8:	2301      	movs	r3, #1
 8009cda:	9300      	str	r3, [sp, #0]
 8009cdc:	2302      	movs	r3, #2
 8009cde:	2201      	movs	r2, #1
 8009ce0:	68f8      	ldr	r0, [r7, #12]
 8009ce2:	f000 fac0 	bl	800a266 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3710      	adds	r7, #16
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af04      	add	r7, sp, #16
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	4608      	mov	r0, r1
 8009cfa:	4611      	mov	r1, r2
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	4603      	mov	r3, r0
 8009d00:	70fb      	strb	r3, [r7, #3]
 8009d02:	460b      	mov	r3, r1
 8009d04:	70bb      	strb	r3, [r7, #2]
 8009d06:	4613      	mov	r3, r2
 8009d08:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009d0a:	7878      	ldrb	r0, [r7, #1]
 8009d0c:	78ba      	ldrb	r2, [r7, #2]
 8009d0e:	78f9      	ldrb	r1, [r7, #3]
 8009d10:	8b3b      	ldrh	r3, [r7, #24]
 8009d12:	9302      	str	r3, [sp, #8]
 8009d14:	7d3b      	ldrb	r3, [r7, #20]
 8009d16:	9301      	str	r3, [sp, #4]
 8009d18:	7c3b      	ldrb	r3, [r7, #16]
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 fa53 	bl	800a1ca <USBH_LL_OpenPipe>

  return USBH_OK;
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	b082      	sub	sp, #8
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
 8009d36:	460b      	mov	r3, r1
 8009d38:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009d3a:	78fb      	ldrb	r3, [r7, #3]
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fa72 	bl	800a228 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009d44:	2300      	movs	r3, #0
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3708      	adds	r7, #8
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}

08009d4e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b084      	sub	sp, #16
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
 8009d56:	460b      	mov	r3, r1
 8009d58:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 f836 	bl	8009dcc <USBH_GetFreePipe>
 8009d60:	4603      	mov	r3, r0
 8009d62:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009d64:	89fb      	ldrh	r3, [r7, #14]
 8009d66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d00a      	beq.n	8009d84 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009d6e:	78fa      	ldrb	r2, [r7, #3]
 8009d70:	89fb      	ldrh	r3, [r7, #14]
 8009d72:	f003 030f 	and.w	r3, r3, #15
 8009d76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d7a:	6879      	ldr	r1, [r7, #4]
 8009d7c:	33e0      	adds	r3, #224	@ 0xe0
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	440b      	add	r3, r1
 8009d82:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009d84:	89fb      	ldrh	r3, [r7, #14]
 8009d86:	b2db      	uxtb	r3, r3
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3710      	adds	r7, #16
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	460b      	mov	r3, r1
 8009d9a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009d9c:	78fb      	ldrb	r3, [r7, #3]
 8009d9e:	2b0f      	cmp	r3, #15
 8009da0:	d80d      	bhi.n	8009dbe <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009da2:	78fb      	ldrb	r3, [r7, #3]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	33e0      	adds	r3, #224	@ 0xe0
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	685a      	ldr	r2, [r3, #4]
 8009dae:	78fb      	ldrb	r3, [r7, #3]
 8009db0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009db4:	6879      	ldr	r1, [r7, #4]
 8009db6:	33e0      	adds	r3, #224	@ 0xe0
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	440b      	add	r3, r1
 8009dbc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b085      	sub	sp, #20
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009dd8:	2300      	movs	r3, #0
 8009dda:	73fb      	strb	r3, [r7, #15]
 8009ddc:	e00f      	b.n	8009dfe <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009dde:	7bfb      	ldrb	r3, [r7, #15]
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	33e0      	adds	r3, #224	@ 0xe0
 8009de4:	009b      	lsls	r3, r3, #2
 8009de6:	4413      	add	r3, r2
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d102      	bne.n	8009df8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009df2:	7bfb      	ldrb	r3, [r7, #15]
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	e007      	b.n	8009e08 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009df8:	7bfb      	ldrb	r3, [r7, #15]
 8009dfa:	3301      	adds	r3, #1
 8009dfc:	73fb      	strb	r3, [r7, #15]
 8009dfe:	7bfb      	ldrb	r3, [r7, #15]
 8009e00:	2b0f      	cmp	r3, #15
 8009e02:	d9ec      	bls.n	8009dde <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009e04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3714      	adds	r7, #20
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr

08009e14 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009e18:	2201      	movs	r2, #1
 8009e1a:	490e      	ldr	r1, [pc, #56]	@ (8009e54 <MX_USB_HOST_Init+0x40>)
 8009e1c:	480e      	ldr	r0, [pc, #56]	@ (8009e58 <MX_USB_HOST_Init+0x44>)
 8009e1e:	f7fe fb15 	bl	800844c <USBH_Init>
 8009e22:	4603      	mov	r3, r0
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d001      	beq.n	8009e2c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009e28:	f7f6 ff08 	bl	8000c3c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009e2c:	490b      	ldr	r1, [pc, #44]	@ (8009e5c <MX_USB_HOST_Init+0x48>)
 8009e2e:	480a      	ldr	r0, [pc, #40]	@ (8009e58 <MX_USB_HOST_Init+0x44>)
 8009e30:	f7fe fbb9 	bl	80085a6 <USBH_RegisterClass>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009e3a:	f7f6 feff 	bl	8000c3c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009e3e:	4806      	ldr	r0, [pc, #24]	@ (8009e58 <MX_USB_HOST_Init+0x44>)
 8009e40:	f7fe fc3d 	bl	80086be <USBH_Start>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d001      	beq.n	8009e4e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009e4a:	f7f6 fef7 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009e4e:	bf00      	nop
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	08009e75 	.word	0x08009e75
 8009e58:	20000238 	.word	0x20000238
 8009e5c:	2000000c 	.word	0x2000000c

08009e60 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009e64:	4802      	ldr	r0, [pc, #8]	@ (8009e70 <MX_USB_HOST_Process+0x10>)
 8009e66:	f7fe fc3b 	bl	80086e0 <USBH_Process>
}
 8009e6a:	bf00      	nop
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	20000238 	.word	0x20000238

08009e74 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b083      	sub	sp, #12
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009e80:	78fb      	ldrb	r3, [r7, #3]
 8009e82:	3b01      	subs	r3, #1
 8009e84:	2b04      	cmp	r3, #4
 8009e86:	d819      	bhi.n	8009ebc <USBH_UserProcess+0x48>
 8009e88:	a201      	add	r2, pc, #4	@ (adr r2, 8009e90 <USBH_UserProcess+0x1c>)
 8009e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e8e:	bf00      	nop
 8009e90:	08009ebd 	.word	0x08009ebd
 8009e94:	08009ead 	.word	0x08009ead
 8009e98:	08009ebd 	.word	0x08009ebd
 8009e9c:	08009eb5 	.word	0x08009eb5
 8009ea0:	08009ea5 	.word	0x08009ea5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009ea4:	4b09      	ldr	r3, [pc, #36]	@ (8009ecc <USBH_UserProcess+0x58>)
 8009ea6:	2203      	movs	r2, #3
 8009ea8:	701a      	strb	r2, [r3, #0]
  break;
 8009eaa:	e008      	b.n	8009ebe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009eac:	4b07      	ldr	r3, [pc, #28]	@ (8009ecc <USBH_UserProcess+0x58>)
 8009eae:	2202      	movs	r2, #2
 8009eb0:	701a      	strb	r2, [r3, #0]
  break;
 8009eb2:	e004      	b.n	8009ebe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009eb4:	4b05      	ldr	r3, [pc, #20]	@ (8009ecc <USBH_UserProcess+0x58>)
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	701a      	strb	r2, [r3, #0]
  break;
 8009eba:	e000      	b.n	8009ebe <USBH_UserProcess+0x4a>

  default:
  break;
 8009ebc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009ebe:	bf00      	nop
 8009ec0:	370c      	adds	r7, #12
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	20000610 	.word	0x20000610

08009ed0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b08a      	sub	sp, #40	@ 0x28
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ed8:	f107 0314 	add.w	r3, r7, #20
 8009edc:	2200      	movs	r2, #0
 8009ede:	601a      	str	r2, [r3, #0]
 8009ee0:	605a      	str	r2, [r3, #4]
 8009ee2:	609a      	str	r2, [r3, #8]
 8009ee4:	60da      	str	r2, [r3, #12]
 8009ee6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ef0:	d147      	bne.n	8009f82 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	613b      	str	r3, [r7, #16]
 8009ef6:	4b25      	ldr	r3, [pc, #148]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009efa:	4a24      	ldr	r2, [pc, #144]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009efc:	f043 0301 	orr.w	r3, r3, #1
 8009f00:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f02:	4b22      	ldr	r3, [pc, #136]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	613b      	str	r3, [r7, #16]
 8009f0c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009f0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009f14:	2300      	movs	r3, #0
 8009f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009f1c:	f107 0314 	add.w	r3, r7, #20
 8009f20:	4619      	mov	r1, r3
 8009f22:	481b      	ldr	r0, [pc, #108]	@ (8009f90 <HAL_HCD_MspInit+0xc0>)
 8009f24:	f7f7 faf6 	bl	8001514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009f28:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f2e:	2302      	movs	r3, #2
 8009f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f32:	2300      	movs	r3, #0
 8009f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f36:	2300      	movs	r3, #0
 8009f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009f3a:	230a      	movs	r3, #10
 8009f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f3e:	f107 0314 	add.w	r3, r7, #20
 8009f42:	4619      	mov	r1, r3
 8009f44:	4812      	ldr	r0, [pc, #72]	@ (8009f90 <HAL_HCD_MspInit+0xc0>)
 8009f46:	f7f7 fae5 	bl	8001514 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009f4a:	4b10      	ldr	r3, [pc, #64]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f4e:	4a0f      	ldr	r2, [pc, #60]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009f50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f54:	6353      	str	r3, [r2, #52]	@ 0x34
 8009f56:	2300      	movs	r3, #0
 8009f58:	60fb      	str	r3, [r7, #12]
 8009f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009f60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009f64:	6453      	str	r3, [r2, #68]	@ 0x44
 8009f66:	4b09      	ldr	r3, [pc, #36]	@ (8009f8c <HAL_HCD_MspInit+0xbc>)
 8009f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f6e:	60fb      	str	r3, [r7, #12]
 8009f70:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009f72:	2200      	movs	r2, #0
 8009f74:	2100      	movs	r1, #0
 8009f76:	2043      	movs	r0, #67	@ 0x43
 8009f78:	f7f7 fa95 	bl	80014a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009f7c:	2043      	movs	r0, #67	@ 0x43
 8009f7e:	f7f7 faae 	bl	80014de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009f82:	bf00      	nop
 8009f84:	3728      	adds	r7, #40	@ 0x28
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	40023800 	.word	0x40023800
 8009f90:	40020000 	.word	0x40020000

08009f94 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f7fe ff73 	bl	8008e8e <USBH_LL_IncTimer>
}
 8009fa8:	bf00      	nop
 8009faa:	3708      	adds	r7, #8
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b082      	sub	sp, #8
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7fe ffab 	bl	8008f1a <USBH_LL_Connect>
}
 8009fc4:	bf00      	nop
 8009fc6:	3708      	adds	r7, #8
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b082      	sub	sp, #8
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f7fe ffb4 	bl	8008f48 <USBH_LL_Disconnect>
}
 8009fe0:	bf00      	nop
 8009fe2:	3708      	adds	r7, #8
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b083      	sub	sp, #12
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	70fb      	strb	r3, [r7, #3]
 8009ff4:	4613      	mov	r3, r2
 8009ff6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a012:	4618      	mov	r0, r3
 800a014:	f7fe ff65 	bl	8008ee2 <USBH_LL_PortEnabled>
}
 800a018:	bf00      	nop
 800a01a:	3708      	adds	r7, #8
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a02e:	4618      	mov	r0, r3
 800a030:	f7fe ff65 	bl	8008efe <USBH_LL_PortDisabled>
}
 800a034:	bf00      	nop
 800a036:	3708      	adds	r7, #8
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d12a      	bne.n	800a0a4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a04e:	4a18      	ldr	r2, [pc, #96]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a15      	ldr	r2, [pc, #84]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a05a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a05e:	4b14      	ldr	r3, [pc, #80]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a060:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a064:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a066:	4b12      	ldr	r3, [pc, #72]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a068:	2208      	movs	r2, #8
 800a06a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a06c:	4b10      	ldr	r3, [pc, #64]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a06e:	2201      	movs	r2, #1
 800a070:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a072:	4b0f      	ldr	r3, [pc, #60]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a074:	2200      	movs	r2, #0
 800a076:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a078:	4b0d      	ldr	r3, [pc, #52]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a07a:	2202      	movs	r2, #2
 800a07c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a07e:	4b0c      	ldr	r3, [pc, #48]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a080:	2200      	movs	r2, #0
 800a082:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a084:	480a      	ldr	r0, [pc, #40]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a086:	f7f7 fbfa 	bl	800187e <HAL_HCD_Init>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d001      	beq.n	800a094 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a090:	f7f6 fdd4 	bl	8000c3c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a094:	4806      	ldr	r0, [pc, #24]	@ (800a0b0 <USBH_LL_Init+0x74>)
 800a096:	f7f8 f85b 	bl	8002150 <HAL_HCD_GetCurrentFrame>
 800a09a:	4603      	mov	r3, r0
 800a09c:	4619      	mov	r1, r3
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f7fe fee6 	bl	8008e70 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	20000614 	.word	0x20000614

0800a0b4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7f7 ffc8 	bl	8002060 <HAL_HCD_Start>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0d4:	7bfb      	ldrb	r3, [r7, #15]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f000 f95e 	bl	800a398 <USBH_Get_USB_Status>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3710      	adds	r7, #16
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}

0800a0ea <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b084      	sub	sp, #16
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a100:	4618      	mov	r0, r3
 800a102:	f7f7 ffd0 	bl	80020a6 <HAL_HCD_Stop>
 800a106:	4603      	mov	r3, r0
 800a108:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a10a:	7bfb      	ldrb	r3, [r7, #15]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f000 f943 	bl	800a398 <USBH_Get_USB_Status>
 800a112:	4603      	mov	r3, r0
 800a114:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a116:	7bbb      	ldrb	r3, [r7, #14]
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3710      	adds	r7, #16
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a128:	2301      	movs	r3, #1
 800a12a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a132:	4618      	mov	r0, r3
 800a134:	f7f8 f81a 	bl	800216c <HAL_HCD_GetCurrentSpeed>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d00c      	beq.n	800a158 <USBH_LL_GetSpeed+0x38>
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d80d      	bhi.n	800a15e <USBH_LL_GetSpeed+0x3e>
 800a142:	2b00      	cmp	r3, #0
 800a144:	d002      	beq.n	800a14c <USBH_LL_GetSpeed+0x2c>
 800a146:	2b01      	cmp	r3, #1
 800a148:	d003      	beq.n	800a152 <USBH_LL_GetSpeed+0x32>
 800a14a:	e008      	b.n	800a15e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a14c:	2300      	movs	r3, #0
 800a14e:	73fb      	strb	r3, [r7, #15]
    break;
 800a150:	e008      	b.n	800a164 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a152:	2301      	movs	r3, #1
 800a154:	73fb      	strb	r3, [r7, #15]
    break;
 800a156:	e005      	b.n	800a164 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a158:	2302      	movs	r3, #2
 800a15a:	73fb      	strb	r3, [r7, #15]
    break;
 800a15c:	e002      	b.n	800a164 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a15e:	2301      	movs	r3, #1
 800a160:	73fb      	strb	r3, [r7, #15]
    break;
 800a162:	bf00      	nop
  }
  return  speed;
 800a164:	7bfb      	ldrb	r3, [r7, #15]
}
 800a166:	4618      	mov	r0, r3
 800a168:	3710      	adds	r7, #16
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}

0800a16e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a16e:	b580      	push	{r7, lr}
 800a170:	b084      	sub	sp, #16
 800a172:	af00      	add	r7, sp, #0
 800a174:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a176:	2300      	movs	r3, #0
 800a178:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a184:	4618      	mov	r0, r3
 800a186:	f7f7 ffab 	bl	80020e0 <HAL_HCD_ResetPort>
 800a18a:	4603      	mov	r3, r0
 800a18c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a18e:	7bfb      	ldrb	r3, [r7, #15]
 800a190:	4618      	mov	r0, r3
 800a192:	f000 f901 	bl	800a398 <USBH_Get_USB_Status>
 800a196:	4603      	mov	r3, r0
 800a198:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a19a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3710      	adds	r7, #16
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b082      	sub	sp, #8
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1b6:	78fa      	ldrb	r2, [r7, #3]
 800a1b8:	4611      	mov	r1, r2
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7f7 ffb3 	bl	8002126 <HAL_HCD_HC_GetXferCount>
 800a1c0:	4603      	mov	r3, r0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3708      	adds	r7, #8
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a1ca:	b590      	push	{r4, r7, lr}
 800a1cc:	b089      	sub	sp, #36	@ 0x24
 800a1ce:	af04      	add	r7, sp, #16
 800a1d0:	6078      	str	r0, [r7, #4]
 800a1d2:	4608      	mov	r0, r1
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	4603      	mov	r3, r0
 800a1da:	70fb      	strb	r3, [r7, #3]
 800a1dc:	460b      	mov	r3, r1
 800a1de:	70bb      	strb	r3, [r7, #2]
 800a1e0:	4613      	mov	r3, r2
 800a1e2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a1f2:	787c      	ldrb	r4, [r7, #1]
 800a1f4:	78ba      	ldrb	r2, [r7, #2]
 800a1f6:	78f9      	ldrb	r1, [r7, #3]
 800a1f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a1fa:	9302      	str	r3, [sp, #8]
 800a1fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a200:	9301      	str	r3, [sp, #4]
 800a202:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a206:	9300      	str	r3, [sp, #0]
 800a208:	4623      	mov	r3, r4
 800a20a:	f7f7 fb9f 	bl	800194c <HAL_HCD_HC_Init>
 800a20e:	4603      	mov	r3, r0
 800a210:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a212:	7bfb      	ldrb	r3, [r7, #15]
 800a214:	4618      	mov	r0, r3
 800a216:	f000 f8bf 	bl	800a398 <USBH_Get_USB_Status>
 800a21a:	4603      	mov	r3, r0
 800a21c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a21e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a220:	4618      	mov	r0, r3
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	bd90      	pop	{r4, r7, pc}

0800a228 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	460b      	mov	r3, r1
 800a232:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a234:	2300      	movs	r3, #0
 800a236:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a238:	2300      	movs	r3, #0
 800a23a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a242:	78fa      	ldrb	r2, [r7, #3]
 800a244:	4611      	mov	r1, r2
 800a246:	4618      	mov	r0, r3
 800a248:	f7f7 fc38 	bl	8001abc <HAL_HCD_HC_Halt>
 800a24c:	4603      	mov	r3, r0
 800a24e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a250:	7bfb      	ldrb	r3, [r7, #15]
 800a252:	4618      	mov	r0, r3
 800a254:	f000 f8a0 	bl	800a398 <USBH_Get_USB_Status>
 800a258:	4603      	mov	r3, r0
 800a25a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a25c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a266:	b590      	push	{r4, r7, lr}
 800a268:	b089      	sub	sp, #36	@ 0x24
 800a26a:	af04      	add	r7, sp, #16
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	4608      	mov	r0, r1
 800a270:	4611      	mov	r1, r2
 800a272:	461a      	mov	r2, r3
 800a274:	4603      	mov	r3, r0
 800a276:	70fb      	strb	r3, [r7, #3]
 800a278:	460b      	mov	r3, r1
 800a27a:	70bb      	strb	r3, [r7, #2]
 800a27c:	4613      	mov	r3, r2
 800a27e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a280:	2300      	movs	r3, #0
 800a282:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a284:	2300      	movs	r3, #0
 800a286:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a28e:	787c      	ldrb	r4, [r7, #1]
 800a290:	78ba      	ldrb	r2, [r7, #2]
 800a292:	78f9      	ldrb	r1, [r7, #3]
 800a294:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a298:	9303      	str	r3, [sp, #12]
 800a29a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a29c:	9302      	str	r3, [sp, #8]
 800a29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a0:	9301      	str	r3, [sp, #4]
 800a2a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a2a6:	9300      	str	r3, [sp, #0]
 800a2a8:	4623      	mov	r3, r4
 800a2aa:	f7f7 fc2b 	bl	8001b04 <HAL_HCD_HC_SubmitRequest>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a2b2:	7bfb      	ldrb	r3, [r7, #15]
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f000 f86f 	bl	800a398 <USBH_Get_USB_Status>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2be:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3714      	adds	r7, #20
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd90      	pop	{r4, r7, pc}

0800a2c8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b082      	sub	sp, #8
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2da:	78fa      	ldrb	r2, [r7, #3]
 800a2dc:	4611      	mov	r1, r2
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7f7 ff0c 	bl	80020fc <HAL_HCD_HC_GetURBState>
 800a2e4:	4603      	mov	r3, r0
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3708      	adds	r7, #8
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}

0800a2ee <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b082      	sub	sp, #8
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a300:	2b01      	cmp	r3, #1
 800a302:	d103      	bne.n	800a30c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a304:	78fb      	ldrb	r3, [r7, #3]
 800a306:	4618      	mov	r0, r3
 800a308:	f000 f872 	bl	800a3f0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a30c:	20c8      	movs	r0, #200	@ 0xc8
 800a30e:	f7f6 ffcb 	bl	80012a8 <HAL_Delay>
  return USBH_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	460b      	mov	r3, r1
 800a326:	70fb      	strb	r3, [r7, #3]
 800a328:	4613      	mov	r3, r2
 800a32a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a332:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a334:	78fa      	ldrb	r2, [r7, #3]
 800a336:	68f9      	ldr	r1, [r7, #12]
 800a338:	4613      	mov	r3, r2
 800a33a:	011b      	lsls	r3, r3, #4
 800a33c:	1a9b      	subs	r3, r3, r2
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	440b      	add	r3, r1
 800a342:	3317      	adds	r3, #23
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d00a      	beq.n	800a360 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a34a:	78fa      	ldrb	r2, [r7, #3]
 800a34c:	68f9      	ldr	r1, [r7, #12]
 800a34e:	4613      	mov	r3, r2
 800a350:	011b      	lsls	r3, r3, #4
 800a352:	1a9b      	subs	r3, r3, r2
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	440b      	add	r3, r1
 800a358:	333c      	adds	r3, #60	@ 0x3c
 800a35a:	78ba      	ldrb	r2, [r7, #2]
 800a35c:	701a      	strb	r2, [r3, #0]
 800a35e:	e009      	b.n	800a374 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a360:	78fa      	ldrb	r2, [r7, #3]
 800a362:	68f9      	ldr	r1, [r7, #12]
 800a364:	4613      	mov	r3, r2
 800a366:	011b      	lsls	r3, r3, #4
 800a368:	1a9b      	subs	r3, r3, r2
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	440b      	add	r3, r1
 800a36e:	333d      	adds	r3, #61	@ 0x3d
 800a370:	78ba      	ldrb	r2, [r7, #2]
 800a372:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a374:	2300      	movs	r3, #0
}
 800a376:	4618      	mov	r0, r3
 800a378:	3714      	adds	r7, #20
 800a37a:	46bd      	mov	sp, r7
 800a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a380:	4770      	bx	lr

0800a382 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a382:	b580      	push	{r7, lr}
 800a384:	b082      	sub	sp, #8
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f7f6 ff8c 	bl	80012a8 <HAL_Delay>
}
 800a390:	bf00      	nop
 800a392:	3708      	adds	r7, #8
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	4603      	mov	r3, r0
 800a3a0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a3a6:	79fb      	ldrb	r3, [r7, #7]
 800a3a8:	2b03      	cmp	r3, #3
 800a3aa:	d817      	bhi.n	800a3dc <USBH_Get_USB_Status+0x44>
 800a3ac:	a201      	add	r2, pc, #4	@ (adr r2, 800a3b4 <USBH_Get_USB_Status+0x1c>)
 800a3ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b2:	bf00      	nop
 800a3b4:	0800a3c5 	.word	0x0800a3c5
 800a3b8:	0800a3cb 	.word	0x0800a3cb
 800a3bc:	0800a3d1 	.word	0x0800a3d1
 800a3c0:	0800a3d7 	.word	0x0800a3d7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	73fb      	strb	r3, [r7, #15]
    break;
 800a3c8:	e00b      	b.n	800a3e2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a3ca:	2302      	movs	r3, #2
 800a3cc:	73fb      	strb	r3, [r7, #15]
    break;
 800a3ce:	e008      	b.n	800a3e2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a3d4:	e005      	b.n	800a3e2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a3d6:	2302      	movs	r3, #2
 800a3d8:	73fb      	strb	r3, [r7, #15]
    break;
 800a3da:	e002      	b.n	800a3e2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a3dc:	2302      	movs	r3, #2
 800a3de:	73fb      	strb	r3, [r7, #15]
    break;
 800a3e0:	bf00      	nop
  }
  return usb_status;
 800a3e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3714      	adds	r7, #20
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr

0800a3f0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b084      	sub	sp, #16
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a3fa:	79fb      	ldrb	r3, [r7, #7]
 800a3fc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a3fe:	79fb      	ldrb	r3, [r7, #7]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d102      	bne.n	800a40a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a404:	2300      	movs	r3, #0
 800a406:	73fb      	strb	r3, [r7, #15]
 800a408:	e001      	b.n	800a40e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a40a:	2301      	movs	r3, #1
 800a40c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a40e:	7bfb      	ldrb	r3, [r7, #15]
 800a410:	461a      	mov	r2, r3
 800a412:	2101      	movs	r1, #1
 800a414:	4803      	ldr	r0, [pc, #12]	@ (800a424 <MX_DriverVbusFS+0x34>)
 800a416:	f7f7 fa19 	bl	800184c <HAL_GPIO_WritePin>
}
 800a41a:	bf00      	nop
 800a41c:	3710      	adds	r7, #16
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	40020800 	.word	0x40020800

0800a428 <malloc>:
 800a428:	4b02      	ldr	r3, [pc, #8]	@ (800a434 <malloc+0xc>)
 800a42a:	4601      	mov	r1, r0
 800a42c:	6818      	ldr	r0, [r3, #0]
 800a42e:	f000 b82d 	b.w	800a48c <_malloc_r>
 800a432:	bf00      	nop
 800a434:	2000002c 	.word	0x2000002c

0800a438 <free>:
 800a438:	4b02      	ldr	r3, [pc, #8]	@ (800a444 <free+0xc>)
 800a43a:	4601      	mov	r1, r0
 800a43c:	6818      	ldr	r0, [r3, #0]
 800a43e:	f000 b8f5 	b.w	800a62c <_free_r>
 800a442:	bf00      	nop
 800a444:	2000002c 	.word	0x2000002c

0800a448 <sbrk_aligned>:
 800a448:	b570      	push	{r4, r5, r6, lr}
 800a44a:	4e0f      	ldr	r6, [pc, #60]	@ (800a488 <sbrk_aligned+0x40>)
 800a44c:	460c      	mov	r4, r1
 800a44e:	6831      	ldr	r1, [r6, #0]
 800a450:	4605      	mov	r5, r0
 800a452:	b911      	cbnz	r1, 800a45a <sbrk_aligned+0x12>
 800a454:	f000 f8ae 	bl	800a5b4 <_sbrk_r>
 800a458:	6030      	str	r0, [r6, #0]
 800a45a:	4621      	mov	r1, r4
 800a45c:	4628      	mov	r0, r5
 800a45e:	f000 f8a9 	bl	800a5b4 <_sbrk_r>
 800a462:	1c43      	adds	r3, r0, #1
 800a464:	d103      	bne.n	800a46e <sbrk_aligned+0x26>
 800a466:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a46a:	4620      	mov	r0, r4
 800a46c:	bd70      	pop	{r4, r5, r6, pc}
 800a46e:	1cc4      	adds	r4, r0, #3
 800a470:	f024 0403 	bic.w	r4, r4, #3
 800a474:	42a0      	cmp	r0, r4
 800a476:	d0f8      	beq.n	800a46a <sbrk_aligned+0x22>
 800a478:	1a21      	subs	r1, r4, r0
 800a47a:	4628      	mov	r0, r5
 800a47c:	f000 f89a 	bl	800a5b4 <_sbrk_r>
 800a480:	3001      	adds	r0, #1
 800a482:	d1f2      	bne.n	800a46a <sbrk_aligned+0x22>
 800a484:	e7ef      	b.n	800a466 <sbrk_aligned+0x1e>
 800a486:	bf00      	nop
 800a488:	200009f4 	.word	0x200009f4

0800a48c <_malloc_r>:
 800a48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a490:	1ccd      	adds	r5, r1, #3
 800a492:	f025 0503 	bic.w	r5, r5, #3
 800a496:	3508      	adds	r5, #8
 800a498:	2d0c      	cmp	r5, #12
 800a49a:	bf38      	it	cc
 800a49c:	250c      	movcc	r5, #12
 800a49e:	2d00      	cmp	r5, #0
 800a4a0:	4606      	mov	r6, r0
 800a4a2:	db01      	blt.n	800a4a8 <_malloc_r+0x1c>
 800a4a4:	42a9      	cmp	r1, r5
 800a4a6:	d904      	bls.n	800a4b2 <_malloc_r+0x26>
 800a4a8:	230c      	movs	r3, #12
 800a4aa:	6033      	str	r3, [r6, #0]
 800a4ac:	2000      	movs	r0, #0
 800a4ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a588 <_malloc_r+0xfc>
 800a4b6:	f000 f869 	bl	800a58c <__malloc_lock>
 800a4ba:	f8d8 3000 	ldr.w	r3, [r8]
 800a4be:	461c      	mov	r4, r3
 800a4c0:	bb44      	cbnz	r4, 800a514 <_malloc_r+0x88>
 800a4c2:	4629      	mov	r1, r5
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	f7ff ffbf 	bl	800a448 <sbrk_aligned>
 800a4ca:	1c43      	adds	r3, r0, #1
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	d158      	bne.n	800a582 <_malloc_r+0xf6>
 800a4d0:	f8d8 4000 	ldr.w	r4, [r8]
 800a4d4:	4627      	mov	r7, r4
 800a4d6:	2f00      	cmp	r7, #0
 800a4d8:	d143      	bne.n	800a562 <_malloc_r+0xd6>
 800a4da:	2c00      	cmp	r4, #0
 800a4dc:	d04b      	beq.n	800a576 <_malloc_r+0xea>
 800a4de:	6823      	ldr	r3, [r4, #0]
 800a4e0:	4639      	mov	r1, r7
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	eb04 0903 	add.w	r9, r4, r3
 800a4e8:	f000 f864 	bl	800a5b4 <_sbrk_r>
 800a4ec:	4581      	cmp	r9, r0
 800a4ee:	d142      	bne.n	800a576 <_malloc_r+0xea>
 800a4f0:	6821      	ldr	r1, [r4, #0]
 800a4f2:	1a6d      	subs	r5, r5, r1
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	f7ff ffa6 	bl	800a448 <sbrk_aligned>
 800a4fc:	3001      	adds	r0, #1
 800a4fe:	d03a      	beq.n	800a576 <_malloc_r+0xea>
 800a500:	6823      	ldr	r3, [r4, #0]
 800a502:	442b      	add	r3, r5
 800a504:	6023      	str	r3, [r4, #0]
 800a506:	f8d8 3000 	ldr.w	r3, [r8]
 800a50a:	685a      	ldr	r2, [r3, #4]
 800a50c:	bb62      	cbnz	r2, 800a568 <_malloc_r+0xdc>
 800a50e:	f8c8 7000 	str.w	r7, [r8]
 800a512:	e00f      	b.n	800a534 <_malloc_r+0xa8>
 800a514:	6822      	ldr	r2, [r4, #0]
 800a516:	1b52      	subs	r2, r2, r5
 800a518:	d420      	bmi.n	800a55c <_malloc_r+0xd0>
 800a51a:	2a0b      	cmp	r2, #11
 800a51c:	d917      	bls.n	800a54e <_malloc_r+0xc2>
 800a51e:	1961      	adds	r1, r4, r5
 800a520:	42a3      	cmp	r3, r4
 800a522:	6025      	str	r5, [r4, #0]
 800a524:	bf18      	it	ne
 800a526:	6059      	strne	r1, [r3, #4]
 800a528:	6863      	ldr	r3, [r4, #4]
 800a52a:	bf08      	it	eq
 800a52c:	f8c8 1000 	streq.w	r1, [r8]
 800a530:	5162      	str	r2, [r4, r5]
 800a532:	604b      	str	r3, [r1, #4]
 800a534:	4630      	mov	r0, r6
 800a536:	f000 f82f 	bl	800a598 <__malloc_unlock>
 800a53a:	f104 000b 	add.w	r0, r4, #11
 800a53e:	1d23      	adds	r3, r4, #4
 800a540:	f020 0007 	bic.w	r0, r0, #7
 800a544:	1ac2      	subs	r2, r0, r3
 800a546:	bf1c      	itt	ne
 800a548:	1a1b      	subne	r3, r3, r0
 800a54a:	50a3      	strne	r3, [r4, r2]
 800a54c:	e7af      	b.n	800a4ae <_malloc_r+0x22>
 800a54e:	6862      	ldr	r2, [r4, #4]
 800a550:	42a3      	cmp	r3, r4
 800a552:	bf0c      	ite	eq
 800a554:	f8c8 2000 	streq.w	r2, [r8]
 800a558:	605a      	strne	r2, [r3, #4]
 800a55a:	e7eb      	b.n	800a534 <_malloc_r+0xa8>
 800a55c:	4623      	mov	r3, r4
 800a55e:	6864      	ldr	r4, [r4, #4]
 800a560:	e7ae      	b.n	800a4c0 <_malloc_r+0x34>
 800a562:	463c      	mov	r4, r7
 800a564:	687f      	ldr	r7, [r7, #4]
 800a566:	e7b6      	b.n	800a4d6 <_malloc_r+0x4a>
 800a568:	461a      	mov	r2, r3
 800a56a:	685b      	ldr	r3, [r3, #4]
 800a56c:	42a3      	cmp	r3, r4
 800a56e:	d1fb      	bne.n	800a568 <_malloc_r+0xdc>
 800a570:	2300      	movs	r3, #0
 800a572:	6053      	str	r3, [r2, #4]
 800a574:	e7de      	b.n	800a534 <_malloc_r+0xa8>
 800a576:	230c      	movs	r3, #12
 800a578:	6033      	str	r3, [r6, #0]
 800a57a:	4630      	mov	r0, r6
 800a57c:	f000 f80c 	bl	800a598 <__malloc_unlock>
 800a580:	e794      	b.n	800a4ac <_malloc_r+0x20>
 800a582:	6005      	str	r5, [r0, #0]
 800a584:	e7d6      	b.n	800a534 <_malloc_r+0xa8>
 800a586:	bf00      	nop
 800a588:	200009f8 	.word	0x200009f8

0800a58c <__malloc_lock>:
 800a58c:	4801      	ldr	r0, [pc, #4]	@ (800a594 <__malloc_lock+0x8>)
 800a58e:	f000 b84b 	b.w	800a628 <__retarget_lock_acquire_recursive>
 800a592:	bf00      	nop
 800a594:	20000b34 	.word	0x20000b34

0800a598 <__malloc_unlock>:
 800a598:	4801      	ldr	r0, [pc, #4]	@ (800a5a0 <__malloc_unlock+0x8>)
 800a59a:	f000 b846 	b.w	800a62a <__retarget_lock_release_recursive>
 800a59e:	bf00      	nop
 800a5a0:	20000b34 	.word	0x20000b34

0800a5a4 <memset>:
 800a5a4:	4402      	add	r2, r0
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d100      	bne.n	800a5ae <memset+0xa>
 800a5ac:	4770      	bx	lr
 800a5ae:	f803 1b01 	strb.w	r1, [r3], #1
 800a5b2:	e7f9      	b.n	800a5a8 <memset+0x4>

0800a5b4 <_sbrk_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	4d06      	ldr	r5, [pc, #24]	@ (800a5d0 <_sbrk_r+0x1c>)
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	4604      	mov	r4, r0
 800a5bc:	4608      	mov	r0, r1
 800a5be:	602b      	str	r3, [r5, #0]
 800a5c0:	f7f6 fd8e 	bl	80010e0 <_sbrk>
 800a5c4:	1c43      	adds	r3, r0, #1
 800a5c6:	d102      	bne.n	800a5ce <_sbrk_r+0x1a>
 800a5c8:	682b      	ldr	r3, [r5, #0]
 800a5ca:	b103      	cbz	r3, 800a5ce <_sbrk_r+0x1a>
 800a5cc:	6023      	str	r3, [r4, #0]
 800a5ce:	bd38      	pop	{r3, r4, r5, pc}
 800a5d0:	20000b38 	.word	0x20000b38

0800a5d4 <__errno>:
 800a5d4:	4b01      	ldr	r3, [pc, #4]	@ (800a5dc <__errno+0x8>)
 800a5d6:	6818      	ldr	r0, [r3, #0]
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	2000002c 	.word	0x2000002c

0800a5e0 <__libc_init_array>:
 800a5e0:	b570      	push	{r4, r5, r6, lr}
 800a5e2:	4d0d      	ldr	r5, [pc, #52]	@ (800a618 <__libc_init_array+0x38>)
 800a5e4:	4c0d      	ldr	r4, [pc, #52]	@ (800a61c <__libc_init_array+0x3c>)
 800a5e6:	1b64      	subs	r4, r4, r5
 800a5e8:	10a4      	asrs	r4, r4, #2
 800a5ea:	2600      	movs	r6, #0
 800a5ec:	42a6      	cmp	r6, r4
 800a5ee:	d109      	bne.n	800a604 <__libc_init_array+0x24>
 800a5f0:	4d0b      	ldr	r5, [pc, #44]	@ (800a620 <__libc_init_array+0x40>)
 800a5f2:	4c0c      	ldr	r4, [pc, #48]	@ (800a624 <__libc_init_array+0x44>)
 800a5f4:	f000 f864 	bl	800a6c0 <_init>
 800a5f8:	1b64      	subs	r4, r4, r5
 800a5fa:	10a4      	asrs	r4, r4, #2
 800a5fc:	2600      	movs	r6, #0
 800a5fe:	42a6      	cmp	r6, r4
 800a600:	d105      	bne.n	800a60e <__libc_init_array+0x2e>
 800a602:	bd70      	pop	{r4, r5, r6, pc}
 800a604:	f855 3b04 	ldr.w	r3, [r5], #4
 800a608:	4798      	blx	r3
 800a60a:	3601      	adds	r6, #1
 800a60c:	e7ee      	b.n	800a5ec <__libc_init_array+0xc>
 800a60e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a612:	4798      	blx	r3
 800a614:	3601      	adds	r6, #1
 800a616:	e7f2      	b.n	800a5fe <__libc_init_array+0x1e>
 800a618:	0800a6fc 	.word	0x0800a6fc
 800a61c:	0800a6fc 	.word	0x0800a6fc
 800a620:	0800a6fc 	.word	0x0800a6fc
 800a624:	0800a700 	.word	0x0800a700

0800a628 <__retarget_lock_acquire_recursive>:
 800a628:	4770      	bx	lr

0800a62a <__retarget_lock_release_recursive>:
 800a62a:	4770      	bx	lr

0800a62c <_free_r>:
 800a62c:	b538      	push	{r3, r4, r5, lr}
 800a62e:	4605      	mov	r5, r0
 800a630:	2900      	cmp	r1, #0
 800a632:	d041      	beq.n	800a6b8 <_free_r+0x8c>
 800a634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a638:	1f0c      	subs	r4, r1, #4
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	bfb8      	it	lt
 800a63e:	18e4      	addlt	r4, r4, r3
 800a640:	f7ff ffa4 	bl	800a58c <__malloc_lock>
 800a644:	4a1d      	ldr	r2, [pc, #116]	@ (800a6bc <_free_r+0x90>)
 800a646:	6813      	ldr	r3, [r2, #0]
 800a648:	b933      	cbnz	r3, 800a658 <_free_r+0x2c>
 800a64a:	6063      	str	r3, [r4, #4]
 800a64c:	6014      	str	r4, [r2, #0]
 800a64e:	4628      	mov	r0, r5
 800a650:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a654:	f7ff bfa0 	b.w	800a598 <__malloc_unlock>
 800a658:	42a3      	cmp	r3, r4
 800a65a:	d908      	bls.n	800a66e <_free_r+0x42>
 800a65c:	6820      	ldr	r0, [r4, #0]
 800a65e:	1821      	adds	r1, r4, r0
 800a660:	428b      	cmp	r3, r1
 800a662:	bf01      	itttt	eq
 800a664:	6819      	ldreq	r1, [r3, #0]
 800a666:	685b      	ldreq	r3, [r3, #4]
 800a668:	1809      	addeq	r1, r1, r0
 800a66a:	6021      	streq	r1, [r4, #0]
 800a66c:	e7ed      	b.n	800a64a <_free_r+0x1e>
 800a66e:	461a      	mov	r2, r3
 800a670:	685b      	ldr	r3, [r3, #4]
 800a672:	b10b      	cbz	r3, 800a678 <_free_r+0x4c>
 800a674:	42a3      	cmp	r3, r4
 800a676:	d9fa      	bls.n	800a66e <_free_r+0x42>
 800a678:	6811      	ldr	r1, [r2, #0]
 800a67a:	1850      	adds	r0, r2, r1
 800a67c:	42a0      	cmp	r0, r4
 800a67e:	d10b      	bne.n	800a698 <_free_r+0x6c>
 800a680:	6820      	ldr	r0, [r4, #0]
 800a682:	4401      	add	r1, r0
 800a684:	1850      	adds	r0, r2, r1
 800a686:	4283      	cmp	r3, r0
 800a688:	6011      	str	r1, [r2, #0]
 800a68a:	d1e0      	bne.n	800a64e <_free_r+0x22>
 800a68c:	6818      	ldr	r0, [r3, #0]
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	6053      	str	r3, [r2, #4]
 800a692:	4408      	add	r0, r1
 800a694:	6010      	str	r0, [r2, #0]
 800a696:	e7da      	b.n	800a64e <_free_r+0x22>
 800a698:	d902      	bls.n	800a6a0 <_free_r+0x74>
 800a69a:	230c      	movs	r3, #12
 800a69c:	602b      	str	r3, [r5, #0]
 800a69e:	e7d6      	b.n	800a64e <_free_r+0x22>
 800a6a0:	6820      	ldr	r0, [r4, #0]
 800a6a2:	1821      	adds	r1, r4, r0
 800a6a4:	428b      	cmp	r3, r1
 800a6a6:	bf04      	itt	eq
 800a6a8:	6819      	ldreq	r1, [r3, #0]
 800a6aa:	685b      	ldreq	r3, [r3, #4]
 800a6ac:	6063      	str	r3, [r4, #4]
 800a6ae:	bf04      	itt	eq
 800a6b0:	1809      	addeq	r1, r1, r0
 800a6b2:	6021      	streq	r1, [r4, #0]
 800a6b4:	6054      	str	r4, [r2, #4]
 800a6b6:	e7ca      	b.n	800a64e <_free_r+0x22>
 800a6b8:	bd38      	pop	{r3, r4, r5, pc}
 800a6ba:	bf00      	nop
 800a6bc:	200009f8 	.word	0x200009f8

0800a6c0 <_init>:
 800a6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6c2:	bf00      	nop
 800a6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6c6:	bc08      	pop	{r3}
 800a6c8:	469e      	mov	lr, r3
 800a6ca:	4770      	bx	lr

0800a6cc <_fini>:
 800a6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ce:	bf00      	nop
 800a6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6d2:	bc08      	pop	{r3}
 800a6d4:	469e      	mov	lr, r3
 800a6d6:	4770      	bx	lr
