Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 29 16:10:01 2025
| Host         : cv-emb-T14G6-EC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.692        0.000                      0                    8        0.204        0.000                      0                    8        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.692        0.000                      0                    8        0.204        0.000                      0                    8        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.630ns (46.842%)  route 0.715ns (53.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.398     5.044 r  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.715     5.759    seg_multi/D_ctr_q[2]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.232     5.991 r  seg_multi/D_ctr2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.991    seg_multi/D_ctr2_q[0]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
                         clock pessimism              0.267    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)        0.072    14.682    seg_multi/D_ctr2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.640ns (47.234%)  route 0.715ns (52.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.398     5.044 r  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.715     5.759    seg_multi/D_ctr_q[2]
    SLICE_X60Y56         LUT4 (Prop_lut4_I2_O)        0.242     6.001 r  seg_multi/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.001    seg_multi/D_ctr_q[2]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
                         clock pessimism              0.267    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)        0.106    14.716    seg_multi/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.538ns (42.959%)  route 0.714ns (57.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.714     5.793    seg_multi/D_ctr_q[0]
    SLICE_X60Y56         LUT6 (Prop_lut6_I2_O)        0.105     5.898 r  seg_multi/D_ctr2_q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.898    seg_multi/D_ctr2_q[1]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
                         clock pessimism              0.267    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)        0.076    14.686    seg_multi/D_ctr2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.433ns (38.383%)  route 0.695ns (61.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.647    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.433     5.080 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.695     5.775    reset_cond/D_stage_d[2]
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.268    14.647    
                         clock uncertainty           -0.035    14.611    
    SLICE_X60Y55         FDPE (Setup_fdpe_C_D)       -0.033    14.578    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 seg_multi/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.644ns (52.690%)  route 0.578ns (47.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.398     5.044 r  seg_multi/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.578     5.622    seg_multi/D_ctr_q[1]
    SLICE_X60Y56         LUT4 (Prop_lut4_I0_O)        0.246     5.868 r  seg_multi/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.868    seg_multi/D_ctr_q[1]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
                         clock pessimism              0.267    14.646    
                         clock uncertainty           -0.035    14.610    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)        0.106    14.716    seg_multi/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.538ns (50.040%)  route 0.537ns (49.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.647    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.433     5.080 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=5, routed)           0.537     5.617    seg_multi/Q[0]
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.105     5.722 r  seg_multi/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.722    seg_multi/D_ctr_q[0]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
                         clock pessimism              0.240    14.619    
                         clock uncertainty           -0.035    14.583    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)        0.074    14.657    seg_multi/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.433ns (45.388%)  route 0.521ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.647    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.433     5.080 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.521     5.601    reset_cond/D_stage_d[3]
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.268    14.647    
                         clock uncertainty           -0.035    14.611    
    SLICE_X60Y55         FDPE (Setup_fdpe_C_D)       -0.012    14.599    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  8.999    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.433ns (50.974%)  route 0.416ns (49.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.425     4.647    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.433     5.080 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.416     5.496    reset_cond/D_stage_d[1]
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316    14.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.268    14.647    
                         clock uncertainty           -0.035    14.611    
    SLICE_X60Y55         FDPE (Setup_fdpe_C_D)       -0.039    14.572    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  9.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.079     1.763    seg_multi/D_ctr_q[2]
    SLICE_X60Y56         LUT6 (Prop_lut6_I3_O)        0.098     1.861 r  seg_multi/D_ctr2_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    seg_multi/D_ctr2_q[1]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.121     1.657    seg_multi/D_ctr2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.249ns (68.927%)  route 0.112ns (31.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  seg_multi/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.112     1.796    seg_multi/D_ctr_q[1]
    SLICE_X60Y56         LUT4 (Prop_lut4_I0_O)        0.101     1.897 r  seg_multi/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    seg_multi/D_ctr_q[2]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.131     1.667    seg_multi/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.238%)  route 0.162ns (49.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.162     1.862    reset_cond/D_stage_d[1]
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y55         FDPE (Hold_fdpe_C_D)         0.090     1.626    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.246ns (68.667%)  route 0.112ns (31.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  seg_multi/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.112     1.796    seg_multi/D_ctr_q[1]
    SLICE_X60Y56         LUT5 (Prop_lut5_I3_O)        0.098     1.894 r  seg_multi/D_ctr2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    seg_multi/D_ctr2_q[0]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.120     1.656    seg_multi/D_ctr2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 seg_multi/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.250ns (60.514%)  route 0.163ns (39.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.684 f  seg_multi/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.163     1.847    seg_multi/D_ctr_q[2]
    SLICE_X60Y56         LUT4 (Prop_lut4_I2_O)        0.102     1.949 r  seg_multi/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    seg_multi/D_ctr_q[1]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.131     1.667    seg_multi/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_multi/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.810%)  route 0.228ns (52.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.700 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=5, routed)           0.228     1.928    seg_multi/Q[0]
    SLICE_X60Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.973 r  seg_multi/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    seg_multi/D_ctr_q[0]_i_1_n_0
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr_q_reg[0]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.121     1.673    seg_multi/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.518%)  route 0.231ns (58.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.231     1.931    reset_cond/D_stage_d[3]
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y55         FDPE (Hold_fdpe_C_D)         0.063     1.599    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.681%)  route 0.283ns (63.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.283     1.983    reset_cond/D_stage_d[2]
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y55         FDPE (Hold_fdpe_C_D)         0.088     1.624    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   reset_cond/D_stage_q_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   reset_cond/D_stage_q_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   reset_cond/D_stage_q_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   reset_cond/D_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   seg_multi/D_ctr2_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   seg_multi/D_ctr2_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   seg_multi/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   seg_multi/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   seg_multi/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   seg_multi/D_ctr2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   seg_multi/D_ctr2_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   seg_multi/D_ctr2_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   seg_multi/D_ctr2_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.973ns  (logic 5.292ns (40.789%)  route 7.682ns (59.211%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           3.658     5.102    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.105     5.207 r  seg_multi/io_segment_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.207    seg_multi/io_segment_OBUF[5]_inst_i_7_n_0
    SLICE_X60Y55         MUXF7 (Prop_muxf7_I1_O)      0.178     5.385 r  seg_multi/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.385    seg_multi/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y55         MUXF8 (Prop_muxf8_I1_O)      0.074     5.459 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.024     9.483    io_segment_OBUF[5]
    M6                   OBUF (Prop_obuf_I_O)         3.490    12.973 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.973    io_segment[5]
    M6                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.759ns  (logic 5.304ns (41.570%)  route 7.455ns (58.430%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           3.638     5.082    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X61Y55         LUT4 (Prop_lut4_I0_O)        0.105     5.187 r  seg_multi/io_segment_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.187    seg_multi/io_segment_OBUF[1]_inst_i_7_n_0
    SLICE_X61Y55         MUXF7 (Prop_muxf7_I1_O)      0.182     5.369 r  seg_multi/io_segment_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.369    seg_multi/io_segment_OBUF[1]_inst_i_3_n_0
    SLICE_X61Y55         MUXF8 (Prop_muxf8_I1_O)      0.079     5.448 r  seg_multi/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.817     9.265    io_segment_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         3.494    12.759 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.759    io_segment[1]
    N6                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 5.250ns (46.795%)  route 5.969ns (53.205%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           4.255     5.699    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.105     5.804 r  seg_multi/io_segment_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.804    seg_multi/io_segment_OBUF[2]_inst_i_7_n_0
    SLICE_X64Y57         MUXF7 (Prop_muxf7_I1_O)      0.178     5.982 r  seg_multi/io_segment_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.982    seg_multi/io_segment_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y57         MUXF8 (Prop_muxf8_I1_O)      0.074     6.056 r  seg_multi/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     7.770    io_segment_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         3.449    11.219 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.219    io_segment[2]
    E1                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.155ns  (logic 5.262ns (47.174%)  route 5.893ns (52.826%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           4.072     5.516    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X63Y57         LUT4 (Prop_lut4_I0_O)        0.105     5.621 r  seg_multi/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.621    seg_multi/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X63Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     5.803 r  seg_multi/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.803    seg_multi/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y57         MUXF8 (Prop_muxf8_I1_O)      0.079     5.882 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.820     7.703    io_segment_OBUF[6]
    F2                   OBUF (Prop_obuf_I_O)         3.452    11.155 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.155    io_segment[6]
    F2                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.009ns  (logic 5.237ns (47.571%)  route 5.772ns (52.429%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           4.269     5.713    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X62Y57         LUT4 (Prop_lut4_I0_O)        0.105     5.818 r  seg_multi/io_segment_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.818    seg_multi/io_segment_OBUF[3]_inst_i_7_n_0
    SLICE_X62Y57         MUXF7 (Prop_muxf7_I1_O)      0.182     6.000 r  seg_multi/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.000    seg_multi/io_segment_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y57         MUXF8 (Prop_muxf8_I1_O)      0.079     6.079 r  seg_multi/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.503     7.582    io_segment_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.427    11.009 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.009    io_segment[3]
    H1                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.776ns  (logic 5.248ns (48.703%)  route 5.528ns (51.297%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 f  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           4.043     5.487    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.105     5.592 r  seg_multi/io_segment_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.592    seg_multi/io_segment_OBUF[4]_inst_i_7_n_0
    SLICE_X63Y55         MUXF7 (Prop_muxf7_I1_O)      0.182     5.774 r  seg_multi/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.774    seg_multi/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y55         MUXF8 (Prop_muxf8_I1_O)      0.079     5.853 r  seg_multi/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.485     7.338    io_segment_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.438    10.776 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.776    io_segment[4]
    K1                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 5.229ns (49.766%)  route 5.278ns (50.234%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    T9                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  io_segment_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           3.903     5.347    seg_multi/io_segment_OBUF[2]_inst_i_3_0
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.105     5.452 r  seg_multi/io_segment_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.452    seg_multi/io_segment_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y55         MUXF7 (Prop_muxf7_I1_O)      0.178     5.630 r  seg_multi/io_segment_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.630    seg_multi/io_segment_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y55         MUXF8 (Prop_muxf8_I1_O)      0.074     5.704 r  seg_multi/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.376     7.080    io_segment_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.428    10.508 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.508    io_segment[0]
    J1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.815ns (47.705%)  route 5.278ns (52.295%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    T10                  IBUF (Prop_ibuf_I_O)         1.443     1.443 f  io_segment_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           2.325     3.767    io_segment_OBUF[7]_inst_i_2_n_0
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.105     3.872 r  io_segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.953     6.826    io_segment_OBUF[7]
    H2                   OBUF (Prop_obuf_I_O)         3.267    10.092 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.092    io_segment[7]
    H2                                                                r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.718ns (75.056%)  route 1.568ns (24.944%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.568     2.994    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.292     6.286 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.286    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.510ns (80.833%)  route 0.358ns (19.167%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.358     0.621    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.868 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.868    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.659ns (66.211%)  route 0.847ns (33.789%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.475     0.718    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X62Y57         LUT4 (Prop_lut4_I1_O)        0.045     0.763 r  seg_multi/io_segment_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.763    seg_multi/io_segment_OBUF[3]_inst_i_6_n_0
    SLICE_X62Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     0.825 r  seg_multi/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.825    seg_multi/io_segment_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y57         MUXF8 (Prop_muxf8_I1_O)      0.019     0.844 r  seg_multi/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.372     1.216    io_segment_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.290     2.506 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.506    io_segment[3]
    H1                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.666ns (66.099%)  route 0.855ns (33.901%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.534     0.777    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X64Y55         LUT4 (Prop_lut4_I1_O)        0.045     0.822 r  seg_multi/io_segment_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.822    seg_multi/io_segment_OBUF[0]_inst_i_6_n_0
    SLICE_X64Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.884 r  seg_multi/io_segment_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.884    seg_multi/io_segment_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y55         MUXF8 (Prop_muxf8_I1_O)      0.019     0.903 r  seg_multi/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.321     1.224    io_segment_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.297     2.521 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.521    io_segment[0]
    J1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.687ns (65.964%)  route 0.870ns (34.036%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.382     0.625    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.045     0.670 r  seg_multi/io_segment_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.670    seg_multi/io_segment_OBUF[2]_inst_i_6_n_0
    SLICE_X64Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     0.732 r  seg_multi/io_segment_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.732    seg_multi/io_segment_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y57         MUXF8 (Prop_muxf8_I1_O)      0.019     0.751 r  seg_multi/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.489     1.239    io_segment_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         1.318     2.557 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.557    io_segment[2]
    E1                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.670ns (64.983%)  route 0.900ns (35.017%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.529     0.772    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X63Y55         LUT4 (Prop_lut4_I2_O)        0.045     0.817 r  seg_multi/io_segment_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.817    seg_multi/io_segment_OBUF[4]_inst_i_6_n_0
    SLICE_X63Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.879 r  seg_multi/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.879    seg_multi/io_segment_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y55         MUXF8 (Prop_muxf8_I1_O)      0.019     0.898 r  seg_multi/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.371     1.269    io_segment_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.302     2.571 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.571    io_segment[4]
    K1                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.684ns (62.744%)  route 1.000ns (37.256%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.461     0.704    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X63Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.749 r  seg_multi/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.749    seg_multi/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X63Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     0.811 r  seg_multi/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.811    seg_multi/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y57         MUXF8 (Prop_muxf8_I1_O)      0.019     0.830 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.539     1.369    io_segment_OBUF[6]
    F2                   OBUF (Prop_obuf_I_O)         1.315     2.684 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.684    io_segment[6]
    F2                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.547ns (38.913%)  route 2.428ns (61.087%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    T10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 f  io_segment_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.227     1.506    io_segment_OBUF[7]_inst_i_2_n_0
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.551 r  io_segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.201     2.752    io_segment_OBUF[7]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.974 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.974    io_segment[7]
    H2                                                                r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.014ns  (logic 1.725ns (42.978%)  route 2.289ns (57.022%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.565     0.808    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.853 r  seg_multi/io_segment_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.853    seg_multi/io_segment_OBUF[1]_inst_i_6_n_0
    SLICE_X61Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     0.915 r  seg_multi/io_segment_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.915    seg_multi/io_segment_OBUF[1]_inst_i_3_n_0
    SLICE_X61Y55         MUXF8 (Prop_muxf8_I1_O)      0.019     0.934 r  seg_multi/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.724     2.658    io_segment_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.356     4.014 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.014    io_segment[1]
    N6                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.220ns  (logic 1.728ns (40.943%)  route 2.493ns (59.057%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_segment_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.654     0.897    seg_multi/io_segment_OBUF[2]_inst_i_3_5
    SLICE_X60Y55         LUT4 (Prop_lut4_I1_O)        0.045     0.942 r  seg_multi/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.942    seg_multi/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X60Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     1.004 r  seg_multi/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.004    seg_multi/io_segment_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y55         MUXF8 (Prop_muxf8_I1_O)      0.019     1.023 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.839     2.861    io_segment_OBUF[5]
    M6                   OBUF (Prop_obuf_I_O)         1.359     4.220 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.220    io_segment[5]
    M6                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.264ns (48.775%)  route 4.479ns (51.225%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.455     5.534    seg_multi/D_ctr2_q[0]
    SLICE_X60Y55         MUXF7 (Prop_muxf7_S_O)       0.259     5.793 r  seg_multi/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.793    seg_multi/io_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y55         MUXF8 (Prop_muxf8_I0_O)      0.082     5.875 r  seg_multi/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.024     9.898    io_segment_OBUF[5]
    M6                   OBUF (Prop_obuf_I_O)         3.490    13.389 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.389    io_segment[5]
    M6                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 3.849ns (45.824%)  route 4.551ns (54.176%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 f  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.725     5.804    seg_multi/D_ctr2_q[0]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.105     5.909 r  seg_multi/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.826     9.735    io_select_OBUF[1]
    N9                   OBUF (Prop_obuf_I_O)         3.311    13.046 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.046    io_select[1]
    N9                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 4.258ns (50.764%)  route 4.129ns (49.236%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.312     5.391    seg_multi/D_ctr2_q[0]
    SLICE_X61Y55         MUXF7 (Prop_muxf7_S_O)       0.246     5.637 r  seg_multi/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.637    seg_multi/io_segment_OBUF[1]_inst_i_2_n_0
    SLICE_X61Y55         MUXF8 (Prop_muxf8_I0_O)      0.085     5.722 r  seg_multi/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.817     9.539    io_segment_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         3.494    13.033 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.033    io_segment[1]
    N6                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 4.048ns (49.988%)  route 4.050ns (50.012%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.726     5.805    seg_multi/D_ctr2_q[0]
    SLICE_X60Y53         LUT2 (Prop_lut2_I0_O)        0.126     5.931 r  seg_multi/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.324     9.255    io_select_OBUF[0]
    P9                   OBUF (Prop_obuf_I_O)         3.489    12.744 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.744    io_select[0]
    P9                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 4.223ns (60.674%)  route 2.737ns (39.326%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          1.023     6.102    seg_multi/D_ctr2_q[0]
    SLICE_X64Y57         MUXF7 (Prop_muxf7_S_O)       0.259     6.361 r  seg_multi/io_segment_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.361    seg_multi/io_segment_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y57         MUXF8 (Prop_muxf8_I0_O)      0.082     6.443 r  seg_multi/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.157    io_segment_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         3.449    11.605 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.605    io_segment[2]
    E1                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 4.216ns (63.025%)  route 2.473ns (36.975%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.653     5.732    seg_multi/D_ctr2_q[0]
    SLICE_X63Y57         MUXF7 (Prop_muxf7_S_O)       0.246     5.978 r  seg_multi/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.978    seg_multi/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y57         MUXF8 (Prop_muxf8_I0_O)      0.085     6.063 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.820     7.883    io_segment_OBUF[6]
    F2                   OBUF (Prop_obuf_I_O)         3.452    11.335 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.335    io_segment[6]
    F2                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 4.191ns (64.577%)  route 2.299ns (35.423%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.796     5.875    seg_multi/D_ctr2_q[0]
    SLICE_X62Y57         MUXF7 (Prop_muxf7_S_O)       0.246     6.121 r  seg_multi/io_segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.121    seg_multi/io_segment_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y57         MUXF8 (Prop_muxf8_I0_O)      0.085     6.206 r  seg_multi/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.503     7.708    io_segment_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.427    11.135 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.135    io_segment[3]
    H1                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.451ns  (logic 4.202ns (65.142%)  route 2.249ns (34.858%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.873     5.951    seg_multi/D_ctr2_q[0]
    SLICE_X64Y55         MUXF7 (Prop_muxf7_S_O)       0.259     6.210 r  seg_multi/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.210    seg_multi/io_segment_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y55         MUXF8 (Prop_muxf8_I0_O)      0.082     6.292 r  seg_multi/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.376     7.668    io_segment_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.428    11.096 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.096    io_segment[0]
    J1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 4.202ns (68.032%)  route 1.975ns (31.968%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.489     5.568    seg_multi/D_ctr2_q[0]
    SLICE_X63Y55         MUXF7 (Prop_muxf7_S_O)       0.246     5.814 r  seg_multi/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.814    seg_multi/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y55         MUXF8 (Prop_muxf8_I0_O)      0.085     5.899 r  seg_multi/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.485     7.384    io_segment_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.438    10.823 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.823    io_segment[4]
    K1                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.994ns (65.408%)  route 2.112ns (34.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.424     4.646    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.433     5.079 f  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.725     5.804    seg_multi/D_ctr2_q[0]
    SLICE_X60Y53         LUT2 (Prop_lut2_I0_O)        0.125     5.929 r  seg_multi/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.387     7.316    io_select_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         3.436    10.752 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.752    io_select[3]
    L2                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.534ns (74.222%)  route 0.533ns (25.778%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.161     1.861    seg_multi/D_ctr2_q[1]
    SLICE_X62Y57         MUXF8 (Prop_muxf8_S_O)       0.080     1.941 r  seg_multi/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.372     2.313    io_segment_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.290     3.603 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.603    io_segment[3]
    H1                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.546ns (74.443%)  route 0.531ns (25.557%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.159     1.859    seg_multi/D_ctr2_q[1]
    SLICE_X63Y55         MUXF8 (Prop_muxf8_S_O)       0.080     1.939 r  seg_multi/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.371     2.310    io_segment_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.302     3.612 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.612    io_segment[4]
    K1                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.439ns (68.633%)  route 0.658ns (31.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.329     2.029    seg_multi/D_ctr2_q[1]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.074 r  seg_multi/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.402    io_select_OBUF[2]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.632 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.632    io_select[2]
    L3                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.542ns (71.840%)  route 0.605ns (28.160%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.284     1.984    seg_multi/D_ctr2_q[1]
    SLICE_X64Y55         MUXF8 (Prop_muxf8_S_O)       0.081     2.065 r  seg_multi/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.321     2.385    io_segment_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.297     3.683 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.683    io_segment[0]
    J1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.508ns (69.636%)  route 0.658ns (30.364%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.330     2.030    seg_multi/D_ctr2_q[1]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.046     2.076 r  seg_multi/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.403    io_select_OBUF[3]
    L2                   OBUF (Prop_obuf_I_O)         1.298     3.702 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.702    io_select[3]
    L2                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.563ns (68.955%)  route 0.704ns (31.045%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.215     1.915    seg_multi/D_ctr2_q[1]
    SLICE_X64Y57         MUXF8 (Prop_muxf8_S_O)       0.081     1.996 r  seg_multi/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.484    io_segment_OBUF[2]
    E1                   OBUF (Prop_obuf_I_O)         1.318     3.802 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.802    io_segment[2]
    E1                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.583ns (68.399%)  route 0.731ns (31.601%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[0]/Q
                         net (fo=20, routed)          0.192     1.892    seg_multi/D_ctr2_q[0]
    SLICE_X63Y57         MUXF7 (Prop_muxf7_S_O)       0.085     1.977 r  seg_multi/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.977    seg_multi/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y57         MUXF8 (Prop_muxf8_I1_O)      0.019     1.996 r  seg_multi/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.535    io_segment_OBUF[6]
    F2                   OBUF (Prop_obuf_I_O)         1.315     3.850 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.850    io_segment[6]
    F2                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.550ns (46.779%)  route 1.764ns (53.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.329     2.029    seg_multi/D_ctr2_q[1]
    SLICE_X60Y53         LUT2 (Prop_lut2_I1_O)        0.047     2.076 r  seg_multi/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.435     3.510    io_select_OBUF[0]
    P9                   OBUF (Prop_obuf_I_O)         1.339     4.850 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.850    io_select[0]
    P9                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.504ns  (logic 1.600ns (45.673%)  route 1.904ns (54.327%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.179     1.879    seg_multi/D_ctr2_q[1]
    SLICE_X61Y55         MUXF8 (Prop_muxf8_S_O)       0.080     1.959 r  seg_multi/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.724     3.683    io_segment_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.356     5.040 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.040    io_segment[1]
    N6                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_multi/D_ctr2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.543ns  (logic 1.475ns (41.645%)  route 2.067ns (58.355%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.592     1.536    seg_multi/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  seg_multi/D_ctr2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  seg_multi/D_ctr2_q_reg[1]/Q
                         net (fo=12, routed)          0.330     2.030    seg_multi/D_ctr2_q[1]
    SLICE_X60Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.075 r  seg_multi/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.738     3.812    io_select_OBUF[1]
    N9                   OBUF (Prop_obuf_I_O)         1.266     5.079 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.079    io_select[1]
    N9                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.546ns (26.971%)  route 4.186ns (73.029%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.815     5.256    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.361 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.371     5.732    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316     4.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.546ns (26.971%)  route 4.186ns (73.029%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.815     5.256    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.361 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.371     5.732    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316     4.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.546ns (26.971%)  route 4.186ns (73.029%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.815     5.256    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.361 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.371     5.732    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316     4.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.546ns (26.971%)  route 4.186ns (73.029%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.815     5.256    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.105     5.361 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.371     5.732    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.062 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.316     4.378    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.322ns (12.708%)  route 2.215ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.047     2.324    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.369 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.168     2.537    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.322ns (12.708%)  route 2.215ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.047     2.324    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.369 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.168     2.537    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.322ns (12.708%)  route 2.215ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.047     2.324    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.369 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.168     2.537    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.322ns (12.708%)  route 2.215ns (87.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.047     2.324    reset_cond/rst_n_IBUF
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.369 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.168     2.537    reset_cond/M_reset_cond_in
    SLICE_X60Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





