$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module topmsb $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_auto_clk2fflogic_cc_95_sample_data_52 $end
$upscope $end
$var wire 1 n1 clk $end
$scope module topmsb_1 $end
$var wire 1 n2 clk $end
$var wire 1 n3 w $end
$var wire 1 n4 y $end
$upscope $end
$scope module topmsb_2 $end
$var wire 1 n5 clk $end
$var wire 1 n6 w $end
$var wire 1 n7 y $end
$upscope $end
$var wire 3 n8 w $end
$var wire 1 n9 y_1 $end
$var wire 1 n10 y_2 $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b0 n0
b0 n1
b0 n2
b1 n3
b0 n4
b0 n5
b1 n6
b0 n7
b001 n8
b0 n9
b0 n10
#5
#10
1!
b00000000000000000000000000000001 t
b0 n0
b0 n1
b0 n2
b0 n3
b0 n4
b1 n5
b0 n6
b1 n7
b000 n8
b0 n9
b1 n10
#15
#20
1!
b00000000000000000000000000000010 t
b0 n0
b1 n1
b0 n2
b0 n3
b0 n4
b0 n5
b0 n6
b1 n7
b000 n8
b0 n9
b1 n10
#25
#30
1!
b00000000000000000000000000000011 t
