# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 3.2e-05 4096 0.028 4420 592896 500.932 241.038 15533.9 6203.4 22509.2 22509.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 3.2e-05 4096 0.028 4420 593280 503.546 215.726 18189.2 6237.83 25148.6 25149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 3.2e-05 4096 0.028 4420 592640 501.616 212.912 18967 6209.45 25891.5 25891.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 3.2e-05 4096 0.028 4420 592896 499.514 212.422 17652.6 6202.59 24567.8 24568.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 3.2e-05 4096 0.028 4420 592000 504.073 213.31 17838.4 6234.72 24791 24791.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 3.2e-05 4096 0.028 4420 591360 501.642 212.706 18184.1 6201.48 25100.5 25101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 3.2e-05 4096 0.028 4420 591360 503.118 212.88 18357.8 6215.78 25290.1 25290.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 3.2e-05 4096 0.028 4420 591872 500.634 212.677 17785.9 6228.22 24727.9 24728.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 3.2e-05 4096 0.028 4420 592896 499.668 212.404 17972.9 6197.81 24883.3 24883.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 3.2e-05 4096 0.028 4420 592000 503.51 213.18 19139.6 6221.29 26078.1 26078.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 3.2e-05 4096 0.028 4420 589824 500.294 212.397 22184.1 6220.1 29117.4 29117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 3.2e-05 4096 0.028 4425 592896 501.467 212.572 15609.5 6210.3 22534.4 22534.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 3.2e-05 4096 0.028 4425 592640 503.911 213.086 15721.3 6207.27 22646.1 22646.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 3.2e-05 4096 0.028 4425 592896 502.476 212.841 15704.5 6208.25 22628.6 22629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 3.2e-05 4096 0.028 4425 592256 503.65 213.043 15976.2 6210.83 22904.2 22904.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 3.2e-05 4096 0.028 4425 591872 501.953 212.687 15989.1 6206.48 22910.8 22911.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 3.2e-05 4096 0.028 4425 593280 502.905 212.972 18438.9 6206.26 25361.6 25362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 3.2e-05 4096 0.028 4425 592640 501.719 506.921 17958.1 6527.37 25494.7 25495.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 3.2e-05 4096 0.028 4425 591360 500.883 212.839 19050.6 6212.45 25977.3 25977.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 3.2e-05 4096 0.028 4425 592000 503.68 213.319 18963.2 6240.33 25921 25921.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 3.2e-05 4096 0.028 4425 591360 501.709 212.693 19116.4 6226.93 26058.3 26058.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 3.2e-05 4096 0.028 4425 591360 501.689 212.755 18892.1 6226.2 25833.3 25833.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 3.2e-05 4096 0.028 4425 591872 500.41 212.655 18107.1 6228.1 25048.9 25049.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 3.2e-05 4096 0.028 4425 589824 503.935 213.107 20814.6 6239.33 27771.5 27771.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 3.2e-05 4096 0.028 4425 592000 503.382 213.22 21157.8 6240.35 28115.2 28115.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 3.2e-05 4096 0.028 4425 589824 500.328 212.333 19196.3 6225.01 26134.5 26134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 3.2e-05 4096 0.028 4420 592384 501.939 212.698 14684.7 6234.41 21634.2 21634.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 3.2e-05 4096 0.028 4420 592640 503.574 213.143 16510.8 6212.75 23440.8 23441.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 3.2e-05 4096 0.028 4420 592896 502.264 212.851 15358.3 6207.93 22281.8 22282.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 3.2e-05 4096 0.028 4420 592256 503.506 213.036 15564.7 6206.57 22488.4 22488.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 3.2e-05 4096 0.028 4420 591872 501.756 212.706 15442.5 6212.25 22369.8 22370.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 3.2e-05 4096 0.028 4420 592128 503.568 213.163 19234 6216.5 26167.7 26168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 3.2e-05 4096 0.028 4420 592128 502.415 213.047 13325.7 6239.33 20281 20281.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 3.2e-05 4096 0.028 4420 592640 501.424 212.893 18677.4 6206.54 25599 25599.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 3.2e-05 4096 0.028 4420 591360 502.183 213.156 12933.3 6243.01 19892.1 19892.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 3.2e-05 4096 0.028 4420 591360 500.957 212.866 17498.2 6239.13 24451.7 24452.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 3.2e-05 4096 0.028 4420 589824 503.776 213.074 12359.2 6237.14 19313.7 19314.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 3.2e-05 4096 0.028 4420 592000 503.611 213.326 18191 6239.02 25147.4 25147.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 3.2e-05 4096 0.028 4420 592000 503.283 213.17 12749.8 6222.04 19688.9 19689.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 3.2e-05 4096 0.028 4420 591360 501.411 212.7 22984.4 6219.47 29918.5 29918.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 3.2e-05 4096 0.028 4420 587776 501.854 212.818 15093.7 6213.99 22022.9 22023.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 3.2e-05 4096 0.028 4420 591360 502.71 212.835 22166.8 6202.03 29084.9 29085.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 3.2e-05 4096 0.028 4420 591360 500.314 212.563 14975.4 6203.86 21892.7 21893.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 3.2e-05 4096 0.028 4420 591872 500.187 212.664 21616.8 6208.63 28538.9 28539.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 3.2e-05 4096 0.028 4420 589824 500.267 212.389 14442.4 6198.33 21353.9 21354.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 3.2e-05 4096 0.028 4420 589824 503.972 213.142 18888.5 6251.95 25858.1 25858.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 3.2e-05 4096 0.028 4420 589824 504.365 212.382 13112.3 6250.9 20080.5 20080.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 3.2e-05 4096 0.028 4420 592000 503.381 213.175 19379.1 6234.22 26330.4 26330.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 3.2e-05 4096 0.028 4420 588800 507.451 213.908 13895.2 6275.55 20892.6 20893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 3.2e-05 4096 0.028 4416 592896 501.166 212.518 14556.4 6204.52 21475.1 21475.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 3.2e-05 4096 0.028 4416 592640 503.656 213.102 15306.1 6211.96 22235.3 22235.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 3.2e-05 4096 0.028 4416 592896 502.504 212.884 15095.3 6209.92 22021.1 22021.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 3.2e-05 4096 0.028 4416 591360 502.341 212.942 9726.66 6234.2 16676.6 16677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 3.2e-05 4096 0.028 4416 592256 502.744 212.968 17461.7 6206.53 24384.5 24384.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 3.2e-05 4096 0.028 4416 591360 501.465 212.68 10982.6 6207.64 17904.9 17905.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 3.2e-05 4096 0.028 4416 591872 502.058 212.66 16539.9 6206.2 23461.3 23461.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 3.2e-05 4096 0.028 4416 591872 501.91 212.705 10749.7 6214.03 17678.9 17679.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 3.2e-05 4096 0.028 4416 593280 502.545 212.933 18557.6 6220.18 25493.8 25494.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 3.2e-05 4096 0.028 4416 592128 502.421 213.062 12917.4 6242.15 19875.6 19876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 3.2e-05 4096 0.028 4416 592640 501.554 212.88 17647.1 6228.2 24590.3 24590.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 3.2e-05 4096 0.028 4416 591360 502.235 213.13 12492.1 6223.83 19431.9 19432.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 3.2e-05 4096 0.028 4416 591360 501.973 212.966 22275.2 6238.22 29228.9 29229.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 3.2e-05 4096 0.028 4416 589824 504.029 213.352 14427.9 6231.36 21377.1 21377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 3.2e-05 4096 0.028 4416 592000 503.464 213.35 22103 6235.5 29055.9 29056.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 3.2e-05 4096 0.028 4416 592000 503.287 213.198 14926.4 6216.85 21860.3 21860.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 3.2e-05 4096 0.028 4416 591360 501.528 212.695 21663.6 6221.89 28600.2 28600.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 3.2e-05 4096 0.028 4416 587776 501.862 212.808 14152.1 6235.09 21102.4 21102.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 3.2e-05 4096 0.028 4416 591360 502.684 212.892 20868.1 6227.06 27811.3 27811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 3.2e-05 4096 0.028 4416 591360 500.217 212.565 13429.4 6223.38 20366.1 20366.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 3.2e-05 4096 0.028 4416 591872 501.925 212.74 19976 6232.57 26923.8 26924.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 3.2e-05 4096 0.028 4416 589824 500.239 212.362 13540.8 6225.23 20479.2 20479.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 3.2e-05 4096 0.028 4425 593408 500.173 212.382 16415.5 6218.42 23347 23347.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 3.2e-05 4096 0.028 4425 593280 502.433 212.842 14759.1 6200.77 21675.6 21676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 3.2e-05 4096 0.028 4425 592640 501.803 212.896 9493.47 6209.04 16417.7 16418.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 3.2e-05 4096 0.028 4425 593664 501.136 212.67 15746.2 6201.87 22662.4 22662.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 3.2e-05 4096 0.028 4425 592896 499.375 212.413 10155.9 6202.81 17071 17071.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 3.2e-05 4096 0.028 4425 592256 502.88 212.989 16801.3 6207.26 23725 23725.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 3.2e-05 4096 0.028 4425 591360 501.56 212.709 10572.1 6206.14 17493 17493.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 3.2e-05 4096 0.028 4425 592896 500.1 212.414 17222.3 6196.63 24131.9 24132.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 3.2e-05 4096 0.028 4425 591872 500.253 212.693 11184.5 6208.81 18106.7 18107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 3.2e-05 4096 0.028 4425 593280 502.664 212.98 18597.9 6203.74 25517.8 25518.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 3.2e-05 4096 0.028 4425 592128 502.373 213.07 13229.9 6237.84 20183.8 20184.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 3.2e-05 4096 0.028 4425 592640 501.422 212.867 17991.1 6227.5 24933.4 24933.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 3.2e-05 4096 0.028 4425 591360 502.285 213.178 12546.9 6242.33 19505.2 19505.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 3.2e-05 4096 0.028 4425 592896 498.891 212.467 21810.4 6222.52 28744.8 28745.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 3.2e-05 4096 0.028 4425 592896 499.298 212.454 14691.4 6215.95 21619.6 21620.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 3.2e-05 4096 0.028 4425 592000 503.45 213.331 21957.2 6220.44 28895 28895.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 3.2e-05 4096 0.028 4425 592000 503.209 213.177 14679.3 6221.17 21617.4 21617.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 3.2e-05 4096 0.028 4425 591360 501.326 212.682 21085.9 6202.71 28003.1 28003.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 3.2e-05 4096 0.028 4425 587776 501.727 212.85 13706.2 6238.13 20659.4 20659.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 3.2e-05 4096 0.028 4425 591360 501.445 212.812 20404.7 6226.19 27345.7 27346.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 3.2e-05 4096 0.028 4425 591360 500.211 212.578 13611.5 6218.6 20543.5 20543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 3.2e-05 4096 0.028 4425 591872 500.297 212.729 19602.5 6214.62 26530.7 26531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 3.2e-05 4096 0.028 4425 589824 500.219 212.374 13954.7 6217.63 20885.4 20885.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 3.2e-05 4096 0.028 4416 592384 502.136 212.761 14337.3 6233.73 21286.5 21287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 3.2e-05 4096 0.028 4416 591872 502.249 212.678 9205.89 6227.13 16148.5 16148.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 3.2e-05 4096 0.028 4416 592000 504.199 213.183 14681.4 6214.29 21613.6 21614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 3.2e-05 4096 0.028 4416 591360 503.382 213.325 9433.93 6240.94 16392.1 16392.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 3.2e-05 4096 0.028 4416 592128 503.13 213.132 15880.4 6218.1 22815.3 22815.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 3.2e-05 4096 0.028 4416 591360 502.114 212.977 10090.1 6218.22 17023.9 17024.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 3.2e-05 4096 0.028 4416 591360 504.794 213.326 15507.8 6221.06 22447.5 22447.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 3.2e-05 4096 0.028 4416 589568 503.503 213.317 9938.44 6226.34 16882.1 16882.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 3.2e-05 4096 0.028 4416 588672 505.664 213.694 8158.44 6236.91 15115.2 15115.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 3.2e-05 4096 0.028 4416 591872 502.09 212.665 15509.4 6226.07 22450.8 22451.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 3.2e-05 4096 0.028 4416 591872 502.152 212.732 10313.8 6214.6 17243.8 17244.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 3.2e-05 4096 0.028 4416 589824 504.182 213.4 8461.08 6232 15411.2 15411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 3.2e-05 4096 0.028 4416 592128 503.404 213.179 22313.2 6218.33 29248.7 29249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 3.2e-05 4096 0.028 4416 592128 502.412 213.04 14456.5 6218.78 21391.3 21391.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 3.2e-05 4096 0.028 4416 587520 504.101 213.138 11734.6 6233.72 18686.1 18686.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 3.2e-05 4096 0.028 4416 591360 503.093 213.298 21021.4 6242.15 27980.5 27980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 3.2e-05 4096 0.028 4416 591360 502.292 213.117 14118.6 6228.95 21063.5 21064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 3.2e-05 4096 0.028 4416 587520 506.477 213.531 11820.9 6270.08 18811.5 18811.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 3.2e-05 4096 0.028 4416 591360 502.033 212.959 19772.6 6233.94 26722 26722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 3.2e-05 4096 0.028 4416 589824 503.958 213.378 12842.9 6257.04 19817.8 19818.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 3.2e-05 4096 0.028 4416 589824 500.941 212.735 11109.7 6232.38 18056.3 18056.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 3.2e-05 4096 0.028 4416 592000 503.484 213.337 19521.9 6234.41 26473.7 26474.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 3.2e-05 4096 0.028 4416 592000 503.266 213.166 13793.4 6236.01 20746.3 20746.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 3.2e-05 4096 0.028 4416 585600 507.85 213.655 11238.3 6260.81 18221.1 18221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 3.2e-05 4096 0.028 4416 589568 503.38 213.336 19076.8 6226.15 26020.2 26020.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 3.2e-05 4096 0.028 4416 587776 501.741 212.803 13264.6 6237.58 20217.3 20217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 3.2e-05 4096 0.028 4416 585984 510.434 214.033 10841.5 6282.43 17848.9 17849.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 3.2e-05 4096 0.028 4416 589440 505.017 213.451 18835.7 6259.03 25813.7 25814.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 3.2e-05 4096 0.028 4416 587520 506.458 213.503 13204.6 6281.34 20206.4 20206.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 3.2e-05 4096 0.028 4416 587520 504.268 213.286 11104.9 6221.19 18044.2 18044.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 3.2e-05 4096 0.028 4416 591872 501.958 212.708 18722.6 6214.57 25652.4 25652.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 3.2e-05 4096 0.028 4416 589824 500.282 212.383 12655.8 6223.78 19592.8 19593.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 3.2e-05 4096 0.028 4416 589824 504.247 212.397 11624.7 6259.3 18601.2 18601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 3.2e-05 4096 0.028 4440 592384 500.438 212.88 14605 6235.11 21554 21554.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 3.2e-05 4096 0.028 4440 591872 500.504 212.682 9401.94 6206.41 16322.1 16322.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 3.2e-05 4096 0.028 4440 592640 502.082 212.876 16716 6221.87 23653.4 23653.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 3.2e-05 4096 0.028 4440 592640 500.354 212.776 10569.1 6213.84 17496.7 17497.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 3.2e-05 4096 0.028 4440 591360 501.395 212.797 8586.31 6201.84 15502.8 15503.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 3.2e-05 4096 0.028 4440 592896 500.852 212.896 15323.8 6210 22248.1 22248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 3.2e-05 4096 0.028 4440 591360 500.731 212.802 9951.6 6218.93 16884.6 16885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 3.2e-05 4096 0.028 4440 592128 502.467 213.164 8208.31 6238.09 15162.5 15162.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 3.2e-05 4096 0.028 4440 592256 501.858 213.015 21686.7 6213.98 28616.1 28616.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 3.2e-05 4096 0.028 4440 591360 500.187 212.516 13651.5 6226.13 20590.8 20591.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 3.2e-05 4096 0.028 4440 591360 501.607 213.011 11128.8 6208.48 18052.5 18052.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 3.2e-05 4096 0.028 4440 591872 500.005 212.716 20076.9 6213 27003.2 27003.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 3.2e-05 4096 0.028 4440 591872 500.089 212.707 12617.5 6233.99 19564.8 19565.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 3.2e-05 4096 0.028 4440 589824 503.792 213.093 10257.4 6252.34 17227.2 17227.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 3.2e-05 4096 0.028 4440 592128 503.137 213.267 20761.6 6232.32 27710.8 27711.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 3.2e-05 4096 0.028 4440 592128 502.317 213.131 13440.5 6238.77 20395.2 20395.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 3.2e-05 4096 0.028 4440 587520 504.154 213.207 11807.6 6214.68 18740.2 18740.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 3.2e-05 4096 0.028 4440 589824 500.917 212.747 10603.3 6233.89 17551.4 17551.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 3.2e-05 4096 0.028 4440 592640 500.361 212.758 19490.6 6222.75 26427 26427.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 3.2e-05 4096 0.028 4440 591360 501.876 213.014 13329.5 6229.22 20274.1 20274.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 3.2e-05 4096 0.028 4440 591360 500.213 212.531 11152.7 6203.7 18069.7 18070.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 3.2e-05 4096 0.028 4440 588800 502.118 212.372 11167.5 6217.15 18099.7 18100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 3.2e-05 4096 0.028 4440 591360 500.69 212.842 18567.2 6213.18 25494.5 25494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 3.2e-05 4096 0.028 4440 589824 503.692 213.078 13055.2 6252.87 20025.4 20025.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 3.2e-05 4096 0.028 4440 589824 500.858 212.789 10758.6 6241.52 17714.3 17714.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 3.2e-05 4096 0.028 4440 589824 504.356 212.398 10055.2 6254.67 17027.2 17027.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 3.2e-05 4096 0.028 4440 592000 513.843 213.251 19073.5 6226.16 26027.3 26027.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 3.2e-05 4096 0.028 4440 592000 503.093 213.23 12955 6222.17 19894 19894.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 3.2e-05 4096 0.028 4440 585600 507.897 213.601 11515.9 6272.22 18510.2 18510.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 3.2e-05 4096 0.028 4440 588800 507.88 212.603 10278.4 6274.51 17273.9 17274.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 3.2e-05 4096 0.028 4416 591360 502.548 212.998 15720.2 6226.31 22662.6 22663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 3.2e-05 4096 0.028 4416 590848 502.925 212.953 10007.4 6224.07 16947.9 16948.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 3.2e-05 4096 0.028 4416 589824 503.297 213.368 8267.77 6233.46 15218.4 15218.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 3.2e-05 4096 0.028 4416 591360 504.758 213.375 15203.8 6226.69 22149.2 22149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 3.2e-05 4096 0.028 4416 591360 503.188 213.28 9910.53 6221.74 16849.3 16849.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 3.2e-05 4096 0.028 4416 589440 504.885 213.436 8079.81 6222.54 15021.2 15021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 3.2e-05 4096 0.028 4416 591360 503.595 213.395 20996.3 6243.47 27957.3 27957.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 3.2e-05 4096 0.028 4416 589824 503.186 213.388 13204.9 6228.62 20150.6 20151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 3.2e-05 4096 0.028 4416 589824 505.937 213.839 10681.3 6244.37 17646 17646.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 3.2e-05 4096 0.028 4416 589824 504.004 213.416 9015.01 6232.7 15965.6 15966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 3.2e-05 4096 0.028 4416 590464 504.79 213.519 19321.6 6225.65 26266.1 26266.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 3.2e-05 4096 0.028 4416 589568 503.173 213.313 12260.4 6245.87 19223.2 19223.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 3.2e-05 4096 0.028 4416 588672 505.6 213.722 10069.3 6235.88 17025 17025.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 3.2e-05 4096 0.028 4416 587776 501.755 212.857 9090.7 6231.71 16037.5 16037.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 3.2e-05 4096 0.028 4416 590848 502.904 212.989 18616.6 6224.7 25557.7 25558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 3.2e-05 4096 0.028 4416 589824 503.835 213.385 11947.7 6235.8 18901.2 18901.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 3.2e-05 4096 0.028 4416 589824 504.035 213.396 9940.41 6232.66 16891.1 16891.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 3.2e-05 4096 0.028 4416 585728 506.474 213.413 8687.18 6242.55 15650.2 15650.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 3.2e-05 4096 0.028 4416 590976 505.202 213.656 18711.6 6235.86 25666.9 25667.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 3.2e-05 4096 0.028 4416 589824 505.843 213.862 12859.1 6243.15 19822.5 19822.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 3.2e-05 4096 0.028 4416 587520 504.14 213.128 10902.6 6237.34 17857.7 17858.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 3.2e-05 4096 0.028 4416 585216 508.068 213.263 10845.3 6276.85 17844 17844.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 3.2e-05 4096 0.028 4416 591360 503.127 213.319 18554.6 6239.58 25511.2 25511.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 3.2e-05 4096 0.028 4416 591360 502.32 213.137 13165.3 6248.01 20129.3 20129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 3.2e-05 4096 0.028 4416 587520 506.403 213.476 10796.9 6264.1 17781.4 17781.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 3.2e-05 4096 0.028 4416 588800 502.642 212.803 10029.8 6236.14 16981.9 16982.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 3.2e-05 4096 0.028 4450 591872 501.048 212.828 16541.2 6215.14 23470.7 23471.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 3.2e-05 4096 0.028 4450 590848 502.538 213.048 10482.5 6219.69 17418.3 17418.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 3.2e-05 4096 0.028 4450 591360 501.05 212.869 8576.92 6218.25 15509.6 15510
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 3.2e-05 4096 0.028 4450 592000 502.754 213.14 15354 6220.29 22290.7 22291.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 3.2e-05 4096 0.028 4450 591360 502.839 213.185 9847.77 6226.54 16790.9 16791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 3.2e-05 4096 0.028 4450 589440 513.79 213.383 8174.73 6233.73 15136.2 15136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 3.2e-05 4096 0.028 4450 591360 501.951 213.046 7081.29 6265.57 14062.4 14062.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 3.2e-05 4096 0.028 4450 592128 501.89 213.035 20801.2 6241.86 27758.5 27758.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 3.2e-05 4096 0.028 4450 591360 501.103 212.917 12923.1 6214.66 19852.3 19852.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 3.2e-05 4096 0.028 4450 592128 502.374 213.17 10593.4 6236.67 17546.1 17546.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 3.2e-05 4096 0.028 4450 589824 503.813 213.085 8987.31 6256.23 15960.9 15961.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 3.2e-05 4096 0.028 4450 591360 503.27 213.133 19032.1 6220.37 25969.3 25969.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 3.2e-05 4096 0.028 4450 589568 503.363 213.092 12107.4 6244.72 19069.1 19069.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 3.2e-05 4096 0.028 4450 588672 505.668 213.43 9912.28 6255.33 16887.2 16887.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 3.2e-05 4096 0.028 4450 587776 501.666 212.824 8928.35 6226.21 15869.6 15870
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 3.2e-05 4096 0.028 4450 590848 502.528 212.988 18692.8 6218.6 25627.5 25627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 3.2e-05 4096 0.028 4450 589824 504.001 213.198 12106.2 6247.75 19071.7 19072.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 3.2e-05 4096 0.028 4450 589824 503.828 213.109 10187 6251.23 17155.7 17156.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 3.2e-05 4096 0.028 4450 585728 507.703 212.292 8927.83 6252.8 15901.1 15901.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 3.2e-05 4096 0.028 4450 592128 503.45 213.298 19560.1 6221.82 26499.2 26499.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 3.2e-05 4096 0.028 4450 592128 502.353 213.143 13905.4 6242.99 20864.4 20864.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 3.2e-05 4096 0.028 4450 587520 504.294 213.262 11372.9 6232.3 18323.3 18323.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 3.2e-05 4096 0.028 4450 589824 500.911 212.754 10737.9 6231.27 17683.4 17683.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 3.2e-05 4096 0.028 4450 587520 504.189 213.315 9812.47 6220.3 16750.8 16751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 3.2e-05 4096 0.028 4450 591360 502.775 213.148 18868.3 6227.77 25812.5 25813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 3.2e-05 4096 0.028 4450 591360 501.866 213.032 12917.2 6253.21 19885.8 19886.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 3.2e-05 4096 0.028 4450 587520 506.433 213.474 11109.6 6269.18 18099.3 18099.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 3.2e-05 4096 0.028 4450 588800 502.09 212.388 10122.2 6216.33 17053.6 17054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 3.2e-05 4096 0.028 4450 588800 507.853 212.593 9779.48 6259.12 16759.6 16760
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 3.2e-05 4096 0.028 4440 590848 502.722 213.192 15150.2 6224.7 22091.4 22091.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 3.2e-05 4096 0.028 4440 589824 503.788 213.214 9854.13 6230.66 16802.3 16802.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 3.2e-05 4096 0.028 4440 589824 503.043 213.322 7984.43 6231.2 14932.5 14933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 800 3.2e-05 4096 0.028 4440 589824 503.907 213.299 6925.07 6236.15 13879 13879.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 3.2e-05 4096 0.028 4440 590720 504.713 213.634 20680.7 6247.36 27646.9 27647.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 3.2e-05 4096 0.028 4440 590080 504.222 213.334 12860.2 6315.02 19893.3 19893.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 3.2e-05 4096 0.028 4440 589440 504.104 213.417 10503.8 6245.38 17467.2 17467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 3.2e-05 4096 0.028 4440 588800 505.807 213.207 8890.72 6251.68 15861.9 15862.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 3.2e-05 4096 0.028 4440 590592 504.149 213.639 18975.8 6233.46 25927.6 25927.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 3.2e-05 4096 0.028 4440 589824 503.074 213.304 11907.2 6249.3 18873.4 18873.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 3.2e-05 4096 0.028 4440 589824 505.21 213.464 9814.95 6268.09 16802.2 16802.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 3.2e-05 4096 0.028 4440 589824 503.724 213.064 8845.31 6237.59 15800.2 15800.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 3.2e-05 4096 0.028 4440 587520 506.497 213.462 7644.91 6251.27 14616.7 14617.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 3.2e-05 4096 0.028 4440 590464 504.601 213.516 18172.7 6249.9 25141.3 25141.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 3.2e-05 4096 0.028 4440 589568 503.331 213.114 11488.8 6246 18451.7 18452.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 3.2e-05 4096 0.028 4440 588672 505.734 213.419 9678.02 6268.95 16666.6 16667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 3.2e-05 4096 0.028 4440 587776 501.764 212.81 8481.71 6213.2 15410 15410.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 3.2e-05 4096 0.028 4440 586880 508.889 213.912 7478.45 6252.51 14454.3 14454.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 3.2e-05 4096 0.028 4440 589824 506.116 213.252 16943.8 6265.95 23929.7 23930.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 3.2e-05 4096 0.028 4440 589824 503.743 213.309 11484 6231.06 18432.7 18433.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 3.2e-05 4096 0.028 4440 589824 503.857 213.089 9535.54 6273.56 16526.6 16527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 3.2e-05 4096 0.028 4440 585728 506.408 213.337 8620.53 6243.8 15584.6 15585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 3.2e-05 4096 0.028 4440 583680 510.256 212.724 7854.83 6271.4 14849.7 14850.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 3.2e-05 4096 0.028 4416 592384 501.54 212.755 14887.4 6233.93 21836.1 21836.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 3.2e-05 4096 0.028 4416 591872 501.902 212.655 9544.85 6213.85 16473.8 16474.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 3.2e-05 4096 0.028 4416 591360 501.974 212.938 7864.46 6218.25 14798.1 14798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 800 3.2e-05 4096 0.028 4416 591872 501.874 212.744 6810.41 6229.07 13754.6 13755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 3.2e-05 4096 0.028 4416 592000 503.531 213.193 19919.3 6238.5 26875.1 26875.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 3.2e-05 4096 0.028 4416 591360 503.064 213.253 12086.7 6226.47 19030 19030.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 3.2e-05 4096 0.028 4416 589440 504.835 213.43 9995.1 6246.8 16960.7 16961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 3.2e-05 4096 0.028 4416 591360 502.359 213.139 8607.55 6248.19 15571.7 15572.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 3.2e-05 4096 0.028 4416 592000 503.265 213.194 7895.69 6222.87 14835.5 14835.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 3.2e-05 4096 0.028 4416 592128 502.864 213.097 18366.3 6253.88 25336.7 25337.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 3.2e-05 4096 0.028 4416 591360 502.021 213.008 11474.1 6225.44 18415.1 18415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 3.2e-05 4096 0.028 4416 592128 502.357 213.048 9474.88 6236.55 16427.3 16427.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 3.2e-05 4096 0.028 4416 589824 504.031 213.415 8344.51 6231.78 15294.2 15294.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 3.2e-05 4096 0.028 4416 587520 506.439 213.435 7332.69 6244.96 14298 14298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 3.2e-05 4096 0.028 4416 591360 504.411 213.336 17217.1 6215.99 24151.4 24151.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 3.2e-05 4096 0.028 4416 589568 503.192 213.304 10936.8 6221.66 17875.5 17876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 3.2e-05 4096 0.028 4416 588672 505.71 213.685 9247.27 6250.75 16217.9 16218.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 3.2e-05 4096 0.028 4416 587776 501.846 212.816 8087.45 6217.59 15020.2 15020.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 3.2e-05 4096 0.028 4416 586880 508.955 213.946 7165.15 6271.83 14160.4 14160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 3.2e-05 4096 0.028 4416 591872 501.799 212.684 16833.4 6232.13 23780.5 23780.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 3.2e-05 4096 0.028 4416 591872 501.833 212.745 11204.5 6214.05 18133.6 18134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 3.2e-05 4096 0.028 4416 589824 504.143 213.405 9241.72 6236.97 16196.8 16197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 3.2e-05 4096 0.028 4416 589824 500.203 212.39 8422 6199.58 15334.7 15335.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 3.2e-05 4096 0.028 4416 588800 502.568 212.816 7717.94 6230.96 14664.8 14665.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 3.2e-05 4096 0.028 4416 589824 504.222 212.403 7251.12 6254.74 14223 14223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 800 3.2e-05 4096 0.028 4480 588800 507.475 213.219 14895 6281.9 21912.2 21912.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 3.2e-05 4096 0.028 4480 588288 506.853 213.076 16544.5 6278.36 23543.3 23543.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 3.2e-05 4096 0.028 4480 587776 507.233 213.179 10715.4 6263.13 17699.5 17699.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 800 3.2e-05 4096 0.028 4480 586752 509 212.98 8739.51 6287.49 15749.5 15749.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 800 3.2e-05 4096 0.028 4480 587776 507.56 212.352 7819.33 6257.87 14797.6 14798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 800 3.2e-05 4096 0.028 4480 586240 510.097 212.983 7148.27 6297.32 14169.2 14169.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 800 3.2e-05 4096 0.028 4480 586752 509.033 212.627 6612.97 6282.99 13618.1 13618.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 800 3.2e-05 4096 0.028 4480 584192 508.292 212.387 6173.76 6251.47 13146.4 13146.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 800 3.2e-05 4096 0.028 4480 585728 507.677 212.303 5895.48 6248.68 12864.6 12865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 800 3.2e-05 4096 0.028 4440 587776 501.822 212.826 5719.28 6233.33 12667.8 12668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 800 3.2e-05 4096 0.028 4416 587776 501.8 212.816 5593.59 6233.57 12542.3 12542.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 800 3.2e-05 4096 0.028 4450 586880 509.385 212.669 5777.8 6271.81 12772.1 12772.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 800 3.2e-05 4096 0.028 4416 586880 508.876 213.905 5709.74 6272.03 12705.1 12705.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 800 3.2e-05 4096 0.028 4416 591872 502.076 212.748 6651.21 6228.12 13594.7 13595.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 800 3.2e-05 4096 0.028 4416 583680 505.013 212.386 9861.26 6252.56 16831.7 16832.1
