Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Nov 19 16:03:02 2022
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  315         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (150)
6. checking no_output_delay (133)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (150)
--------------------------------
 There are 150 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (133)
---------------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.435        0.000                      0                 4455        0.043        0.000                      0                 4455        4.458        0.000                       0                  2203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.435        0.000                      0                 4455        0.043        0.000                      0                 4455        4.458        0.000                       0                  2203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 4.457ns (53.883%)  route 3.815ns (46.117%))
  Logic Levels:           23  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.145 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.283    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X88Y228        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.393 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.135     4.528    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X87Y227        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.564 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.183     4.747    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X87Y227        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.816 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.184     5.000    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X87Y227        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.060    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X87Y227        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.260 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.360     5.620    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X11Y91       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     5.725 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     5.725    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.310 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.310    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.419 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.427     6.846    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[13]
    SLICE_X87Y208        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.109     6.955 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0/O
                         net (fo=4, routed)           0.392     7.348    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[14]
    SLICE_X91Y195        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     7.447 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_91__2/O
                         net (fo=1, routed)           0.190     7.637    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_17
    SLICE_X91Y191        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     7.673 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_58__0/O
                         net (fo=1, routed)           0.200     7.873    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[14]
    SLICE_X93Y190        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.972 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_14__2/O
                         net (fo=1, routed)           0.328     8.300    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[14]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 4.735ns (58.472%)  route 3.363ns (41.528%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[1])
                                                      0.091     4.037 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[1]
                         net (fo=6, routed)           0.131     4.168    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_2
    SLICE_X88Y228        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.280 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_10/O
                         net (fo=1, routed)           0.401     4.681    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[3]
    DSP48E2_X11Y91       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.151     4.832 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     4.832    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X11Y91       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.073     4.905 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.905    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X11Y91       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_V[5])
                                                      0.609     5.514 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[5]
                         net (fo=1, routed)           0.000     5.514    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<5>
    DSP48E2_X11Y91       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[5]_V_DATA[5])
                                                      0.046     5.560 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<5>
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[5]_ALU_OUT[5])
                                                      0.571     6.131 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     6.131    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     6.240 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.468     6.708    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[3]
    SLICE_X89Y201        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     6.845 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/mant_op_inferred_i_7/O
                         net (fo=4, routed)           0.295     7.140    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[3]
    SLICE_X90Y196        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     7.191 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_102/O
                         net (fo=1, routed)           0.133     7.324    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_6
    SLICE_X90Y192        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.359 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_69__0/O
                         net (fo=1, routed)           0.274     7.633    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[3]
    SLICE_X93Y190        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100     7.733 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_25__1/O
                         net (fo=1, routed)           0.393     8.126    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[3]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[3])
                                                     -0.261     9.744    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 4.322ns (53.418%)  route 3.769ns (46.582%))
  Logic Levels:           23  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/ap_clk
    SLICE_X81Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.609     0.716    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[3]
    SLICE_X75Y186        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     0.767 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     0.776    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X75Y186        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     0.969 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.263     1.232    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X8Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[19])
                                                      0.265     1.497 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[19]
                         net (fo=1, routed)           0.000     1.497    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<19>
    DSP48E2_X8Y74        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[19]_AD[19])
                                                      0.488     1.985 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     1.985    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<19>
    DSP48E2_X8Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[19]_AD_DATA[19])
                                                      0.050     2.035 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[19]
                         net (fo=1, routed)           0.000     2.035    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<19>
    DSP48E2_X8Y74        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[19]_U[20])
                                                      0.612     2.647 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     2.647    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<20>
    DSP48E2_X8Y74        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     2.694 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     2.694    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<20>
    DSP48E2_X8Y74        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     3.279 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X8Y74        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     3.388 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=6, routed)           0.384     3.772    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[7]
    SLICE_X73Y184        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.871 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut1/O
                         net (fo=1, routed)           0.025     3.896    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_3
    SLICE_X73Y184        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.146     4.042 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.183     4.225    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X73Y183        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.163     4.485    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X73Y185        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.637 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.089     4.726    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X73Y185        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.070     4.796 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.240     5.036    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X73Y185        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.016     5.104    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X73Y185        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.221 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[2]
                         net (fo=3, routed)           0.309     5.530    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[16]
    DSP48E2_X8Y73        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[16]_C_DATA[16])
                                                      0.105     5.635 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, routed)           0.000     5.635    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
    DSP48E2_X8Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[16]_ALU_OUT[16])
                                                      0.585     6.220 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.220    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     6.329 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.200     6.529    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[11]
    SLICE_X74Y181        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.627 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[12]_INST_0/O
                         net (fo=4, routed)           0.434     7.061    bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/dout[12]
    SLICE_X84Y181        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     7.113 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_37__4/O
                         net (fo=1, routed)           0.154     7.267    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_15
    SLICE_X84Y176        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.319 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.266     7.585    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_1_d0[12]
    SLICE_X84Y176        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     7.696 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_4__5/O
                         net (fo=1, routed)           0.425     8.121    bd_0_i/hls_inst/inst/reg_file_11_U/DINBDIN[12]
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_11_U/ap_clk
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 4.375ns (54.258%)  route 3.688ns (45.742%))
  Logic Levels:           23  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/ap_clk
    SLICE_X81Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.609     0.716    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[3]
    SLICE_X75Y186        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     0.767 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     0.776    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X75Y186        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     0.969 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.263     1.232    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X8Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[19])
                                                      0.265     1.497 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[19]
                         net (fo=1, routed)           0.000     1.497    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<19>
    DSP48E2_X8Y74        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[19]_AD[19])
                                                      0.488     1.985 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     1.985    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<19>
    DSP48E2_X8Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[19]_AD_DATA[19])
                                                      0.050     2.035 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[19]
                         net (fo=1, routed)           0.000     2.035    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<19>
    DSP48E2_X8Y74        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[19]_U[20])
                                                      0.612     2.647 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     2.647    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<20>
    DSP48E2_X8Y74        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     2.694 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     2.694    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<20>
    DSP48E2_X8Y74        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     3.279 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X8Y74        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     3.388 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=6, routed)           0.384     3.772    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[7]
    SLICE_X73Y184        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.871 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut1/O
                         net (fo=1, routed)           0.025     3.896    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_3
    SLICE_X73Y184        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.146     4.042 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.183     4.225    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X73Y183        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.163     4.485    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X73Y185        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.637 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.089     4.726    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X73Y185        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.070     4.796 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.240     5.036    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X73Y185        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.016     5.104    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X73Y185        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.123     5.227 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[3]
                         net (fo=3, routed)           0.322     5.549    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[17]
    DSP48E2_X8Y73        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     5.654 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     5.654    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.585     6.239 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.239    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     6.348 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.278     6.626    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[12]
    SLICE_X74Y181        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     6.763 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[13]_INST_0/O
                         net (fo=4, routed)           0.359     7.122    bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/dout[13]
    SLICE_X84Y181        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     7.161 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_36__4/O
                         net (fo=1, routed)           0.154     7.315    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_16
    SLICE_X84Y176        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     7.354 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_19/O
                         net (fo=1, routed)           0.210     7.564    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_1_d0[13]
    SLICE_X84Y176        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.709 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_3__9/O
                         net (fo=1, routed)           0.384     8.093    bd_0_i/hls_inst/inst/reg_file_11_U/DINBDIN[13]
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_11_U/ap_clk
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 4.958ns (61.560%)  route 3.096ns (38.440%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213     4.159 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, routed)           0.182     4.340    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
    SLICE_X88Y228        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.410 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_2/O
                         net (fo=1, routed)           0.286     4.696    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[11]
    DSP48E2_X11Y91       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.151     4.847 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     4.847    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X11Y91       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     4.920 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X11Y91       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[17])
                                                      0.609     5.529 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     5.529    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<17>
    DSP48E2_X11Y91       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     5.575 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     5.575    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<17>
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     6.146 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.146    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     6.255 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.458     6.713    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[12]
    SLICE_X87Y208        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     6.873 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[13]_INST_0/O
                         net (fo=4, routed)           0.348     7.221    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[13]
    SLICE_X91Y195        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     7.345 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_92__2/O
                         net (fo=1, routed)           0.085     7.430    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_16
    SLICE_X91Y194        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     7.466 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_59__0/O
                         net (fo=1, routed)           0.161     7.627    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[13]
    SLICE_X92Y190        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     7.773 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_15__2/O
                         net (fo=1, routed)           0.309     8.082    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[13]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 3.939ns (48.980%)  route 4.103ns (51.020%))
  Logic Levels:           23  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     4.145 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.138     4.283    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X88Y228        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.393 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.135     4.528    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X87Y227        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.564 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.183     4.747    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X87Y227        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.816 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.184     5.000    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X87Y227        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.060    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X87Y227        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.293 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.230     5.523    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/NOT_LOW_LATENCY_NORM_DIST.norm_exp_pad[5]
    SLICE_X86Y225        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.658 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.186     5.844    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_7_n_15
    SLICE_X86Y225        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     5.967 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/m_axis_result_tdata[14]_INST_0_i_4/O
                         net (fo=4, routed)           0.313     6.280    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/ip_sig07_out
    SLICE_X87Y209        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.331 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_12/O
                         net (fo=9, routed)           0.388     6.720    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0_0[2]
    SLICE_X89Y201        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     6.771 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/mant_op_inferred_i_8/O
                         net (fo=4, routed)           0.317     7.088    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[2]
    SLICE_X92Y194        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     7.123 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_103__0/O
                         net (fo=1, routed)           0.186     7.309    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_5
    SLICE_X92Y191        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     7.359 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_70__1/O
                         net (fo=1, routed)           0.193     7.552    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[2]
    SLICE_X92Y191        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     7.698 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_26__1/O
                         net (fo=1, routed)           0.372     8.070    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[2]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.264     9.741    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 4.814ns (59.901%)  route 3.223ns (40.099%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213     4.159 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=4, routed)           0.182     4.340    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_5
    SLICE_X88Y228        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.410 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_2/O
                         net (fo=1, routed)           0.286     4.696    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[11]
    DSP48E2_X11Y91       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[11]_B2_DATA[11])
                                                      0.151     4.847 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     4.847    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X11Y91       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     4.920 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X11Y91       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[14])
                                                      0.609     5.529 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     5.529    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<14>
    DSP48E2_X11Y91       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     5.575 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     5.575    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<14>
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     6.146 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.146    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     6.255 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.426     6.681    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[9]
    SLICE_X87Y208        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.769 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[10]_INST_0/O
                         net (fo=4, routed)           0.371     7.141    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[10]
    SLICE_X89Y194        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.193 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_95__1/O
                         net (fo=1, routed)           0.133     7.326    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_13
    SLICE_X89Y191        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.363 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_62__1/O
                         net (fo=1, routed)           0.227     7.590    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[10]
    SLICE_X93Y190        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     7.735 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_18__2/O
                         net (fo=1, routed)           0.330     8.065    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[10]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.237     9.768    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 4.734ns (59.433%)  route 3.231ns (40.567%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[1])
                                                      0.091     4.037 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[1]
                         net (fo=6, routed)           0.131     4.168    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_2
    SLICE_X88Y228        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.280 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_10/O
                         net (fo=1, routed)           0.401     4.681    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[3]
    DSP48E2_X11Y91       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.151     4.832 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     4.832    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X11Y91       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.073     4.905 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.905    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X11Y91       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[3])
                                                      0.574     5.479 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<3>
    DSP48E2_X11Y91       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.047     5.526 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<3>
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.585     6.111 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.111    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     6.220 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.475     6.695    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[1]
    SLICE_X92Y201        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/mant_op_inferred_i_9/O
                         net (fo=4, routed)           0.171     7.014    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[1]
    SLICE_X92Y195        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     7.049 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_104__0/O
                         net (fo=1, routed)           0.130     7.179    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_4
    SLICE_X92Y191        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     7.228 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_71__0/O
                         net (fo=1, routed)           0.213     7.441    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[1]
    SLICE_X92Y191        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     7.551 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_27__0/O
                         net (fo=1, routed)           0.442     7.993    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[1]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[1])
                                                     -0.266     9.739    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.739    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 4.484ns (56.373%)  route 3.470ns (43.627%))
  Logic Levels:           23  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/ap_clk
    SLICE_X81Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y207        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/din1_buf1_reg[3]/Q
                         net (fo=5, routed)           0.609     0.716    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[3]
    SLICE_X75Y186        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     0.767 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.009     0.776    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[1].lut_op_reg
    SLICE_X75Y186        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     0.969 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.263     1.232    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X8Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[19])
                                                      0.265     1.497 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[19]
                         net (fo=1, routed)           0.000     1.497    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<19>
    DSP48E2_X8Y74        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[19]_AD[19])
                                                      0.488     1.985 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     1.985    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<19>
    DSP48E2_X8Y74        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[19]_AD_DATA[19])
                                                      0.050     2.035 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[19]
                         net (fo=1, routed)           0.000     2.035    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<19>
    DSP48E2_X8Y74        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[19]_U[20])
                                                      0.612     2.647 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     2.647    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<20>
    DSP48E2_X8Y74        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     2.694 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     2.694    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<20>
    DSP48E2_X8Y74        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     3.279 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X8Y74        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     3.388 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=6, routed)           0.384     3.772    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[7]
    SLICE_X73Y184        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.871 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut1/O
                         net (fo=1, routed)           0.025     3.896    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_3
    SLICE_X73Y184        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.146     4.042 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=5, routed)           0.183     4.225    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_6
    SLICE_X73Y183        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     4.322 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.163     4.485    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X73Y185        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.637 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.089     4.726    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X73Y185        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.070     4.796 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.240     5.036    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X73Y185        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.088 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.016     5.104    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X73Y185        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.308 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.259     5.567    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X8Y73        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     5.672 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     5.672    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X8Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.257 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.366 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.215     6.581    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[13]
    SLICE_X74Y181        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     6.739 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U126/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0/O
                         net (fo=4, routed)           0.423     7.162    bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/dout[14]
    SLICE_X85Y177        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     7.258 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hdiv_16ns_16ns_16_5_no_dsp_1_U128/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_35__5/O
                         net (fo=1, routed)           0.041     7.299    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_17
    SLICE_X85Y177        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     7.335 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_18/O
                         net (fo=1, routed)           0.153     7.488    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_1_d0[14]
    SLICE_X85Y175        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     7.586 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U81/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_2__2/O
                         net (fo=1, routed)           0.398     7.984    bd_0_i/hls_inst/inst/reg_file_11_U/DINBDIN[14]
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_11_U/ap_clk
    RAMB36_X3Y34         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 4.845ns (60.812%)  route 3.122ns (39.188%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/ap_clk
    SLICE_X80Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/din0_buf1_reg[5]/Q
                         net (fo=5, routed)           0.567     0.674    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[5]
    SLICE_X86Y210        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     0.772 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     0.793    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[2].lut_op_reg
    SLICE_X86Y210        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.168     0.961 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=13, routed)          0.420     1.381    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[23])
                                                      0.265     1.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[23]
                         net (fo=1, routed)           0.000     1.646    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<23>
    DSP48E2_X11Y90       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[23]_AD[23])
                                                      0.488     2.134 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     2.134    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<23>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[23]_AD_DATA[23])
                                                      0.050     2.184 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[23]
                         net (fo=1, routed)           0.000     2.184    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<23>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[23]_U[24])
                                                      0.612     2.796 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     2.796    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<24>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     2.843 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     2.843    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<24>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.428 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.428    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.537 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.244     3.781    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[11]
    SLICE_X88Y227        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.930 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1/O
                         net (fo=1, routed)           0.016     3.946    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_1
    SLICE_X88Y227        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[1])
                                                      0.091     4.037 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[1]
                         net (fo=6, routed)           0.131     4.168    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/zero_pair_lzd_2
    SLICE_X88Y228        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.280 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_10/O
                         net (fo=1, routed)           0.401     4.681    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[3]
    DSP48E2_X11Y91       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.151     4.832 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     4.832    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X11Y91       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.073     4.905 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.905    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X11Y91       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_V[8])
                                                      0.609     5.514 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     5.514    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<8>
    DSP48E2_X11Y91       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     5.560 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     5.560    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<8>
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     6.131 f  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.131    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     6.240 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.410     6.650    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/ram_reg_bram_0[6]
    SLICE_X92Y204        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     6.746 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/mant_op_inferred_i_4/O
                         net (fo=4, routed)           0.378     7.124    bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/r_tdata[6]
    SLICE_X93Y193        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.272 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U125/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_99__1/O
                         net (fo=1, routed)           0.091     7.363    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_9
    SLICE_X93Y193        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.453 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_66__1/O
                         net (fo=1, routed)           0.094     7.547    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/grp_compute_fu_291_reg_file_5_0_d0[6]
    SLICE_X93Y193        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.646 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193/fcmp_32ns_32ns_1_2_no_dsp_1_U80/corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ram_reg_bram_0_i_22__2/O
                         net (fo=1, routed)           0.349     7.995    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0_2[6]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255     9.750    bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.807%)  route 0.036ns (37.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/ap_clk
    SLICE_X91Y196        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y196        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[4]/Q
                         net (fo=5, routed)           0.029     0.080    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/flow_control_loop_pipe_sequential_init_U/j_fu_46_reg[4]
    SLICE_X91Y196        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.101 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/flow_control_loop_pipe_sequential_init_U/j_fu_46[5]_i_1/O
                         net (fo=1, routed)           0.007     0.108    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/add_ln134_fu_148_p2[5]
    SLICE_X91Y196        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/ap_clk
    SLICE_X91Y196        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X91Y196        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94/j_fu_46_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.735%)  route 0.042ns (44.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X85Y204        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y204        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=5, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X85Y204        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.016     0.107    bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_NS_fsm[0]
    SLICE_X85Y204        FDSE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_clk
    SLICE_X85Y204        FDSE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X85Y204        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_compute_fu_291/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X87Y191        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y191        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=3, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X87Y191        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__6/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__6_n_15
    SLICE_X87Y191        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X87Y191        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X87Y191        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X87Y189        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=3, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X87Y189        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__8/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__8_n_15
    SLICE_X87Y189        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X87Y189        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X87Y189        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/ap_clk
    SLICE_X87Y201        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]/Q
                         net (fo=4, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[5][3]
    SLICE_X87Y201        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U/i_fu_62[3]_i_1/O
                         net (fo=1, routed)           0.016     0.108    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U_n_46
    SLICE_X87Y201        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/ap_clk
    SLICE_X87Y201        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X87Y201        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/ap_clk
    SLICE_X90Y202        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y202        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]/Q
                         net (fo=2, routed)           0.028     0.079    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/flow_control_loop_pipe_sequential_init_U/reg_file_2_1_addr_reg_301[0]
    SLICE_X90Y202        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/flow_control_loop_pipe_sequential_init_U/reg_file_2_0_addr_reg_290[0]_i_1/O
                         net (fo=1, routed)           0.017     0.110    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/flow_control_loop_pipe_sequential_init_U_n_18
    SLICE_X90Y202        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/ap_clk
    SLICE_X90Y202        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X90Y202        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215/reg_file_2_0_addr_reg_290_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.791%)  route 0.039ns (39.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/ap_clk
    SLICE_X86Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y207        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[8]/Q
                         net (fo=6, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[8]
    SLICE_X86Y207        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.022     0.104 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90[9]_i_1/O
                         net (fo=1, routed)           0.008     0.112    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/select_ln248_5_fu_431_p3[9]
    SLICE_X86Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/ap_clk
    SLICE_X86Y207        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X86Y207        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239/indvar_flatten50_fu_90_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/end_time_1_data_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_end_time_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y220        FDRE                                         r  bd_0_i/hls_inst/inst/end_time_1_data_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y220        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/end_time_1_data_reg_reg[62]/Q
                         net (fo=1, routed)           0.060     0.111    bd_0_i/hls_inst/inst/control_s_axi_U/int_end_time_reg[63]_0[62]
    SLICE_X85Y220        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_end_time_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X85Y220        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_end_time_reg[62]/C
                         clock pessimism              0.000     0.019    
    SLICE_X85Y220        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/control_s_axi_U/int_end_time_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.475%)  route 0.039ns (39.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/ap_clk
    SLICE_X87Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[0]/Q
                         net (fo=10, routed)          0.032     0.083    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U/i_fu_62_reg[5][0]
    SLICE_X87Y200        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.104 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U/i_fu_62[1]_i_1/O
                         net (fo=1, routed)           0.007     0.111    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/flow_control_loop_pipe_sequential_init_U_n_48
    SLICE_X87Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/ap_clk
    SLICE_X87Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X87Y200        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118/i_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.657%)  route 0.046ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/ap_clk
    SLICE_X87Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[2]/Q
                         net (fo=7, routed)           0.029     0.080    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/j_fu_44_reg[5]
    SLICE_X87Y190        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.094 r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/flow_control_loop_pipe_sequential_init_U/j_fu_44[5]_i_1/O
                         net (fo=1, routed)           0.017     0.111    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/add_ln199_fu_124_p2[5]
    SLICE_X87Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/ap_clk
    SLICE_X87Y190        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X87Y190        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185/j_fu_44_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y41  bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y41  bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y41  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y41  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y43  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y43  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y41  bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y41  bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y34  bd_0_i/hls_inst/inst/reg_file_11_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y41  bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y41  bd_0_i/hls_inst/inst/reg_file_12_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_6_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.677ns  (logic 1.031ns (38.506%)  route 1.646ns (61.494%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_6_U/ap_clk
    RAMB36_X3Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_6_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/reg_file_6_U/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=2, routed)           1.597     2.572    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/reg_file_3_0_q1[11]
    SLICE_X68Y204        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.622 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.009     2.631    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_0[11]
    SLICE_X68Y204        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     2.687 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0[11]
    SLICE_X68Y204        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.713 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[11]_INST_0/O
                         net (fo=0)                   0.040     2.753    data_out_d0[11]
                                                                      r  data_out_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.623ns  (logic 1.107ns (42.198%)  route 1.516ns (57.802%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_4_U/ap_clk
    RAMB36_X3Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     0.946 r  bd_0_i/hls_inst/inst/reg_file_4_U/ram_reg_bram_0/DOUTBDOUT[14]
                         net (fo=6, routed)           1.446     2.392    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[47]_INST_0_i_1_4[14]
    SLICE_X70Y201        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     2.537 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[46]_INST_0_i_3/O
                         net (fo=1, routed)           0.025     2.562    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_0__1[14]
    SLICE_X70Y201        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     2.624 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[46]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.624    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__1[14]
    SLICE_X70Y201        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.654 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[46]_INST_0/O
                         net (fo=0)                   0.045     2.699    data_out_d0[46]
                                                                      r  data_out_d0[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 1.047ns (41.108%)  route 1.500ns (58.892%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_5_U/ap_clk
    RAMB36_X3Y36         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y36         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.876     0.952 r  bd_0_i/hls_inst/inst/reg_file_5_U/ram_reg_bram_0/DOUTBDOUT[10]
                         net (fo=5, routed)           1.451     2.403    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[63]_INST_0_i_1_4[10]
    SLICE_X69Y161        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.492 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[58]_INST_0_i_3/O
                         net (fo=1, routed)           0.009     2.501    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_0__2[10]
    SLICE_X69Y161        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     2.557 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[58]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.557    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__2[10]
    SLICE_X69Y161        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.583 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[58]_INST_0/O
                         net (fo=0)                   0.040     2.623    data_out_d0[58]
                                                                      r  data_out_d0[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 1.026ns (41.579%)  route 1.442ns (58.421%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      0.893     0.969 r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=6, routed)           1.392     2.361    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[15]_INST_0_i_1_2[15]
    SLICE_X69Y204        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.411 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.010     2.421    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_1[15]
    SLICE_X69Y204        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     2.478 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.478    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0[15]
    SLICE_X69Y204        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.504 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[15]_INST_0/O
                         net (fo=0)                   0.040     2.544    data_out_d0[15]
                                                                      r  data_out_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.441ns  (logic 1.196ns (48.988%)  route 1.245ns (51.012%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_13_U/ap_clk
    RAMB36_X3Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.967     1.043 r  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=4, routed)           1.195     2.238    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[63]_INST_0_i_1_1[0]
    SLICE_X68Y160        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.384 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[48]_INST_0_i_4/O
                         net (fo=1, routed)           0.010     2.394    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_1__2[0]
    SLICE_X68Y160        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     2.451 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[48]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.451    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__2[0]
    SLICE_X68Y160        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.477 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[48]_INST_0/O
                         net (fo=0)                   0.040     2.517    data_out_d0[48]
                                                                      r  data_out_d0[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.428ns  (logic 1.089ns (44.857%)  route 1.339ns (55.143%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_13_U/ap_clk
    RAMB36_X3Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=4, routed)           1.273     2.249    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[63]_INST_0_i_1_1[7]
    SLICE_X70Y163        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     2.347 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[55]_INST_0_i_4/O
                         net (fo=1, routed)           0.021     2.368    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_1__2[7]
    SLICE_X70Y163        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     2.429 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.429    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__2[7]
    SLICE_X70Y163        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.459 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[55]_INST_0/O
                         net (fo=0)                   0.045     2.504    data_out_d0[55]
                                                                      r  data_out_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_18_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.404ns  (logic 1.019ns (42.388%)  route 1.385ns (57.612%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_18_U/ap_clk
    RAMB36_X2Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_18_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[9])
                                                      0.901     0.977 r  bd_0_i/hls_inst/inst/reg_file_18_U/ram_reg_bram_0/DOUTADOUT[9]
                         net (fo=1, routed)           1.335     2.312    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[15]_INST_0_i_2_5[9]
    SLICE_X69Y205        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     2.347 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.011     2.358    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_2[9]
    SLICE_X69Y205        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     2.415 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.415    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_1[9]
    SLICE_X69Y205        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     2.441 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[9]_INST_0/O
                         net (fo=0)                   0.039     2.480    data_out_d0[9]
                                                                      r  data_out_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.397ns  (logic 1.089ns (45.424%)  route 1.308ns (54.576%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_2_U/ap_clk
    RAMB36_X1Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.885     0.961 r  bd_0_i/hls_inst/inst/reg_file_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=2, routed)           1.259     2.220    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[47]_INST_0_i_1_5[9]
    SLICE_X69Y205        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     2.342 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[41]_INST_0_i_3/O
                         net (fo=1, routed)           0.009     2.351    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_0__1[9]
    SLICE_X69Y205        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     2.407 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[41]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.407    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__1[9]
    SLICE_X69Y205        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.433 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[41]_INST_0/O
                         net (fo=0)                   0.040     2.473    data_out_d0[41]
                                                                      r  data_out_d0[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.393ns  (logic 1.090ns (45.545%)  route 1.303ns (54.455%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_13_U/ap_clk
    RAMB36_X3Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.919     0.995 r  bd_0_i/hls_inst/inst/reg_file_13_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=4, routed)           1.253     2.248    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[63]_INST_0_i_1_1[1]
    SLICE_X68Y162        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.336 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[49]_INST_0_i_4/O
                         net (fo=1, routed)           0.010     2.346    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_1__2[1]
    SLICE_X68Y162        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     2.403 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[49]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.403    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__2[1]
    SLICE_X68Y162        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.429 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[49]_INST_0/O
                         net (fo=0)                   0.040     2.469    data_out_d0[49]
                                                                      r  data_out_d0[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_file_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_d0[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.392ns  (logic 1.099ns (45.944%)  route 1.293ns (54.056%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_2_U/ap_clk
    RAMB36_X1Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.919     0.995 r  bd_0_i/hls_inst/inst/reg_file_2_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=2, routed)           1.223     2.218    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[47]_INST_0_i_1_5[1]
    SLICE_X70Y202        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.306 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[33]_INST_0_i_3/O
                         net (fo=1, routed)           0.025     2.331    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_2_0__1[1]
    SLICE_X70Y202        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     2.393 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[33]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.393    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/mux_3_0__1[1]
    SLICE_X70Y202        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     2.423 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/data_out_d0[33]_INST_0/O
                         net (fo=0)                   0.045     2.468    data_out_d0[33]
                                                                      r  data_out_d0[33] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y216        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y216        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[6]/Q
                         net (fo=2, unset)            0.000     0.050    data_in_address0[6]
                                                                      r  data_in_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/idx_1_reg_2618_pp0_iter2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/ap_clk
    SLICE_X86Y214        FDRE                                         r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/idx_1_reg_2618_pp0_iter2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y214        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_send_data_burst_fu_307/idx_1_reg_2618_pp0_iter2_reg_reg[7]/Q
                         net (fo=0)                   0.000     0.050    data_out_address0[7]
                                                                      r  data_out_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y224        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[8]/Q
                         net (fo=0)                   0.000     0.050    s_axi_control_rdata[8]
                                                                      r  s_axi_control_rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y217        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y217        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[10]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[10]
                                                                      r  data_in_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y217        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y217        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[11]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[11]
                                                                      r  data_in_address0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y217        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y217        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[13]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[13]
                                                                      r  data_in_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y216        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y216        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[1]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[1]
                                                                      r  data_in_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y216        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y216        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[2]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[2]
                                                                      r  data_in_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y216        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y216        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[3]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[3]
                                                                      r  data_in_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/ap_clk
    SLICE_X78Y216        FDRE                                         r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y216        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_recv_data_burst_fu_221/idx_fu_178_reg[5]/Q
                         net (fo=2, unset)            0.000     0.051    data_in_address0[5]
                                                                      r  data_in_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1549 Endpoints
Min Delay          1549 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_7_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.459ns  (logic 0.112ns (7.676%)  route 1.347ns (92.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[18] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_9_U/data_in_q0[2]
    SLICE_X86Y175        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_i_16__7/O
                         net (fo=2, routed)           1.347     1.459    bd_0_i/hls_inst/inst/reg_file_7_U/DINADIN[2]
    RAMB36_X2Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_7_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.039     0.039    bd_0_i/hls_inst/inst/reg_file_7_U/ap_clk
    RAMB36_X2Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.348ns (30.933%)  route 0.777ns (69.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[5] (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X81Y220        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.098 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.043     0.141    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_15
    SLICE_X81Y220        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     0.231 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.379     0.610    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_15
    SLICE_X82Y219        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.160     0.770 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.355     1.125    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_1_n_15
    SLICE_X83Y219        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X83Y219        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.388ns (35.241%)  route 0.713ns (64.759%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wvalid (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X80Y218        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.150 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.284     0.434    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2_n_15
    SLICE_X81Y218        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     0.533 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_2/O
                         net (fo=1, routed)           0.185     0.718    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start5_out
    SLICE_X81Y218        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     0.857 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.244     1.101    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_15
    SLICE_X81Y218        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y218        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 data_in_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.112ns (10.360%)  route 0.969ns (89.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[18] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_9_U/data_in_q0[2]
    SLICE_X86Y175        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112     0.112 r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0_i_16__7/O
                         net (fo=2, routed)           0.969     1.081    bd_0_i/hls_inst/inst/reg_file_9_U/DINADIN[2]
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.039     0.039    bd_0_i/hls_inst/inst/reg_file_9_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_9_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.179ns (16.920%)  route 0.879ns (83.080%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[0] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[0]
    SLICE_X82Y219        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=1, routed)           0.090     0.179    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4_n_15
    SLICE_X82Y219        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1/O
                         net (fo=26, routed)          0.789     1.058    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_15
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.179ns (16.920%)  route 0.879ns (83.080%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[0] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[0]
    SLICE_X82Y219        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=1, routed)           0.090     0.179    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4_n_15
    SLICE_X82Y219        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1/O
                         net (fo=26, routed)          0.789     1.058    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_15
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[25]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.179ns (16.968%)  route 0.876ns (83.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[0] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[0]
    SLICE_X82Y219        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=1, routed)           0.090     0.179    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4_n_15
    SLICE_X82Y219        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1/O
                         net (fo=26, routed)          0.786     1.055    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_15
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.179ns (16.968%)  route 0.876ns (83.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[0] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[0]
    SLICE_X82Y219        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=1, routed)           0.090     0.179    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4_n_15
    SLICE_X82Y219        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1/O
                         net (fo=26, routed)          0.786     1.055    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_15
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.179ns (16.968%)  route 0.876ns (83.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[0] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[0]
    SLICE_X82Y219        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=1, routed)           0.090     0.179    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4_n_15
    SLICE_X82Y219        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1/O
                         net (fo=26, routed)          0.786     1.055    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_15
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[19]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.179ns (16.968%)  route 0.876ns (83.032%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[0] (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[0]
    SLICE_X82Y219        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     0.089 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4/O
                         net (fo=1, routed)           0.090     0.179    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_4_n_15
    SLICE_X82Y219        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     0.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1/O
                         net (fo=26, routed)          0.786     1.055    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_15
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.021     0.021    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X81Y224        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[0] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[0]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[10] (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[10]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[11] (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[11]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[12] (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[12]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[13] (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[13]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[14] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[14]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[15] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[15]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[1] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[1]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[2] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[2]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 data_in_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in_q0[3] (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/reg_file_10_U/data_in_q0[3]
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2202, unset)         0.076     0.076    bd_0_i/hls_inst/inst/reg_file_10_U/ap_clk
    RAMB36_X3Y37         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_10_U/ram_reg_bram_0/CLKARDCLK





