{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@137:147@HdlIdDef", "wire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@139:149", "wire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@142:152", "wire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@138:148", "wire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@141:151", "\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@133:143", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@140:150", "wire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@135:145", "wire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@143:153", "wire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@134:144", "wire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\n"]], "Diff Content": {"Delete": [[142, "wire up_cfg_skip_ilas;\n"]], "Add": []}}