Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Personal/Projects/Digital Labs/Components-project/main_main_sch_tb_isim_beh.exe -prj D:/Personal/Projects/Digital Labs/Components-project/main_main_sch_tb_beh.prj work.main_main_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Personal/Projects/Digital Labs/Components-project/clkdiv2.vf" into library work
Analyzing Verilog file "D:/Personal/Projects/Digital Labs/Components-project/main.vf" into library work
Analyzing Verilog file "D:/Personal/Projects/Digital Labs/Components-project/main_sim.v" into library work
Analyzing Verilog file "D:/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FDP
Compiling module INV
Compiling module AND2
Compiling module OR2B1
Compiling module GND
Compiling module clkdiv2_MUSER_main
Compiling module main
Compiling module main_main_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable D:/Personal/Projects/Digital Labs/Components-project/main_main_sch_tb_isim_beh.exe
Fuse Memory Usage: 30216 KB
Fuse CPU Usage: 155 ms
