<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › iommu2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>iommu2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * omap iommu: omap2/3 architecture specific functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008-2009 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Hiroshi DOYU &lt;Hiroshi.DOYU@nokia.com&gt;,</span>
<span class="cm"> *		Paul Mundt and Toshihiro Kobayashi</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/stringify.h&gt;</span>

<span class="cp">#include &lt;plat/iommu.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * omap2 architecture specific register bit definitions</span>
<span class="cm"> */</span>
<span class="cp">#define IOMMU_ARCH_VERSION	0x00000011</span>

<span class="cm">/* SYSCONF */</span>
<span class="cp">#define MMU_SYS_IDLE_SHIFT	3</span>
<span class="cp">#define MMU_SYS_IDLE_FORCE	(0 &lt;&lt; MMU_SYS_IDLE_SHIFT)</span>
<span class="cp">#define MMU_SYS_IDLE_NONE	(1 &lt;&lt; MMU_SYS_IDLE_SHIFT)</span>
<span class="cp">#define MMU_SYS_IDLE_SMART	(2 &lt;&lt; MMU_SYS_IDLE_SHIFT)</span>
<span class="cp">#define MMU_SYS_IDLE_MASK	(3 &lt;&lt; MMU_SYS_IDLE_SHIFT)</span>

<span class="cp">#define MMU_SYS_SOFTRESET	(1 &lt;&lt; 1)</span>
<span class="cp">#define MMU_SYS_AUTOIDLE	1</span>

<span class="cm">/* SYSSTATUS */</span>
<span class="cp">#define MMU_SYS_RESETDONE	1</span>

<span class="cm">/* IRQSTATUS &amp; IRQENABLE */</span>
<span class="cp">#define MMU_IRQ_MULTIHITFAULT	(1 &lt;&lt; 4)</span>
<span class="cp">#define MMU_IRQ_TABLEWALKFAULT	(1 &lt;&lt; 3)</span>
<span class="cp">#define MMU_IRQ_EMUMISS		(1 &lt;&lt; 2)</span>
<span class="cp">#define MMU_IRQ_TRANSLATIONFAULT	(1 &lt;&lt; 1)</span>
<span class="cp">#define MMU_IRQ_TLBMISS		(1 &lt;&lt; 0)</span>

<span class="cp">#define __MMU_IRQ_FAULT		\</span>
<span class="cp">	(MMU_IRQ_MULTIHITFAULT | MMU_IRQ_EMUMISS | MMU_IRQ_TRANSLATIONFAULT)</span>
<span class="cp">#define MMU_IRQ_MASK		\</span>
<span class="cp">	(__MMU_IRQ_FAULT | MMU_IRQ_TABLEWALKFAULT | MMU_IRQ_TLBMISS)</span>
<span class="cp">#define MMU_IRQ_TWL_MASK	(__MMU_IRQ_FAULT | MMU_IRQ_TABLEWALKFAULT)</span>
<span class="cp">#define MMU_IRQ_TLB_MISS_MASK	(__MMU_IRQ_FAULT | MMU_IRQ_TLBMISS)</span>

<span class="cm">/* MMU_CNTL */</span>
<span class="cp">#define MMU_CNTL_SHIFT		1</span>
<span class="cp">#define MMU_CNTL_MASK		(7 &lt;&lt; MMU_CNTL_SHIFT)</span>
<span class="cp">#define MMU_CNTL_EML_TLB	(1 &lt;&lt; 3)</span>
<span class="cp">#define MMU_CNTL_TWL_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define MMU_CNTL_MMU_EN		(1 &lt;&lt; 1)</span>

<span class="cp">#define get_cam_va_mask(pgsz)				\</span>
<span class="cp">	(((pgsz) == MMU_CAM_PGSZ_16M) ? 0xff000000 :	\</span>
<span class="cp">	 ((pgsz) == MMU_CAM_PGSZ_1M)  ? 0xfff00000 :	\</span>
<span class="cp">	 ((pgsz) == MMU_CAM_PGSZ_64K) ? 0xffff0000 :	\</span>
<span class="cp">	 ((pgsz) == MMU_CAM_PGSZ_4K)  ? 0xfffff000 : 0)</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">__iommu_set_twl</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_CNTL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_IRQ_TWL_MASK</span><span class="p">,</span> <span class="n">MMU_IRQENABLE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_IRQ_TLB_MISS_MASK</span><span class="p">,</span> <span class="n">MMU_IRQENABLE</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MMU_CNTL_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">l</span> <span class="o">|=</span> <span class="p">(</span><span class="n">MMU_CNTL_MMU_EN</span> <span class="o">|</span> <span class="n">MMU_CNTL_TWL_EN</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">l</span> <span class="o">|=</span> <span class="p">(</span><span class="n">MMU_CNTL_MMU_EN</span><span class="p">);</span>

	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">MMU_CNTL</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap2_iommu_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">pa</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">iopgd</span> <span class="o">||</span> <span class="o">!</span><span class="n">IS_ALIGNED</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">iopgd</span><span class="p">,</span>  <span class="n">SZ_16K</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">pa</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">iopgd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ALIGNED</span><span class="p">(</span><span class="n">pa</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_SYS_SOFTRESET</span><span class="p">,</span> <span class="n">MMU_SYSCONFIG</span><span class="p">);</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">l</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_SYSSTATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">l</span> <span class="o">&amp;</span> <span class="n">MMU_SYS_RESETDONE</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">l</span> <span class="o">&amp;</span> <span class="n">MMU_SYS_RESETDONE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t take mmu out of reset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_REVISION</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: version %d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">l</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span> <span class="n">l</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_SYSCONFIG</span><span class="p">);</span>
	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MMU_SYS_IDLE_MASK</span><span class="p">;</span>
	<span class="n">l</span> <span class="o">|=</span> <span class="p">(</span><span class="n">MMU_SYS_IDLE_SMART</span> <span class="o">|</span> <span class="n">MMU_SYS_AUTOIDLE</span><span class="p">);</span>
	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">MMU_SYSCONFIG</span><span class="p">);</span>

	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">pa</span><span class="p">,</span> <span class="n">MMU_TTB</span><span class="p">);</span>

	<span class="n">__iommu_set_twl</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_iommu_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">l</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_CNTL</span><span class="p">);</span>

	<span class="n">l</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MMU_CNTL_MASK</span><span class="p">;</span>
	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">MMU_CNTL</span><span class="p">);</span>
	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_SYS_IDLE_FORCE</span><span class="p">,</span> <span class="n">MMU_SYSCONFIG</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s is shutting down</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_iommu_set_twl</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__iommu_set_twl</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">omap2_iommu_fault_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ra</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">,</span> <span class="n">da</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">errs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">stat</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_IRQSTATUS</span><span class="p">);</span>
	<span class="n">stat</span> <span class="o">&amp;=</span> <span class="n">MMU_IRQ_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stat</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">ra</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">da</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_FAULT_AD</span><span class="p">);</span>
	<span class="o">*</span><span class="n">ra</span> <span class="o">=</span> <span class="n">da</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">MMU_IRQ_TLBMISS</span><span class="p">)</span>
		<span class="n">errs</span> <span class="o">|=</span> <span class="n">OMAP_IOMMU_ERR_TLB_MISS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">MMU_IRQ_TRANSLATIONFAULT</span><span class="p">)</span>
		<span class="n">errs</span> <span class="o">|=</span> <span class="n">OMAP_IOMMU_ERR_TRANS_FAULT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">MMU_IRQ_EMUMISS</span><span class="p">)</span>
		<span class="n">errs</span> <span class="o">|=</span> <span class="n">OMAP_IOMMU_ERR_EMU_MISS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">MMU_IRQ_TABLEWALKFAULT</span><span class="p">)</span>
		<span class="n">errs</span> <span class="o">|=</span> <span class="n">OMAP_IOMMU_ERR_TBLWALK_FAULT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">MMU_IRQ_MULTIHITFAULT</span><span class="p">)</span>
		<span class="n">errs</span> <span class="o">|=</span> <span class="n">OMAP_IOMMU_ERR_MULTIHIT_FAULT</span><span class="p">;</span>
	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">stat</span><span class="p">,</span> <span class="n">MMU_IRQSTATUS</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">errs</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_tlb_read_cr</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_READ_CAM</span><span class="p">);</span>
	<span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">MMU_READ_RAM</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_tlb_load_cr</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">|</span> <span class="n">MMU_CAM_V</span><span class="p">,</span> <span class="n">MMU_CAM</span><span class="p">);</span>
	<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span><span class="p">,</span> <span class="n">MMU_RAM</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">omap2_cr_to_virt</span><span class="p">(</span><span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">page_size</span> <span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_PGSZ_MASK</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">get_cam_va_mask</span><span class="p">(</span><span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">page_size</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="nf">omap2_alloc_cr</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">iotlb_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">da</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">get_cam_va_mask</span><span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">pgsz</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s:</span><span class="se">\t</span><span class="s">wrong alignment: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
			<span class="n">e</span><span class="o">-&gt;</span><span class="n">da</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">cr</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cr</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">da</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_VATAG_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">prsvd</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">pgsz</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">valid</span><span class="p">;</span>
	<span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">pa</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">endian</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">elsz</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">mixed</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">cr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">omap2_cr_valid</span><span class="p">(</span><span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_V</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">omap2_get_pte_attr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iotlb_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">attr</span><span class="p">;</span>

	<span class="n">attr</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">mixed</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">attr</span> <span class="o">|=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">endian</span><span class="p">;</span>
	<span class="n">attr</span> <span class="o">|=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">elsz</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">attr</span> <span class="o">&lt;&lt;=</span> <span class="p">(((</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">pgsz</span> <span class="o">==</span> <span class="n">MMU_CAM_PGSZ_4K</span><span class="p">)</span> <span class="o">||</span>
			<span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">pgsz</span> <span class="o">==</span> <span class="n">MMU_CAM_PGSZ_64K</span><span class="p">))</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">6</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">attr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span>
<span class="nf">omap2_dump_cr</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>

	<span class="cm">/* FIXME: Need more detail analysis of cam/ram */</span>
	<span class="n">p</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="s">&quot;%08x %08x %01x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span><span class="p">,</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span><span class="p">,</span>
					<span class="p">(</span><span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_P</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">p</span> <span class="o">-</span> <span class="n">buf</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define pr_reg(name)							\</span>
<span class="cp">	do {								\</span>
<span class="cp">		ssize_t bytes;						\</span>
<span class="cp">		const char *str = &quot;%20s: %08x\n&quot;;			\</span>
<span class="cp">		const int maxcol = 32;					\</span>
<span class="cp">		bytes = snprintf(p, maxcol, str, __stringify(name),	\</span>
<span class="cp">				 iommu_read_reg(obj, MMU_##name));	\</span>
<span class="cp">		p += bytes;						\</span>
<span class="cp">		len -= bytes;						\</span>
<span class="cp">		if (len &lt; maxcol)					\</span>
<span class="cp">			goto out;					\</span>
<span class="cp">	} while (0)</span>

<span class="k">static</span> <span class="kt">ssize_t</span>
<span class="nf">omap2_iommu_dump_ctx</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">ssize_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>

	<span class="n">pr_reg</span><span class="p">(</span><span class="n">REVISION</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">SYSCONFIG</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">SYSSTATUS</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">IRQSTATUS</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">IRQENABLE</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">WALKING_ST</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">CNTL</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">FAULT_AD</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">TTB</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">LOCK</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">LD_TLB</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">CAM</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">RAM</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">GFLUSH</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">FLUSH_ENTRY</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">READ_CAM</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">READ_RAM</span><span class="p">);</span>
	<span class="n">pr_reg</span><span class="p">(</span><span class="n">EMU_FAULT_AD</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">p</span> <span class="o">-</span> <span class="n">buf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_iommu_save_ctx</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">ctx</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">MMU_REG_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">p</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">iommu_read_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">i</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s</span><span class="se">\t</span><span class="s">[%02d] %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">IOMMU_ARCH_VERSION</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_iommu_restore_ctx</span><span class="p">(</span><span class="k">struct</span> <span class="n">omap_iommu</span> <span class="o">*</span><span class="n">obj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">ctx</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">MMU_REG_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iommu_write_reg</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">i</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s</span><span class="se">\t</span><span class="s">[%02d] %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">IOMMU_ARCH_VERSION</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap2_cr_to_e</span><span class="p">(</span><span class="k">struct</span> <span class="n">cr_regs</span> <span class="o">*</span><span class="n">cr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iotlb_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">da</span>		<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_VATAG_MASK</span><span class="p">;</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">pa</span>		<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span> <span class="o">&amp;</span> <span class="n">MMU_RAM_PADDR_MASK</span><span class="p">;</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">valid</span>	<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_V</span><span class="p">;</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">pgsz</span>		<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">cam</span> <span class="o">&amp;</span> <span class="n">MMU_CAM_PGSZ_MASK</span><span class="p">;</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">endian</span>	<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span> <span class="o">&amp;</span> <span class="n">MMU_RAM_ENDIAN_MASK</span><span class="p">;</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">elsz</span>		<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span> <span class="o">&amp;</span> <span class="n">MMU_RAM_ELSZ_MASK</span><span class="p">;</span>
	<span class="n">e</span><span class="o">-&gt;</span><span class="n">mixed</span>	<span class="o">=</span> <span class="n">cr</span><span class="o">-&gt;</span><span class="n">ram</span> <span class="o">&amp;</span> <span class="n">MMU_RAM_MIXED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">iommu_functions</span> <span class="n">omap2_iommu_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">version</span>	<span class="o">=</span> <span class="n">IOMMU_ARCH_VERSION</span><span class="p">,</span>

	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">omap2_iommu_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">omap2_iommu_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_twl</span>	<span class="o">=</span> <span class="n">omap2_iommu_set_twl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fault_isr</span>	<span class="o">=</span> <span class="n">omap2_iommu_fault_isr</span><span class="p">,</span>

	<span class="p">.</span><span class="n">tlb_read_cr</span>	<span class="o">=</span> <span class="n">omap2_tlb_read_cr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_load_cr</span>	<span class="o">=</span> <span class="n">omap2_tlb_load_cr</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cr_to_e</span>	<span class="o">=</span> <span class="n">omap2_cr_to_e</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cr_to_virt</span>	<span class="o">=</span> <span class="n">omap2_cr_to_virt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_cr</span>	<span class="o">=</span> <span class="n">omap2_alloc_cr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cr_valid</span>	<span class="o">=</span> <span class="n">omap2_cr_valid</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_cr</span>	<span class="o">=</span> <span class="n">omap2_dump_cr</span><span class="p">,</span>

	<span class="p">.</span><span class="n">get_pte_attr</span>	<span class="o">=</span> <span class="n">omap2_get_pte_attr</span><span class="p">,</span>

	<span class="p">.</span><span class="n">save_ctx</span>	<span class="o">=</span> <span class="n">omap2_iommu_save_ctx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restore_ctx</span>	<span class="o">=</span> <span class="n">omap2_iommu_restore_ctx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dump_ctx</span>	<span class="o">=</span> <span class="n">omap2_iommu_dump_ctx</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap2_iommu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap_install_iommu_arch</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap2_iommu_ops</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">omap2_iommu_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">omap2_iommu_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_uninstall_iommu_arch</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap2_iommu_ops</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">omap2_iommu_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Hiroshi DOYU, Paul Mundt and Toshihiro Kobayashi&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;omap iommu: omap2/3 architecture specific functions&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
