
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tarafdar' on host 'localhost' (Linux_x86_64 version 4.4.0-159-generic) on Wed Jul 01 19:51:11 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges'
INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/hls4ml_galapagos_input_bridge_2049'.
INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/hls4ml_galapagos_input_bridge_2049/solution1'.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Adding design file '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../srcs/galapagos_resnet_bridge.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../srcs/galapagos_resnet_bridge.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 435.027 ; gain = 0.133 ; free physical = 685 ; free virtual = 72200
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 435.027 ; gain = 0.133 ; free physical = 685 ; free virtual = 72200
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 435.141 ; gain = 0.246 ; free physical = 674 ; free virtual = 72190
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../include/_galapagos_resnet_bridge.hpp:415: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 435.148 ; gain = 0.254 ; free physical = 663 ; free virtual = 72179
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../srcs/galapagos_resnet_bridge.cpp:78) .
INFO: [XFORM 203-101] Partitioning array 'input.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../srcs/galapagos_resnet_bridge.cpp:78) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'input.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../srcs/galapagos_resnet_bridge.cpp:78) accessed through non-constant indices on dimension 1 (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/bridges/../include/_galapagos_resnet_bridge.hpp:728:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
