{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 10:48:04 2011 " "Info: Processing started: Sat Sep 03 10:48:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off key_fsm -c key_fsm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_fsm -c key_fsm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key " "Info: Assuming node \"key\" is an undefined clock" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key register num_B1\[2\]~reg0 register DSTH\[3\]~reg0 161.79 MHz 6.181 ns Internal " "Info: Clock \"key\" has Internal fmax of 161.79 MHz between source register \"num_B1\[2\]~reg0\" and destination register \"DSTH\[3\]~reg0\" (period= 6.181 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.918 ns + Longest register register " "Info: + Longest register to register delay is 5.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num_B1\[2\]~reg0 1 REG LCFF_X21_Y5_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 10; REG Node = 'num_B1\[2\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[2]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns Add3~4 2 COMB LCCOMB_X21_Y6_N12 2 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'Add3~4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { num_B1[2]~reg0 Add3~4 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.596 ns) 3.233 ns Add4~11 3 COMB LCCOMB_X21_Y5_N10 2 " "Info: 3: + IC(1.075 ns) + CELL(0.596 ns) = 3.233 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'Add4~11'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { Add3~4 Add4~11 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.319 ns Add4~13 4 COMB LCCOMB_X21_Y5_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.319 ns; Loc. = LCCOMB_X21_Y5_N12; Fanout = 2; COMB Node = 'Add4~13'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add4~11 Add4~13 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.509 ns Add4~15 5 COMB LCCOMB_X21_Y5_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.509 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = 'Add4~15'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add4~13 Add4~15 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.015 ns Add4~16 6 COMB LCCOMB_X21_Y5_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 4.015 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 2; COMB Node = 'Add4~16'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add4~15 Add4~16 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.596 ns) 5.304 ns Add5~19 7 COMB LCCOMB_X22_Y5_N28 1 " "Info: 7: + IC(0.693 ns) + CELL(0.596 ns) = 5.304 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 1; COMB Node = 'Add5~19'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Add4~16 Add5~19 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.810 ns Add5~20 8 COMB LCCOMB_X22_Y5_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 5.810 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 2; COMB Node = 'Add5~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add5~19 Add5~20 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.918 ns DSTH\[3\]~reg0 9 REG LCFF_X22_Y5_N31 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.918 ns; Loc. = LCFF_X22_Y5_N31; Fanout = 1; REG Node = 'DSTH\[3\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add5~20 DSTH[3]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 49.98 % ) " "Info: Total cell delay = 2.958 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.960 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.960 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { num_B1[2]~reg0 Add3~4 Add4~11 Add4~13 Add4~15 Add4~16 Add5~19 Add5~20 DSTH[3]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { num_B1[2]~reg0 {} Add3~4 {} Add4~11 {} Add4~13 {} Add4~15 {} Add4~16 {} Add5~19 {} Add5~20 {} DSTH[3]~reg0 {} } { 0.000ns 1.192ns 1.075ns 0.000ns 0.000ns 0.000ns 0.693ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.596ns 0.086ns 0.190ns 0.506ns 0.596ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key destination 2.784 ns + Shortest register " "Info: + Shortest clock path from clock \"key\" to destination register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns key 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns key~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.784 ns DSTH\[3\]~reg0 3 REG LCFF_X22_Y5_N31 1 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.784 ns; Loc. = LCFF_X22_Y5_N31; Fanout = 1; REG Node = 'DSTH\[3\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { key~clkctrl DSTH[3]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.87 % ) " "Info: Total cell delay = 1.806 ns ( 64.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.13 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { key key~clkctrl DSTH[3]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { key {} key~combout {} key~clkctrl {} DSTH[3]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key source 2.783 ns - Longest register " "Info: - Longest clock path from clock \"key\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns key 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns key~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.783 ns num_B1\[2\]~reg0 3 REG LCFF_X21_Y5_N23 10 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.783 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 10; REG Node = 'num_B1\[2\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.89 % ) " "Info: Total cell delay = 1.806 ns ( 64.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.11 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { key key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { key {} key~combout {} key~clkctrl {} num_B1[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { key key~clkctrl DSTH[3]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { key {} key~combout {} key~clkctrl {} DSTH[3]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { key key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { key {} key~combout {} key~clkctrl {} num_B1[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { num_B1[2]~reg0 Add3~4 Add4~11 Add4~13 Add4~15 Add4~16 Add5~19 Add5~20 DSTH[3]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.918 ns" { num_B1[2]~reg0 {} Add3~4 {} Add4~11 {} Add4~13 {} Add4~15 {} Add4~16 {} Add5~19 {} Add5~20 {} DSTH[3]~reg0 {} } { 0.000ns 1.192ns 1.075ns 0.000ns 0.000ns 0.000ns 0.693ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.596ns 0.086ns 0.190ns 0.506ns 0.596ns 0.506ns 0.108ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { key key~clkctrl DSTH[3]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { key {} key~combout {} key~clkctrl {} DSTH[3]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { key key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { key {} key~combout {} key~clkctrl {} num_B1[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "num_A0\[1\]~reg0 symbol\[2\] key 10.502 ns register " "Info: tsu for register \"num_A0\[1\]~reg0\" (data pin = \"symbol\[2\]\", clock pin = \"key\") is 10.502 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.342 ns + Longest pin register " "Info: + Longest pin to register delay is 13.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns symbol\[2\] 1 PIN PIN_163 10 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_163; Fanout = 10; PIN Node = 'symbol\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { symbol[2] } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.979 ns) + CELL(0.624 ns) 8.607 ns Equal5~0 2 COMB LCCOMB_X20_Y6_N18 19 " "Info: 2: + IC(6.979 ns) + CELL(0.624 ns) = 8.607 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 19; COMB Node = 'Equal5~0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.603 ns" { symbol[2] Equal5~0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 9.611 ns cnt\[0\]~32 3 COMB LCCOMB_X20_Y6_N4 5 " "Info: 3: + IC(0.380 ns) + CELL(0.624 ns) = 9.611 ns; Loc. = LCCOMB_X20_Y6_N4; Fanout = 5; COMB Node = 'cnt\[0\]~32'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { Equal5~0 cnt[0]~32 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.370 ns) 11.508 ns num_A0\[1\]~22 4 COMB LCCOMB_X21_Y11_N22 12 " "Info: 4: + IC(1.527 ns) + CELL(0.370 ns) = 11.508 ns; Loc. = LCCOMB_X21_Y11_N22; Fanout = 12; COMB Node = 'num_A0\[1\]~22'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { cnt[0]~32 num_A0[1]~22 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.855 ns) 13.342 ns num_A0\[1\]~reg0 5 REG LCFF_X19_Y11_N1 4 " "Info: 5: + IC(0.979 ns) + CELL(0.855 ns) = 13.342 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 4; REG Node = 'num_A0\[1\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { num_A0[1]~22 num_A0[1]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.477 ns ( 26.06 % ) " "Info: Total cell delay = 3.477 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.865 ns ( 73.94 % ) " "Info: Total interconnect delay = 9.865 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.342 ns" { symbol[2] Equal5~0 cnt[0]~32 num_A0[1]~22 num_A0[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "13.342 ns" { symbol[2] {} symbol[2]~combout {} Equal5~0 {} cnt[0]~32 {} num_A0[1]~22 {} num_A0[1]~reg0 {} } { 0.000ns 0.000ns 6.979ns 0.380ns 1.527ns 0.979ns } { 0.000ns 1.004ns 0.624ns 0.624ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key destination 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"key\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns key 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns key~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 2.800 ns num_A0\[1\]~reg0 3 REG LCFF_X19_Y11_N1 4 " "Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 4; REG Node = 'num_A0\[1\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { key~clkctrl num_A0[1]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.50 % ) " "Info: Total cell delay = 1.806 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.994 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { key key~clkctrl num_A0[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { key {} key~combout {} key~clkctrl {} num_A0[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.851ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.342 ns" { symbol[2] Equal5~0 cnt[0]~32 num_A0[1]~22 num_A0[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "13.342 ns" { symbol[2] {} symbol[2]~combout {} Equal5~0 {} cnt[0]~32 {} num_A0[1]~22 {} num_A0[1]~reg0 {} } { 0.000ns 0.000ns 6.979ns 0.380ns 1.527ns 0.979ns } { 0.000ns 1.004ns 0.624ns 0.624ns 0.370ns 0.855ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { key key~clkctrl num_A0[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { key {} key~combout {} key~clkctrl {} num_A0[1]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.851ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key DST\[11\] num_B1\[2\]~reg0 14.761 ns register " "Info: tco from clock \"key\" to destination pin \"DST\[11\]\" through register \"num_B1\[2\]~reg0\" is 14.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key source 2.783 ns + Longest register " "Info: + Longest clock path from clock \"key\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns key 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns key~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.783 ns num_B1\[2\]~reg0 3 REG LCFF_X21_Y5_N23 10 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.783 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 10; REG Node = 'num_B1\[2\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.89 % ) " "Info: Total cell delay = 1.806 ns ( 64.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.11 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { key key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { key {} key~combout {} key~clkctrl {} num_B1[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.674 ns + Longest register pin " "Info: + Longest register to pin delay is 11.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num_B1\[2\]~reg0 1 REG LCFF_X21_Y5_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 10; REG Node = 'num_B1\[2\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[2]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns Add3~4 2 COMB LCCOMB_X21_Y6_N12 2 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'Add3~4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { num_B1[2]~reg0 Add3~4 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.596 ns) 3.233 ns Add4~11 3 COMB LCCOMB_X21_Y5_N10 2 " "Info: 3: + IC(1.075 ns) + CELL(0.596 ns) = 3.233 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'Add4~11'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { Add3~4 Add4~11 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.319 ns Add4~13 4 COMB LCCOMB_X21_Y5_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.319 ns; Loc. = LCCOMB_X21_Y5_N12; Fanout = 2; COMB Node = 'Add4~13'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add4~11 Add4~13 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.509 ns Add4~15 5 COMB LCCOMB_X21_Y5_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.509 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = 'Add4~15'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add4~13 Add4~15 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.015 ns Add4~16 6 COMB LCCOMB_X21_Y5_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 4.015 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 2; COMB Node = 'Add4~16'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add4~15 Add4~16 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.596 ns) 5.304 ns Add5~19 7 COMB LCCOMB_X22_Y5_N28 1 " "Info: 7: + IC(0.693 ns) + CELL(0.596 ns) = 5.304 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 1; COMB Node = 'Add5~19'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Add4~16 Add5~19 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.810 ns Add5~20 8 COMB LCCOMB_X22_Y5_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 5.810 ns; Loc. = LCCOMB_X22_Y5_N30; Fanout = 2; COMB Node = 'Add5~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add5~19 Add5~20 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.768 ns) + CELL(3.096 ns) 11.674 ns DST\[11\] 9 PIN PIN_30 0 " "Info: 9: + IC(2.768 ns) + CELL(3.096 ns) = 11.674 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'DST\[11\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.864 ns" { Add5~20 DST[11] } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.946 ns ( 50.93 % ) " "Info: Total cell delay = 5.946 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 49.07 % ) " "Info: Total interconnect delay = 5.728 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { num_B1[2]~reg0 Add3~4 Add4~11 Add4~13 Add4~15 Add4~16 Add5~19 Add5~20 DST[11] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { num_B1[2]~reg0 {} Add3~4 {} Add4~11 {} Add4~13 {} Add4~15 {} Add4~16 {} Add5~19 {} Add5~20 {} DST[11] {} } { 0.000ns 1.192ns 1.075ns 0.000ns 0.000ns 0.000ns 0.693ns 0.000ns 2.768ns } { 0.000ns 0.370ns 0.596ns 0.086ns 0.190ns 0.506ns 0.596ns 0.506ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { key key~clkctrl num_B1[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.783 ns" { key {} key~combout {} key~clkctrl {} num_B1[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { num_B1[2]~reg0 Add3~4 Add4~11 Add4~13 Add4~15 Add4~16 Add5~19 Add5~20 DST[11] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { num_B1[2]~reg0 {} Add3~4 {} Add4~11 {} Add4~13 {} Add4~15 {} Add4~16 {} Add5~19 {} Add5~20 {} DST[11] {} } { 0.000ns 1.192ns 1.075ns 0.000ns 0.000ns 0.000ns 0.693ns 0.000ns 2.768ns } { 0.000ns 0.370ns 0.596ns 0.086ns 0.190ns 0.506ns 0.596ns 0.506ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU_OP\[4\]~reg0 symbol\[2\] key -4.154 ns register " "Info: th for register \"ALU_OP\[4\]~reg0\" (data pin = \"symbol\[2\]\", clock pin = \"key\") is -4.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key destination 2.805 ns + Longest register " "Info: + Longest clock path from clock \"key\" to destination register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns key 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns key~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 2.805 ns ALU_OP\[4\]~reg0 3 REG LCFF_X24_Y11_N17 1 " "Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.805 ns; Loc. = LCFF_X24_Y11_N17; Fanout = 1; REG Node = 'ALU_OP\[4\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { key~clkctrl ALU_OP[4]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.39 % ) " "Info: Total cell delay = 1.806 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.999 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { key key~clkctrl ALU_OP[4]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { key {} key~combout {} key~clkctrl {} ALU_OP[4]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.856ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.265 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns symbol\[2\] 1 PIN PIN_163 10 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_163; Fanout = 10; PIN Node = 'symbol\[2\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { symbol[2] } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.783 ns) + CELL(0.370 ns) 7.157 ns Selector35~0 2 COMB LCCOMB_X24_Y11_N16 1 " "Info: 2: + IC(5.783 ns) + CELL(0.370 ns) = 7.157 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 1; COMB Node = 'Selector35~0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { symbol[2] Selector35~0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.265 ns ALU_OP\[4\]~reg0 3 REG LCFF_X24_Y11_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.265 ns; Loc. = LCFF_X24_Y11_N17; Fanout = 1; REG Node = 'ALU_OP\[4\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector35~0 ALU_OP[4]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 20.40 % ) " "Info: Total cell delay = 1.482 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.783 ns ( 79.60 % ) " "Info: Total interconnect delay = 5.783 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { symbol[2] Selector35~0 ALU_OP[4]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.265 ns" { symbol[2] {} symbol[2]~combout {} Selector35~0 {} ALU_OP[4]~reg0 {} } { 0.000ns 0.000ns 5.783ns 0.000ns } { 0.000ns 1.004ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { key key~clkctrl ALU_OP[4]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { key {} key~combout {} key~clkctrl {} ALU_OP[4]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.856ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.265 ns" { symbol[2] Selector35~0 ALU_OP[4]~reg0 } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.265 ns" { symbol[2] {} symbol[2]~combout {} Selector35~0 {} ALU_OP[4]~reg0 {} } { 0.000ns 0.000ns 5.783ns 0.000ns } { 0.000ns 1.004ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 10:48:05 2011 " "Info: Processing ended: Sat Sep 03 10:48:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
