
####################################################
# Sites
sites - SLICE_X28Y100 SLICE_X28Y101 SLICE_X28Y102 SLICE_X28Y103 SLICE_X28Y104 SLICE_X28Y105 SLICE_X28Y106 SLICE_X28Y107 SLICE_X28Y108 SLICE_X28Y109 SLICE_X28Y110 SLICE_X28Y111 SLICE_X28Y112 SLICE_X28Y113 SLICE_X28Y114 SLICE_X28Y115 SLICE_X28Y116 SLICE_X28Y117 SLICE_X28Y118 SLICE_X28Y119 SLICE_X28Y120 SLICE_X28Y121 SLICE_X28Y122 SLICE_X28Y123 SLICE_X28Y124 SLICE_X28Y125 SLICE_X28Y126 SLICE_X28Y127 SLICE_X28Y128 SLICE_X28Y129 SLICE_X28Y87 SLICE_X28Y88 SLICE_X28Y89 SLICE_X28Y90 SLICE_X28Y91 SLICE_X28Y92 SLICE_X28Y93 SLICE_X28Y94 SLICE_X28Y95 SLICE_X28Y96 SLICE_X28Y97 SLICE_X28Y98 SLICE_X28Y99 SLICE_X29Y100 SLICE_X29Y101 SLICE_X29Y102 SLICE_X29Y103 SLICE_X29Y104 SLICE_X29Y105 SLICE_X29Y106 SLICE_X29Y107 SLICE_X29Y108 SLICE_X29Y109 SLICE_X29Y110 SLICE_X29Y111 SLICE_X29Y112 SLICE_X29Y113 SLICE_X29Y114 SLICE_X29Y115 SLICE_X29Y116 SLICE_X29Y117 SLICE_X29Y118 SLICE_X29Y119 SLICE_X29Y120 SLICE_X29Y121 SLICE_X29Y122 SLICE_X29Y123 SLICE_X29Y124 SLICE_X29Y125 SLICE_X29Y126 SLICE_X29Y127 SLICE_X29Y128 SLICE_X29Y129 SLICE_X29Y87 SLICE_X29Y88 SLICE_X29Y89 SLICE_X29Y90 SLICE_X29Y91 SLICE_X29Y92 SLICE_X29Y93 SLICE_X29Y94 SLICE_X29Y95 SLICE_X29Y96 SLICE_X29Y97 SLICE_X29Y98 SLICE_X29Y99 SLICE_X30Y100 SLICE_X30Y101 SLICE_X30Y102 SLICE_X30Y103 SLICE_X30Y104 SLICE_X30Y105 SLICE_X30Y106 SLICE_X30Y107 SLICE_X30Y108 SLICE_X30Y109 SLICE_X30Y110 SLICE_X30Y111 SLICE_X30Y112 SLICE_X30Y113 SLICE_X30Y114 SLICE_X30Y115 SLICE_X30Y116 SLICE_X30Y117 SLICE_X30Y118 SLICE_X30Y119 SLICE_X30Y120 SLICE_X30Y121 SLICE_X30Y122 SLICE_X30Y123 SLICE_X30Y124 SLICE_X30Y125 SLICE_X30Y126 SLICE_X30Y127 SLICE_X30Y128 SLICE_X30Y129 SLICE_X30Y87 SLICE_X30Y88 SLICE_X30Y89 SLICE_X30Y90 SLICE_X30Y91 SLICE_X30Y92 SLICE_X30Y93 SLICE_X30Y94 SLICE_X30Y95 SLICE_X30Y96 SLICE_X30Y97 SLICE_X30Y98 SLICE_X30Y99 SLICE_X31Y100 SLICE_X31Y101 SLICE_X31Y102 SLICE_X31Y103 SLICE_X31Y104 SLICE_X31Y105 SLICE_X31Y106 SLICE_X31Y107 SLICE_X31Y108 SLICE_X31Y109 SLICE_X31Y110 SLICE_X31Y111 SLICE_X31Y112 SLICE_X31Y113 SLICE_X31Y114 SLICE_X31Y115 SLICE_X31Y116 SLICE_X31Y117 SLICE_X31Y118 SLICE_X31Y119 SLICE_X31Y120 SLICE_X31Y121 SLICE_X31Y122 SLICE_X31Y123 SLICE_X31Y124 SLICE_X31Y125 SLICE_X31Y126 SLICE_X31Y127 SLICE_X31Y128 SLICE_X31Y129 SLICE_X31Y87 SLICE_X31Y88 SLICE_X31Y89 SLICE_X31Y90 SLICE_X31Y91 SLICE_X31Y92 SLICE_X31Y93 SLICE_X31Y94 SLICE_X31Y95 SLICE_X31Y96 SLICE_X31Y97 SLICE_X31Y98 SLICE_X31Y99 SLICE_X32Y100 SLICE_X32Y101 SLICE_X32Y102 SLICE_X32Y103 SLICE_X32Y104 SLICE_X32Y105 SLICE_X32Y106 SLICE_X32Y107 SLICE_X32Y108 SLICE_X32Y109 SLICE_X32Y110 SLICE_X32Y111 SLICE_X32Y112 SLICE_X32Y113 SLICE_X32Y114 SLICE_X32Y115 SLICE_X32Y116 SLICE_X32Y117 SLICE_X32Y118 SLICE_X32Y119 SLICE_X32Y120 SLICE_X32Y121 SLICE_X32Y122 SLICE_X32Y123 SLICE_X32Y124 SLICE_X32Y125 SLICE_X32Y126 SLICE_X32Y127 SLICE_X32Y128 SLICE_X32Y129 SLICE_X32Y87 SLICE_X32Y88 SLICE_X32Y89 SLICE_X32Y90 SLICE_X32Y91 SLICE_X32Y92 SLICE_X32Y93 SLICE_X32Y94 SLICE_X32Y95 SLICE_X32Y96 SLICE_X32Y97 SLICE_X32Y98 SLICE_X32Y99 SLICE_X33Y100 SLICE_X33Y101 SLICE_X33Y102 SLICE_X33Y103 SLICE_X33Y104 SLICE_X33Y105 SLICE_X33Y106 SLICE_X33Y107 SLICE_X33Y108 SLICE_X33Y109 SLICE_X33Y110 SLICE_X33Y111 SLICE_X33Y112 SLICE_X33Y113 SLICE_X33Y114 SLICE_X33Y115 SLICE_X33Y116 SLICE_X33Y117 SLICE_X33Y118 SLICE_X33Y119 SLICE_X33Y120 SLICE_X33Y121 SLICE_X33Y122 SLICE_X33Y123 SLICE_X33Y124 SLICE_X33Y125 SLICE_X33Y126 SLICE_X33Y127 SLICE_X33Y128 SLICE_X33Y129 SLICE_X33Y87 SLICE_X33Y88 SLICE_X33Y89 SLICE_X33Y90 SLICE_X33Y91 SLICE_X33Y92 SLICE_X33Y93 SLICE_X33Y94 SLICE_X33Y95 SLICE_X33Y96 SLICE_X33Y97 SLICE_X33Y98 SLICE_X33Y99 SLICE_X34Y100 SLICE_X34Y101 SLICE_X34Y102 SLICE_X34Y103 SLICE_X34Y104 SLICE_X34Y105 SLICE_X34Y106 SLICE_X34Y107 SLICE_X34Y108 SLICE_X34Y109 SLICE_X34Y110 SLICE_X34Y111 SLICE_X34Y112 SLICE_X34Y113 SLICE_X34Y114 SLICE_X34Y115 SLICE_X34Y116 SLICE_X34Y117 SLICE_X34Y118 SLICE_X34Y119 SLICE_X34Y120 SLICE_X34Y121 SLICE_X34Y122 SLICE_X34Y123 SLICE_X34Y124 SLICE_X34Y125 SLICE_X34Y126 SLICE_X34Y127 SLICE_X34Y128 SLICE_X34Y129 SLICE_X34Y87 SLICE_X34Y88 SLICE_X34Y89 SLICE_X34Y90 SLICE_X34Y91 SLICE_X34Y92 SLICE_X34Y93 SLICE_X34Y94 SLICE_X34Y95 SLICE_X34Y96 SLICE_X34Y97 SLICE_X34Y98 SLICE_X34Y99 SLICE_X35Y100 SLICE_X35Y101 SLICE_X35Y102 SLICE_X35Y103 SLICE_X35Y104 SLICE_X35Y105 SLICE_X35Y106 SLICE_X35Y107 SLICE_X35Y108 SLICE_X35Y109 SLICE_X35Y110 SLICE_X35Y111 SLICE_X35Y112 SLICE_X35Y113 SLICE_X35Y114 SLICE_X35Y115 SLICE_X35Y116 SLICE_X35Y117 SLICE_X35Y118 SLICE_X35Y119 SLICE_X35Y120 SLICE_X35Y121 SLICE_X35Y122 SLICE_X35Y123 SLICE_X35Y124 SLICE_X35Y125 SLICE_X35Y126 SLICE_X35Y127 SLICE_X35Y128 SLICE_X35Y129 SLICE_X35Y87 SLICE_X35Y88 SLICE_X35Y89 SLICE_X35Y90 SLICE_X35Y91 SLICE_X35Y92 SLICE_X35Y93 SLICE_X35Y94 SLICE_X35Y95 SLICE_X35Y96 SLICE_X35Y97 SLICE_X35Y98 SLICE_X35Y99 SLICE_X36Y100 SLICE_X36Y101 SLICE_X36Y102 SLICE_X36Y103 SLICE_X36Y104 SLICE_X36Y105 SLICE_X36Y106 SLICE_X36Y107 SLICE_X36Y108 SLICE_X36Y109 SLICE_X36Y110 SLICE_X36Y111 SLICE_X36Y112 SLICE_X36Y113 SLICE_X36Y114 SLICE_X36Y115 SLICE_X36Y116 SLICE_X36Y117 SLICE_X36Y118 SLICE_X36Y119 SLICE_X36Y120 SLICE_X36Y121 SLICE_X36Y122 SLICE_X36Y123 SLICE_X36Y124 SLICE_X36Y125 SLICE_X36Y126 SLICE_X36Y127 SLICE_X36Y128 SLICE_X36Y129 SLICE_X36Y87 SLICE_X36Y88 SLICE_X36Y89 SLICE_X36Y90 SLICE_X36Y91 SLICE_X36Y92 SLICE_X36Y93 SLICE_X36Y94 SLICE_X36Y95 SLICE_X36Y96 SLICE_X36Y97 SLICE_X36Y98 SLICE_X36Y99 SLICE_X37Y100 SLICE_X37Y101 SLICE_X37Y102 SLICE_X37Y103 SLICE_X37Y104 SLICE_X37Y105 SLICE_X37Y106 SLICE_X37Y107 SLICE_X37Y108 SLICE_X37Y109 SLICE_X37Y110 SLICE_X37Y111 SLICE_X37Y112 SLICE_X37Y113 SLICE_X37Y114 SLICE_X37Y115 SLICE_X37Y116 SLICE_X37Y117 SLICE_X37Y118 SLICE_X37Y119 SLICE_X37Y120 SLICE_X37Y121 SLICE_X37Y122 SLICE_X37Y123 SLICE_X37Y124 SLICE_X37Y125 SLICE_X37Y126 SLICE_X37Y127 SLICE_X37Y128 SLICE_X37Y129 SLICE_X37Y87 SLICE_X37Y88 SLICE_X37Y89 SLICE_X37Y90 SLICE_X37Y91 SLICE_X37Y92 SLICE_X37Y93 SLICE_X37Y94 SLICE_X37Y95 SLICE_X37Y96 SLICE_X37Y97 SLICE_X37Y98 SLICE_X37Y99 SLICE_X38Y100 SLICE_X38Y101 SLICE_X38Y102 SLICE_X38Y103 SLICE_X38Y104 SLICE_X38Y105 SLICE_X38Y106 SLICE_X38Y107 SLICE_X38Y108 SLICE_X38Y109 SLICE_X38Y110 SLICE_X38Y111 SLICE_X38Y112 SLICE_X38Y113 SLICE_X38Y114 SLICE_X38Y115 SLICE_X38Y116 SLICE_X38Y117 SLICE_X38Y118 SLICE_X38Y119 SLICE_X38Y120 SLICE_X38Y121 SLICE_X38Y122 SLICE_X38Y123 SLICE_X38Y124 SLICE_X38Y125 SLICE_X38Y126 SLICE_X38Y127 SLICE_X38Y128 SLICE_X38Y129 SLICE_X38Y87 SLICE_X38Y88 SLICE_X38Y89 SLICE_X38Y90 SLICE_X38Y91 SLICE_X38Y92 SLICE_X38Y93 SLICE_X38Y94 SLICE_X38Y95 SLICE_X38Y96 SLICE_X38Y97 SLICE_X38Y98 SLICE_X38Y99 SLICE_X39Y100 SLICE_X39Y101 SLICE_X39Y102 SLICE_X39Y103 SLICE_X39Y104 SLICE_X39Y105 SLICE_X39Y106 SLICE_X39Y107 SLICE_X39Y108 SLICE_X39Y109 SLICE_X39Y110 SLICE_X39Y111 SLICE_X39Y112 SLICE_X39Y113 SLICE_X39Y114 SLICE_X39Y115 SLICE_X39Y116 SLICE_X39Y117 SLICE_X39Y118 SLICE_X39Y119 SLICE_X39Y120 SLICE_X39Y121 SLICE_X39Y122 SLICE_X39Y123 SLICE_X39Y124 SLICE_X39Y125 SLICE_X39Y126 SLICE_X39Y127 SLICE_X39Y128 SLICE_X39Y129 SLICE_X39Y87 SLICE_X39Y88 SLICE_X39Y89 SLICE_X39Y90 SLICE_X39Y91 SLICE_X39Y92 SLICE_X39Y93 SLICE_X39Y94 SLICE_X39Y95 SLICE_X39Y96 SLICE_X39Y97 SLICE_X39Y98 SLICE_X39Y99 SLICE_X40Y100 SLICE_X40Y101 SLICE_X40Y102 SLICE_X40Y103 SLICE_X40Y104 SLICE_X40Y105 SLICE_X40Y106 SLICE_X40Y107 SLICE_X40Y108 SLICE_X40Y109 SLICE_X40Y110 SLICE_X40Y111 SLICE_X40Y112 SLICE_X40Y113 SLICE_X40Y114 SLICE_X40Y115 SLICE_X40Y116 SLICE_X40Y117 SLICE_X40Y118 SLICE_X40Y119 SLICE_X40Y120 SLICE_X40Y121 SLICE_X40Y122 SLICE_X40Y123 SLICE_X40Y124 SLICE_X40Y125 SLICE_X40Y126 SLICE_X40Y127 SLICE_X40Y128 SLICE_X40Y129 SLICE_X40Y87 SLICE_X40Y88 SLICE_X40Y89 SLICE_X40Y90 SLICE_X40Y91 SLICE_X40Y92 SLICE_X40Y93 SLICE_X40Y94 SLICE_X40Y95 SLICE_X40Y96 SLICE_X40Y97 SLICE_X40Y98 SLICE_X40Y99 SLICE_X41Y100 SLICE_X41Y101 SLICE_X41Y102 SLICE_X41Y103 SLICE_X41Y104 SLICE_X41Y105 SLICE_X41Y106 SLICE_X41Y107 SLICE_X41Y108 SLICE_X41Y109 SLICE_X41Y110 SLICE_X41Y111 SLICE_X41Y112 SLICE_X41Y113 SLICE_X41Y114 SLICE_X41Y115 SLICE_X41Y116 SLICE_X41Y117 SLICE_X41Y118 SLICE_X41Y119 SLICE_X41Y120 SLICE_X41Y121 SLICE_X41Y122 SLICE_X41Y123 SLICE_X41Y124 SLICE_X41Y125 SLICE_X41Y126 SLICE_X41Y127 SLICE_X41Y128 SLICE_X41Y129 SLICE_X41Y87 SLICE_X41Y88 SLICE_X41Y89 SLICE_X41Y90 SLICE_X41Y91 SLICE_X41Y92 SLICE_X41Y93 SLICE_X41Y94 SLICE_X41Y95 SLICE_X41Y96 SLICE_X41Y97 SLICE_X41Y98 SLICE_X41Y99 SLICE_X42Y100 SLICE_X42Y101 SLICE_X42Y102 SLICE_X42Y103 SLICE_X42Y104 SLICE_X42Y105 SLICE_X42Y106 SLICE_X42Y107 SLICE_X42Y108 SLICE_X42Y109 SLICE_X42Y110 SLICE_X42Y111 SLICE_X42Y112 SLICE_X42Y113 SLICE_X42Y114 SLICE_X42Y115 SLICE_X42Y116 SLICE_X42Y117 SLICE_X42Y118 SLICE_X42Y119 SLICE_X42Y120 SLICE_X42Y121 SLICE_X42Y122 SLICE_X42Y123 SLICE_X42Y124 SLICE_X42Y125 SLICE_X42Y126 SLICE_X42Y127 SLICE_X42Y128 SLICE_X42Y129 SLICE_X42Y87 SLICE_X42Y88 SLICE_X42Y89 SLICE_X42Y90 SLICE_X42Y91 SLICE_X42Y92 SLICE_X42Y93 SLICE_X42Y94 SLICE_X42Y95 SLICE_X42Y96 SLICE_X42Y97 SLICE_X42Y98 SLICE_X42Y99 SLICE_X43Y100 SLICE_X43Y101 SLICE_X43Y102 SLICE_X43Y103 SLICE_X43Y104 SLICE_X43Y105 SLICE_X43Y106 SLICE_X43Y107 SLICE_X43Y108 SLICE_X43Y109 SLICE_X43Y110 SLICE_X43Y111 SLICE_X43Y112 SLICE_X43Y113 SLICE_X43Y114 SLICE_X43Y115 SLICE_X43Y116 SLICE_X43Y117 SLICE_X43Y118 SLICE_X43Y119 SLICE_X43Y120 SLICE_X43Y121 SLICE_X43Y122 SLICE_X43Y123 SLICE_X43Y124 SLICE_X43Y125 SLICE_X43Y126 SLICE_X43Y127 SLICE_X43Y128 SLICE_X43Y129 SLICE_X43Y87 SLICE_X43Y88 SLICE_X43Y89 SLICE_X43Y90 SLICE_X43Y91 SLICE_X43Y92 SLICE_X43Y93 SLICE_X43Y94 SLICE_X43Y95 SLICE_X43Y96 SLICE_X43Y97 SLICE_X43Y98 SLICE_X43Y99 SLICE_X44Y100 SLICE_X44Y101 SLICE_X44Y102 SLICE_X44Y103 SLICE_X44Y104 SLICE_X44Y105 SLICE_X44Y106 SLICE_X44Y107 SLICE_X44Y108 SLICE_X44Y109 SLICE_X44Y110 SLICE_X44Y111 SLICE_X44Y112 SLICE_X44Y113 SLICE_X44Y114 SLICE_X44Y115 SLICE_X44Y116 SLICE_X44Y117 SLICE_X44Y118 SLICE_X44Y119 SLICE_X44Y120 SLICE_X44Y121 SLICE_X44Y122 SLICE_X44Y123 SLICE_X44Y124 SLICE_X44Y125 SLICE_X44Y126 SLICE_X44Y127 SLICE_X44Y128 SLICE_X44Y129 SLICE_X44Y87 SLICE_X44Y88 SLICE_X44Y89 SLICE_X44Y90 SLICE_X44Y91 SLICE_X44Y92 SLICE_X44Y93 SLICE_X44Y94 SLICE_X44Y95 SLICE_X44Y96 SLICE_X44Y97 SLICE_X44Y98 SLICE_X44Y99 SLICE_X45Y100 SLICE_X45Y101 SLICE_X45Y102 SLICE_X45Y103 SLICE_X45Y104 SLICE_X45Y105 SLICE_X45Y106 SLICE_X45Y107 SLICE_X45Y108 SLICE_X45Y109 SLICE_X45Y110 SLICE_X45Y111 SLICE_X45Y112 SLICE_X45Y113 SLICE_X45Y114 SLICE_X45Y115 SLICE_X45Y116 SLICE_X45Y117 SLICE_X45Y118 SLICE_X45Y119 SLICE_X45Y120 SLICE_X45Y121 SLICE_X45Y122 SLICE_X45Y123 SLICE_X45Y124 SLICE_X45Y125 SLICE_X45Y126 SLICE_X45Y127 SLICE_X45Y128 SLICE_X45Y129 SLICE_X45Y87 SLICE_X45Y88 SLICE_X45Y89 SLICE_X45Y90 SLICE_X45Y91 SLICE_X45Y92 SLICE_X45Y93 SLICE_X45Y94 SLICE_X45Y95 SLICE_X45Y96 SLICE_X45Y97 SLICE_X45Y98 SLICE_X45Y99 SLICE_X46Y100 SLICE_X46Y101 SLICE_X46Y102 SLICE_X46Y103 SLICE_X46Y104 SLICE_X46Y105 SLICE_X46Y106 SLICE_X46Y107 SLICE_X46Y108 SLICE_X46Y109 SLICE_X46Y110 SLICE_X46Y111 SLICE_X46Y112 SLICE_X46Y113 SLICE_X46Y114 SLICE_X46Y115 SLICE_X46Y116 SLICE_X46Y117 SLICE_X46Y118 SLICE_X46Y119 SLICE_X46Y120 SLICE_X46Y121 SLICE_X46Y122 SLICE_X46Y123 SLICE_X46Y124 SLICE_X46Y125 SLICE_X46Y126 SLICE_X46Y127 SLICE_X46Y128 SLICE_X46Y129 SLICE_X46Y87 SLICE_X46Y88 SLICE_X46Y89 SLICE_X46Y90 SLICE_X46Y91 SLICE_X46Y92 SLICE_X46Y93 SLICE_X46Y94 SLICE_X46Y95 SLICE_X46Y96 SLICE_X46Y97 SLICE_X46Y98 SLICE_X46Y99 SLICE_X47Y100 SLICE_X47Y101 SLICE_X47Y102 SLICE_X47Y103 SLICE_X47Y104 SLICE_X47Y105 SLICE_X47Y106 SLICE_X47Y107 SLICE_X47Y108 SLICE_X47Y109 SLICE_X47Y110 SLICE_X47Y111 SLICE_X47Y112 SLICE_X47Y113 SLICE_X47Y114 SLICE_X47Y115 SLICE_X47Y116 SLICE_X47Y117 SLICE_X47Y118 SLICE_X47Y119 SLICE_X47Y120 SLICE_X47Y121 SLICE_X47Y122 SLICE_X47Y123 SLICE_X47Y124 SLICE_X47Y125 SLICE_X47Y126 SLICE_X47Y127 SLICE_X47Y128 SLICE_X47Y129 SLICE_X47Y87 SLICE_X47Y88 SLICE_X47Y89 SLICE_X47Y90 SLICE_X47Y91 SLICE_X47Y92 SLICE_X47Y93 SLICE_X47Y94 SLICE_X47Y95 SLICE_X47Y96 SLICE_X47Y97 SLICE_X47Y98 SLICE_X47Y99 SLICE_X48Y100 SLICE_X48Y101 SLICE_X48Y102 SLICE_X48Y103 SLICE_X48Y104 SLICE_X48Y105 SLICE_X48Y106 SLICE_X48Y107 SLICE_X48Y108 SLICE_X48Y109 SLICE_X48Y110 SLICE_X48Y111 SLICE_X48Y112 SLICE_X48Y113 SLICE_X48Y114 SLICE_X48Y115 SLICE_X48Y116 SLICE_X48Y117 SLICE_X48Y118 SLICE_X48Y119 SLICE_X48Y120 SLICE_X48Y121 SLICE_X48Y122 SLICE_X48Y123 SLICE_X48Y124 SLICE_X48Y125 SLICE_X48Y126 SLICE_X48Y127 SLICE_X48Y128 SLICE_X48Y129 SLICE_X48Y87 SLICE_X48Y88 SLICE_X48Y89 SLICE_X48Y90 SLICE_X48Y91 SLICE_X48Y92 SLICE_X48Y93 SLICE_X48Y94 SLICE_X48Y95 SLICE_X48Y96 SLICE_X48Y97 SLICE_X48Y98 SLICE_X48Y99 SLICE_X49Y100 SLICE_X49Y101 SLICE_X49Y102 SLICE_X49Y103 SLICE_X49Y104 SLICE_X49Y105 SLICE_X49Y106 SLICE_X49Y107 SLICE_X49Y108 SLICE_X49Y109 SLICE_X49Y110 SLICE_X49Y111 SLICE_X49Y112 SLICE_X49Y113 SLICE_X49Y114 SLICE_X49Y115 SLICE_X49Y116 SLICE_X49Y117 SLICE_X49Y118 SLICE_X49Y119 SLICE_X49Y120 SLICE_X49Y121 SLICE_X49Y122 SLICE_X49Y123 SLICE_X49Y124 SLICE_X49Y125 SLICE_X49Y126 SLICE_X49Y127 SLICE_X49Y128 SLICE_X49Y129 SLICE_X49Y87 SLICE_X49Y88 SLICE_X49Y89 SLICE_X49Y90 SLICE_X49Y91 SLICE_X49Y92 SLICE_X49Y93 SLICE_X49Y94 SLICE_X49Y95 SLICE_X49Y96 SLICE_X49Y97 SLICE_X49Y98 SLICE_X49Y99 SLICE_X50Y100 SLICE_X50Y101 SLICE_X50Y102 SLICE_X50Y103 SLICE_X50Y104 SLICE_X50Y105 SLICE_X50Y106 SLICE_X50Y107 SLICE_X50Y108 SLICE_X50Y109 SLICE_X50Y110 SLICE_X50Y111 SLICE_X50Y112 SLICE_X50Y113 SLICE_X50Y114 SLICE_X50Y115 SLICE_X50Y116 SLICE_X50Y117 SLICE_X50Y118 SLICE_X50Y119 SLICE_X50Y120 SLICE_X50Y121 SLICE_X50Y122 SLICE_X50Y123 SLICE_X50Y124 SLICE_X50Y125 SLICE_X50Y126 SLICE_X50Y127 SLICE_X50Y128 SLICE_X50Y129 SLICE_X50Y87 SLICE_X50Y88 SLICE_X50Y89 SLICE_X50Y90 SLICE_X50Y91 SLICE_X50Y92 SLICE_X50Y93 SLICE_X50Y94 SLICE_X50Y95 SLICE_X50Y96 SLICE_X50Y97 SLICE_X50Y98 SLICE_X50Y99 SLICE_X51Y100 SLICE_X51Y101 SLICE_X51Y102 SLICE_X51Y103 SLICE_X51Y104 SLICE_X51Y105 SLICE_X51Y106 SLICE_X51Y107 SLICE_X51Y108 SLICE_X51Y109 SLICE_X51Y110 SLICE_X51Y111 SLICE_X51Y112 SLICE_X51Y113 SLICE_X51Y114 SLICE_X51Y115 SLICE_X51Y116 SLICE_X51Y117 SLICE_X51Y118 SLICE_X51Y119 SLICE_X51Y120 SLICE_X51Y121 SLICE_X51Y122 SLICE_X51Y123 SLICE_X51Y124 SLICE_X51Y125 SLICE_X51Y126 SLICE_X51Y127 SLICE_X51Y128 SLICE_X51Y129 SLICE_X51Y87 SLICE_X51Y88 SLICE_X51Y89 SLICE_X51Y90 SLICE_X51Y91 SLICE_X51Y92 SLICE_X51Y93 SLICE_X51Y94 SLICE_X51Y95 SLICE_X51Y96 SLICE_X51Y97 SLICE_X51Y98 SLICE_X51Y99

####################################################
# Cells
addr[0]_i_1 - 
nets: {addr[0]_i_1_n_0 addr[0]_i_1/O}, {addr[0]_i_2_n_0 addr[0]_i_1/I0}, {state_reg_n_0_[4] addr[0]_i_1/I1}, {waddrhold_reg_n_0_[0] addr[0]_i_1/I2}, {state_reg_n_0_[3] addr[0]_i_1/I3}, {pc_reg_n_0_[0] addr[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[0]_i_2 - 
nets: {addr[0]_i_2_n_0 addr[0]_i_2/O}, {state_reg_n_0_[3] addr[0]_i_2/I0}, {rdatahold[0] addr[0]_i_2/I1}, {state_reg_n_0_[2] addr[0]_i_2/I2}, {raddrhold_reg_n_0_[0] addr[0]_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[10]_i_1 - 
nets: {addr[10]_i_1_n_0 addr[10]_i_1/O}, {state_reg_n_0_[2] addr[10]_i_1/I0}, {raddrhold_reg_n_0_[10] addr[10]_i_1/I1}, {state_reg_n_0_[4] addr[10]_i_1/I2}, {waddrhold_reg_n_0_[10] addr[10]_i_1/I3}, {state_reg_n_0_[3] addr[10]_i_1/I4}, {pc_reg_n_0_[10] addr[10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X49Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[11]_i_1 - 
nets: {addr[11]_i_1_n_0 addr[11]_i_1/O}, {state_reg_n_0_[2] addr[11]_i_1/I0}, {raddrhold_reg_n_0_[11] addr[11]_i_1/I1}, {state_reg_n_0_[4] addr[11]_i_1/I2}, {waddrhold_reg_n_0_[11] addr[11]_i_1/I3}, {state_reg_n_0_[3] addr[11]_i_1/I4}, {pc_reg_n_0_[11] addr[11]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[12]_i_1 - 
nets: {addr[12]_i_1_n_0 addr[12]_i_1/O}, {state_reg_n_0_[2] addr[12]_i_1/I0}, {raddrhold_reg_n_0_[12] addr[12]_i_1/I1}, {state_reg_n_0_[4] addr[12]_i_1/I2}, {waddrhold_reg_n_0_[12] addr[12]_i_1/I3}, {state_reg_n_0_[3] addr[12]_i_1/I4}, {pc_reg_n_0_[12] addr[12]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[13]_i_1 - 
nets: {addr[13]_i_1_n_0 addr[13]_i_1/O}, {state_reg_n_0_[2] addr[13]_i_1/I0}, {raddrhold_reg_n_0_[13] addr[13]_i_1/I1}, {state_reg_n_0_[4] addr[13]_i_1/I2}, {waddrhold_reg_n_0_[13] addr[13]_i_1/I3}, {state_reg_n_0_[3] addr[13]_i_1/I4}, {pc_reg_n_0_[13] addr[13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[14]_i_1 - 
nets: {addr[14]_i_1_n_0 addr[14]_i_1/O}, {state_reg_n_0_[2] addr[14]_i_1/I0}, {raddrhold_reg_n_0_[14] addr[14]_i_1/I1}, {state_reg_n_0_[4] addr[14]_i_1/I2}, {waddrhold_reg_n_0_[14] addr[14]_i_1/I3}, {state_reg_n_0_[3] addr[14]_i_1/I4}, {pc_reg_n_0_[14] addr[14]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[15]_i_1 - 
nets: {addr[15]_i_1_n_0 addr[15]_i_1/O}, {addr[15]_i_3_n_0 addr[15]_i_1/I0}, {reset addr[15]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X48Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

addr[15]_i_2 - 
nets: {addr[15]_i_2_n_0 addr[15]_i_2/O}, {state_reg_n_0_[2] addr[15]_i_2/I0}, {raddrhold_reg_n_0_[15] addr[15]_i_2/I1}, {state_reg_n_0_[4] addr[15]_i_2/I2}, {waddrhold_reg_n_0_[15] addr[15]_i_2/I3}, {state_reg_n_0_[3] addr[15]_i_2/I4}, {pc_reg_n_0_[15] addr[15]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[15]_i_3 - 
nets: {addr[15]_i_3_n_0 addr[15]_i_3/O}, {state_reg_n_0_[0] addr[15]_i_3/I0}, {state_reg_n_0_[4] addr[15]_i_3/I1}, {state_reg_n_0_[3] addr[15]_i_3/I2}, {state_reg_n_0_[2] addr[15]_i_3/I3}, {state_reg_n_0_[1] addr[15]_i_3/I4}, {state_reg_n_0_[5] addr[15]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000014040082, 
LOC: SLICE_X48Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[1]_i_1 - 
nets: {addr[1]_i_1_n_0 addr[1]_i_1/O}, {addr[1]_i_2_n_0 addr[1]_i_1/I0}, {state_reg_n_0_[4] addr[1]_i_1/I1}, {waddrhold_reg_n_0_[1] addr[1]_i_1/I2}, {state_reg_n_0_[3] addr[1]_i_1/I3}, {pc_reg_n_0_[1] addr[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[1]_i_2 - 
nets: {addr[1]_i_2_n_0 addr[1]_i_2/O}, {state_reg_n_0_[3] addr[1]_i_2/I0}, {rdatahold[1] addr[1]_i_2/I1}, {state_reg_n_0_[2] addr[1]_i_2/I2}, {raddrhold_reg_n_0_[1] addr[1]_i_2/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[2]_i_1 - 
nets: {addr[2]_i_1_n_0 addr[2]_i_1/O}, {addr[2]_i_2_n_0 addr[2]_i_1/I0}, {state_reg_n_0_[4] addr[2]_i_1/I1}, {waddrhold_reg_n_0_[2] addr[2]_i_1/I2}, {state_reg_n_0_[3] addr[2]_i_1/I3}, {pc_reg_n_0_[2] addr[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[2]_i_2 - 
nets: {addr[2]_i_2_n_0 addr[2]_i_2/O}, {state_reg_n_0_[3] addr[2]_i_2/I0}, {rdatahold[2] addr[2]_i_2/I1}, {state_reg_n_0_[2] addr[2]_i_2/I2}, {raddrhold_reg_n_0_[2] addr[2]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[3]_i_1 - 
nets: {addr[3]_i_1_n_0 addr[3]_i_1/O}, {addr[3]_i_2_n_0 addr[3]_i_1/I0}, {state_reg_n_0_[4] addr[3]_i_1/I1}, {waddrhold_reg_n_0_[3] addr[3]_i_1/I2}, {state_reg_n_0_[3] addr[3]_i_1/I3}, {pc_reg_n_0_[3] addr[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[3]_i_2 - 
nets: {addr[3]_i_2_n_0 addr[3]_i_2/O}, {state_reg_n_0_[3] addr[3]_i_2/I0}, {rdatahold[3] addr[3]_i_2/I1}, {state_reg_n_0_[2] addr[3]_i_2/I2}, {raddrhold_reg_n_0_[3] addr[3]_i_2/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X48Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[4]_i_1 - 
nets: {addr[4]_i_1_n_0 addr[4]_i_1/O}, {addr[4]_i_2_n_0 addr[4]_i_1/I0}, {state_reg_n_0_[4] addr[4]_i_1/I1}, {waddrhold_reg_n_0_[4] addr[4]_i_1/I2}, {state_reg_n_0_[3] addr[4]_i_1/I3}, {pc_reg_n_0_[4] addr[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X49Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[4]_i_2 - 
nets: {addr[4]_i_2_n_0 addr[4]_i_2/O}, {state_reg_n_0_[3] addr[4]_i_2/I0}, {rdatahold[4] addr[4]_i_2/I1}, {state_reg_n_0_[2] addr[4]_i_2/I2}, {raddrhold_reg_n_0_[4] addr[4]_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[5]_i_1 - 
nets: {addr[5]_i_1_n_0 addr[5]_i_1/O}, {addr[5]_i_2_n_0 addr[5]_i_1/I0}, {state_reg_n_0_[4] addr[5]_i_1/I1}, {waddrhold_reg_n_0_[5] addr[5]_i_1/I2}, {state_reg_n_0_[3] addr[5]_i_1/I3}, {pc_reg_n_0_[5] addr[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[5]_i_2 - 
nets: {addr[5]_i_2_n_0 addr[5]_i_2/O}, {state_reg_n_0_[3] addr[5]_i_2/I0}, {rdatahold[5] addr[5]_i_2/I1}, {state_reg_n_0_[2] addr[5]_i_2/I2}, {raddrhold_reg_n_0_[5] addr[5]_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[6]_i_1 - 
nets: {addr[6]_i_1_n_0 addr[6]_i_1/O}, {addr[6]_i_2_n_0 addr[6]_i_1/I0}, {state_reg_n_0_[4] addr[6]_i_1/I1}, {waddrhold_reg_n_0_[6] addr[6]_i_1/I2}, {state_reg_n_0_[3] addr[6]_i_1/I3}, {pc_reg_n_0_[6] addr[6]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[6]_i_2 - 
nets: {addr[6]_i_2_n_0 addr[6]_i_2/O}, {state_reg_n_0_[3] addr[6]_i_2/I0}, {rdatahold[6] addr[6]_i_2/I1}, {state_reg_n_0_[2] addr[6]_i_2/I2}, {raddrhold_reg_n_0_[6] addr[6]_i_2/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[7]_i_1 - 
nets: {addr[7]_i_1_n_0 addr[7]_i_1/O}, {addr[7]_i_2_n_0 addr[7]_i_1/I0}, {state_reg_n_0_[4] addr[7]_i_1/I1}, {waddrhold_reg_n_0_[7] addr[7]_i_1/I2}, {state_reg_n_0_[3] addr[7]_i_1/I3}, {pc_reg_n_0_[7] addr[7]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X49Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

addr[7]_i_2 - 
nets: {addr[7]_i_2_n_0 addr[7]_i_2/O}, {state_reg_n_0_[3] addr[7]_i_2/I0}, {rdatahold[7] addr[7]_i_2/I1}, {state_reg_n_0_[2] addr[7]_i_2/I2}, {raddrhold_reg_n_0_[7] addr[7]_i_2/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X49Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

addr[8]_i_1 - 
nets: {addr[8]_i_1_n_0 addr[8]_i_1/O}, {state_reg_n_0_[2] addr[8]_i_1/I0}, {raddrhold_reg_n_0_[8] addr[8]_i_1/I1}, {state_reg_n_0_[4] addr[8]_i_1/I2}, {waddrhold_reg_n_0_[8] addr[8]_i_1/I3}, {state_reg_n_0_[3] addr[8]_i_1/I4}, {pc_reg_n_0_[8] addr[8]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X49Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr[9]_i_1 - 
nets: {addr[9]_i_1_n_0 addr[9]_i_1/O}, {state_reg_n_0_[2] addr[9]_i_1/I0}, {raddrhold_reg_n_0_[9] addr[9]_i_1/I1}, {state_reg_n_0_[4] addr[9]_i_1/I2}, {waddrhold_reg_n_0_[9] addr[9]_i_1/I3}, {state_reg_n_0_[3] addr[9]_i_1/I4}, {pc_reg_n_0_[9] addr[9]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0F004F4F0F004040, 
LOC: SLICE_X50Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

addr_reg[0] - 
nets: {addr[0] addr_reg[0]/Q}, {clock addr_reg[0]/C}, {addr[15]_i_1_n_0 addr_reg[0]/CE}, {addr[0]_i_1_n_0 addr_reg[0]/D}, {<const0> addr_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[10] - 
nets: {addr[10] addr_reg[10]/Q}, {clock addr_reg[10]/C}, {addr[15]_i_1_n_0 addr_reg[10]/CE}, {addr[10]_i_1_n_0 addr_reg[10]/D}, {<const0> addr_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[11] - 
nets: {addr[11] addr_reg[11]/Q}, {clock addr_reg[11]/C}, {addr[15]_i_1_n_0 addr_reg[11]/CE}, {addr[11]_i_1_n_0 addr_reg[11]/D}, {<const0> addr_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[12] - 
nets: {addr[12] addr_reg[12]/Q}, {clock addr_reg[12]/C}, {addr[15]_i_1_n_0 addr_reg[12]/CE}, {addr[12]_i_1_n_0 addr_reg[12]/D}, {<const0> addr_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[13] - 
nets: {addr[13] addr_reg[13]/Q}, {clock addr_reg[13]/C}, {addr[15]_i_1_n_0 addr_reg[13]/CE}, {addr[13]_i_1_n_0 addr_reg[13]/D}, {<const0> addr_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[14] - 
nets: {addr[14] addr_reg[14]/Q}, {clock addr_reg[14]/C}, {addr[15]_i_1_n_0 addr_reg[14]/CE}, {addr[14]_i_1_n_0 addr_reg[14]/D}, {<const0> addr_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[15] - 
nets: {addr[15] addr_reg[15]/Q}, {clock addr_reg[15]/C}, {addr[15]_i_1_n_0 addr_reg[15]/CE}, {addr[15]_i_2_n_0 addr_reg[15]/D}, {<const0> addr_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[1] - 
nets: {addr[1] addr_reg[1]/Q}, {clock addr_reg[1]/C}, {addr[15]_i_1_n_0 addr_reg[1]/CE}, {addr[1]_i_1_n_0 addr_reg[1]/D}, {<const0> addr_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[2] - 
nets: {addr[2] addr_reg[2]/Q}, {clock addr_reg[2]/C}, {addr[15]_i_1_n_0 addr_reg[2]/CE}, {addr[2]_i_1_n_0 addr_reg[2]/D}, {<const0> addr_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[3] - 
nets: {addr[3] addr_reg[3]/Q}, {clock addr_reg[3]/C}, {addr[15]_i_1_n_0 addr_reg[3]/CE}, {addr[3]_i_1_n_0 addr_reg[3]/D}, {<const0> addr_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[4] - 
nets: {addr[4] addr_reg[4]/Q}, {clock addr_reg[4]/C}, {addr[15]_i_1_n_0 addr_reg[4]/CE}, {addr[4]_i_1_n_0 addr_reg[4]/D}, {<const0> addr_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[5] - 
nets: {addr[5] addr_reg[5]/Q}, {clock addr_reg[5]/C}, {addr[15]_i_1_n_0 addr_reg[5]/CE}, {addr[5]_i_1_n_0 addr_reg[5]/D}, {<const0> addr_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[6] - 
nets: {addr[6] addr_reg[6]/Q}, {clock addr_reg[6]/C}, {addr[15]_i_1_n_0 addr_reg[6]/CE}, {addr[6]_i_1_n_0 addr_reg[6]/D}, {<const0> addr_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[7] - 
nets: {addr[7] addr_reg[7]/Q}, {clock addr_reg[7]/C}, {addr[15]_i_1_n_0 addr_reg[7]/CE}, {addr[7]_i_1_n_0 addr_reg[7]/D}, {<const0> addr_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[8] - 
nets: {addr[8] addr_reg[8]/Q}, {clock addr_reg[8]/C}, {addr[15]_i_1_n_0 addr_reg[8]/CE}, {addr[8]_i_1_n_0 addr_reg[8]/D}, {<const0> addr_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

addr_reg[9] - 
nets: {addr[9] addr_reg[9]/Q}, {clock addr_reg[9]/C}, {addr[15]_i_1_n_0 addr_reg[9]/CE}, {addr[9]_i_1_n_0 addr_reg[9]/D}, {<const0> addr_reg[9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

alu/resi0__16_carry - 
nets: {alu/resi0__16_carry_n_0 alu/resi0__16_carry/CO[3]}, { alu/resi0__16_carry/CO[2]}, { alu/resi0__16_carry/CO[1]}, { alu/resi0__16_carry/CO[0]}, {alu/resi0__16_carry_n_4 alu/resi0__16_carry/O[3]}, {alu/resi0__16_carry_n_5 alu/resi0__16_carry/O[2]}, {alu/resi0__16_carry_n_6 alu/resi0__16_carry/O[1]}, {alu/resi0__16_carry_n_7 alu/resi0__16_carry/O[0]}, {<const0> alu/resi0__16_carry/CI}, {alu/p_1_out[0] alu/resi0__16_carry/CYINIT}, {aluopra_reg_n_0_[3] alu/resi0__16_carry/DI[3]}, {aluopra_reg_n_0_[2] alu/resi0__16_carry/DI[2]}, {aluopra_reg_n_0_[1] alu/resi0__16_carry/DI[1]}, {aluopra_reg_n_0_[0] alu/resi0__16_carry/DI[0]}, {resi0__16_carry_i_2__0_n_0 alu/resi0__16_carry/S[3]}, {resi0__16_carry_i_3__0_n_0 alu/resi0__16_carry/S[2]}, {resi0__16_carry_i_4__0_n_0 alu/resi0__16_carry/S[1]}, {resi0__16_carry_i_5_n_0 alu/resi0__16_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X31Y94, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

alu/resi0__16_carry__0 - 
nets: {alu/resi0__16_carry__0_n_0 alu/resi0__16_carry__0/CO[3]}, { alu/resi0__16_carry__0/CO[2]}, { alu/resi0__16_carry__0/CO[1]}, { alu/resi0__16_carry__0/CO[0]}, {alu/resi0__16_carry__0_n_4 alu/resi0__16_carry__0/O[3]}, {alu/resi0__16_carry__0_n_5 alu/resi0__16_carry__0/O[2]}, {alu/resi0__16_carry__0_n_6 alu/resi0__16_carry__0/O[1]}, {alu/resi0__16_carry__0_n_7 alu/resi0__16_carry__0/O[0]}, {alu/resi0__16_carry_n_0 alu/resi0__16_carry__0/CI}, {<const0> alu/resi0__16_carry__0/CYINIT}, {aluopra_reg_n_0_[7] alu/resi0__16_carry__0/DI[3]}, {aluopra_reg_n_0_[6] alu/resi0__16_carry__0/DI[2]}, {aluopra_reg_n_0_[5] alu/resi0__16_carry__0/DI[1]}, {aluopra_reg_n_0_[4] alu/resi0__16_carry__0/DI[0]}, {resi0__16_carry_i_1__0_n_0 alu/resi0__16_carry__0/S[3]}, {resi0__16_carry_i_2_n_0 alu/resi0__16_carry__0/S[2]}, {resi0__16_carry_i_3_n_0 alu/resi0__16_carry__0/S[1]}, {resi0__16_carry_i_4_n_0 alu/resi0__16_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X31Y95, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

alu/resi0__16_carry__1 - 
nets: { alu/resi0__16_carry__1/CO[3]}, { alu/resi0__16_carry__1/CO[2]}, { alu/resi0__16_carry__1/CO[1]}, { alu/resi0__16_carry__1/CO[0]}, { alu/resi0__16_carry__1/O[3]}, { alu/resi0__16_carry__1/O[2]}, { alu/resi0__16_carry__1/O[1]}, {alu/data3 alu/resi0__16_carry__1/O[0]}, {alu/resi0__16_carry__0_n_0 alu/resi0__16_carry__1/CI}, {<const0> alu/resi0__16_carry__1/CYINIT}, {<const0> alu/resi0__16_carry__1/DI[3]}, {<const0> alu/resi0__16_carry__1/DI[2]}, {<const0> alu/resi0__16_carry__1/DI[1]}, {<const0> alu/resi0__16_carry__1/DI[0]}, {<const0> alu/resi0__16_carry__1/S[3]}, {<const0> alu/resi0__16_carry__1/S[2]}, {<const0> alu/resi0__16_carry__1/S[1]}, {<const1> alu/resi0__16_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X31Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

alu/resi0_carry - 
nets: {alu/resi0_carry_n_0 alu/resi0_carry/CO[3]}, { alu/resi0_carry/CO[2]}, { alu/resi0_carry/CO[1]}, { alu/resi0_carry/CO[0]}, {alu/resi0_carry_n_4 alu/resi0_carry/O[3]}, {alu/resi0_carry_n_5 alu/resi0_carry/O[2]}, {alu/resi0_carry_n_6 alu/resi0_carry/O[1]}, {alu/resi0_carry_n_7 alu/resi0_carry/O[0]}, {<const0> alu/resi0_carry/CI}, {<const1> alu/resi0_carry/CYINIT}, {aluopra_reg_n_0_[3] alu/resi0_carry/DI[3]}, {aluopra_reg_n_0_[2] alu/resi0_carry/DI[2]}, {aluopra_reg_n_0_[1] alu/resi0_carry/DI[1]}, {aluopra_reg_n_0_[0] alu/resi0_carry/DI[0]}, {resi0_carry_i_1_n_0 alu/resi0_carry/S[3]}, {resi0_carry_i_2_n_0 alu/resi0_carry/S[2]}, {resi0_carry_i_3_n_0 alu/resi0_carry/S[1]}, {resi0_carry_i_4_n_0 alu/resi0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X32Y94, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

alu/resi0_carry__0 - 
nets: {alu/resi0_carry__0_n_0 alu/resi0_carry__0/CO[3]}, { alu/resi0_carry__0/CO[2]}, { alu/resi0_carry__0/CO[1]}, { alu/resi0_carry__0/CO[0]}, {alu/resi0_carry__0_n_4 alu/resi0_carry__0/O[3]}, {alu/resi0_carry__0_n_5 alu/resi0_carry__0/O[2]}, {alu/resi0_carry__0_n_6 alu/resi0_carry__0/O[1]}, {alu/resi0_carry__0_n_7 alu/resi0_carry__0/O[0]}, {alu/resi0_carry_n_0 alu/resi0_carry__0/CI}, {<const0> alu/resi0_carry__0/CYINIT}, {aluopra_reg_n_0_[7] alu/resi0_carry__0/DI[3]}, {aluopra_reg_n_0_[6] alu/resi0_carry__0/DI[2]}, {aluopra_reg_n_0_[5] alu/resi0_carry__0/DI[1]}, {aluopra_reg_n_0_[4] alu/resi0_carry__0/DI[0]}, {resi0_carry__0_i_1_n_0 alu/resi0_carry__0/S[3]}, {resi0_carry__0_i_2_n_0 alu/resi0_carry__0/S[2]}, {resi0_carry__0_i_3_n_0 alu/resi0_carry__0/S[1]}, {resi0_carry__0_i_4_n_0 alu/resi0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X32Y95, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

alu/resi0_carry__1 - 
nets: { alu/resi0_carry__1/CO[3]}, { alu/resi0_carry__1/CO[2]}, { alu/resi0_carry__1/CO[1]}, { alu/resi0_carry__1/CO[0]}, { alu/resi0_carry__1/O[3]}, { alu/resi0_carry__1/O[2]}, { alu/resi0_carry__1/O[1]}, {alu/data2 alu/resi0_carry__1/O[0]}, {alu/resi0_carry__0_n_0 alu/resi0_carry__1/CI}, {<const0> alu/resi0_carry__1/CYINIT}, {<const0> alu/resi0_carry__1/DI[3]}, {<const0> alu/resi0_carry__1/DI[2]}, {<const0> alu/resi0_carry__1/DI[1]}, {<const0> alu/resi0_carry__1/DI[0]}, {<const0> alu/resi0_carry__1/S[3]}, {<const0> alu/resi0_carry__1/S[2]}, {<const0> alu/resi0_carry__1/S[1]}, {<const1> alu/resi0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X32Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

alucin_i_1 - 
nets: {alucin_i_1_n_0 alucin_i_1/O}, {carry_reg_n_0 alucin_i_1/I0}, {alucin_i_2_n_0 alucin_i_1/I1}, {wdatahold2[7]_i_4_n_0 alucin_i_1/I2}, {reset alucin_i_1/I3}, {alucin_reg_n_0 alucin_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0002, 
LOC: SLICE_X33Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

alucin_i_2 - 
nets: {alucin_i_2_n_0 alucin_i_2/O}, {state_reg_n_0_[3] alucin_i_2/I0}, {state_reg_n_0_[4] alucin_i_2/I1}, {state_reg_n_0_[0] alucin_i_2/I2}, {p_8_in[1] alucin_i_2/I3}, {statesel[1]_i_4_n_0 alucin_i_2/I4}, {p_8_in[0] alucin_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFEFFFFFFFEFFFEFF, 
LOC: SLICE_X33Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

alucin_reg - 
nets: {alucin_reg_n_0 alucin_reg/Q}, {clock alucin_reg/C}, {<const1> alucin_reg/CE}, {alucin_i_1_n_0 alucin_reg/D}, {<const0> alucin_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra[0]_i_1 - 
nets: {aluopra[0]_i_1_n_0 aluopra[0]_i_1/O}, {rdatahold[0] aluopra[0]_i_1/I0}, {state_reg_n_0_[5] aluopra[0]_i_1/I1}, {regfil_reg_n_0_[7][0] aluopra[0]_i_1/I2}, {aluopra_reg[0]_i_2_n_0 aluopra[0]_i_1/I3}, {p_8_in[1] aluopra[0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[0]_i_3 - 
nets: {aluopra[0]_i_3_n_0 aluopra[0]_i_3/O}, {regfil_reg_n_0_[3][0] aluopra[0]_i_3/I0}, {carry20_in[8] aluopra[0]_i_3/I1}, {p_0_in[1] aluopra[0]_i_3/I2}, {regfil_reg_n_0_[1][0] aluopra[0]_i_3/I3}, {p_0_in[0] aluopra[0]_i_3/I4}, {carry2[8] aluopra[0]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[0]_i_4 - 
nets: {aluopra[0]_i_4_n_0 aluopra[0]_i_4/O}, {regfil_reg_n_0_[7][0] aluopra[0]_i_4/I0}, {regfil_reg_n_0_[6][0] aluopra[0]_i_4/I1}, {p_0_in[1] aluopra[0]_i_4/I2}, {regfil_reg_n_0_[5][0] aluopra[0]_i_4/I3}, {p_0_in[0] aluopra[0]_i_4/I4}, {carry3[8] aluopra[0]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[1]_i_1 - 
nets: {aluopra[1]_i_1_n_0 aluopra[1]_i_1/O}, {rdatahold[1] aluopra[1]_i_1/I0}, {state_reg_n_0_[5] aluopra[1]_i_1/I1}, {regfil_reg_n_0_[7][1] aluopra[1]_i_1/I2}, {aluopra_reg[1]_i_2_n_0 aluopra[1]_i_1/I3}, {p_8_in[1] aluopra[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[1]_i_3 - 
nets: {aluopra[1]_i_3_n_0 aluopra[1]_i_3/O}, {regfil_reg_n_0_[3][1] aluopra[1]_i_3/I0}, {carry20_in[9] aluopra[1]_i_3/I1}, {p_0_in[1] aluopra[1]_i_3/I2}, {regfil_reg_n_0_[1][1] aluopra[1]_i_3/I3}, {p_0_in[0] aluopra[1]_i_3/I4}, {carry2[9] aluopra[1]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X39Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[1]_i_4 - 
nets: {aluopra[1]_i_4_n_0 aluopra[1]_i_4/O}, {regfil_reg_n_0_[7][1] aluopra[1]_i_4/I0}, {regfil_reg_n_0_[6][1] aluopra[1]_i_4/I1}, {p_0_in[1] aluopra[1]_i_4/I2}, {regfil_reg_n_0_[5][1] aluopra[1]_i_4/I3}, {p_0_in[0] aluopra[1]_i_4/I4}, {carry3[9] aluopra[1]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X39Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[2]_i_1 - 
nets: {aluopra[2]_i_1_n_0 aluopra[2]_i_1/O}, {rdatahold[2] aluopra[2]_i_1/I0}, {state_reg_n_0_[5] aluopra[2]_i_1/I1}, {regfil_reg_n_0_[7][2] aluopra[2]_i_1/I2}, {aluopra_reg[2]_i_2_n_0 aluopra[2]_i_1/I3}, {p_8_in[1] aluopra[2]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X36Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[2]_i_3 - 
nets: {aluopra[2]_i_3_n_0 aluopra[2]_i_3/O}, {regfil_reg_n_0_[3][2] aluopra[2]_i_3/I0}, {carry20_in[10] aluopra[2]_i_3/I1}, {p_0_in[1] aluopra[2]_i_3/I2}, {regfil_reg_n_0_[1][2] aluopra[2]_i_3/I3}, {p_0_in[0] aluopra[2]_i_3/I4}, {carry2[10] aluopra[2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X36Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[2]_i_4 - 
nets: {aluopra[2]_i_4_n_0 aluopra[2]_i_4/O}, {regfil_reg_n_0_[7][2] aluopra[2]_i_4/I0}, {regfil_reg_n_0_[6][2] aluopra[2]_i_4/I1}, {p_0_in[1] aluopra[2]_i_4/I2}, {regfil_reg_n_0_[5][2] aluopra[2]_i_4/I3}, {p_0_in[0] aluopra[2]_i_4/I4}, {carry3[10] aluopra[2]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X36Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[3]_i_1 - 
nets: {aluopra[3]_i_1_n_0 aluopra[3]_i_1/O}, {rdatahold[3] aluopra[3]_i_1/I0}, {state_reg_n_0_[5] aluopra[3]_i_1/I1}, {regfil_reg_n_0_[7][3] aluopra[3]_i_1/I2}, {aluopra_reg[3]_i_2_n_0 aluopra[3]_i_1/I3}, {p_8_in[1] aluopra[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X36Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[3]_i_3 - 
nets: {aluopra[3]_i_3_n_0 aluopra[3]_i_3/O}, {regfil_reg_n_0_[3][3] aluopra[3]_i_3/I0}, {carry20_in[11] aluopra[3]_i_3/I1}, {p_0_in[1] aluopra[3]_i_3/I2}, {regfil_reg_n_0_[1][3] aluopra[3]_i_3/I3}, {p_0_in[0] aluopra[3]_i_3/I4}, {carry2[11] aluopra[3]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[3]_i_4 - 
nets: {aluopra[3]_i_4_n_0 aluopra[3]_i_4/O}, {regfil_reg_n_0_[7][3] aluopra[3]_i_4/I0}, {regfil_reg_n_0_[6][3] aluopra[3]_i_4/I1}, {p_0_in[1] aluopra[3]_i_4/I2}, {regfil_reg_n_0_[5][3] aluopra[3]_i_4/I3}, {p_0_in[0] aluopra[3]_i_4/I4}, {carry3[11] aluopra[3]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[4]_i_1 - 
nets: {aluopra[4]_i_1_n_0 aluopra[4]_i_1/O}, {rdatahold[4] aluopra[4]_i_1/I0}, {state_reg_n_0_[5] aluopra[4]_i_1/I1}, {regfil_reg_n_0_[7][4] aluopra[4]_i_1/I2}, {aluopra_reg[4]_i_2_n_0 aluopra[4]_i_1/I3}, {p_8_in[1] aluopra[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[4]_i_3 - 
nets: {aluopra[4]_i_3_n_0 aluopra[4]_i_3/O}, {regfil_reg_n_0_[3][4] aluopra[4]_i_3/I0}, {carry20_in[12] aluopra[4]_i_3/I1}, {p_0_in[1] aluopra[4]_i_3/I2}, {regfil_reg_n_0_[1][4] aluopra[4]_i_3/I3}, {p_0_in[0] aluopra[4]_i_3/I4}, {carry2[12] aluopra[4]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[4]_i_4 - 
nets: {aluopra[4]_i_4_n_0 aluopra[4]_i_4/O}, {regfil_reg_n_0_[7][4] aluopra[4]_i_4/I0}, {regfil_reg_n_0_[6][4] aluopra[4]_i_4/I1}, {p_0_in[1] aluopra[4]_i_4/I2}, {regfil_reg_n_0_[5][4] aluopra[4]_i_4/I3}, {p_0_in[0] aluopra[4]_i_4/I4}, {carry3[12] aluopra[4]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[5]_i_1 - 
nets: {aluopra[5]_i_1_n_0 aluopra[5]_i_1/O}, {rdatahold[5] aluopra[5]_i_1/I0}, {state_reg_n_0_[5] aluopra[5]_i_1/I1}, {regfil_reg_n_0_[7][5] aluopra[5]_i_1/I2}, {aluopra_reg[5]_i_2_n_0 aluopra[5]_i_1/I3}, {p_8_in[1] aluopra[5]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[5]_i_3 - 
nets: {aluopra[5]_i_3_n_0 aluopra[5]_i_3/O}, {regfil_reg_n_0_[3][5] aluopra[5]_i_3/I0}, {carry20_in[13] aluopra[5]_i_3/I1}, {p_0_in[1] aluopra[5]_i_3/I2}, {regfil_reg_n_0_[1][5] aluopra[5]_i_3/I3}, {p_0_in[0] aluopra[5]_i_3/I4}, {carry2[13] aluopra[5]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X36Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[5]_i_4 - 
nets: {aluopra[5]_i_4_n_0 aluopra[5]_i_4/O}, {regfil_reg_n_0_[7][5] aluopra[5]_i_4/I0}, {regfil_reg_n_0_[6][5] aluopra[5]_i_4/I1}, {p_0_in[1] aluopra[5]_i_4/I2}, {regfil_reg_n_0_[5][5] aluopra[5]_i_4/I3}, {p_0_in[0] aluopra[5]_i_4/I4}, {carry3[13] aluopra[5]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X36Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[6]_i_1 - 
nets: {aluopra[6]_i_1_n_0 aluopra[6]_i_1/O}, {rdatahold[6] aluopra[6]_i_1/I0}, {state_reg_n_0_[5] aluopra[6]_i_1/I1}, {regfil_reg_n_0_[7][6] aluopra[6]_i_1/I2}, {aluopra_reg[6]_i_2_n_0 aluopra[6]_i_1/I3}, {p_8_in[1] aluopra[6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[6]_i_3 - 
nets: {aluopra[6]_i_3_n_0 aluopra[6]_i_3/O}, {regfil_reg_n_0_[3][6] aluopra[6]_i_3/I0}, {carry20_in[14] aluopra[6]_i_3/I1}, {p_0_in[1] aluopra[6]_i_3/I2}, {regfil_reg_n_0_[1][6] aluopra[6]_i_3/I3}, {p_0_in[0] aluopra[6]_i_3/I4}, {carry2[14] aluopra[6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[6]_i_4 - 
nets: {aluopra[6]_i_4_n_0 aluopra[6]_i_4/O}, {regfil_reg_n_0_[7][6] aluopra[6]_i_4/I0}, {regfil_reg_n_0_[6][6] aluopra[6]_i_4/I1}, {p_0_in[1] aluopra[6]_i_4/I2}, {regfil_reg_n_0_[5][6] aluopra[6]_i_4/I3}, {p_0_in[0] aluopra[6]_i_4/I4}, {carry3[14] aluopra[6]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[7]_i_1 - 
nets: {aluopra[7]_i_1_n_0 aluopra[7]_i_1/O}, {state_reg_n_0_[0] aluopra[7]_i_1/I0}, {aluopra[7]_i_3_n_0 aluopra[7]_i_1/I1}, {state_reg_n_0_[5] aluopra[7]_i_1/I2}, {state[1]_i_2_n_0 aluopra[7]_i_1/I3}, {aluopra[7]_i_4_n_0 aluopra[7]_i_1/I4}, {reset aluopra[7]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000A4000000, 
LOC: SLICE_X33Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[7]_i_2 - 
nets: {aluopra[7]_i_2_n_0 aluopra[7]_i_2/O}, {rdatahold[7] aluopra[7]_i_2/I0}, {state_reg_n_0_[5] aluopra[7]_i_2/I1}, {p_5_in aluopra[7]_i_2/I2}, {aluopra_reg[7]_i_5_n_0 aluopra[7]_i_2/I3}, {p_8_in[1] aluopra[7]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[7]_i_3 - 
nets: {aluopra[7]_i_3_n_0 aluopra[7]_i_3/O}, {p_8_in[0] aluopra[7]_i_3/I0}, {opcode_reg_n_0_[0] aluopra[7]_i_3/I1}, {p_8_in[1] aluopra[7]_i_3/I2}, {opcode_reg_n_0_[1] aluopra[7]_i_3/I3}, {opcode_reg_n_0_[2] aluopra[7]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h70555050, 
LOC: SLICE_X33Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

aluopra[7]_i_4 - 
nets: {aluopra[7]_i_4_n_0 aluopra[7]_i_4/O}, {state_reg_n_0_[2] aluopra[7]_i_4/I0}, {state_reg_n_0_[1] aluopra[7]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X33Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

aluopra[7]_i_6 - 
nets: {aluopra[7]_i_6_n_0 aluopra[7]_i_6/O}, {regfil_reg_n_0_[3][7] aluopra[7]_i_6/I0}, {carry20_in[15] aluopra[7]_i_6/I1}, {p_0_in[1] aluopra[7]_i_6/I2}, {regfil_reg_n_0_[1][7] aluopra[7]_i_6/I3}, {p_0_in[0] aluopra[7]_i_6/I4}, {carry2[15] aluopra[7]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X31Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra[7]_i_7 - 
nets: {aluopra[7]_i_7_n_0 aluopra[7]_i_7/O}, {p_5_in aluopra[7]_i_7/I0}, {regfil_reg_n_0_[6][7] aluopra[7]_i_7/I1}, {p_0_in[1] aluopra[7]_i_7/I2}, {regfil_reg_n_0_[5][7] aluopra[7]_i_7/I3}, {p_0_in[0] aluopra[7]_i_7/I4}, {carry3[15] aluopra[7]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X31Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluopra_reg[0] - 
nets: {aluopra_reg_n_0_[0] aluopra_reg[0]/Q}, {clock aluopra_reg[0]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[0]/CE}, {aluopra[0]_i_1_n_0 aluopra_reg[0]/D}, {<const0> aluopra_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[0]_i_2 - 
nets: {aluopra_reg[0]_i_2_n_0 aluopra_reg[0]_i_2/O}, {aluopra[0]_i_3_n_0 aluopra_reg[0]_i_2/I0}, {aluopra[0]_i_4_n_0 aluopra_reg[0]_i_2/I1}, {p_0_in[2] aluopra_reg[0]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[1] - 
nets: {aluopra_reg_n_0_[1] aluopra_reg[1]/Q}, {clock aluopra_reg[1]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[1]/CE}, {aluopra[1]_i_1_n_0 aluopra_reg[1]/D}, {<const0> aluopra_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[1]_i_2 - 
nets: {aluopra_reg[1]_i_2_n_0 aluopra_reg[1]_i_2/O}, {aluopra[1]_i_3_n_0 aluopra_reg[1]_i_2/I0}, {aluopra[1]_i_4_n_0 aluopra_reg[1]_i_2/I1}, {p_0_in[2] aluopra_reg[1]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X39Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[2] - 
nets: {aluopra_reg_n_0_[2] aluopra_reg[2]/Q}, {clock aluopra_reg[2]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[2]/CE}, {aluopra[2]_i_1_n_0 aluopra_reg[2]/D}, {<const0> aluopra_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[2]_i_2 - 
nets: {aluopra_reg[2]_i_2_n_0 aluopra_reg[2]_i_2/O}, {aluopra[2]_i_3_n_0 aluopra_reg[2]_i_2/I0}, {aluopra[2]_i_4_n_0 aluopra_reg[2]_i_2/I1}, {p_0_in[2] aluopra_reg[2]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X36Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[3] - 
nets: {aluopra_reg_n_0_[3] aluopra_reg[3]/Q}, {clock aluopra_reg[3]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[3]/CE}, {aluopra[3]_i_1_n_0 aluopra_reg[3]/D}, {<const0> aluopra_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[3]_i_2 - 
nets: {aluopra_reg[3]_i_2_n_0 aluopra_reg[3]_i_2/O}, {aluopra[3]_i_3_n_0 aluopra_reg[3]_i_2/I0}, {aluopra[3]_i_4_n_0 aluopra_reg[3]_i_2/I1}, {p_0_in[2] aluopra_reg[3]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X37Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[4] - 
nets: {aluopra_reg_n_0_[4] aluopra_reg[4]/Q}, {clock aluopra_reg[4]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[4]/CE}, {aluopra[4]_i_1_n_0 aluopra_reg[4]/D}, {<const0> aluopra_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[4]_i_2 - 
nets: {aluopra_reg[4]_i_2_n_0 aluopra_reg[4]_i_2/O}, {aluopra[4]_i_3_n_0 aluopra_reg[4]_i_2/I0}, {aluopra[4]_i_4_n_0 aluopra_reg[4]_i_2/I1}, {p_0_in[2] aluopra_reg[4]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X35Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[5] - 
nets: {aluopra_reg_n_0_[5] aluopra_reg[5]/Q}, {clock aluopra_reg[5]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[5]/CE}, {aluopra[5]_i_1_n_0 aluopra_reg[5]/D}, {<const0> aluopra_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[5]_i_2 - 
nets: {aluopra_reg[5]_i_2_n_0 aluopra_reg[5]_i_2/O}, {aluopra[5]_i_3_n_0 aluopra_reg[5]_i_2/I0}, {aluopra[5]_i_4_n_0 aluopra_reg[5]_i_2/I1}, {p_0_in[2] aluopra_reg[5]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X36Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[6] - 
nets: {aluopra_reg_n_0_[6] aluopra_reg[6]/Q}, {clock aluopra_reg[6]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[6]/CE}, {aluopra[6]_i_1_n_0 aluopra_reg[6]/D}, {<const0> aluopra_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[6]_i_2 - 
nets: {aluopra_reg[6]_i_2_n_0 aluopra_reg[6]_i_2/O}, {aluopra[6]_i_3_n_0 aluopra_reg[6]_i_2/I0}, {aluopra[6]_i_4_n_0 aluopra_reg[6]_i_2/I1}, {p_0_in[2] aluopra_reg[6]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluopra_reg[7] - 
nets: {aluopra_reg_n_0_[7] aluopra_reg[7]/Q}, {clock aluopra_reg[7]/C}, {aluopra[7]_i_1_n_0 aluopra_reg[7]/CE}, {aluopra[7]_i_2_n_0 aluopra_reg[7]/D}, {<const0> aluopra_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluopra_reg[7]_i_5 - 
nets: {aluopra_reg[7]_i_5_n_0 aluopra_reg[7]_i_5/O}, {aluopra[7]_i_6_n_0 aluopra_reg[7]_i_5/I0}, {aluopra[7]_i_7_n_0 aluopra_reg[7]_i_5/I1}, {p_0_in[2] aluopra_reg[7]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X31Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

aluoprb[0]_i_1 - 
nets: {aluoprb[0] aluoprb[0]_i_1/O}, {rdatahold[0] aluoprb[0]_i_1/I0}, {state_reg_n_0_[5] aluoprb[0]_i_1/I1}, {regfil_reg[6][0]_i_2_n_0 aluoprb[0]_i_1/I2}, {p_8_in[1] aluoprb[0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB8BB, 
LOC: SLICE_X33Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[1]_i_1 - 
nets: {aluoprb[1] aluoprb[1]_i_1/O}, {rdatahold[1] aluoprb[1]_i_1/I0}, {state_reg_n_0_[5] aluoprb[1]_i_1/I1}, {p_8_in[1] aluoprb[1]_i_1/I2}, {regfil_reg[6][1]_i_2_n_0 aluoprb[1]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X33Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[2]_i_1 - 
nets: {aluoprb[2] aluoprb[2]_i_1/O}, {rdatahold[2] aluoprb[2]_i_1/I0}, {state_reg_n_0_[5] aluoprb[2]_i_1/I1}, {p_8_in[1] aluoprb[2]_i_1/I2}, {regfil_reg[6][2]_i_2_n_0 aluoprb[2]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[3]_i_1 - 
nets: {aluoprb[3] aluoprb[3]_i_1/O}, {rdatahold[3] aluoprb[3]_i_1/I0}, {state_reg_n_0_[5] aluoprb[3]_i_1/I1}, {p_8_in[1] aluoprb[3]_i_1/I2}, {regfil_reg[6][3]_i_2_n_0 aluoprb[3]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X38Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[4]_i_1 - 
nets: {aluoprb[4] aluoprb[4]_i_1/O}, {rdatahold[4] aluoprb[4]_i_1/I0}, {state_reg_n_0_[5] aluoprb[4]_i_1/I1}, {p_8_in[1] aluoprb[4]_i_1/I2}, {regfil_reg[6][4]_i_2_n_0 aluoprb[4]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X32Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[5]_i_1 - 
nets: {aluoprb[5] aluoprb[5]_i_1/O}, {rdatahold[5] aluoprb[5]_i_1/I0}, {state_reg_n_0_[5] aluoprb[5]_i_1/I1}, {p_8_in[1] aluoprb[5]_i_1/I2}, {regfil_reg[6][5]_i_2_n_0 aluoprb[5]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[6]_i_1 - 
nets: {aluoprb[6] aluoprb[6]_i_1/O}, {rdatahold[6] aluoprb[6]_i_1/I0}, {state_reg_n_0_[5] aluoprb[6]_i_1/I1}, {p_8_in[1] aluoprb[6]_i_1/I2}, {regfil_reg[6][6]_i_2_n_0 aluoprb[6]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X34Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[7]_i_1 - 
nets: {aluoprb[7]_i_1_n_0 aluoprb[7]_i_1/O}, {state_reg_n_0_[0] aluoprb[7]_i_1/I0}, {state_reg_n_0_[5] aluoprb[7]_i_1/I1}, {state_reg_n_0_[2] aluoprb[7]_i_1/I2}, {state_reg_n_0_[1] aluoprb[7]_i_1/I3}, {aluoprb[7]_i_3_n_0 aluoprb[7]_i_1/I4}, {reset aluoprb[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000040180000, 
LOC: SLICE_X35Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluoprb[7]_i_2 - 
nets: {aluoprb[7] aluoprb[7]_i_2/O}, {rdatahold[7] aluoprb[7]_i_2/I0}, {state_reg_n_0_[5] aluoprb[7]_i_2/I1}, {p_8_in[1] aluoprb[7]_i_2/I2}, {regfil_reg[6][7]_i_4_n_0 aluoprb[7]_i_2/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hB888, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

aluoprb[7]_i_3 - 
nets: {aluoprb[7]_i_3_n_0 aluoprb[7]_i_3/O}, {p_8_in[1] aluoprb[7]_i_3/I0}, {opcode_reg_n_0_[1] aluoprb[7]_i_3/I1}, {opcode_reg_n_0_[2] aluoprb[7]_i_3/I2}, {p_8_in[0] aluoprb[7]_i_3/I3}, {state_reg_n_0_[5] aluoprb[7]_i_3/I4}, {opcode[7]_i_2_n_0 aluoprb[7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF00BA00000000, 
LOC: SLICE_X35Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

aluoprb_reg[0] - 
nets: {aluoprb_reg_n_0_[0] aluoprb_reg[0]/Q}, {clock aluoprb_reg[0]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[0]/CE}, {aluoprb[0] aluoprb_reg[0]/D}, {<const0> aluoprb_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[1] - 
nets: {aluoprb_reg_n_0_[1] aluoprb_reg[1]/Q}, {clock aluoprb_reg[1]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[1]/CE}, {aluoprb[1] aluoprb_reg[1]/D}, {<const0> aluoprb_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[2] - 
nets: {aluoprb_reg_n_0_[2] aluoprb_reg[2]/Q}, {clock aluoprb_reg[2]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[2]/CE}, {aluoprb[2] aluoprb_reg[2]/D}, {<const0> aluoprb_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[3] - 
nets: {aluoprb_reg_n_0_[3] aluoprb_reg[3]/Q}, {clock aluoprb_reg[3]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[3]/CE}, {aluoprb[3] aluoprb_reg[3]/D}, {<const0> aluoprb_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[4] - 
nets: {aluoprb_reg_n_0_[4] aluoprb_reg[4]/Q}, {clock aluoprb_reg[4]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[4]/CE}, {aluoprb[4] aluoprb_reg[4]/D}, {<const0> aluoprb_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[5] - 
nets: {aluoprb_reg_n_0_[5] aluoprb_reg[5]/Q}, {clock aluoprb_reg[5]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[5]/CE}, {aluoprb[5] aluoprb_reg[5]/D}, {<const0> aluoprb_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[6] - 
nets: {aluoprb_reg_n_0_[6] aluoprb_reg[6]/Q}, {clock aluoprb_reg[6]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[6]/CE}, {aluoprb[6] aluoprb_reg[6]/D}, {<const0> aluoprb_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

aluoprb_reg[7] - 
nets: {aluoprb_reg_n_0_[7] aluoprb_reg[7]/Q}, {clock aluoprb_reg[7]/C}, {aluoprb[7]_i_1_n_0 aluoprb_reg[7]/CE}, {aluoprb[7] aluoprb_reg[7]/D}, {<const0> aluoprb_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

alusel[0]_i_1 - 
nets: {alusel[0]_i_1_n_0 alusel[0]_i_1/O}, {p_8_in[1] alusel[0]_i_1/I0}, {p_0_in[0] alusel[0]_i_1/I1}, {alusel[2]_i_2_n_0 alusel[0]_i_1/I2}, {alusel_reg_n_0_[0] alusel[0]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

alusel[1]_i_1 - 
nets: {alusel[1]_i_1_n_0 alusel[1]_i_1/O}, {p_0_in[1] alusel[1]_i_1/I0}, {opcode_reg_n_0_[0] alusel[1]_i_1/I1}, {p_8_in[1] alusel[1]_i_1/I2}, {alusel[2]_i_2_n_0 alusel[1]_i_1/I3}, {alusel_reg_n_0_[1] alusel[1]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

alusel[2]_i_1 - 
nets: {alusel[2]_i_1_n_0 alusel[2]_i_1/O}, {p_8_in[1] alusel[2]_i_1/I0}, {p_0_in[2] alusel[2]_i_1/I1}, {alusel[2]_i_2_n_0 alusel[2]_i_1/I2}, {alusel_reg_n_0_[2] alusel[2]_i_1/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

alusel[2]_i_2 - 
nets: {alusel[2]_i_2_n_0 alusel[2]_i_2/O}, {state_reg_n_0_[3] alusel[2]_i_2/I0}, {state_reg_n_0_[4] alusel[2]_i_2/I1}, {state_reg_n_0_[0] alusel[2]_i_2/I2}, {aluopra[7]_i_3_n_0 alusel[2]_i_2/I3}, {wdatahold2[7]_i_4_n_0 alusel[2]_i_2/I4}, {reset alusel[2]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000100, 
LOC: SLICE_X33Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

alusel_reg[0] - 
nets: {alusel_reg_n_0_[0] alusel_reg[0]/Q}, {clock alusel_reg[0]/C}, {<const1> alusel_reg[0]/CE}, {alusel[0]_i_1_n_0 alusel_reg[0]/D}, {<const0> alusel_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

alusel_reg[1] - 
nets: {alusel_reg_n_0_[1] alusel_reg[1]/Q}, {clock alusel_reg[1]/C}, {<const1> alusel_reg[1]/CE}, {alusel[1]_i_1_n_0 alusel_reg[1]/D}, {<const0> alusel_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

alusel_reg[2] - 
nets: {alusel_reg_n_0_[2] alusel_reg[2]/Q}, {clock alusel_reg[2]/C}, {<const1> alusel_reg[2]/CE}, {alusel[2]_i_1_n_0 alusel_reg[2]/D}, {<const0> alusel_reg[2]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

auxcar_i_1 - 
nets: {auxcar_i_1_n_0 auxcar_i_1/O}, {auxcar_i_2_n_0 auxcar_i_1/I0}, {auxcar_i_3_n_0 auxcar_i_1/I1}, {state_reg_n_0_[2] auxcar_i_1/I2}, {state_reg_n_0_[3] auxcar_i_1/I3}, {reset auxcar_i_1/I4}, {auxcar_reg_n_0 auxcar_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFBF00000080, 
LOC: SLICE_X30Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

auxcar_i_2 - 
nets: {auxcar_i_2_n_0 auxcar_i_2/O}, {data1 auxcar_i_2/I0}, {state_reg_n_0_[4] auxcar_i_2/I1}, {auxcar_i_4_n_0 auxcar_i_2/I2}, {p_5_in auxcar_i_2/I3}, {state_reg_n_0_[1] auxcar_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8888B888, 
LOC: SLICE_X29Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

auxcar_i_3 - 
nets: {auxcar_i_3_n_0 auxcar_i_3/O}, {regfil[7][7]_i_11_n_0 auxcar_i_3/I0}, {state_reg_n_0_[4] auxcar_i_3/I1}, {state_reg_n_0_[0] auxcar_i_3/I2}, {state_reg_n_0_[5] auxcar_i_3/I3}, {state_reg_n_0_[1] auxcar_i_3/I4}, {auxcar_i_5_n_0 auxcar_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3033008330330080, 
LOC: SLICE_X31Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

auxcar_i_4 - 
nets: {auxcar_i_4_n_0 auxcar_i_4/O}, {regfil_reg_n_0_[7][6] auxcar_i_4/I0}, {regfil_reg_n_0_[7][4] auxcar_i_4/I1}, {regfil_reg_n_0_[7][1] auxcar_i_4/I2}, {regfil_reg_n_0_[7][2] auxcar_i_4/I3}, {regfil_reg_n_0_[7][3] auxcar_i_4/I4}, {regfil_reg_n_0_[7][5] auxcar_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8880000000000000, 
LOC: SLICE_X28Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

auxcar_i_5 - 
nets: {auxcar_i_5_n_0 auxcar_i_5/O}, {p_8_in[0] auxcar_i_5/I0}, {p_0_in[0] auxcar_i_5/I1}, {p_0_in[2] auxcar_i_5/I2}, {p_0_in[1] auxcar_i_5/I3}, {auxcar_i_6_n_0 auxcar_i_5/I4}, {p_8_in[1] auxcar_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X31Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

auxcar_i_6 - 
nets: {auxcar_i_6_n_0 auxcar_i_6/O}, {opcode_reg_n_0_[2] auxcar_i_6/I0}, {regfil_reg_n_0_[7][1] auxcar_i_6/I1}, {regfil_reg_n_0_[7][2] auxcar_i_6/I2}, {regfil_reg_n_0_[7][3] auxcar_i_6/I3}, {auxcar_reg_n_0 auxcar_i_6/I4}, {eienb_i_6_n_0 auxcar_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF555557FF, 
LOC: SLICE_X31Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

auxcar_reg - 
nets: {auxcar_reg_n_0 auxcar_reg/Q}, {clock auxcar_reg/C}, {<const1> auxcar_reg/CE}, {auxcar_i_1_n_0 auxcar_reg/D}, {<const0> auxcar_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

carry_i_1 - 
nets: {carry_i_1_n_0 carry_i_1/O}, {rdatahold2_reg_n_0_[0] carry_i_1/I0}, {state_reg_n_0_[0] carry_i_1/I1}, {carry_i_2_n_0 carry_i_1/I2}, {carry_i_3_n_0 carry_i_1/I3}, {carry_reg_n_0 carry_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X30Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

carry_i_10 - 
nets: {carry_i_10_n_0 carry_i_10/O}, {state_reg_n_0_[4] carry_i_10/I0}, {state_reg_n_0_[1] carry_i_10/I1}, {popdes_reg_n_0_[1] carry_i_10/I2}, {popdes_reg_n_0_[0] carry_i_10/I3}, {state_reg_n_0_[2] carry_i_10/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hDFFFFFFF, 
LOC: SLICE_X30Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

carry_i_12 - 
nets: {carry_i_12_n_0 carry_i_12/O}, {data7 carry_i_12/I0}, {carry_reg_i_14_n_3 carry_i_12/I1}, {p_0_in[1] carry_i_12/I2}, {carry_reg_i_15_n_3 carry_i_12/I3}, {p_0_in[2] carry_i_12/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X38Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

carry_i_2 - 
nets: {carry_i_2_n_0 carry_i_2/O}, {alucout carry_i_2/I0}, {state_reg_n_0_[2] carry_i_2/I1}, {p_5_in carry_i_2/I2}, {regfil[7][7]_i_7_n_0 carry_i_2/I3}, {state_reg_n_0_[1] carry_i_2/I4}, {carry_i_5_n_0 carry_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB888FFFFB8880000, 
LOC: SLICE_X30Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_i_3 - 
nets: {carry_i_3_n_0 carry_i_3/O}, {carry0 carry_i_3/I0}, {state_reg_n_0_[5] carry_i_3/I1}, {state_reg_n_0_[2] carry_i_3/I2}, {carry_reg_i_6_n_0 carry_i_3/I3}, {state_reg_n_0_[3] carry_i_3/I4}, {reset carry_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000038, 
LOC: SLICE_X30Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_i_4 - 
nets: {alucout carry_i_4/O}, {carry_i_7_n_0 carry_i_4/I0}, {alu/data3 carry_i_4/I1}, {alusel_reg_n_0_[1] carry_i_4/I2}, {alusel_reg_n_0_[2] carry_i_4/I3}, {alusel_reg_n_0_[0] carry_i_4/I4}, {alu/data2 carry_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF0CA00FA00CA000A, 
LOC: SLICE_X30Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_i_5 - 
nets: {carry_i_5_n_0 carry_i_5/O}, {p_0_in[2] carry_i_5/I0}, {p_0_in[1] carry_i_5/I1}, {carry3[15] carry_i_5/I2}, {p_0_in[0] carry_i_5/I3}, {p_5_in carry_i_5/I4}, {carry_i_8_n_0 carry_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF20FF20AA, 
LOC: SLICE_X36Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_i_7 - 
nets: {carry_i_7_n_0 carry_i_7/O}, {regfil_reg[1][7]_i_18_n_5 carry_i_7/I0}, {regfil[1][7]_i_19_n_0 carry_i_7/I1}, {regfil_reg[1][7]_i_18_n_6 carry_i_7/I2}, {regfil_reg[1][7]_i_18_n_4 carry_i_7/I3}, {alusel_reg_n_0_[0] carry_i_7/I4}, {alu/data0 carry_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFF80000000, 
LOC: SLICE_X30Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_i_8 - 
nets: {carry_i_8_n_0 carry_i_8/O}, {p_0_in[0] carry_i_8/I0}, {regfil_reg_n_0_[7][0] carry_i_8/I1}, {p_0_in[2] carry_i_8/I2}, {carry_reg_n_0 carry_i_8/I3}, {opcode_reg_n_0_[2] carry_i_8/I4}, {carry_i_12_n_0 carry_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h08A8FFFF08A80000, 
LOC: SLICE_X38Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_i_9 - 
nets: {carry_i_9_n_0 carry_i_9/O}, {state_reg_n_0_[4] carry_i_9/I0}, {state_reg_n_0_[2] carry_i_9/I1}, {p_8_in[1] carry_i_9/I2}, {carry carry_i_9/I3}, {p_8_in[0] carry_i_9/I4}, {state_reg_n_0_[1] carry_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAFFFFFBFF, 
LOC: SLICE_X30Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

carry_reg - 
nets: {carry_reg_n_0 carry_reg/Q}, {clock carry_reg/C}, {<const1> carry_reg/CE}, {carry_i_1_n_0 carry_reg/D}, {<const0> carry_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

carry_reg_i_11 - 
nets: { carry_reg_i_11/CO[3]}, { carry_reg_i_11/CO[2]}, { carry_reg_i_11/CO[1]}, {alu/data0 carry_reg_i_11/CO[0]}, { carry_reg_i_11/O[3]}, { carry_reg_i_11/O[2]}, { carry_reg_i_11/O[1]}, { carry_reg_i_11/O[0]}, {regfil_reg[1][7]_i_18_n_0 carry_reg_i_11/CI}, {<const0> carry_reg_i_11/CYINIT}, {<const0> carry_reg_i_11/DI[3]}, {<const0> carry_reg_i_11/DI[2]}, {<const0> carry_reg_i_11/DI[1]}, {<const0> carry_reg_i_11/DI[0]}, {<const0> carry_reg_i_11/S[3]}, {<const0> carry_reg_i_11/S[2]}, {<const0> carry_reg_i_11/S[1]}, {<const1> carry_reg_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X33Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

carry_reg_i_13 - 
nets: { carry_reg_i_13/CO[3]}, { carry_reg_i_13/CO[2]}, { carry_reg_i_13/CO[1]}, {data7 carry_reg_i_13/CO[0]}, { carry_reg_i_13/O[3]}, { carry_reg_i_13/O[2]}, { carry_reg_i_13/O[1]}, { carry_reg_i_13/O[0]}, {regfil_reg[4][7]_i_18_n_0 carry_reg_i_13/CI}, {<const0> carry_reg_i_13/CYINIT}, {<const0> carry_reg_i_13/DI[3]}, {<const0> carry_reg_i_13/DI[2]}, {<const0> carry_reg_i_13/DI[1]}, {<const0> carry_reg_i_13/DI[0]}, {<const0> carry_reg_i_13/S[3]}, {<const0> carry_reg_i_13/S[2]}, {<const0> carry_reg_i_13/S[1]}, {<const1> carry_reg_i_13/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X43Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

carry_reg_i_14 - 
nets: { carry_reg_i_14/CO[3]}, { carry_reg_i_14/CO[2]}, { carry_reg_i_14/CO[1]}, {carry_reg_i_14_n_3 carry_reg_i_14/CO[0]}, { carry_reg_i_14/O[3]}, { carry_reg_i_14/O[2]}, { carry_reg_i_14/O[1]}, { carry_reg_i_14/O[0]}, {regfil_reg[4][7]_i_19_n_0 carry_reg_i_14/CI}, {<const0> carry_reg_i_14/CYINIT}, {<const0> carry_reg_i_14/DI[3]}, {<const0> carry_reg_i_14/DI[2]}, {<const0> carry_reg_i_14/DI[1]}, {<const0> carry_reg_i_14/DI[0]}, {<const0> carry_reg_i_14/S[3]}, {<const0> carry_reg_i_14/S[2]}, {<const0> carry_reg_i_14/S[1]}, {<const1> carry_reg_i_14/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

carry_reg_i_15 - 
nets: { carry_reg_i_15/CO[3]}, { carry_reg_i_15/CO[2]}, { carry_reg_i_15/CO[1]}, {carry_reg_i_15_n_3 carry_reg_i_15/CO[0]}, { carry_reg_i_15/O[3]}, { carry_reg_i_15/O[2]}, { carry_reg_i_15/O[1]}, { carry_reg_i_15/O[0]}, {regfil_reg[4][7]_i_20_n_0 carry_reg_i_15/CI}, {<const0> carry_reg_i_15/CYINIT}, {<const0> carry_reg_i_15/DI[3]}, {<const0> carry_reg_i_15/DI[2]}, {<const0> carry_reg_i_15/DI[1]}, {<const0> carry_reg_i_15/DI[0]}, {<const0> carry_reg_i_15/S[3]}, {<const0> carry_reg_i_15/S[2]}, {<const0> carry_reg_i_15/S[1]}, {<const1> carry_reg_i_15/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

carry_reg_i_6 - 
nets: {carry_reg_i_6_n_0 carry_reg_i_6/O}, {carry_i_9_n_0 carry_reg_i_6/I0}, {carry_i_10_n_0 carry_reg_i_6/I1}, {state_reg_n_0_[0] carry_reg_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X30Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

data[0]_INST_0 - 
nets: {data[0] data[0]_INST_0/O}, {datao_reg_n_0_[0] data[0]_INST_0/I0}, {dataeno data[0]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[1]_INST_0 - 
nets: {data[1] data[1]_INST_0/O}, {datao_reg_n_0_[1] data[1]_INST_0/I0}, {dataeno data[1]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X32Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[2]_INST_0 - 
nets: {data[2] data[2]_INST_0/O}, {datao_reg_n_0_[2] data[2]_INST_0/I0}, {dataeno data[2]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[3]_INST_0 - 
nets: {data[3] data[3]_INST_0/O}, {datao_reg_n_0_[3] data[3]_INST_0/I0}, {dataeno data[3]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[4]_INST_0 - 
nets: {data[4] data[4]_INST_0/O}, {datao_reg_n_0_[4] data[4]_INST_0/I0}, {dataeno data[4]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[5]_INST_0 - 
nets: {data[5] data[5]_INST_0/O}, {datao_reg_n_0_[5] data[5]_INST_0/I0}, {dataeno data[5]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[6]_INST_0 - 
nets: {data[6] data[6]_INST_0/O}, {datao_reg_n_0_[6] data[6]_INST_0/I0}, {dataeno data[6]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data[7]_INST_0 - 
nets: {data[7] data[7]_INST_0/O}, {datao_reg_n_0_[7] data[7]_INST_0/I0}, {dataeno data[7]_INST_0/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

dataeno_i_1 - 
nets: {dataeno_i_1_n_0 dataeno_i_1/O}, {state_reg_n_0_[3] dataeno_i_1/I0}, {state_reg_n_0_[0] dataeno_i_1/I1}, {state_reg_n_0_[4] dataeno_i_1/I2}, {dataeno_i_2_n_0 dataeno_i_1/I3}, {dataeno dataeno_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8BFF8B00, 
LOC: SLICE_X32Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

dataeno_i_2 - 
nets: {dataeno_i_2_n_0 dataeno_i_2/O}, {state_reg_n_0_[0] dataeno_i_2/I0}, {state_reg_n_0_[2] dataeno_i_2/I1}, {state_reg_n_0_[3] dataeno_i_2/I2}, {state_reg_n_0_[1] dataeno_i_2/I3}, {state_reg_n_0_[4] dataeno_i_2/I4}, {state_reg_n_0_[5] dataeno_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000624000, 
LOC: SLICE_X32Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

dataeno_reg - 
nets: {dataeno dataeno_reg/Q}, {clock dataeno_reg/C}, {<const1> dataeno_reg/CE}, {dataeno_i_1_n_0 dataeno_reg/D}, {reset dataeno_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao[0]_i_1 - 
nets: {datao[0] datao[0]_i_1/O}, {regfil_reg_n_0_[7][0] datao[0]_i_1/I0}, {state_reg_n_0_[4] datao[0]_i_1/I1}, {wdatahold_reg_n_0_[0] datao[0]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[1]_i_1 - 
nets: {datao[1] datao[1]_i_1/O}, {regfil_reg_n_0_[7][1] datao[1]_i_1/I0}, {state_reg_n_0_[4] datao[1]_i_1/I1}, {wdatahold_reg_n_0_[1] datao[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[2]_i_1 - 
nets: {datao[2] datao[2]_i_1/O}, {regfil_reg_n_0_[7][2] datao[2]_i_1/I0}, {state_reg_n_0_[4] datao[2]_i_1/I1}, {wdatahold_reg_n_0_[2] datao[2]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[3]_i_1 - 
nets: {datao[3] datao[3]_i_1/O}, {regfil_reg_n_0_[7][3] datao[3]_i_1/I0}, {state_reg_n_0_[4] datao[3]_i_1/I1}, {wdatahold_reg_n_0_[3] datao[3]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[4]_i_1 - 
nets: {datao[4] datao[4]_i_1/O}, {regfil_reg_n_0_[7][4] datao[4]_i_1/I0}, {state_reg_n_0_[4] datao[4]_i_1/I1}, {wdatahold_reg_n_0_[4] datao[4]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[5]_i_1 - 
nets: {datao[5] datao[5]_i_1/O}, {regfil_reg_n_0_[7][5] datao[5]_i_1/I0}, {state_reg_n_0_[4] datao[5]_i_1/I1}, {wdatahold_reg_n_0_[5] datao[5]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[6]_i_1 - 
nets: {datao[6] datao[6]_i_1/O}, {regfil_reg_n_0_[7][6] datao[6]_i_1/I0}, {state_reg_n_0_[4] datao[6]_i_1/I1}, {wdatahold_reg_n_0_[6] datao[6]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[7]_i_1 - 
nets: {datao[7]_i_1_n_0 datao[7]_i_1/O}, {datao[7]_i_3_n_0 datao[7]_i_1/I0}, {reset datao[7]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X31Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

datao[7]_i_2 - 
nets: {datao[7] datao[7]_i_2/O}, {p_5_in datao[7]_i_2/I0}, {state_reg_n_0_[4] datao[7]_i_2/I1}, {wdatahold_reg_n_0_[7] datao[7]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

datao[7]_i_3 - 
nets: {datao[7]_i_3_n_0 datao[7]_i_3/O}, {state_reg_n_0_[1] datao[7]_i_3/I0}, {state_reg_n_0_[0] datao[7]_i_3/I1}, {state_reg_n_0_[5] datao[7]_i_3/I2}, {state_reg_n_0_[3] datao[7]_i_3/I3}, {state_reg_n_0_[4] datao[7]_i_3/I4}, {state_reg_n_0_[2] datao[7]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000020004000000, 
LOC: SLICE_X31Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

datao_reg[0] - 
nets: {datao_reg_n_0_[0] datao_reg[0]/Q}, {clock datao_reg[0]/C}, {datao[7]_i_1_n_0 datao_reg[0]/CE}, {datao[0] datao_reg[0]/D}, {<const0> datao_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[1] - 
nets: {datao_reg_n_0_[1] datao_reg[1]/Q}, {clock datao_reg[1]/C}, {datao[7]_i_1_n_0 datao_reg[1]/CE}, {datao[1] datao_reg[1]/D}, {<const0> datao_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[2] - 
nets: {datao_reg_n_0_[2] datao_reg[2]/Q}, {clock datao_reg[2]/C}, {datao[7]_i_1_n_0 datao_reg[2]/CE}, {datao[2] datao_reg[2]/D}, {<const0> datao_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[3] - 
nets: {datao_reg_n_0_[3] datao_reg[3]/Q}, {clock datao_reg[3]/C}, {datao[7]_i_1_n_0 datao_reg[3]/CE}, {datao[3] datao_reg[3]/D}, {<const0> datao_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[4] - 
nets: {datao_reg_n_0_[4] datao_reg[4]/Q}, {clock datao_reg[4]/C}, {datao[7]_i_1_n_0 datao_reg[4]/CE}, {datao[4] datao_reg[4]/D}, {<const0> datao_reg[4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[5] - 
nets: {datao_reg_n_0_[5] datao_reg[5]/Q}, {clock datao_reg[5]/C}, {datao[7]_i_1_n_0 datao_reg[5]/CE}, {datao[5] datao_reg[5]/D}, {<const0> datao_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[6] - 
nets: {datao_reg_n_0_[6] datao_reg[6]/Q}, {clock datao_reg[6]/C}, {datao[7]_i_1_n_0 datao_reg[6]/CE}, {datao[6] datao_reg[6]/D}, {<const0> datao_reg[6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

datao_reg[7] - 
nets: {datao_reg_n_0_[7] datao_reg[7]/Q}, {clock datao_reg[7]/C}, {datao[7]_i_1_n_0 datao_reg[7]/CE}, {datao[7] datao_reg[7]/D}, {<const0> datao_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ei_i_1 - 
nets: {ei_i_1_n_0 ei_i_1/O}, {eienb_reg_n_0 ei_i_1/I0}, {state_reg_n_0_[2] ei_i_1/I1}, {eienb_i_2_n_0 ei_i_1/I2}, {eienb_i_3_n_0 ei_i_1/I3}, {ei_i_2_n_0 ei_i_1/I4}, {ei_reg_n_0 ei_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF2FFFFFF02000000, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ei_i_2 - 
nets: {ei_i_2_n_0 ei_i_2/O}, {eienb_reg_n_0 ei_i_2/I0}, {ei_reg_n_0 ei_i_2/I1}, {intr ei_i_2/I2}, {state_reg_n_0_[0] ei_i_2/I3}, {state_reg_n_0_[2] ei_i_2/I4}, {ei0 ei_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00FFEA000000EA00, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ei_i_3 - 
nets: {ei0 ei_i_3/O}, {p_8_in[0] ei_i_3/I0}, {p_0_in[1] ei_i_3/I1}, {wdatahold[7]_i_11_n_0 ei_i_3/I2}, {eienb_i_6_n_0 ei_i_3/I3}, {p_0_in[2] ei_i_3/I4}, {p_8_in[1] ei_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0080000000000000, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ei_reg - 
nets: {ei_reg_n_0 ei_reg/Q}, {clock ei_reg/C}, {<const1> ei_reg/CE}, {ei_i_1_n_0 ei_reg/D}, {reset ei_reg/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

eienb_i_1 - 
nets: {eienb_i_1_n_0 eienb_i_1/O}, {eienb_i_2_n_0 eienb_i_1/I0}, {eienb_i_3_n_0 eienb_i_1/I1}, {eienb0 eienb_i_1/I2}, {state_reg_n_0_[2] eienb_i_1/I3}, {state_reg_n_0_[0] eienb_i_1/I4}, {eienb_reg_n_0 eienb_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFBBFFFF00004000, 
LOC: SLICE_X36Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

eienb_i_2 - 
nets: {eienb_i_2_n_0 eienb_i_2/O}, {state_reg_n_0_[3] eienb_i_2/I0}, {state_reg_n_0_[1] eienb_i_2/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X36Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

eienb_i_3 - 
nets: {eienb_i_3_n_0 eienb_i_3/O}, {state_reg_n_0_[4] eienb_i_3/I0}, {state_reg_n_0_[5] eienb_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X44Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

eienb_i_4 - 
nets: {eienb0 eienb_i_4/O}, {eienb_i_5_n_0 eienb_i_4/I0}, {opcode_reg_n_0_[2] eienb_i_4/I1}, {p_8_in[0] eienb_i_4/I2}, {eienb_i_6_n_0 eienb_i_4/I3}, {p_0_in[0] eienb_i_4/I4}, {p_8_in[1] eienb_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0010000000000000, 
LOC: SLICE_X36Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

eienb_i_5 - 
nets: {eienb_i_5_n_0 eienb_i_5/O}, {p_0_in[2] eienb_i_5/I0}, {p_0_in[1] eienb_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X40Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

eienb_i_6 - 
nets: {eienb_i_6_n_0 eienb_i_6/O}, {opcode_reg_n_0_[1] eienb_i_6/I0}, {opcode_reg_n_0_[0] eienb_i_6/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X33Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

eienb_reg - 
nets: {eienb_reg_n_0 eienb_reg/Q}, {clock eienb_reg/C}, {<const1> eienb_reg/CE}, {eienb_i_1_n_0 eienb_reg/D}, {reset eienb_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

g0_b0 - 
nets: {g0_b0_n_0 g0_b0/O}, {sel[0] g0_b0/I0}, {sel[1] g0_b0/I1}, {sel[2] g0_b0/I2}, {sel[3] g0_b0/I3}, {sel[4] g0_b0/I4}, {sel[5] g0_b0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB0A8A1504B15C88E, 
LOC: SLICE_X39Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b0__0 - 
nets: {carry g0_b0__0/O}, {opcode_reg_n_0_[0] g0_b0__0/I0}, {opcode_reg_n_0_[1] g0_b0__0/I1}, {opcode_reg_n_0_[2] g0_b0__0/I2}, {p_0_in[0] g0_b0__0/I3}, {p_0_in[1] g0_b0__0/I4}, {p_0_in[2] g0_b0__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8280020082808280, 
LOC: SLICE_X30Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b1 - 
nets: {g0_b1_n_0 g0_b1/O}, {sel[0] g0_b1/I0}, {sel[1] g0_b1/I1}, {sel[2] g0_b1/I2}, {sel[3] g0_b1/I3}, {sel[4] g0_b1/I4}, {sel[5] g0_b1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6D5F5EA6BCAE3F50, 
LOC: SLICE_X35Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b2 - 
nets: {g0_b2_n_0 g0_b2/O}, {sel[0] g0_b2/I0}, {sel[1] g0_b2/I1}, {sel[2] g0_b2/I2}, {sel[3] g0_b2/I3}, {sel[4] g0_b2/I4}, {sel[5] g0_b2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7ED68D28390CB004, 
LOC: SLICE_X35Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b3 - 
nets: {g0_b3_n_0 g0_b3/O}, {sel[0] g0_b3/I0}, {sel[1] g0_b3/I1}, {sel[2] g0_b3/I2}, {sel[3] g0_b3/I3}, {sel[4] g0_b3/I4}, {sel[5] g0_b3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h40E69C28390CBAA4, 
LOC: SLICE_X39Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b4 - 
nets: {g0_b4_n_0 g0_b4/O}, {sel[0] g0_b4/I0}, {sel[1] g0_b4/I1}, {sel[2] g0_b4/I2}, {sel[3] g0_b4/I3}, {sel[4] g0_b4/I4}, {sel[5] g0_b4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h013143868DA69554, 
LOC: SLICE_X35Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b5 - 
nets: {g0_b5_n_0 g0_b5/O}, {sel[0] g0_b5/I0}, {sel[1] g0_b5/I1}, {sel[2] g0_b5/I2}, {sel[3] g0_b5/I3}, {sel[4] g0_b5/I4}, {sel[5] g0_b5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3608200100400000, 
LOC: SLICE_X36Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

inta_i_1 - 
nets: {inta_i_1_n_0 inta_i_1/O}, {inta_i_2_n_0 inta_i_1/I0}, {inta_i_3_n_0 inta_i_1/I1}, {state_reg_n_0_[4] inta_i_1/I2}, {inta_i_4_n_0 inta_i_1/I3}, {state_reg_n_0_[5] inta_i_1/I4}, {inta inta_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFABFB0000A808, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

inta_i_2 - 
nets: {inta_i_2_n_0 inta_i_2/O}, {intcyc inta_i_2/I0}, {state_reg_n_0_[4] inta_i_2/I1}, {waitr inta_i_2/I2}, {state_reg_n_0_[2] inta_i_2/I3}, {state_reg_n_0_[1] inta_i_2/I4}, {state1 inta_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF0B8F3BBF0B8C088, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

inta_i_3 - 
nets: {inta_i_3_n_0 inta_i_3/O}, {state_reg_n_0_[2] inta_i_3/I0}, {waitr inta_i_3/I1}, {state_reg_n_0_[1] inta_i_3/I2}, {state_reg_n_0_[0] inta_i_3/I3}, {state1 inta_i_3/I4}, {state_reg_n_0_[3] inta_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000015001000, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

inta_i_4 - 
nets: {inta_i_4_n_0 inta_i_4/O}, {intcyc inta_i_4/I0}, {state_reg_n_0_[0] inta_i_4/I1}, {state_reg_n_0_[1] inta_i_4/I2}, {state_reg_n_0_[2] inta_i_4/I3}, {waitr inta_i_4/I4}, {state_reg_n_0_[3] inta_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000200320, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

inta_i_5 - 
nets: {state1 inta_i_5/O}, {ei_reg_n_0 inta_i_5/I0}, {intr inta_i_5/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

inta_reg - 
nets: {inta inta_reg/Q}, {clock inta_reg/C}, {<const1> inta_reg/CE}, {inta_i_1_n_0 inta_reg/D}, {reset inta_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

intcyc_i_1 - 
nets: {intcyc_i_1_n_0 intcyc_i_1/O}, {ei_reg_n_0 intcyc_i_1/I0}, {intr intcyc_i_1/I1}, {intcyc_i_2_n_0 intcyc_i_1/I2}, {intcyc intcyc_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

intcyc_i_2 - 
nets: {intcyc_i_2_n_0 intcyc_i_2/O}, {state_reg_n_0_[5] intcyc_i_2/I0}, {state_reg_n_0_[2] intcyc_i_2/I1}, {state_reg_n_0_[0] intcyc_i_2/I2}, {state_reg_n_0_[1] intcyc_i_2/I3}, {state_reg_n_0_[3] intcyc_i_2/I4}, {state_reg_n_0_[4] intcyc_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X36Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

intcyc_reg - 
nets: {intcyc intcyc_reg/Q}, {clock intcyc_reg/C}, {<const1> intcyc_reg/CE}, {intcyc_i_1_n_0 intcyc_reg/D}, {reset intcyc_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode[7]_i_1 - 
nets: {opcode[7]_i_1_n_0 opcode[7]_i_1/O}, {opcode[7]_i_2_n_0 opcode[7]_i_1/I0}, {waitr opcode[7]_i_1/I1}, {state_reg_n_0_[1] opcode[7]_i_1/I2}, {state_reg_n_0_[0] opcode[7]_i_1/I3}, {opcode[7]_i_3_n_0 opcode[7]_i_1/I4}, {reset opcode[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000020000000, 
LOC: SLICE_X36Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

opcode[7]_i_2 - 
nets: {opcode[7]_i_2_n_0 opcode[7]_i_2/O}, {state_reg_n_0_[4] opcode[7]_i_2/I0}, {state_reg_n_0_[3] opcode[7]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X36Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

opcode[7]_i_3 - 
nets: {opcode[7]_i_3_n_0 opcode[7]_i_3/O}, {state_reg_n_0_[5] opcode[7]_i_3/I0}, {state_reg_n_0_[2] opcode[7]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X45Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

opcode_reg[0] - 
nets: {opcode_reg_n_0_[0] opcode_reg[0]/Q}, {clock opcode_reg[0]/C}, {opcode[7]_i_1_n_0 opcode_reg[0]/CE}, {data[0] opcode_reg[0]/D}, {<const0> opcode_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[1] - 
nets: {opcode_reg_n_0_[1] opcode_reg[1]/Q}, {clock opcode_reg[1]/C}, {opcode[7]_i_1_n_0 opcode_reg[1]/CE}, {data[1] opcode_reg[1]/D}, {<const0> opcode_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[2] - 
nets: {opcode_reg_n_0_[2] opcode_reg[2]/Q}, {clock opcode_reg[2]/C}, {opcode[7]_i_1_n_0 opcode_reg[2]/CE}, {data[2] opcode_reg[2]/D}, {<const0> opcode_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[3] - 
nets: {p_0_in[0] opcode_reg[3]/Q}, {clock opcode_reg[3]/C}, {opcode[7]_i_1_n_0 opcode_reg[3]/CE}, {data[3] opcode_reg[3]/D}, {<const0> opcode_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[4] - 
nets: {p_0_in[1] opcode_reg[4]/Q}, {clock opcode_reg[4]/C}, {opcode[7]_i_1_n_0 opcode_reg[4]/CE}, {data[4] opcode_reg[4]/D}, {<const0> opcode_reg[4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[5] - 
nets: {p_0_in[2] opcode_reg[5]/Q}, {clock opcode_reg[5]/C}, {opcode[7]_i_1_n_0 opcode_reg[5]/CE}, {data[5] opcode_reg[5]/D}, {<const0> opcode_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[6] - 
nets: {p_8_in[0] opcode_reg[6]/Q}, {clock opcode_reg[6]/C}, {opcode[7]_i_1_n_0 opcode_reg[6]/CE}, {data[6] opcode_reg[6]/D}, {<const0> opcode_reg[6]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

opcode_reg[7] - 
nets: {p_8_in[1] opcode_reg[7]/Q}, {clock opcode_reg[7]/C}, {opcode[7]_i_1_n_0 opcode_reg[7]/CE}, {data[7] opcode_reg[7]/D}, {<const0> opcode_reg[7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

parity_i_1 - 
nets: {parity_i_1_n_0 parity_i_1/O}, {parity_i_2_n_0 parity_i_1/I0}, {parity_i_3_n_0 parity_i_1/I1}, {state_reg_n_0_[1] parity_i_1/I2}, {rdatahold2_reg_n_0_[2] parity_i_1/I3}, {parity_i_4_n_0 parity_i_1/I4}, {parity_reg_n_0 parity_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h6F60FFFF6F600000, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

parity_i_2 - 
nets: {parity_i_2_n_0 parity_i_2/O}, {alu/resi__55[1] parity_i_2/I0}, {alu/resi__55[0] parity_i_2/I1}, {alu/resi__55[3] parity_i_2/I2}, {alu/resi__55[2] parity_i_2/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h9669, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

parity_i_3 - 
nets: {parity_i_3_n_0 parity_i_3/O}, {alu/resi__55[5] parity_i_3/I0}, {alu/resi__55[4] parity_i_3/I1}, {alusout parity_i_3/I2}, {alu/resi__55[6] parity_i_3/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

parity_i_4 - 
nets: {parity_i_4_n_0 parity_i_4/O}, {state_reg_n_0_[1] parity_i_4/I0}, {state_reg_n_0_[5] parity_i_4/I1}, {state_reg_n_0_[0] parity_i_4/I2}, {state_reg_n_0_[4] parity_i_4/I3}, {parity_i_5_n_0 parity_i_4/I4}, {reset parity_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000010A20000, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

parity_i_5 - 
nets: {parity_i_5_n_0 parity_i_5/O}, {state_reg_n_0_[3] parity_i_5/I0}, {popdes_reg_n_0_[0] parity_i_5/I1}, {popdes_reg_n_0_[1] parity_i_5/I2}, {state_reg_n_0_[4] parity_i_5/I3}, {state_reg_n_0_[2] parity_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h40550000, 
LOC: SLICE_X31Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

parity_reg - 
nets: {parity_reg_n_0 parity_reg/Q}, {clock parity_reg/C}, {<const1> parity_reg/CE}, {parity_i_1_n_0 parity_reg/D}, {<const0> parity_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc[0]_i_1 - 
nets: {pc[0]_i_1_n_0 pc[0]_i_1/O}, {state_reg_n_0_[5] pc[0]_i_1/I0}, {rdatahold2_reg_n_0_[0] pc[0]_i_1/I1}, {state_reg_n_0_[3] pc[0]_i_1/I2}, {pc[0]_i_2_n_0 pc[0]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X46Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pc[0]_i_2 - 
nets: {pc[0]_i_2_n_0 pc[0]_i_2/O}, {pc[0] pc[0]_i_2/I0}, {pc_reg_n_0_[0] pc[0]_i_2/I1}, {p_8_in[1] pc[0]_i_2/I2}, {pc[0]_i_4_n_0 pc[0]_i_2/I3}, {p_8_in[0] pc[0]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hA3A33F30, 
LOC: SLICE_X46Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pc[0]_i_3 - 
nets: {pc[0] pc[0]_i_3/O}, {pc[15]_i_11_n_0 pc[0]_i_3/I0}, {regfil_reg_n_0_[5][0] pc[0]_i_3/I1}, {pc[15]_i_21_n_0 pc[0]_i_3/I2}, {pc_reg[2]_i_11_n_7 pc[0]_i_3/I3}, {pc[15]_i_13_n_0 pc[0]_i_3/I4}, {pc_reg_n_0_[0] pc[0]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h454000004540FFFF, 
LOC: SLICE_X46Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[0]_i_4 - 
nets: {pc[0]_i_4_n_0 pc[0]_i_4/O}, {opcode_reg_n_0_[0] pc[0]_i_4/I0}, {pc_reg[2]_i_11_n_7 pc[0]_i_4/I1}, {opcode_reg_n_0_[1] pc[0]_i_4/I2}, {opcode_reg_n_0_[2] pc[0]_i_4/I3}, {pc_reg_n_0_[0] pc[0]_i_4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h4000EFFF, 
LOC: SLICE_X46Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pc[10]_i_1 - 
nets: {pc[10]_i_1_n_0 pc[10]_i_1/O}, {state_reg_n_0_[5] pc[10]_i_1/I0}, {rdatahold[2] pc[10]_i_1/I1}, {state_reg_n_0_[3] pc[10]_i_1/I2}, {pc[10]_i_2_n_0 pc[10]_i_1/I3}, {pc[10]_i_3_n_0 pc[10]_i_1/I4}, {p_8_in[0] pc[10]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X50Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[10]_i_2 - 
nets: {pc[10]_i_2_n_0 pc[10]_i_2/O}, {pc_reg[12]_i_4_n_6 pc[10]_i_2/I0}, {pc[15]_i_11_n_0 pc[10]_i_2/I1}, {pc[10]_i_4_n_0 pc[10]_i_2/I2}, {pc[15]_i_13_n_0 pc[10]_i_2/I3}, {p_8_in[1] pc[10]_i_2/I4}, {pc_reg[12]_i_6_n_6 pc[10]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X51Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[10]_i_3 - 
nets: {pc[10]_i_3_n_0 pc[10]_i_3/O}, {p_8_in[1] pc[10]_i_3/I0}, {pc_reg[12]_i_4_n_6 pc[10]_i_3/I1}, {pc[15]_i_15_n_0 pc[10]_i_3/I2}, {pc_reg[12]_i_6_n_6 pc[10]_i_3/I3}, {opcode_reg_n_0_[0] pc[10]_i_3/I4}, {pc[10]_i_5_n_0 pc[10]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X50Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[10]_i_4 - 
nets: {pc[10]_i_4_n_0 pc[10]_i_4/O}, {carry3[10] pc[10]_i_4/I0}, {pc[15]_i_21_n_0 pc[10]_i_4/I1}, {pc_reg[11]_i_6_n_5 pc[10]_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X51Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[10]_i_5 - 
nets: {pc[10]_i_5_n_0 pc[10]_i_5/O}, {pc_reg[11]_i_6_n_5 pc[10]_i_5/I0}, {pc_reg[12]_i_4_n_6 pc[10]_i_5/I1}, {opcode_reg_n_0_[1] pc[10]_i_5/I2}, {p_0_in[2] pc[10]_i_5/I3}, {opcode_reg_n_0_[2] pc[10]_i_5/I4}, {pc_reg[12]_i_6_n_6 pc[10]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X51Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[11]_i_1 - 
nets: {pc[11]_i_1_n_0 pc[11]_i_1/O}, {state_reg_n_0_[5] pc[11]_i_1/I0}, {rdatahold[3] pc[11]_i_1/I1}, {state_reg_n_0_[3] pc[11]_i_1/I2}, {pc[11]_i_2_n_0 pc[11]_i_1/I3}, {pc[11]_i_3_n_0 pc[11]_i_1/I4}, {p_8_in[0] pc[11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X46Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[11]_i_2 - 
nets: {pc[11]_i_2_n_0 pc[11]_i_2/O}, {pc_reg[12]_i_4_n_5 pc[11]_i_2/I0}, {pc[15]_i_11_n_0 pc[11]_i_2/I1}, {pc[11]_i_4_n_0 pc[11]_i_2/I2}, {pc[15]_i_13_n_0 pc[11]_i_2/I3}, {p_8_in[1] pc[11]_i_2/I4}, {pc_reg[12]_i_6_n_5 pc[11]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X46Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[11]_i_3 - 
nets: {pc[11]_i_3_n_0 pc[11]_i_3/O}, {p_8_in[1] pc[11]_i_3/I0}, {pc_reg[12]_i_4_n_5 pc[11]_i_3/I1}, {pc[15]_i_15_n_0 pc[11]_i_3/I2}, {pc_reg[12]_i_6_n_5 pc[11]_i_3/I3}, {opcode_reg_n_0_[0] pc[11]_i_3/I4}, {pc[11]_i_5_n_0 pc[11]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X46Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[11]_i_4 - 
nets: {pc[11]_i_4_n_0 pc[11]_i_4/O}, {carry3[11] pc[11]_i_4/I0}, {pc[15]_i_21_n_0 pc[11]_i_4/I1}, {pc_reg[11]_i_6_n_4 pc[11]_i_4/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[11]_i_5 - 
nets: {pc[11]_i_5_n_0 pc[11]_i_5/O}, {pc_reg[11]_i_6_n_4 pc[11]_i_5/I0}, {pc_reg[12]_i_4_n_5 pc[11]_i_5/I1}, {opcode_reg_n_0_[1] pc[11]_i_5/I2}, {p_0_in[2] pc[11]_i_5/I3}, {opcode_reg_n_0_[2] pc[11]_i_5/I4}, {pc_reg[12]_i_6_n_5 pc[11]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X48Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[12]_i_1 - 
nets: {pc[12]_i_1_n_0 pc[12]_i_1/O}, {state_reg_n_0_[5] pc[12]_i_1/I0}, {rdatahold[4] pc[12]_i_1/I1}, {state_reg_n_0_[3] pc[12]_i_1/I2}, {pc[12]_i_2_n_0 pc[12]_i_1/I3}, {pc[12]_i_3_n_0 pc[12]_i_1/I4}, {p_8_in[0] pc[12]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X49Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[12]_i_2 - 
nets: {pc[12]_i_2_n_0 pc[12]_i_2/O}, {pc_reg[12]_i_4_n_4 pc[12]_i_2/I0}, {pc[15]_i_11_n_0 pc[12]_i_2/I1}, {pc[12]_i_5_n_0 pc[12]_i_2/I2}, {pc[15]_i_13_n_0 pc[12]_i_2/I3}, {p_8_in[1] pc[12]_i_2/I4}, {pc_reg[12]_i_6_n_4 pc[12]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X50Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[12]_i_3 - 
nets: {pc[12]_i_3_n_0 pc[12]_i_3/O}, {p_8_in[1] pc[12]_i_3/I0}, {pc_reg[12]_i_4_n_4 pc[12]_i_3/I1}, {pc[15]_i_15_n_0 pc[12]_i_3/I2}, {pc_reg[12]_i_6_n_4 pc[12]_i_3/I3}, {opcode_reg_n_0_[0] pc[12]_i_3/I4}, {pc[12]_i_7_n_0 pc[12]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X50Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[12]_i_5 - 
nets: {pc[12]_i_5_n_0 pc[12]_i_5/O}, {carry3[12] pc[12]_i_5/I0}, {pc[15]_i_21_n_0 pc[12]_i_5/I1}, {pc_reg[15]_i_22_n_7 pc[12]_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[12]_i_7 - 
nets: {pc[12]_i_7_n_0 pc[12]_i_7/O}, {pc_reg[15]_i_22_n_7 pc[12]_i_7/I0}, {pc_reg[12]_i_4_n_4 pc[12]_i_7/I1}, {opcode_reg_n_0_[1] pc[12]_i_7/I2}, {p_0_in[2] pc[12]_i_7/I3}, {opcode_reg_n_0_[2] pc[12]_i_7/I4}, {pc_reg[12]_i_6_n_4 pc[12]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X48Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[13]_i_1 - 
nets: {pc[13]_i_1_n_0 pc[13]_i_1/O}, {state_reg_n_0_[5] pc[13]_i_1/I0}, {rdatahold[5] pc[13]_i_1/I1}, {state_reg_n_0_[3] pc[13]_i_1/I2}, {pc[13]_i_2_n_0 pc[13]_i_1/I3}, {pc[13]_i_3_n_0 pc[13]_i_1/I4}, {p_8_in[0] pc[13]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X50Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[13]_i_2 - 
nets: {pc[13]_i_2_n_0 pc[13]_i_2/O}, {pc_reg[15]_i_10_n_7 pc[13]_i_2/I0}, {pc[15]_i_11_n_0 pc[13]_i_2/I1}, {pc[13]_i_4_n_0 pc[13]_i_2/I2}, {pc[15]_i_13_n_0 pc[13]_i_2/I3}, {p_8_in[1] pc[13]_i_2/I4}, {pc_reg[15]_i_14_n_7 pc[13]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X49Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[13]_i_3 - 
nets: {pc[13]_i_3_n_0 pc[13]_i_3/O}, {p_8_in[1] pc[13]_i_3/I0}, {pc_reg[15]_i_10_n_7 pc[13]_i_3/I1}, {pc[15]_i_15_n_0 pc[13]_i_3/I2}, {pc_reg[15]_i_14_n_7 pc[13]_i_3/I3}, {opcode_reg_n_0_[0] pc[13]_i_3/I4}, {pc[13]_i_5_n_0 pc[13]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X50Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[13]_i_4 - 
nets: {pc[13]_i_4_n_0 pc[13]_i_4/O}, {carry3[13] pc[13]_i_4/I0}, {pc[15]_i_21_n_0 pc[13]_i_4/I1}, {pc_reg[15]_i_22_n_6 pc[13]_i_4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[13]_i_5 - 
nets: {pc[13]_i_5_n_0 pc[13]_i_5/O}, {pc_reg[15]_i_22_n_6 pc[13]_i_5/I0}, {pc_reg[15]_i_10_n_7 pc[13]_i_5/I1}, {opcode_reg_n_0_[1] pc[13]_i_5/I2}, {p_0_in[2] pc[13]_i_5/I3}, {opcode_reg_n_0_[2] pc[13]_i_5/I4}, {pc_reg[15]_i_14_n_7 pc[13]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X50Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[14]_i_1 - 
nets: {pc[14]_i_1_n_0 pc[14]_i_1/O}, {state_reg_n_0_[5] pc[14]_i_1/I0}, {rdatahold[6] pc[14]_i_1/I1}, {state_reg_n_0_[3] pc[14]_i_1/I2}, {pc[14]_i_2_n_0 pc[14]_i_1/I3}, {pc[14]_i_3_n_0 pc[14]_i_1/I4}, {p_8_in[0] pc[14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X48Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[14]_i_2 - 
nets: {pc[14]_i_2_n_0 pc[14]_i_2/O}, {pc_reg[15]_i_10_n_6 pc[14]_i_2/I0}, {pc[15]_i_11_n_0 pc[14]_i_2/I1}, {pc[14]_i_4_n_0 pc[14]_i_2/I2}, {pc[15]_i_13_n_0 pc[14]_i_2/I3}, {p_8_in[1] pc[14]_i_2/I4}, {pc_reg[15]_i_14_n_6 pc[14]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X48Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[14]_i_3 - 
nets: {pc[14]_i_3_n_0 pc[14]_i_3/O}, {p_8_in[1] pc[14]_i_3/I0}, {pc_reg[15]_i_10_n_6 pc[14]_i_3/I1}, {pc[15]_i_15_n_0 pc[14]_i_3/I2}, {pc_reg[15]_i_14_n_6 pc[14]_i_3/I3}, {opcode_reg_n_0_[0] pc[14]_i_3/I4}, {pc[14]_i_5_n_0 pc[14]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X48Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[14]_i_4 - 
nets: {pc[14]_i_4_n_0 pc[14]_i_4/O}, {carry3[14] pc[14]_i_4/I0}, {pc[15]_i_21_n_0 pc[14]_i_4/I1}, {pc_reg[15]_i_22_n_5 pc[14]_i_4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[14]_i_5 - 
nets: {pc[14]_i_5_n_0 pc[14]_i_5/O}, {pc_reg[15]_i_22_n_5 pc[14]_i_5/I0}, {pc_reg[15]_i_10_n_6 pc[14]_i_5/I1}, {opcode_reg_n_0_[1] pc[14]_i_5/I2}, {p_0_in[2] pc[14]_i_5/I3}, {opcode_reg_n_0_[2] pc[14]_i_5/I4}, {pc_reg[15]_i_14_n_6 pc[14]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X48Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_11 - 
nets: {pc[15]_i_11_n_0 pc[15]_i_11/O}, {opcode_reg_n_0_[1] pc[15]_i_11/I0}, {p_0_in[0] pc[15]_i_11/I1}, {p_0_in[2] pc[15]_i_11/I2}, {p_0_in[1] pc[15]_i_11/I3}, {opcode_reg_n_0_[0] pc[15]_i_11/I4}, {opcode_reg_n_0_[2] pc[15]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAE55550006AAAA, 
LOC: SLICE_X44Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_12 - 
nets: {pc[15]_i_12_n_0 pc[15]_i_12/O}, {carry3[15] pc[15]_i_12/I0}, {pc[15]_i_21_n_0 pc[15]_i_12/I1}, {pc_reg[15]_i_22_n_4 pc[15]_i_12/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[15]_i_13 - 
nets: {pc[15]_i_13_n_0 pc[15]_i_13/O}, {opcode_reg_n_0_[1] pc[15]_i_13/I0}, {p_0_in[1] pc[15]_i_13/I1}, {p_0_in[0] pc[15]_i_13/I2}, {opcode_reg_n_0_[0] pc[15]_i_13/I3}, {opcode_reg_n_0_[2] pc[15]_i_13/I4}, {p_0_in[2] pc[15]_i_13/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAA1000AAAA8800, 
LOC: SLICE_X47Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_15 - 
nets: {pc[15]_i_15_n_0 pc[15]_i_15/O}, {opcode_reg_n_0_[2] pc[15]_i_15/I0}, {opcode_reg_n_0_[1] pc[15]_i_15/I1}, {p_0_in[0] pc[15]_i_15/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X48Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[15]_i_16 - 
nets: {pc[15]_i_16_n_0 pc[15]_i_16/O}, {pc_reg[15]_i_22_n_4 pc[15]_i_16/I0}, {pc_reg[15]_i_10_n_5 pc[15]_i_16/I1}, {opcode_reg_n_0_[1] pc[15]_i_16/I2}, {p_0_in[2] pc[15]_i_16/I3}, {opcode_reg_n_0_[2] pc[15]_i_16/I4}, {pc_reg[15]_i_14_n_5 pc[15]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X49Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_17 - 
nets: {pc[15]_i_17_n_0 pc[15]_i_17/O}, {p_0_in[2] pc[15]_i_17/I0}, {opcode_reg_n_0_[0] pc[15]_i_17/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pc[15]_i_2 - 
nets: {pc[15]_i_2_n_0 pc[15]_i_2/O}, {state_reg_n_0_[5] pc[15]_i_2/I0}, {rdatahold[7] pc[15]_i_2/I1}, {state_reg_n_0_[3] pc[15]_i_2/I2}, {pc[15]_i_5_n_0 pc[15]_i_2/I3}, {pc[15]_i_6_n_0 pc[15]_i_2/I4}, {p_8_in[0] pc[15]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X49Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_21 - 
nets: {pc[15]_i_21_n_0 pc[15]_i_21/O}, {opcode_reg_n_0_[2] pc[15]_i_21/I0}, {opcode_reg_n_0_[1] pc[15]_i_21/I1}, {p_0_in[0] pc[15]_i_21/I2}, {p_0_in[1] pc[15]_i_21/I3}, {p_0_in[2] pc[15]_i_21/I4}, {opcode_reg_n_0_[0] pc[15]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7777334377777777, 
LOC: SLICE_X50Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_3 - 
nets: {pc[15]_i_3_n_0 pc[15]_i_3/O}, {state_reg_n_0_[2] pc[15]_i_3/I0}, {state_reg_n_0_[3] pc[15]_i_3/I1}, {pc[15]_i_7_n_0 pc[15]_i_3/I2}, {pc[15]_i_8_n_0 pc[15]_i_3/I3}, {state_reg_n_0_[5] pc[15]_i_3/I4}, {pc[15]_i_9_n_0 pc[15]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000022222000, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_4 - 
nets: {pc[15]_i_4_n_0 pc[15]_i_4/O}, {state_reg_n_0_[4] pc[15]_i_4/I0}, {state_reg_n_0_[5] pc[15]_i_4/I1}, {state_reg_n_0_[2] pc[15]_i_4/I2}, {state_reg_n_0_[3] pc[15]_i_4/I3}, {state_reg_n_0_[1] pc[15]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00041000, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pc[15]_i_5 - 
nets: {pc[15]_i_5_n_0 pc[15]_i_5/O}, {pc_reg[15]_i_10_n_5 pc[15]_i_5/I0}, {pc[15]_i_11_n_0 pc[15]_i_5/I1}, {pc[15]_i_12_n_0 pc[15]_i_5/I2}, {pc[15]_i_13_n_0 pc[15]_i_5/I3}, {p_8_in[1] pc[15]_i_5/I4}, {pc_reg[15]_i_14_n_5 pc[15]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X49Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_6 - 
nets: {pc[15]_i_6_n_0 pc[15]_i_6/O}, {p_8_in[1] pc[15]_i_6/I0}, {pc_reg[15]_i_10_n_5 pc[15]_i_6/I1}, {pc[15]_i_15_n_0 pc[15]_i_6/I2}, {pc_reg[15]_i_14_n_5 pc[15]_i_6/I3}, {opcode_reg_n_0_[0] pc[15]_i_6/I4}, {pc[15]_i_16_n_0 pc[15]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X49Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_7 - 
nets: {pc[15]_i_7_n_0 pc[15]_i_7/O}, {p_8_in[1] pc[15]_i_7/I0}, {p_8_in[0] pc[15]_i_7/I1}, {opcode_reg_n_0_[2] pc[15]_i_7/I2}, {opcode_reg_n_0_[1] pc[15]_i_7/I3}, {state[4]_i_11_n_0 pc[15]_i_7/I4}, {opcode_reg_n_0_[0] pc[15]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFEFFFF, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_8 - 
nets: {pc[15]_i_8_n_0 pc[15]_i_8/O}, {statesel[5]_i_10_n_0 pc[15]_i_8/I0}, {pc[15]_i_17_n_0 pc[15]_i_8/I1}, {p_0_in[1] pc[15]_i_8/I2}, {p_0_in[0] pc[15]_i_8/I3}, {opcode_reg_n_0_[1] pc[15]_i_8/I4}, {opcode_reg_n_0_[2] pc[15]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEFFFFFEFEFF, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[15]_i_9 - 
nets: {pc[15]_i_9_n_0 pc[15]_i_9/O}, {state_reg_n_0_[4] pc[15]_i_9/I0}, {state_reg_n_0_[1] pc[15]_i_9/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X41Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

pc[1]_i_1 - 
nets: {pc[1]_i_1_n_0 pc[1]_i_1/O}, {state_reg_n_0_[5] pc[1]_i_1/I0}, {rdatahold2_reg_n_0_[1] pc[1]_i_1/I1}, {state_reg_n_0_[3] pc[1]_i_1/I2}, {pc[1]_i_2_n_0 pc[1]_i_1/I3}, {pc[1]_i_3_n_0 pc[1]_i_1/I4}, {p_8_in[0] pc[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X50Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[1]_i_2 - 
nets: {pc[1]_i_2_n_0 pc[1]_i_2/O}, {pc_reg[2]_i_4_n_7 pc[1]_i_2/I0}, {pc[15]_i_11_n_0 pc[1]_i_2/I1}, {pc[1]_i_4_n_0 pc[1]_i_2/I2}, {pc[15]_i_13_n_0 pc[1]_i_2/I3}, {p_8_in[1] pc[1]_i_2/I4}, {pc_reg[4]_i_4_n_7 pc[1]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X50Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[1]_i_3 - 
nets: {pc[1]_i_3_n_0 pc[1]_i_3/O}, {p_8_in[1] pc[1]_i_3/I0}, {pc_reg[2]_i_4_n_7 pc[1]_i_3/I1}, {pc[15]_i_15_n_0 pc[1]_i_3/I2}, {pc_reg[4]_i_4_n_7 pc[1]_i_3/I3}, {opcode_reg_n_0_[0] pc[1]_i_3/I4}, {pc[1]_i_5_n_0 pc[1]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X50Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[1]_i_4 - 
nets: {pc[1]_i_4_n_0 pc[1]_i_4/O}, {regfil_reg_n_0_[5][1] pc[1]_i_4/I0}, {pc[15]_i_21_n_0 pc[1]_i_4/I1}, {pc_reg[2]_i_11_n_6 pc[1]_i_4/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[1]_i_5 - 
nets: {pc[1]_i_5_n_0 pc[1]_i_5/O}, {pc_reg[2]_i_11_n_6 pc[1]_i_5/I0}, {pc_reg[2]_i_4_n_7 pc[1]_i_5/I1}, {opcode_reg_n_0_[1] pc[1]_i_5/I2}, {p_0_in[2] pc[1]_i_5/I3}, {opcode_reg_n_0_[2] pc[1]_i_5/I4}, {pc_reg[4]_i_4_n_7 pc[1]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X50Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[2]_i_1 - 
nets: {pc[2]_i_1_n_0 pc[2]_i_1/O}, {state_reg_n_0_[5] pc[2]_i_1/I0}, {rdatahold2_reg_n_0_[2] pc[2]_i_1/I1}, {state_reg_n_0_[3] pc[2]_i_1/I2}, {pc[2]_i_2_n_0 pc[2]_i_1/I3}, {pc[2]_i_3_n_0 pc[2]_i_1/I4}, {p_8_in[0] pc[2]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X50Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[2]_i_10 - 
nets: {pc[2]_i_10_n_0 pc[2]_i_10/O}, {pc_reg_n_0_[1] pc[2]_i_10/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X47Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pc[2]_i_14 - 
nets: {pc[2]_i_14_n_0 pc[2]_i_14/O}, {pc_reg_n_0_[1] pc[2]_i_14/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X48Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pc[2]_i_2 - 
nets: {pc[2]_i_2_n_0 pc[2]_i_2/O}, {pc_reg[2]_i_4_n_6 pc[2]_i_2/I0}, {pc[15]_i_11_n_0 pc[2]_i_2/I1}, {pc[2]_i_5_n_0 pc[2]_i_2/I2}, {pc[15]_i_13_n_0 pc[2]_i_2/I3}, {p_8_in[1] pc[2]_i_2/I4}, {pc_reg[4]_i_4_n_6 pc[2]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X50Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[2]_i_3 - 
nets: {pc[2]_i_3_n_0 pc[2]_i_3/O}, {p_8_in[1] pc[2]_i_3/I0}, {pc_reg[2]_i_4_n_6 pc[2]_i_3/I1}, {pc[15]_i_15_n_0 pc[2]_i_3/I2}, {pc_reg[4]_i_4_n_6 pc[2]_i_3/I3}, {opcode_reg_n_0_[0] pc[2]_i_3/I4}, {pc[2]_i_6_n_0 pc[2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X50Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[2]_i_5 - 
nets: {pc[2]_i_5_n_0 pc[2]_i_5/O}, {regfil_reg_n_0_[5][2] pc[2]_i_5/I0}, {pc[15]_i_21_n_0 pc[2]_i_5/I1}, {pc_reg[2]_i_11_n_5 pc[2]_i_5/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[2]_i_6 - 
nets: {pc[2]_i_6_n_0 pc[2]_i_6/O}, {pc_reg[2]_i_11_n_5 pc[2]_i_6/I0}, {pc_reg[2]_i_4_n_6 pc[2]_i_6/I1}, {opcode_reg_n_0_[1] pc[2]_i_6/I2}, {p_0_in[2] pc[2]_i_6/I3}, {opcode_reg_n_0_[2] pc[2]_i_6/I4}, {pc_reg[4]_i_4_n_6 pc[2]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X49Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[3]_i_1 - 
nets: {pc[3]_i_1_n_0 pc[3]_i_1/O}, {state_reg_n_0_[5] pc[3]_i_1/I0}, {rdatahold2_reg_n_0_[3] pc[3]_i_1/I1}, {state_reg_n_0_[3] pc[3]_i_1/I2}, {pc[3]_i_2_n_0 pc[3]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pc[3]_i_2 - 
nets: {pc[3]_i_2_n_0 pc[3]_i_2/O}, {pc[3] pc[3]_i_2/I0}, {p_8_in[1] pc[3]_i_2/I1}, {pc_reg[4]_i_4_n_5 pc[3]_i_2/I2}, {pc[3]_i_4_n_0 pc[3]_i_2/I3}, {p_8_in[0] pc[3]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X49Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pc[3]_i_3 - 
nets: {pc[3] pc[3]_i_3/O}, {p_0_in[0] pc[3]_i_3/I0}, {pc_reg[2]_i_4_n_5 pc[3]_i_3/I1}, {pc[15]_i_11_n_0 pc[3]_i_3/I2}, {pc[3]_i_5_n_0 pc[3]_i_3/I3}, {pc[15]_i_13_n_0 pc[3]_i_3/I4}, {pc_reg[4]_i_4_n_5 pc[3]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X49Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[3]_i_4 - 
nets: {pc[3]_i_4_n_0 pc[3]_i_4/O}, {p_8_in[1] pc[3]_i_4/I0}, {pc_reg[2]_i_4_n_5 pc[3]_i_4/I1}, {pc[15]_i_15_n_0 pc[3]_i_4/I2}, {pc_reg[4]_i_4_n_5 pc[3]_i_4/I3}, {opcode_reg_n_0_[0] pc[3]_i_4/I4}, {pc[3]_i_6_n_0 pc[3]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X49Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[3]_i_5 - 
nets: {pc[3]_i_5_n_0 pc[3]_i_5/O}, {regfil_reg_n_0_[5][3] pc[3]_i_5/I0}, {pc[15]_i_21_n_0 pc[3]_i_5/I1}, {pc_reg[2]_i_11_n_4 pc[3]_i_5/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[3]_i_6 - 
nets: {pc[3]_i_6_n_0 pc[3]_i_6/O}, {pc_reg[2]_i_11_n_4 pc[3]_i_6/I0}, {pc_reg[2]_i_4_n_5 pc[3]_i_6/I1}, {opcode_reg_n_0_[1] pc[3]_i_6/I2}, {p_0_in[2] pc[3]_i_6/I3}, {opcode_reg_n_0_[2] pc[3]_i_6/I4}, {pc_reg[4]_i_4_n_5 pc[3]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X49Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[4]_i_1 - 
nets: {pc[4]_i_1_n_0 pc[4]_i_1/O}, {state_reg_n_0_[5] pc[4]_i_1/I0}, {data1 pc[4]_i_1/I1}, {state_reg_n_0_[3] pc[4]_i_1/I2}, {pc[4]_i_2_n_0 pc[4]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X48Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pc[4]_i_11 - 
nets: {pc[4]_i_11_n_0 pc[4]_i_11/O}, {pc_reg[7]_i_6_n_7 pc[4]_i_11/I0}, {pc_reg[2]_i_4_n_4 pc[4]_i_11/I1}, {opcode_reg_n_0_[1] pc[4]_i_11/I2}, {p_0_in[2] pc[4]_i_11/I3}, {opcode_reg_n_0_[2] pc[4]_i_11/I4}, {pc_reg[4]_i_4_n_4 pc[4]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X49Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[4]_i_2 - 
nets: {pc[4]_i_2_n_0 pc[4]_i_2/O}, {pc[4] pc[4]_i_2/I0}, {p_8_in[1] pc[4]_i_2/I1}, {pc_reg[4]_i_4_n_4 pc[4]_i_2/I2}, {pc[4]_i_5_n_0 pc[4]_i_2/I3}, {p_8_in[0] pc[4]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X50Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pc[4]_i_3 - 
nets: {pc[4] pc[4]_i_3/O}, {p_0_in[1] pc[4]_i_3/I0}, {pc_reg[2]_i_4_n_4 pc[4]_i_3/I1}, {pc[15]_i_11_n_0 pc[4]_i_3/I2}, {pc[4]_i_6_n_0 pc[4]_i_3/I3}, {pc[15]_i_13_n_0 pc[4]_i_3/I4}, {pc_reg[4]_i_4_n_4 pc[4]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X50Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[4]_i_5 - 
nets: {pc[4]_i_5_n_0 pc[4]_i_5/O}, {p_8_in[1] pc[4]_i_5/I0}, {pc_reg[2]_i_4_n_4 pc[4]_i_5/I1}, {pc[15]_i_15_n_0 pc[4]_i_5/I2}, {pc_reg[4]_i_4_n_4 pc[4]_i_5/I3}, {opcode_reg_n_0_[0] pc[4]_i_5/I4}, {pc[4]_i_11_n_0 pc[4]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X50Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[4]_i_6 - 
nets: {pc[4]_i_6_n_0 pc[4]_i_6/O}, {regfil_reg_n_0_[5][4] pc[4]_i_6/I0}, {pc[15]_i_21_n_0 pc[4]_i_6/I1}, {pc_reg[7]_i_6_n_7 pc[4]_i_6/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[5]_i_1 - 
nets: {pc[5]_i_1_n_0 pc[5]_i_1/O}, {state_reg_n_0_[5] pc[5]_i_1/I0}, {rdatahold2_reg_n_0_[5] pc[5]_i_1/I1}, {state_reg_n_0_[3] pc[5]_i_1/I2}, {pc[5]_i_2_n_0 pc[5]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hCDC8, 
LOC: SLICE_X46Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pc[5]_i_2 - 
nets: {pc[5]_i_2_n_0 pc[5]_i_2/O}, {pc[5] pc[5]_i_2/I0}, {p_8_in[1] pc[5]_i_2/I1}, {pc_reg[8]_i_6_n_7 pc[5]_i_2/I2}, {pc[5]_i_4_n_0 pc[5]_i_2/I3}, {p_8_in[0] pc[5]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X45Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pc[5]_i_3 - 
nets: {pc[5] pc[5]_i_3/O}, {p_0_in[2] pc[5]_i_3/I0}, {pc_reg[8]_i_4_n_7 pc[5]_i_3/I1}, {pc[15]_i_11_n_0 pc[5]_i_3/I2}, {pc[5]_i_5_n_0 pc[5]_i_3/I3}, {pc[15]_i_13_n_0 pc[5]_i_3/I4}, {pc_reg[8]_i_6_n_7 pc[5]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X46Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[5]_i_4 - 
nets: {pc[5]_i_4_n_0 pc[5]_i_4/O}, {p_8_in[1] pc[5]_i_4/I0}, {pc_reg[8]_i_4_n_7 pc[5]_i_4/I1}, {pc[15]_i_15_n_0 pc[5]_i_4/I2}, {pc_reg[8]_i_6_n_7 pc[5]_i_4/I3}, {opcode_reg_n_0_[0] pc[5]_i_4/I4}, {pc[5]_i_6_n_0 pc[5]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X45Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[5]_i_5 - 
nets: {pc[5]_i_5_n_0 pc[5]_i_5/O}, {regfil_reg_n_0_[5][5] pc[5]_i_5/I0}, {pc[15]_i_21_n_0 pc[5]_i_5/I1}, {pc_reg[7]_i_6_n_6 pc[5]_i_5/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[5]_i_6 - 
nets: {pc[5]_i_6_n_0 pc[5]_i_6/O}, {pc_reg[7]_i_6_n_6 pc[5]_i_6/I0}, {pc_reg[8]_i_4_n_7 pc[5]_i_6/I1}, {opcode_reg_n_0_[1] pc[5]_i_6/I2}, {p_0_in[2] pc[5]_i_6/I3}, {opcode_reg_n_0_[2] pc[5]_i_6/I4}, {pc_reg[8]_i_6_n_7 pc[5]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X45Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[6]_i_1 - 
nets: {pc[6]_i_1_n_0 pc[6]_i_1/O}, {state_reg_n_0_[5] pc[6]_i_1/I0}, {data0 pc[6]_i_1/I1}, {state_reg_n_0_[3] pc[6]_i_1/I2}, {pc[6]_i_2_n_0 pc[6]_i_1/I3}, {pc[6]_i_3_n_0 pc[6]_i_1/I4}, {p_8_in[0] pc[6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X51Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[6]_i_2 - 
nets: {pc[6]_i_2_n_0 pc[6]_i_2/O}, {pc_reg[8]_i_4_n_6 pc[6]_i_2/I0}, {pc[15]_i_11_n_0 pc[6]_i_2/I1}, {pc[6]_i_4_n_0 pc[6]_i_2/I2}, {pc[15]_i_13_n_0 pc[6]_i_2/I3}, {p_8_in[1] pc[6]_i_2/I4}, {pc_reg[8]_i_6_n_6 pc[6]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X51Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[6]_i_3 - 
nets: {pc[6]_i_3_n_0 pc[6]_i_3/O}, {p_8_in[1] pc[6]_i_3/I0}, {pc_reg[8]_i_4_n_6 pc[6]_i_3/I1}, {pc[15]_i_15_n_0 pc[6]_i_3/I2}, {pc_reg[8]_i_6_n_6 pc[6]_i_3/I3}, {opcode_reg_n_0_[0] pc[6]_i_3/I4}, {pc[6]_i_5_n_0 pc[6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X51Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[6]_i_4 - 
nets: {pc[6]_i_4_n_0 pc[6]_i_4/O}, {regfil_reg_n_0_[5][6] pc[6]_i_4/I0}, {pc[15]_i_21_n_0 pc[6]_i_4/I1}, {pc_reg[7]_i_6_n_5 pc[6]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X51Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[6]_i_5 - 
nets: {pc[6]_i_5_n_0 pc[6]_i_5/O}, {pc_reg[7]_i_6_n_5 pc[6]_i_5/I0}, {pc_reg[8]_i_4_n_6 pc[6]_i_5/I1}, {opcode_reg_n_0_[1] pc[6]_i_5/I2}, {p_0_in[2] pc[6]_i_5/I3}, {opcode_reg_n_0_[2] pc[6]_i_5/I4}, {pc_reg[8]_i_6_n_6 pc[6]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X51Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[7]_i_1 - 
nets: {pc[7]_i_1_n_0 pc[7]_i_1/O}, {state_reg_n_0_[5] pc[7]_i_1/I0}, {rdatahold2_reg_n_0_[7] pc[7]_i_1/I1}, {state_reg_n_0_[3] pc[7]_i_1/I2}, {pc[7]_i_2_n_0 pc[7]_i_1/I3}, {pc[7]_i_3_n_0 pc[7]_i_1/I4}, {p_8_in[0] pc[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X48Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[7]_i_2 - 
nets: {pc[7]_i_2_n_0 pc[7]_i_2/O}, {pc_reg[8]_i_4_n_5 pc[7]_i_2/I0}, {pc[15]_i_11_n_0 pc[7]_i_2/I1}, {pc[7]_i_4_n_0 pc[7]_i_2/I2}, {pc[15]_i_13_n_0 pc[7]_i_2/I3}, {p_8_in[1] pc[7]_i_2/I4}, {pc_reg[8]_i_6_n_5 pc[7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X48Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[7]_i_3 - 
nets: {pc[7]_i_3_n_0 pc[7]_i_3/O}, {p_8_in[1] pc[7]_i_3/I0}, {pc_reg[8]_i_4_n_5 pc[7]_i_3/I1}, {pc[15]_i_15_n_0 pc[7]_i_3/I2}, {pc_reg[8]_i_6_n_5 pc[7]_i_3/I3}, {opcode_reg_n_0_[0] pc[7]_i_3/I4}, {pc[7]_i_5_n_0 pc[7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X48Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[7]_i_4 - 
nets: {pc[7]_i_4_n_0 pc[7]_i_4/O}, {regfil_reg_n_0_[5][7] pc[7]_i_4/I0}, {pc[15]_i_21_n_0 pc[7]_i_4/I1}, {pc_reg[7]_i_6_n_4 pc[7]_i_4/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[7]_i_5 - 
nets: {pc[7]_i_5_n_0 pc[7]_i_5/O}, {pc_reg[7]_i_6_n_4 pc[7]_i_5/I0}, {pc_reg[8]_i_4_n_5 pc[7]_i_5/I1}, {opcode_reg_n_0_[1] pc[7]_i_5/I2}, {p_0_in[2] pc[7]_i_5/I3}, {opcode_reg_n_0_[2] pc[7]_i_5/I4}, {pc_reg[8]_i_6_n_5 pc[7]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X48Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[8]_i_1 - 
nets: {pc[8]_i_1_n_0 pc[8]_i_1/O}, {state_reg_n_0_[5] pc[8]_i_1/I0}, {rdatahold[0] pc[8]_i_1/I1}, {state_reg_n_0_[3] pc[8]_i_1/I2}, {pc[8]_i_2_n_0 pc[8]_i_1/I3}, {pc[8]_i_3_n_0 pc[8]_i_1/I4}, {p_8_in[0] pc[8]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X51Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[8]_i_2 - 
nets: {pc[8]_i_2_n_0 pc[8]_i_2/O}, {pc_reg[8]_i_4_n_4 pc[8]_i_2/I0}, {pc[15]_i_11_n_0 pc[8]_i_2/I1}, {pc[8]_i_5_n_0 pc[8]_i_2/I2}, {pc[15]_i_13_n_0 pc[8]_i_2/I3}, {p_8_in[1] pc[8]_i_2/I4}, {pc_reg[8]_i_6_n_4 pc[8]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X51Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[8]_i_3 - 
nets: {pc[8]_i_3_n_0 pc[8]_i_3/O}, {p_8_in[1] pc[8]_i_3/I0}, {pc_reg[8]_i_4_n_4 pc[8]_i_3/I1}, {pc[15]_i_15_n_0 pc[8]_i_3/I2}, {pc_reg[8]_i_6_n_4 pc[8]_i_3/I3}, {opcode_reg_n_0_[0] pc[8]_i_3/I4}, {pc[8]_i_7_n_0 pc[8]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X51Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[8]_i_5 - 
nets: {pc[8]_i_5_n_0 pc[8]_i_5/O}, {carry3[8] pc[8]_i_5/I0}, {pc[15]_i_21_n_0 pc[8]_i_5/I1}, {pc_reg[11]_i_6_n_7 pc[8]_i_5/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X51Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[8]_i_7 - 
nets: {pc[8]_i_7_n_0 pc[8]_i_7/O}, {pc_reg[11]_i_6_n_7 pc[8]_i_7/I0}, {pc_reg[8]_i_4_n_4 pc[8]_i_7/I1}, {opcode_reg_n_0_[1] pc[8]_i_7/I2}, {p_0_in[2] pc[8]_i_7/I3}, {opcode_reg_n_0_[2] pc[8]_i_7/I4}, {pc_reg[8]_i_6_n_4 pc[8]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X51Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[9]_i_1 - 
nets: {pc[9]_i_1_n_0 pc[9]_i_1/O}, {state_reg_n_0_[5] pc[9]_i_1/I0}, {rdatahold[1] pc[9]_i_1/I1}, {state_reg_n_0_[3] pc[9]_i_1/I2}, {pc[9]_i_2_n_0 pc[9]_i_1/I3}, {pc[9]_i_3_n_0 pc[9]_i_1/I4}, {p_8_in[0] pc[9]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X50Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[9]_i_2 - 
nets: {pc[9]_i_2_n_0 pc[9]_i_2/O}, {pc_reg[12]_i_4_n_7 pc[9]_i_2/I0}, {pc[15]_i_11_n_0 pc[9]_i_2/I1}, {pc[9]_i_4_n_0 pc[9]_i_2/I2}, {pc[15]_i_13_n_0 pc[9]_i_2/I3}, {p_8_in[1] pc[9]_i_2/I4}, {pc_reg[12]_i_6_n_7 pc[9]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h30BBFFFF30880000, 
LOC: SLICE_X51Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[9]_i_3 - 
nets: {pc[9]_i_3_n_0 pc[9]_i_3/O}, {p_8_in[1] pc[9]_i_3/I0}, {pc_reg[12]_i_4_n_7 pc[9]_i_3/I1}, {pc[15]_i_15_n_0 pc[9]_i_3/I2}, {pc_reg[12]_i_6_n_7 pc[9]_i_3/I3}, {opcode_reg_n_0_[0] pc[9]_i_3/I4}, {pc[9]_i_5_n_0 pc[9]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEF40FF55EF40AA00, 
LOC: SLICE_X51Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc[9]_i_4 - 
nets: {pc[9]_i_4_n_0 pc[9]_i_4/O}, {carry3[9] pc[9]_i_4/I0}, {pc[15]_i_21_n_0 pc[9]_i_4/I1}, {pc_reg[11]_i_6_n_6 pc[9]_i_4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pc[9]_i_5 - 
nets: {pc[9]_i_5_n_0 pc[9]_i_5/O}, {pc_reg[11]_i_6_n_6 pc[9]_i_5/I0}, {pc_reg[12]_i_4_n_7 pc[9]_i_5/I1}, {opcode_reg_n_0_[1] pc[9]_i_5/I2}, {p_0_in[2] pc[9]_i_5/I3}, {opcode_reg_n_0_[2] pc[9]_i_5/I4}, {pc_reg[12]_i_6_n_7 pc[9]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFAFCFFFA0A0C000, 
LOC: SLICE_X51Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pc_reg[0] - 
nets: {pc_reg_n_0_[0] pc_reg[0]/Q}, {clock pc_reg[0]/C}, {pc_reg[15]_i_1_n_0 pc_reg[0]/CE}, {pc[0]_i_1_n_0 pc_reg[0]/D}, {reset pc_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[10] - 
nets: {pc_reg_n_0_[10] pc_reg[10]/Q}, {clock pc_reg[10]/C}, {pc_reg[15]_i_1_n_0 pc_reg[10]/CE}, {pc[10]_i_1_n_0 pc_reg[10]/D}, {reset pc_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[11] - 
nets: {pc_reg_n_0_[11] pc_reg[11]/Q}, {clock pc_reg[11]/C}, {pc_reg[15]_i_1_n_0 pc_reg[11]/CE}, {pc[11]_i_1_n_0 pc_reg[11]/D}, {reset pc_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[11]_i_6 - 
nets: {pc_reg[11]_i_6_n_0 pc_reg[11]_i_6/CO[3]}, { pc_reg[11]_i_6/CO[2]}, { pc_reg[11]_i_6/CO[1]}, { pc_reg[11]_i_6/CO[0]}, {pc_reg[11]_i_6_n_4 pc_reg[11]_i_6/O[3]}, {pc_reg[11]_i_6_n_5 pc_reg[11]_i_6/O[2]}, {pc_reg[11]_i_6_n_6 pc_reg[11]_i_6/O[1]}, {pc_reg[11]_i_6_n_7 pc_reg[11]_i_6/O[0]}, {pc_reg[7]_i_6_n_0 pc_reg[11]_i_6/CI}, {<const0> pc_reg[11]_i_6/CYINIT}, {<const0> pc_reg[11]_i_6/DI[3]}, {<const0> pc_reg[11]_i_6/DI[2]}, {<const0> pc_reg[11]_i_6/DI[1]}, {<const0> pc_reg[11]_i_6/DI[0]}, {pc_reg_n_0_[11] pc_reg[11]_i_6/S[3]}, {pc_reg_n_0_[10] pc_reg[11]_i_6/S[2]}, {pc_reg_n_0_[9] pc_reg[11]_i_6/S[1]}, {pc_reg_n_0_[8] pc_reg[11]_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y103, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[12] - 
nets: {pc_reg_n_0_[12] pc_reg[12]/Q}, {clock pc_reg[12]/C}, {pc_reg[15]_i_1_n_0 pc_reg[12]/CE}, {pc[12]_i_1_n_0 pc_reg[12]/D}, {reset pc_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[12]_i_4 - 
nets: {pc_reg[12]_i_4_n_0 pc_reg[12]_i_4/CO[3]}, { pc_reg[12]_i_4/CO[2]}, { pc_reg[12]_i_4/CO[1]}, { pc_reg[12]_i_4/CO[0]}, {pc_reg[12]_i_4_n_4 pc_reg[12]_i_4/O[3]}, {pc_reg[12]_i_4_n_5 pc_reg[12]_i_4/O[2]}, {pc_reg[12]_i_4_n_6 pc_reg[12]_i_4/O[1]}, {pc_reg[12]_i_4_n_7 pc_reg[12]_i_4/O[0]}, {pc_reg[8]_i_4_n_0 pc_reg[12]_i_4/CI}, {<const0> pc_reg[12]_i_4/CYINIT}, {<const0> pc_reg[12]_i_4/DI[3]}, {<const0> pc_reg[12]_i_4/DI[2]}, {<const0> pc_reg[12]_i_4/DI[1]}, {<const0> pc_reg[12]_i_4/DI[0]}, {pc_reg_n_0_[12] pc_reg[12]_i_4/S[3]}, {pc_reg_n_0_[11] pc_reg[12]_i_4/S[2]}, {pc_reg_n_0_[10] pc_reg[12]_i_4/S[1]}, {pc_reg_n_0_[9] pc_reg[12]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y103, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[12]_i_6 - 
nets: {pc_reg[12]_i_6_n_0 pc_reg[12]_i_6/CO[3]}, { pc_reg[12]_i_6/CO[2]}, { pc_reg[12]_i_6/CO[1]}, { pc_reg[12]_i_6/CO[0]}, {pc_reg[12]_i_6_n_4 pc_reg[12]_i_6/O[3]}, {pc_reg[12]_i_6_n_5 pc_reg[12]_i_6/O[2]}, {pc_reg[12]_i_6_n_6 pc_reg[12]_i_6/O[1]}, {pc_reg[12]_i_6_n_7 pc_reg[12]_i_6/O[0]}, {pc_reg[8]_i_6_n_0 pc_reg[12]_i_6/CI}, {<const0> pc_reg[12]_i_6/CYINIT}, {<const0> pc_reg[12]_i_6/DI[3]}, {<const0> pc_reg[12]_i_6/DI[2]}, {<const0> pc_reg[12]_i_6/DI[1]}, {<const0> pc_reg[12]_i_6/DI[0]}, {pc_reg_n_0_[12] pc_reg[12]_i_6/S[3]}, {pc_reg_n_0_[11] pc_reg[12]_i_6/S[2]}, {pc_reg_n_0_[10] pc_reg[12]_i_6/S[1]}, {pc_reg_n_0_[9] pc_reg[12]_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X46Y103, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[13] - 
nets: {pc_reg_n_0_[13] pc_reg[13]/Q}, {clock pc_reg[13]/C}, {pc_reg[15]_i_1_n_0 pc_reg[13]/CE}, {pc[13]_i_1_n_0 pc_reg[13]/D}, {reset pc_reg[13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[14] - 
nets: {pc_reg_n_0_[14] pc_reg[14]/Q}, {clock pc_reg[14]/C}, {pc_reg[15]_i_1_n_0 pc_reg[14]/CE}, {pc[14]_i_1_n_0 pc_reg[14]/D}, {reset pc_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[15] - 
nets: {pc_reg_n_0_[15] pc_reg[15]/Q}, {clock pc_reg[15]/C}, {pc_reg[15]_i_1_n_0 pc_reg[15]/CE}, {pc[15]_i_2_n_0 pc_reg[15]/D}, {reset pc_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[15]_i_1 - 
nets: {pc_reg[15]_i_1_n_0 pc_reg[15]_i_1/O}, {pc[15]_i_3_n_0 pc_reg[15]_i_1/I0}, {pc[15]_i_4_n_0 pc_reg[15]_i_1/I1}, {state_reg_n_0_[0] pc_reg[15]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X41Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

pc_reg[15]_i_10 - 
nets: { pc_reg[15]_i_10/CO[3]}, { pc_reg[15]_i_10/CO[2]}, { pc_reg[15]_i_10/CO[1]}, { pc_reg[15]_i_10/CO[0]}, { pc_reg[15]_i_10/O[3]}, {pc_reg[15]_i_10_n_5 pc_reg[15]_i_10/O[2]}, {pc_reg[15]_i_10_n_6 pc_reg[15]_i_10/O[1]}, {pc_reg[15]_i_10_n_7 pc_reg[15]_i_10/O[0]}, {pc_reg[12]_i_4_n_0 pc_reg[15]_i_10/CI}, {<const0> pc_reg[15]_i_10/CYINIT}, {<const0> pc_reg[15]_i_10/DI[3]}, {<const0> pc_reg[15]_i_10/DI[2]}, {<const0> pc_reg[15]_i_10/DI[1]}, {<const0> pc_reg[15]_i_10/DI[0]}, {<const0> pc_reg[15]_i_10/S[3]}, {pc_reg_n_0_[15] pc_reg[15]_i_10/S[2]}, {pc_reg_n_0_[14] pc_reg[15]_i_10/S[1]}, {pc_reg_n_0_[13] pc_reg[15]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y104, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[15]_i_14 - 
nets: { pc_reg[15]_i_14/CO[3]}, { pc_reg[15]_i_14/CO[2]}, { pc_reg[15]_i_14/CO[1]}, { pc_reg[15]_i_14/CO[0]}, { pc_reg[15]_i_14/O[3]}, {pc_reg[15]_i_14_n_5 pc_reg[15]_i_14/O[2]}, {pc_reg[15]_i_14_n_6 pc_reg[15]_i_14/O[1]}, {pc_reg[15]_i_14_n_7 pc_reg[15]_i_14/O[0]}, {pc_reg[12]_i_6_n_0 pc_reg[15]_i_14/CI}, {<const0> pc_reg[15]_i_14/CYINIT}, {<const0> pc_reg[15]_i_14/DI[3]}, {<const0> pc_reg[15]_i_14/DI[2]}, {<const0> pc_reg[15]_i_14/DI[1]}, {<const0> pc_reg[15]_i_14/DI[0]}, {<const0> pc_reg[15]_i_14/S[3]}, {pc_reg_n_0_[15] pc_reg[15]_i_14/S[2]}, {pc_reg_n_0_[14] pc_reg[15]_i_14/S[1]}, {pc_reg_n_0_[13] pc_reg[15]_i_14/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X46Y104, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[15]_i_22 - 
nets: { pc_reg[15]_i_22/CO[3]}, { pc_reg[15]_i_22/CO[2]}, { pc_reg[15]_i_22/CO[1]}, { pc_reg[15]_i_22/CO[0]}, {pc_reg[15]_i_22_n_4 pc_reg[15]_i_22/O[3]}, {pc_reg[15]_i_22_n_5 pc_reg[15]_i_22/O[2]}, {pc_reg[15]_i_22_n_6 pc_reg[15]_i_22/O[1]}, {pc_reg[15]_i_22_n_7 pc_reg[15]_i_22/O[0]}, {pc_reg[11]_i_6_n_0 pc_reg[15]_i_22/CI}, {<const0> pc_reg[15]_i_22/CYINIT}, {<const0> pc_reg[15]_i_22/DI[3]}, {<const0> pc_reg[15]_i_22/DI[2]}, {<const0> pc_reg[15]_i_22/DI[1]}, {<const0> pc_reg[15]_i_22/DI[0]}, {pc_reg_n_0_[15] pc_reg[15]_i_22/S[3]}, {pc_reg_n_0_[14] pc_reg[15]_i_22/S[2]}, {pc_reg_n_0_[13] pc_reg[15]_i_22/S[1]}, {pc_reg_n_0_[12] pc_reg[15]_i_22/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y104, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[1] - 
nets: {pc_reg_n_0_[1] pc_reg[1]/Q}, {clock pc_reg[1]/C}, {pc_reg[15]_i_1_n_0 pc_reg[1]/CE}, {pc[1]_i_1_n_0 pc_reg[1]/D}, {reset pc_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[2] - 
nets: {pc_reg_n_0_[2] pc_reg[2]/Q}, {clock pc_reg[2]/C}, {pc_reg[15]_i_1_n_0 pc_reg[2]/CE}, {pc[2]_i_1_n_0 pc_reg[2]/D}, {reset pc_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[2]_i_11 - 
nets: {pc_reg[2]_i_11_n_0 pc_reg[2]_i_11/CO[3]}, { pc_reg[2]_i_11/CO[2]}, { pc_reg[2]_i_11/CO[1]}, { pc_reg[2]_i_11/CO[0]}, {pc_reg[2]_i_11_n_4 pc_reg[2]_i_11/O[3]}, {pc_reg[2]_i_11_n_5 pc_reg[2]_i_11/O[2]}, {pc_reg[2]_i_11_n_6 pc_reg[2]_i_11/O[1]}, {pc_reg[2]_i_11_n_7 pc_reg[2]_i_11/O[0]}, {<const0> pc_reg[2]_i_11/CI}, {<const0> pc_reg[2]_i_11/CYINIT}, {<const0> pc_reg[2]_i_11/DI[3]}, {<const0> pc_reg[2]_i_11/DI[2]}, {pc_reg_n_0_[1] pc_reg[2]_i_11/DI[1]}, {<const0> pc_reg[2]_i_11/DI[0]}, {pc_reg_n_0_[3] pc_reg[2]_i_11/S[3]}, {pc_reg_n_0_[2] pc_reg[2]_i_11/S[2]}, {pc[2]_i_14_n_0 pc_reg[2]_i_11/S[1]}, {pc_reg_n_0_[0] pc_reg[2]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[2]_i_4 - 
nets: {pc_reg[2]_i_4_n_0 pc_reg[2]_i_4/CO[3]}, { pc_reg[2]_i_4/CO[2]}, { pc_reg[2]_i_4/CO[1]}, { pc_reg[2]_i_4/CO[0]}, {pc_reg[2]_i_4_n_4 pc_reg[2]_i_4/O[3]}, {pc_reg[2]_i_4_n_5 pc_reg[2]_i_4/O[2]}, {pc_reg[2]_i_4_n_6 pc_reg[2]_i_4/O[1]}, {pc_reg[2]_i_4_n_7 pc_reg[2]_i_4/O[0]}, {<const0> pc_reg[2]_i_4/CI}, {pc_reg_n_0_[0] pc_reg[2]_i_4/CYINIT}, {<const0> pc_reg[2]_i_4/DI[3]}, {<const0> pc_reg[2]_i_4/DI[2]}, {<const0> pc_reg[2]_i_4/DI[1]}, {pc_reg_n_0_[1] pc_reg[2]_i_4/DI[0]}, {pc_reg_n_0_[4] pc_reg[2]_i_4/S[3]}, {pc_reg_n_0_[3] pc_reg[2]_i_4/S[2]}, {pc_reg_n_0_[2] pc_reg[2]_i_4/S[1]}, {pc[2]_i_10_n_0 pc_reg[2]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[3] - 
nets: {pc_reg_n_0_[3] pc_reg[3]/Q}, {clock pc_reg[3]/C}, {pc_reg[15]_i_1_n_0 pc_reg[3]/CE}, {pc[3]_i_1_n_0 pc_reg[3]/D}, {reset pc_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[4] - 
nets: {pc_reg_n_0_[4] pc_reg[4]/Q}, {clock pc_reg[4]/C}, {pc_reg[15]_i_1_n_0 pc_reg[4]/CE}, {pc[4]_i_1_n_0 pc_reg[4]/D}, {reset pc_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[4]_i_4 - 
nets: {pc_reg[4]_i_4_n_0 pc_reg[4]_i_4/CO[3]}, { pc_reg[4]_i_4/CO[2]}, { pc_reg[4]_i_4/CO[1]}, { pc_reg[4]_i_4/CO[0]}, {pc_reg[4]_i_4_n_4 pc_reg[4]_i_4/O[3]}, {pc_reg[4]_i_4_n_5 pc_reg[4]_i_4/O[2]}, {pc_reg[4]_i_4_n_6 pc_reg[4]_i_4/O[1]}, {pc_reg[4]_i_4_n_7 pc_reg[4]_i_4/O[0]}, {<const0> pc_reg[4]_i_4/CI}, {pc_reg_n_0_[0] pc_reg[4]_i_4/CYINIT}, {<const0> pc_reg[4]_i_4/DI[3]}, {<const0> pc_reg[4]_i_4/DI[2]}, {<const0> pc_reg[4]_i_4/DI[1]}, {<const0> pc_reg[4]_i_4/DI[0]}, {pc_reg_n_0_[4] pc_reg[4]_i_4/S[3]}, {pc_reg_n_0_[3] pc_reg[4]_i_4/S[2]}, {pc_reg_n_0_[2] pc_reg[4]_i_4/S[1]}, {pc_reg_n_0_[1] pc_reg[4]_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X46Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[5] - 
nets: {pc_reg_n_0_[5] pc_reg[5]/Q}, {clock pc_reg[5]/C}, {pc_reg[15]_i_1_n_0 pc_reg[5]/CE}, {pc[5]_i_1_n_0 pc_reg[5]/D}, {reset pc_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[6] - 
nets: {pc_reg_n_0_[6] pc_reg[6]/Q}, {clock pc_reg[6]/C}, {pc_reg[15]_i_1_n_0 pc_reg[6]/CE}, {pc[6]_i_1_n_0 pc_reg[6]/D}, {reset pc_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[7] - 
nets: {pc_reg_n_0_[7] pc_reg[7]/Q}, {clock pc_reg[7]/C}, {pc_reg[15]_i_1_n_0 pc_reg[7]/CE}, {pc[7]_i_1_n_0 pc_reg[7]/D}, {reset pc_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[7]_i_6 - 
nets: {pc_reg[7]_i_6_n_0 pc_reg[7]_i_6/CO[3]}, { pc_reg[7]_i_6/CO[2]}, { pc_reg[7]_i_6/CO[1]}, { pc_reg[7]_i_6/CO[0]}, {pc_reg[7]_i_6_n_4 pc_reg[7]_i_6/O[3]}, {pc_reg[7]_i_6_n_5 pc_reg[7]_i_6/O[2]}, {pc_reg[7]_i_6_n_6 pc_reg[7]_i_6/O[1]}, {pc_reg[7]_i_6_n_7 pc_reg[7]_i_6/O[0]}, {pc_reg[2]_i_11_n_0 pc_reg[7]_i_6/CI}, {<const0> pc_reg[7]_i_6/CYINIT}, {<const0> pc_reg[7]_i_6/DI[3]}, {<const0> pc_reg[7]_i_6/DI[2]}, {<const0> pc_reg[7]_i_6/DI[1]}, {<const0> pc_reg[7]_i_6/DI[0]}, {pc_reg_n_0_[7] pc_reg[7]_i_6/S[3]}, {pc_reg_n_0_[6] pc_reg[7]_i_6/S[2]}, {pc_reg_n_0_[5] pc_reg[7]_i_6/S[1]}, {pc_reg_n_0_[4] pc_reg[7]_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[8] - 
nets: {pc_reg_n_0_[8] pc_reg[8]/Q}, {clock pc_reg[8]/C}, {pc_reg[15]_i_1_n_0 pc_reg[8]/CE}, {pc[8]_i_1_n_0 pc_reg[8]/D}, {reset pc_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pc_reg[8]_i_4 - 
nets: {pc_reg[8]_i_4_n_0 pc_reg[8]_i_4/CO[3]}, { pc_reg[8]_i_4/CO[2]}, { pc_reg[8]_i_4/CO[1]}, { pc_reg[8]_i_4/CO[0]}, {pc_reg[8]_i_4_n_4 pc_reg[8]_i_4/O[3]}, {pc_reg[8]_i_4_n_5 pc_reg[8]_i_4/O[2]}, {pc_reg[8]_i_4_n_6 pc_reg[8]_i_4/O[1]}, {pc_reg[8]_i_4_n_7 pc_reg[8]_i_4/O[0]}, {pc_reg[2]_i_4_n_0 pc_reg[8]_i_4/CI}, {<const0> pc_reg[8]_i_4/CYINIT}, {<const0> pc_reg[8]_i_4/DI[3]}, {<const0> pc_reg[8]_i_4/DI[2]}, {<const0> pc_reg[8]_i_4/DI[1]}, {<const0> pc_reg[8]_i_4/DI[0]}, {pc_reg_n_0_[8] pc_reg[8]_i_4/S[3]}, {pc_reg_n_0_[7] pc_reg[8]_i_4/S[2]}, {pc_reg_n_0_[6] pc_reg[8]_i_4/S[1]}, {pc_reg_n_0_[5] pc_reg[8]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[8]_i_6 - 
nets: {pc_reg[8]_i_6_n_0 pc_reg[8]_i_6/CO[3]}, { pc_reg[8]_i_6/CO[2]}, { pc_reg[8]_i_6/CO[1]}, { pc_reg[8]_i_6/CO[0]}, {pc_reg[8]_i_6_n_4 pc_reg[8]_i_6/O[3]}, {pc_reg[8]_i_6_n_5 pc_reg[8]_i_6/O[2]}, {pc_reg[8]_i_6_n_6 pc_reg[8]_i_6/O[1]}, {pc_reg[8]_i_6_n_7 pc_reg[8]_i_6/O[0]}, {pc_reg[4]_i_4_n_0 pc_reg[8]_i_6/CI}, {<const0> pc_reg[8]_i_6/CYINIT}, {<const0> pc_reg[8]_i_6/DI[3]}, {<const0> pc_reg[8]_i_6/DI[2]}, {<const0> pc_reg[8]_i_6/DI[1]}, {<const0> pc_reg[8]_i_6/DI[0]}, {pc_reg_n_0_[8] pc_reg[8]_i_6/S[3]}, {pc_reg_n_0_[7] pc_reg[8]_i_6/S[2]}, {pc_reg_n_0_[6] pc_reg[8]_i_6/S[1]}, {pc_reg_n_0_[5] pc_reg[8]_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X46Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pc_reg[9] - 
nets: {pc_reg_n_0_[9] pc_reg[9]/Q}, {clock pc_reg[9]/C}, {pc_reg[15]_i_1_n_0 pc_reg[9]/CE}, {pc[9]_i_1_n_0 pc_reg[9]/D}, {reset pc_reg[9]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

popdes[0]_i_1 - 
nets: {popdes[0]_i_1_n_0 popdes[0]_i_1/O}, {p_0_in[1] popdes[0]_i_1/I0}, {popdes[1]_i_2_n_0 popdes[0]_i_1/I1}, {popdes_reg_n_0_[0] popdes[0]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

popdes[1]_i_1 - 
nets: {popdes[1]_i_1_n_0 popdes[1]_i_1/O}, {p_0_in[2] popdes[1]_i_1/I0}, {popdes[1]_i_2_n_0 popdes[1]_i_1/I1}, {popdes_reg_n_0_[1] popdes[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X35Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

popdes[1]_i_2 - 
nets: {popdes[1]_i_2_n_0 popdes[1]_i_2/O}, {state_reg_n_0_[3] popdes[1]_i_2/I0}, {state_reg_n_0_[4] popdes[1]_i_2/I1}, {state_reg_n_0_[0] popdes[1]_i_2/I2}, {popdes0 popdes[1]_i_2/I3}, {wdatahold2[7]_i_4_n_0 popdes[1]_i_2/I4}, {reset popdes[1]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000100, 
LOC: SLICE_X34Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

popdes[1]_i_3 - 
nets: {popdes0 popdes[1]_i_3/O}, {opcode_reg_n_0_[1] popdes[1]_i_3/I0}, {opcode_reg_n_0_[2] popdes[1]_i_3/I1}, {p_8_in[1] popdes[1]_i_3/I2}, {opcode_reg_n_0_[0] popdes[1]_i_3/I3}, {p_0_in[0] popdes[1]_i_3/I4}, {p_8_in[0] popdes[1]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000100000000000, 
LOC: SLICE_X34Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

popdes_reg[0] - 
nets: {popdes_reg_n_0_[0] popdes_reg[0]/Q}, {clock popdes_reg[0]/C}, {<const1> popdes_reg[0]/CE}, {popdes[0]_i_1_n_0 popdes_reg[0]/D}, {<const0> popdes_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

popdes_reg[1] - 
nets: {popdes_reg_n_0_[1] popdes_reg[1]/Q}, {clock popdes_reg[1]/C}, {<const1> popdes_reg[1]/CE}, {popdes[1]_i_1_n_0 popdes_reg[1]/D}, {<const0> popdes_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold[0]_i_1 - 
nets: {raddrhold[0]_i_1_n_0 raddrhold[0]_i_1/O}, {rdatahold2_reg_n_0_[0] raddrhold[0]_i_1/I0}, {state_reg_n_0_[5] raddrhold[0]_i_1/I1}, {raddrhold_reg_n_0_[0] raddrhold[0]_i_1/I2}, {state_reg_n_0_[4] raddrhold[0]_i_1/I3}, {raddrhold[0]_i_2_n_0 raddrhold[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8BBB8B88, 
LOC: SLICE_X48Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[0]_i_2 - 
nets: {raddrhold[0]_i_2_n_0 raddrhold[0]_i_2/O}, {raddrhold[0]_i_3_n_0 raddrhold[0]_i_2/I0}, {regfil_reg_n_0_[5][0] raddrhold[0]_i_2/I1}, {p_8_in[1] raddrhold[0]_i_2/I2}, {raddrhold[0]_i_4_n_0 raddrhold[0]_i_2/I3}, {p_8_in[0] raddrhold[0]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X48Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[0]_i_3 - 
nets: {raddrhold[0]_i_3_n_0 raddrhold[0]_i_3/O}, {p_0_in[2] raddrhold[0]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[0]_i_3/I1}, {pc_reg_n_0_[0] raddrhold[0]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[0]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[0]_i_3/I4}, {sp_reg_n_0_[0] raddrhold[0]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h07078FFF07070700, 
LOC: SLICE_X48Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[0]_i_4 - 
nets: {raddrhold[0]_i_4_n_0 raddrhold[0]_i_4/O}, {pc_reg_n_0_[0] raddrhold[0]_i_4/I0}, {regfil_reg_n_0_[5][0] raddrhold[0]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[0]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[0]_i_4/I3}, {p_0_in[2] raddrhold[0]_i_4/I4}, {raddrhold[0]_i_5_n_0 raddrhold[0]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h55C55FC555C550C5, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[0]_i_5 - 
nets: {raddrhold[0]_i_5_n_0 raddrhold[0]_i_5/O}, {regfil_reg_n_0_[3][0] raddrhold[0]_i_5/I0}, {regfil_reg_n_0_[1][0] raddrhold[0]_i_5/I1}, {p_0_in[1] raddrhold[0]_i_5/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X41Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[10]_i_1 - 
nets: {raddrhold[10]_i_1_n_0 raddrhold[10]_i_1/O}, {rdatahold[2] raddrhold[10]_i_1/I0}, {state_reg_n_0_[5] raddrhold[10]_i_1/I1}, {raddrhold_reg[12]_i_2_n_6 raddrhold[10]_i_1/I2}, {state_reg_n_0_[4] raddrhold[10]_i_1/I3}, {raddrhold[10]_i_2_n_0 raddrhold[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[10]_i_2 - 
nets: {raddrhold[10]_i_2_n_0 raddrhold[10]_i_2/O}, {raddrhold[10]_i_3_n_0 raddrhold[10]_i_2/I0}, {carry3[10] raddrhold[10]_i_2/I1}, {p_8_in[1] raddrhold[10]_i_2/I2}, {raddrhold[10]_i_4_n_0 raddrhold[10]_i_2/I3}, {p_8_in[0] raddrhold[10]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X43Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[10]_i_3 - 
nets: {raddrhold[10]_i_3_n_0 raddrhold[10]_i_3/O}, {p_0_in[2] raddrhold[10]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[10]_i_3/I1}, {pc_reg[12]_i_6_n_6 raddrhold[10]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[10]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[10]_i_3/I4}, {sp_reg_n_0_[10] raddrhold[10]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X43Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[10]_i_4 - 
nets: {raddrhold[10]_i_4_n_0 raddrhold[10]_i_4/O}, {pc_reg[12]_i_6_n_6 raddrhold[10]_i_4/I0}, {carry3[10] raddrhold[10]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[10]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[10]_i_4/I3}, {p_0_in[2] raddrhold[10]_i_4/I4}, {raddrhold[10]_i_5_n_0 raddrhold[10]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X42Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[10]_i_5 - 
nets: {raddrhold[10]_i_5_n_0 raddrhold[10]_i_5/O}, {carry20_in[10] raddrhold[10]_i_5/I0}, {carry2[10] raddrhold[10]_i_5/I1}, {p_0_in[1] raddrhold[10]_i_5/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[11]_i_1 - 
nets: {raddrhold[11]_i_1_n_0 raddrhold[11]_i_1/O}, {rdatahold[3] raddrhold[11]_i_1/I0}, {state_reg_n_0_[5] raddrhold[11]_i_1/I1}, {raddrhold_reg[12]_i_2_n_5 raddrhold[11]_i_1/I2}, {state_reg_n_0_[4] raddrhold[11]_i_1/I3}, {raddrhold[11]_i_2_n_0 raddrhold[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X45Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[11]_i_2 - 
nets: {raddrhold[11]_i_2_n_0 raddrhold[11]_i_2/O}, {raddrhold[11]_i_3_n_0 raddrhold[11]_i_2/I0}, {carry3[11] raddrhold[11]_i_2/I1}, {p_8_in[1] raddrhold[11]_i_2/I2}, {raddrhold[11]_i_4_n_0 raddrhold[11]_i_2/I3}, {p_8_in[0] raddrhold[11]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X45Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[11]_i_3 - 
nets: {raddrhold[11]_i_3_n_0 raddrhold[11]_i_3/O}, {p_0_in[2] raddrhold[11]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[11]_i_3/I1}, {pc_reg[12]_i_6_n_5 raddrhold[11]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[11]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[11]_i_3/I4}, {sp_reg_n_0_[11] raddrhold[11]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X45Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[11]_i_4 - 
nets: {raddrhold[11]_i_4_n_0 raddrhold[11]_i_4/O}, {pc_reg[12]_i_6_n_5 raddrhold[11]_i_4/I0}, {carry3[11] raddrhold[11]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[11]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[11]_i_4/I3}, {p_0_in[2] raddrhold[11]_i_4/I4}, {raddrhold[11]_i_5_n_0 raddrhold[11]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X45Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[11]_i_5 - 
nets: {raddrhold[11]_i_5_n_0 raddrhold[11]_i_5/O}, {carry20_in[11] raddrhold[11]_i_5/I0}, {carry2[11] raddrhold[11]_i_5/I1}, {p_0_in[1] raddrhold[11]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X41Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[12]_i_1 - 
nets: {raddrhold[12]_i_1_n_0 raddrhold[12]_i_1/O}, {rdatahold[4] raddrhold[12]_i_1/I0}, {state_reg_n_0_[5] raddrhold[12]_i_1/I1}, {raddrhold_reg[12]_i_2_n_4 raddrhold[12]_i_1/I2}, {state_reg_n_0_[4] raddrhold[12]_i_1/I3}, {raddrhold[12]_i_3_n_0 raddrhold[12]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[12]_i_10 - 
nets: {raddrhold[12]_i_10_n_0 raddrhold[12]_i_10/O}, {carry20_in[12] raddrhold[12]_i_10/I0}, {carry2[12] raddrhold[12]_i_10/I1}, {p_0_in[1] raddrhold[12]_i_10/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[12]_i_3 - 
nets: {raddrhold[12]_i_3_n_0 raddrhold[12]_i_3/O}, {raddrhold[12]_i_8_n_0 raddrhold[12]_i_3/I0}, {carry3[12] raddrhold[12]_i_3/I1}, {p_8_in[1] raddrhold[12]_i_3/I2}, {raddrhold[12]_i_9_n_0 raddrhold[12]_i_3/I3}, {p_8_in[0] raddrhold[12]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X44Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[12]_i_8 - 
nets: {raddrhold[12]_i_8_n_0 raddrhold[12]_i_8/O}, {p_0_in[2] raddrhold[12]_i_8/I0}, {opcode_reg_n_0_[0] raddrhold[12]_i_8/I1}, {pc_reg[12]_i_6_n_4 raddrhold[12]_i_8/I2}, {opcode_reg_n_0_[1] raddrhold[12]_i_8/I3}, {opcode_reg_n_0_[2] raddrhold[12]_i_8/I4}, {sp_reg_n_0_[12] raddrhold[12]_i_8/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X44Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[12]_i_9 - 
nets: {raddrhold[12]_i_9_n_0 raddrhold[12]_i_9/O}, {pc_reg[12]_i_6_n_4 raddrhold[12]_i_9/I0}, {carry3[12] raddrhold[12]_i_9/I1}, {opcode_reg_n_0_[2] raddrhold[12]_i_9/I2}, {opcode_reg_n_0_[1] raddrhold[12]_i_9/I3}, {p_0_in[2] raddrhold[12]_i_9/I4}, {raddrhold[12]_i_10_n_0 raddrhold[12]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X44Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[13]_i_1 - 
nets: {raddrhold[13]_i_1_n_0 raddrhold[13]_i_1/O}, {rdatahold[5] raddrhold[13]_i_1/I0}, {state_reg_n_0_[5] raddrhold[13]_i_1/I1}, {raddrhold_reg[15]_i_4_n_7 raddrhold[13]_i_1/I2}, {state_reg_n_0_[4] raddrhold[13]_i_1/I3}, {raddrhold[13]_i_2_n_0 raddrhold[13]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[13]_i_2 - 
nets: {raddrhold[13]_i_2_n_0 raddrhold[13]_i_2/O}, {raddrhold[13]_i_3_n_0 raddrhold[13]_i_2/I0}, {carry3[13] raddrhold[13]_i_2/I1}, {p_8_in[1] raddrhold[13]_i_2/I2}, {raddrhold[13]_i_4_n_0 raddrhold[13]_i_2/I3}, {p_8_in[0] raddrhold[13]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X43Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[13]_i_3 - 
nets: {raddrhold[13]_i_3_n_0 raddrhold[13]_i_3/O}, {p_0_in[2] raddrhold[13]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[13]_i_3/I1}, {pc_reg[15]_i_14_n_7 raddrhold[13]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[13]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[13]_i_3/I4}, {sp_reg_n_0_[13] raddrhold[13]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X43Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[13]_i_4 - 
nets: {raddrhold[13]_i_4_n_0 raddrhold[13]_i_4/O}, {pc_reg[15]_i_14_n_7 raddrhold[13]_i_4/I0}, {carry3[13] raddrhold[13]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[13]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[13]_i_4/I3}, {p_0_in[2] raddrhold[13]_i_4/I4}, {raddrhold[13]_i_5_n_0 raddrhold[13]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X43Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[13]_i_5 - 
nets: {raddrhold[13]_i_5_n_0 raddrhold[13]_i_5/O}, {carry20_in[13] raddrhold[13]_i_5/I0}, {carry2[13] raddrhold[13]_i_5/I1}, {p_0_in[1] raddrhold[13]_i_5/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[14]_i_1 - 
nets: {raddrhold[14]_i_1_n_0 raddrhold[14]_i_1/O}, {rdatahold[6] raddrhold[14]_i_1/I0}, {state_reg_n_0_[5] raddrhold[14]_i_1/I1}, {raddrhold_reg[15]_i_4_n_6 raddrhold[14]_i_1/I2}, {state_reg_n_0_[4] raddrhold[14]_i_1/I3}, {raddrhold[14]_i_2_n_0 raddrhold[14]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X45Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[14]_i_2 - 
nets: {raddrhold[14]_i_2_n_0 raddrhold[14]_i_2/O}, {raddrhold[14]_i_3_n_0 raddrhold[14]_i_2/I0}, {carry3[14] raddrhold[14]_i_2/I1}, {p_8_in[1] raddrhold[14]_i_2/I2}, {raddrhold[14]_i_4_n_0 raddrhold[14]_i_2/I3}, {p_8_in[0] raddrhold[14]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X45Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[14]_i_3 - 
nets: {raddrhold[14]_i_3_n_0 raddrhold[14]_i_3/O}, {p_0_in[2] raddrhold[14]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[14]_i_3/I1}, {pc_reg[15]_i_14_n_6 raddrhold[14]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[14]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[14]_i_3/I4}, {sp_reg_n_0_[14] raddrhold[14]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X45Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[14]_i_4 - 
nets: {raddrhold[14]_i_4_n_0 raddrhold[14]_i_4/O}, {pc_reg[15]_i_14_n_6 raddrhold[14]_i_4/I0}, {carry3[14] raddrhold[14]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[14]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[14]_i_4/I3}, {p_0_in[2] raddrhold[14]_i_4/I4}, {raddrhold[14]_i_5_n_0 raddrhold[14]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X45Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[14]_i_5 - 
nets: {raddrhold[14]_i_5_n_0 raddrhold[14]_i_5/O}, {carry20_in[14] raddrhold[14]_i_5/I0}, {carry2[14] raddrhold[14]_i_5/I1}, {p_0_in[1] raddrhold[14]_i_5/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X41Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[15]_i_1 - 
nets: {raddrhold[15]_i_1_n_0 raddrhold[15]_i_1/O}, {raddrhold[15]_i_3_n_0 raddrhold[15]_i_1/I0}, {state_reg_n_0_[3] raddrhold[15]_i_1/I1}, {state_reg_n_0_[0] raddrhold[15]_i_1/I2}, {reset raddrhold[15]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X43Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

raddrhold[15]_i_10 - 
nets: {raddrhold[15]_i_10_n_0 raddrhold[15]_i_10/O}, {p_0_in[2] raddrhold[15]_i_10/I0}, {opcode_reg_n_0_[0] raddrhold[15]_i_10/I1}, {pc_reg[15]_i_14_n_5 raddrhold[15]_i_10/I2}, {opcode_reg_n_0_[1] raddrhold[15]_i_10/I3}, {opcode_reg_n_0_[2] raddrhold[15]_i_10/I4}, {sp_reg_n_0_[15] raddrhold[15]_i_10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X44Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[15]_i_11 - 
nets: {raddrhold[15]_i_11_n_0 raddrhold[15]_i_11/O}, {pc_reg[15]_i_14_n_5 raddrhold[15]_i_11/I0}, {carry3[15] raddrhold[15]_i_11/I1}, {opcode_reg_n_0_[2] raddrhold[15]_i_11/I2}, {opcode_reg_n_0_[1] raddrhold[15]_i_11/I3}, {p_0_in[2] raddrhold[15]_i_11/I4}, {raddrhold[15]_i_13_n_0 raddrhold[15]_i_11/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X44Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[15]_i_12 - 
nets: {raddrhold[15]_i_12_n_0 raddrhold[15]_i_12/O}, {p_0_in[1] raddrhold[15]_i_12/I0}, {opcode_reg_n_0_[2] raddrhold[15]_i_12/I1}, {p_0_in[0] raddrhold[15]_i_12/I2}, {opcode_reg_n_0_[0] raddrhold[15]_i_12/I3}, {statesel[5]_i_10_n_0 raddrhold[15]_i_12/I4}, {raddrhold[15]_i_14_n_0 raddrhold[15]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFF01FF, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[15]_i_13 - 
nets: {raddrhold[15]_i_13_n_0 raddrhold[15]_i_13/O}, {carry20_in[15] raddrhold[15]_i_13/I0}, {carry2[15] raddrhold[15]_i_13/I1}, {p_0_in[1] raddrhold[15]_i_13/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[15]_i_14 - 
nets: {raddrhold[15]_i_14_n_0 raddrhold[15]_i_14/O}, {opcode_reg_n_0_[1] raddrhold[15]_i_14/I0}, {p_0_in[2] raddrhold[15]_i_14/I1}, {opcode_reg_n_0_[2] raddrhold[15]_i_14/I2}, {p_0_in[0] raddrhold[15]_i_14/I3}, {p_0_in[1] raddrhold[15]_i_14/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h02071101, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[15]_i_2 - 
nets: {raddrhold[15]_i_2_n_0 raddrhold[15]_i_2/O}, {rdatahold[7] raddrhold[15]_i_2/I0}, {state_reg_n_0_[5] raddrhold[15]_i_2/I1}, {raddrhold_reg[15]_i_4_n_5 raddrhold[15]_i_2/I2}, {state_reg_n_0_[4] raddrhold[15]_i_2/I3}, {raddrhold[15]_i_5_n_0 raddrhold[15]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[15]_i_3 - 
nets: {raddrhold[15]_i_3_n_0 raddrhold[15]_i_3/O}, {state_reg_n_0_[1] raddrhold[15]_i_3/I0}, {state_reg_n_0_[5] raddrhold[15]_i_3/I1}, {state_reg_n_0_[2] raddrhold[15]_i_3/I2}, {raddrhold[15]_i_6_n_0 raddrhold[15]_i_3/I3}, {state_reg_n_0_[4] raddrhold[15]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02021404, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[15]_i_5 - 
nets: {raddrhold[15]_i_5_n_0 raddrhold[15]_i_5/O}, {raddrhold[15]_i_10_n_0 raddrhold[15]_i_5/I0}, {carry3[15] raddrhold[15]_i_5/I1}, {p_8_in[1] raddrhold[15]_i_5/I2}, {raddrhold[15]_i_11_n_0 raddrhold[15]_i_5/I3}, {p_8_in[0] raddrhold[15]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X44Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[15]_i_6 - 
nets: {raddrhold[15]_i_6_n_0 raddrhold[15]_i_6/O}, {state[4]_i_13_n_0 raddrhold[15]_i_6/I0}, {statesel[1]_i_4_n_0 raddrhold[15]_i_6/I1}, {p_8_in[0] raddrhold[15]_i_6/I2}, {state[4]_i_14_n_0 raddrhold[15]_i_6/I3}, {p_8_in[1] raddrhold[15]_i_6/I4}, {raddrhold[15]_i_12_n_0 raddrhold[15]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFCFC4F4000000000, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[1]_i_1 - 
nets: {raddrhold[1]_i_1_n_0 raddrhold[1]_i_1/O}, {rdatahold2_reg_n_0_[1] raddrhold[1]_i_1/I0}, {state_reg_n_0_[5] raddrhold[1]_i_1/I1}, {raddrhold_reg[4]_i_2_n_7 raddrhold[1]_i_1/I2}, {state_reg_n_0_[4] raddrhold[1]_i_1/I3}, {raddrhold[1]_i_2_n_0 raddrhold[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[1]_i_2 - 
nets: {raddrhold[1]_i_2_n_0 raddrhold[1]_i_2/O}, {raddrhold[1]_i_3_n_0 raddrhold[1]_i_2/I0}, {regfil_reg_n_0_[5][1] raddrhold[1]_i_2/I1}, {p_8_in[1] raddrhold[1]_i_2/I2}, {raddrhold[1]_i_4_n_0 raddrhold[1]_i_2/I3}, {p_8_in[0] raddrhold[1]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X46Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[1]_i_3 - 
nets: {raddrhold[1]_i_3_n_0 raddrhold[1]_i_3/O}, {p_0_in[2] raddrhold[1]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[1]_i_3/I1}, {pc_reg[4]_i_4_n_7 raddrhold[1]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[1]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[1]_i_3/I4}, {sp_reg_n_0_[1] raddrhold[1]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X46Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[1]_i_4 - 
nets: {raddrhold[1]_i_4_n_0 raddrhold[1]_i_4/O}, {pc_reg[4]_i_4_n_7 raddrhold[1]_i_4/I0}, {regfil_reg_n_0_[5][1] raddrhold[1]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[1]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[1]_i_4/I3}, {p_0_in[2] raddrhold[1]_i_4/I4}, {raddrhold[1]_i_5_n_0 raddrhold[1]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X43Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[1]_i_5 - 
nets: {raddrhold[1]_i_5_n_0 raddrhold[1]_i_5/O}, {regfil_reg_n_0_[3][1] raddrhold[1]_i_5/I0}, {regfil_reg_n_0_[1][1] raddrhold[1]_i_5/I1}, {p_0_in[1] raddrhold[1]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[2]_i_1 - 
nets: {raddrhold[2]_i_1_n_0 raddrhold[2]_i_1/O}, {rdatahold2_reg_n_0_[2] raddrhold[2]_i_1/I0}, {state_reg_n_0_[5] raddrhold[2]_i_1/I1}, {raddrhold_reg[4]_i_2_n_6 raddrhold[2]_i_1/I2}, {state_reg_n_0_[4] raddrhold[2]_i_1/I3}, {raddrhold[2]_i_2_n_0 raddrhold[2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[2]_i_2 - 
nets: {raddrhold[2]_i_2_n_0 raddrhold[2]_i_2/O}, {raddrhold[2]_i_3_n_0 raddrhold[2]_i_2/I0}, {regfil_reg_n_0_[5][2] raddrhold[2]_i_2/I1}, {p_8_in[1] raddrhold[2]_i_2/I2}, {raddrhold[2]_i_4_n_0 raddrhold[2]_i_2/I3}, {p_8_in[0] raddrhold[2]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[2]_i_3 - 
nets: {raddrhold[2]_i_3_n_0 raddrhold[2]_i_3/O}, {p_0_in[2] raddrhold[2]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[2]_i_3/I1}, {pc_reg[4]_i_4_n_6 raddrhold[2]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[2]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[2]_i_3/I4}, {sp_reg_n_0_[2] raddrhold[2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[2]_i_4 - 
nets: {raddrhold[2]_i_4_n_0 raddrhold[2]_i_4/O}, {pc_reg[4]_i_4_n_6 raddrhold[2]_i_4/I0}, {regfil_reg_n_0_[5][2] raddrhold[2]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[2]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[2]_i_4/I3}, {p_0_in[2] raddrhold[2]_i_4/I4}, {raddrhold[2]_i_5_n_0 raddrhold[2]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[2]_i_5 - 
nets: {raddrhold[2]_i_5_n_0 raddrhold[2]_i_5/O}, {regfil_reg_n_0_[3][2] raddrhold[2]_i_5/I0}, {regfil_reg_n_0_[1][2] raddrhold[2]_i_5/I1}, {p_0_in[1] raddrhold[2]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[3]_i_1 - 
nets: {raddrhold[3]_i_1_n_0 raddrhold[3]_i_1/O}, {rdatahold2_reg_n_0_[3] raddrhold[3]_i_1/I0}, {state_reg_n_0_[5] raddrhold[3]_i_1/I1}, {raddrhold_reg[4]_i_2_n_5 raddrhold[3]_i_1/I2}, {state_reg_n_0_[4] raddrhold[3]_i_1/I3}, {raddrhold[3]_i_2_n_0 raddrhold[3]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[3]_i_2 - 
nets: {raddrhold[3]_i_2_n_0 raddrhold[3]_i_2/O}, {raddrhold[3]_i_3_n_0 raddrhold[3]_i_2/I0}, {regfil_reg_n_0_[5][3] raddrhold[3]_i_2/I1}, {p_8_in[1] raddrhold[3]_i_2/I2}, {raddrhold[3]_i_4_n_0 raddrhold[3]_i_2/I3}, {p_8_in[0] raddrhold[3]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X48Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[3]_i_3 - 
nets: {raddrhold[3]_i_3_n_0 raddrhold[3]_i_3/O}, {p_0_in[2] raddrhold[3]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[3]_i_3/I1}, {pc_reg[4]_i_4_n_5 raddrhold[3]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[3]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[3]_i_3/I4}, {sp_reg_n_0_[3] raddrhold[3]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X48Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[3]_i_4 - 
nets: {raddrhold[3]_i_4_n_0 raddrhold[3]_i_4/O}, {pc_reg[4]_i_4_n_5 raddrhold[3]_i_4/I0}, {regfil_reg_n_0_[5][3] raddrhold[3]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[3]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[3]_i_4/I3}, {p_0_in[2] raddrhold[3]_i_4/I4}, {raddrhold[3]_i_5_n_0 raddrhold[3]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X48Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[3]_i_5 - 
nets: {raddrhold[3]_i_5_n_0 raddrhold[3]_i_5/O}, {regfil_reg_n_0_[3][3] raddrhold[3]_i_5/I0}, {regfil_reg_n_0_[1][3] raddrhold[3]_i_5/I1}, {p_0_in[1] raddrhold[3]_i_5/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X41Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[4]_i_1 - 
nets: {raddrhold[4]_i_1_n_0 raddrhold[4]_i_1/O}, {data1 raddrhold[4]_i_1/I0}, {state_reg_n_0_[5] raddrhold[4]_i_1/I1}, {raddrhold_reg[4]_i_2_n_4 raddrhold[4]_i_1/I2}, {state_reg_n_0_[4] raddrhold[4]_i_1/I3}, {raddrhold[4]_i_3_n_0 raddrhold[4]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[4]_i_10 - 
nets: {raddrhold[4]_i_10_n_0 raddrhold[4]_i_10/O}, {regfil_reg_n_0_[3][4] raddrhold[4]_i_10/I0}, {regfil_reg_n_0_[1][4] raddrhold[4]_i_10/I1}, {p_0_in[1] raddrhold[4]_i_10/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X41Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[4]_i_3 - 
nets: {raddrhold[4]_i_3_n_0 raddrhold[4]_i_3/O}, {raddrhold[4]_i_8_n_0 raddrhold[4]_i_3/I0}, {regfil_reg_n_0_[5][4] raddrhold[4]_i_3/I1}, {p_8_in[1] raddrhold[4]_i_3/I2}, {raddrhold[4]_i_9_n_0 raddrhold[4]_i_3/I3}, {p_8_in[0] raddrhold[4]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X46Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[4]_i_8 - 
nets: {raddrhold[4]_i_8_n_0 raddrhold[4]_i_8/O}, {p_0_in[2] raddrhold[4]_i_8/I0}, {opcode_reg_n_0_[0] raddrhold[4]_i_8/I1}, {pc_reg[4]_i_4_n_4 raddrhold[4]_i_8/I2}, {opcode_reg_n_0_[1] raddrhold[4]_i_8/I3}, {opcode_reg_n_0_[2] raddrhold[4]_i_8/I4}, {sp_reg_n_0_[4] raddrhold[4]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X46Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[4]_i_9 - 
nets: {raddrhold[4]_i_9_n_0 raddrhold[4]_i_9/O}, {pc_reg[4]_i_4_n_4 raddrhold[4]_i_9/I0}, {regfil_reg_n_0_[5][4] raddrhold[4]_i_9/I1}, {opcode_reg_n_0_[2] raddrhold[4]_i_9/I2}, {opcode_reg_n_0_[1] raddrhold[4]_i_9/I3}, {p_0_in[2] raddrhold[4]_i_9/I4}, {raddrhold[4]_i_10_n_0 raddrhold[4]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X46Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[5]_i_1 - 
nets: {raddrhold[5]_i_1_n_0 raddrhold[5]_i_1/O}, {rdatahold2_reg_n_0_[5] raddrhold[5]_i_1/I0}, {state_reg_n_0_[5] raddrhold[5]_i_1/I1}, {raddrhold_reg[8]_i_2_n_7 raddrhold[5]_i_1/I2}, {state_reg_n_0_[4] raddrhold[5]_i_1/I3}, {raddrhold[5]_i_2_n_0 raddrhold[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X44Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[5]_i_2 - 
nets: {raddrhold[5]_i_2_n_0 raddrhold[5]_i_2/O}, {raddrhold[5]_i_3_n_0 raddrhold[5]_i_2/I0}, {regfil_reg_n_0_[5][5] raddrhold[5]_i_2/I1}, {p_8_in[1] raddrhold[5]_i_2/I2}, {raddrhold[5]_i_4_n_0 raddrhold[5]_i_2/I3}, {p_8_in[0] raddrhold[5]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X43Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[5]_i_3 - 
nets: {raddrhold[5]_i_3_n_0 raddrhold[5]_i_3/O}, {p_0_in[2] raddrhold[5]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[5]_i_3/I1}, {pc_reg[8]_i_6_n_7 raddrhold[5]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[5]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[5]_i_3/I4}, {sp_reg_n_0_[5] raddrhold[5]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X43Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[5]_i_4 - 
nets: {raddrhold[5]_i_4_n_0 raddrhold[5]_i_4/O}, {pc_reg[8]_i_6_n_7 raddrhold[5]_i_4/I0}, {regfil_reg_n_0_[5][5] raddrhold[5]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[5]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[5]_i_4/I3}, {p_0_in[2] raddrhold[5]_i_4/I4}, {raddrhold[5]_i_5_n_0 raddrhold[5]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X43Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[5]_i_5 - 
nets: {raddrhold[5]_i_5_n_0 raddrhold[5]_i_5/O}, {regfil_reg_n_0_[3][5] raddrhold[5]_i_5/I0}, {regfil_reg_n_0_[1][5] raddrhold[5]_i_5/I1}, {p_0_in[1] raddrhold[5]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[6]_i_1 - 
nets: {raddrhold[6]_i_1_n_0 raddrhold[6]_i_1/O}, {data0 raddrhold[6]_i_1/I0}, {state_reg_n_0_[5] raddrhold[6]_i_1/I1}, {raddrhold_reg[8]_i_2_n_6 raddrhold[6]_i_1/I2}, {state_reg_n_0_[4] raddrhold[6]_i_1/I3}, {raddrhold[6]_i_2_n_0 raddrhold[6]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[6]_i_2 - 
nets: {raddrhold[6]_i_2_n_0 raddrhold[6]_i_2/O}, {raddrhold[6]_i_3_n_0 raddrhold[6]_i_2/I0}, {regfil_reg_n_0_[5][6] raddrhold[6]_i_2/I1}, {p_8_in[1] raddrhold[6]_i_2/I2}, {raddrhold[6]_i_4_n_0 raddrhold[6]_i_2/I3}, {p_8_in[0] raddrhold[6]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X43Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[6]_i_3 - 
nets: {raddrhold[6]_i_3_n_0 raddrhold[6]_i_3/O}, {p_0_in[2] raddrhold[6]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[6]_i_3/I1}, {pc_reg[8]_i_6_n_6 raddrhold[6]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[6]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[6]_i_3/I4}, {sp_reg_n_0_[6] raddrhold[6]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X42Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[6]_i_4 - 
nets: {raddrhold[6]_i_4_n_0 raddrhold[6]_i_4/O}, {pc_reg[8]_i_6_n_6 raddrhold[6]_i_4/I0}, {regfil_reg_n_0_[5][6] raddrhold[6]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[6]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[6]_i_4/I3}, {p_0_in[2] raddrhold[6]_i_4/I4}, {raddrhold[6]_i_5_n_0 raddrhold[6]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X43Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[6]_i_5 - 
nets: {raddrhold[6]_i_5_n_0 raddrhold[6]_i_5/O}, {regfil_reg_n_0_[3][6] raddrhold[6]_i_5/I0}, {regfil_reg_n_0_[1][6] raddrhold[6]_i_5/I1}, {p_0_in[1] raddrhold[6]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X42Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[7]_i_1 - 
nets: {raddrhold[7]_i_1_n_0 raddrhold[7]_i_1/O}, {rdatahold2_reg_n_0_[7] raddrhold[7]_i_1/I0}, {state_reg_n_0_[5] raddrhold[7]_i_1/I1}, {raddrhold_reg[8]_i_2_n_5 raddrhold[7]_i_1/I2}, {state_reg_n_0_[4] raddrhold[7]_i_1/I3}, {raddrhold[7]_i_2_n_0 raddrhold[7]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[7]_i_2 - 
nets: {raddrhold[7]_i_2_n_0 raddrhold[7]_i_2/O}, {raddrhold[7]_i_3_n_0 raddrhold[7]_i_2/I0}, {regfil_reg_n_0_[5][7] raddrhold[7]_i_2/I1}, {p_8_in[1] raddrhold[7]_i_2/I2}, {raddrhold[7]_i_4_n_0 raddrhold[7]_i_2/I3}, {p_8_in[0] raddrhold[7]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X38Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[7]_i_3 - 
nets: {raddrhold[7]_i_3_n_0 raddrhold[7]_i_3/O}, {p_0_in[2] raddrhold[7]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[7]_i_3/I1}, {pc_reg[8]_i_6_n_5 raddrhold[7]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[7]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[7]_i_3/I4}, {sp_reg_n_0_[7] raddrhold[7]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X38Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[7]_i_4 - 
nets: {raddrhold[7]_i_4_n_0 raddrhold[7]_i_4/O}, {pc_reg[8]_i_6_n_5 raddrhold[7]_i_4/I0}, {regfil_reg_n_0_[5][7] raddrhold[7]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[7]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[7]_i_4/I3}, {p_0_in[2] raddrhold[7]_i_4/I4}, {raddrhold[7]_i_5_n_0 raddrhold[7]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X38Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[7]_i_5 - 
nets: {raddrhold[7]_i_5_n_0 raddrhold[7]_i_5/O}, {regfil_reg_n_0_[3][7] raddrhold[7]_i_5/I0}, {regfil_reg_n_0_[1][7] raddrhold[7]_i_5/I1}, {p_0_in[1] raddrhold[7]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[8]_i_1 - 
nets: {raddrhold[8]_i_1_n_0 raddrhold[8]_i_1/O}, {rdatahold[0] raddrhold[8]_i_1/I0}, {state_reg_n_0_[5] raddrhold[8]_i_1/I1}, {raddrhold_reg[8]_i_2_n_4 raddrhold[8]_i_1/I2}, {state_reg_n_0_[4] raddrhold[8]_i_1/I3}, {raddrhold[8]_i_3_n_0 raddrhold[8]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X44Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[8]_i_10 - 
nets: {raddrhold[8]_i_10_n_0 raddrhold[8]_i_10/O}, {carry20_in[8] raddrhold[8]_i_10/I0}, {carry2[8] raddrhold[8]_i_10/I1}, {p_0_in[1] raddrhold[8]_i_10/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold[8]_i_3 - 
nets: {raddrhold[8]_i_3_n_0 raddrhold[8]_i_3/O}, {raddrhold[8]_i_8_n_0 raddrhold[8]_i_3/I0}, {carry3[8] raddrhold[8]_i_3/I1}, {p_8_in[1] raddrhold[8]_i_3/I2}, {raddrhold[8]_i_9_n_0 raddrhold[8]_i_3/I3}, {p_8_in[0] raddrhold[8]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X44Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[8]_i_8 - 
nets: {raddrhold[8]_i_8_n_0 raddrhold[8]_i_8/O}, {p_0_in[2] raddrhold[8]_i_8/I0}, {opcode_reg_n_0_[0] raddrhold[8]_i_8/I1}, {pc_reg[8]_i_6_n_4 raddrhold[8]_i_8/I2}, {opcode_reg_n_0_[1] raddrhold[8]_i_8/I3}, {opcode_reg_n_0_[2] raddrhold[8]_i_8/I4}, {sp_reg_n_0_[8] raddrhold[8]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X44Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[8]_i_9 - 
nets: {raddrhold[8]_i_9_n_0 raddrhold[8]_i_9/O}, {pc_reg[8]_i_6_n_4 raddrhold[8]_i_9/I0}, {carry3[8] raddrhold[8]_i_9/I1}, {opcode_reg_n_0_[2] raddrhold[8]_i_9/I2}, {opcode_reg_n_0_[1] raddrhold[8]_i_9/I3}, {p_0_in[2] raddrhold[8]_i_9/I4}, {raddrhold[8]_i_10_n_0 raddrhold[8]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X44Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[9]_i_1 - 
nets: {raddrhold[9]_i_1_n_0 raddrhold[9]_i_1/O}, {rdatahold[1] raddrhold[9]_i_1/I0}, {state_reg_n_0_[5] raddrhold[9]_i_1/I1}, {raddrhold_reg[12]_i_2_n_7 raddrhold[9]_i_1/I2}, {state_reg_n_0_[4] raddrhold[9]_i_1/I3}, {raddrhold[9]_i_2_n_0 raddrhold[9]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[9]_i_2 - 
nets: {raddrhold[9]_i_2_n_0 raddrhold[9]_i_2/O}, {raddrhold[9]_i_3_n_0 raddrhold[9]_i_2/I0}, {carry3[9] raddrhold[9]_i_2/I1}, {p_8_in[1] raddrhold[9]_i_2/I2}, {raddrhold[9]_i_4_n_0 raddrhold[9]_i_2/I3}, {p_8_in[0] raddrhold[9]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACACCFC0, 
LOC: SLICE_X44Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

raddrhold[9]_i_3 - 
nets: {raddrhold[9]_i_3_n_0 raddrhold[9]_i_3/O}, {p_0_in[2] raddrhold[9]_i_3/I0}, {opcode_reg_n_0_[0] raddrhold[9]_i_3/I1}, {pc_reg[12]_i_6_n_7 raddrhold[9]_i_3/I2}, {opcode_reg_n_0_[1] raddrhold[9]_i_3/I3}, {opcode_reg_n_0_[2] raddrhold[9]_i_3/I4}, {sp_reg_n_0_[9] raddrhold[9]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7070F8FF70707000, 
LOC: SLICE_X44Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[9]_i_4 - 
nets: {raddrhold[9]_i_4_n_0 raddrhold[9]_i_4/O}, {pc_reg[12]_i_6_n_7 raddrhold[9]_i_4/I0}, {carry3[9] raddrhold[9]_i_4/I1}, {opcode_reg_n_0_[2] raddrhold[9]_i_4/I2}, {opcode_reg_n_0_[1] raddrhold[9]_i_4/I3}, {p_0_in[2] raddrhold[9]_i_4/I4}, {raddrhold[9]_i_5_n_0 raddrhold[9]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAFCAAACAA0CA, 
LOC: SLICE_X44Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

raddrhold[9]_i_5 - 
nets: {raddrhold[9]_i_5_n_0 raddrhold[9]_i_5/O}, {carry20_in[9] raddrhold[9]_i_5/I0}, {carry2[9] raddrhold[9]_i_5/I1}, {p_0_in[1] raddrhold[9]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X41Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

raddrhold_reg[0] - 
nets: {raddrhold_reg_n_0_[0] raddrhold_reg[0]/Q}, {clock raddrhold_reg[0]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[0]/CE}, {raddrhold[0]_i_1_n_0 raddrhold_reg[0]/D}, {<const0> raddrhold_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[10] - 
nets: {raddrhold_reg_n_0_[10] raddrhold_reg[10]/Q}, {clock raddrhold_reg[10]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[10]/CE}, {raddrhold[10]_i_1_n_0 raddrhold_reg[10]/D}, {<const0> raddrhold_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[11] - 
nets: {raddrhold_reg_n_0_[11] raddrhold_reg[11]/Q}, {clock raddrhold_reg[11]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[11]/CE}, {raddrhold[11]_i_1_n_0 raddrhold_reg[11]/D}, {<const0> raddrhold_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[12] - 
nets: {raddrhold_reg_n_0_[12] raddrhold_reg[12]/Q}, {clock raddrhold_reg[12]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[12]/CE}, {raddrhold[12]_i_1_n_0 raddrhold_reg[12]/D}, {<const0> raddrhold_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[12]_i_2 - 
nets: {raddrhold_reg[12]_i_2_n_0 raddrhold_reg[12]_i_2/CO[3]}, { raddrhold_reg[12]_i_2/CO[2]}, { raddrhold_reg[12]_i_2/CO[1]}, { raddrhold_reg[12]_i_2/CO[0]}, {raddrhold_reg[12]_i_2_n_4 raddrhold_reg[12]_i_2/O[3]}, {raddrhold_reg[12]_i_2_n_5 raddrhold_reg[12]_i_2/O[2]}, {raddrhold_reg[12]_i_2_n_6 raddrhold_reg[12]_i_2/O[1]}, {raddrhold_reg[12]_i_2_n_7 raddrhold_reg[12]_i_2/O[0]}, {raddrhold_reg[8]_i_2_n_0 raddrhold_reg[12]_i_2/CI}, {<const0> raddrhold_reg[12]_i_2/CYINIT}, {<const0> raddrhold_reg[12]_i_2/DI[3]}, {<const0> raddrhold_reg[12]_i_2/DI[2]}, {<const0> raddrhold_reg[12]_i_2/DI[1]}, {<const0> raddrhold_reg[12]_i_2/DI[0]}, {raddrhold_reg_n_0_[12] raddrhold_reg[12]_i_2/S[3]}, {raddrhold_reg_n_0_[11] raddrhold_reg[12]_i_2/S[2]}, {raddrhold_reg_n_0_[10] raddrhold_reg[12]_i_2/S[1]}, {raddrhold_reg_n_0_[9] raddrhold_reg[12]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

raddrhold_reg[13] - 
nets: {raddrhold_reg_n_0_[13] raddrhold_reg[13]/Q}, {clock raddrhold_reg[13]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[13]/CE}, {raddrhold[13]_i_1_n_0 raddrhold_reg[13]/D}, {<const0> raddrhold_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[14] - 
nets: {raddrhold_reg_n_0_[14] raddrhold_reg[14]/Q}, {clock raddrhold_reg[14]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[14]/CE}, {raddrhold[14]_i_1_n_0 raddrhold_reg[14]/D}, {<const0> raddrhold_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[15] - 
nets: {raddrhold_reg_n_0_[15] raddrhold_reg[15]/Q}, {clock raddrhold_reg[15]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[15]/CE}, {raddrhold[15]_i_2_n_0 raddrhold_reg[15]/D}, {<const0> raddrhold_reg[15]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[15]_i_4 - 
nets: { raddrhold_reg[15]_i_4/CO[3]}, { raddrhold_reg[15]_i_4/CO[2]}, { raddrhold_reg[15]_i_4/CO[1]}, { raddrhold_reg[15]_i_4/CO[0]}, { raddrhold_reg[15]_i_4/O[3]}, {raddrhold_reg[15]_i_4_n_5 raddrhold_reg[15]_i_4/O[2]}, {raddrhold_reg[15]_i_4_n_6 raddrhold_reg[15]_i_4/O[1]}, {raddrhold_reg[15]_i_4_n_7 raddrhold_reg[15]_i_4/O[0]}, {raddrhold_reg[12]_i_2_n_0 raddrhold_reg[15]_i_4/CI}, {<const0> raddrhold_reg[15]_i_4/CYINIT}, {<const0> raddrhold_reg[15]_i_4/DI[3]}, {<const0> raddrhold_reg[15]_i_4/DI[2]}, {<const0> raddrhold_reg[15]_i_4/DI[1]}, {<const0> raddrhold_reg[15]_i_4/DI[0]}, {<const0> raddrhold_reg[15]_i_4/S[3]}, {raddrhold_reg_n_0_[15] raddrhold_reg[15]_i_4/S[2]}, {raddrhold_reg_n_0_[14] raddrhold_reg[15]_i_4/S[1]}, {raddrhold_reg_n_0_[13] raddrhold_reg[15]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

raddrhold_reg[1] - 
nets: {raddrhold_reg_n_0_[1] raddrhold_reg[1]/Q}, {clock raddrhold_reg[1]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[1]/CE}, {raddrhold[1]_i_1_n_0 raddrhold_reg[1]/D}, {<const0> raddrhold_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[2] - 
nets: {raddrhold_reg_n_0_[2] raddrhold_reg[2]/Q}, {clock raddrhold_reg[2]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[2]/CE}, {raddrhold[2]_i_1_n_0 raddrhold_reg[2]/D}, {<const0> raddrhold_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[3] - 
nets: {raddrhold_reg_n_0_[3] raddrhold_reg[3]/Q}, {clock raddrhold_reg[3]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[3]/CE}, {raddrhold[3]_i_1_n_0 raddrhold_reg[3]/D}, {<const0> raddrhold_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[4] - 
nets: {raddrhold_reg_n_0_[4] raddrhold_reg[4]/Q}, {clock raddrhold_reg[4]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[4]/CE}, {raddrhold[4]_i_1_n_0 raddrhold_reg[4]/D}, {<const0> raddrhold_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[4]_i_2 - 
nets: {raddrhold_reg[4]_i_2_n_0 raddrhold_reg[4]_i_2/CO[3]}, { raddrhold_reg[4]_i_2/CO[2]}, { raddrhold_reg[4]_i_2/CO[1]}, { raddrhold_reg[4]_i_2/CO[0]}, {raddrhold_reg[4]_i_2_n_4 raddrhold_reg[4]_i_2/O[3]}, {raddrhold_reg[4]_i_2_n_5 raddrhold_reg[4]_i_2/O[2]}, {raddrhold_reg[4]_i_2_n_6 raddrhold_reg[4]_i_2/O[1]}, {raddrhold_reg[4]_i_2_n_7 raddrhold_reg[4]_i_2/O[0]}, {<const0> raddrhold_reg[4]_i_2/CI}, {raddrhold_reg_n_0_[0] raddrhold_reg[4]_i_2/CYINIT}, {<const0> raddrhold_reg[4]_i_2/DI[3]}, {<const0> raddrhold_reg[4]_i_2/DI[2]}, {<const0> raddrhold_reg[4]_i_2/DI[1]}, {<const0> raddrhold_reg[4]_i_2/DI[0]}, {raddrhold_reg_n_0_[4] raddrhold_reg[4]_i_2/S[3]}, {raddrhold_reg_n_0_[3] raddrhold_reg[4]_i_2/S[2]}, {raddrhold_reg_n_0_[2] raddrhold_reg[4]_i_2/S[1]}, {raddrhold_reg_n_0_[1] raddrhold_reg[4]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

raddrhold_reg[5] - 
nets: {raddrhold_reg_n_0_[5] raddrhold_reg[5]/Q}, {clock raddrhold_reg[5]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[5]/CE}, {raddrhold[5]_i_1_n_0 raddrhold_reg[5]/D}, {<const0> raddrhold_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[6] - 
nets: {raddrhold_reg_n_0_[6] raddrhold_reg[6]/Q}, {clock raddrhold_reg[6]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[6]/CE}, {raddrhold[6]_i_1_n_0 raddrhold_reg[6]/D}, {<const0> raddrhold_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[7] - 
nets: {raddrhold_reg_n_0_[7] raddrhold_reg[7]/Q}, {clock raddrhold_reg[7]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[7]/CE}, {raddrhold[7]_i_1_n_0 raddrhold_reg[7]/D}, {<const0> raddrhold_reg[7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[8] - 
nets: {raddrhold_reg_n_0_[8] raddrhold_reg[8]/Q}, {clock raddrhold_reg[8]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[8]/CE}, {raddrhold[8]_i_1_n_0 raddrhold_reg[8]/D}, {<const0> raddrhold_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

raddrhold_reg[8]_i_2 - 
nets: {raddrhold_reg[8]_i_2_n_0 raddrhold_reg[8]_i_2/CO[3]}, { raddrhold_reg[8]_i_2/CO[2]}, { raddrhold_reg[8]_i_2/CO[1]}, { raddrhold_reg[8]_i_2/CO[0]}, {raddrhold_reg[8]_i_2_n_4 raddrhold_reg[8]_i_2/O[3]}, {raddrhold_reg[8]_i_2_n_5 raddrhold_reg[8]_i_2/O[2]}, {raddrhold_reg[8]_i_2_n_6 raddrhold_reg[8]_i_2/O[1]}, {raddrhold_reg[8]_i_2_n_7 raddrhold_reg[8]_i_2/O[0]}, {raddrhold_reg[4]_i_2_n_0 raddrhold_reg[8]_i_2/CI}, {<const0> raddrhold_reg[8]_i_2/CYINIT}, {<const0> raddrhold_reg[8]_i_2/DI[3]}, {<const0> raddrhold_reg[8]_i_2/DI[2]}, {<const0> raddrhold_reg[8]_i_2/DI[1]}, {<const0> raddrhold_reg[8]_i_2/DI[0]}, {raddrhold_reg_n_0_[8] raddrhold_reg[8]_i_2/S[3]}, {raddrhold_reg_n_0_[7] raddrhold_reg[8]_i_2/S[2]}, {raddrhold_reg_n_0_[6] raddrhold_reg[8]_i_2/S[1]}, {raddrhold_reg_n_0_[5] raddrhold_reg[8]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

raddrhold_reg[9] - 
nets: {raddrhold_reg_n_0_[9] raddrhold_reg[9]/Q}, {clock raddrhold_reg[9]/C}, {raddrhold[15]_i_1_n_0 raddrhold_reg[9]/CE}, {raddrhold[9]_i_1_n_0 raddrhold_reg[9]/D}, {<const0> raddrhold_reg[9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[0] - 
nets: {rdatahold2_reg_n_0_[0] rdatahold2_reg[0]/Q}, {clock rdatahold2_reg[0]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[0]/CE}, {rdatahold[0] rdatahold2_reg[0]/D}, {<const0> rdatahold2_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[1] - 
nets: {rdatahold2_reg_n_0_[1] rdatahold2_reg[1]/Q}, {clock rdatahold2_reg[1]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[1]/CE}, {rdatahold[1] rdatahold2_reg[1]/D}, {<const0> rdatahold2_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[2] - 
nets: {rdatahold2_reg_n_0_[2] rdatahold2_reg[2]/Q}, {clock rdatahold2_reg[2]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[2]/CE}, {rdatahold[2] rdatahold2_reg[2]/D}, {<const0> rdatahold2_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[3] - 
nets: {rdatahold2_reg_n_0_[3] rdatahold2_reg[3]/Q}, {clock rdatahold2_reg[3]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[3]/CE}, {rdatahold[3] rdatahold2_reg[3]/D}, {<const0> rdatahold2_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[4] - 
nets: {data1 rdatahold2_reg[4]/Q}, {clock rdatahold2_reg[4]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[4]/CE}, {rdatahold[4] rdatahold2_reg[4]/D}, {<const0> rdatahold2_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[5] - 
nets: {rdatahold2_reg_n_0_[5] rdatahold2_reg[5]/Q}, {clock rdatahold2_reg[5]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[5]/CE}, {rdatahold[5] rdatahold2_reg[5]/D}, {<const0> rdatahold2_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[6] - 
nets: {data0 rdatahold2_reg[6]/Q}, {clock rdatahold2_reg[6]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[6]/CE}, {rdatahold[6] rdatahold2_reg[6]/D}, {<const0> rdatahold2_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold2_reg[7] - 
nets: {rdatahold2_reg_n_0_[7] rdatahold2_reg[7]/Q}, {clock rdatahold2_reg[7]/C}, {rdatahold[7]_i_1_n_0 rdatahold2_reg[7]/CE}, {rdatahold[7] rdatahold2_reg[7]/D}, {<const0> rdatahold2_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold[7]_i_1 - 
nets: {rdatahold[7]_i_1_n_0 rdatahold[7]_i_1/O}, {rdatahold[7]_i_2_n_0 rdatahold[7]_i_1/I0}, {state_reg_n_0_[1] rdatahold[7]_i_1/I1}, {state_reg_n_0_[5] rdatahold[7]_i_1/I2}, {state_reg_n_0_[4] rdatahold[7]_i_1/I3}, {reset rdatahold[7]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000100, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rdatahold[7]_i_2 - 
nets: {rdatahold[7]_i_2_n_0 rdatahold[7]_i_2/O}, {state_reg_n_0_[3] rdatahold[7]_i_2/I0}, {state_reg_n_0_[0] rdatahold[7]_i_2/I1}, {waitr rdatahold[7]_i_2/I2}, {state_reg_n_0_[2] rdatahold[7]_i_2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

rdatahold_reg[0] - 
nets: {rdatahold[0] rdatahold_reg[0]/Q}, {clock rdatahold_reg[0]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[0]/CE}, {data[0] rdatahold_reg[0]/D}, {<const0> rdatahold_reg[0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[1] - 
nets: {rdatahold[1] rdatahold_reg[1]/Q}, {clock rdatahold_reg[1]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[1]/CE}, {data[1] rdatahold_reg[1]/D}, {<const0> rdatahold_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[2] - 
nets: {rdatahold[2] rdatahold_reg[2]/Q}, {clock rdatahold_reg[2]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[2]/CE}, {data[2] rdatahold_reg[2]/D}, {<const0> rdatahold_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[3] - 
nets: {rdatahold[3] rdatahold_reg[3]/Q}, {clock rdatahold_reg[3]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[3]/CE}, {data[3] rdatahold_reg[3]/D}, {<const0> rdatahold_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[4] - 
nets: {rdatahold[4] rdatahold_reg[4]/Q}, {clock rdatahold_reg[4]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[4]/CE}, {data[4] rdatahold_reg[4]/D}, {<const0> rdatahold_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[5] - 
nets: {rdatahold[5] rdatahold_reg[5]/Q}, {clock rdatahold_reg[5]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[5]/CE}, {data[5] rdatahold_reg[5]/D}, {<const0> rdatahold_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[6] - 
nets: {rdatahold[6] rdatahold_reg[6]/Q}, {clock rdatahold_reg[6]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[6]/CE}, {data[6] rdatahold_reg[6]/D}, {<const0> rdatahold_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

rdatahold_reg[7] - 
nets: {rdatahold[7] rdatahold_reg[7]/Q}, {clock rdatahold_reg[7]/C}, {rdatahold[7]_i_1_n_0 rdatahold_reg[7]/CE}, {data[7] rdatahold_reg[7]/D}, {<const0> rdatahold_reg[7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

readio_i_1 - 
nets: {readio_i_1_n_0 readio_i_1/O}, {waitr readio_i_1/I0}, {readio_i_2_n_0 readio_i_1/I1}, {state_reg_n_0_[2] readio_i_1/I2}, {state_reg_n_0_[3] readio_i_1/I3}, {state_reg_n_0_[1] readio_i_1/I4}, {readio readio_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFBFF00C00800, 
LOC: SLICE_X37Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

readio_i_2 - 
nets: {readio_i_2_n_0 readio_i_2/O}, {state_reg_n_0_[5] readio_i_2/I0}, {state_reg_n_0_[0] readio_i_2/I1}, {state_reg_n_0_[4] readio_i_2/I2}, {state_reg_n_0_[3] readio_i_2/I3}, {waitr readio_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00101010, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

readio_reg - 
nets: {readio readio_reg/Q}, {clock readio_reg/C}, {<const1> readio_reg/CE}, {readio_i_1_n_0 readio_reg/D}, {reset readio_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

readmem_i_1 - 
nets: {readmem_i_1_n_0 readmem_i_1/O}, {waitr readmem_i_1/I0}, {readmem_i_2_n_0 readmem_i_1/I1}, {readmem_reg_i_3_n_0 readmem_i_1/I2}, {state_reg_n_0_[5] readmem_i_1/I3}, {readmem readmem_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFBF00B0, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

readmem_i_2 - 
nets: {readmem_i_2_n_0 readmem_i_2/O}, {state_reg_n_0_[2] readmem_i_2/I0}, {state_reg_n_0_[4] readmem_i_2/I1}, {state_reg_n_0_[1] readmem_i_2/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

readmem_i_4 - 
nets: {readmem_i_4_n_0 readmem_i_4/O}, {state_reg_n_0_[2] readmem_i_4/I0}, {waitr readmem_i_4/I1}, {state_reg_n_0_[1] readmem_i_4/I2}, {state_reg_n_0_[0] readmem_i_4/I3}, {state1 readmem_i_4/I4}, {state_reg_n_0_[3] readmem_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000010001500, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

readmem_i_5 - 
nets: {readmem_i_5_n_0 readmem_i_5/O}, {state_reg_n_0_[0] readmem_i_5/I0}, {intcyc readmem_i_5/I1}, {state_reg_n_0_[1] readmem_i_5/I2}, {state_reg_n_0_[2] readmem_i_5/I3}, {waitr readmem_i_5/I4}, {state_reg_n_0_[3] readmem_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000100510, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

readmem_reg - 
nets: {readmem readmem_reg/Q}, {clock readmem_reg/C}, {<const1> readmem_reg/CE}, {readmem_i_1_n_0 readmem_reg/D}, {reset readmem_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

readmem_reg_i_3 - 
nets: {readmem_reg_i_3_n_0 readmem_reg_i_3/O}, {readmem_i_4_n_0 readmem_reg_i_3/I0}, {readmem_i_5_n_0 readmem_reg_i_3/I1}, {state_reg_n_0_[4] readmem_reg_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regd[0]_i_1 - 
nets: {regd[0]_i_1_n_0 regd[0]_i_1/O}, {p_0_in[0] regd[0]_i_1/I0}, {opcode_reg_n_0_[2] regd[0]_i_1/I1}, {opcode_reg_n_0_[1] regd[0]_i_1/I2}, {p_8_in[0] regd[0]_i_1/I3}, {regd[2]_i_2_n_0 regd[0]_i_1/I4}, {regd_reg_n_0_[0] regd[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAA8FFFFAAA80000, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regd[1]_i_1 - 
nets: {regd[1]_i_1_n_0 regd[1]_i_1/O}, {p_0_in[1] regd[1]_i_1/I0}, {opcode_reg_n_0_[2] regd[1]_i_1/I1}, {opcode_reg_n_0_[1] regd[1]_i_1/I2}, {p_8_in[0] regd[1]_i_1/I3}, {regd[2]_i_2_n_0 regd[1]_i_1/I4}, {regd_reg_n_0_[1] regd[1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAB8FFFFAAB80000, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regd[2]_i_1 - 
nets: {regd[2]_i_1_n_0 regd[2]_i_1/O}, {p_0_in[2] regd[2]_i_1/I0}, {opcode_reg_n_0_[2] regd[2]_i_1/I1}, {opcode_reg_n_0_[1] regd[2]_i_1/I2}, {p_8_in[0] regd[2]_i_1/I3}, {regd[2]_i_2_n_0 regd[2]_i_1/I4}, {regd_reg_n_0_[2] regd[2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAB8FFFFAAB80000, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regd[2]_i_2 - 
nets: {regd[2]_i_2_n_0 regd[2]_i_2/O}, {opcode[7]_i_2_n_0 regd[2]_i_2/I0}, {state_reg_n_0_[0] regd[2]_i_2/I1}, {p_8_in[1] regd[2]_i_2/I2}, {regd[2]_i_3_n_0 regd[2]_i_2/I3}, {wdatahold2[7]_i_4_n_0 regd[2]_i_2/I4}, {reset regd[2]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000002, 
LOC: SLICE_X34Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regd[2]_i_3 - 
nets: {regd[2]_i_3_n_0 regd[2]_i_3/O}, {state[4]_i_13_n_0 regd[2]_i_3/I0}, {p_8_in[0] regd[2]_i_3/I1}, {opcode_reg_n_0_[0] regd[2]_i_3/I2}, {opcode_reg_n_0_[1] regd[2]_i_3/I3}, {regd[2]_i_4_n_0 regd[2]_i_3/I4}, {opcode_reg_n_0_[2] regd[2]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF8CCFBCCFCFFFFFF, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regd[2]_i_4 - 
nets: {regd[2]_i_4_n_0 regd[2]_i_4/O}, {opcode_reg_n_0_[2] regd[2]_i_4/I0}, {p_0_in[2] regd[2]_i_4/I1}, {p_0_in[1] regd[2]_i_4/I2}, {p_0_in[0] regd[2]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFBAA, 
LOC: SLICE_X33Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

regd_reg[0] - 
nets: {regd_reg_n_0_[0] regd_reg[0]/Q}, {clock regd_reg[0]/C}, {<const1> regd_reg[0]/CE}, {regd[0]_i_1_n_0 regd_reg[0]/D}, {<const0> regd_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regd_reg[1] - 
nets: {regd_reg_n_0_[1] regd_reg[1]/Q}, {clock regd_reg[1]/C}, {<const1> regd_reg[1]/CE}, {regd[1]_i_1_n_0 regd_reg[1]/D}, {<const0> regd_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regd_reg[2] - 
nets: {regd_reg_n_0_[2] regd_reg[2]/Q}, {clock regd_reg[2]/C}, {<const1> regd_reg[2]/CE}, {regd[2]_i_1_n_0 regd_reg[2]/D}, {<const0> regd_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil[0][0]_i_1 - 
nets: {regfil[0][0]_i_1_n_0 regfil[0][0]_i_1/O}, {alures[0] regfil[0][0]_i_1/I0}, {state_reg_n_0_[1] regfil[0][0]_i_1/I1}, {state_reg_n_0_[0] regfil[0][0]_i_1/I2}, {regfil[0][0]_i_3_n_0 regfil[0][0]_i_1/I3}, {state_reg_n_0_[2] regfil[0][0]_i_1/I4}, {rdatahold[0] regfil[0][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X32Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][0]_i_10 - 
nets: {regfil[0][0]_i_10_n_0 regfil[0][0]_i_10/O}, {carry2[8] regfil[0][0]_i_10/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_11 - 
nets: {regfil[0][0]_i_11_n_0 regfil[0][0]_i_11/O}, {regfil_reg_n_0_[1][7] regfil[0][0]_i_11/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_12 - 
nets: {regfil[0][0]_i_12_n_0 regfil[0][0]_i_12/O}, {regfil_reg_n_0_[1][6] regfil[0][0]_i_12/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_13 - 
nets: {regfil[0][0]_i_13_n_0 regfil[0][0]_i_13/O}, {regfil_reg_n_0_[1][5] regfil[0][0]_i_13/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_19 - 
nets: {regfil[0][0]_i_19_n_0 regfil[0][0]_i_19/O}, {regfil_reg_n_0_[1][4] regfil[0][0]_i_19/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_2 - 
nets: {alures[0] regfil[0][0]_i_2/O}, {alu/resi__55[0] regfil[0][0]_i_2/I0}, {aluopra_reg_n_0_[0] regfil[0][0]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][0]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][0]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][0]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X34Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][0]_i_20 - 
nets: {regfil[0][0]_i_20_n_0 regfil[0][0]_i_20/O}, {regfil_reg_n_0_[1][3] regfil[0][0]_i_20/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_21 - 
nets: {regfil[0][0]_i_21_n_0 regfil[0][0]_i_21/O}, {regfil_reg_n_0_[1][2] regfil[0][0]_i_21/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_22 - 
nets: {regfil[0][0]_i_22_n_0 regfil[0][0]_i_22/O}, {regfil_reg_n_0_[1][1] regfil[0][0]_i_22/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][0]_i_3 - 
nets: {regfil[0][0]_i_3_n_0 regfil[0][0]_i_3/O}, {regfil_reg[6][0]_i_2_n_0 regfil[0][0]_i_3/I0}, {regfil_reg[0][0]_i_5_n_4 regfil[0][0]_i_3/I1}, {p_0_in[0] regfil[0][0]_i_3/I2}, {regfil_reg[0][0]_i_6_n_4 regfil[0][0]_i_3/I3}, {p_8_in[0] regfil[0][0]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X32Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][0]_i_7 - 
nets: {regfil[0][0]_i_7_n_0 regfil[0][0]_i_7/O}, {alu/resi0__16_carry_n_7 regfil[0][0]_i_7/I0}, {alu/resi0_carry_n_7 regfil[0][0]_i_7/I1}, {alusel_reg_n_0_[1] regfil[0][0]_i_7/I2}, {alucin_reg_n_0 regfil[0][0]_i_7/I3}, {alusel_reg_n_0_[0] regfil[0][0]_i_7/I4}, {regfil_reg[1][3]_i_8_n_7 regfil[0][0]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA0AFCFCFAFA0C0C0, 
LOC: SLICE_X34Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][0]_i_8 - 
nets: {regfil[0][0]_i_8_n_0 regfil[0][0]_i_8/O}, {alu/resi0_carry_n_7 regfil[0][0]_i_8/I0}, {alusel_reg_n_0_[1] regfil[0][0]_i_8/I1}, {alusel_reg_n_0_[0] regfil[0][0]_i_8/I2}, {aluopra_reg_n_0_[0] regfil[0][0]_i_8/I3}, {aluoprb_reg_n_0_[0] regfil[0][0]_i_8/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X34Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][1]_i_1 - 
nets: {regfil[0][1]_i_1_n_0 regfil[0][1]_i_1/O}, {alures[1] regfil[0][1]_i_1/I0}, {state_reg_n_0_[1] regfil[0][1]_i_1/I1}, {state_reg_n_0_[0] regfil[0][1]_i_1/I2}, {regfil[0][1]_i_3_n_0 regfil[0][1]_i_1/I3}, {state_reg_n_0_[2] regfil[0][1]_i_1/I4}, {rdatahold[1] regfil[0][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][1]_i_2 - 
nets: {alures[1] regfil[0][1]_i_2/O}, {alu/resi__55[1] regfil[0][1]_i_2/I0}, {aluopra_reg_n_0_[1] regfil[0][1]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][1]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][1]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X33Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][1]_i_3 - 
nets: {regfil[0][1]_i_3_n_0 regfil[0][1]_i_3/O}, {regfil_reg[6][1]_i_2_n_0 regfil[0][1]_i_3/I0}, {regfil_reg[0][4]_i_4_n_7 regfil[0][1]_i_3/I1}, {p_0_in[0] regfil[0][1]_i_3/I2}, {regfil_reg[0][4]_i_5_n_7 regfil[0][1]_i_3/I3}, {p_8_in[0] regfil[0][1]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][2]_i_1 - 
nets: {regfil[0][2]_i_1_n_0 regfil[0][2]_i_1/O}, {alures[2] regfil[0][2]_i_1/I0}, {state_reg_n_0_[1] regfil[0][2]_i_1/I1}, {state_reg_n_0_[0] regfil[0][2]_i_1/I2}, {regfil[0][2]_i_3_n_0 regfil[0][2]_i_1/I3}, {state_reg_n_0_[2] regfil[0][2]_i_1/I4}, {rdatahold[2] regfil[0][2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][2]_i_2 - 
nets: {alures[2] regfil[0][2]_i_2/O}, {alu/resi__55[2] regfil[0][2]_i_2/I0}, {aluopra_reg_n_0_[2] regfil[0][2]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][2]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][2]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][2]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X30Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][2]_i_3 - 
nets: {regfil[0][2]_i_3_n_0 regfil[0][2]_i_3/O}, {regfil_reg[6][2]_i_2_n_0 regfil[0][2]_i_3/I0}, {regfil_reg[0][4]_i_4_n_6 regfil[0][2]_i_3/I1}, {p_0_in[0] regfil[0][2]_i_3/I2}, {regfil_reg[0][4]_i_5_n_6 regfil[0][2]_i_3/I3}, {p_8_in[0] regfil[0][2]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][3]_i_1 - 
nets: {regfil[0][3]_i_1_n_0 regfil[0][3]_i_1/O}, {alures[3] regfil[0][3]_i_1/I0}, {state_reg_n_0_[1] regfil[0][3]_i_1/I1}, {state_reg_n_0_[0] regfil[0][3]_i_1/I2}, {regfil[0][3]_i_3_n_0 regfil[0][3]_i_1/I3}, {state_reg_n_0_[2] regfil[0][3]_i_1/I4}, {rdatahold[3] regfil[0][3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][3]_i_2 - 
nets: {alures[3] regfil[0][3]_i_2/O}, {alu/resi__55[3] regfil[0][3]_i_2/I0}, {aluopra_reg_n_0_[3] regfil[0][3]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][3]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][3]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][3]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X32Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][3]_i_3 - 
nets: {regfil[0][3]_i_3_n_0 regfil[0][3]_i_3/O}, {regfil_reg[6][3]_i_2_n_0 regfil[0][3]_i_3/I0}, {regfil_reg[0][4]_i_4_n_5 regfil[0][3]_i_3/I1}, {p_0_in[0] regfil[0][3]_i_3/I2}, {regfil_reg[0][4]_i_5_n_5 regfil[0][3]_i_3/I3}, {p_8_in[0] regfil[0][3]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][4]_i_1 - 
nets: {regfil[0][4]_i_1_n_0 regfil[0][4]_i_1/O}, {alures[4] regfil[0][4]_i_1/I0}, {state_reg_n_0_[1] regfil[0][4]_i_1/I1}, {state_reg_n_0_[0] regfil[0][4]_i_1/I2}, {regfil[0][4]_i_3_n_0 regfil[0][4]_i_1/I3}, {state_reg_n_0_[2] regfil[0][4]_i_1/I4}, {rdatahold[4] regfil[0][4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][4]_i_2 - 
nets: {alures[4] regfil[0][4]_i_2/O}, {alu/resi__55[4] regfil[0][4]_i_2/I0}, {aluopra_reg_n_0_[4] regfil[0][4]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][4]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][4]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][4]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X33Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][4]_i_3 - 
nets: {regfil[0][4]_i_3_n_0 regfil[0][4]_i_3/O}, {regfil_reg[6][4]_i_2_n_0 regfil[0][4]_i_3/I0}, {regfil_reg[0][4]_i_4_n_4 regfil[0][4]_i_3/I1}, {p_0_in[0] regfil[0][4]_i_3/I2}, {regfil_reg[0][4]_i_5_n_4 regfil[0][4]_i_3/I3}, {p_8_in[0] regfil[0][4]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][4]_i_6 - 
nets: {regfil[0][4]_i_6_n_0 regfil[0][4]_i_6/O}, {carry2[12] regfil[0][4]_i_6/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][4]_i_7 - 
nets: {regfil[0][4]_i_7_n_0 regfil[0][4]_i_7/O}, {carry2[11] regfil[0][4]_i_7/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][4]_i_8 - 
nets: {regfil[0][4]_i_8_n_0 regfil[0][4]_i_8/O}, {carry2[10] regfil[0][4]_i_8/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][4]_i_9 - 
nets: {regfil[0][4]_i_9_n_0 regfil[0][4]_i_9/O}, {carry2[9] regfil[0][4]_i_9/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][5]_i_1 - 
nets: {regfil[0][5]_i_1_n_0 regfil[0][5]_i_1/O}, {alures[5] regfil[0][5]_i_1/I0}, {state_reg_n_0_[1] regfil[0][5]_i_1/I1}, {state_reg_n_0_[0] regfil[0][5]_i_1/I2}, {regfil[0][5]_i_3_n_0 regfil[0][5]_i_1/I3}, {state_reg_n_0_[2] regfil[0][5]_i_1/I4}, {rdatahold[5] regfil[0][5]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][5]_i_2 - 
nets: {alures[5] regfil[0][5]_i_2/O}, {alu/resi__55[5] regfil[0][5]_i_2/I0}, {aluopra_reg_n_0_[5] regfil[0][5]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][5]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][5]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][5]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X33Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][5]_i_3 - 
nets: {regfil[0][5]_i_3_n_0 regfil[0][5]_i_3/O}, {regfil_reg[6][5]_i_2_n_0 regfil[0][5]_i_3/I0}, {regfil_reg[0][7]_i_9_n_7 regfil[0][5]_i_3/I1}, {p_0_in[0] regfil[0][5]_i_3/I2}, {regfil_reg[0][7]_i_10_n_7 regfil[0][5]_i_3/I3}, {p_8_in[0] regfil[0][5]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][6]_i_1 - 
nets: {regfil[0][6]_i_1_n_0 regfil[0][6]_i_1/O}, {alures[6] regfil[0][6]_i_1/I0}, {state_reg_n_0_[1] regfil[0][6]_i_1/I1}, {state_reg_n_0_[0] regfil[0][6]_i_1/I2}, {regfil[0][6]_i_3_n_0 regfil[0][6]_i_1/I3}, {state_reg_n_0_[2] regfil[0][6]_i_1/I4}, {rdatahold[6] regfil[0][6]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][6]_i_2 - 
nets: {alures[6] regfil[0][6]_i_2/O}, {alu/resi__55[6] regfil[0][6]_i_2/I0}, {aluopra_reg_n_0_[6] regfil[0][6]_i_2/I1}, {alusel_reg_n_0_[2] regfil[0][6]_i_2/I2}, {alusel_reg_n_0_[0] regfil[0][6]_i_2/I3}, {alusel_reg_n_0_[1] regfil[0][6]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X30Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][6]_i_3 - 
nets: {regfil[0][6]_i_3_n_0 regfil[0][6]_i_3/O}, {regfil_reg[6][6]_i_2_n_0 regfil[0][6]_i_3/I0}, {regfil_reg[0][7]_i_9_n_6 regfil[0][6]_i_3/I1}, {p_0_in[0] regfil[0][6]_i_3/I2}, {regfil_reg[0][7]_i_10_n_6 regfil[0][6]_i_3/I3}, {p_8_in[0] regfil[0][6]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][7]_i_1 - 
nets: {regfil[0][7]_i_1_n_0 regfil[0][7]_i_1/O}, {regfil[0][7]_i_3_n_0 regfil[0][7]_i_1/I0}, {state_reg_n_0_[0] regfil[0][7]_i_1/I1}, {regfil[0][7]_i_4_n_0 regfil[0][7]_i_1/I2}, {state_reg_n_0_[5] regfil[0][7]_i_1/I3}, {reset regfil[0][7]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000047, 
LOC: SLICE_X35Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][7]_i_11 - 
nets: {regfil[0][7]_i_11_n_0 regfil[0][7]_i_11/O}, {carry2[15] regfil[0][7]_i_11/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][7]_i_12 - 
nets: {regfil[0][7]_i_12_n_0 regfil[0][7]_i_12/O}, {carry2[14] regfil[0][7]_i_12/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][7]_i_13 - 
nets: {regfil[0][7]_i_13_n_0 regfil[0][7]_i_13/O}, {carry2[13] regfil[0][7]_i_13/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[0][7]_i_2 - 
nets: {regfil[0][7]_i_2_n_0 regfil[0][7]_i_2/O}, {alures[7] regfil[0][7]_i_2/I0}, {state_reg_n_0_[1] regfil[0][7]_i_2/I1}, {state_reg_n_0_[0] regfil[0][7]_i_2/I2}, {regfil[0][7]_i_6_n_0 regfil[0][7]_i_2/I3}, {state_reg_n_0_[2] regfil[0][7]_i_2/I4}, {rdatahold[7] regfil[0][7]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBFB0BFBF8F808080, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][7]_i_3 - 
nets: {regfil[0][7]_i_3_n_0 regfil[0][7]_i_3/O}, {state_reg_n_0_[1] regfil[0][7]_i_3/I0}, {state_reg_n_0_[2] regfil[0][7]_i_3/I1}, {state_reg_n_0_[4] regfil[0][7]_i_3/I2}, {regfil[1][7]_i_6_n_0 regfil[0][7]_i_3/I3}, {state_reg_n_0_[3] regfil[0][7]_i_3/I4}, {regfil_reg[0]__0 regfil[0][7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBFBFB7F7FFFFBFFF, 
LOC: SLICE_X32Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][7]_i_4 - 
nets: {regfil[0][7]_i_4_n_0 regfil[0][7]_i_4/O}, {state_reg_n_0_[1] regfil[0][7]_i_4/I0}, {state_reg_n_0_[4] regfil[0][7]_i_4/I1}, {state_reg_n_0_[3] regfil[0][7]_i_4/I2}, {state_reg_n_0_[2] regfil[0][7]_i_4/I3}, {regfil[0][7]_i_8_n_0 regfil[0][7]_i_4/I4}, {p_8_in[1] regfil[0][7]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFEFFFEFFEEFFFEF, 
LOC: SLICE_X35Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[0][7]_i_5 - 
nets: {alures[7] regfil[0][7]_i_5/O}, {alusout regfil[0][7]_i_5/I0}, {aluopra_reg_n_0_[7] regfil[0][7]_i_5/I1}, {alusel_reg_n_0_[2] regfil[0][7]_i_5/I2}, {alusel_reg_n_0_[0] regfil[0][7]_i_5/I3}, {alusel_reg_n_0_[1] regfil[0][7]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hCAAAAAAA, 
LOC: SLICE_X32Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][7]_i_6 - 
nets: {regfil[0][7]_i_6_n_0 regfil[0][7]_i_6/O}, {regfil_reg[6][7]_i_4_n_0 regfil[0][7]_i_6/I0}, {regfil_reg[0][7]_i_9_n_5 regfil[0][7]_i_6/I1}, {p_0_in[0] regfil[0][7]_i_6/I2}, {regfil_reg[0][7]_i_10_n_5 regfil[0][7]_i_6/I3}, {p_8_in[0] regfil[0][7]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[0][7]_i_7 - 
nets: {regfil_reg[0]__0 regfil[0][7]_i_7/O}, {regd_reg_n_0_[2] regfil[0][7]_i_7/I0}, {regd_reg_n_0_[0] regfil[0][7]_i_7/I1}, {regd_reg_n_0_[1] regfil[0][7]_i_7/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X31Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[0][7]_i_8 - 
nets: {regfil[0][7]_i_8_n_0 regfil[0][7]_i_8/O}, {statesel[1]_i_4_n_0 regfil[0][7]_i_8/I0}, {state[5]_i_7_n_0 regfil[0][7]_i_8/I1}, {state[4]_i_13_n_0 regfil[0][7]_i_8/I2}, {p_0_in[2] regfil[0][7]_i_8/I3}, {p_8_in[0] regfil[0][7]_i_8/I4}, {regfil[1][7]_i_13_n_0 regfil[0][7]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001FFFF00010000, 
LOC: SLICE_X35Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][0]_i_1 - 
nets: {regfil[1][0]_i_1_n_0 regfil[1][0]_i_1/O}, {rdatahold[0] regfil[1][0]_i_1/I0}, {state_reg_n_0_[4] regfil[1][0]_i_1/I1}, {rdatahold2_reg_n_0_[0] regfil[1][0]_i_1/I2}, {state_reg_n_0_[3] regfil[1][0]_i_1/I3}, {regfil[1][0]_i_2_n_0 regfil[1][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X39Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][0]_i_2 - 
nets: {regfil[1][0]_i_2_n_0 regfil[1][0]_i_2/O}, {alures[0] regfil[1][0]_i_2/I0}, {state_reg_n_0_[1] regfil[1][0]_i_2/I1}, {regfil_reg[6][0]_i_2_n_0 regfil[1][0]_i_2/I2}, {regfil_reg_n_0_[1][0] regfil[1][0]_i_2/I3}, {p_8_in[0] regfil[1][0]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B888BB, 
LOC: SLICE_X39Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][1]_i_1 - 
nets: {regfil[1][1]_i_1_n_0 regfil[1][1]_i_1/O}, {rdatahold[1] regfil[1][1]_i_1/I0}, {state_reg_n_0_[4] regfil[1][1]_i_1/I1}, {rdatahold2_reg_n_0_[1] regfil[1][1]_i_1/I2}, {state_reg_n_0_[3] regfil[1][1]_i_1/I3}, {regfil[1][1]_i_2_n_0 regfil[1][1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X40Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][1]_i_2 - 
nets: {regfil[1][1]_i_2_n_0 regfil[1][1]_i_2/O}, {alu/resi__55[1] regfil[1][1]_i_2/I0}, {aluopra_reg_n_0_[1] regfil[1][1]_i_2/I1}, {alu/res1__1 regfil[1][1]_i_2/I2}, {state_reg_n_0_[1] regfil[1][1]_i_2/I3}, {regfil[1][1]_i_4_n_0 regfil[1][1]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X40Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][1]_i_4 - 
nets: {regfil[1][1]_i_4_n_0 regfil[1][1]_i_4/O}, {regfil_reg[6][1]_i_2_n_0 regfil[1][1]_i_4/I0}, {regfil0_in[1] regfil[1][1]_i_4/I1}, {p_8_in[0] regfil[1][1]_i_4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X36Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][1]_i_5 - 
nets: {regfil[1][1]_i_5_n_0 regfil[1][1]_i_5/O}, {alu/resi0__16_carry_n_6 regfil[1][1]_i_5/I0}, {alu/resi0_carry_n_6 regfil[1][1]_i_5/I1}, {alusel_reg_n_0_[1] regfil[1][1]_i_5/I2}, {regfil[1][1]_i_7_n_0 regfil[1][1]_i_5/I3}, {alusel_reg_n_0_[0] regfil[1][1]_i_5/I4}, {regfil_reg[1][3]_i_8_n_6 regfil[1][1]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA0AFCFCFAFA0C0C0, 
LOC: SLICE_X30Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][1]_i_6 - 
nets: {regfil[1][1]_i_6_n_0 regfil[1][1]_i_6/O}, {alu/resi0_carry_n_6 regfil[1][1]_i_6/I0}, {alusel_reg_n_0_[1] regfil[1][1]_i_6/I1}, {alusel_reg_n_0_[0] regfil[1][1]_i_6/I2}, {aluopra_reg_n_0_[1] regfil[1][1]_i_6/I3}, {aluoprb_reg_n_0_[1] regfil[1][1]_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X30Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][1]_i_7 - 
nets: {regfil[1][1]_i_7_n_0 regfil[1][1]_i_7/O}, {alucin_reg_n_0 regfil[1][1]_i_7/I0}, {regfil_reg[1][3]_i_8_n_7 regfil[1][1]_i_7/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X30Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][2]_i_1 - 
nets: {regfil[1][2]_i_1_n_0 regfil[1][2]_i_1/O}, {rdatahold[2] regfil[1][2]_i_1/I0}, {state_reg_n_0_[4] regfil[1][2]_i_1/I1}, {rdatahold2_reg_n_0_[2] regfil[1][2]_i_1/I2}, {state_reg_n_0_[3] regfil[1][2]_i_1/I3}, {regfil[1][2]_i_2_n_0 regfil[1][2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X38Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][2]_i_2 - 
nets: {regfil[1][2]_i_2_n_0 regfil[1][2]_i_2/O}, {alu/resi__55[2] regfil[1][2]_i_2/I0}, {aluopra_reg_n_0_[2] regfil[1][2]_i_2/I1}, {alu/res1__1 regfil[1][2]_i_2/I2}, {state_reg_n_0_[1] regfil[1][2]_i_2/I3}, {regfil[1][2]_i_4_n_0 regfil[1][2]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X37Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][2]_i_4 - 
nets: {regfil[1][2]_i_4_n_0 regfil[1][2]_i_4/O}, {regfil_reg[6][2]_i_2_n_0 regfil[1][2]_i_4/I0}, {regfil0_in[2] regfil[1][2]_i_4/I1}, {p_8_in[0] regfil[1][2]_i_4/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X36Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][2]_i_5 - 
nets: {regfil[1][2]_i_5_n_0 regfil[1][2]_i_5/O}, {alu/resi0__16_carry_n_5 regfil[1][2]_i_5/I0}, {alu/resi0_carry_n_5 regfil[1][2]_i_5/I1}, {alusel_reg_n_0_[1] regfil[1][2]_i_5/I2}, {regfil[1][2]_i_7_n_0 regfil[1][2]_i_5/I3}, {alusel_reg_n_0_[0] regfil[1][2]_i_5/I4}, {regfil_reg[1][3]_i_8_n_5 regfil[1][2]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA0AFCFCFAFA0C0C0, 
LOC: SLICE_X35Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][2]_i_6 - 
nets: {regfil[1][2]_i_6_n_0 regfil[1][2]_i_6/O}, {alu/resi0_carry_n_5 regfil[1][2]_i_6/I0}, {alusel_reg_n_0_[1] regfil[1][2]_i_6/I1}, {alusel_reg_n_0_[0] regfil[1][2]_i_6/I2}, {aluopra_reg_n_0_[2] regfil[1][2]_i_6/I3}, {aluoprb_reg_n_0_[2] regfil[1][2]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X35Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][2]_i_7 - 
nets: {regfil[1][2]_i_7_n_0 regfil[1][2]_i_7/O}, {regfil_reg[1][3]_i_8_n_6 regfil[1][2]_i_7/I0}, {regfil_reg[1][3]_i_8_n_7 regfil[1][2]_i_7/I1}, {alucin_reg_n_0 regfil[1][2]_i_7/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X30Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][3]_i_1 - 
nets: {regfil[1][3]_i_1_n_0 regfil[1][3]_i_1/O}, {rdatahold[3] regfil[1][3]_i_1/I0}, {state_reg_n_0_[4] regfil[1][3]_i_1/I1}, {rdatahold2_reg_n_0_[3] regfil[1][3]_i_1/I2}, {state_reg_n_0_[3] regfil[1][3]_i_1/I3}, {regfil[1][3]_i_2_n_0 regfil[1][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X41Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][3]_i_10 - 
nets: {regfil[1][3]_i_10_n_0 regfil[1][3]_i_10/O}, {aluopra_reg_n_0_[2] regfil[1][3]_i_10/I0}, {aluoprb_reg_n_0_[2] regfil[1][3]_i_10/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][3]_i_11 - 
nets: {regfil[1][3]_i_11_n_0 regfil[1][3]_i_11/O}, {aluopra_reg_n_0_[1] regfil[1][3]_i_11/I0}, {aluoprb_reg_n_0_[1] regfil[1][3]_i_11/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][3]_i_12 - 
nets: {regfil[1][3]_i_12_n_0 regfil[1][3]_i_12/O}, {aluopra_reg_n_0_[0] regfil[1][3]_i_12/I0}, {aluoprb_reg_n_0_[0] regfil[1][3]_i_12/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][3]_i_2 - 
nets: {regfil[1][3]_i_2_n_0 regfil[1][3]_i_2/O}, {alu/resi__55[3] regfil[1][3]_i_2/I0}, {aluopra_reg_n_0_[3] regfil[1][3]_i_2/I1}, {alu/res1__1 regfil[1][3]_i_2/I2}, {state_reg_n_0_[1] regfil[1][3]_i_2/I3}, {regfil[1][3]_i_4_n_0 regfil[1][3]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][3]_i_4 - 
nets: {regfil[1][3]_i_4_n_0 regfil[1][3]_i_4/O}, {regfil_reg[6][3]_i_2_n_0 regfil[1][3]_i_4/I0}, {regfil0_in[3] regfil[1][3]_i_4/I1}, {p_8_in[0] regfil[1][3]_i_4/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][3]_i_5 - 
nets: {regfil[1][3]_i_5_n_0 regfil[1][3]_i_5/O}, {alu/resi0__16_carry_n_4 regfil[1][3]_i_5/I0}, {alu/resi0_carry_n_4 regfil[1][3]_i_5/I1}, {alusel_reg_n_0_[1] regfil[1][3]_i_5/I2}, {regfil[1][3]_i_7_n_0 regfil[1][3]_i_5/I3}, {alusel_reg_n_0_[0] regfil[1][3]_i_5/I4}, {regfil_reg[1][3]_i_8_n_4 regfil[1][3]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA0AFCFCFAFA0C0C0, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][3]_i_6 - 
nets: {regfil[1][3]_i_6_n_0 regfil[1][3]_i_6/O}, {alu/resi0_carry_n_4 regfil[1][3]_i_6/I0}, {alusel_reg_n_0_[1] regfil[1][3]_i_6/I1}, {alusel_reg_n_0_[0] regfil[1][3]_i_6/I2}, {aluopra_reg_n_0_[3] regfil[1][3]_i_6/I3}, {aluoprb_reg_n_0_[3] regfil[1][3]_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][3]_i_7 - 
nets: {regfil[1][3]_i_7_n_0 regfil[1][3]_i_7/O}, {regfil_reg[1][3]_i_8_n_5 regfil[1][3]_i_7/I0}, {alucin_reg_n_0 regfil[1][3]_i_7/I1}, {regfil_reg[1][3]_i_8_n_7 regfil[1][3]_i_7/I2}, {regfil_reg[1][3]_i_8_n_6 regfil[1][3]_i_7/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

regfil[1][3]_i_9 - 
nets: {regfil[1][3]_i_9_n_0 regfil[1][3]_i_9/O}, {aluopra_reg_n_0_[3] regfil[1][3]_i_9/I0}, {aluoprb_reg_n_0_[3] regfil[1][3]_i_9/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][4]_i_1 - 
nets: {regfil[1][4]_i_1_n_0 regfil[1][4]_i_1/O}, {rdatahold[4] regfil[1][4]_i_1/I0}, {state_reg_n_0_[4] regfil[1][4]_i_1/I1}, {data1 regfil[1][4]_i_1/I2}, {state_reg_n_0_[3] regfil[1][4]_i_1/I3}, {regfil[1][4]_i_2_n_0 regfil[1][4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X36Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][4]_i_10 - 
nets: {regfil[1][4]_i_10_n_0 regfil[1][4]_i_10/O}, {regfil_reg_n_0_[1][3] regfil[1][4]_i_10/I0}, {regfil_reg_n_0_[1][4] regfil[1][4]_i_10/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][4]_i_11 - 
nets: {regfil[1][4]_i_11_n_0 regfil[1][4]_i_11/O}, {regfil_reg_n_0_[1][2] regfil[1][4]_i_11/I0}, {regfil_reg_n_0_[1][3] regfil[1][4]_i_11/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][4]_i_12 - 
nets: {regfil[1][4]_i_12_n_0 regfil[1][4]_i_12/O}, {regfil_reg_n_0_[1][1] regfil[1][4]_i_12/I0}, {regfil_reg_n_0_[1][2] regfil[1][4]_i_12/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][4]_i_13 - 
nets: {regfil[1][4]_i_13_n_0 regfil[1][4]_i_13/O}, {regfil_reg_n_0_[1][1] regfil[1][4]_i_13/I0}, {p_0_in[0] regfil[1][4]_i_13/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X35Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][4]_i_2 - 
nets: {regfil[1][4]_i_2_n_0 regfil[1][4]_i_2/O}, {alu/resi__55[4] regfil[1][4]_i_2/I0}, {aluopra_reg_n_0_[4] regfil[1][4]_i_2/I1}, {alu/res1__1 regfil[1][4]_i_2/I2}, {state_reg_n_0_[1] regfil[1][4]_i_2/I3}, {regfil[1][4]_i_4_n_0 regfil[1][4]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X36Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][4]_i_4 - 
nets: {regfil[1][4]_i_4_n_0 regfil[1][4]_i_4/O}, {regfil_reg[6][4]_i_2_n_0 regfil[1][4]_i_4/I0}, {regfil0_in[4] regfil[1][4]_i_4/I1}, {p_8_in[0] regfil[1][4]_i_4/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X36Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][4]_i_5 - 
nets: {regfil[1][4]_i_5_n_0 regfil[1][4]_i_5/O}, {alu/resi0__16_carry__0_n_7 regfil[1][4]_i_5/I0}, {alu/resi0_carry__0_n_7 regfil[1][4]_i_5/I1}, {alusel_reg_n_0_[1] regfil[1][4]_i_5/I2}, {regfil[1][4]_i_8_n_0 regfil[1][4]_i_5/I3}, {alusel_reg_n_0_[0] regfil[1][4]_i_5/I4}, {regfil_reg[1][7]_i_18_n_7 regfil[1][4]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA0AFCFCFAFA0C0C0, 
LOC: SLICE_X34Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][4]_i_6 - 
nets: {regfil[1][4]_i_6_n_0 regfil[1][4]_i_6/O}, {alu/resi0_carry__0_n_7 regfil[1][4]_i_6/I0}, {alusel_reg_n_0_[1] regfil[1][4]_i_6/I1}, {alusel_reg_n_0_[0] regfil[1][4]_i_6/I2}, {aluopra_reg_n_0_[4] regfil[1][4]_i_6/I3}, {aluoprb_reg_n_0_[4] regfil[1][4]_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X34Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][4]_i_8 - 
nets: {regfil[1][4]_i_8_n_0 regfil[1][4]_i_8/O}, {regfil_reg[1][3]_i_8_n_4 regfil[1][4]_i_8/I0}, {regfil_reg[1][3]_i_8_n_6 regfil[1][4]_i_8/I1}, {regfil_reg[1][3]_i_8_n_7 regfil[1][4]_i_8/I2}, {alucin_reg_n_0 regfil[1][4]_i_8/I3}, {regfil_reg[1][3]_i_8_n_5 regfil[1][4]_i_8/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h80000000, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][4]_i_9 - 
nets: {regfil[1][4]_i_9_n_0 regfil[1][4]_i_9/O}, {regfil_reg_n_0_[1][1] regfil[1][4]_i_9/I0}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[1][5]_i_1 - 
nets: {regfil[1][5]_i_1_n_0 regfil[1][5]_i_1/O}, {rdatahold[5] regfil[1][5]_i_1/I0}, {state_reg_n_0_[4] regfil[1][5]_i_1/I1}, {rdatahold2_reg_n_0_[5] regfil[1][5]_i_1/I2}, {state_reg_n_0_[3] regfil[1][5]_i_1/I3}, {regfil[1][5]_i_2_n_0 regfil[1][5]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X38Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][5]_i_2 - 
nets: {regfil[1][5]_i_2_n_0 regfil[1][5]_i_2/O}, {alu/resi__55[5] regfil[1][5]_i_2/I0}, {aluopra_reg_n_0_[5] regfil[1][5]_i_2/I1}, {alu/res1__1 regfil[1][5]_i_2/I2}, {state_reg_n_0_[1] regfil[1][5]_i_2/I3}, {regfil[1][5]_i_4_n_0 regfil[1][5]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X30Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][5]_i_4 - 
nets: {regfil[1][5]_i_4_n_0 regfil[1][5]_i_4/O}, {regfil_reg[6][5]_i_2_n_0 regfil[1][5]_i_4/I0}, {regfil0_in[5] regfil[1][5]_i_4/I1}, {p_8_in[0] regfil[1][5]_i_4/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X30Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][5]_i_5 - 
nets: {regfil[1][5]_i_5_n_0 regfil[1][5]_i_5/O}, {alu/resi0__16_carry__0_n_6 regfil[1][5]_i_5/I0}, {alu/resi0_carry__0_n_6 regfil[1][5]_i_5/I1}, {alusel_reg_n_0_[1] regfil[1][5]_i_5/I2}, {regfil[1][7]_i_19_n_0 regfil[1][5]_i_5/I3}, {alusel_reg_n_0_[0] regfil[1][5]_i_5/I4}, {regfil_reg[1][7]_i_18_n_6 regfil[1][5]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA0AFCFCFAFA0C0C0, 
LOC: SLICE_X30Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][5]_i_6 - 
nets: {regfil[1][5]_i_6_n_0 regfil[1][5]_i_6/O}, {alu/resi0_carry__0_n_6 regfil[1][5]_i_6/I0}, {alusel_reg_n_0_[1] regfil[1][5]_i_6/I1}, {alusel_reg_n_0_[0] regfil[1][5]_i_6/I2}, {aluopra_reg_n_0_[5] regfil[1][5]_i_6/I3}, {aluoprb_reg_n_0_[5] regfil[1][5]_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X30Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][6]_i_1 - 
nets: {regfil[1][6]_i_1_n_0 regfil[1][6]_i_1/O}, {rdatahold[6] regfil[1][6]_i_1/I0}, {state_reg_n_0_[4] regfil[1][6]_i_1/I1}, {data0 regfil[1][6]_i_1/I2}, {state_reg_n_0_[3] regfil[1][6]_i_1/I3}, {regfil[1][6]_i_2_n_0 regfil[1][6]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X30Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][6]_i_2 - 
nets: {regfil[1][6]_i_2_n_0 regfil[1][6]_i_2/O}, {alu/resi__55[6] regfil[1][6]_i_2/I0}, {aluopra_reg_n_0_[6] regfil[1][6]_i_2/I1}, {alu/res1__1 regfil[1][6]_i_2/I2}, {state_reg_n_0_[1] regfil[1][6]_i_2/I3}, {regfil[1][6]_i_4_n_0 regfil[1][6]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X30Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][6]_i_4 - 
nets: {regfil[1][6]_i_4_n_0 regfil[1][6]_i_4/O}, {regfil_reg[6][6]_i_2_n_0 regfil[1][6]_i_4/I0}, {regfil0_in[6] regfil[1][6]_i_4/I1}, {p_8_in[0] regfil[1][6]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X31Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][6]_i_5 - 
nets: {regfil[1][6]_i_5_n_0 regfil[1][6]_i_5/O}, {regfil[1][6]_i_7_n_0 regfil[1][6]_i_5/I0}, {alusel_reg_n_0_[1] regfil[1][6]_i_5/I1}, {regfil[1][7]_i_19_n_0 regfil[1][6]_i_5/I2}, {regfil_reg[1][7]_i_18_n_6 regfil[1][6]_i_5/I3}, {alusel_reg_n_0_[0] regfil[1][6]_i_5/I4}, {regfil_reg[1][7]_i_18_n_5 regfil[1][6]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8BBBBBBBB8888888, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][6]_i_6 - 
nets: {regfil[1][6]_i_6_n_0 regfil[1][6]_i_6/O}, {alu/resi0_carry__0_n_5 regfil[1][6]_i_6/I0}, {alusel_reg_n_0_[1] regfil[1][6]_i_6/I1}, {alusel_reg_n_0_[0] regfil[1][6]_i_6/I2}, {aluopra_reg_n_0_[6] regfil[1][6]_i_6/I3}, {aluoprb_reg_n_0_[6] regfil[1][6]_i_6/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][6]_i_7 - 
nets: {regfil[1][6]_i_7_n_0 regfil[1][6]_i_7/O}, {alu/resi0__16_carry__0_n_5 regfil[1][6]_i_7/I0}, {alusel_reg_n_0_[0] regfil[1][6]_i_7/I1}, {alu/resi0_carry__0_n_5 regfil[1][6]_i_7/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X35Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][7]_i_1 - 
nets: {regfil[1][7]_i_1_n_0 regfil[1][7]_i_1/O}, {regfil[1][7]_i_3_n_0 regfil[1][7]_i_1/I0}, {state_reg_n_0_[0] regfil[1][7]_i_1/I1}, {regfil[1][7]_i_4_n_0 regfil[1][7]_i_1/I2}, {state_reg_n_0_[5] regfil[1][7]_i_1/I3}, {reset regfil[1][7]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000047, 
LOC: SLICE_X33Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][7]_i_10 - 
nets: {alu/res1__1 regfil[1][7]_i_10/O}, {alusel_reg_n_0_[2] regfil[1][7]_i_10/I0}, {alusel_reg_n_0_[0] regfil[1][7]_i_10/I1}, {alusel_reg_n_0_[1] regfil[1][7]_i_10/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X32Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][7]_i_11 - 
nets: {regfil[1][7]_i_11_n_0 regfil[1][7]_i_11/O}, {regfil_reg[6][7]_i_4_n_0 regfil[1][7]_i_11/I0}, {regfil0_in[7] regfil[1][7]_i_11/I1}, {p_8_in[0] regfil[1][7]_i_11/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X31Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][7]_i_12 - 
nets: {regfil[1][7]_i_12_n_0 regfil[1][7]_i_12/O}, {opcode_reg_n_0_[0] regfil[1][7]_i_12/I0}, {opcode_reg_n_0_[2] regfil[1][7]_i_12/I1}, {opcode_reg_n_0_[1] regfil[1][7]_i_12/I2}, {state[4]_i_13_n_0 regfil[1][7]_i_12/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFF40, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

regfil[1][7]_i_13 - 
nets: {regfil[1][7]_i_13_n_0 regfil[1][7]_i_13/O}, {p_0_in[2] regfil[1][7]_i_13/I0}, {opcode_reg_n_0_[1] regfil[1][7]_i_13/I1}, {opcode_reg_n_0_[0] regfil[1][7]_i_13/I2}, {opcode_reg_n_0_[2] regfil[1][7]_i_13/I3}, {p_0_in[1] regfil[1][7]_i_13/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000040, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][7]_i_14 - 
nets: {regfil[1][7]_i_14_n_0 regfil[1][7]_i_14/O}, {alu/resi0_carry__0_n_4 regfil[1][7]_i_14/I0}, {alusel_reg_n_0_[1] regfil[1][7]_i_14/I1}, {alusel_reg_n_0_[0] regfil[1][7]_i_14/I2}, {aluopra_reg_n_0_[7] regfil[1][7]_i_14/I3}, {aluoprb_reg_n_0_[7] regfil[1][7]_i_14/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h8FBCBC80, 
LOC: SLICE_X34Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][7]_i_15 - 
nets: {regfil[1][7]_i_15_n_0 regfil[1][7]_i_15/O}, {alu/resi0__16_carry__0_n_4 regfil[1][7]_i_15/I0}, {alusel_reg_n_0_[0] regfil[1][7]_i_15/I1}, {alu/resi0_carry__0_n_4 regfil[1][7]_i_15/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X35Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][7]_i_16 - 
nets: {regfil[1][7]_i_16_n_0 regfil[1][7]_i_16/O}, {regfil_reg[1][7]_i_18_n_6 regfil[1][7]_i_16/I0}, {regfil[1][7]_i_19_n_0 regfil[1][7]_i_16/I1}, {regfil_reg[1][7]_i_18_n_5 regfil[1][7]_i_16/I2}, {alusel_reg_n_0_[0] regfil[1][7]_i_16/I3}, {regfil_reg[1][7]_i_18_n_4 regfil[1][7]_i_16/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h7FFF8000, 
LOC: SLICE_X30Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][7]_i_19 - 
nets: {regfil[1][7]_i_19_n_0 regfil[1][7]_i_19/O}, {regfil_reg[1][7]_i_18_n_7 regfil[1][7]_i_19/I0}, {regfil_reg[1][3]_i_8_n_5 regfil[1][7]_i_19/I1}, {alucin_reg_n_0 regfil[1][7]_i_19/I2}, {regfil_reg[1][3]_i_8_n_7 regfil[1][7]_i_19/I3}, {regfil_reg[1][3]_i_8_n_6 regfil[1][7]_i_19/I4}, {regfil_reg[1][3]_i_8_n_4 regfil[1][7]_i_19/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][7]_i_2 - 
nets: {regfil[1][7]_i_2_n_0 regfil[1][7]_i_2/O}, {rdatahold[7] regfil[1][7]_i_2/I0}, {state_reg_n_0_[4] regfil[1][7]_i_2/I1}, {rdatahold2_reg_n_0_[7] regfil[1][7]_i_2/I2}, {state_reg_n_0_[3] regfil[1][7]_i_2/I3}, {regfil[1][7]_i_5_n_0 regfil[1][7]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X31Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][7]_i_20 - 
nets: {regfil[1][7]_i_20_n_0 regfil[1][7]_i_20/O}, {regfil_reg_n_0_[1][6] regfil[1][7]_i_20/I0}, {regfil_reg_n_0_[1][7] regfil[1][7]_i_20/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_21 - 
nets: {regfil[1][7]_i_21_n_0 regfil[1][7]_i_21/O}, {regfil_reg_n_0_[1][5] regfil[1][7]_i_21/I0}, {regfil_reg_n_0_[1][6] regfil[1][7]_i_21/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_22 - 
nets: {regfil[1][7]_i_22_n_0 regfil[1][7]_i_22/O}, {regfil_reg_n_0_[1][4] regfil[1][7]_i_22/I0}, {regfil_reg_n_0_[1][5] regfil[1][7]_i_22/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_23 - 
nets: {regfil[1][7]_i_23_n_0 regfil[1][7]_i_23/O}, {aluopra_reg_n_0_[7] regfil[1][7]_i_23/I0}, {aluoprb_reg_n_0_[7] regfil[1][7]_i_23/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_24 - 
nets: {regfil[1][7]_i_24_n_0 regfil[1][7]_i_24/O}, {aluopra_reg_n_0_[6] regfil[1][7]_i_24/I0}, {aluoprb_reg_n_0_[6] regfil[1][7]_i_24/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_25 - 
nets: {regfil[1][7]_i_25_n_0 regfil[1][7]_i_25/O}, {aluopra_reg_n_0_[5] regfil[1][7]_i_25/I0}, {aluoprb_reg_n_0_[5] regfil[1][7]_i_25/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_26 - 
nets: {regfil[1][7]_i_26_n_0 regfil[1][7]_i_26/O}, {aluopra_reg_n_0_[4] regfil[1][7]_i_26/I0}, {aluoprb_reg_n_0_[4] regfil[1][7]_i_26/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X33Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_3 - 
nets: {regfil[1][7]_i_3_n_0 regfil[1][7]_i_3/O}, {state_reg_n_0_[1] regfil[1][7]_i_3/I0}, {state_reg_n_0_[2] regfil[1][7]_i_3/I1}, {state_reg_n_0_[4] regfil[1][7]_i_3/I2}, {regfil[1][7]_i_6_n_0 regfil[1][7]_i_3/I3}, {state_reg_n_0_[3] regfil[1][7]_i_3/I4}, {regfil_reg[1]__0 regfil[1][7]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBFBFB7F7FFFFBFFF, 
LOC: SLICE_X33Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][7]_i_4 - 
nets: {regfil[1][7]_i_4_n_0 regfil[1][7]_i_4/O}, {state_reg_n_0_[1] regfil[1][7]_i_4/I0}, {state_reg_n_0_[4] regfil[1][7]_i_4/I1}, {state_reg_n_0_[3] regfil[1][7]_i_4/I2}, {state_reg_n_0_[2] regfil[1][7]_i_4/I3}, {regfil[1][7]_i_8_n_0 regfil[1][7]_i_4/I4}, {p_8_in[1] regfil[1][7]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFEFFFEFFEEFFFEF, 
LOC: SLICE_X33Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][7]_i_5 - 
nets: {regfil[1][7]_i_5_n_0 regfil[1][7]_i_5/O}, {alusout regfil[1][7]_i_5/I0}, {aluopra_reg_n_0_[7] regfil[1][7]_i_5/I1}, {alu/res1__1 regfil[1][7]_i_5/I2}, {state_reg_n_0_[1] regfil[1][7]_i_5/I3}, {regfil[1][7]_i_11_n_0 regfil[1][7]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X31Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[1][7]_i_6 - 
nets: {regfil[1][7]_i_6_n_0 regfil[1][7]_i_6/O}, {popdes_reg_n_0_[1] regfil[1][7]_i_6/I0}, {popdes_reg_n_0_[0] regfil[1][7]_i_6/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X32Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[1][7]_i_7 - 
nets: {regfil_reg[1]__0 regfil[1][7]_i_7/O}, {regd_reg_n_0_[2] regfil[1][7]_i_7/I0}, {regd_reg_n_0_[0] regfil[1][7]_i_7/I1}, {regd_reg_n_0_[1] regfil[1][7]_i_7/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X32Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[1][7]_i_8 - 
nets: {regfil[1][7]_i_8_n_0 regfil[1][7]_i_8/O}, {p_0_in[0] regfil[1][7]_i_8/I0}, {p_0_in[2] regfil[1][7]_i_8/I1}, {p_0_in[1] regfil[1][7]_i_8/I2}, {regfil[1][7]_i_12_n_0 regfil[1][7]_i_8/I3}, {p_8_in[0] regfil[1][7]_i_8/I4}, {regfil[1][7]_i_13_n_0 regfil[1][7]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0002FFFF00020000, 
LOC: SLICE_X33Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[1][7]_i_9 - 
nets: {alusout regfil[1][7]_i_9/O}, {regfil[1][7]_i_14_n_0 regfil[1][7]_i_9/I0}, {alusel_reg_n_0_[2] regfil[1][7]_i_9/I1}, {regfil[1][7]_i_15_n_0 regfil[1][7]_i_9/I2}, {alusel_reg_n_0_[1] regfil[1][7]_i_9/I3}, {regfil[1][7]_i_16_n_0 regfil[1][7]_i_9/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X35Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][0]_i_1 - 
nets: {regfil[2][0]_i_1_n_0 regfil[2][0]_i_1/O}, {regfil[2][0]_i_2_n_0 regfil[2][0]_i_1/I0}, {state_reg_n_0_[0] regfil[2][0]_i_1/I1}, {p_8_in[1] regfil[2][0]_i_1/I2}, {carry3[8] regfil[2][0]_i_1/I3}, {regfil[2][0]_i_3_n_0 regfil[2][0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB888BBBB, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][0]_i_12 - 
nets: {regfil[2][0]_i_12_n_0 regfil[2][0]_i_12/O}, {carry20_in[8] regfil[2][0]_i_12/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_13 - 
nets: {regfil[2][0]_i_13_n_0 regfil[2][0]_i_13/O}, {regfil_reg_n_0_[3][7] regfil[2][0]_i_13/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_14 - 
nets: {regfil[2][0]_i_14_n_0 regfil[2][0]_i_14/O}, {regfil_reg_n_0_[3][6] regfil[2][0]_i_14/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_15 - 
nets: {regfil[2][0]_i_15_n_0 regfil[2][0]_i_15/O}, {regfil_reg_n_0_[3][5] regfil[2][0]_i_15/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_2 - 
nets: {regfil[2][0]_i_2_n_0 regfil[2][0]_i_2/O}, {alures[0] regfil[2][0]_i_2/I0}, {state_reg_n_0_[1] regfil[2][0]_i_2/I1}, {rdatahold[0] regfil[2][0]_i_2/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][0]_i_20 - 
nets: {regfil[2][0]_i_20_n_0 regfil[2][0]_i_20/O}, {regfil_reg_n_0_[3][4] regfil[2][0]_i_20/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_21 - 
nets: {regfil[2][0]_i_21_n_0 regfil[2][0]_i_21/O}, {regfil_reg_n_0_[3][3] regfil[2][0]_i_21/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_22 - 
nets: {regfil[2][0]_i_22_n_0 regfil[2][0]_i_22/O}, {regfil_reg_n_0_[3][2] regfil[2][0]_i_22/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_23 - 
nets: {regfil[2][0]_i_23_n_0 regfil[2][0]_i_23/O}, {regfil_reg_n_0_[3][1] regfil[2][0]_i_23/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][0]_i_3 - 
nets: {regfil[2][0]_i_3_n_0 regfil[2][0]_i_3/O}, {p_8_in[1] regfil[2][0]_i_3/I0}, {regfil_reg[2][0]_i_4_n_4 regfil[2][0]_i_3/I1}, {p_0_in[0] regfil[2][0]_i_3/I2}, {regfil_reg[2][0]_i_5_n_4 regfil[2][0]_i_3/I3}, {p_8_in[0] regfil[2][0]_i_3/I4}, {regfil_reg[6][0]_i_2_n_0 regfil[2][0]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X38Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][1]_i_1 - 
nets: {regfil[2][1]_i_1_n_0 regfil[2][1]_i_1/O}, {alures[1] regfil[2][1]_i_1/I0}, {state_reg_n_0_[1] regfil[2][1]_i_1/I1}, {rdatahold[1] regfil[2][1]_i_1/I2}, {state_reg_n_0_[0] regfil[2][1]_i_1/I3}, {regfil[2][1]_i_2_n_0 regfil[2][1]_i_1/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][1]_i_2 - 
nets: {regfil[2][1]_i_2_n_0 regfil[2][1]_i_2/O}, {p_8_in[1] regfil[2][1]_i_2/I0}, {carry3[9] regfil[2][1]_i_2/I1}, {regfil[2][1]_i_3_n_0 regfil[2][1]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X36Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][1]_i_3 - 
nets: {regfil[2][1]_i_3_n_0 regfil[2][1]_i_3/O}, {p_8_in[1] regfil[2][1]_i_3/I0}, {regfil_reg[2][4]_i_4_n_7 regfil[2][1]_i_3/I1}, {p_0_in[0] regfil[2][1]_i_3/I2}, {regfil_reg[2][4]_i_5_n_7 regfil[2][1]_i_3/I3}, {p_8_in[0] regfil[2][1]_i_3/I4}, {regfil_reg[6][1]_i_2_n_0 regfil[2][1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X36Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][2]_i_1 - 
nets: {regfil[2][2]_i_1_n_0 regfil[2][2]_i_1/O}, {alures[2] regfil[2][2]_i_1/I0}, {state_reg_n_0_[1] regfil[2][2]_i_1/I1}, {rdatahold[2] regfil[2][2]_i_1/I2}, {state_reg_n_0_[0] regfil[2][2]_i_1/I3}, {regfil[2][2]_i_2_n_0 regfil[2][2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X38Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][2]_i_2 - 
nets: {regfil[2][2]_i_2_n_0 regfil[2][2]_i_2/O}, {p_8_in[1] regfil[2][2]_i_2/I0}, {carry3[10] regfil[2][2]_i_2/I1}, {regfil[2][2]_i_3_n_0 regfil[2][2]_i_2/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X38Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][2]_i_3 - 
nets: {regfil[2][2]_i_3_n_0 regfil[2][2]_i_3/O}, {p_8_in[1] regfil[2][2]_i_3/I0}, {regfil_reg[2][4]_i_4_n_6 regfil[2][2]_i_3/I1}, {p_0_in[0] regfil[2][2]_i_3/I2}, {regfil_reg[2][4]_i_5_n_6 regfil[2][2]_i_3/I3}, {p_8_in[0] regfil[2][2]_i_3/I4}, {regfil_reg[6][2]_i_2_n_0 regfil[2][2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X38Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][3]_i_1 - 
nets: {regfil[2][3]_i_1_n_0 regfil[2][3]_i_1/O}, {alures[3] regfil[2][3]_i_1/I0}, {state_reg_n_0_[1] regfil[2][3]_i_1/I1}, {rdatahold[3] regfil[2][3]_i_1/I2}, {state_reg_n_0_[0] regfil[2][3]_i_1/I3}, {regfil[2][3]_i_2_n_0 regfil[2][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][3]_i_2 - 
nets: {regfil[2][3]_i_2_n_0 regfil[2][3]_i_2/O}, {p_8_in[1] regfil[2][3]_i_2/I0}, {carry3[11] regfil[2][3]_i_2/I1}, {regfil[2][3]_i_3_n_0 regfil[2][3]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][3]_i_3 - 
nets: {regfil[2][3]_i_3_n_0 regfil[2][3]_i_3/O}, {p_8_in[1] regfil[2][3]_i_3/I0}, {regfil_reg[2][4]_i_4_n_5 regfil[2][3]_i_3/I1}, {p_0_in[0] regfil[2][3]_i_3/I2}, {regfil_reg[2][4]_i_5_n_5 regfil[2][3]_i_3/I3}, {p_8_in[0] regfil[2][3]_i_3/I4}, {regfil_reg[6][3]_i_2_n_0 regfil[2][3]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X38Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][4]_i_1 - 
nets: {regfil[2][4]_i_1_n_0 regfil[2][4]_i_1/O}, {alures[4] regfil[2][4]_i_1/I0}, {state_reg_n_0_[1] regfil[2][4]_i_1/I1}, {rdatahold[4] regfil[2][4]_i_1/I2}, {state_reg_n_0_[0] regfil[2][4]_i_1/I3}, {regfil[2][4]_i_2_n_0 regfil[2][4]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][4]_i_10 - 
nets: {regfil[2][4]_i_10_n_0 regfil[2][4]_i_10/O}, {carry20_in[12] regfil[2][4]_i_10/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][4]_i_11 - 
nets: {regfil[2][4]_i_11_n_0 regfil[2][4]_i_11/O}, {carry20_in[11] regfil[2][4]_i_11/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][4]_i_12 - 
nets: {regfil[2][4]_i_12_n_0 regfil[2][4]_i_12/O}, {carry20_in[10] regfil[2][4]_i_12/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][4]_i_13 - 
nets: {regfil[2][4]_i_13_n_0 regfil[2][4]_i_13/O}, {carry20_in[9] regfil[2][4]_i_13/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][4]_i_2 - 
nets: {regfil[2][4]_i_2_n_0 regfil[2][4]_i_2/O}, {p_8_in[1] regfil[2][4]_i_2/I0}, {carry3[12] regfil[2][4]_i_2/I1}, {regfil[2][4]_i_3_n_0 regfil[2][4]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][4]_i_3 - 
nets: {regfil[2][4]_i_3_n_0 regfil[2][4]_i_3/O}, {p_8_in[1] regfil[2][4]_i_3/I0}, {regfil_reg[2][4]_i_4_n_4 regfil[2][4]_i_3/I1}, {p_0_in[0] regfil[2][4]_i_3/I2}, {regfil_reg[2][4]_i_5_n_4 regfil[2][4]_i_3/I3}, {p_8_in[0] regfil[2][4]_i_3/I4}, {regfil_reg[6][4]_i_2_n_0 regfil[2][4]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X38Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][5]_i_1 - 
nets: {regfil[2][5]_i_1_n_0 regfil[2][5]_i_1/O}, {alures[5] regfil[2][5]_i_1/I0}, {state_reg_n_0_[1] regfil[2][5]_i_1/I1}, {rdatahold[5] regfil[2][5]_i_1/I2}, {state_reg_n_0_[0] regfil[2][5]_i_1/I3}, {regfil[2][5]_i_2_n_0 regfil[2][5]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][5]_i_2 - 
nets: {regfil[2][5]_i_2_n_0 regfil[2][5]_i_2/O}, {p_8_in[1] regfil[2][5]_i_2/I0}, {carry3[13] regfil[2][5]_i_2/I1}, {regfil[2][5]_i_3_n_0 regfil[2][5]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][5]_i_3 - 
nets: {regfil[2][5]_i_3_n_0 regfil[2][5]_i_3/O}, {p_8_in[1] regfil[2][5]_i_3/I0}, {regfil_reg[2][7]_i_9_n_7 regfil[2][5]_i_3/I1}, {p_0_in[0] regfil[2][5]_i_3/I2}, {regfil_reg[2][7]_i_10_n_7 regfil[2][5]_i_3/I3}, {p_8_in[0] regfil[2][5]_i_3/I4}, {regfil_reg[6][5]_i_2_n_0 regfil[2][5]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][6]_i_1 - 
nets: {regfil[2][6]_i_1_n_0 regfil[2][6]_i_1/O}, {alures[6] regfil[2][6]_i_1/I0}, {state_reg_n_0_[1] regfil[2][6]_i_1/I1}, {rdatahold[6] regfil[2][6]_i_1/I2}, {state_reg_n_0_[0] regfil[2][6]_i_1/I3}, {regfil[2][6]_i_2_n_0 regfil[2][6]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X38Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][6]_i_2 - 
nets: {regfil[2][6]_i_2_n_0 regfil[2][6]_i_2/O}, {p_8_in[1] regfil[2][6]_i_2/I0}, {carry3[14] regfil[2][6]_i_2/I1}, {regfil[2][6]_i_3_n_0 regfil[2][6]_i_2/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X38Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][6]_i_3 - 
nets: {regfil[2][6]_i_3_n_0 regfil[2][6]_i_3/O}, {p_8_in[1] regfil[2][6]_i_3/I0}, {regfil_reg[2][7]_i_9_n_6 regfil[2][6]_i_3/I1}, {p_0_in[0] regfil[2][6]_i_3/I2}, {regfil_reg[2][7]_i_10_n_6 regfil[2][6]_i_3/I3}, {p_8_in[0] regfil[2][6]_i_3/I4}, {regfil_reg[6][6]_i_2_n_0 regfil[2][6]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X38Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][7]_i_1 - 
nets: {regfil[2][7]_i_1_n_0 regfil[2][7]_i_1/O}, {regfil[2][7]_i_3_n_0 regfil[2][7]_i_1/I0}, {state_reg_n_0_[0] regfil[2][7]_i_1/I1}, {state_reg_n_0_[2] regfil[2][7]_i_1/I2}, {regfil[2][7]_i_4_n_0 regfil[2][7]_i_1/I3}, {state_reg_n_0_[5] regfil[2][7]_i_1/I4}, {reset regfil[2][7]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000007444, 
LOC: SLICE_X33Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][7]_i_14 - 
nets: {regfil[2][7]_i_14_n_0 regfil[2][7]_i_14/O}, {carry20_in[15] regfil[2][7]_i_14/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][7]_i_15 - 
nets: {regfil[2][7]_i_15_n_0 regfil[2][7]_i_15/O}, {carry20_in[14] regfil[2][7]_i_15/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][7]_i_16 - 
nets: {regfil[2][7]_i_16_n_0 regfil[2][7]_i_16/O}, {carry20_in[13] regfil[2][7]_i_16/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X36Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[2][7]_i_2 - 
nets: {regfil[2][7]_i_2_n_0 regfil[2][7]_i_2/O}, {alures[7] regfil[2][7]_i_2/I0}, {state_reg_n_0_[1] regfil[2][7]_i_2/I1}, {rdatahold[7] regfil[2][7]_i_2/I2}, {state_reg_n_0_[0] regfil[2][7]_i_2/I3}, {regfil[2][7]_i_5_n_0 regfil[2][7]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[2][7]_i_3 - 
nets: {regfil[2][7]_i_3_n_0 regfil[2][7]_i_3/O}, {state_reg_n_0_[1] regfil[2][7]_i_3/I0}, {regfil[3][7]_i_6_n_0 regfil[2][7]_i_3/I1}, {regfil_reg[2]__0 regfil[2][7]_i_3/I2}, {state_reg_n_0_[2] regfil[2][7]_i_3/I3}, {state_reg_n_0_[4] regfil[2][7]_i_3/I4}, {state_reg_n_0_[3] regfil[2][7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFFFFFAABBFF5FFF, 
LOC: SLICE_X32Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][7]_i_4 - 
nets: {regfil[2][7]_i_4_n_0 regfil[2][7]_i_4/O}, {state_reg_n_0_[1] regfil[2][7]_i_4/I0}, {state_reg_n_0_[4] regfil[2][7]_i_4/I1}, {regfil[2][7]_i_7_n_0 regfil[2][7]_i_4/I2}, {p_8_in[0] regfil[2][7]_i_4/I3}, {regfil[3][7]_i_9_n_0 regfil[2][7]_i_4/I4}, {state_reg_n_0_[3] regfil[2][7]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000010111000, 
LOC: SLICE_X31Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][7]_i_5 - 
nets: {regfil[2][7]_i_5_n_0 regfil[2][7]_i_5/O}, {p_8_in[1] regfil[2][7]_i_5/I0}, {carry3[15] regfil[2][7]_i_5/I1}, {regfil[2][7]_i_8_n_0 regfil[2][7]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X36Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][7]_i_6 - 
nets: {regfil_reg[2]__0 regfil[2][7]_i_6/O}, {regd_reg_n_0_[0] regfil[2][7]_i_6/I0}, {regd_reg_n_0_[1] regfil[2][7]_i_6/I1}, {regd_reg_n_0_[2] regfil[2][7]_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X32Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[2][7]_i_7 - 
nets: {regfil[2][7]_i_7_n_0 regfil[2][7]_i_7/O}, {regfil[3][7]_i_11_n_0 regfil[2][7]_i_7/I0}, {p_8_in[1] regfil[2][7]_i_7/I1}, {p_0_in[1] regfil[2][7]_i_7/I2}, {p_0_in[2] regfil[2][7]_i_7/I3}, {p_0_in[0] regfil[2][7]_i_7/I4}, {regfil[1][7]_i_12_n_0 regfil[2][7]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h88888888888888B8, 
LOC: SLICE_X31Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[2][7]_i_8 - 
nets: {regfil[2][7]_i_8_n_0 regfil[2][7]_i_8/O}, {p_8_in[1] regfil[2][7]_i_8/I0}, {regfil_reg[2][7]_i_9_n_5 regfil[2][7]_i_8/I1}, {p_0_in[0] regfil[2][7]_i_8/I2}, {regfil_reg[2][7]_i_10_n_5 regfil[2][7]_i_8/I3}, {p_8_in[0] regfil[2][7]_i_8/I4}, {regfil_reg[6][7]_i_4_n_0 regfil[2][7]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X36Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[3][0]_i_1 - 
nets: {regfil[3][0]_i_1_n_0 regfil[3][0]_i_1/O}, {rdatahold[0] regfil[3][0]_i_1/I0}, {state_reg_n_0_[3] regfil[3][0]_i_1/I1}, {rdatahold2_reg_n_0_[0] regfil[3][0]_i_1/I2}, {state_reg_n_0_[4] regfil[3][0]_i_1/I3}, {regfil[3][0]_i_2_n_0 regfil[3][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X36Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][0]_i_2 - 
nets: {regfil[3][0]_i_2_n_0 regfil[3][0]_i_2/O}, {rdatahold2_reg_n_0_[0] regfil[3][0]_i_2/I0}, {state_reg_n_0_[3] regfil[3][0]_i_2/I1}, {alures[0] regfil[3][0]_i_2/I2}, {state_reg_n_0_[1] regfil[3][0]_i_2/I3}, {regfil[3][0]_i_3_n_0 regfil[3][0]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X36Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][0]_i_3 - 
nets: {regfil[3][0]_i_3_n_0 regfil[3][0]_i_3/O}, {regfil_reg_n_0_[5][0] regfil[3][0]_i_3/I0}, {regfil_reg[6][0]_i_2_n_0 regfil[3][0]_i_3/I1}, {p_8_in[0] regfil[3][0]_i_3/I2}, {regfil_reg_n_0_[3][0] regfil[3][0]_i_3/I3}, {p_8_in[1] regfil[3][0]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAAC0CF, 
LOC: SLICE_X36Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][1]_i_1 - 
nets: {regfil[3][1]_i_1_n_0 regfil[3][1]_i_1/O}, {rdatahold[1] regfil[3][1]_i_1/I0}, {state_reg_n_0_[4] regfil[3][1]_i_1/I1}, {rdatahold2_reg_n_0_[1] regfil[3][1]_i_1/I2}, {state_reg_n_0_[3] regfil[3][1]_i_1/I3}, {regfil[3][1]_i_2_n_0 regfil[3][1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X40Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][1]_i_2 - 
nets: {regfil[3][1]_i_2_n_0 regfil[3][1]_i_2/O}, {alu/resi__55[1] regfil[3][1]_i_2/I0}, {aluopra_reg_n_0_[1] regfil[3][1]_i_2/I1}, {alu/res1__1 regfil[3][1]_i_2/I2}, {state_reg_n_0_[1] regfil[3][1]_i_2/I3}, {regfil[3][1]_i_3_n_0 regfil[3][1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X40Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][1]_i_3 - 
nets: {regfil[3][1]_i_3_n_0 regfil[3][1]_i_3/O}, {regfil_reg_n_0_[5][1] regfil[3][1]_i_3/I0}, {regfil_reg[6][1]_i_2_n_0 regfil[3][1]_i_3/I1}, {p_8_in[0] regfil[3][1]_i_3/I2}, {regfil1_in[1] regfil[3][1]_i_3/I3}, {p_8_in[1] regfil[3][1]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X40Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][2]_i_1 - 
nets: {regfil[3][2]_i_1_n_0 regfil[3][2]_i_1/O}, {rdatahold[2] regfil[3][2]_i_1/I0}, {state_reg_n_0_[4] regfil[3][2]_i_1/I1}, {rdatahold2_reg_n_0_[2] regfil[3][2]_i_1/I2}, {state_reg_n_0_[3] regfil[3][2]_i_1/I3}, {regfil[3][2]_i_2_n_0 regfil[3][2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X38Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][2]_i_2 - 
nets: {regfil[3][2]_i_2_n_0 regfil[3][2]_i_2/O}, {alu/resi__55[2] regfil[3][2]_i_2/I0}, {aluopra_reg_n_0_[2] regfil[3][2]_i_2/I1}, {alu/res1__1 regfil[3][2]_i_2/I2}, {state_reg_n_0_[1] regfil[3][2]_i_2/I3}, {regfil[3][2]_i_3_n_0 regfil[3][2]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X38Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][2]_i_3 - 
nets: {regfil[3][2]_i_3_n_0 regfil[3][2]_i_3/O}, {regfil_reg_n_0_[5][2] regfil[3][2]_i_3/I0}, {regfil_reg[6][2]_i_2_n_0 regfil[3][2]_i_3/I1}, {p_8_in[0] regfil[3][2]_i_3/I2}, {regfil1_in[2] regfil[3][2]_i_3/I3}, {p_8_in[1] regfil[3][2]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X38Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][3]_i_1 - 
nets: {regfil[3][3]_i_1_n_0 regfil[3][3]_i_1/O}, {rdatahold[3] regfil[3][3]_i_1/I0}, {state_reg_n_0_[4] regfil[3][3]_i_1/I1}, {rdatahold2_reg_n_0_[3] regfil[3][3]_i_1/I2}, {state_reg_n_0_[3] regfil[3][3]_i_1/I3}, {regfil[3][3]_i_2_n_0 regfil[3][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X40Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][3]_i_2 - 
nets: {regfil[3][3]_i_2_n_0 regfil[3][3]_i_2/O}, {alu/resi__55[3] regfil[3][3]_i_2/I0}, {aluopra_reg_n_0_[3] regfil[3][3]_i_2/I1}, {alu/res1__1 regfil[3][3]_i_2/I2}, {state_reg_n_0_[1] regfil[3][3]_i_2/I3}, {regfil[3][3]_i_3_n_0 regfil[3][3]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X38Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][3]_i_3 - 
nets: {regfil[3][3]_i_3_n_0 regfil[3][3]_i_3/O}, {regfil_reg_n_0_[5][3] regfil[3][3]_i_3/I0}, {regfil_reg[6][3]_i_2_n_0 regfil[3][3]_i_3/I1}, {p_8_in[0] regfil[3][3]_i_3/I2}, {regfil1_in[3] regfil[3][3]_i_3/I3}, {p_8_in[1] regfil[3][3]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X38Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][4]_i_1 - 
nets: {regfil[3][4]_i_1_n_0 regfil[3][4]_i_1/O}, {rdatahold[4] regfil[3][4]_i_1/I0}, {state_reg_n_0_[4] regfil[3][4]_i_1/I1}, {data1 regfil[3][4]_i_1/I2}, {state_reg_n_0_[3] regfil[3][4]_i_1/I3}, {regfil[3][4]_i_2_n_0 regfil[3][4]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X34Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][4]_i_2 - 
nets: {regfil[3][4]_i_2_n_0 regfil[3][4]_i_2/O}, {alu/resi__55[4] regfil[3][4]_i_2/I0}, {aluopra_reg_n_0_[4] regfil[3][4]_i_2/I1}, {alu/res1__1 regfil[3][4]_i_2/I2}, {state_reg_n_0_[1] regfil[3][4]_i_2/I3}, {regfil[3][4]_i_3_n_0 regfil[3][4]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X36Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][4]_i_3 - 
nets: {regfil[3][4]_i_3_n_0 regfil[3][4]_i_3/O}, {regfil_reg_n_0_[5][4] regfil[3][4]_i_3/I0}, {regfil_reg[6][4]_i_2_n_0 regfil[3][4]_i_3/I1}, {p_8_in[0] regfil[3][4]_i_3/I2}, {regfil1_in[4] regfil[3][4]_i_3/I3}, {p_8_in[1] regfil[3][4]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X37Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][4]_i_5 - 
nets: {regfil[3][4]_i_5_n_0 regfil[3][4]_i_5/O}, {regfil_reg_n_0_[3][1] regfil[3][4]_i_5/I0}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X37Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[3][4]_i_6 - 
nets: {regfil[3][4]_i_6_n_0 regfil[3][4]_i_6/O}, {regfil_reg_n_0_[3][3] regfil[3][4]_i_6/I0}, {regfil_reg_n_0_[3][4] regfil[3][4]_i_6/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X37Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][4]_i_7 - 
nets: {regfil[3][4]_i_7_n_0 regfil[3][4]_i_7/O}, {regfil_reg_n_0_[3][2] regfil[3][4]_i_7/I0}, {regfil_reg_n_0_[3][3] regfil[3][4]_i_7/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X37Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][4]_i_8 - 
nets: {regfil[3][4]_i_8_n_0 regfil[3][4]_i_8/O}, {regfil_reg_n_0_[3][1] regfil[3][4]_i_8/I0}, {regfil_reg_n_0_[3][2] regfil[3][4]_i_8/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X37Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][4]_i_9 - 
nets: {regfil[3][4]_i_9_n_0 regfil[3][4]_i_9/O}, {regfil_reg_n_0_[3][1] regfil[3][4]_i_9/I0}, {p_0_in[0] regfil[3][4]_i_9/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X37Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][5]_i_1 - 
nets: {regfil[3][5]_i_1_n_0 regfil[3][5]_i_1/O}, {rdatahold[5] regfil[3][5]_i_1/I0}, {state_reg_n_0_[4] regfil[3][5]_i_1/I1}, {rdatahold2_reg_n_0_[5] regfil[3][5]_i_1/I2}, {state_reg_n_0_[3] regfil[3][5]_i_1/I3}, {regfil[3][5]_i_2_n_0 regfil[3][5]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X34Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][5]_i_2 - 
nets: {regfil[3][5]_i_2_n_0 regfil[3][5]_i_2/O}, {alu/resi__55[5] regfil[3][5]_i_2/I0}, {aluopra_reg_n_0_[5] regfil[3][5]_i_2/I1}, {alu/res1__1 regfil[3][5]_i_2/I2}, {state_reg_n_0_[1] regfil[3][5]_i_2/I3}, {regfil[3][5]_i_3_n_0 regfil[3][5]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X34Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][5]_i_3 - 
nets: {regfil[3][5]_i_3_n_0 regfil[3][5]_i_3/O}, {regfil_reg_n_0_[5][5] regfil[3][5]_i_3/I0}, {regfil_reg[6][5]_i_2_n_0 regfil[3][5]_i_3/I1}, {p_8_in[0] regfil[3][5]_i_3/I2}, {regfil1_in[5] regfil[3][5]_i_3/I3}, {p_8_in[1] regfil[3][5]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X36Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][6]_i_1 - 
nets: {regfil[3][6]_i_1_n_0 regfil[3][6]_i_1/O}, {rdatahold[6] regfil[3][6]_i_1/I0}, {state_reg_n_0_[4] regfil[3][6]_i_1/I1}, {data0 regfil[3][6]_i_1/I2}, {state_reg_n_0_[3] regfil[3][6]_i_1/I3}, {regfil[3][6]_i_2_n_0 regfil[3][6]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X32Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][6]_i_2 - 
nets: {regfil[3][6]_i_2_n_0 regfil[3][6]_i_2/O}, {alu/resi__55[6] regfil[3][6]_i_2/I0}, {aluopra_reg_n_0_[6] regfil[3][6]_i_2/I1}, {alu/res1__1 regfil[3][6]_i_2/I2}, {state_reg_n_0_[1] regfil[3][6]_i_2/I3}, {regfil[3][6]_i_3_n_0 regfil[3][6]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X32Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][6]_i_3 - 
nets: {regfil[3][6]_i_3_n_0 regfil[3][6]_i_3/O}, {regfil_reg_n_0_[5][6] regfil[3][6]_i_3/I0}, {regfil_reg[6][6]_i_2_n_0 regfil[3][6]_i_3/I1}, {p_8_in[0] regfil[3][6]_i_3/I2}, {regfil1_in[6] regfil[3][6]_i_3/I3}, {p_8_in[1] regfil[3][6]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X34Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][7]_i_1 - 
nets: {regfil[3][7]_i_1_n_0 regfil[3][7]_i_1/O}, {regfil[3][7]_i_3_n_0 regfil[3][7]_i_1/I0}, {state_reg_n_0_[0] regfil[3][7]_i_1/I1}, {state_reg_n_0_[2] regfil[3][7]_i_1/I2}, {regfil[3][7]_i_4_n_0 regfil[3][7]_i_1/I3}, {state_reg_n_0_[5] regfil[3][7]_i_1/I4}, {reset regfil[3][7]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000007444, 
LOC: SLICE_X31Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[3][7]_i_10 - 
nets: {regfil[3][7]_i_10_n_0 regfil[3][7]_i_10/O}, {regfil_reg_n_0_[5][7] regfil[3][7]_i_10/I0}, {regfil_reg[6][7]_i_4_n_0 regfil[3][7]_i_10/I1}, {p_8_in[0] regfil[3][7]_i_10/I2}, {regfil1_in[7] regfil[3][7]_i_10/I3}, {p_8_in[1] regfil[3][7]_i_10/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X32Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][7]_i_11 - 
nets: {regfil[3][7]_i_11_n_0 regfil[3][7]_i_11/O}, {opcode_reg_n_0_[2] regfil[3][7]_i_11/I0}, {p_0_in[2] regfil[3][7]_i_11/I1}, {p_0_in[0] regfil[3][7]_i_11/I2}, {opcode_reg_n_0_[0] regfil[3][7]_i_11/I3}, {opcode_reg_n_0_[1] regfil[3][7]_i_11/I4}, {p_0_in[1] regfil[3][7]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000040000000, 
LOC: SLICE_X32Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[3][7]_i_13 - 
nets: {regfil[3][7]_i_13_n_0 regfil[3][7]_i_13/O}, {regfil_reg_n_0_[3][6] regfil[3][7]_i_13/I0}, {regfil_reg_n_0_[3][7] regfil[3][7]_i_13/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X37Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][7]_i_14 - 
nets: {regfil[3][7]_i_14_n_0 regfil[3][7]_i_14/O}, {regfil_reg_n_0_[3][5] regfil[3][7]_i_14/I0}, {regfil_reg_n_0_[3][6] regfil[3][7]_i_14/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X37Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][7]_i_15 - 
nets: {regfil[3][7]_i_15_n_0 regfil[3][7]_i_15/O}, {regfil_reg_n_0_[3][4] regfil[3][7]_i_15/I0}, {regfil_reg_n_0_[3][5] regfil[3][7]_i_15/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X37Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][7]_i_2 - 
nets: {regfil[3][7]_i_2_n_0 regfil[3][7]_i_2/O}, {rdatahold[7] regfil[3][7]_i_2/I0}, {state_reg_n_0_[4] regfil[3][7]_i_2/I1}, {rdatahold2_reg_n_0_[7] regfil[3][7]_i_2/I2}, {state_reg_n_0_[3] regfil[3][7]_i_2/I3}, {regfil[3][7]_i_5_n_0 regfil[3][7]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X31Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][7]_i_3 - 
nets: {regfil[3][7]_i_3_n_0 regfil[3][7]_i_3/O}, {state_reg_n_0_[1] regfil[3][7]_i_3/I0}, {regfil[3][7]_i_6_n_0 regfil[3][7]_i_3/I1}, {regfil_reg[3]__0 regfil[3][7]_i_3/I2}, {state_reg_n_0_[2] regfil[3][7]_i_3/I3}, {state_reg_n_0_[4] regfil[3][7]_i_3/I4}, {state_reg_n_0_[3] regfil[3][7]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFFFFFAABBFF5FFF, 
LOC: SLICE_X32Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[3][7]_i_4 - 
nets: {regfil[3][7]_i_4_n_0 regfil[3][7]_i_4/O}, {state_reg_n_0_[1] regfil[3][7]_i_4/I0}, {state_reg_n_0_[4] regfil[3][7]_i_4/I1}, {regfil[3][7]_i_8_n_0 regfil[3][7]_i_4/I2}, {p_8_in[0] regfil[3][7]_i_4/I3}, {regfil[3][7]_i_9_n_0 regfil[3][7]_i_4/I4}, {state_reg_n_0_[3] regfil[3][7]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000010111000, 
LOC: SLICE_X31Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[3][7]_i_5 - 
nets: {regfil[3][7]_i_5_n_0 regfil[3][7]_i_5/O}, {alusout regfil[3][7]_i_5/I0}, {aluopra_reg_n_0_[7] regfil[3][7]_i_5/I1}, {alu/res1__1 regfil[3][7]_i_5/I2}, {state_reg_n_0_[1] regfil[3][7]_i_5/I3}, {regfil[3][7]_i_10_n_0 regfil[3][7]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X32Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[3][7]_i_6 - 
nets: {regfil[3][7]_i_6_n_0 regfil[3][7]_i_6/O}, {popdes_reg_n_0_[0] regfil[3][7]_i_6/I0}, {popdes_reg_n_0_[1] regfil[3][7]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X32Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[3][7]_i_7 - 
nets: {regfil_reg[3]__0 regfil[3][7]_i_7/O}, {regd_reg_n_0_[1] regfil[3][7]_i_7/I0}, {regd_reg_n_0_[0] regfil[3][7]_i_7/I1}, {regd_reg_n_0_[2] regfil[3][7]_i_7/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X32Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[3][7]_i_8 - 
nets: {regfil[3][7]_i_8_n_0 regfil[3][7]_i_8/O}, {regfil[3][7]_i_11_n_0 regfil[3][7]_i_8/I0}, {p_8_in[1] regfil[3][7]_i_8/I1}, {p_0_in[0] regfil[3][7]_i_8/I2}, {p_0_in[2] regfil[3][7]_i_8/I3}, {p_0_in[1] regfil[3][7]_i_8/I4}, {regfil[1][7]_i_12_n_0 regfil[3][7]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8888888888B88888, 
LOC: SLICE_X31Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[3][7]_i_9 - 
nets: {regfil[3][7]_i_9_n_0 regfil[3][7]_i_9/O}, {p_0_in[2] regfil[3][7]_i_9/I0}, {opcode_reg_n_0_[0] regfil[3][7]_i_9/I1}, {opcode_reg_n_0_[1] regfil[3][7]_i_9/I2}, {p_0_in[1] regfil[3][7]_i_9/I3}, {opcode_reg_n_0_[2] regfil[3][7]_i_9/I4}, {p_8_in[1] regfil[3][7]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000004000, 
LOC: SLICE_X30Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][0]_i_1 - 
nets: {regfil[4][0]_i_1_n_0 regfil[4][0]_i_1/O}, {alures[0] regfil[4][0]_i_1/I0}, {state_reg_n_0_[1] regfil[4][0]_i_1/I1}, {regfil[4][0]_i_2_n_0 regfil[4][0]_i_1/I2}, {state_reg_n_0_[3] regfil[4][0]_i_1/I3}, {state_reg_n_0_[4] regfil[4][0]_i_1/I4}, {rdatahold[0] regfil[4][0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][0]_i_10 - 
nets: {regfil[4][0]_i_10_n_0 regfil[4][0]_i_10/O}, {regfil_reg_n_0_[5][6] regfil[4][0]_i_10/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_11 - 
nets: {regfil[4][0]_i_11_n_0 regfil[4][0]_i_11/O}, {regfil_reg_n_0_[5][5] regfil[4][0]_i_11/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_17 - 
nets: {regfil[4][0]_i_17_n_0 regfil[4][0]_i_17/O}, {regfil_reg_n_0_[5][4] regfil[4][0]_i_17/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_18 - 
nets: {regfil[4][0]_i_18_n_0 regfil[4][0]_i_18/O}, {regfil_reg_n_0_[5][3] regfil[4][0]_i_18/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_19 - 
nets: {regfil[4][0]_i_19_n_0 regfil[4][0]_i_19/O}, {regfil_reg_n_0_[5][2] regfil[4][0]_i_19/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_2 - 
nets: {regfil[4][0]_i_2_n_0 regfil[4][0]_i_2/O}, {carry20_in[8] regfil[4][0]_i_2/I0}, {regfil_reg[6][0]_i_2_n_0 regfil[4][0]_i_2/I1}, {p_8_in[0] regfil[4][0]_i_2/I2}, {regfil[4][0]_i_3_n_0 regfil[4][0]_i_2/I3}, {p_8_in[1] regfil[4][0]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][0]_i_20 - 
nets: {regfil[4][0]_i_20_n_0 regfil[4][0]_i_20/O}, {regfil_reg_n_0_[5][1] regfil[4][0]_i_20/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_3 - 
nets: {regfil[4][0]_i_3_n_0 regfil[4][0]_i_3/O}, {data5[0] regfil[4][0]_i_3/I0}, {p_0_in[0] regfil[4][0]_i_3/I1}, {data4[0] regfil[4][0]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][0]_i_3/I3}, {regfil[4][0]_i_6_n_0 regfil[4][0]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X41Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][0]_i_6 - 
nets: {regfil[4][0]_i_6_n_0 regfil[4][0]_i_6/O}, {data3[0] regfil[4][0]_i_6/I0}, {regfil_reg[4][3]_i_6_n_7 regfil[4][0]_i_6/I1}, {p_0_in[1] regfil[4][0]_i_6/I2}, {regfil_reg_n_0_[5][7] regfil[4][0]_i_6/I3}, {p_0_in[2] regfil[4][0]_i_6/I4}, {regfil_reg[4][3]_i_7_n_7 regfil[4][0]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][0]_i_8 - 
nets: {regfil[4][0]_i_8_n_0 regfil[4][0]_i_8/O}, {carry3[8] regfil[4][0]_i_8/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][0]_i_9 - 
nets: {regfil[4][0]_i_9_n_0 regfil[4][0]_i_9/O}, {regfil_reg_n_0_[5][7] regfil[4][0]_i_9/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][1]_i_1 - 
nets: {regfil[4][1]_i_1_n_0 regfil[4][1]_i_1/O}, {alures[1] regfil[4][1]_i_1/I0}, {state_reg_n_0_[1] regfil[4][1]_i_1/I1}, {regfil[4][1]_i_2_n_0 regfil[4][1]_i_1/I2}, {state_reg_n_0_[3] regfil[4][1]_i_1/I3}, {state_reg_n_0_[4] regfil[4][1]_i_1/I4}, {rdatahold[1] regfil[4][1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X39Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][1]_i_2 - 
nets: {regfil[4][1]_i_2_n_0 regfil[4][1]_i_2/O}, {carry20_in[9] regfil[4][1]_i_2/I0}, {regfil_reg[6][1]_i_2_n_0 regfil[4][1]_i_2/I1}, {p_8_in[0] regfil[4][1]_i_2/I2}, {regfil[4][1]_i_3_n_0 regfil[4][1]_i_2/I3}, {p_8_in[1] regfil[4][1]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X38Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][1]_i_3 - 
nets: {regfil[4][1]_i_3_n_0 regfil[4][1]_i_3/O}, {data5[1] regfil[4][1]_i_3/I0}, {p_0_in[0] regfil[4][1]_i_3/I1}, {data4[1] regfil[4][1]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][1]_i_3/I3}, {regfil[4][1]_i_4_n_0 regfil[4][1]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][1]_i_4 - 
nets: {regfil[4][1]_i_4_n_0 regfil[4][1]_i_4/O}, {data3[1] regfil[4][1]_i_4/I0}, {regfil_reg[4][3]_i_6_n_6 regfil[4][1]_i_4/I1}, {p_0_in[1] regfil[4][1]_i_4/I2}, {carry3[8] regfil[4][1]_i_4/I3}, {p_0_in[2] regfil[4][1]_i_4/I4}, {regfil_reg[4][3]_i_7_n_6 regfil[4][1]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][2]_i_1 - 
nets: {regfil[4][2]_i_1_n_0 regfil[4][2]_i_1/O}, {alures[2] regfil[4][2]_i_1/I0}, {state_reg_n_0_[1] regfil[4][2]_i_1/I1}, {regfil[4][2]_i_2_n_0 regfil[4][2]_i_1/I2}, {state_reg_n_0_[3] regfil[4][2]_i_1/I3}, {state_reg_n_0_[4] regfil[4][2]_i_1/I4}, {rdatahold[2] regfil[4][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X39Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][2]_i_2 - 
nets: {regfil[4][2]_i_2_n_0 regfil[4][2]_i_2/O}, {carry20_in[10] regfil[4][2]_i_2/I0}, {regfil_reg[6][2]_i_2_n_0 regfil[4][2]_i_2/I1}, {p_8_in[0] regfil[4][2]_i_2/I2}, {regfil[4][2]_i_3_n_0 regfil[4][2]_i_2/I3}, {p_8_in[1] regfil[4][2]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X38Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][2]_i_3 - 
nets: {regfil[4][2]_i_3_n_0 regfil[4][2]_i_3/O}, {data5[2] regfil[4][2]_i_3/I0}, {p_0_in[0] regfil[4][2]_i_3/I1}, {data4[2] regfil[4][2]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][2]_i_3/I3}, {regfil[4][2]_i_4_n_0 regfil[4][2]_i_3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][2]_i_4 - 
nets: {regfil[4][2]_i_4_n_0 regfil[4][2]_i_4/O}, {data3[2] regfil[4][2]_i_4/I0}, {regfil_reg[4][3]_i_6_n_5 regfil[4][2]_i_4/I1}, {p_0_in[1] regfil[4][2]_i_4/I2}, {carry3[9] regfil[4][2]_i_4/I3}, {p_0_in[2] regfil[4][2]_i_4/I4}, {regfil_reg[4][3]_i_7_n_5 regfil[4][2]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][3]_i_1 - 
nets: {regfil[4][3]_i_1_n_0 regfil[4][3]_i_1/O}, {alures[3] regfil[4][3]_i_1/I0}, {state_reg_n_0_[1] regfil[4][3]_i_1/I1}, {regfil[4][3]_i_2_n_0 regfil[4][3]_i_1/I2}, {state_reg_n_0_[3] regfil[4][3]_i_1/I3}, {state_reg_n_0_[4] regfil[4][3]_i_1/I4}, {rdatahold[3] regfil[4][3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X36Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][3]_i_10 - 
nets: {regfil[4][3]_i_10_n_0 regfil[4][3]_i_10/O}, {carry3[9] regfil[4][3]_i_10/I0}, {sp_reg_n_0_[9] regfil[4][3]_i_10/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_11 - 
nets: {regfil[4][3]_i_11_n_0 regfil[4][3]_i_11/O}, {carry3[8] regfil[4][3]_i_11/I0}, {sp_reg_n_0_[8] regfil[4][3]_i_11/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_12 - 
nets: {regfil[4][3]_i_12_n_0 regfil[4][3]_i_12/O}, {carry3[11] regfil[4][3]_i_12/I0}, {carry20_in[11] regfil[4][3]_i_12/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_13 - 
nets: {regfil[4][3]_i_13_n_0 regfil[4][3]_i_13/O}, {carry3[10] regfil[4][3]_i_13/I0}, {carry20_in[10] regfil[4][3]_i_13/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_14 - 
nets: {regfil[4][3]_i_14_n_0 regfil[4][3]_i_14/O}, {carry3[9] regfil[4][3]_i_14/I0}, {carry20_in[9] regfil[4][3]_i_14/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_15 - 
nets: {regfil[4][3]_i_15_n_0 regfil[4][3]_i_15/O}, {carry3[8] regfil[4][3]_i_15/I0}, {carry20_in[8] regfil[4][3]_i_15/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_16 - 
nets: {regfil[4][3]_i_16_n_0 regfil[4][3]_i_16/O}, {carry3[11] regfil[4][3]_i_16/I0}, {carry2[11] regfil[4][3]_i_16/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_17 - 
nets: {regfil[4][3]_i_17_n_0 regfil[4][3]_i_17/O}, {carry3[10] regfil[4][3]_i_17/I0}, {carry2[10] regfil[4][3]_i_17/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_18 - 
nets: {regfil[4][3]_i_18_n_0 regfil[4][3]_i_18/O}, {carry3[9] regfil[4][3]_i_18/I0}, {carry2[9] regfil[4][3]_i_18/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_19 - 
nets: {regfil[4][3]_i_19_n_0 regfil[4][3]_i_19/O}, {carry3[8] regfil[4][3]_i_19/I0}, {carry2[8] regfil[4][3]_i_19/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_2 - 
nets: {regfil[4][3]_i_2_n_0 regfil[4][3]_i_2/O}, {carry20_in[11] regfil[4][3]_i_2/I0}, {regfil_reg[6][3]_i_2_n_0 regfil[4][3]_i_2/I1}, {p_8_in[0] regfil[4][3]_i_2/I2}, {regfil[4][3]_i_3_n_0 regfil[4][3]_i_2/I3}, {p_8_in[1] regfil[4][3]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X37Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][3]_i_3 - 
nets: {regfil[4][3]_i_3_n_0 regfil[4][3]_i_3/O}, {data5[3] regfil[4][3]_i_3/I0}, {p_0_in[0] regfil[4][3]_i_3/I1}, {data4[3] regfil[4][3]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][3]_i_3/I3}, {regfil[4][3]_i_4_n_0 regfil[4][3]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X39Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][3]_i_4 - 
nets: {regfil[4][3]_i_4_n_0 regfil[4][3]_i_4/O}, {data3[3] regfil[4][3]_i_4/I0}, {regfil_reg[4][3]_i_6_n_4 regfil[4][3]_i_4/I1}, {p_0_in[1] regfil[4][3]_i_4/I2}, {carry3[10] regfil[4][3]_i_4/I3}, {p_0_in[2] regfil[4][3]_i_4/I4}, {regfil_reg[4][3]_i_7_n_4 regfil[4][3]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X39Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][3]_i_8 - 
nets: {regfil[4][3]_i_8_n_0 regfil[4][3]_i_8/O}, {carry3[11] regfil[4][3]_i_8/I0}, {sp_reg_n_0_[11] regfil[4][3]_i_8/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][3]_i_9 - 
nets: {regfil[4][3]_i_9_n_0 regfil[4][3]_i_9/O}, {carry3[10] regfil[4][3]_i_9/I0}, {sp_reg_n_0_[10] regfil[4][3]_i_9/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][4]_i_1 - 
nets: {regfil[4][4]_i_1_n_0 regfil[4][4]_i_1/O}, {alures[4] regfil[4][4]_i_1/I0}, {state_reg_n_0_[1] regfil[4][4]_i_1/I1}, {regfil[4][4]_i_2_n_0 regfil[4][4]_i_1/I2}, {state_reg_n_0_[3] regfil[4][4]_i_1/I3}, {state_reg_n_0_[4] regfil[4][4]_i_1/I4}, {rdatahold[4] regfil[4][4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X35Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][4]_i_10 - 
nets: {regfil[4][4]_i_10_n_0 regfil[4][4]_i_10/O}, {carry3[9] regfil[4][4]_i_10/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][4]_i_2 - 
nets: {regfil[4][4]_i_2_n_0 regfil[4][4]_i_2/O}, {carry20_in[12] regfil[4][4]_i_2/I0}, {regfil_reg[6][4]_i_2_n_0 regfil[4][4]_i_2/I1}, {p_8_in[0] regfil[4][4]_i_2/I2}, {regfil[4][4]_i_3_n_0 regfil[4][4]_i_2/I3}, {p_8_in[1] regfil[4][4]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X35Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][4]_i_3 - 
nets: {regfil[4][4]_i_3_n_0 regfil[4][4]_i_3/O}, {data5[4] regfil[4][4]_i_3/I0}, {p_0_in[0] regfil[4][4]_i_3/I1}, {data4[4] regfil[4][4]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][4]_i_3/I3}, {regfil[4][4]_i_6_n_0 regfil[4][4]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][4]_i_6 - 
nets: {regfil[4][4]_i_6_n_0 regfil[4][4]_i_6/O}, {data3[4] regfil[4][4]_i_6/I0}, {regfil_reg[4][7]_i_19_n_7 regfil[4][4]_i_6/I1}, {p_0_in[1] regfil[4][4]_i_6/I2}, {carry3[11] regfil[4][4]_i_6/I3}, {p_0_in[2] regfil[4][4]_i_6/I4}, {regfil_reg[4][7]_i_20_n_7 regfil[4][4]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][4]_i_7 - 
nets: {regfil[4][4]_i_7_n_0 regfil[4][4]_i_7/O}, {carry3[12] regfil[4][4]_i_7/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][4]_i_8 - 
nets: {regfil[4][4]_i_8_n_0 regfil[4][4]_i_8/O}, {carry3[11] regfil[4][4]_i_8/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][4]_i_9 - 
nets: {regfil[4][4]_i_9_n_0 regfil[4][4]_i_9/O}, {carry3[10] regfil[4][4]_i_9/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][5]_i_1 - 
nets: {regfil[4][5]_i_1_n_0 regfil[4][5]_i_1/O}, {alures[5] regfil[4][5]_i_1/I0}, {state_reg_n_0_[1] regfil[4][5]_i_1/I1}, {regfil[4][5]_i_2_n_0 regfil[4][5]_i_1/I2}, {state_reg_n_0_[3] regfil[4][5]_i_1/I3}, {state_reg_n_0_[4] regfil[4][5]_i_1/I4}, {rdatahold[5] regfil[4][5]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X36Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][5]_i_2 - 
nets: {regfil[4][5]_i_2_n_0 regfil[4][5]_i_2/O}, {carry20_in[13] regfil[4][5]_i_2/I0}, {regfil_reg[6][5]_i_2_n_0 regfil[4][5]_i_2/I1}, {p_8_in[0] regfil[4][5]_i_2/I2}, {regfil[4][5]_i_3_n_0 regfil[4][5]_i_2/I3}, {p_8_in[1] regfil[4][5]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X36Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][5]_i_3 - 
nets: {regfil[4][5]_i_3_n_0 regfil[4][5]_i_3/O}, {data5[5] regfil[4][5]_i_3/I0}, {p_0_in[0] regfil[4][5]_i_3/I1}, {data4[5] regfil[4][5]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][5]_i_3/I3}, {regfil[4][5]_i_4_n_0 regfil[4][5]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X41Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][5]_i_4 - 
nets: {regfil[4][5]_i_4_n_0 regfil[4][5]_i_4/O}, {data3[5] regfil[4][5]_i_4/I0}, {regfil_reg[4][7]_i_19_n_6 regfil[4][5]_i_4/I1}, {p_0_in[1] regfil[4][5]_i_4/I2}, {carry3[12] regfil[4][5]_i_4/I3}, {p_0_in[2] regfil[4][5]_i_4/I4}, {regfil_reg[4][7]_i_20_n_6 regfil[4][5]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][6]_i_1 - 
nets: {regfil[4][6]_i_1_n_0 regfil[4][6]_i_1/O}, {alures[6] regfil[4][6]_i_1/I0}, {state_reg_n_0_[1] regfil[4][6]_i_1/I1}, {regfil[4][6]_i_2_n_0 regfil[4][6]_i_1/I2}, {state_reg_n_0_[3] regfil[4][6]_i_1/I3}, {state_reg_n_0_[4] regfil[4][6]_i_1/I4}, {rdatahold[6] regfil[4][6]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X38Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][6]_i_2 - 
nets: {regfil[4][6]_i_2_n_0 regfil[4][6]_i_2/O}, {carry20_in[14] regfil[4][6]_i_2/I0}, {regfil_reg[6][6]_i_2_n_0 regfil[4][6]_i_2/I1}, {p_8_in[0] regfil[4][6]_i_2/I2}, {regfil[4][6]_i_3_n_0 regfil[4][6]_i_2/I3}, {p_8_in[1] regfil[4][6]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X38Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][6]_i_3 - 
nets: {regfil[4][6]_i_3_n_0 regfil[4][6]_i_3/O}, {data5[6] regfil[4][6]_i_3/I0}, {p_0_in[0] regfil[4][6]_i_3/I1}, {data4[6] regfil[4][6]_i_3/I2}, {opcode_reg_n_0_[1] regfil[4][6]_i_3/I3}, {regfil[4][6]_i_4_n_0 regfil[4][6]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X41Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][6]_i_4 - 
nets: {regfil[4][6]_i_4_n_0 regfil[4][6]_i_4/O}, {data3[6] regfil[4][6]_i_4/I0}, {regfil_reg[4][7]_i_19_n_5 regfil[4][6]_i_4/I1}, {p_0_in[1] regfil[4][6]_i_4/I2}, {carry3[13] regfil[4][6]_i_4/I3}, {p_0_in[2] regfil[4][6]_i_4/I4}, {regfil_reg[4][7]_i_20_n_5 regfil[4][6]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_1 - 
nets: {regfil[4][7]_i_1_n_0 regfil[4][7]_i_1/O}, {regfil[4][7]_i_3_n_0 regfil[4][7]_i_1/I0}, {state_reg_n_0_[0] regfil[4][7]_i_1/I1}, {state_reg_n_0_[5] regfil[4][7]_i_1/I2}, {state_reg_n_0_[2] regfil[4][7]_i_1/I3}, {regfil[4][7]_i_4_n_0 regfil[4][7]_i_1/I4}, {reset regfil[4][7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X36Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_11 - 
nets: {regfil[4][7]_i_11_n_0 regfil[4][7]_i_11/O}, {data3[7] regfil[4][7]_i_11/I0}, {regfil_reg[4][7]_i_19_n_4 regfil[4][7]_i_11/I1}, {p_0_in[1] regfil[4][7]_i_11/I2}, {carry3[14] regfil[4][7]_i_11/I3}, {p_0_in[2] regfil[4][7]_i_11/I4}, {regfil_reg[4][7]_i_20_n_4 regfil[4][7]_i_11/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_12 - 
nets: {regfil[4][7]_i_12_n_0 regfil[4][7]_i_12/O}, {carry3[15] regfil[4][7]_i_12/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][7]_i_13 - 
nets: {regfil[4][7]_i_13_n_0 regfil[4][7]_i_13/O}, {carry3[14] regfil[4][7]_i_13/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][7]_i_14 - 
nets: {regfil[4][7]_i_14_n_0 regfil[4][7]_i_14/O}, {carry3[13] regfil[4][7]_i_14/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X40Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[4][7]_i_2 - 
nets: {regfil[4][7]_i_2_n_0 regfil[4][7]_i_2/O}, {alures[7] regfil[4][7]_i_2/I0}, {state_reg_n_0_[1] regfil[4][7]_i_2/I1}, {regfil[4][7]_i_5_n_0 regfil[4][7]_i_2/I2}, {state_reg_n_0_[3] regfil[4][7]_i_2/I3}, {state_reg_n_0_[4] regfil[4][7]_i_2/I4}, {rdatahold[7] regfil[4][7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFB8000000B8, 
LOC: SLICE_X35Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_21 - 
nets: {regfil[4][7]_i_21_n_0 regfil[4][7]_i_21/O}, {carry3[15] regfil[4][7]_i_21/I0}, {sp_reg_n_0_[15] regfil[4][7]_i_21/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_22 - 
nets: {regfil[4][7]_i_22_n_0 regfil[4][7]_i_22/O}, {carry3[14] regfil[4][7]_i_22/I0}, {sp_reg_n_0_[14] regfil[4][7]_i_22/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_23 - 
nets: {regfil[4][7]_i_23_n_0 regfil[4][7]_i_23/O}, {carry3[13] regfil[4][7]_i_23/I0}, {sp_reg_n_0_[13] regfil[4][7]_i_23/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_24 - 
nets: {regfil[4][7]_i_24_n_0 regfil[4][7]_i_24/O}, {carry3[12] regfil[4][7]_i_24/I0}, {sp_reg_n_0_[12] regfil[4][7]_i_24/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_25 - 
nets: {regfil[4][7]_i_25_n_0 regfil[4][7]_i_25/O}, {carry3[15] regfil[4][7]_i_25/I0}, {carry20_in[15] regfil[4][7]_i_25/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_26 - 
nets: {regfil[4][7]_i_26_n_0 regfil[4][7]_i_26/O}, {carry3[14] regfil[4][7]_i_26/I0}, {carry20_in[14] regfil[4][7]_i_26/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_27 - 
nets: {regfil[4][7]_i_27_n_0 regfil[4][7]_i_27/O}, {carry3[13] regfil[4][7]_i_27/I0}, {carry20_in[13] regfil[4][7]_i_27/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_28 - 
nets: {regfil[4][7]_i_28_n_0 regfil[4][7]_i_28/O}, {carry3[12] regfil[4][7]_i_28/I0}, {carry20_in[12] regfil[4][7]_i_28/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_29 - 
nets: {regfil[4][7]_i_29_n_0 regfil[4][7]_i_29/O}, {carry3[15] regfil[4][7]_i_29/I0}, {carry2[15] regfil[4][7]_i_29/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_3 - 
nets: {regfil[4][7]_i_3_n_0 regfil[4][7]_i_3/O}, {eienb_i_3_n_0 regfil[4][7]_i_3/I0}, {state_reg_n_0_[3] regfil[4][7]_i_3/I1}, {regfil[5][7]_i_6_n_0 regfil[4][7]_i_3/I2}, {p_8_in[0] regfil[4][7]_i_3/I3}, {regfil[4][7]_i_6_n_0 regfil[4][7]_i_3/I4}, {regfil[5][7]_i_8_n_0 regfil[4][7]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAA888A800000000, 
LOC: SLICE_X35Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_30 - 
nets: {regfil[4][7]_i_30_n_0 regfil[4][7]_i_30/O}, {carry3[14] regfil[4][7]_i_30/I0}, {carry2[14] regfil[4][7]_i_30/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_31 - 
nets: {regfil[4][7]_i_31_n_0 regfil[4][7]_i_31/O}, {carry3[13] regfil[4][7]_i_31/I0}, {carry2[13] regfil[4][7]_i_31/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_32 - 
nets: {regfil[4][7]_i_32_n_0 regfil[4][7]_i_32/O}, {carry3[12] regfil[4][7]_i_32/I0}, {carry2[12] regfil[4][7]_i_32/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[4][7]_i_4 - 
nets: {regfil[4][7]_i_4_n_0 regfil[4][7]_i_4/O}, {state_reg_n_0_[1] regfil[4][7]_i_4/I0}, {state_reg_n_0_[4] regfil[4][7]_i_4/I1}, {popdes_reg_n_0_[0] regfil[4][7]_i_4/I2}, {popdes_reg_n_0_[1] regfil[4][7]_i_4/I3}, {state_reg_n_0_[3] regfil[4][7]_i_4/I4}, {regfil_reg[4]__0 regfil[4][7]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h4444262200000400, 
LOC: SLICE_X35Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_5 - 
nets: {regfil[4][7]_i_5_n_0 regfil[4][7]_i_5/O}, {carry20_in[15] regfil[4][7]_i_5/I0}, {regfil_reg[6][7]_i_4_n_0 regfil[4][7]_i_5/I1}, {p_8_in[0] regfil[4][7]_i_5/I2}, {regfil[4][7]_i_8_n_0 regfil[4][7]_i_5/I3}, {p_8_in[1] regfil[4][7]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X35Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[4][7]_i_6 - 
nets: {regfil[4][7]_i_6_n_0 regfil[4][7]_i_6/O}, {regfil[3][7]_i_11_n_0 regfil[4][7]_i_6/I0}, {p_8_in[1] regfil[4][7]_i_6/I1}, {p_0_in[2] regfil[4][7]_i_6/I2}, {p_0_in[0] regfil[4][7]_i_6/I3}, {p_0_in[1] regfil[4][7]_i_6/I4}, {regfil[1][7]_i_12_n_0 regfil[4][7]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h88888888888888B8, 
LOC: SLICE_X32Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[4][7]_i_7 - 
nets: {regfil_reg[4]__0 regfil[4][7]_i_7/O}, {regd_reg_n_0_[0] regfil[4][7]_i_7/I0}, {regd_reg_n_0_[2] regfil[4][7]_i_7/I1}, {regd_reg_n_0_[1] regfil[4][7]_i_7/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X32Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[4][7]_i_8 - 
nets: {regfil[4][7]_i_8_n_0 regfil[4][7]_i_8/O}, {data5[7] regfil[4][7]_i_8/I0}, {p_0_in[0] regfil[4][7]_i_8/I1}, {data4[7] regfil[4][7]_i_8/I2}, {opcode_reg_n_0_[1] regfil[4][7]_i_8/I3}, {regfil[4][7]_i_11_n_0 regfil[4][7]_i_8/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][0]_i_1 - 
nets: {regfil[5][0]_i_1_n_0 regfil[5][0]_i_1/O}, {rdatahold[0] regfil[5][0]_i_1/I0}, {state_reg_n_0_[4] regfil[5][0]_i_1/I1}, {rdatahold2_reg_n_0_[0] regfil[5][0]_i_1/I2}, {state_reg_n_0_[3] regfil[5][0]_i_1/I3}, {regfil[5][0]_i_2_n_0 regfil[5][0]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X42Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][0]_i_2 - 
nets: {regfil[5][0]_i_2_n_0 regfil[5][0]_i_2/O}, {alures[0] regfil[5][0]_i_2/I0}, {state_reg_n_0_[1] regfil[5][0]_i_2/I1}, {p_8_in[1] regfil[5][0]_i_2/I2}, {regfil_reg_n_0_[3][0] regfil[5][0]_i_2/I3}, {regfil[5][0]_i_3_n_0 regfil[5][0]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB888BBBB, 
LOC: SLICE_X42Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][0]_i_3 - 
nets: {regfil[5][0]_i_3_n_0 regfil[5][0]_i_3/O}, {p_8_in[1] regfil[5][0]_i_3/I0}, {regfil[5][0]_i_4_n_0 regfil[5][0]_i_3/I1}, {opcode_reg_n_0_[1] regfil[5][0]_i_3/I2}, {regfil_reg_n_0_[5][0] regfil[5][0]_i_3/I3}, {p_8_in[0] regfil[5][0]_i_3/I4}, {regfil_reg[6][0]_i_2_n_0 regfil[5][0]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAFBABFFFFFBAB, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][0]_i_4 - 
nets: {regfil[5][0]_i_4_n_0 regfil[5][0]_i_4/O}, {regfil_reg[5][3]_i_6_n_7 regfil[5][0]_i_4/I0}, {regfil_reg[5][3]_i_7_n_7 regfil[5][0]_i_4/I1}, {p_0_in[1] regfil[5][0]_i_4/I2}, {regfil_reg[5][3]_i_8_n_7 regfil[5][0]_i_4/I3}, {p_0_in[2] regfil[5][0]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA0A0CFC0, 
LOC: SLICE_X40Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][1]_i_1 - 
nets: {regfil[5][1]_i_1_n_0 regfil[5][1]_i_1/O}, {rdatahold[1] regfil[5][1]_i_1/I0}, {state_reg_n_0_[4] regfil[5][1]_i_1/I1}, {rdatahold2_reg_n_0_[1] regfil[5][1]_i_1/I2}, {state_reg_n_0_[3] regfil[5][1]_i_1/I3}, {regfil[5][1]_i_2_n_0 regfil[5][1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X39Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][1]_i_2 - 
nets: {regfil[5][1]_i_2_n_0 regfil[5][1]_i_2/O}, {alu/resi__55[1] regfil[5][1]_i_2/I0}, {aluopra_reg_n_0_[1] regfil[5][1]_i_2/I1}, {alu/res1__1 regfil[5][1]_i_2/I2}, {state_reg_n_0_[1] regfil[5][1]_i_2/I3}, {regfil[5][1]_i_3_n_0 regfil[5][1]_i_2/I4}, {regfil[5][1]_i_4_n_0 regfil[5][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X39Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][1]_i_3 - 
nets: {regfil[5][1]_i_3_n_0 regfil[5][1]_i_3/O}, {regfil_reg_n_0_[3][1] regfil[5][1]_i_3/I0}, {p_8_in[1] regfil[5][1]_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X38Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][1]_i_4 - 
nets: {regfil[5][1]_i_4_n_0 regfil[5][1]_i_4/O}, {p_8_in[1] regfil[5][1]_i_4/I0}, {regfil[5][1]_i_5_n_0 regfil[5][1]_i_4/I1}, {opcode_reg_n_0_[1] regfil[5][1]_i_4/I2}, {regfil_reg[5][4]_i_6_n_7 regfil[5][1]_i_4/I3}, {p_8_in[0] regfil[5][1]_i_4/I4}, {regfil_reg[6][1]_i_2_n_0 regfil[5][1]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X39Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][1]_i_5 - 
nets: {regfil[5][1]_i_5_n_0 regfil[5][1]_i_5/O}, {regfil_reg[5][3]_i_6_n_6 regfil[5][1]_i_5/I0}, {regfil_reg[5][3]_i_7_n_6 regfil[5][1]_i_5/I1}, {p_0_in[1] regfil[5][1]_i_5/I2}, {regfil_reg_n_0_[5][0] regfil[5][1]_i_5/I3}, {p_0_in[2] regfil[5][1]_i_5/I4}, {regfil_reg[5][3]_i_8_n_6 regfil[5][1]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X39Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][2]_i_1 - 
nets: {regfil[5][2]_i_1_n_0 regfil[5][2]_i_1/O}, {rdatahold[2] regfil[5][2]_i_1/I0}, {state_reg_n_0_[4] regfil[5][2]_i_1/I1}, {rdatahold2_reg_n_0_[2] regfil[5][2]_i_1/I2}, {state_reg_n_0_[3] regfil[5][2]_i_1/I3}, {regfil[5][2]_i_2_n_0 regfil[5][2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X42Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][2]_i_2 - 
nets: {regfil[5][2]_i_2_n_0 regfil[5][2]_i_2/O}, {alu/resi__55[2] regfil[5][2]_i_2/I0}, {aluopra_reg_n_0_[2] regfil[5][2]_i_2/I1}, {alu/res1__1 regfil[5][2]_i_2/I2}, {state_reg_n_0_[1] regfil[5][2]_i_2/I3}, {regfil[5][2]_i_3_n_0 regfil[5][2]_i_2/I4}, {regfil[5][2]_i_4_n_0 regfil[5][2]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X38Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][2]_i_3 - 
nets: {regfil[5][2]_i_3_n_0 regfil[5][2]_i_3/O}, {regfil_reg_n_0_[3][2] regfil[5][2]_i_3/I0}, {p_8_in[1] regfil[5][2]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X36Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][2]_i_4 - 
nets: {regfil[5][2]_i_4_n_0 regfil[5][2]_i_4/O}, {p_8_in[1] regfil[5][2]_i_4/I0}, {regfil[5][2]_i_5_n_0 regfil[5][2]_i_4/I1}, {opcode_reg_n_0_[1] regfil[5][2]_i_4/I2}, {regfil_reg[5][4]_i_6_n_6 regfil[5][2]_i_4/I3}, {p_8_in[0] regfil[5][2]_i_4/I4}, {regfil_reg[6][2]_i_2_n_0 regfil[5][2]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X39Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][2]_i_5 - 
nets: {regfil[5][2]_i_5_n_0 regfil[5][2]_i_5/O}, {regfil_reg[5][3]_i_6_n_5 regfil[5][2]_i_5/I0}, {regfil_reg[5][3]_i_7_n_5 regfil[5][2]_i_5/I1}, {p_0_in[1] regfil[5][2]_i_5/I2}, {regfil_reg_n_0_[5][1] regfil[5][2]_i_5/I3}, {p_0_in[2] regfil[5][2]_i_5/I4}, {regfil_reg[5][3]_i_8_n_5 regfil[5][2]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X40Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][3]_i_1 - 
nets: {regfil[5][3]_i_1_n_0 regfil[5][3]_i_1/O}, {rdatahold[3] regfil[5][3]_i_1/I0}, {state_reg_n_0_[4] regfil[5][3]_i_1/I1}, {rdatahold2_reg_n_0_[3] regfil[5][3]_i_1/I2}, {state_reg_n_0_[3] regfil[5][3]_i_1/I3}, {regfil[5][3]_i_2_n_0 regfil[5][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X41Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][3]_i_10 - 
nets: {regfil[5][3]_i_10_n_0 regfil[5][3]_i_10/O}, {regfil_reg_n_0_[5][2] regfil[5][3]_i_10/I0}, {sp_reg_n_0_[2] regfil[5][3]_i_10/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_11 - 
nets: {regfil[5][3]_i_11_n_0 regfil[5][3]_i_11/O}, {regfil_reg_n_0_[5][1] regfil[5][3]_i_11/I0}, {sp_reg_n_0_[1] regfil[5][3]_i_11/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_12 - 
nets: {regfil[5][3]_i_12_n_0 regfil[5][3]_i_12/O}, {regfil_reg_n_0_[5][0] regfil[5][3]_i_12/I0}, {sp_reg_n_0_[0] regfil[5][3]_i_12/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_13 - 
nets: {regfil[5][3]_i_13_n_0 regfil[5][3]_i_13/O}, {regfil_reg_n_0_[5][3] regfil[5][3]_i_13/I0}, {regfil_reg_n_0_[3][3] regfil[5][3]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_14 - 
nets: {regfil[5][3]_i_14_n_0 regfil[5][3]_i_14/O}, {regfil_reg_n_0_[5][2] regfil[5][3]_i_14/I0}, {regfil_reg_n_0_[3][2] regfil[5][3]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_15 - 
nets: {regfil[5][3]_i_15_n_0 regfil[5][3]_i_15/O}, {regfil_reg_n_0_[5][1] regfil[5][3]_i_15/I0}, {regfil_reg_n_0_[3][1] regfil[5][3]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_16 - 
nets: {regfil[5][3]_i_16_n_0 regfil[5][3]_i_16/O}, {regfil_reg_n_0_[5][0] regfil[5][3]_i_16/I0}, {regfil_reg_n_0_[3][0] regfil[5][3]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_17 - 
nets: {regfil[5][3]_i_17_n_0 regfil[5][3]_i_17/O}, {regfil_reg_n_0_[5][3] regfil[5][3]_i_17/I0}, {regfil_reg_n_0_[1][3] regfil[5][3]_i_17/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_18 - 
nets: {regfil[5][3]_i_18_n_0 regfil[5][3]_i_18/O}, {regfil_reg_n_0_[5][2] regfil[5][3]_i_18/I0}, {regfil_reg_n_0_[1][2] regfil[5][3]_i_18/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_19 - 
nets: {regfil[5][3]_i_19_n_0 regfil[5][3]_i_19/O}, {regfil_reg_n_0_[5][1] regfil[5][3]_i_19/I0}, {regfil_reg_n_0_[1][1] regfil[5][3]_i_19/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_2 - 
nets: {regfil[5][3]_i_2_n_0 regfil[5][3]_i_2/O}, {alu/resi__55[3] regfil[5][3]_i_2/I0}, {aluopra_reg_n_0_[3] regfil[5][3]_i_2/I1}, {alu/res1__1 regfil[5][3]_i_2/I2}, {state_reg_n_0_[1] regfil[5][3]_i_2/I3}, {regfil[5][3]_i_3_n_0 regfil[5][3]_i_2/I4}, {regfil[5][3]_i_4_n_0 regfil[5][3]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X39Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][3]_i_20 - 
nets: {regfil[5][3]_i_20_n_0 regfil[5][3]_i_20/O}, {regfil_reg_n_0_[5][0] regfil[5][3]_i_20/I0}, {regfil_reg_n_0_[1][0] regfil[5][3]_i_20/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_3 - 
nets: {regfil[5][3]_i_3_n_0 regfil[5][3]_i_3/O}, {regfil_reg_n_0_[3][3] regfil[5][3]_i_3/I0}, {p_8_in[1] regfil[5][3]_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][3]_i_4 - 
nets: {regfil[5][3]_i_4_n_0 regfil[5][3]_i_4/O}, {p_8_in[1] regfil[5][3]_i_4/I0}, {regfil[5][3]_i_5_n_0 regfil[5][3]_i_4/I1}, {opcode_reg_n_0_[1] regfil[5][3]_i_4/I2}, {regfil_reg[5][4]_i_6_n_5 regfil[5][3]_i_4/I3}, {p_8_in[0] regfil[5][3]_i_4/I4}, {regfil_reg[6][3]_i_2_n_0 regfil[5][3]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X39Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][3]_i_5 - 
nets: {regfil[5][3]_i_5_n_0 regfil[5][3]_i_5/O}, {regfil_reg[5][3]_i_6_n_4 regfil[5][3]_i_5/I0}, {regfil_reg[5][3]_i_7_n_4 regfil[5][3]_i_5/I1}, {p_0_in[1] regfil[5][3]_i_5/I2}, {regfil_reg_n_0_[5][2] regfil[5][3]_i_5/I3}, {p_0_in[2] regfil[5][3]_i_5/I4}, {regfil_reg[5][3]_i_8_n_4 regfil[5][3]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X40Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][3]_i_9 - 
nets: {regfil[5][3]_i_9_n_0 regfil[5][3]_i_9/O}, {regfil_reg_n_0_[5][3] regfil[5][3]_i_9/I0}, {sp_reg_n_0_[3] regfil[5][3]_i_9/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][4]_i_1 - 
nets: {regfil[5][4]_i_1_n_0 regfil[5][4]_i_1/O}, {rdatahold[4] regfil[5][4]_i_1/I0}, {state_reg_n_0_[4] regfil[5][4]_i_1/I1}, {data1 regfil[5][4]_i_1/I2}, {state_reg_n_0_[3] regfil[5][4]_i_1/I3}, {regfil[5][4]_i_2_n_0 regfil[5][4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X35Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][4]_i_10 - 
nets: {regfil[5][4]_i_10_n_0 regfil[5][4]_i_10/O}, {regfil_reg_n_0_[5][1] regfil[5][4]_i_10/I0}, {regfil_reg_n_0_[5][2] regfil[5][4]_i_10/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X38Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][4]_i_11 - 
nets: {regfil[5][4]_i_11_n_0 regfil[5][4]_i_11/O}, {regfil_reg_n_0_[5][1] regfil[5][4]_i_11/I0}, {p_0_in[0] regfil[5][4]_i_11/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X38Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][4]_i_2 - 
nets: {regfil[5][4]_i_2_n_0 regfil[5][4]_i_2/O}, {alu/resi__55[4] regfil[5][4]_i_2/I0}, {aluopra_reg_n_0_[4] regfil[5][4]_i_2/I1}, {alu/res1__1 regfil[5][4]_i_2/I2}, {state_reg_n_0_[1] regfil[5][4]_i_2/I3}, {regfil[5][4]_i_3_n_0 regfil[5][4]_i_2/I4}, {regfil[5][4]_i_4_n_0 regfil[5][4]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][4]_i_3 - 
nets: {regfil[5][4]_i_3_n_0 regfil[5][4]_i_3/O}, {regfil_reg_n_0_[3][4] regfil[5][4]_i_3/I0}, {p_8_in[1] regfil[5][4]_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X34Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][4]_i_4 - 
nets: {regfil[5][4]_i_4_n_0 regfil[5][4]_i_4/O}, {p_8_in[1] regfil[5][4]_i_4/I0}, {regfil[5][4]_i_5_n_0 regfil[5][4]_i_4/I1}, {opcode_reg_n_0_[1] regfil[5][4]_i_4/I2}, {regfil_reg[5][4]_i_6_n_4 regfil[5][4]_i_4/I3}, {p_8_in[0] regfil[5][4]_i_4/I4}, {regfil_reg[6][4]_i_2_n_0 regfil[5][4]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X35Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][4]_i_5 - 
nets: {regfil[5][4]_i_5_n_0 regfil[5][4]_i_5/O}, {regfil_reg[5][6]_i_7_n_7 regfil[5][4]_i_5/I0}, {regfil_reg[5][6]_i_8_n_7 regfil[5][4]_i_5/I1}, {p_0_in[1] regfil[5][4]_i_5/I2}, {regfil_reg_n_0_[5][3] regfil[5][4]_i_5/I3}, {p_0_in[2] regfil[5][4]_i_5/I4}, {regfil_reg[5][6]_i_9_n_7 regfil[5][4]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X38Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][4]_i_7 - 
nets: {regfil[5][4]_i_7_n_0 regfil[5][4]_i_7/O}, {regfil_reg_n_0_[5][1] regfil[5][4]_i_7/I0}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X38Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

regfil[5][4]_i_8 - 
nets: {regfil[5][4]_i_8_n_0 regfil[5][4]_i_8/O}, {regfil_reg_n_0_[5][3] regfil[5][4]_i_8/I0}, {regfil_reg_n_0_[5][4] regfil[5][4]_i_8/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X38Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][4]_i_9 - 
nets: {regfil[5][4]_i_9_n_0 regfil[5][4]_i_9/O}, {regfil_reg_n_0_[5][2] regfil[5][4]_i_9/I0}, {regfil_reg_n_0_[5][3] regfil[5][4]_i_9/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X38Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][5]_i_1 - 
nets: {regfil[5][5]_i_1_n_0 regfil[5][5]_i_1/O}, {rdatahold[5] regfil[5][5]_i_1/I0}, {state_reg_n_0_[4] regfil[5][5]_i_1/I1}, {rdatahold2_reg_n_0_[5] regfil[5][5]_i_1/I2}, {state_reg_n_0_[3] regfil[5][5]_i_1/I3}, {regfil[5][5]_i_2_n_0 regfil[5][5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][5]_i_2 - 
nets: {regfil[5][5]_i_2_n_0 regfil[5][5]_i_2/O}, {alu/resi__55[5] regfil[5][5]_i_2/I0}, {aluopra_reg_n_0_[5] regfil[5][5]_i_2/I1}, {alu/res1__1 regfil[5][5]_i_2/I2}, {state_reg_n_0_[1] regfil[5][5]_i_2/I3}, {regfil[5][5]_i_3_n_0 regfil[5][5]_i_2/I4}, {regfil[5][5]_i_4_n_0 regfil[5][5]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][5]_i_3 - 
nets: {regfil[5][5]_i_3_n_0 regfil[5][5]_i_3/O}, {regfil_reg_n_0_[3][5] regfil[5][5]_i_3/I0}, {p_8_in[1] regfil[5][5]_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][5]_i_4 - 
nets: {regfil[5][5]_i_4_n_0 regfil[5][5]_i_4/O}, {p_8_in[1] regfil[5][5]_i_4/I0}, {regfil[5][5]_i_5_n_0 regfil[5][5]_i_4/I1}, {opcode_reg_n_0_[1] regfil[5][5]_i_4/I2}, {regfil_reg[5][6]_i_6_n_7 regfil[5][5]_i_4/I3}, {p_8_in[0] regfil[5][5]_i_4/I4}, {regfil_reg[6][5]_i_2_n_0 regfil[5][5]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X36Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][5]_i_5 - 
nets: {regfil[5][5]_i_5_n_0 regfil[5][5]_i_5/O}, {regfil_reg[5][6]_i_7_n_6 regfil[5][5]_i_5/I0}, {regfil_reg[5][6]_i_8_n_6 regfil[5][5]_i_5/I1}, {p_0_in[1] regfil[5][5]_i_5/I2}, {regfil_reg_n_0_[5][4] regfil[5][5]_i_5/I3}, {p_0_in[2] regfil[5][5]_i_5/I4}, {regfil_reg[5][6]_i_9_n_6 regfil[5][5]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X38Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][6]_i_1 - 
nets: {regfil[5][6]_i_1_n_0 regfil[5][6]_i_1/O}, {rdatahold[6] regfil[5][6]_i_1/I0}, {state_reg_n_0_[4] regfil[5][6]_i_1/I1}, {data0 regfil[5][6]_i_1/I2}, {state_reg_n_0_[3] regfil[5][6]_i_1/I3}, {regfil[5][6]_i_2_n_0 regfil[5][6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][6]_i_10 - 
nets: {regfil[5][6]_i_10_n_0 regfil[5][6]_i_10/O}, {regfil_reg_n_0_[5][6] regfil[5][6]_i_10/I0}, {regfil_reg_n_0_[5][7] regfil[5][6]_i_10/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X38Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_11 - 
nets: {regfil[5][6]_i_11_n_0 regfil[5][6]_i_11/O}, {regfil_reg_n_0_[5][5] regfil[5][6]_i_11/I0}, {regfil_reg_n_0_[5][6] regfil[5][6]_i_11/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X38Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_12 - 
nets: {regfil[5][6]_i_12_n_0 regfil[5][6]_i_12/O}, {regfil_reg_n_0_[5][4] regfil[5][6]_i_12/I0}, {regfil_reg_n_0_[5][5] regfil[5][6]_i_12/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X38Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_13 - 
nets: {regfil[5][6]_i_13_n_0 regfil[5][6]_i_13/O}, {regfil_reg_n_0_[5][7] regfil[5][6]_i_13/I0}, {sp_reg_n_0_[7] regfil[5][6]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_14 - 
nets: {regfil[5][6]_i_14_n_0 regfil[5][6]_i_14/O}, {regfil_reg_n_0_[5][6] regfil[5][6]_i_14/I0}, {sp_reg_n_0_[6] regfil[5][6]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_15 - 
nets: {regfil[5][6]_i_15_n_0 regfil[5][6]_i_15/O}, {regfil_reg_n_0_[5][5] regfil[5][6]_i_15/I0}, {sp_reg_n_0_[5] regfil[5][6]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_16 - 
nets: {regfil[5][6]_i_16_n_0 regfil[5][6]_i_16/O}, {regfil_reg_n_0_[5][4] regfil[5][6]_i_16/I0}, {sp_reg_n_0_[4] regfil[5][6]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X43Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_17 - 
nets: {regfil[5][6]_i_17_n_0 regfil[5][6]_i_17/O}, {regfil_reg_n_0_[5][7] regfil[5][6]_i_17/I0}, {regfil_reg_n_0_[3][7] regfil[5][6]_i_17/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_18 - 
nets: {regfil[5][6]_i_18_n_0 regfil[5][6]_i_18/O}, {regfil_reg_n_0_[5][6] regfil[5][6]_i_18/I0}, {regfil_reg_n_0_[3][6] regfil[5][6]_i_18/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_19 - 
nets: {regfil[5][6]_i_19_n_0 regfil[5][6]_i_19/O}, {regfil_reg_n_0_[5][5] regfil[5][6]_i_19/I0}, {regfil_reg_n_0_[3][5] regfil[5][6]_i_19/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_2 - 
nets: {regfil[5][6]_i_2_n_0 regfil[5][6]_i_2/O}, {alu/resi__55[6] regfil[5][6]_i_2/I0}, {aluopra_reg_n_0_[6] regfil[5][6]_i_2/I1}, {alu/res1__1 regfil[5][6]_i_2/I2}, {state_reg_n_0_[1] regfil[5][6]_i_2/I3}, {regfil[5][6]_i_3_n_0 regfil[5][6]_i_2/I4}, {regfil[5][6]_i_4_n_0 regfil[5][6]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X32Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][6]_i_20 - 
nets: {regfil[5][6]_i_20_n_0 regfil[5][6]_i_20/O}, {regfil_reg_n_0_[5][4] regfil[5][6]_i_20/I0}, {regfil_reg_n_0_[3][4] regfil[5][6]_i_20/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_21 - 
nets: {regfil[5][6]_i_21_n_0 regfil[5][6]_i_21/O}, {regfil_reg_n_0_[5][7] regfil[5][6]_i_21/I0}, {regfil_reg_n_0_[1][7] regfil[5][6]_i_21/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_22 - 
nets: {regfil[5][6]_i_22_n_0 regfil[5][6]_i_22/O}, {regfil_reg_n_0_[5][6] regfil[5][6]_i_22/I0}, {regfil_reg_n_0_[1][6] regfil[5][6]_i_22/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_23 - 
nets: {regfil[5][6]_i_23_n_0 regfil[5][6]_i_23/O}, {regfil_reg_n_0_[5][5] regfil[5][6]_i_23/I0}, {regfil_reg_n_0_[1][5] regfil[5][6]_i_23/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_24 - 
nets: {regfil[5][6]_i_24_n_0 regfil[5][6]_i_24/O}, {regfil_reg_n_0_[5][4] regfil[5][6]_i_24/I0}, {regfil_reg_n_0_[1][4] regfil[5][6]_i_24/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X40Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_3 - 
nets: {regfil[5][6]_i_3_n_0 regfil[5][6]_i_3/O}, {regfil_reg_n_0_[3][6] regfil[5][6]_i_3/I0}, {p_8_in[1] regfil[5][6]_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X32Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][6]_i_4 - 
nets: {regfil[5][6]_i_4_n_0 regfil[5][6]_i_4/O}, {p_8_in[1] regfil[5][6]_i_4/I0}, {regfil[5][6]_i_5_n_0 regfil[5][6]_i_4/I1}, {opcode_reg_n_0_[1] regfil[5][6]_i_4/I2}, {regfil_reg[5][6]_i_6_n_6 regfil[5][6]_i_4/I3}, {p_8_in[0] regfil[5][6]_i_4/I4}, {regfil_reg[6][6]_i_2_n_0 regfil[5][6]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X38Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][6]_i_5 - 
nets: {regfil[5][6]_i_5_n_0 regfil[5][6]_i_5/O}, {regfil_reg[5][6]_i_7_n_5 regfil[5][6]_i_5/I0}, {regfil_reg[5][6]_i_8_n_5 regfil[5][6]_i_5/I1}, {p_0_in[1] regfil[5][6]_i_5/I2}, {regfil_reg_n_0_[5][5] regfil[5][6]_i_5/I3}, {p_0_in[2] regfil[5][6]_i_5/I4}, {regfil_reg[5][6]_i_9_n_5 regfil[5][6]_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X38Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_1 - 
nets: {regfil[5][7]_i_1_n_0 regfil[5][7]_i_1/O}, {regfil[5][7]_i_3_n_0 regfil[5][7]_i_1/I0}, {state_reg_n_0_[0] regfil[5][7]_i_1/I1}, {state_reg_n_0_[5] regfil[5][7]_i_1/I2}, {state_reg_n_0_[2] regfil[5][7]_i_1/I3}, {regfil[5][7]_i_4_n_0 regfil[5][7]_i_1/I4}, {reset regfil[5][7]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000000002E222222, 
LOC: SLICE_X35Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_10 - 
nets: {regfil[5][7]_i_10_n_0 regfil[5][7]_i_10/O}, {p_8_in[1] regfil[5][7]_i_10/I0}, {regfil_reg_n_0_[3][7] regfil[5][7]_i_10/I1}, {regfil[5][7]_i_12_n_0 regfil[5][7]_i_10/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[5][7]_i_11 - 
nets: {regfil[5][7]_i_11_n_0 regfil[5][7]_i_11/O}, {p_0_in[2] regfil[5][7]_i_11/I0}, {p_0_in[1] regfil[5][7]_i_11/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X35Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[5][7]_i_12 - 
nets: {regfil[5][7]_i_12_n_0 regfil[5][7]_i_12/O}, {p_8_in[1] regfil[5][7]_i_12/I0}, {regfil[5][7]_i_13_n_0 regfil[5][7]_i_12/I1}, {opcode_reg_n_0_[1] regfil[5][7]_i_12/I2}, {regfil_reg[5][6]_i_6_n_5 regfil[5][7]_i_12/I3}, {p_8_in[0] regfil[5][7]_i_12/I4}, {regfil_reg[6][7]_i_4_n_0 regfil[5][7]_i_12/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_13 - 
nets: {regfil[5][7]_i_13_n_0 regfil[5][7]_i_13/O}, {regfil_reg[5][6]_i_7_n_4 regfil[5][7]_i_13/I0}, {regfil_reg[5][6]_i_8_n_4 regfil[5][7]_i_13/I1}, {p_0_in[1] regfil[5][7]_i_13/I2}, {regfil_reg_n_0_[5][6] regfil[5][7]_i_13/I3}, {p_0_in[2] regfil[5][7]_i_13/I4}, {regfil_reg[5][6]_i_9_n_4 regfil[5][7]_i_13/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_2 - 
nets: {regfil[5][7]_i_2_n_0 regfil[5][7]_i_2/O}, {rdatahold[7] regfil[5][7]_i_2/I0}, {state_reg_n_0_[4] regfil[5][7]_i_2/I1}, {rdatahold2_reg_n_0_[7] regfil[5][7]_i_2/I2}, {state_reg_n_0_[3] regfil[5][7]_i_2/I3}, {regfil[5][7]_i_5_n_0 regfil[5][7]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8F3B8C0, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][7]_i_3 - 
nets: {regfil[5][7]_i_3_n_0 regfil[5][7]_i_3/O}, {eienb_i_3_n_0 regfil[5][7]_i_3/I0}, {state_reg_n_0_[3] regfil[5][7]_i_3/I1}, {regfil[5][7]_i_6_n_0 regfil[5][7]_i_3/I2}, {p_8_in[0] regfil[5][7]_i_3/I3}, {regfil[5][7]_i_7_n_0 regfil[5][7]_i_3/I4}, {regfil[5][7]_i_8_n_0 regfil[5][7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAA888A800000000, 
LOC: SLICE_X35Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_4 - 
nets: {regfil[5][7]_i_4_n_0 regfil[5][7]_i_4/O}, {state_reg_n_0_[1] regfil[5][7]_i_4/I0}, {state_reg_n_0_[4] regfil[5][7]_i_4/I1}, {popdes_reg_n_0_[0] regfil[5][7]_i_4/I2}, {popdes_reg_n_0_[1] regfil[5][7]_i_4/I3}, {state_reg_n_0_[3] regfil[5][7]_i_4/I4}, {regfil_reg[5]__0 regfil[5][7]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h4444262200000400, 
LOC: SLICE_X35Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_5 - 
nets: {regfil[5][7]_i_5_n_0 regfil[5][7]_i_5/O}, {alusout regfil[5][7]_i_5/I0}, {aluopra_reg_n_0_[7] regfil[5][7]_i_5/I1}, {alu/res1__1 regfil[5][7]_i_5/I2}, {state_reg_n_0_[1] regfil[5][7]_i_5/I3}, {regfil[5][7]_i_10_n_0 regfil[5][7]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[5][7]_i_6 - 
nets: {regfil[5][7]_i_6_n_0 regfil[5][7]_i_6/O}, {opcode_reg_n_0_[2] regfil[5][7]_i_6/I0}, {opcode_reg_n_0_[0] regfil[5][7]_i_6/I1}, {regfil[5][7]_i_11_n_0 regfil[5][7]_i_6/I2}, {opcode_reg_n_0_[1] regfil[5][7]_i_6/I3}, {p_0_in[0] regfil[5][7]_i_6/I4}, {p_8_in[1] regfil[5][7]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000040444000, 
LOC: SLICE_X35Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_7 - 
nets: {regfil[5][7]_i_7_n_0 regfil[5][7]_i_7/O}, {regfil[3][7]_i_11_n_0 regfil[5][7]_i_7/I0}, {p_8_in[1] regfil[5][7]_i_7/I1}, {p_0_in[0] regfil[5][7]_i_7/I2}, {regfil[1][7]_i_12_n_0 regfil[5][7]_i_7/I3}, {p_0_in[2] regfil[5][7]_i_7/I4}, {p_0_in[1] regfil[5][7]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8888888888B88888, 
LOC: SLICE_X32Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[5][7]_i_8 - 
nets: {regfil[5][7]_i_8_n_0 regfil[5][7]_i_8/O}, {state_reg_n_0_[3] regfil[5][7]_i_8/I0}, {state_reg_n_0_[1] regfil[5][7]_i_8/I1}, {state_reg_n_0_[2] regfil[5][7]_i_8/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h38, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[5][7]_i_9 - 
nets: {regfil_reg[5]__0 regfil[5][7]_i_9/O}, {regd_reg_n_0_[2] regfil[5][7]_i_9/I0}, {regd_reg_n_0_[0] regfil[5][7]_i_9/I1}, {regd_reg_n_0_[1] regfil[5][7]_i_9/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X32Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[6][0]_i_1 - 
nets: {regfil[6][0]_i_1_n_0 regfil[6][0]_i_1/O}, {rdatahold[0] regfil[6][0]_i_1/I0}, {state_reg_n_0_[4] regfil[6][0]_i_1/I1}, {alures[0] regfil[6][0]_i_1/I2}, {state_reg_n_0_[1] regfil[6][0]_i_1/I3}, {regfil_reg[6][0]_i_2_n_0 regfil[6][0]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][0]_i_3 - 
nets: {regfil[6][0]_i_3_n_0 regfil[6][0]_i_3/O}, {regfil_reg_n_0_[3][0] regfil[6][0]_i_3/I0}, {carry20_in[8] regfil[6][0]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][0]_i_3/I2}, {regfil_reg_n_0_[1][0] regfil[6][0]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][0]_i_3/I4}, {carry2[8] regfil[6][0]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][0]_i_4 - 
nets: {regfil[6][0]_i_4_n_0 regfil[6][0]_i_4/O}, {regfil_reg_n_0_[7][0] regfil[6][0]_i_4/I0}, {regfil_reg_n_0_[6][0] regfil[6][0]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][0]_i_4/I2}, {regfil_reg_n_0_[5][0] regfil[6][0]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][0]_i_4/I4}, {carry3[8] regfil[6][0]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][1]_i_1 - 
nets: {regfil[6][1]_i_1_n_0 regfil[6][1]_i_1/O}, {rdatahold[1] regfil[6][1]_i_1/I0}, {state_reg_n_0_[4] regfil[6][1]_i_1/I1}, {alures[1] regfil[6][1]_i_1/I2}, {state_reg_n_0_[1] regfil[6][1]_i_1/I3}, {regfil_reg[6][1]_i_2_n_0 regfil[6][1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X39Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][1]_i_3 - 
nets: {regfil[6][1]_i_3_n_0 regfil[6][1]_i_3/O}, {regfil_reg_n_0_[3][1] regfil[6][1]_i_3/I0}, {carry20_in[9] regfil[6][1]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][1]_i_3/I2}, {regfil_reg_n_0_[1][1] regfil[6][1]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][1]_i_3/I4}, {carry2[9] regfil[6][1]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][1]_i_4 - 
nets: {regfil[6][1]_i_4_n_0 regfil[6][1]_i_4/O}, {regfil_reg_n_0_[7][1] regfil[6][1]_i_4/I0}, {regfil_reg_n_0_[6][1] regfil[6][1]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][1]_i_4/I2}, {regfil_reg_n_0_[5][1] regfil[6][1]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][1]_i_4/I4}, {carry3[9] regfil[6][1]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X37Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][2]_i_1 - 
nets: {regfil[6][2]_i_1_n_0 regfil[6][2]_i_1/O}, {rdatahold[2] regfil[6][2]_i_1/I0}, {state_reg_n_0_[4] regfil[6][2]_i_1/I1}, {alures[2] regfil[6][2]_i_1/I2}, {state_reg_n_0_[1] regfil[6][2]_i_1/I3}, {regfil_reg[6][2]_i_2_n_0 regfil[6][2]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X35Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][2]_i_3 - 
nets: {regfil[6][2]_i_3_n_0 regfil[6][2]_i_3/O}, {regfil_reg_n_0_[3][2] regfil[6][2]_i_3/I0}, {carry20_in[10] regfil[6][2]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][2]_i_3/I2}, {regfil_reg_n_0_[1][2] regfil[6][2]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][2]_i_3/I4}, {carry2[10] regfil[6][2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][2]_i_4 - 
nets: {regfil[6][2]_i_4_n_0 regfil[6][2]_i_4/O}, {regfil_reg_n_0_[7][2] regfil[6][2]_i_4/I0}, {regfil_reg_n_0_[6][2] regfil[6][2]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][2]_i_4/I2}, {regfil_reg_n_0_[5][2] regfil[6][2]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][2]_i_4/I4}, {carry3[10] regfil[6][2]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][3]_i_1 - 
nets: {regfil[6][3]_i_1_n_0 regfil[6][3]_i_1/O}, {rdatahold[3] regfil[6][3]_i_1/I0}, {state_reg_n_0_[4] regfil[6][3]_i_1/I1}, {alures[3] regfil[6][3]_i_1/I2}, {state_reg_n_0_[1] regfil[6][3]_i_1/I3}, {regfil_reg[6][3]_i_2_n_0 regfil[6][3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X33Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][3]_i_3 - 
nets: {regfil[6][3]_i_3_n_0 regfil[6][3]_i_3/O}, {regfil_reg_n_0_[3][3] regfil[6][3]_i_3/I0}, {carry20_in[11] regfil[6][3]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][3]_i_3/I2}, {regfil_reg_n_0_[1][3] regfil[6][3]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][3]_i_3/I4}, {carry2[11] regfil[6][3]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][3]_i_4 - 
nets: {regfil[6][3]_i_4_n_0 regfil[6][3]_i_4/O}, {regfil_reg_n_0_[7][3] regfil[6][3]_i_4/I0}, {regfil_reg_n_0_[6][3] regfil[6][3]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][3]_i_4/I2}, {regfil_reg_n_0_[5][3] regfil[6][3]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][3]_i_4/I4}, {carry3[11] regfil[6][3]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][4]_i_1 - 
nets: {regfil[6][4]_i_1_n_0 regfil[6][4]_i_1/O}, {rdatahold[4] regfil[6][4]_i_1/I0}, {state_reg_n_0_[4] regfil[6][4]_i_1/I1}, {alures[4] regfil[6][4]_i_1/I2}, {state_reg_n_0_[1] regfil[6][4]_i_1/I3}, {regfil_reg[6][4]_i_2_n_0 regfil[6][4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X37Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][4]_i_3 - 
nets: {regfil[6][4]_i_3_n_0 regfil[6][4]_i_3/O}, {regfil_reg_n_0_[3][4] regfil[6][4]_i_3/I0}, {carry20_in[12] regfil[6][4]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][4]_i_3/I2}, {regfil_reg_n_0_[1][4] regfil[6][4]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][4]_i_3/I4}, {carry2[12] regfil[6][4]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][4]_i_4 - 
nets: {regfil[6][4]_i_4_n_0 regfil[6][4]_i_4/O}, {regfil_reg_n_0_[7][4] regfil[6][4]_i_4/I0}, {regfil_reg_n_0_[6][4] regfil[6][4]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][4]_i_4/I2}, {regfil_reg_n_0_[5][4] regfil[6][4]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][4]_i_4/I4}, {carry3[12] regfil[6][4]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X35Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][5]_i_1 - 
nets: {regfil[6][5]_i_1_n_0 regfil[6][5]_i_1/O}, {rdatahold[5] regfil[6][5]_i_1/I0}, {state_reg_n_0_[4] regfil[6][5]_i_1/I1}, {alures[5] regfil[6][5]_i_1/I2}, {state_reg_n_0_[1] regfil[6][5]_i_1/I3}, {regfil_reg[6][5]_i_2_n_0 regfil[6][5]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X36Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][5]_i_3 - 
nets: {regfil[6][5]_i_3_n_0 regfil[6][5]_i_3/O}, {regfil_reg_n_0_[3][5] regfil[6][5]_i_3/I0}, {carry20_in[13] regfil[6][5]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][5]_i_3/I2}, {regfil_reg_n_0_[1][5] regfil[6][5]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][5]_i_3/I4}, {carry2[13] regfil[6][5]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X36Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][5]_i_4 - 
nets: {regfil[6][5]_i_4_n_0 regfil[6][5]_i_4/O}, {regfil_reg_n_0_[7][5] regfil[6][5]_i_4/I0}, {regfil_reg_n_0_[6][5] regfil[6][5]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][5]_i_4/I2}, {regfil_reg_n_0_[5][5] regfil[6][5]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][5]_i_4/I4}, {carry3[13] regfil[6][5]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X36Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][6]_i_1 - 
nets: {regfil[6][6]_i_1_n_0 regfil[6][6]_i_1/O}, {rdatahold[6] regfil[6][6]_i_1/I0}, {state_reg_n_0_[4] regfil[6][6]_i_1/I1}, {alures[6] regfil[6][6]_i_1/I2}, {state_reg_n_0_[1] regfil[6][6]_i_1/I3}, {regfil_reg[6][6]_i_2_n_0 regfil[6][6]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X31Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][6]_i_3 - 
nets: {regfil[6][6]_i_3_n_0 regfil[6][6]_i_3/O}, {regfil_reg_n_0_[3][6] regfil[6][6]_i_3/I0}, {carry20_in[14] regfil[6][6]_i_3/I1}, {opcode_reg_n_0_[1] regfil[6][6]_i_3/I2}, {regfil_reg_n_0_[1][6] regfil[6][6]_i_3/I3}, {opcode_reg_n_0_[0] regfil[6][6]_i_3/I4}, {carry2[14] regfil[6][6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][6]_i_4 - 
nets: {regfil[6][6]_i_4_n_0 regfil[6][6]_i_4/O}, {regfil_reg_n_0_[7][6] regfil[6][6]_i_4/I0}, {regfil_reg_n_0_[6][6] regfil[6][6]_i_4/I1}, {opcode_reg_n_0_[1] regfil[6][6]_i_4/I2}, {regfil_reg_n_0_[5][6] regfil[6][6]_i_4/I3}, {opcode_reg_n_0_[0] regfil[6][6]_i_4/I4}, {carry3[14] regfil[6][6]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][7]_i_1 - 
nets: {regfil[6][7]_i_1_n_0 regfil[6][7]_i_1/O}, {state_reg_n_0_[1] regfil[6][7]_i_1/I0}, {state_reg_n_0_[4] regfil[6][7]_i_1/I1}, {state_reg_n_0_[3] regfil[6][7]_i_1/I2}, {regfil[6][7]_i_3_n_0 regfil[6][7]_i_1/I3}, {reset regfil[6][7]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00004200, 
LOC: SLICE_X32Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][7]_i_2 - 
nets: {regfil[6][7]_i_2_n_0 regfil[6][7]_i_2/O}, {rdatahold[7] regfil[6][7]_i_2/I0}, {state_reg_n_0_[4] regfil[6][7]_i_2/I1}, {alures[7] regfil[6][7]_i_2/I2}, {state_reg_n_0_[1] regfil[6][7]_i_2/I3}, {regfil_reg[6][7]_i_4_n_0 regfil[6][7]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X32Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[6][7]_i_3 - 
nets: {regfil[6][7]_i_3_n_0 regfil[6][7]_i_3/O}, {regd_reg_n_0_[1] regfil[6][7]_i_3/I0}, {regd_reg_n_0_[2] regfil[6][7]_i_3/I1}, {regd_reg_n_0_[0] regfil[6][7]_i_3/I2}, {state_reg_n_0_[5] regfil[6][7]_i_3/I3}, {state_reg_n_0_[0] regfil[6][7]_i_3/I4}, {state_reg_n_0_[2] regfil[6][7]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0008000000000000, 
LOC: SLICE_X32Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][7]_i_5 - 
nets: {regfil[6][7]_i_5_n_0 regfil[6][7]_i_5/O}, {regfil_reg_n_0_[3][7] regfil[6][7]_i_5/I0}, {carry20_in[15] regfil[6][7]_i_5/I1}, {opcode_reg_n_0_[1] regfil[6][7]_i_5/I2}, {regfil_reg_n_0_[1][7] regfil[6][7]_i_5/I3}, {opcode_reg_n_0_[0] regfil[6][7]_i_5/I4}, {carry2[15] regfil[6][7]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X31Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[6][7]_i_6 - 
nets: {regfil[6][7]_i_6_n_0 regfil[6][7]_i_6/O}, {p_5_in regfil[6][7]_i_6/I0}, {regfil_reg_n_0_[6][7] regfil[6][7]_i_6/I1}, {opcode_reg_n_0_[1] regfil[6][7]_i_6/I2}, {regfil_reg_n_0_[5][7] regfil[6][7]_i_6/I3}, {opcode_reg_n_0_[0] regfil[6][7]_i_6/I4}, {carry3[15] regfil[6][7]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X31Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][0]_i_1 - 
nets: {regfil[7][0]_i_1_n_0 regfil[7][0]_i_1/O}, {regfil_reg_n_0_[7][0] regfil[7][0]_i_1/I0}, {state_reg_n_0_[5] regfil[7][0]_i_1/I1}, {regfil[7][0]_i_2_n_0 regfil[7][0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X32Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][0]_i_2 - 
nets: {regfil[7][0]_i_2_n_0 regfil[7][0]_i_2/O}, {regfil[7][0]_i_3_n_0 regfil[7][0]_i_2/I0}, {rdatahold[0] regfil[7][0]_i_2/I1}, {state_reg_n_0_[4] regfil[7][0]_i_2/I2}, {alures[0] regfil[7][0]_i_2/I3}, {regfil[7][7]_i_14_n_0 regfil[7][0]_i_2/I4}, {regfil[7][0]_i_4_n_0 regfil[7][0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X32Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][0]_i_3 - 
nets: {regfil[7][0]_i_3_n_0 regfil[7][0]_i_3/O}, {state_reg_n_0_[2] regfil[7][0]_i_3/I0}, {data[0] regfil[7][0]_i_3/I1}, {rdatahold[0] regfil[7][0]_i_3/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hE4, 
LOC: SLICE_X32Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][0]_i_4 - 
nets: {regfil[7][0]_i_4_n_0 regfil[7][0]_i_4/O}, {regfil_reg[6][0]_i_2_n_0 regfil[7][0]_i_4/I0}, {p_0_in[0] regfil[7][0]_i_4/I1}, {regfil_reg_n_0_[7][0] regfil[7][0]_i_4/I2}, {p_0_in[2] regfil[7][0]_i_4/I3}, {regfil[7][0]_i_5_n_0 regfil[7][0]_i_4/I4}, {p_8_in[0] regfil[7][0]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA3CFF3C00, 
LOC: SLICE_X32Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][0]_i_5 - 
nets: {regfil[7][0]_i_5_n_0 regfil[7][0]_i_5/O}, {carry_reg_n_0 regfil[7][0]_i_5/I0}, {p_0_in[1] regfil[7][0]_i_5/I1}, {regfil_reg_n_0_[7][1] regfil[7][0]_i_5/I2}, {p_0_in[0] regfil[7][0]_i_5/I3}, {p_5_in regfil[7][0]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF0BBF088, 
LOC: SLICE_X35Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][1]_i_1 - 
nets: {regfil[7][1]_i_1_n_0 regfil[7][1]_i_1/O}, {regfil_reg_n_0_[7][1] regfil[7][1]_i_1/I0}, {state_reg_n_0_[5] regfil[7][1]_i_1/I1}, {regfil[7][1]_i_2_n_0 regfil[7][1]_i_1/I2}, {state_reg_n_0_[4] regfil[7][1]_i_1/I3}, {regfil[7][1]_i_3_n_0 regfil[7][1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X31Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][1]_i_2 - 
nets: {regfil[7][1]_i_2_n_0 regfil[7][1]_i_2/O}, {state_reg_n_0_[2] regfil[7][1]_i_2/I0}, {data[1] regfil[7][1]_i_2/I1}, {rdatahold[1] regfil[7][1]_i_2/I2}, {state_reg_n_0_[3] regfil[7][1]_i_2/I3}, {state_reg_n_0_[4] regfil[7][1]_i_2/I4}, {state_reg_n_0_[1] regfil[7][1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE4F0E4E4E4F0F0F0, 
LOC: SLICE_X31Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][1]_i_3 - 
nets: {regfil[7][1]_i_3_n_0 regfil[7][1]_i_3/O}, {alu/resi__55[1] regfil[7][1]_i_3/I0}, {aluopra_reg_n_0_[1] regfil[7][1]_i_3/I1}, {alu/res1__1 regfil[7][1]_i_3/I2}, {regfil[7][7]_i_14_n_0 regfil[7][1]_i_3/I3}, {regfil[7][1]_i_4_n_0 regfil[7][1]_i_3/I4}, {regfil[7][1]_i_5_n_0 regfil[7][1]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X33Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][1]_i_4 - 
nets: {regfil[7][1]_i_4_n_0 regfil[7][1]_i_4/O}, {regfil_reg[6][1]_i_2_n_0 regfil[7][1]_i_4/I0}, {p_8_in[0] regfil[7][1]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][1]_i_5 - 
nets: {regfil[7][1]_i_5_n_0 regfil[7][1]_i_5/O}, {p_8_in[0] regfil[7][1]_i_5/I0}, {regfil_reg_n_0_[7][0] regfil[7][1]_i_5/I1}, {p_0_in[0] regfil[7][1]_i_5/I2}, {regfil_reg_n_0_[7][2] regfil[7][1]_i_5/I3}, {p_0_in[2] regfil[7][1]_i_5/I4}, {regfil_reg_n_0_[7][1] regfil[7][1]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFABFBAAAAABFB, 
LOC: SLICE_X33Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][2]_i_1 - 
nets: {regfil[7][2]_i_1_n_0 regfil[7][2]_i_1/O}, {regfil_reg_n_0_[7][2] regfil[7][2]_i_1/I0}, {state_reg_n_0_[5] regfil[7][2]_i_1/I1}, {regfil[7][2]_i_2_n_0 regfil[7][2]_i_1/I2}, {state_reg_n_0_[4] regfil[7][2]_i_1/I3}, {regfil[7][2]_i_3_n_0 regfil[7][2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X31Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][2]_i_2 - 
nets: {regfil[7][2]_i_2_n_0 regfil[7][2]_i_2/O}, {state_reg_n_0_[2] regfil[7][2]_i_2/I0}, {data[2] regfil[7][2]_i_2/I1}, {rdatahold[2] regfil[7][2]_i_2/I2}, {state_reg_n_0_[3] regfil[7][2]_i_2/I3}, {state_reg_n_0_[4] regfil[7][2]_i_2/I4}, {state_reg_n_0_[1] regfil[7][2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE4F0E4E4E4F0F0F0, 
LOC: SLICE_X31Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][2]_i_3 - 
nets: {regfil[7][2]_i_3_n_0 regfil[7][2]_i_3/O}, {alu/resi__55[2] regfil[7][2]_i_3/I0}, {aluopra_reg_n_0_[2] regfil[7][2]_i_3/I1}, {alu/res1__1 regfil[7][2]_i_3/I2}, {regfil[7][7]_i_14_n_0 regfil[7][2]_i_3/I3}, {regfil[7][2]_i_4_n_0 regfil[7][2]_i_3/I4}, {regfil[7][2]_i_5_n_0 regfil[7][2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X32Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][2]_i_4 - 
nets: {regfil[7][2]_i_4_n_0 regfil[7][2]_i_4/O}, {regfil_reg[6][2]_i_2_n_0 regfil[7][2]_i_4/I0}, {p_8_in[0] regfil[7][2]_i_4/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][2]_i_5 - 
nets: {regfil[7][2]_i_5_n_0 regfil[7][2]_i_5/O}, {p_8_in[0] regfil[7][2]_i_5/I0}, {regfil_reg_n_0_[7][1] regfil[7][2]_i_5/I1}, {p_0_in[0] regfil[7][2]_i_5/I2}, {regfil_reg_n_0_[7][3] regfil[7][2]_i_5/I3}, {p_0_in[2] regfil[7][2]_i_5/I4}, {regfil_reg_n_0_[7][2] regfil[7][2]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFBFBABFBAEAEABFB, 
LOC: SLICE_X32Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][3]_i_1 - 
nets: {regfil[7][3]_i_1_n_0 regfil[7][3]_i_1/O}, {regfil_reg_n_0_[7][3] regfil[7][3]_i_1/I0}, {state_reg_n_0_[5] regfil[7][3]_i_1/I1}, {regfil[7][3]_i_2_n_0 regfil[7][3]_i_1/I2}, {state_reg_n_0_[4] regfil[7][3]_i_1/I3}, {regfil[7][3]_i_3_n_0 regfil[7][3]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X30Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][3]_i_2 - 
nets: {regfil[7][3]_i_2_n_0 regfil[7][3]_i_2/O}, {state_reg_n_0_[2] regfil[7][3]_i_2/I0}, {data[3] regfil[7][3]_i_2/I1}, {rdatahold[3] regfil[7][3]_i_2/I2}, {state_reg_n_0_[3] regfil[7][3]_i_2/I3}, {state_reg_n_0_[4] regfil[7][3]_i_2/I4}, {state_reg_n_0_[1] regfil[7][3]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hE4F0E4E4E4F0F0F0, 
LOC: SLICE_X30Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][3]_i_3 - 
nets: {regfil[7][3]_i_3_n_0 regfil[7][3]_i_3/O}, {alu/resi__55[3] regfil[7][3]_i_3/I0}, {aluopra_reg_n_0_[3] regfil[7][3]_i_3/I1}, {alu/res1__1 regfil[7][3]_i_3/I2}, {regfil[7][7]_i_14_n_0 regfil[7][3]_i_3/I3}, {regfil[7][3]_i_4_n_0 regfil[7][3]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hACFFAC00, 
LOC: SLICE_X32Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][3]_i_4 - 
nets: {regfil[7][3]_i_4_n_0 regfil[7][3]_i_4/O}, {regfil_reg[6][3]_i_2_n_0 regfil[7][3]_i_4/I0}, {regfil[7][3]_i_5_n_0 regfil[7][3]_i_4/I1}, {p_8_in[0] regfil[7][3]_i_4/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][3]_i_5 - 
nets: {regfil[7][3]_i_5_n_0 regfil[7][3]_i_5/O}, {regfil_reg_n_0_[7][1] regfil[7][3]_i_5/I0}, {regfil_reg_n_0_[7][3] regfil[7][3]_i_5/I1}, {p_0_in[2] regfil[7][3]_i_5/I2}, {regfil_reg_n_0_[7][4] regfil[7][3]_i_5/I3}, {p_0_in[0] regfil[7][3]_i_5/I4}, {regfil_reg_n_0_[7][2] regfil[7][3]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h3F303F3F3F306060, 
LOC: SLICE_X30Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][4]_i_1 - 
nets: {regfil[7][4]_i_1_n_0 regfil[7][4]_i_1/O}, {regfil_reg_n_0_[7][4] regfil[7][4]_i_1/I0}, {state_reg_n_0_[5] regfil[7][4]_i_1/I1}, {regfil[7][4]_i_2_n_0 regfil[7][4]_i_1/I2}, {state_reg_n_0_[4] regfil[7][4]_i_1/I3}, {regfil[7][4]_i_3_n_0 regfil[7][4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X29Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][4]_i_2 - 
nets: {regfil[7][4]_i_2_n_0 regfil[7][4]_i_2/O}, {state_reg_n_0_[2] regfil[7][4]_i_2/I0}, {data[4] regfil[7][4]_i_2/I1}, {rdatahold[4] regfil[7][4]_i_2/I2}, {state_reg_n_0_[3] regfil[7][4]_i_2/I3}, {state_reg_n_0_[4] regfil[7][4]_i_2/I4}, {state_reg_n_0_[1] regfil[7][4]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE4F0E4E4E4F0F0F0, 
LOC: SLICE_X32Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][4]_i_3 - 
nets: {regfil[7][4]_i_3_n_0 regfil[7][4]_i_3/O}, {alu/resi__55[4] regfil[7][4]_i_3/I0}, {aluopra_reg_n_0_[4] regfil[7][4]_i_3/I1}, {alu/res1__1 regfil[7][4]_i_3/I2}, {regfil[7][7]_i_14_n_0 regfil[7][4]_i_3/I3}, {regfil[7][4]_i_4_n_0 regfil[7][4]_i_3/I4}, {regfil[7][4]_i_5_n_0 regfil[7][4]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X30Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][4]_i_4 - 
nets: {regfil[7][4]_i_4_n_0 regfil[7][4]_i_4/O}, {regfil_reg[6][4]_i_2_n_0 regfil[7][4]_i_4/I0}, {p_8_in[0] regfil[7][4]_i_4/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][4]_i_5 - 
nets: {regfil[7][4]_i_5_n_0 regfil[7][4]_i_5/O}, {p_8_in[0] regfil[7][4]_i_5/I0}, {regfil_reg_n_0_[7][3] regfil[7][4]_i_5/I1}, {p_0_in[0] regfil[7][4]_i_5/I2}, {regfil_reg_n_0_[7][5] regfil[7][4]_i_5/I3}, {p_0_in[2] regfil[7][4]_i_5/I4}, {regfil[7][4]_i_6_n_0 regfil[7][4]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X28Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][4]_i_6 - 
nets: {regfil[7][4]_i_6_n_0 regfil[7][4]_i_6/O}, {p_0_in[0] regfil[7][4]_i_6/I0}, {regfil_reg_n_0_[7][1] regfil[7][4]_i_6/I1}, {regfil_reg_n_0_[7][2] regfil[7][4]_i_6/I2}, {regfil_reg_n_0_[7][3] regfil[7][4]_i_6/I3}, {regfil_reg_n_0_[7][4] regfil[7][4]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0155FEAA, 
LOC: SLICE_X28Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][5]_i_1 - 
nets: {regfil[7][5]_i_1_n_0 regfil[7][5]_i_1/O}, {regfil_reg_n_0_[7][5] regfil[7][5]_i_1/I0}, {state_reg_n_0_[5] regfil[7][5]_i_1/I1}, {regfil[7][5]_i_2_n_0 regfil[7][5]_i_1/I2}, {state_reg_n_0_[4] regfil[7][5]_i_1/I3}, {regfil[7][5]_i_3_n_0 regfil[7][5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h74777444, 
LOC: SLICE_X31Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][5]_i_2 - 
nets: {regfil[7][5]_i_2_n_0 regfil[7][5]_i_2/O}, {state_reg_n_0_[2] regfil[7][5]_i_2/I0}, {data[5] regfil[7][5]_i_2/I1}, {rdatahold[5] regfil[7][5]_i_2/I2}, {state_reg_n_0_[3] regfil[7][5]_i_2/I3}, {state_reg_n_0_[4] regfil[7][5]_i_2/I4}, {state_reg_n_0_[1] regfil[7][5]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE4F0E4E4E4F0F0F0, 
LOC: SLICE_X33Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][5]_i_3 - 
nets: {regfil[7][5]_i_3_n_0 regfil[7][5]_i_3/O}, {alu/resi__55[5] regfil[7][5]_i_3/I0}, {aluopra_reg_n_0_[5] regfil[7][5]_i_3/I1}, {alu/res1__1 regfil[7][5]_i_3/I2}, {regfil[7][7]_i_14_n_0 regfil[7][5]_i_3/I3}, {regfil[7][5]_i_4_n_0 regfil[7][5]_i_3/I4}, {regfil[7][5]_i_5_n_0 regfil[7][5]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X31Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][5]_i_4 - 
nets: {regfil[7][5]_i_4_n_0 regfil[7][5]_i_4/O}, {regfil_reg[6][5]_i_2_n_0 regfil[7][5]_i_4/I0}, {p_8_in[0] regfil[7][5]_i_4/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][5]_i_5 - 
nets: {regfil[7][5]_i_5_n_0 regfil[7][5]_i_5/O}, {p_8_in[0] regfil[7][5]_i_5/I0}, {regfil_reg_n_0_[7][4] regfil[7][5]_i_5/I1}, {p_0_in[0] regfil[7][5]_i_5/I2}, {regfil_reg_n_0_[7][6] regfil[7][5]_i_5/I3}, {p_0_in[2] regfil[7][5]_i_5/I4}, {regfil[7][5]_i_6_n_0 regfil[7][5]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAABFBFFFFABFB, 
LOC: SLICE_X29Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][5]_i_6 - 
nets: {regfil[7][5]_i_6_n_0 regfil[7][5]_i_6/O}, {p_0_in[0] regfil[7][5]_i_6/I0}, {regfil_reg_n_0_[7][3] regfil[7][5]_i_6/I1}, {regfil_reg_n_0_[7][2] regfil[7][5]_i_6/I2}, {regfil_reg_n_0_[7][1] regfil[7][5]_i_6/I3}, {regfil_reg_n_0_[7][4] regfil[7][5]_i_6/I4}, {regfil_reg_n_0_[7][5] regfil[7][5]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h11155555EEEAAAAA, 
LOC: SLICE_X29Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][6]_i_2 - 
nets: {regfil[7][6]_i_2_n_0 regfil[7][6]_i_2/O}, {regfil[7][6]_i_4_n_0 regfil[7][6]_i_2/I0}, {rdatahold[6] regfil[7][6]_i_2/I1}, {state_reg_n_0_[4] regfil[7][6]_i_2/I2}, {alures[6] regfil[7][6]_i_2/I3}, {regfil[7][7]_i_14_n_0 regfil[7][6]_i_2/I4}, {regfil[7][6]_i_5_n_0 regfil[7][6]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X30Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][6]_i_3 - 
nets: {regfil[7][6]_i_3_n_0 regfil[7][6]_i_3/O}, {regfil_reg_n_0_[7][5] regfil[7][6]_i_3/I0}, {regfil_reg_n_0_[7][6] regfil[7][6]_i_3/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X30Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][6]_i_4 - 
nets: {regfil[7][6]_i_4_n_0 regfil[7][6]_i_4/O}, {state_reg_n_0_[2] regfil[7][6]_i_4/I0}, {data[6] regfil[7][6]_i_4/I1}, {rdatahold[6] regfil[7][6]_i_4/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hE4, 
LOC: SLICE_X30Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][6]_i_5 - 
nets: {regfil[7][6]_i_5_n_0 regfil[7][6]_i_5/O}, {regfil_reg[6][6]_i_2_n_0 regfil[7][6]_i_5/I0}, {regfil[7][6]_i_6_n_0 regfil[7][6]_i_5/I1}, {p_8_in[0] regfil[7][6]_i_5/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X30Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][6]_i_6 - 
nets: {regfil[7][6]_i_6_n_0 regfil[7][6]_i_6/O}, {regfil[7][6]_i_7_n_0 regfil[7][6]_i_6/I0}, {regfil_reg_n_0_[7][6] regfil[7][6]_i_6/I1}, {p_0_in[2] regfil[7][6]_i_6/I2}, {p_5_in regfil[7][6]_i_6/I3}, {p_0_in[0] regfil[7][6]_i_6/I4}, {regfil_reg_n_0_[7][5] regfil[7][6]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3F306F6F3F306060, 
LOC: SLICE_X29Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][6]_i_7 - 
nets: {regfil[7][6]_i_7_n_0 regfil[7][6]_i_7/O}, {regfil_reg_n_0_[7][5] regfil[7][6]_i_7/I0}, {regfil_reg_n_0_[7][3] regfil[7][6]_i_7/I1}, {regfil_reg_n_0_[7][2] regfil[7][6]_i_7/I2}, {regfil_reg_n_0_[7][1] regfil[7][6]_i_7/I3}, {regfil_reg_n_0_[7][4] regfil[7][6]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h88800000, 
LOC: SLICE_X29Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][7]_i_1 - 
nets: {regfil[7][7]_i_1_n_0 regfil[7][7]_i_1/O}, {regfil[7][7]_i_3_n_0 regfil[7][7]_i_1/I0}, {regfil[7][7]_i_4_n_0 regfil[7][7]_i_1/I1}, {regfil[7][7]_i_5_n_0 regfil[7][7]_i_1/I2}, {state_reg_n_0_[5] regfil[7][7]_i_1/I3}, {regfil[7][7]_i_6_n_0 regfil[7][7]_i_1/I4}, {reset regfil[7][7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFE200E2, 
LOC: SLICE_X29Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_10 - 
nets: {regfil[7][7]_i_10_n_0 regfil[7][7]_i_10/O}, {state_reg_n_0_[2] regfil[7][7]_i_10/I0}, {p_8_in[1] regfil[7][7]_i_10/I1}, {regfil[7][7]_i_17_n_0 regfil[7][7]_i_10/I2}, {p_8_in[0] regfil[7][7]_i_10/I3}, {opcode_reg_n_0_[1] regfil[7][7]_i_10/I4}, {regfil[7][7]_i_18_n_0 regfil[7][7]_i_10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDFDDDFFFDFFFDFFF, 
LOC: SLICE_X37Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_11 - 
nets: {regfil[7][7]_i_11_n_0 regfil[7][7]_i_11/O}, {popdes_reg_n_0_[1] regfil[7][7]_i_11/I0}, {popdes_reg_n_0_[0] regfil[7][7]_i_11/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X31Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][7]_i_12 - 
nets: {regfil_reg[7]__0 regfil[7][7]_i_12/O}, {regd_reg_n_0_[1] regfil[7][7]_i_12/I0}, {regd_reg_n_0_[2] regfil[7][7]_i_12/I1}, {regd_reg_n_0_[0] regfil[7][7]_i_12/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X31Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][7]_i_13 - 
nets: {carry0 regfil[7][7]_i_13/O}, {regfil_reg_n_0_[7][5] regfil[7][7]_i_13/I0}, {regfil_reg_n_0_[7][6] regfil[7][7]_i_13/I1}, {p_5_in regfil[7][7]_i_13/I2}, {carry_reg_n_0 regfil[7][7]_i_13/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFE0, 
LOC: SLICE_X29Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

regfil[7][7]_i_14 - 
nets: {regfil[7][7]_i_14_n_0 regfil[7][7]_i_14/O}, {state_reg_n_0_[3] regfil[7][7]_i_14/I0}, {state_reg_n_0_[4] regfil[7][7]_i_14/I1}, {state_reg_n_0_[1] regfil[7][7]_i_14/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X37Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

regfil[7][7]_i_15 - 
nets: {regfil[7][7]_i_15_n_0 regfil[7][7]_i_15/O}, {regfil_reg[6][7]_i_4_n_0 regfil[7][7]_i_15/I0}, {p_8_in[0] regfil[7][7]_i_15/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][7]_i_16 - 
nets: {regfil[7][7]_i_16_n_0 regfil[7][7]_i_16/O}, {p_8_in[0] regfil[7][7]_i_16/I0}, {regfil[7][7]_i_19_n_0 regfil[7][7]_i_16/I1}, {p_0_in[2] regfil[7][7]_i_16/I2}, {p_5_in regfil[7][7]_i_16/I3}, {auxcar_i_4_n_0 regfil[7][7]_i_16/I4}, {p_0_in[0] regfil[7][7]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFBABFBABFBABABFB, 
LOC: SLICE_X31Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_17 - 
nets: {regfil[7][7]_i_17_n_0 regfil[7][7]_i_17/O}, {statesel[1]_i_4_n_0 regfil[7][7]_i_17/I0}, {p_0_in[0] regfil[7][7]_i_17/I1}, {p_0_in[1] regfil[7][7]_i_17/I2}, {state[4]_i_13_n_0 regfil[7][7]_i_17/I3}, {p_0_in[2] regfil[7][7]_i_17/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00400000, 
LOC: SLICE_X37Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][7]_i_18 - 
nets: {regfil[7][7]_i_18_n_0 regfil[7][7]_i_18/O}, {opcode_reg_n_0_[2] regfil[7][7]_i_18/I0}, {opcode_reg_n_0_[0] regfil[7][7]_i_18/I1}, {p_0_in[2] regfil[7][7]_i_18/I2}, {auxcar0 regfil[7][7]_i_18/I3}, {p_0_in[0] regfil[7][7]_i_18/I4}, {p_0_in[1] regfil[7][7]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0808080888888808, 
LOC: SLICE_X37Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_19 - 
nets: {regfil[7][7]_i_19_n_0 regfil[7][7]_i_19/O}, {carry_reg_n_0 regfil[7][7]_i_19/I0}, {p_0_in[1] regfil[7][7]_i_19/I1}, {regfil_reg_n_0_[7][0] regfil[7][7]_i_19/I2}, {p_0_in[0] regfil[7][7]_i_19/I3}, {regfil_reg_n_0_[7][6] regfil[7][7]_i_19/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][7]_i_2 - 
nets: {regfil[7][7]_i_2_n_0 regfil[7][7]_i_2/O}, {regfil[7][7]_i_7_n_0 regfil[7][7]_i_2/I0}, {p_5_in regfil[7][7]_i_2/I1}, {state_reg_n_0_[5] regfil[7][7]_i_2/I2}, {regfil[7][7]_i_8_n_0 regfil[7][7]_i_2/I3}, {state_reg_n_0_[4] regfil[7][7]_i_2/I4}, {regfil[7][7]_i_9_n_0 regfil[7][7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6F606F6F6F606060, 
LOC: SLICE_X29Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_20 - 
nets: {auxcar0 regfil[7][7]_i_20/O}, {regfil_reg_n_0_[7][1] regfil[7][7]_i_20/I0}, {regfil_reg_n_0_[7][2] regfil[7][7]_i_20/I1}, {regfil_reg_n_0_[7][3] regfil[7][7]_i_20/I2}, {auxcar_reg_n_0 regfil[7][7]_i_20/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFE0, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

regfil[7][7]_i_3 - 
nets: {regfil[7][7]_i_3_n_0 regfil[7][7]_i_3/O}, {waitr regfil[7][7]_i_3/I0}, {state_reg_n_0_[3] regfil[7][7]_i_3/I1}, {state_reg_n_0_[4] regfil[7][7]_i_3/I2}, {regfil[7][7]_i_10_n_0 regfil[7][7]_i_3/I3}, {state_reg_n_0_[2] regfil[7][7]_i_3/I4}, {state_reg_n_0_[1] regfil[7][7]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0303004000034040, 
LOC: SLICE_X37Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_4 - 
nets: {regfil[7][7]_i_4_n_0 regfil[7][7]_i_4/O}, {state_reg_n_0_[0] regfil[7][7]_i_4/I0}, {regd_reg_n_0_[1] regfil[7][7]_i_4/I1}, {regd_reg_n_0_[2] regfil[7][7]_i_4/I2}, {regd_reg_n_0_[0] regfil[7][7]_i_4/I3}, {state_reg_n_0_[1] regfil[7][7]_i_4/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h2AAAAAAA, 
LOC: SLICE_X32Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

regfil[7][7]_i_5 - 
nets: {regfil[7][7]_i_5_n_0 regfil[7][7]_i_5/O}, {state_reg_n_0_[4] regfil[7][7]_i_5/I0}, {state_reg_n_0_[2] regfil[7][7]_i_5/I1}, {state_reg_n_0_[1] regfil[7][7]_i_5/I2}, {regfil[7][7]_i_11_n_0 regfil[7][7]_i_5/I3}, {state_reg_n_0_[3] regfil[7][7]_i_5/I4}, {regfil_reg[7]__0 regfil[7][7]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0808080000000800, 
LOC: SLICE_X31Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_6 - 
nets: {regfil[7][7]_i_6_n_0 regfil[7][7]_i_6/O}, {state_reg_n_0_[0] regfil[7][7]_i_6/I0}, {state_reg_n_0_[4] regfil[7][7]_i_6/I1}, {state_reg_n_0_[3] regfil[7][7]_i_6/I2}, {state_reg_n_0_[2] regfil[7][7]_i_6/I3}, {carry0 regfil[7][7]_i_6/I4}, {state_reg_n_0_[1] regfil[7][7]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001000000000000, 
LOC: SLICE_X29Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_7 - 
nets: {regfil[7][7]_i_7_n_0 regfil[7][7]_i_7/O}, {regfil_reg_n_0_[7][5] regfil[7][7]_i_7/I0}, {regfil_reg_n_0_[7][6] regfil[7][7]_i_7/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X29Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

regfil[7][7]_i_8 - 
nets: {regfil[7][7]_i_8_n_0 regfil[7][7]_i_8/O}, {state_reg_n_0_[2] regfil[7][7]_i_8/I0}, {data[7] regfil[7][7]_i_8/I1}, {rdatahold[7] regfil[7][7]_i_8/I2}, {state_reg_n_0_[3] regfil[7][7]_i_8/I3}, {state_reg_n_0_[4] regfil[7][7]_i_8/I4}, {state_reg_n_0_[1] regfil[7][7]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hE4F0E4E4E4F0F0F0, 
LOC: SLICE_X31Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil[7][7]_i_9 - 
nets: {regfil[7][7]_i_9_n_0 regfil[7][7]_i_9/O}, {alusout regfil[7][7]_i_9/I0}, {aluopra_reg_n_0_[7] regfil[7][7]_i_9/I1}, {alu/res1__1 regfil[7][7]_i_9/I2}, {regfil[7][7]_i_14_n_0 regfil[7][7]_i_9/I3}, {regfil[7][7]_i_15_n_0 regfil[7][7]_i_9/I4}, {regfil[7][7]_i_16_n_0 regfil[7][7]_i_9/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAC00ACFFACFFACFF, 
LOC: SLICE_X31Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

regfil_reg[0][0] - 
nets: {carry2[8] regfil_reg[0][0]/Q}, {clock regfil_reg[0][0]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][0]/CE}, {regfil[0][0]_i_1_n_0 regfil_reg[0][0]/D}, {<const0> regfil_reg[0][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][0]_i_14 - 
nets: {regfil_reg[0][0]_i_14_n_0 regfil_reg[0][0]_i_14/CO[3]}, { regfil_reg[0][0]_i_14/CO[2]}, { regfil_reg[0][0]_i_14/CO[1]}, { regfil_reg[0][0]_i_14/CO[0]}, { regfil_reg[0][0]_i_14/O[3]}, { regfil_reg[0][0]_i_14/O[2]}, { regfil_reg[0][0]_i_14/O[1]}, { regfil_reg[0][0]_i_14/O[0]}, {<const0> regfil_reg[0][0]_i_14/CI}, {regfil_reg_n_0_[1][0] regfil_reg[0][0]_i_14/CYINIT}, {<const0> regfil_reg[0][0]_i_14/DI[3]}, {<const0> regfil_reg[0][0]_i_14/DI[2]}, {<const0> regfil_reg[0][0]_i_14/DI[1]}, {<const0> regfil_reg[0][0]_i_14/DI[0]}, {regfil_reg_n_0_[1][4] regfil_reg[0][0]_i_14/S[3]}, {regfil_reg_n_0_[1][3] regfil_reg[0][0]_i_14/S[2]}, {regfil_reg_n_0_[1][2] regfil_reg[0][0]_i_14/S[1]}, {regfil_reg_n_0_[1][1] regfil_reg[0][0]_i_14/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][0]_i_4 - 
nets: {alu/resi__55[0] regfil_reg[0][0]_i_4/O}, {regfil[0][0]_i_7_n_0 regfil_reg[0][0]_i_4/I0}, {regfil[0][0]_i_8_n_0 regfil_reg[0][0]_i_4/I1}, {alusel_reg_n_0_[2] regfil_reg[0][0]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X34Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[0][0]_i_5 - 
nets: {regfil_reg[0][0]_i_5_n_0 regfil_reg[0][0]_i_5/CO[3]}, { regfil_reg[0][0]_i_5/CO[2]}, { regfil_reg[0][0]_i_5/CO[1]}, { regfil_reg[0][0]_i_5/CO[0]}, {regfil_reg[0][0]_i_5_n_4 regfil_reg[0][0]_i_5/O[3]}, { regfil_reg[0][0]_i_5/O[2]}, { regfil_reg[0][0]_i_5/O[1]}, { regfil_reg[0][0]_i_5/O[0]}, {regfil_reg[0][0]_i_9_n_0 regfil_reg[0][0]_i_5/CI}, {<const0> regfil_reg[0][0]_i_5/CYINIT}, {carry2[8] regfil_reg[0][0]_i_5/DI[3]}, {regfil_reg_n_0_[1][7] regfil_reg[0][0]_i_5/DI[2]}, {regfil_reg_n_0_[1][6] regfil_reg[0][0]_i_5/DI[1]}, {regfil_reg_n_0_[1][5] regfil_reg[0][0]_i_5/DI[0]}, {regfil[0][0]_i_10_n_0 regfil_reg[0][0]_i_5/S[3]}, {regfil[0][0]_i_11_n_0 regfil_reg[0][0]_i_5/S[2]}, {regfil[0][0]_i_12_n_0 regfil_reg[0][0]_i_5/S[1]}, {regfil[0][0]_i_13_n_0 regfil_reg[0][0]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][0]_i_6 - 
nets: {regfil_reg[0][0]_i_6_n_0 regfil_reg[0][0]_i_6/CO[3]}, { regfil_reg[0][0]_i_6/CO[2]}, { regfil_reg[0][0]_i_6/CO[1]}, { regfil_reg[0][0]_i_6/CO[0]}, {regfil_reg[0][0]_i_6_n_4 regfil_reg[0][0]_i_6/O[3]}, { regfil_reg[0][0]_i_6/O[2]}, { regfil_reg[0][0]_i_6/O[1]}, { regfil_reg[0][0]_i_6/O[0]}, {regfil_reg[0][0]_i_14_n_0 regfil_reg[0][0]_i_6/CI}, {<const0> regfil_reg[0][0]_i_6/CYINIT}, {<const0> regfil_reg[0][0]_i_6/DI[3]}, {<const0> regfil_reg[0][0]_i_6/DI[2]}, {<const0> regfil_reg[0][0]_i_6/DI[1]}, {<const0> regfil_reg[0][0]_i_6/DI[0]}, {carry2[8] regfil_reg[0][0]_i_6/S[3]}, {regfil_reg_n_0_[1][7] regfil_reg[0][0]_i_6/S[2]}, {regfil_reg_n_0_[1][6] regfil_reg[0][0]_i_6/S[1]}, {regfil_reg_n_0_[1][5] regfil_reg[0][0]_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][0]_i_9 - 
nets: {regfil_reg[0][0]_i_9_n_0 regfil_reg[0][0]_i_9/CO[3]}, { regfil_reg[0][0]_i_9/CO[2]}, { regfil_reg[0][0]_i_9/CO[1]}, { regfil_reg[0][0]_i_9/CO[0]}, { regfil_reg[0][0]_i_9/O[3]}, { regfil_reg[0][0]_i_9/O[2]}, { regfil_reg[0][0]_i_9/O[1]}, { regfil_reg[0][0]_i_9/O[0]}, {<const0> regfil_reg[0][0]_i_9/CI}, {regfil_reg_n_0_[1][0] regfil_reg[0][0]_i_9/CYINIT}, {regfil_reg_n_0_[1][4] regfil_reg[0][0]_i_9/DI[3]}, {regfil_reg_n_0_[1][3] regfil_reg[0][0]_i_9/DI[2]}, {regfil_reg_n_0_[1][2] regfil_reg[0][0]_i_9/DI[1]}, {regfil_reg_n_0_[1][1] regfil_reg[0][0]_i_9/DI[0]}, {regfil[0][0]_i_19_n_0 regfil_reg[0][0]_i_9/S[3]}, {regfil[0][0]_i_20_n_0 regfil_reg[0][0]_i_9/S[2]}, {regfil[0][0]_i_21_n_0 regfil_reg[0][0]_i_9/S[1]}, {regfil[0][0]_i_22_n_0 regfil_reg[0][0]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][1] - 
nets: {carry2[9] regfil_reg[0][1]/Q}, {clock regfil_reg[0][1]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][1]/CE}, {regfil[0][1]_i_1_n_0 regfil_reg[0][1]/D}, {<const0> regfil_reg[0][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][2] - 
nets: {carry2[10] regfil_reg[0][2]/Q}, {clock regfil_reg[0][2]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][2]/CE}, {regfil[0][2]_i_1_n_0 regfil_reg[0][2]/D}, {<const0> regfil_reg[0][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][3] - 
nets: {carry2[11] regfil_reg[0][3]/Q}, {clock regfil_reg[0][3]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][3]/CE}, {regfil[0][3]_i_1_n_0 regfil_reg[0][3]/D}, {<const0> regfil_reg[0][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][4] - 
nets: {carry2[12] regfil_reg[0][4]/Q}, {clock regfil_reg[0][4]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][4]/CE}, {regfil[0][4]_i_1_n_0 regfil_reg[0][4]/D}, {<const0> regfil_reg[0][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][4]_i_4 - 
nets: {regfil_reg[0][4]_i_4_n_0 regfil_reg[0][4]_i_4/CO[3]}, { regfil_reg[0][4]_i_4/CO[2]}, { regfil_reg[0][4]_i_4/CO[1]}, { regfil_reg[0][4]_i_4/CO[0]}, {regfil_reg[0][4]_i_4_n_4 regfil_reg[0][4]_i_4/O[3]}, {regfil_reg[0][4]_i_4_n_5 regfil_reg[0][4]_i_4/O[2]}, {regfil_reg[0][4]_i_4_n_6 regfil_reg[0][4]_i_4/O[1]}, {regfil_reg[0][4]_i_4_n_7 regfil_reg[0][4]_i_4/O[0]}, {regfil_reg[0][0]_i_5_n_0 regfil_reg[0][4]_i_4/CI}, {<const0> regfil_reg[0][4]_i_4/CYINIT}, {carry2[12] regfil_reg[0][4]_i_4/DI[3]}, {carry2[11] regfil_reg[0][4]_i_4/DI[2]}, {carry2[10] regfil_reg[0][4]_i_4/DI[1]}, {carry2[9] regfil_reg[0][4]_i_4/DI[0]}, {regfil[0][4]_i_6_n_0 regfil_reg[0][4]_i_4/S[3]}, {regfil[0][4]_i_7_n_0 regfil_reg[0][4]_i_4/S[2]}, {regfil[0][4]_i_8_n_0 regfil_reg[0][4]_i_4/S[1]}, {regfil[0][4]_i_9_n_0 regfil_reg[0][4]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][4]_i_5 - 
nets: {regfil_reg[0][4]_i_5_n_0 regfil_reg[0][4]_i_5/CO[3]}, { regfil_reg[0][4]_i_5/CO[2]}, { regfil_reg[0][4]_i_5/CO[1]}, { regfil_reg[0][4]_i_5/CO[0]}, {regfil_reg[0][4]_i_5_n_4 regfil_reg[0][4]_i_5/O[3]}, {regfil_reg[0][4]_i_5_n_5 regfil_reg[0][4]_i_5/O[2]}, {regfil_reg[0][4]_i_5_n_6 regfil_reg[0][4]_i_5/O[1]}, {regfil_reg[0][4]_i_5_n_7 regfil_reg[0][4]_i_5/O[0]}, {regfil_reg[0][0]_i_6_n_0 regfil_reg[0][4]_i_5/CI}, {<const0> regfil_reg[0][4]_i_5/CYINIT}, {<const0> regfil_reg[0][4]_i_5/DI[3]}, {<const0> regfil_reg[0][4]_i_5/DI[2]}, {<const0> regfil_reg[0][4]_i_5/DI[1]}, {<const0> regfil_reg[0][4]_i_5/DI[0]}, {carry2[12] regfil_reg[0][4]_i_5/S[3]}, {carry2[11] regfil_reg[0][4]_i_5/S[2]}, {carry2[10] regfil_reg[0][4]_i_5/S[1]}, {carry2[9] regfil_reg[0][4]_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][5] - 
nets: {carry2[13] regfil_reg[0][5]/Q}, {clock regfil_reg[0][5]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][5]/CE}, {regfil[0][5]_i_1_n_0 regfil_reg[0][5]/D}, {<const0> regfil_reg[0][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][6] - 
nets: {carry2[14] regfil_reg[0][6]/Q}, {clock regfil_reg[0][6]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][6]/CE}, {regfil[0][6]_i_1_n_0 regfil_reg[0][6]/D}, {<const0> regfil_reg[0][6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][7] - 
nets: {carry2[15] regfil_reg[0][7]/Q}, {clock regfil_reg[0][7]/C}, {regfil[0][7]_i_1_n_0 regfil_reg[0][7]/CE}, {regfil[0][7]_i_2_n_0 regfil_reg[0][7]/D}, {<const0> regfil_reg[0][7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[0][7]_i_10 - 
nets: { regfil_reg[0][7]_i_10/CO[3]}, { regfil_reg[0][7]_i_10/CO[2]}, { regfil_reg[0][7]_i_10/CO[1]}, { regfil_reg[0][7]_i_10/CO[0]}, { regfil_reg[0][7]_i_10/O[3]}, {regfil_reg[0][7]_i_10_n_5 regfil_reg[0][7]_i_10/O[2]}, {regfil_reg[0][7]_i_10_n_6 regfil_reg[0][7]_i_10/O[1]}, {regfil_reg[0][7]_i_10_n_7 regfil_reg[0][7]_i_10/O[0]}, {regfil_reg[0][4]_i_5_n_0 regfil_reg[0][7]_i_10/CI}, {<const0> regfil_reg[0][7]_i_10/CYINIT}, {<const0> regfil_reg[0][7]_i_10/DI[3]}, {<const0> regfil_reg[0][7]_i_10/DI[2]}, {<const0> regfil_reg[0][7]_i_10/DI[1]}, {<const0> regfil_reg[0][7]_i_10/DI[0]}, {<const0> regfil_reg[0][7]_i_10/S[3]}, {carry2[15] regfil_reg[0][7]_i_10/S[2]}, {carry2[14] regfil_reg[0][7]_i_10/S[1]}, {carry2[13] regfil_reg[0][7]_i_10/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[0][7]_i_9 - 
nets: { regfil_reg[0][7]_i_9/CO[3]}, { regfil_reg[0][7]_i_9/CO[2]}, { regfil_reg[0][7]_i_9/CO[1]}, { regfil_reg[0][7]_i_9/CO[0]}, { regfil_reg[0][7]_i_9/O[3]}, {regfil_reg[0][7]_i_9_n_5 regfil_reg[0][7]_i_9/O[2]}, {regfil_reg[0][7]_i_9_n_6 regfil_reg[0][7]_i_9/O[1]}, {regfil_reg[0][7]_i_9_n_7 regfil_reg[0][7]_i_9/O[0]}, {regfil_reg[0][4]_i_4_n_0 regfil_reg[0][7]_i_9/CI}, {<const0> regfil_reg[0][7]_i_9/CYINIT}, {<const0> regfil_reg[0][7]_i_9/DI[3]}, {<const0> regfil_reg[0][7]_i_9/DI[2]}, {carry2[14] regfil_reg[0][7]_i_9/DI[1]}, {carry2[13] regfil_reg[0][7]_i_9/DI[0]}, {<const0> regfil_reg[0][7]_i_9/S[3]}, {regfil[0][7]_i_11_n_0 regfil_reg[0][7]_i_9/S[2]}, {regfil[0][7]_i_12_n_0 regfil_reg[0][7]_i_9/S[1]}, {regfil[0][7]_i_13_n_0 regfil_reg[0][7]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[1][0] - 
nets: {regfil_reg_n_0_[1][0] regfil_reg[1][0]/Q}, {clock regfil_reg[1][0]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][0]/CE}, {regfil[1][0]_i_1_n_0 regfil_reg[1][0]/D}, {<const0> regfil_reg[1][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][1] - 
nets: {regfil_reg_n_0_[1][1] regfil_reg[1][1]/Q}, {clock regfil_reg[1][1]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][1]/CE}, {regfil[1][1]_i_1_n_0 regfil_reg[1][1]/D}, {<const0> regfil_reg[1][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][1]_i_3 - 
nets: {alu/resi__55[1] regfil_reg[1][1]_i_3/O}, {regfil[1][1]_i_5_n_0 regfil_reg[1][1]_i_3/I0}, {regfil[1][1]_i_6_n_0 regfil_reg[1][1]_i_3/I1}, {alusel_reg_n_0_[2] regfil_reg[1][1]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X30Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[1][2] - 
nets: {regfil_reg_n_0_[1][2] regfil_reg[1][2]/Q}, {clock regfil_reg[1][2]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][2]/CE}, {regfil[1][2]_i_1_n_0 regfil_reg[1][2]/D}, {<const0> regfil_reg[1][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][2]_i_3 - 
nets: {alu/resi__55[2] regfil_reg[1][2]_i_3/O}, {regfil[1][2]_i_5_n_0 regfil_reg[1][2]_i_3/I0}, {regfil[1][2]_i_6_n_0 regfil_reg[1][2]_i_3/I1}, {alusel_reg_n_0_[2] regfil_reg[1][2]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X35Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[1][3] - 
nets: {regfil_reg_n_0_[1][3] regfil_reg[1][3]/Q}, {clock regfil_reg[1][3]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][3]/CE}, {regfil[1][3]_i_1_n_0 regfil_reg[1][3]/D}, {<const0> regfil_reg[1][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][3]_i_3 - 
nets: {alu/resi__55[3] regfil_reg[1][3]_i_3/O}, {regfil[1][3]_i_5_n_0 regfil_reg[1][3]_i_3/I0}, {regfil[1][3]_i_6_n_0 regfil_reg[1][3]_i_3/I1}, {alusel_reg_n_0_[2] regfil_reg[1][3]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X34Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[1][3]_i_8 - 
nets: {regfil_reg[1][3]_i_8_n_0 regfil_reg[1][3]_i_8/CO[3]}, { regfil_reg[1][3]_i_8/CO[2]}, { regfil_reg[1][3]_i_8/CO[1]}, { regfil_reg[1][3]_i_8/CO[0]}, {regfil_reg[1][3]_i_8_n_4 regfil_reg[1][3]_i_8/O[3]}, {regfil_reg[1][3]_i_8_n_5 regfil_reg[1][3]_i_8/O[2]}, {regfil_reg[1][3]_i_8_n_6 regfil_reg[1][3]_i_8/O[1]}, {regfil_reg[1][3]_i_8_n_7 regfil_reg[1][3]_i_8/O[0]}, {<const0> regfil_reg[1][3]_i_8/CI}, {<const0> regfil_reg[1][3]_i_8/CYINIT}, {aluopra_reg_n_0_[3] regfil_reg[1][3]_i_8/DI[3]}, {aluopra_reg_n_0_[2] regfil_reg[1][3]_i_8/DI[2]}, {aluopra_reg_n_0_[1] regfil_reg[1][3]_i_8/DI[1]}, {aluopra_reg_n_0_[0] regfil_reg[1][3]_i_8/DI[0]}, {regfil[1][3]_i_9_n_0 regfil_reg[1][3]_i_8/S[3]}, {regfil[1][3]_i_10_n_0 regfil_reg[1][3]_i_8/S[2]}, {regfil[1][3]_i_11_n_0 regfil_reg[1][3]_i_8/S[1]}, {regfil[1][3]_i_12_n_0 regfil_reg[1][3]_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X33Y94, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[1][4] - 
nets: {regfil_reg_n_0_[1][4] regfil_reg[1][4]/Q}, {clock regfil_reg[1][4]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][4]/CE}, {regfil[1][4]_i_1_n_0 regfil_reg[1][4]/D}, {<const0> regfil_reg[1][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][4]_i_3 - 
nets: {alu/resi__55[4] regfil_reg[1][4]_i_3/O}, {regfil[1][4]_i_5_n_0 regfil_reg[1][4]_i_3/I0}, {regfil[1][4]_i_6_n_0 regfil_reg[1][4]_i_3/I1}, {alusel_reg_n_0_[2] regfil_reg[1][4]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X34Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[1][4]_i_7 - 
nets: {regfil_reg[1][4]_i_7_n_0 regfil_reg[1][4]_i_7/CO[3]}, { regfil_reg[1][4]_i_7/CO[2]}, { regfil_reg[1][4]_i_7/CO[1]}, { regfil_reg[1][4]_i_7/CO[0]}, {regfil0_in[4] regfil_reg[1][4]_i_7/O[3]}, {regfil0_in[3] regfil_reg[1][4]_i_7/O[2]}, {regfil0_in[2] regfil_reg[1][4]_i_7/O[1]}, {regfil0_in[1] regfil_reg[1][4]_i_7/O[0]}, {<const0> regfil_reg[1][4]_i_7/CI}, {regfil_reg_n_0_[1][0] regfil_reg[1][4]_i_7/CYINIT}, {regfil_reg_n_0_[1][3] regfil_reg[1][4]_i_7/DI[3]}, {regfil_reg_n_0_[1][2] regfil_reg[1][4]_i_7/DI[2]}, {regfil_reg_n_0_[1][1] regfil_reg[1][4]_i_7/DI[1]}, {regfil[1][4]_i_9_n_0 regfil_reg[1][4]_i_7/DI[0]}, {regfil[1][4]_i_10_n_0 regfil_reg[1][4]_i_7/S[3]}, {regfil[1][4]_i_11_n_0 regfil_reg[1][4]_i_7/S[2]}, {regfil[1][4]_i_12_n_0 regfil_reg[1][4]_i_7/S[1]}, {regfil[1][4]_i_13_n_0 regfil_reg[1][4]_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[1][5] - 
nets: {regfil_reg_n_0_[1][5] regfil_reg[1][5]/Q}, {clock regfil_reg[1][5]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][5]/CE}, {regfil[1][5]_i_1_n_0 regfil_reg[1][5]/D}, {<const0> regfil_reg[1][5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][5]_i_3 - 
nets: {alu/resi__55[5] regfil_reg[1][5]_i_3/O}, {regfil[1][5]_i_5_n_0 regfil_reg[1][5]_i_3/I0}, {regfil[1][5]_i_6_n_0 regfil_reg[1][5]_i_3/I1}, {alusel_reg_n_0_[2] regfil_reg[1][5]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X30Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[1][6] - 
nets: {regfil_reg_n_0_[1][6] regfil_reg[1][6]/Q}, {clock regfil_reg[1][6]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][6]/CE}, {regfil[1][6]_i_1_n_0 regfil_reg[1][6]/D}, {<const0> regfil_reg[1][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][6]_i_3 - 
nets: {alu/resi__55[6] regfil_reg[1][6]_i_3/O}, {regfil[1][6]_i_5_n_0 regfil_reg[1][6]_i_3/I0}, {regfil[1][6]_i_6_n_0 regfil_reg[1][6]_i_3/I1}, {alusel_reg_n_0_[2] regfil_reg[1][6]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[1][7] - 
nets: {regfil_reg_n_0_[1][7] regfil_reg[1][7]/Q}, {clock regfil_reg[1][7]/C}, {regfil[1][7]_i_1_n_0 regfil_reg[1][7]/CE}, {regfil[1][7]_i_2_n_0 regfil_reg[1][7]/D}, {<const0> regfil_reg[1][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[1][7]_i_17 - 
nets: { regfil_reg[1][7]_i_17/CO[3]}, { regfil_reg[1][7]_i_17/CO[2]}, { regfil_reg[1][7]_i_17/CO[1]}, { regfil_reg[1][7]_i_17/CO[0]}, { regfil_reg[1][7]_i_17/O[3]}, {regfil0_in[7] regfil_reg[1][7]_i_17/O[2]}, {regfil0_in[6] regfil_reg[1][7]_i_17/O[1]}, {regfil0_in[5] regfil_reg[1][7]_i_17/O[0]}, {regfil_reg[1][4]_i_7_n_0 regfil_reg[1][7]_i_17/CI}, {<const0> regfil_reg[1][7]_i_17/CYINIT}, {<const0> regfil_reg[1][7]_i_17/DI[3]}, {<const0> regfil_reg[1][7]_i_17/DI[2]}, {regfil_reg_n_0_[1][5] regfil_reg[1][7]_i_17/DI[1]}, {regfil_reg_n_0_[1][4] regfil_reg[1][7]_i_17/DI[0]}, {<const0> regfil_reg[1][7]_i_17/S[3]}, {regfil[1][7]_i_20_n_0 regfil_reg[1][7]_i_17/S[2]}, {regfil[1][7]_i_21_n_0 regfil_reg[1][7]_i_17/S[1]}, {regfil[1][7]_i_22_n_0 regfil_reg[1][7]_i_17/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[1][7]_i_18 - 
nets: {regfil_reg[1][7]_i_18_n_0 regfil_reg[1][7]_i_18/CO[3]}, { regfil_reg[1][7]_i_18/CO[2]}, { regfil_reg[1][7]_i_18/CO[1]}, { regfil_reg[1][7]_i_18/CO[0]}, {regfil_reg[1][7]_i_18_n_4 regfil_reg[1][7]_i_18/O[3]}, {regfil_reg[1][7]_i_18_n_5 regfil_reg[1][7]_i_18/O[2]}, {regfil_reg[1][7]_i_18_n_6 regfil_reg[1][7]_i_18/O[1]}, {regfil_reg[1][7]_i_18_n_7 regfil_reg[1][7]_i_18/O[0]}, {regfil_reg[1][3]_i_8_n_0 regfil_reg[1][7]_i_18/CI}, {<const0> regfil_reg[1][7]_i_18/CYINIT}, {aluopra_reg_n_0_[7] regfil_reg[1][7]_i_18/DI[3]}, {aluopra_reg_n_0_[6] regfil_reg[1][7]_i_18/DI[2]}, {aluopra_reg_n_0_[5] regfil_reg[1][7]_i_18/DI[1]}, {aluopra_reg_n_0_[4] regfil_reg[1][7]_i_18/DI[0]}, {regfil[1][7]_i_23_n_0 regfil_reg[1][7]_i_18/S[3]}, {regfil[1][7]_i_24_n_0 regfil_reg[1][7]_i_18/S[2]}, {regfil[1][7]_i_25_n_0 regfil_reg[1][7]_i_18/S[1]}, {regfil[1][7]_i_26_n_0 regfil_reg[1][7]_i_18/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X33Y95, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][0] - 
nets: {carry20_in[8] regfil_reg[2][0]/Q}, {clock regfil_reg[2][0]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][0]/CE}, {regfil[2][0]_i_1_n_0 regfil_reg[2][0]/D}, {<const0> regfil_reg[2][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][0]_i_11 - 
nets: {regfil_reg[2][0]_i_11_n_0 regfil_reg[2][0]_i_11/CO[3]}, { regfil_reg[2][0]_i_11/CO[2]}, { regfil_reg[2][0]_i_11/CO[1]}, { regfil_reg[2][0]_i_11/CO[0]}, { regfil_reg[2][0]_i_11/O[3]}, { regfil_reg[2][0]_i_11/O[2]}, { regfil_reg[2][0]_i_11/O[1]}, { regfil_reg[2][0]_i_11/O[0]}, {<const0> regfil_reg[2][0]_i_11/CI}, {regfil_reg_n_0_[3][0] regfil_reg[2][0]_i_11/CYINIT}, {regfil_reg_n_0_[3][4] regfil_reg[2][0]_i_11/DI[3]}, {regfil_reg_n_0_[3][3] regfil_reg[2][0]_i_11/DI[2]}, {regfil_reg_n_0_[3][2] regfil_reg[2][0]_i_11/DI[1]}, {regfil_reg_n_0_[3][1] regfil_reg[2][0]_i_11/DI[0]}, {regfil[2][0]_i_20_n_0 regfil_reg[2][0]_i_11/S[3]}, {regfil[2][0]_i_21_n_0 regfil_reg[2][0]_i_11/S[2]}, {regfil[2][0]_i_22_n_0 regfil_reg[2][0]_i_11/S[1]}, {regfil[2][0]_i_23_n_0 regfil_reg[2][0]_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][0]_i_4 - 
nets: {regfil_reg[2][0]_i_4_n_0 regfil_reg[2][0]_i_4/CO[3]}, { regfil_reg[2][0]_i_4/CO[2]}, { regfil_reg[2][0]_i_4/CO[1]}, { regfil_reg[2][0]_i_4/CO[0]}, {regfil_reg[2][0]_i_4_n_4 regfil_reg[2][0]_i_4/O[3]}, { regfil_reg[2][0]_i_4/O[2]}, { regfil_reg[2][0]_i_4/O[1]}, { regfil_reg[2][0]_i_4/O[0]}, {regfil_reg[2][0]_i_6_n_0 regfil_reg[2][0]_i_4/CI}, {<const0> regfil_reg[2][0]_i_4/CYINIT}, {<const0> regfil_reg[2][0]_i_4/DI[3]}, {<const0> regfil_reg[2][0]_i_4/DI[2]}, {<const0> regfil_reg[2][0]_i_4/DI[1]}, {<const0> regfil_reg[2][0]_i_4/DI[0]}, {carry20_in[8] regfil_reg[2][0]_i_4/S[3]}, {regfil_reg_n_0_[3][7] regfil_reg[2][0]_i_4/S[2]}, {regfil_reg_n_0_[3][6] regfil_reg[2][0]_i_4/S[1]}, {regfil_reg_n_0_[3][5] regfil_reg[2][0]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X37Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][0]_i_5 - 
nets: {regfil_reg[2][0]_i_5_n_0 regfil_reg[2][0]_i_5/CO[3]}, { regfil_reg[2][0]_i_5/CO[2]}, { regfil_reg[2][0]_i_5/CO[1]}, { regfil_reg[2][0]_i_5/CO[0]}, {regfil_reg[2][0]_i_5_n_4 regfil_reg[2][0]_i_5/O[3]}, { regfil_reg[2][0]_i_5/O[2]}, { regfil_reg[2][0]_i_5/O[1]}, { regfil_reg[2][0]_i_5/O[0]}, {regfil_reg[2][0]_i_11_n_0 regfil_reg[2][0]_i_5/CI}, {<const0> regfil_reg[2][0]_i_5/CYINIT}, {carry20_in[8] regfil_reg[2][0]_i_5/DI[3]}, {regfil_reg_n_0_[3][7] regfil_reg[2][0]_i_5/DI[2]}, {regfil_reg_n_0_[3][6] regfil_reg[2][0]_i_5/DI[1]}, {regfil_reg_n_0_[3][5] regfil_reg[2][0]_i_5/DI[0]}, {regfil[2][0]_i_12_n_0 regfil_reg[2][0]_i_5/S[3]}, {regfil[2][0]_i_13_n_0 regfil_reg[2][0]_i_5/S[2]}, {regfil[2][0]_i_14_n_0 regfil_reg[2][0]_i_5/S[1]}, {regfil[2][0]_i_15_n_0 regfil_reg[2][0]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][0]_i_6 - 
nets: {regfil_reg[2][0]_i_6_n_0 regfil_reg[2][0]_i_6/CO[3]}, { regfil_reg[2][0]_i_6/CO[2]}, { regfil_reg[2][0]_i_6/CO[1]}, { regfil_reg[2][0]_i_6/CO[0]}, { regfil_reg[2][0]_i_6/O[3]}, { regfil_reg[2][0]_i_6/O[2]}, { regfil_reg[2][0]_i_6/O[1]}, { regfil_reg[2][0]_i_6/O[0]}, {<const0> regfil_reg[2][0]_i_6/CI}, {regfil_reg_n_0_[3][0] regfil_reg[2][0]_i_6/CYINIT}, {<const0> regfil_reg[2][0]_i_6/DI[3]}, {<const0> regfil_reg[2][0]_i_6/DI[2]}, {<const0> regfil_reg[2][0]_i_6/DI[1]}, {<const0> regfil_reg[2][0]_i_6/DI[0]}, {regfil_reg_n_0_[3][4] regfil_reg[2][0]_i_6/S[3]}, {regfil_reg_n_0_[3][3] regfil_reg[2][0]_i_6/S[2]}, {regfil_reg_n_0_[3][2] regfil_reg[2][0]_i_6/S[1]}, {regfil_reg_n_0_[3][1] regfil_reg[2][0]_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X37Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][1] - 
nets: {carry20_in[9] regfil_reg[2][1]/Q}, {clock regfil_reg[2][1]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][1]/CE}, {regfil[2][1]_i_1_n_0 regfil_reg[2][1]/D}, {<const0> regfil_reg[2][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][2] - 
nets: {carry20_in[10] regfil_reg[2][2]/Q}, {clock regfil_reg[2][2]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][2]/CE}, {regfil[2][2]_i_1_n_0 regfil_reg[2][2]/D}, {<const0> regfil_reg[2][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][3] - 
nets: {carry20_in[11] regfil_reg[2][3]/Q}, {clock regfil_reg[2][3]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][3]/CE}, {regfil[2][3]_i_1_n_0 regfil_reg[2][3]/D}, {<const0> regfil_reg[2][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][4] - 
nets: {carry20_in[12] regfil_reg[2][4]/Q}, {clock regfil_reg[2][4]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][4]/CE}, {regfil[2][4]_i_1_n_0 regfil_reg[2][4]/D}, {<const0> regfil_reg[2][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][4]_i_4 - 
nets: {regfil_reg[2][4]_i_4_n_0 regfil_reg[2][4]_i_4/CO[3]}, { regfil_reg[2][4]_i_4/CO[2]}, { regfil_reg[2][4]_i_4/CO[1]}, { regfil_reg[2][4]_i_4/CO[0]}, {regfil_reg[2][4]_i_4_n_4 regfil_reg[2][4]_i_4/O[3]}, {regfil_reg[2][4]_i_4_n_5 regfil_reg[2][4]_i_4/O[2]}, {regfil_reg[2][4]_i_4_n_6 regfil_reg[2][4]_i_4/O[1]}, {regfil_reg[2][4]_i_4_n_7 regfil_reg[2][4]_i_4/O[0]}, {regfil_reg[2][0]_i_4_n_0 regfil_reg[2][4]_i_4/CI}, {<const0> regfil_reg[2][4]_i_4/CYINIT}, {<const0> regfil_reg[2][4]_i_4/DI[3]}, {<const0> regfil_reg[2][4]_i_4/DI[2]}, {<const0> regfil_reg[2][4]_i_4/DI[1]}, {<const0> regfil_reg[2][4]_i_4/DI[0]}, {carry20_in[12] regfil_reg[2][4]_i_4/S[3]}, {carry20_in[11] regfil_reg[2][4]_i_4/S[2]}, {carry20_in[10] regfil_reg[2][4]_i_4/S[1]}, {carry20_in[9] regfil_reg[2][4]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X37Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][4]_i_5 - 
nets: {regfil_reg[2][4]_i_5_n_0 regfil_reg[2][4]_i_5/CO[3]}, { regfil_reg[2][4]_i_5/CO[2]}, { regfil_reg[2][4]_i_5/CO[1]}, { regfil_reg[2][4]_i_5/CO[0]}, {regfil_reg[2][4]_i_5_n_4 regfil_reg[2][4]_i_5/O[3]}, {regfil_reg[2][4]_i_5_n_5 regfil_reg[2][4]_i_5/O[2]}, {regfil_reg[2][4]_i_5_n_6 regfil_reg[2][4]_i_5/O[1]}, {regfil_reg[2][4]_i_5_n_7 regfil_reg[2][4]_i_5/O[0]}, {regfil_reg[2][0]_i_5_n_0 regfil_reg[2][4]_i_5/CI}, {<const0> regfil_reg[2][4]_i_5/CYINIT}, {carry20_in[12] regfil_reg[2][4]_i_5/DI[3]}, {carry20_in[11] regfil_reg[2][4]_i_5/DI[2]}, {carry20_in[10] regfil_reg[2][4]_i_5/DI[1]}, {carry20_in[9] regfil_reg[2][4]_i_5/DI[0]}, {regfil[2][4]_i_10_n_0 regfil_reg[2][4]_i_5/S[3]}, {regfil[2][4]_i_11_n_0 regfil_reg[2][4]_i_5/S[2]}, {regfil[2][4]_i_12_n_0 regfil_reg[2][4]_i_5/S[1]}, {regfil[2][4]_i_13_n_0 regfil_reg[2][4]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][5] - 
nets: {carry20_in[13] regfil_reg[2][5]/Q}, {clock regfil_reg[2][5]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][5]/CE}, {regfil[2][5]_i_1_n_0 regfil_reg[2][5]/D}, {<const0> regfil_reg[2][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][6] - 
nets: {carry20_in[14] regfil_reg[2][6]/Q}, {clock regfil_reg[2][6]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][6]/CE}, {regfil[2][6]_i_1_n_0 regfil_reg[2][6]/D}, {<const0> regfil_reg[2][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][7] - 
nets: {carry20_in[15] regfil_reg[2][7]/Q}, {clock regfil_reg[2][7]/C}, {regfil[2][7]_i_1_n_0 regfil_reg[2][7]/CE}, {regfil[2][7]_i_2_n_0 regfil_reg[2][7]/D}, {<const0> regfil_reg[2][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[2][7]_i_10 - 
nets: { regfil_reg[2][7]_i_10/CO[3]}, { regfil_reg[2][7]_i_10/CO[2]}, { regfil_reg[2][7]_i_10/CO[1]}, { regfil_reg[2][7]_i_10/CO[0]}, { regfil_reg[2][7]_i_10/O[3]}, {regfil_reg[2][7]_i_10_n_5 regfil_reg[2][7]_i_10/O[2]}, {regfil_reg[2][7]_i_10_n_6 regfil_reg[2][7]_i_10/O[1]}, {regfil_reg[2][7]_i_10_n_7 regfil_reg[2][7]_i_10/O[0]}, {regfil_reg[2][4]_i_5_n_0 regfil_reg[2][7]_i_10/CI}, {<const0> regfil_reg[2][7]_i_10/CYINIT}, {<const0> regfil_reg[2][7]_i_10/DI[3]}, {<const0> regfil_reg[2][7]_i_10/DI[2]}, {carry20_in[14] regfil_reg[2][7]_i_10/DI[1]}, {carry20_in[13] regfil_reg[2][7]_i_10/DI[0]}, {<const0> regfil_reg[2][7]_i_10/S[3]}, {regfil[2][7]_i_14_n_0 regfil_reg[2][7]_i_10/S[2]}, {regfil[2][7]_i_15_n_0 regfil_reg[2][7]_i_10/S[1]}, {regfil[2][7]_i_16_n_0 regfil_reg[2][7]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[2][7]_i_9 - 
nets: { regfil_reg[2][7]_i_9/CO[3]}, { regfil_reg[2][7]_i_9/CO[2]}, { regfil_reg[2][7]_i_9/CO[1]}, { regfil_reg[2][7]_i_9/CO[0]}, { regfil_reg[2][7]_i_9/O[3]}, {regfil_reg[2][7]_i_9_n_5 regfil_reg[2][7]_i_9/O[2]}, {regfil_reg[2][7]_i_9_n_6 regfil_reg[2][7]_i_9/O[1]}, {regfil_reg[2][7]_i_9_n_7 regfil_reg[2][7]_i_9/O[0]}, {regfil_reg[2][4]_i_4_n_0 regfil_reg[2][7]_i_9/CI}, {<const0> regfil_reg[2][7]_i_9/CYINIT}, {<const0> regfil_reg[2][7]_i_9/DI[3]}, {<const0> regfil_reg[2][7]_i_9/DI[2]}, {<const0> regfil_reg[2][7]_i_9/DI[1]}, {<const0> regfil_reg[2][7]_i_9/DI[0]}, {<const0> regfil_reg[2][7]_i_9/S[3]}, {carry20_in[15] regfil_reg[2][7]_i_9/S[2]}, {carry20_in[14] regfil_reg[2][7]_i_9/S[1]}, {carry20_in[13] regfil_reg[2][7]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X37Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[3][0] - 
nets: {regfil_reg_n_0_[3][0] regfil_reg[3][0]/Q}, {clock regfil_reg[3][0]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][0]/CE}, {regfil[3][0]_i_1_n_0 regfil_reg[3][0]/D}, {<const0> regfil_reg[3][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][1] - 
nets: {regfil_reg_n_0_[3][1] regfil_reg[3][1]/Q}, {clock regfil_reg[3][1]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][1]/CE}, {regfil[3][1]_i_1_n_0 regfil_reg[3][1]/D}, {<const0> regfil_reg[3][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][2] - 
nets: {regfil_reg_n_0_[3][2] regfil_reg[3][2]/Q}, {clock regfil_reg[3][2]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][2]/CE}, {regfil[3][2]_i_1_n_0 regfil_reg[3][2]/D}, {<const0> regfil_reg[3][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][3] - 
nets: {regfil_reg_n_0_[3][3] regfil_reg[3][3]/Q}, {clock regfil_reg[3][3]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][3]/CE}, {regfil[3][3]_i_1_n_0 regfil_reg[3][3]/D}, {<const0> regfil_reg[3][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][4] - 
nets: {regfil_reg_n_0_[3][4] regfil_reg[3][4]/Q}, {clock regfil_reg[3][4]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][4]/CE}, {regfil[3][4]_i_1_n_0 regfil_reg[3][4]/D}, {<const0> regfil_reg[3][4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][4]_i_4 - 
nets: {regfil_reg[3][4]_i_4_n_0 regfil_reg[3][4]_i_4/CO[3]}, { regfil_reg[3][4]_i_4/CO[2]}, { regfil_reg[3][4]_i_4/CO[1]}, { regfil_reg[3][4]_i_4/CO[0]}, {regfil1_in[4] regfil_reg[3][4]_i_4/O[3]}, {regfil1_in[3] regfil_reg[3][4]_i_4/O[2]}, {regfil1_in[2] regfil_reg[3][4]_i_4/O[1]}, {regfil1_in[1] regfil_reg[3][4]_i_4/O[0]}, {<const0> regfil_reg[3][4]_i_4/CI}, {regfil_reg_n_0_[3][0] regfil_reg[3][4]_i_4/CYINIT}, {regfil_reg_n_0_[3][3] regfil_reg[3][4]_i_4/DI[3]}, {regfil_reg_n_0_[3][2] regfil_reg[3][4]_i_4/DI[2]}, {regfil_reg_n_0_[3][1] regfil_reg[3][4]_i_4/DI[1]}, {regfil[3][4]_i_5_n_0 regfil_reg[3][4]_i_4/DI[0]}, {regfil[3][4]_i_6_n_0 regfil_reg[3][4]_i_4/S[3]}, {regfil[3][4]_i_7_n_0 regfil_reg[3][4]_i_4/S[2]}, {regfil[3][4]_i_8_n_0 regfil_reg[3][4]_i_4/S[1]}, {regfil[3][4]_i_9_n_0 regfil_reg[3][4]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X37Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[3][5] - 
nets: {regfil_reg_n_0_[3][5] regfil_reg[3][5]/Q}, {clock regfil_reg[3][5]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][5]/CE}, {regfil[3][5]_i_1_n_0 regfil_reg[3][5]/D}, {<const0> regfil_reg[3][5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][6] - 
nets: {regfil_reg_n_0_[3][6] regfil_reg[3][6]/Q}, {clock regfil_reg[3][6]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][6]/CE}, {regfil[3][6]_i_1_n_0 regfil_reg[3][6]/D}, {<const0> regfil_reg[3][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][7] - 
nets: {regfil_reg_n_0_[3][7] regfil_reg[3][7]/Q}, {clock regfil_reg[3][7]/C}, {regfil[3][7]_i_1_n_0 regfil_reg[3][7]/CE}, {regfil[3][7]_i_2_n_0 regfil_reg[3][7]/D}, {<const0> regfil_reg[3][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[3][7]_i_12 - 
nets: { regfil_reg[3][7]_i_12/CO[3]}, { regfil_reg[3][7]_i_12/CO[2]}, { regfil_reg[3][7]_i_12/CO[1]}, { regfil_reg[3][7]_i_12/CO[0]}, { regfil_reg[3][7]_i_12/O[3]}, {regfil1_in[7] regfil_reg[3][7]_i_12/O[2]}, {regfil1_in[6] regfil_reg[3][7]_i_12/O[1]}, {regfil1_in[5] regfil_reg[3][7]_i_12/O[0]}, {regfil_reg[3][4]_i_4_n_0 regfil_reg[3][7]_i_12/CI}, {<const0> regfil_reg[3][7]_i_12/CYINIT}, {<const0> regfil_reg[3][7]_i_12/DI[3]}, {<const0> regfil_reg[3][7]_i_12/DI[2]}, {regfil_reg_n_0_[3][5] regfil_reg[3][7]_i_12/DI[1]}, {regfil_reg_n_0_[3][4] regfil_reg[3][7]_i_12/DI[0]}, {<const0> regfil_reg[3][7]_i_12/S[3]}, {regfil[3][7]_i_13_n_0 regfil_reg[3][7]_i_12/S[2]}, {regfil[3][7]_i_14_n_0 regfil_reg[3][7]_i_12/S[1]}, {regfil[3][7]_i_15_n_0 regfil_reg[3][7]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X37Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][0] - 
nets: {carry3[8] regfil_reg[4][0]/Q}, {clock regfil_reg[4][0]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][0]/CE}, {regfil[4][0]_i_1_n_0 regfil_reg[4][0]/D}, {<const0> regfil_reg[4][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][0]_i_12 - 
nets: {regfil_reg[4][0]_i_12_n_0 regfil_reg[4][0]_i_12/CO[3]}, { regfil_reg[4][0]_i_12/CO[2]}, { regfil_reg[4][0]_i_12/CO[1]}, { regfil_reg[4][0]_i_12/CO[0]}, { regfil_reg[4][0]_i_12/O[3]}, { regfil_reg[4][0]_i_12/O[2]}, { regfil_reg[4][0]_i_12/O[1]}, { regfil_reg[4][0]_i_12/O[0]}, {<const0> regfil_reg[4][0]_i_12/CI}, {regfil_reg_n_0_[5][0] regfil_reg[4][0]_i_12/CYINIT}, {<const0> regfil_reg[4][0]_i_12/DI[3]}, {<const0> regfil_reg[4][0]_i_12/DI[2]}, {<const0> regfil_reg[4][0]_i_12/DI[1]}, {<const0> regfil_reg[4][0]_i_12/DI[0]}, {regfil_reg_n_0_[5][4] regfil_reg[4][0]_i_12/S[3]}, {regfil_reg_n_0_[5][3] regfil_reg[4][0]_i_12/S[2]}, {regfil_reg_n_0_[5][2] regfil_reg[4][0]_i_12/S[1]}, {regfil_reg_n_0_[5][1] regfil_reg[4][0]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X41Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][0]_i_4 - 
nets: {regfil_reg[4][0]_i_4_n_0 regfil_reg[4][0]_i_4/CO[3]}, { regfil_reg[4][0]_i_4/CO[2]}, { regfil_reg[4][0]_i_4/CO[1]}, { regfil_reg[4][0]_i_4/CO[0]}, {data5[0] regfil_reg[4][0]_i_4/O[3]}, { regfil_reg[4][0]_i_4/O[2]}, { regfil_reg[4][0]_i_4/O[1]}, { regfil_reg[4][0]_i_4/O[0]}, {regfil_reg[4][0]_i_7_n_0 regfil_reg[4][0]_i_4/CI}, {<const0> regfil_reg[4][0]_i_4/CYINIT}, {carry3[8] regfil_reg[4][0]_i_4/DI[3]}, {regfil_reg_n_0_[5][7] regfil_reg[4][0]_i_4/DI[2]}, {regfil_reg_n_0_[5][6] regfil_reg[4][0]_i_4/DI[1]}, {regfil_reg_n_0_[5][5] regfil_reg[4][0]_i_4/DI[0]}, {regfil[4][0]_i_8_n_0 regfil_reg[4][0]_i_4/S[3]}, {regfil[4][0]_i_9_n_0 regfil_reg[4][0]_i_4/S[2]}, {regfil[4][0]_i_10_n_0 regfil_reg[4][0]_i_4/S[1]}, {regfil[4][0]_i_11_n_0 regfil_reg[4][0]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y103, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][0]_i_5 - 
nets: {regfil_reg[4][0]_i_5_n_0 regfil_reg[4][0]_i_5/CO[3]}, { regfil_reg[4][0]_i_5/CO[2]}, { regfil_reg[4][0]_i_5/CO[1]}, { regfil_reg[4][0]_i_5/CO[0]}, {data4[0] regfil_reg[4][0]_i_5/O[3]}, { regfil_reg[4][0]_i_5/O[2]}, { regfil_reg[4][0]_i_5/O[1]}, { regfil_reg[4][0]_i_5/O[0]}, {regfil_reg[4][0]_i_12_n_0 regfil_reg[4][0]_i_5/CI}, {<const0> regfil_reg[4][0]_i_5/CYINIT}, {<const0> regfil_reg[4][0]_i_5/DI[3]}, {<const0> regfil_reg[4][0]_i_5/DI[2]}, {<const0> regfil_reg[4][0]_i_5/DI[1]}, {<const0> regfil_reg[4][0]_i_5/DI[0]}, {carry3[8] regfil_reg[4][0]_i_5/S[3]}, {regfil_reg_n_0_[5][7] regfil_reg[4][0]_i_5/S[2]}, {regfil_reg_n_0_[5][6] regfil_reg[4][0]_i_5/S[1]}, {regfil_reg_n_0_[5][5] regfil_reg[4][0]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X41Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][0]_i_7 - 
nets: {regfil_reg[4][0]_i_7_n_0 regfil_reg[4][0]_i_7/CO[3]}, { regfil_reg[4][0]_i_7/CO[2]}, { regfil_reg[4][0]_i_7/CO[1]}, { regfil_reg[4][0]_i_7/CO[0]}, { regfil_reg[4][0]_i_7/O[3]}, { regfil_reg[4][0]_i_7/O[2]}, { regfil_reg[4][0]_i_7/O[1]}, { regfil_reg[4][0]_i_7/O[0]}, {<const0> regfil_reg[4][0]_i_7/CI}, {regfil_reg_n_0_[5][0] regfil_reg[4][0]_i_7/CYINIT}, {regfil_reg_n_0_[5][4] regfil_reg[4][0]_i_7/DI[3]}, {regfil_reg_n_0_[5][3] regfil_reg[4][0]_i_7/DI[2]}, {regfil_reg_n_0_[5][2] regfil_reg[4][0]_i_7/DI[1]}, {regfil_reg_n_0_[5][1] regfil_reg[4][0]_i_7/DI[0]}, {regfil[4][0]_i_17_n_0 regfil_reg[4][0]_i_7/S[3]}, {regfil[4][0]_i_18_n_0 regfil_reg[4][0]_i_7/S[2]}, {regfil[4][0]_i_19_n_0 regfil_reg[4][0]_i_7/S[1]}, {regfil[4][0]_i_20_n_0 regfil_reg[4][0]_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y102, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][1] - 
nets: {carry3[9] regfil_reg[4][1]/Q}, {clock regfil_reg[4][1]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][1]/CE}, {regfil[4][1]_i_1_n_0 regfil_reg[4][1]/D}, {<const0> regfil_reg[4][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][2] - 
nets: {carry3[10] regfil_reg[4][2]/Q}, {clock regfil_reg[4][2]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][2]/CE}, {regfil[4][2]_i_1_n_0 regfil_reg[4][2]/D}, {<const0> regfil_reg[4][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][3] - 
nets: {carry3[11] regfil_reg[4][3]/Q}, {clock regfil_reg[4][3]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][3]/CE}, {regfil[4][3]_i_1_n_0 regfil_reg[4][3]/D}, {<const0> regfil_reg[4][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][3]_i_5 - 
nets: {regfil_reg[4][3]_i_5_n_0 regfil_reg[4][3]_i_5/CO[3]}, { regfil_reg[4][3]_i_5/CO[2]}, { regfil_reg[4][3]_i_5/CO[1]}, { regfil_reg[4][3]_i_5/CO[0]}, {data3[3] regfil_reg[4][3]_i_5/O[3]}, {data3[2] regfil_reg[4][3]_i_5/O[2]}, {data3[1] regfil_reg[4][3]_i_5/O[1]}, {data3[0] regfil_reg[4][3]_i_5/O[0]}, {regfil_reg[5][6]_i_7_n_0 regfil_reg[4][3]_i_5/CI}, {<const0> regfil_reg[4][3]_i_5/CYINIT}, {carry3[11] regfil_reg[4][3]_i_5/DI[3]}, {carry3[10] regfil_reg[4][3]_i_5/DI[2]}, {carry3[9] regfil_reg[4][3]_i_5/DI[1]}, {carry3[8] regfil_reg[4][3]_i_5/DI[0]}, {regfil[4][3]_i_8_n_0 regfil_reg[4][3]_i_5/S[3]}, {regfil[4][3]_i_9_n_0 regfil_reg[4][3]_i_5/S[2]}, {regfil[4][3]_i_10_n_0 regfil_reg[4][3]_i_5/S[1]}, {regfil[4][3]_i_11_n_0 regfil_reg[4][3]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X43Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][3]_i_6 - 
nets: {regfil_reg[4][3]_i_6_n_0 regfil_reg[4][3]_i_6/CO[3]}, { regfil_reg[4][3]_i_6/CO[2]}, { regfil_reg[4][3]_i_6/CO[1]}, { regfil_reg[4][3]_i_6/CO[0]}, {regfil_reg[4][3]_i_6_n_4 regfil_reg[4][3]_i_6/O[3]}, {regfil_reg[4][3]_i_6_n_5 regfil_reg[4][3]_i_6/O[2]}, {regfil_reg[4][3]_i_6_n_6 regfil_reg[4][3]_i_6/O[1]}, {regfil_reg[4][3]_i_6_n_7 regfil_reg[4][3]_i_6/O[0]}, {regfil_reg[5][6]_i_8_n_0 regfil_reg[4][3]_i_6/CI}, {<const0> regfil_reg[4][3]_i_6/CYINIT}, {carry3[11] regfil_reg[4][3]_i_6/DI[3]}, {carry3[10] regfil_reg[4][3]_i_6/DI[2]}, {carry3[9] regfil_reg[4][3]_i_6/DI[1]}, {carry3[8] regfil_reg[4][3]_i_6/DI[0]}, {regfil[4][3]_i_12_n_0 regfil_reg[4][3]_i_6/S[3]}, {regfil[4][3]_i_13_n_0 regfil_reg[4][3]_i_6/S[2]}, {regfil[4][3]_i_14_n_0 regfil_reg[4][3]_i_6/S[1]}, {regfil[4][3]_i_15_n_0 regfil_reg[4][3]_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][3]_i_7 - 
nets: {regfil_reg[4][3]_i_7_n_0 regfil_reg[4][3]_i_7/CO[3]}, { regfil_reg[4][3]_i_7/CO[2]}, { regfil_reg[4][3]_i_7/CO[1]}, { regfil_reg[4][3]_i_7/CO[0]}, {regfil_reg[4][3]_i_7_n_4 regfil_reg[4][3]_i_7/O[3]}, {regfil_reg[4][3]_i_7_n_5 regfil_reg[4][3]_i_7/O[2]}, {regfil_reg[4][3]_i_7_n_6 regfil_reg[4][3]_i_7/O[1]}, {regfil_reg[4][3]_i_7_n_7 regfil_reg[4][3]_i_7/O[0]}, {regfil_reg[5][6]_i_9_n_0 regfil_reg[4][3]_i_7/CI}, {<const0> regfil_reg[4][3]_i_7/CYINIT}, {carry3[11] regfil_reg[4][3]_i_7/DI[3]}, {carry3[10] regfil_reg[4][3]_i_7/DI[2]}, {carry3[9] regfil_reg[4][3]_i_7/DI[1]}, {carry3[8] regfil_reg[4][3]_i_7/DI[0]}, {regfil[4][3]_i_16_n_0 regfil_reg[4][3]_i_7/S[3]}, {regfil[4][3]_i_17_n_0 regfil_reg[4][3]_i_7/S[2]}, {regfil[4][3]_i_18_n_0 regfil_reg[4][3]_i_7/S[1]}, {regfil[4][3]_i_19_n_0 regfil_reg[4][3]_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][4] - 
nets: {carry3[12] regfil_reg[4][4]/Q}, {clock regfil_reg[4][4]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][4]/CE}, {regfil[4][4]_i_1_n_0 regfil_reg[4][4]/D}, {<const0> regfil_reg[4][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][4]_i_4 - 
nets: {regfil_reg[4][4]_i_4_n_0 regfil_reg[4][4]_i_4/CO[3]}, { regfil_reg[4][4]_i_4/CO[2]}, { regfil_reg[4][4]_i_4/CO[1]}, { regfil_reg[4][4]_i_4/CO[0]}, {data5[4] regfil_reg[4][4]_i_4/O[3]}, {data5[3] regfil_reg[4][4]_i_4/O[2]}, {data5[2] regfil_reg[4][4]_i_4/O[1]}, {data5[1] regfil_reg[4][4]_i_4/O[0]}, {regfil_reg[4][0]_i_4_n_0 regfil_reg[4][4]_i_4/CI}, {<const0> regfil_reg[4][4]_i_4/CYINIT}, {carry3[12] regfil_reg[4][4]_i_4/DI[3]}, {carry3[11] regfil_reg[4][4]_i_4/DI[2]}, {carry3[10] regfil_reg[4][4]_i_4/DI[1]}, {carry3[9] regfil_reg[4][4]_i_4/DI[0]}, {regfil[4][4]_i_7_n_0 regfil_reg[4][4]_i_4/S[3]}, {regfil[4][4]_i_8_n_0 regfil_reg[4][4]_i_4/S[2]}, {regfil[4][4]_i_9_n_0 regfil_reg[4][4]_i_4/S[1]}, {regfil[4][4]_i_10_n_0 regfil_reg[4][4]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y104, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][4]_i_5 - 
nets: {regfil_reg[4][4]_i_5_n_0 regfil_reg[4][4]_i_5/CO[3]}, { regfil_reg[4][4]_i_5/CO[2]}, { regfil_reg[4][4]_i_5/CO[1]}, { regfil_reg[4][4]_i_5/CO[0]}, {data4[4] regfil_reg[4][4]_i_5/O[3]}, {data4[3] regfil_reg[4][4]_i_5/O[2]}, {data4[2] regfil_reg[4][4]_i_5/O[1]}, {data4[1] regfil_reg[4][4]_i_5/O[0]}, {regfil_reg[4][0]_i_5_n_0 regfil_reg[4][4]_i_5/CI}, {<const0> regfil_reg[4][4]_i_5/CYINIT}, {<const0> regfil_reg[4][4]_i_5/DI[3]}, {<const0> regfil_reg[4][4]_i_5/DI[2]}, {<const0> regfil_reg[4][4]_i_5/DI[1]}, {<const0> regfil_reg[4][4]_i_5/DI[0]}, {carry3[12] regfil_reg[4][4]_i_5/S[3]}, {carry3[11] regfil_reg[4][4]_i_5/S[2]}, {carry3[10] regfil_reg[4][4]_i_5/S[1]}, {carry3[9] regfil_reg[4][4]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X41Y103, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][5] - 
nets: {carry3[13] regfil_reg[4][5]/Q}, {clock regfil_reg[4][5]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][5]/CE}, {regfil[4][5]_i_1_n_0 regfil_reg[4][5]/D}, {<const0> regfil_reg[4][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][6] - 
nets: {carry3[14] regfil_reg[4][6]/Q}, {clock regfil_reg[4][6]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][6]/CE}, {regfil[4][6]_i_1_n_0 regfil_reg[4][6]/D}, {<const0> regfil_reg[4][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][7] - 
nets: {carry3[15] regfil_reg[4][7]/Q}, {clock regfil_reg[4][7]/C}, {regfil[4][7]_i_1_n_0 regfil_reg[4][7]/CE}, {regfil[4][7]_i_2_n_0 regfil_reg[4][7]/D}, {<const0> regfil_reg[4][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[4][7]_i_10 - 
nets: { regfil_reg[4][7]_i_10/CO[3]}, { regfil_reg[4][7]_i_10/CO[2]}, { regfil_reg[4][7]_i_10/CO[1]}, { regfil_reg[4][7]_i_10/CO[0]}, { regfil_reg[4][7]_i_10/O[3]}, {data4[7] regfil_reg[4][7]_i_10/O[2]}, {data4[6] regfil_reg[4][7]_i_10/O[1]}, {data4[5] regfil_reg[4][7]_i_10/O[0]}, {regfil_reg[4][4]_i_5_n_0 regfil_reg[4][7]_i_10/CI}, {<const0> regfil_reg[4][7]_i_10/CYINIT}, {<const0> regfil_reg[4][7]_i_10/DI[3]}, {<const0> regfil_reg[4][7]_i_10/DI[2]}, {<const0> regfil_reg[4][7]_i_10/DI[1]}, {<const0> regfil_reg[4][7]_i_10/DI[0]}, {<const0> regfil_reg[4][7]_i_10/S[3]}, {carry3[15] regfil_reg[4][7]_i_10/S[2]}, {carry3[14] regfil_reg[4][7]_i_10/S[1]}, {carry3[13] regfil_reg[4][7]_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X41Y104, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][7]_i_18 - 
nets: {regfil_reg[4][7]_i_18_n_0 regfil_reg[4][7]_i_18/CO[3]}, { regfil_reg[4][7]_i_18/CO[2]}, { regfil_reg[4][7]_i_18/CO[1]}, { regfil_reg[4][7]_i_18/CO[0]}, {data3[7] regfil_reg[4][7]_i_18/O[3]}, {data3[6] regfil_reg[4][7]_i_18/O[2]}, {data3[5] regfil_reg[4][7]_i_18/O[1]}, {data3[4] regfil_reg[4][7]_i_18/O[0]}, {regfil_reg[4][3]_i_5_n_0 regfil_reg[4][7]_i_18/CI}, {<const0> regfil_reg[4][7]_i_18/CYINIT}, {carry3[15] regfil_reg[4][7]_i_18/DI[3]}, {carry3[14] regfil_reg[4][7]_i_18/DI[2]}, {carry3[13] regfil_reg[4][7]_i_18/DI[1]}, {carry3[12] regfil_reg[4][7]_i_18/DI[0]}, {regfil[4][7]_i_21_n_0 regfil_reg[4][7]_i_18/S[3]}, {regfil[4][7]_i_22_n_0 regfil_reg[4][7]_i_18/S[2]}, {regfil[4][7]_i_23_n_0 regfil_reg[4][7]_i_18/S[1]}, {regfil[4][7]_i_24_n_0 regfil_reg[4][7]_i_18/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X43Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][7]_i_19 - 
nets: {regfil_reg[4][7]_i_19_n_0 regfil_reg[4][7]_i_19/CO[3]}, { regfil_reg[4][7]_i_19/CO[2]}, { regfil_reg[4][7]_i_19/CO[1]}, { regfil_reg[4][7]_i_19/CO[0]}, {regfil_reg[4][7]_i_19_n_4 regfil_reg[4][7]_i_19/O[3]}, {regfil_reg[4][7]_i_19_n_5 regfil_reg[4][7]_i_19/O[2]}, {regfil_reg[4][7]_i_19_n_6 regfil_reg[4][7]_i_19/O[1]}, {regfil_reg[4][7]_i_19_n_7 regfil_reg[4][7]_i_19/O[0]}, {regfil_reg[4][3]_i_6_n_0 regfil_reg[4][7]_i_19/CI}, {<const0> regfil_reg[4][7]_i_19/CYINIT}, {carry3[15] regfil_reg[4][7]_i_19/DI[3]}, {carry3[14] regfil_reg[4][7]_i_19/DI[2]}, {carry3[13] regfil_reg[4][7]_i_19/DI[1]}, {carry3[12] regfil_reg[4][7]_i_19/DI[0]}, {regfil[4][7]_i_25_n_0 regfil_reg[4][7]_i_19/S[3]}, {regfil[4][7]_i_26_n_0 regfil_reg[4][7]_i_19/S[2]}, {regfil[4][7]_i_27_n_0 regfil_reg[4][7]_i_19/S[1]}, {regfil[4][7]_i_28_n_0 regfil_reg[4][7]_i_19/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y101, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][7]_i_20 - 
nets: {regfil_reg[4][7]_i_20_n_0 regfil_reg[4][7]_i_20/CO[3]}, { regfil_reg[4][7]_i_20/CO[2]}, { regfil_reg[4][7]_i_20/CO[1]}, { regfil_reg[4][7]_i_20/CO[0]}, {regfil_reg[4][7]_i_20_n_4 regfil_reg[4][7]_i_20/O[3]}, {regfil_reg[4][7]_i_20_n_5 regfil_reg[4][7]_i_20/O[2]}, {regfil_reg[4][7]_i_20_n_6 regfil_reg[4][7]_i_20/O[1]}, {regfil_reg[4][7]_i_20_n_7 regfil_reg[4][7]_i_20/O[0]}, {regfil_reg[4][3]_i_7_n_0 regfil_reg[4][7]_i_20/CI}, {<const0> regfil_reg[4][7]_i_20/CYINIT}, {carry3[15] regfil_reg[4][7]_i_20/DI[3]}, {carry3[14] regfil_reg[4][7]_i_20/DI[2]}, {carry3[13] regfil_reg[4][7]_i_20/DI[1]}, {carry3[12] regfil_reg[4][7]_i_20/DI[0]}, {regfil[4][7]_i_29_n_0 regfil_reg[4][7]_i_20/S[3]}, {regfil[4][7]_i_30_n_0 regfil_reg[4][7]_i_20/S[2]}, {regfil[4][7]_i_31_n_0 regfil_reg[4][7]_i_20/S[1]}, {regfil[4][7]_i_32_n_0 regfil_reg[4][7]_i_20/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y100, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[4][7]_i_9 - 
nets: { regfil_reg[4][7]_i_9/CO[3]}, { regfil_reg[4][7]_i_9/CO[2]}, { regfil_reg[4][7]_i_9/CO[1]}, { regfil_reg[4][7]_i_9/CO[0]}, { regfil_reg[4][7]_i_9/O[3]}, {data5[7] regfil_reg[4][7]_i_9/O[2]}, {data5[6] regfil_reg[4][7]_i_9/O[1]}, {data5[5] regfil_reg[4][7]_i_9/O[0]}, {regfil_reg[4][4]_i_4_n_0 regfil_reg[4][7]_i_9/CI}, {<const0> regfil_reg[4][7]_i_9/CYINIT}, {<const0> regfil_reg[4][7]_i_9/DI[3]}, {<const0> regfil_reg[4][7]_i_9/DI[2]}, {carry3[14] regfil_reg[4][7]_i_9/DI[1]}, {carry3[13] regfil_reg[4][7]_i_9/DI[0]}, {<const0> regfil_reg[4][7]_i_9/S[3]}, {regfil[4][7]_i_12_n_0 regfil_reg[4][7]_i_9/S[2]}, {regfil[4][7]_i_13_n_0 regfil_reg[4][7]_i_9/S[1]}, {regfil[4][7]_i_14_n_0 regfil_reg[4][7]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y105, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][0] - 
nets: {regfil_reg_n_0_[5][0] regfil_reg[5][0]/Q}, {clock regfil_reg[5][0]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][0]/CE}, {regfil[5][0]_i_1_n_0 regfil_reg[5][0]/D}, {<const0> regfil_reg[5][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][1] - 
nets: {regfil_reg_n_0_[5][1] regfil_reg[5][1]/Q}, {clock regfil_reg[5][1]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][1]/CE}, {regfil[5][1]_i_1_n_0 regfil_reg[5][1]/D}, {<const0> regfil_reg[5][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][2] - 
nets: {regfil_reg_n_0_[5][2] regfil_reg[5][2]/Q}, {clock regfil_reg[5][2]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][2]/CE}, {regfil[5][2]_i_1_n_0 regfil_reg[5][2]/D}, {<const0> regfil_reg[5][2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][3] - 
nets: {regfil_reg_n_0_[5][3] regfil_reg[5][3]/Q}, {clock regfil_reg[5][3]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][3]/CE}, {regfil[5][3]_i_1_n_0 regfil_reg[5][3]/D}, {<const0> regfil_reg[5][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][3]_i_6 - 
nets: {regfil_reg[5][3]_i_6_n_0 regfil_reg[5][3]_i_6/CO[3]}, { regfil_reg[5][3]_i_6/CO[2]}, { regfil_reg[5][3]_i_6/CO[1]}, { regfil_reg[5][3]_i_6/CO[0]}, {regfil_reg[5][3]_i_6_n_4 regfil_reg[5][3]_i_6/O[3]}, {regfil_reg[5][3]_i_6_n_5 regfil_reg[5][3]_i_6/O[2]}, {regfil_reg[5][3]_i_6_n_6 regfil_reg[5][3]_i_6/O[1]}, {regfil_reg[5][3]_i_6_n_7 regfil_reg[5][3]_i_6/O[0]}, {<const0> regfil_reg[5][3]_i_6/CI}, {<const0> regfil_reg[5][3]_i_6/CYINIT}, {regfil_reg_n_0_[5][3] regfil_reg[5][3]_i_6/DI[3]}, {regfil_reg_n_0_[5][2] regfil_reg[5][3]_i_6/DI[2]}, {regfil_reg_n_0_[5][1] regfil_reg[5][3]_i_6/DI[1]}, {regfil_reg_n_0_[5][0] regfil_reg[5][3]_i_6/DI[0]}, {regfil[5][3]_i_9_n_0 regfil_reg[5][3]_i_6/S[3]}, {regfil[5][3]_i_10_n_0 regfil_reg[5][3]_i_6/S[2]}, {regfil[5][3]_i_11_n_0 regfil_reg[5][3]_i_6/S[1]}, {regfil[5][3]_i_12_n_0 regfil_reg[5][3]_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X43Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][3]_i_7 - 
nets: {regfil_reg[5][3]_i_7_n_0 regfil_reg[5][3]_i_7/CO[3]}, { regfil_reg[5][3]_i_7/CO[2]}, { regfil_reg[5][3]_i_7/CO[1]}, { regfil_reg[5][3]_i_7/CO[0]}, {regfil_reg[5][3]_i_7_n_4 regfil_reg[5][3]_i_7/O[3]}, {regfil_reg[5][3]_i_7_n_5 regfil_reg[5][3]_i_7/O[2]}, {regfil_reg[5][3]_i_7_n_6 regfil_reg[5][3]_i_7/O[1]}, {regfil_reg[5][3]_i_7_n_7 regfil_reg[5][3]_i_7/O[0]}, {<const0> regfil_reg[5][3]_i_7/CI}, {<const0> regfil_reg[5][3]_i_7/CYINIT}, {regfil_reg_n_0_[5][3] regfil_reg[5][3]_i_7/DI[3]}, {regfil_reg_n_0_[5][2] regfil_reg[5][3]_i_7/DI[2]}, {regfil_reg_n_0_[5][1] regfil_reg[5][3]_i_7/DI[1]}, {regfil_reg_n_0_[5][0] regfil_reg[5][3]_i_7/DI[0]}, {regfil[5][3]_i_13_n_0 regfil_reg[5][3]_i_7/S[3]}, {regfil[5][3]_i_14_n_0 regfil_reg[5][3]_i_7/S[2]}, {regfil[5][3]_i_15_n_0 regfil_reg[5][3]_i_7/S[1]}, {regfil[5][3]_i_16_n_0 regfil_reg[5][3]_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][3]_i_8 - 
nets: {regfil_reg[5][3]_i_8_n_0 regfil_reg[5][3]_i_8/CO[3]}, { regfil_reg[5][3]_i_8/CO[2]}, { regfil_reg[5][3]_i_8/CO[1]}, { regfil_reg[5][3]_i_8/CO[0]}, {regfil_reg[5][3]_i_8_n_4 regfil_reg[5][3]_i_8/O[3]}, {regfil_reg[5][3]_i_8_n_5 regfil_reg[5][3]_i_8/O[2]}, {regfil_reg[5][3]_i_8_n_6 regfil_reg[5][3]_i_8/O[1]}, {regfil_reg[5][3]_i_8_n_7 regfil_reg[5][3]_i_8/O[0]}, {<const0> regfil_reg[5][3]_i_8/CI}, {<const0> regfil_reg[5][3]_i_8/CYINIT}, {regfil_reg_n_0_[5][3] regfil_reg[5][3]_i_8/DI[3]}, {regfil_reg_n_0_[5][2] regfil_reg[5][3]_i_8/DI[2]}, {regfil_reg_n_0_[5][1] regfil_reg[5][3]_i_8/DI[1]}, {regfil_reg_n_0_[5][0] regfil_reg[5][3]_i_8/DI[0]}, {regfil[5][3]_i_17_n_0 regfil_reg[5][3]_i_8/S[3]}, {regfil[5][3]_i_18_n_0 regfil_reg[5][3]_i_8/S[2]}, {regfil[5][3]_i_19_n_0 regfil_reg[5][3]_i_8/S[1]}, {regfil[5][3]_i_20_n_0 regfil_reg[5][3]_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][4] - 
nets: {regfil_reg_n_0_[5][4] regfil_reg[5][4]/Q}, {clock regfil_reg[5][4]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][4]/CE}, {regfil[5][4]_i_1_n_0 regfil_reg[5][4]/D}, {<const0> regfil_reg[5][4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][4]_i_6 - 
nets: {regfil_reg[5][4]_i_6_n_0 regfil_reg[5][4]_i_6/CO[3]}, { regfil_reg[5][4]_i_6/CO[2]}, { regfil_reg[5][4]_i_6/CO[1]}, { regfil_reg[5][4]_i_6/CO[0]}, {regfil_reg[5][4]_i_6_n_4 regfil_reg[5][4]_i_6/O[3]}, {regfil_reg[5][4]_i_6_n_5 regfil_reg[5][4]_i_6/O[2]}, {regfil_reg[5][4]_i_6_n_6 regfil_reg[5][4]_i_6/O[1]}, {regfil_reg[5][4]_i_6_n_7 regfil_reg[5][4]_i_6/O[0]}, {<const0> regfil_reg[5][4]_i_6/CI}, {regfil_reg_n_0_[5][0] regfil_reg[5][4]_i_6/CYINIT}, {regfil_reg_n_0_[5][3] regfil_reg[5][4]_i_6/DI[3]}, {regfil_reg_n_0_[5][2] regfil_reg[5][4]_i_6/DI[2]}, {regfil_reg_n_0_[5][1] regfil_reg[5][4]_i_6/DI[1]}, {regfil[5][4]_i_7_n_0 regfil_reg[5][4]_i_6/DI[0]}, {regfil[5][4]_i_8_n_0 regfil_reg[5][4]_i_6/S[3]}, {regfil[5][4]_i_9_n_0 regfil_reg[5][4]_i_6/S[2]}, {regfil[5][4]_i_10_n_0 regfil_reg[5][4]_i_6/S[1]}, {regfil[5][4]_i_11_n_0 regfil_reg[5][4]_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X38Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][5] - 
nets: {regfil_reg_n_0_[5][5] regfil_reg[5][5]/Q}, {clock regfil_reg[5][5]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][5]/CE}, {regfil[5][5]_i_1_n_0 regfil_reg[5][5]/D}, {<const0> regfil_reg[5][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][6] - 
nets: {regfil_reg_n_0_[5][6] regfil_reg[5][6]/Q}, {clock regfil_reg[5][6]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][6]/CE}, {regfil[5][6]_i_1_n_0 regfil_reg[5][6]/D}, {<const0> regfil_reg[5][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[5][6]_i_6 - 
nets: { regfil_reg[5][6]_i_6/CO[3]}, { regfil_reg[5][6]_i_6/CO[2]}, { regfil_reg[5][6]_i_6/CO[1]}, { regfil_reg[5][6]_i_6/CO[0]}, { regfil_reg[5][6]_i_6/O[3]}, {regfil_reg[5][6]_i_6_n_5 regfil_reg[5][6]_i_6/O[2]}, {regfil_reg[5][6]_i_6_n_6 regfil_reg[5][6]_i_6/O[1]}, {regfil_reg[5][6]_i_6_n_7 regfil_reg[5][6]_i_6/O[0]}, {regfil_reg[5][4]_i_6_n_0 regfil_reg[5][6]_i_6/CI}, {<const0> regfil_reg[5][6]_i_6/CYINIT}, {<const0> regfil_reg[5][6]_i_6/DI[3]}, {<const0> regfil_reg[5][6]_i_6/DI[2]}, {regfil_reg_n_0_[5][5] regfil_reg[5][6]_i_6/DI[1]}, {regfil_reg_n_0_[5][4] regfil_reg[5][6]_i_6/DI[0]}, {<const0> regfil_reg[5][6]_i_6/S[3]}, {regfil[5][6]_i_10_n_0 regfil_reg[5][6]_i_6/S[2]}, {regfil[5][6]_i_11_n_0 regfil_reg[5][6]_i_6/S[1]}, {regfil[5][6]_i_12_n_0 regfil_reg[5][6]_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X38Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][6]_i_7 - 
nets: {regfil_reg[5][6]_i_7_n_0 regfil_reg[5][6]_i_7/CO[3]}, { regfil_reg[5][6]_i_7/CO[2]}, { regfil_reg[5][6]_i_7/CO[1]}, { regfil_reg[5][6]_i_7/CO[0]}, {regfil_reg[5][6]_i_7_n_4 regfil_reg[5][6]_i_7/O[3]}, {regfil_reg[5][6]_i_7_n_5 regfil_reg[5][6]_i_7/O[2]}, {regfil_reg[5][6]_i_7_n_6 regfil_reg[5][6]_i_7/O[1]}, {regfil_reg[5][6]_i_7_n_7 regfil_reg[5][6]_i_7/O[0]}, {regfil_reg[5][3]_i_6_n_0 regfil_reg[5][6]_i_7/CI}, {<const0> regfil_reg[5][6]_i_7/CYINIT}, {regfil_reg_n_0_[5][7] regfil_reg[5][6]_i_7/DI[3]}, {regfil_reg_n_0_[5][6] regfil_reg[5][6]_i_7/DI[2]}, {regfil_reg_n_0_[5][5] regfil_reg[5][6]_i_7/DI[1]}, {regfil_reg_n_0_[5][4] regfil_reg[5][6]_i_7/DI[0]}, {regfil[5][6]_i_13_n_0 regfil_reg[5][6]_i_7/S[3]}, {regfil[5][6]_i_14_n_0 regfil_reg[5][6]_i_7/S[2]}, {regfil[5][6]_i_15_n_0 regfil_reg[5][6]_i_7/S[1]}, {regfil[5][6]_i_16_n_0 regfil_reg[5][6]_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X43Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][6]_i_8 - 
nets: {regfil_reg[5][6]_i_8_n_0 regfil_reg[5][6]_i_8/CO[3]}, { regfil_reg[5][6]_i_8/CO[2]}, { regfil_reg[5][6]_i_8/CO[1]}, { regfil_reg[5][6]_i_8/CO[0]}, {regfil_reg[5][6]_i_8_n_4 regfil_reg[5][6]_i_8/O[3]}, {regfil_reg[5][6]_i_8_n_5 regfil_reg[5][6]_i_8/O[2]}, {regfil_reg[5][6]_i_8_n_6 regfil_reg[5][6]_i_8/O[1]}, {regfil_reg[5][6]_i_8_n_7 regfil_reg[5][6]_i_8/O[0]}, {regfil_reg[5][3]_i_7_n_0 regfil_reg[5][6]_i_8/CI}, {<const0> regfil_reg[5][6]_i_8/CYINIT}, {regfil_reg_n_0_[5][7] regfil_reg[5][6]_i_8/DI[3]}, {regfil_reg_n_0_[5][6] regfil_reg[5][6]_i_8/DI[2]}, {regfil_reg_n_0_[5][5] regfil_reg[5][6]_i_8/DI[1]}, {regfil_reg_n_0_[5][4] regfil_reg[5][6]_i_8/DI[0]}, {regfil[5][6]_i_17_n_0 regfil_reg[5][6]_i_8/S[3]}, {regfil[5][6]_i_18_n_0 regfil_reg[5][6]_i_8/S[2]}, {regfil[5][6]_i_19_n_0 regfil_reg[5][6]_i_8/S[1]}, {regfil[5][6]_i_20_n_0 regfil_reg[5][6]_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][6]_i_9 - 
nets: {regfil_reg[5][6]_i_9_n_0 regfil_reg[5][6]_i_9/CO[3]}, { regfil_reg[5][6]_i_9/CO[2]}, { regfil_reg[5][6]_i_9/CO[1]}, { regfil_reg[5][6]_i_9/CO[0]}, {regfil_reg[5][6]_i_9_n_4 regfil_reg[5][6]_i_9/O[3]}, {regfil_reg[5][6]_i_9_n_5 regfil_reg[5][6]_i_9/O[2]}, {regfil_reg[5][6]_i_9_n_6 regfil_reg[5][6]_i_9/O[1]}, {regfil_reg[5][6]_i_9_n_7 regfil_reg[5][6]_i_9/O[0]}, {regfil_reg[5][3]_i_8_n_0 regfil_reg[5][6]_i_9/CI}, {<const0> regfil_reg[5][6]_i_9/CYINIT}, {regfil_reg_n_0_[5][7] regfil_reg[5][6]_i_9/DI[3]}, {regfil_reg_n_0_[5][6] regfil_reg[5][6]_i_9/DI[2]}, {regfil_reg_n_0_[5][5] regfil_reg[5][6]_i_9/DI[1]}, {regfil_reg_n_0_[5][4] regfil_reg[5][6]_i_9/DI[0]}, {regfil[5][6]_i_21_n_0 regfil_reg[5][6]_i_9/S[3]}, {regfil[5][6]_i_22_n_0 regfil_reg[5][6]_i_9/S[2]}, {regfil[5][6]_i_23_n_0 regfil_reg[5][6]_i_9/S[1]}, {regfil[5][6]_i_24_n_0 regfil_reg[5][6]_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X40Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

regfil_reg[5][7] - 
nets: {regfil_reg_n_0_[5][7] regfil_reg[5][7]/Q}, {clock regfil_reg[5][7]/C}, {regfil[5][7]_i_1_n_0 regfil_reg[5][7]/CE}, {regfil[5][7]_i_2_n_0 regfil_reg[5][7]/D}, {<const0> regfil_reg[5][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][0] - 
nets: {regfil_reg_n_0_[6][0] regfil_reg[6][0]/Q}, {clock regfil_reg[6][0]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][0]/CE}, {regfil[6][0]_i_1_n_0 regfil_reg[6][0]/D}, {<const0> regfil_reg[6][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][0]_i_2 - 
nets: {regfil_reg[6][0]_i_2_n_0 regfil_reg[6][0]_i_2/O}, {regfil[6][0]_i_3_n_0 regfil_reg[6][0]_i_2/I0}, {regfil[6][0]_i_4_n_0 regfil_reg[6][0]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][0]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X37Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][1] - 
nets: {regfil_reg_n_0_[6][1] regfil_reg[6][1]/Q}, {clock regfil_reg[6][1]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][1]/CE}, {regfil[6][1]_i_1_n_0 regfil_reg[6][1]/D}, {<const0> regfil_reg[6][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][1]_i_2 - 
nets: {regfil_reg[6][1]_i_2_n_0 regfil_reg[6][1]_i_2/O}, {regfil[6][1]_i_3_n_0 regfil_reg[6][1]_i_2/I0}, {regfil[6][1]_i_4_n_0 regfil_reg[6][1]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][1]_i_2/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X37Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][2] - 
nets: {regfil_reg_n_0_[6][2] regfil_reg[6][2]/Q}, {clock regfil_reg[6][2]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][2]/CE}, {regfil[6][2]_i_1_n_0 regfil_reg[6][2]/D}, {<const0> regfil_reg[6][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][2]_i_2 - 
nets: {regfil_reg[6][2]_i_2_n_0 regfil_reg[6][2]_i_2/O}, {regfil[6][2]_i_3_n_0 regfil_reg[6][2]_i_2/I0}, {regfil[6][2]_i_4_n_0 regfil_reg[6][2]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][2]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X35Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][3] - 
nets: {regfil_reg_n_0_[6][3] regfil_reg[6][3]/Q}, {clock regfil_reg[6][3]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][3]/CE}, {regfil[6][3]_i_1_n_0 regfil_reg[6][3]/D}, {<const0> regfil_reg[6][3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][3]_i_2 - 
nets: {regfil_reg[6][3]_i_2_n_0 regfil_reg[6][3]_i_2/O}, {regfil[6][3]_i_3_n_0 regfil_reg[6][3]_i_2/I0}, {regfil[6][3]_i_4_n_0 regfil_reg[6][3]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][3]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X41Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][4] - 
nets: {regfil_reg_n_0_[6][4] regfil_reg[6][4]/Q}, {clock regfil_reg[6][4]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][4]/CE}, {regfil[6][4]_i_1_n_0 regfil_reg[6][4]/D}, {<const0> regfil_reg[6][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][4]_i_2 - 
nets: {regfil_reg[6][4]_i_2_n_0 regfil_reg[6][4]_i_2/O}, {regfil[6][4]_i_3_n_0 regfil_reg[6][4]_i_2/I0}, {regfil[6][4]_i_4_n_0 regfil_reg[6][4]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][4]_i_2/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X35Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][5] - 
nets: {regfil_reg_n_0_[6][5] regfil_reg[6][5]/Q}, {clock regfil_reg[6][5]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][5]/CE}, {regfil[6][5]_i_1_n_0 regfil_reg[6][5]/D}, {<const0> regfil_reg[6][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][5]_i_2 - 
nets: {regfil_reg[6][5]_i_2_n_0 regfil_reg[6][5]_i_2/O}, {regfil[6][5]_i_3_n_0 regfil_reg[6][5]_i_2/I0}, {regfil[6][5]_i_4_n_0 regfil_reg[6][5]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][5]_i_2/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X36Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][6] - 
nets: {regfil_reg_n_0_[6][6] regfil_reg[6][6]/Q}, {clock regfil_reg[6][6]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][6]/CE}, {regfil[6][6]_i_1_n_0 regfil_reg[6][6]/D}, {<const0> regfil_reg[6][6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][6]_i_2 - 
nets: {regfil_reg[6][6]_i_2_n_0 regfil_reg[6][6]_i_2/O}, {regfil[6][6]_i_3_n_0 regfil_reg[6][6]_i_2/I0}, {regfil[6][6]_i_4_n_0 regfil_reg[6][6]_i_2/I1}, {opcode_reg_n_0_[2] regfil_reg[6][6]_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X32Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[6][7] - 
nets: {regfil_reg_n_0_[6][7] regfil_reg[6][7]/Q}, {clock regfil_reg[6][7]/C}, {regfil[6][7]_i_1_n_0 regfil_reg[6][7]/CE}, {regfil[6][7]_i_2_n_0 regfil_reg[6][7]/D}, {<const0> regfil_reg[6][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[6][7]_i_4 - 
nets: {regfil_reg[6][7]_i_4_n_0 regfil_reg[6][7]_i_4/O}, {regfil[6][7]_i_5_n_0 regfil_reg[6][7]_i_4/I0}, {regfil[6][7]_i_6_n_0 regfil_reg[6][7]_i_4/I1}, {opcode_reg_n_0_[2] regfil_reg[6][7]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X31Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[7][0] - 
nets: {regfil_reg_n_0_[7][0] regfil_reg[7][0]/Q}, {clock regfil_reg[7][0]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][0]/CE}, {regfil[7][0]_i_1_n_0 regfil_reg[7][0]/D}, {<const0> regfil_reg[7][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X32Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][1] - 
nets: {regfil_reg_n_0_[7][1] regfil_reg[7][1]/Q}, {clock regfil_reg[7][1]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][1]/CE}, {regfil[7][1]_i_1_n_0 regfil_reg[7][1]/D}, {<const0> regfil_reg[7][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][2] - 
nets: {regfil_reg_n_0_[7][2] regfil_reg[7][2]/Q}, {clock regfil_reg[7][2]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][2]/CE}, {regfil[7][2]_i_1_n_0 regfil_reg[7][2]/D}, {<const0> regfil_reg[7][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][3] - 
nets: {regfil_reg_n_0_[7][3] regfil_reg[7][3]/Q}, {clock regfil_reg[7][3]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][3]/CE}, {regfil[7][3]_i_1_n_0 regfil_reg[7][3]/D}, {<const0> regfil_reg[7][3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][4] - 
nets: {regfil_reg_n_0_[7][4] regfil_reg[7][4]/Q}, {clock regfil_reg[7][4]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][4]/CE}, {regfil[7][4]_i_1_n_0 regfil_reg[7][4]/D}, {<const0> regfil_reg[7][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][5] - 
nets: {regfil_reg_n_0_[7][5] regfil_reg[7][5]/Q}, {clock regfil_reg[7][5]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][5]/CE}, {regfil[7][5]_i_1_n_0 regfil_reg[7][5]/D}, {<const0> regfil_reg[7][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X31Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][6] - 
nets: {regfil_reg_n_0_[7][6] regfil_reg[7][6]/Q}, {clock regfil_reg[7][6]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][6]/CE}, {regfil_reg[7][6]_i_1_n_0 regfil_reg[7][6]/D}, {<const0> regfil_reg[7][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X30Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

regfil_reg[7][6]_i_1 - 
nets: {regfil_reg[7][6]_i_1_n_0 regfil_reg[7][6]_i_1/O}, {regfil[7][6]_i_2_n_0 regfil_reg[7][6]_i_1/I0}, {regfil[7][6]_i_3_n_0 regfil_reg[7][6]_i_1/I1}, {state_reg_n_0_[5] regfil_reg[7][6]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X30Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

regfil_reg[7][7] - 
nets: {p_5_in regfil_reg[7][7]/Q}, {clock regfil_reg[7][7]/C}, {regfil[7][7]_i_1_n_0 regfil_reg[7][7]/CE}, {regfil[7][7]_i_2_n_0 regfil_reg[7][7]/D}, {<const0> regfil_reg[7][7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X29Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

resi0__16_carry_i_1 - 
nets: {alu/p_1_out[0] resi0__16_carry_i_1/O}, {aluoprb_reg_n_0_[0] resi0__16_carry_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X33Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

resi0__16_carry_i_1__0 - 
nets: {resi0__16_carry_i_1__0_n_0 resi0__16_carry_i_1__0/O}, {aluoprb_reg_n_0_[7] resi0__16_carry_i_1__0/I0}, {aluopra_reg_n_0_[7] resi0__16_carry_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_2 - 
nets: {resi0__16_carry_i_2_n_0 resi0__16_carry_i_2/O}, {aluoprb_reg_n_0_[6] resi0__16_carry_i_2/I0}, {aluopra_reg_n_0_[6] resi0__16_carry_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_2__0 - 
nets: {resi0__16_carry_i_2__0_n_0 resi0__16_carry_i_2__0/O}, {aluoprb_reg_n_0_[3] resi0__16_carry_i_2__0/I0}, {aluopra_reg_n_0_[3] resi0__16_carry_i_2__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_3 - 
nets: {resi0__16_carry_i_3_n_0 resi0__16_carry_i_3/O}, {aluoprb_reg_n_0_[5] resi0__16_carry_i_3/I0}, {aluopra_reg_n_0_[5] resi0__16_carry_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_3__0 - 
nets: {resi0__16_carry_i_3__0_n_0 resi0__16_carry_i_3__0/O}, {aluoprb_reg_n_0_[2] resi0__16_carry_i_3__0/I0}, {aluopra_reg_n_0_[2] resi0__16_carry_i_3__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_4 - 
nets: {resi0__16_carry_i_4_n_0 resi0__16_carry_i_4/O}, {aluoprb_reg_n_0_[4] resi0__16_carry_i_4/I0}, {aluopra_reg_n_0_[4] resi0__16_carry_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_4__0 - 
nets: {resi0__16_carry_i_4__0_n_0 resi0__16_carry_i_4__0/O}, {aluoprb_reg_n_0_[1] resi0__16_carry_i_4__0/I0}, {aluopra_reg_n_0_[1] resi0__16_carry_i_4__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0__16_carry_i_5 - 
nets: {resi0__16_carry_i_5_n_0 resi0__16_carry_i_5/O}, {aluopra_reg_n_0_[0] resi0__16_carry_i_5/I0}, {alucin_reg_n_0 resi0__16_carry_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X31Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry__0_i_1 - 
nets: {resi0_carry__0_i_1_n_0 resi0_carry__0_i_1/O}, {aluoprb_reg_n_0_[7] resi0_carry__0_i_1/I0}, {aluopra_reg_n_0_[7] resi0_carry__0_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry__0_i_2 - 
nets: {resi0_carry__0_i_2_n_0 resi0_carry__0_i_2/O}, {aluoprb_reg_n_0_[6] resi0_carry__0_i_2/I0}, {aluopra_reg_n_0_[6] resi0_carry__0_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry__0_i_3 - 
nets: {resi0_carry__0_i_3_n_0 resi0_carry__0_i_3/O}, {aluoprb_reg_n_0_[5] resi0_carry__0_i_3/I0}, {aluopra_reg_n_0_[5] resi0_carry__0_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry__0_i_4 - 
nets: {resi0_carry__0_i_4_n_0 resi0_carry__0_i_4/O}, {aluoprb_reg_n_0_[4] resi0_carry__0_i_4/I0}, {aluopra_reg_n_0_[4] resi0_carry__0_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry_i_1 - 
nets: {resi0_carry_i_1_n_0 resi0_carry_i_1/O}, {aluoprb_reg_n_0_[3] resi0_carry_i_1/I0}, {aluopra_reg_n_0_[3] resi0_carry_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry_i_2 - 
nets: {resi0_carry_i_2_n_0 resi0_carry_i_2/O}, {aluoprb_reg_n_0_[2] resi0_carry_i_2/I0}, {aluopra_reg_n_0_[2] resi0_carry_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry_i_3 - 
nets: {resi0_carry_i_3_n_0 resi0_carry_i_3/O}, {aluoprb_reg_n_0_[1] resi0_carry_i_3/I0}, {aluopra_reg_n_0_[1] resi0_carry_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

resi0_carry_i_4 - 
nets: {resi0_carry_i_4_n_0 resi0_carry_i_4/O}, {aluoprb_reg_n_0_[0] resi0_carry_i_4/I0}, {aluopra_reg_n_0_[0] resi0_carry_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X32Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sign_i_1 - 
nets: {sign_i_1_n_0 sign_i_1/O}, {sign sign_i_1/I0}, {parity_i_4_n_0 sign_i_1/I1}, {sign_reg_n_0 sign_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sign_i_2 - 
nets: {sign sign_i_2/O}, {aluopra_reg_n_0_[7] sign_i_2/I0}, {alu/res1__1 sign_i_2/I1}, {state_reg_n_0_[1] sign_i_2/I2}, {rdatahold2_reg_n_0_[7] sign_i_2/I3}, {state_reg_n_0_[0] sign_i_2/I4}, {alusout sign_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hEFE0FFFF2F200000, 
LOC: SLICE_X35Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sign_reg - 
nets: {sign_reg_n_0 sign_reg/Q}, {clock sign_reg/C}, {<const1> sign_reg/CE}, {sign_i_1_n_0 sign_reg/D}, {<const0> sign_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp[0]_i_1 - 
nets: {sp[0]_i_1_n_0 sp[0]_i_1/O}, {sp_reg_n_0_[0] sp[0]_i_1/I0}, {sp_reg[3]_i_3_n_7 sp[0]_i_1/I1}, {state_reg_n_0_[5] sp[0]_i_1/I2}, {rdatahold2_reg_n_0_[0] sp[0]_i_1/I3}, {sp[0]_i_2_n_0 sp[0]_i_1/I4}, {sp[0]_i_3_n_0 sp[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X49Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[0]_i_2 - 
nets: {sp[0]_i_2_n_0 sp[0]_i_2/O}, {state_reg_n_0_[2] sp[0]_i_2/I0}, {state_reg_n_0_[5] sp[0]_i_2/I1}, {state_reg_n_0_[3] sp[0]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sp[0]_i_3 - 
nets: {sp[0]_i_3_n_0 sp[0]_i_3/O}, {regfil_reg_n_0_[5][0] sp[0]_i_3/I0}, {p_0_in[0] sp[0]_i_3/I1}, {sp_reg_n_0_[0] sp[0]_i_3/I2}, {sp_reg[3]_i_3_n_7 sp[0]_i_3/I3}, {opcode_reg_n_0_[2] sp[0]_i_3/I4}, {p_8_in[1] sp[0]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFF00B8B80F0F0F0F, 
LOC: SLICE_X49Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[10]_i_1 - 
nets: {sp[10]_i_1_n_0 sp[10]_i_1/O}, {sp_reg[11]_i_2_n_5 sp[10]_i_1/I0}, {state_reg_n_0_[2] sp[10]_i_1/I1}, {sp_reg[11]_i_3_n_5 sp[10]_i_1/I2}, {state_reg_n_0_[5] sp[10]_i_1/I3}, {sp[10]_i_2_n_0 sp[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[10]_i_2 - 
nets: {sp[10]_i_2_n_0 sp[10]_i_2/O}, {rdatahold[2] sp[10]_i_2/I0}, {sp[0]_i_2_n_0 sp[10]_i_2/I1}, {sp[10]_i_3_n_0 sp[10]_i_2/I2}, {sp0_in[10] sp[10]_i_2/I3}, {p_8_in[1] sp[10]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X44Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[10]_i_3 - 
nets: {sp[10]_i_3_n_0 sp[10]_i_3/O}, {sp_reg[11]_i_2_n_5 sp[10]_i_3/I0}, {p_0_in[0] sp[10]_i_3/I1}, {carry3[10] sp[10]_i_3/I2}, {opcode_reg_n_0_[2] sp[10]_i_3/I3}, {sp_reg[11]_i_3_n_5 sp[10]_i_3/I4}, {p_8_in[1] sp[10]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X44Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[11]_i_1 - 
nets: {sp[11]_i_1_n_0 sp[11]_i_1/O}, {sp_reg[11]_i_2_n_4 sp[11]_i_1/I0}, {state_reg_n_0_[2] sp[11]_i_1/I1}, {sp_reg[11]_i_3_n_4 sp[11]_i_1/I2}, {state_reg_n_0_[5] sp[11]_i_1/I3}, {sp[11]_i_4_n_0 sp[11]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[11]_i_10 - 
nets: {sp[11]_i_10_n_0 sp[11]_i_10/O}, {sp_reg_n_0_[10] sp[11]_i_10/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[11]_i_11 - 
nets: {sp[11]_i_11_n_0 sp[11]_i_11/O}, {sp_reg_n_0_[9] sp[11]_i_11/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[11]_i_12 - 
nets: {sp[11]_i_12_n_0 sp[11]_i_12/O}, {sp_reg_n_0_[8] sp[11]_i_12/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[11]_i_13 - 
nets: {sp[11]_i_13_n_0 sp[11]_i_13/O}, {sp_reg[11]_i_2_n_4 sp[11]_i_13/I0}, {p_0_in[0] sp[11]_i_13/I1}, {carry3[11] sp[11]_i_13/I2}, {opcode_reg_n_0_[2] sp[11]_i_13/I3}, {sp_reg[11]_i_3_n_4 sp[11]_i_13/I4}, {p_8_in[1] sp[11]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X42Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[11]_i_4 - 
nets: {sp[11]_i_4_n_0 sp[11]_i_4/O}, {rdatahold[3] sp[11]_i_4/I0}, {sp[0]_i_2_n_0 sp[11]_i_4/I1}, {sp[11]_i_13_n_0 sp[11]_i_4/I2}, {sp0_in[11] sp[11]_i_4/I3}, {p_8_in[1] sp[11]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X42Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[11]_i_9 - 
nets: {sp[11]_i_9_n_0 sp[11]_i_9/O}, {sp_reg_n_0_[11] sp[11]_i_9/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[12]_i_1 - 
nets: {sp[12]_i_1_n_0 sp[12]_i_1/O}, {sp_reg[15]_i_4_n_7 sp[12]_i_1/I0}, {state_reg_n_0_[2] sp[12]_i_1/I1}, {sp_reg[15]_i_5_n_7 sp[12]_i_1/I2}, {state_reg_n_0_[5] sp[12]_i_1/I3}, {sp[12]_i_2_n_0 sp[12]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[12]_i_2 - 
nets: {sp[12]_i_2_n_0 sp[12]_i_2/O}, {rdatahold[4] sp[12]_i_2/I0}, {sp[0]_i_2_n_0 sp[12]_i_2/I1}, {sp[12]_i_3_n_0 sp[12]_i_2/I2}, {sp0_in[12] sp[12]_i_2/I3}, {p_8_in[1] sp[12]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X44Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[12]_i_3 - 
nets: {sp[12]_i_3_n_0 sp[12]_i_3/O}, {sp_reg[15]_i_4_n_7 sp[12]_i_3/I0}, {p_0_in[0] sp[12]_i_3/I1}, {carry3[12] sp[12]_i_3/I2}, {opcode_reg_n_0_[2] sp[12]_i_3/I3}, {sp_reg[15]_i_5_n_7 sp[12]_i_3/I4}, {p_8_in[1] sp[12]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X44Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[12]_i_5 - 
nets: {sp[12]_i_5_n_0 sp[12]_i_5/O}, {sp_reg_n_0_[11] sp[12]_i_5/I0}, {sp_reg_n_0_[12] sp[12]_i_5/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[12]_i_6 - 
nets: {sp[12]_i_6_n_0 sp[12]_i_6/O}, {sp_reg_n_0_[10] sp[12]_i_6/I0}, {sp_reg_n_0_[11] sp[12]_i_6/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[12]_i_7 - 
nets: {sp[12]_i_7_n_0 sp[12]_i_7/O}, {sp_reg_n_0_[9] sp[12]_i_7/I0}, {sp_reg_n_0_[10] sp[12]_i_7/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[12]_i_8 - 
nets: {sp[12]_i_8_n_0 sp[12]_i_8/O}, {sp_reg_n_0_[8] sp[12]_i_8/I0}, {sp_reg_n_0_[9] sp[12]_i_8/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[13]_i_1 - 
nets: {sp[13]_i_1_n_0 sp[13]_i_1/O}, {sp_reg[15]_i_4_n_6 sp[13]_i_1/I0}, {state_reg_n_0_[2] sp[13]_i_1/I1}, {sp_reg[15]_i_5_n_6 sp[13]_i_1/I2}, {state_reg_n_0_[5] sp[13]_i_1/I3}, {sp[13]_i_2_n_0 sp[13]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X45Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[13]_i_2 - 
nets: {sp[13]_i_2_n_0 sp[13]_i_2/O}, {rdatahold[5] sp[13]_i_2/I0}, {sp[0]_i_2_n_0 sp[13]_i_2/I1}, {sp[13]_i_3_n_0 sp[13]_i_2/I2}, {sp0_in[13] sp[13]_i_2/I3}, {p_8_in[1] sp[13]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X45Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[13]_i_3 - 
nets: {sp[13]_i_3_n_0 sp[13]_i_3/O}, {sp_reg[15]_i_4_n_6 sp[13]_i_3/I0}, {p_0_in[0] sp[13]_i_3/I1}, {carry3[13] sp[13]_i_3/I2}, {opcode_reg_n_0_[2] sp[13]_i_3/I3}, {sp_reg[15]_i_5_n_6 sp[13]_i_3/I4}, {p_8_in[1] sp[13]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X45Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[14]_i_1 - 
nets: {sp[14]_i_1_n_0 sp[14]_i_1/O}, {sp_reg[15]_i_4_n_5 sp[14]_i_1/I0}, {state_reg_n_0_[2] sp[14]_i_1/I1}, {sp_reg[15]_i_5_n_5 sp[14]_i_1/I2}, {state_reg_n_0_[5] sp[14]_i_1/I3}, {sp[14]_i_2_n_0 sp[14]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[14]_i_2 - 
nets: {sp[14]_i_2_n_0 sp[14]_i_2/O}, {rdatahold[6] sp[14]_i_2/I0}, {sp[0]_i_2_n_0 sp[14]_i_2/I1}, {sp[14]_i_3_n_0 sp[14]_i_2/I2}, {sp0_in[14] sp[14]_i_2/I3}, {p_8_in[1] sp[14]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X44Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[14]_i_3 - 
nets: {sp[14]_i_3_n_0 sp[14]_i_3/O}, {sp_reg[15]_i_4_n_5 sp[14]_i_3/I0}, {p_0_in[0] sp[14]_i_3/I1}, {carry3[14] sp[14]_i_3/I2}, {opcode_reg_n_0_[2] sp[14]_i_3/I3}, {sp_reg[15]_i_5_n_5 sp[14]_i_3/I4}, {p_8_in[1] sp[14]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X44Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[15]_i_1 - 
nets: {sp[15]_i_1_n_0 sp[15]_i_1/O}, {state_reg_n_0_[1] sp[15]_i_1/I0}, {state_reg_n_0_[2] sp[15]_i_1/I1}, {state_reg_n_0_[0] sp[15]_i_1/I2}, {sp[15]_i_3_n_0 sp[15]_i_1/I3}, {state_reg_n_0_[4] sp[15]_i_1/I4}, {reset sp[15]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000002400, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[15]_i_13 - 
nets: {sp[15]_i_13_n_0 sp[15]_i_13/O}, {sp_reg_n_0_[15] sp[15]_i_13/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[15]_i_14 - 
nets: {sp[15]_i_14_n_0 sp[15]_i_14/O}, {sp_reg_n_0_[14] sp[15]_i_14/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[15]_i_15 - 
nets: {sp[15]_i_15_n_0 sp[15]_i_15/O}, {sp_reg_n_0_[13] sp[15]_i_15/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[15]_i_16 - 
nets: {sp[15]_i_16_n_0 sp[15]_i_16/O}, {sp_reg_n_0_[12] sp[15]_i_16/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[15]_i_17 - 
nets: {sp[15]_i_17_n_0 sp[15]_i_17/O}, {sp_reg[15]_i_4_n_4 sp[15]_i_17/I0}, {p_0_in[0] sp[15]_i_17/I1}, {carry3[15] sp[15]_i_17/I2}, {opcode_reg_n_0_[2] sp[15]_i_17/I3}, {sp_reg[15]_i_5_n_4 sp[15]_i_17/I4}, {p_8_in[1] sp[15]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X44Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[15]_i_19 - 
nets: {sp[15]_i_19_n_0 sp[15]_i_19/O}, {sp_reg_n_0_[14] sp[15]_i_19/I0}, {sp_reg_n_0_[15] sp[15]_i_19/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[15]_i_2 - 
nets: {sp[15]_i_2_n_0 sp[15]_i_2/O}, {sp_reg[15]_i_4_n_4 sp[15]_i_2/I0}, {state_reg_n_0_[2] sp[15]_i_2/I1}, {sp_reg[15]_i_5_n_4 sp[15]_i_2/I2}, {state_reg_n_0_[5] sp[15]_i_2/I3}, {sp[15]_i_6_n_0 sp[15]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[15]_i_20 - 
nets: {sp[15]_i_20_n_0 sp[15]_i_20/O}, {sp_reg_n_0_[13] sp[15]_i_20/I0}, {sp_reg_n_0_[14] sp[15]_i_20/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[15]_i_21 - 
nets: {sp[15]_i_21_n_0 sp[15]_i_21/O}, {sp_reg_n_0_[12] sp[15]_i_21/I0}, {sp_reg_n_0_[13] sp[15]_i_21/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[15]_i_3 - 
nets: {sp[15]_i_3_n_0 sp[15]_i_3/O}, {state_reg_n_0_[3] sp[15]_i_3/I0}, {state_reg_n_0_[5] sp[15]_i_3/I1}, {sp[15]_i_7_n_0 sp[15]_i_3/I2}, {p_8_in[0] sp[15]_i_3/I3}, {sp[15]_i_8_n_0 sp[15]_i_3/I4}, {state_reg_n_0_[2] sp[15]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h5455544466666666, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[15]_i_6 - 
nets: {sp[15]_i_6_n_0 sp[15]_i_6/O}, {rdatahold[7] sp[15]_i_6/I0}, {sp[0]_i_2_n_0 sp[15]_i_6/I1}, {sp[15]_i_17_n_0 sp[15]_i_6/I2}, {sp0_in[15] sp[15]_i_6/I3}, {p_8_in[1] sp[15]_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X44Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[15]_i_7 - 
nets: {sp[15]_i_7_n_0 sp[15]_i_7/O}, {p_8_in[1] sp[15]_i_7/I0}, {p_0_in[0] sp[15]_i_7/I1}, {opcode_reg_n_0_[2] sp[15]_i_7/I2}, {eienb_i_5_n_0 sp[15]_i_7/I3}, {opcode_reg_n_0_[1] sp[15]_i_7/I4}, {opcode_reg_n_0_[0] sp[15]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A0222A00000000, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[15]_i_8 - 
nets: {sp[15]_i_8_n_0 sp[15]_i_8/O}, {p_8_in[1] sp[15]_i_8/I0}, {opcode_reg_n_0_[2] sp[15]_i_8/I1}, {opcode_reg_n_0_[1] sp[15]_i_8/I2}, {opcode_reg_n_0_[0] sp[15]_i_8/I3}, {p_0_in[2] sp[15]_i_8/I4}, {p_0_in[1] sp[15]_i_8/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h1000000000000000, 
LOC: SLICE_X42Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[1]_i_1 - 
nets: {sp[1]_i_1_n_0 sp[1]_i_1/O}, {sp_reg[3]_i_2_n_6 sp[1]_i_1/I0}, {state_reg_n_0_[2] sp[1]_i_1/I1}, {sp_reg[3]_i_3_n_6 sp[1]_i_1/I2}, {state_reg_n_0_[5] sp[1]_i_1/I3}, {sp[1]_i_2_n_0 sp[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X45Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[1]_i_2 - 
nets: {sp[1]_i_2_n_0 sp[1]_i_2/O}, {rdatahold2_reg_n_0_[1] sp[1]_i_2/I0}, {sp[0]_i_2_n_0 sp[1]_i_2/I1}, {sp[1]_i_3_n_0 sp[1]_i_2/I2}, {sp0_in[1] sp[1]_i_2/I3}, {p_8_in[1] sp[1]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X45Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[1]_i_3 - 
nets: {sp[1]_i_3_n_0 sp[1]_i_3/O}, {sp_reg[3]_i_2_n_6 sp[1]_i_3/I0}, {p_0_in[0] sp[1]_i_3/I1}, {regfil_reg_n_0_[5][1] sp[1]_i_3/I2}, {opcode_reg_n_0_[2] sp[1]_i_3/I3}, {sp_reg[3]_i_3_n_6 sp[1]_i_3/I4}, {p_8_in[1] sp[1]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X45Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[2]_i_1 - 
nets: {sp[2]_i_1_n_0 sp[2]_i_1/O}, {sp_reg[3]_i_2_n_5 sp[2]_i_1/I0}, {state_reg_n_0_[2] sp[2]_i_1/I1}, {sp_reg[3]_i_3_n_5 sp[2]_i_1/I2}, {state_reg_n_0_[5] sp[2]_i_1/I3}, {sp[2]_i_2_n_0 sp[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[2]_i_2 - 
nets: {sp[2]_i_2_n_0 sp[2]_i_2/O}, {rdatahold2_reg_n_0_[2] sp[2]_i_2/I0}, {sp[0]_i_2_n_0 sp[2]_i_2/I1}, {sp[2]_i_3_n_0 sp[2]_i_2/I2}, {sp0_in[2] sp[2]_i_2/I3}, {p_8_in[1] sp[2]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[2]_i_3 - 
nets: {sp[2]_i_3_n_0 sp[2]_i_3/O}, {sp_reg[3]_i_2_n_5 sp[2]_i_3/I0}, {p_0_in[0] sp[2]_i_3/I1}, {regfil_reg_n_0_[5][2] sp[2]_i_3/I2}, {opcode_reg_n_0_[2] sp[2]_i_3/I3}, {sp_reg[3]_i_3_n_5 sp[2]_i_3/I4}, {p_8_in[1] sp[2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[3]_i_1 - 
nets: {sp[3]_i_1_n_0 sp[3]_i_1/O}, {sp_reg[3]_i_2_n_4 sp[3]_i_1/I0}, {state_reg_n_0_[2] sp[3]_i_1/I1}, {sp_reg[3]_i_3_n_4 sp[3]_i_1/I2}, {state_reg_n_0_[5] sp[3]_i_1/I3}, {sp[3]_i_4_n_0 sp[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X45Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[3]_i_10 - 
nets: {sp[3]_i_10_n_0 sp[3]_i_10/O}, {sp_reg_n_0_[2] sp[3]_i_10/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[3]_i_11 - 
nets: {sp[3]_i_11_n_0 sp[3]_i_11/O}, {sp_reg_n_0_[1] sp[3]_i_11/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[3]_i_13 - 
nets: {sp[3]_i_13_n_0 sp[3]_i_13/O}, {sp_reg[3]_i_2_n_4 sp[3]_i_13/I0}, {p_0_in[0] sp[3]_i_13/I1}, {regfil_reg_n_0_[5][3] sp[3]_i_13/I2}, {opcode_reg_n_0_[2] sp[3]_i_13/I3}, {sp_reg[3]_i_3_n_4 sp[3]_i_13/I4}, {p_8_in[1] sp[3]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X45Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[3]_i_4 - 
nets: {sp[3]_i_4_n_0 sp[3]_i_4/O}, {rdatahold2_reg_n_0_[3] sp[3]_i_4/I0}, {sp[0]_i_2_n_0 sp[3]_i_4/I1}, {sp[3]_i_13_n_0 sp[3]_i_4/I2}, {sp0_in[3] sp[3]_i_4/I3}, {p_8_in[1] sp[3]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X45Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[3]_i_7 - 
nets: {sp[3]_i_7_n_0 sp[3]_i_7/O}, {sp_reg_n_0_[1] sp[3]_i_7/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X44Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[3]_i_9 - 
nets: {sp[3]_i_9_n_0 sp[3]_i_9/O}, {sp_reg_n_0_[3] sp[3]_i_9/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[4]_i_1 - 
nets: {sp[4]_i_1_n_0 sp[4]_i_1/O}, {sp_reg[7]_i_2_n_7 sp[4]_i_1/I0}, {state_reg_n_0_[2] sp[4]_i_1/I1}, {sp_reg[7]_i_3_n_7 sp[4]_i_1/I2}, {state_reg_n_0_[5] sp[4]_i_1/I3}, {sp[4]_i_2_n_0 sp[4]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X46Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[4]_i_2 - 
nets: {sp[4]_i_2_n_0 sp[4]_i_2/O}, {data1 sp[4]_i_2/I0}, {sp[0]_i_2_n_0 sp[4]_i_2/I1}, {sp[4]_i_3_n_0 sp[4]_i_2/I2}, {sp0_in[4] sp[4]_i_2/I3}, {p_8_in[1] sp[4]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X46Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[4]_i_3 - 
nets: {sp[4]_i_3_n_0 sp[4]_i_3/O}, {sp_reg[7]_i_2_n_7 sp[4]_i_3/I0}, {p_0_in[0] sp[4]_i_3/I1}, {regfil_reg_n_0_[5][4] sp[4]_i_3/I2}, {opcode_reg_n_0_[2] sp[4]_i_3/I3}, {sp_reg[7]_i_3_n_7 sp[4]_i_3/I4}, {p_8_in[1] sp[4]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X46Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[4]_i_5 - 
nets: {sp[4]_i_5_n_0 sp[4]_i_5/O}, {sp_reg_n_0_[1] sp[4]_i_5/I0}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[4]_i_6 - 
nets: {sp[4]_i_6_n_0 sp[4]_i_6/O}, {sp_reg_n_0_[3] sp[4]_i_6/I0}, {sp_reg_n_0_[4] sp[4]_i_6/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[4]_i_7 - 
nets: {sp[4]_i_7_n_0 sp[4]_i_7/O}, {sp_reg_n_0_[2] sp[4]_i_7/I0}, {sp_reg_n_0_[3] sp[4]_i_7/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[4]_i_8 - 
nets: {sp[4]_i_8_n_0 sp[4]_i_8/O}, {sp_reg_n_0_[1] sp[4]_i_8/I0}, {sp_reg_n_0_[2] sp[4]_i_8/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[4]_i_9 - 
nets: {sp[4]_i_9_n_0 sp[4]_i_9/O}, {sp_reg_n_0_[1] sp[4]_i_9/I0}, {p_0_in[0] sp[4]_i_9/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X42Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[5]_i_1 - 
nets: {sp[5]_i_1_n_0 sp[5]_i_1/O}, {sp_reg[7]_i_2_n_6 sp[5]_i_1/I0}, {state_reg_n_0_[2] sp[5]_i_1/I1}, {sp_reg[7]_i_3_n_6 sp[5]_i_1/I2}, {state_reg_n_0_[5] sp[5]_i_1/I3}, {sp[5]_i_2_n_0 sp[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X43Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[5]_i_2 - 
nets: {sp[5]_i_2_n_0 sp[5]_i_2/O}, {rdatahold2_reg_n_0_[5] sp[5]_i_2/I0}, {sp[0]_i_2_n_0 sp[5]_i_2/I1}, {sp[5]_i_3_n_0 sp[5]_i_2/I2}, {sp0_in[5] sp[5]_i_2/I3}, {p_8_in[1] sp[5]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X43Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[5]_i_3 - 
nets: {sp[5]_i_3_n_0 sp[5]_i_3/O}, {sp_reg[7]_i_2_n_6 sp[5]_i_3/I0}, {p_0_in[0] sp[5]_i_3/I1}, {regfil_reg_n_0_[5][5] sp[5]_i_3/I2}, {opcode_reg_n_0_[2] sp[5]_i_3/I3}, {sp_reg[7]_i_3_n_6 sp[5]_i_3/I4}, {p_8_in[1] sp[5]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X43Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[6]_i_1 - 
nets: {sp[6]_i_1_n_0 sp[6]_i_1/O}, {sp_reg[7]_i_2_n_5 sp[6]_i_1/I0}, {state_reg_n_0_[2] sp[6]_i_1/I1}, {sp_reg[7]_i_3_n_5 sp[6]_i_1/I2}, {state_reg_n_0_[5] sp[6]_i_1/I3}, {sp[6]_i_2_n_0 sp[6]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X43Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[6]_i_2 - 
nets: {sp[6]_i_2_n_0 sp[6]_i_2/O}, {data0 sp[6]_i_2/I0}, {sp[0]_i_2_n_0 sp[6]_i_2/I1}, {sp[6]_i_3_n_0 sp[6]_i_2/I2}, {sp0_in[6] sp[6]_i_2/I3}, {p_8_in[1] sp[6]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X43Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[6]_i_3 - 
nets: {sp[6]_i_3_n_0 sp[6]_i_3/O}, {sp_reg[7]_i_2_n_5 sp[6]_i_3/I0}, {p_0_in[0] sp[6]_i_3/I1}, {regfil_reg_n_0_[5][6] sp[6]_i_3/I2}, {opcode_reg_n_0_[2] sp[6]_i_3/I3}, {sp_reg[7]_i_3_n_5 sp[6]_i_3/I4}, {p_8_in[1] sp[6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X43Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[7]_i_1 - 
nets: {sp[7]_i_1_n_0 sp[7]_i_1/O}, {sp_reg[7]_i_2_n_4 sp[7]_i_1/I0}, {state_reg_n_0_[2] sp[7]_i_1/I1}, {sp_reg[7]_i_3_n_4 sp[7]_i_1/I2}, {state_reg_n_0_[5] sp[7]_i_1/I3}, {sp[7]_i_4_n_0 sp[7]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X43Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[7]_i_10 - 
nets: {sp[7]_i_10_n_0 sp[7]_i_10/O}, {sp_reg_n_0_[6] sp[7]_i_10/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[7]_i_11 - 
nets: {sp[7]_i_11_n_0 sp[7]_i_11/O}, {sp_reg_n_0_[5] sp[7]_i_11/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[7]_i_12 - 
nets: {sp[7]_i_12_n_0 sp[7]_i_12/O}, {sp_reg_n_0_[4] sp[7]_i_12/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[7]_i_13 - 
nets: {sp[7]_i_13_n_0 sp[7]_i_13/O}, {sp_reg[7]_i_2_n_4 sp[7]_i_13/I0}, {p_0_in[0] sp[7]_i_13/I1}, {regfil_reg_n_0_[5][7] sp[7]_i_13/I2}, {opcode_reg_n_0_[2] sp[7]_i_13/I3}, {sp_reg[7]_i_3_n_4 sp[7]_i_13/I4}, {p_8_in[1] sp[7]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X43Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[7]_i_4 - 
nets: {sp[7]_i_4_n_0 sp[7]_i_4/O}, {rdatahold2_reg_n_0_[7] sp[7]_i_4/I0}, {sp[0]_i_2_n_0 sp[7]_i_4/I1}, {sp[7]_i_13_n_0 sp[7]_i_4/I2}, {sp0_in[7] sp[7]_i_4/I3}, {p_8_in[1] sp[7]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X43Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[7]_i_9 - 
nets: {sp[7]_i_9_n_0 sp[7]_i_9/O}, {sp_reg_n_0_[7] sp[7]_i_9/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X45Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sp[8]_i_1 - 
nets: {sp[8]_i_1_n_0 sp[8]_i_1/O}, {sp_reg[11]_i_2_n_7 sp[8]_i_1/I0}, {state_reg_n_0_[2] sp[8]_i_1/I1}, {sp_reg[11]_i_3_n_7 sp[8]_i_1/I2}, {state_reg_n_0_[5] sp[8]_i_1/I3}, {sp[8]_i_2_n_0 sp[8]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X44Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[8]_i_2 - 
nets: {sp[8]_i_2_n_0 sp[8]_i_2/O}, {rdatahold[0] sp[8]_i_2/I0}, {sp[0]_i_2_n_0 sp[8]_i_2/I1}, {sp[8]_i_3_n_0 sp[8]_i_2/I2}, {sp0_in[8] sp[8]_i_2/I3}, {p_8_in[1] sp[8]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X44Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[8]_i_3 - 
nets: {sp[8]_i_3_n_0 sp[8]_i_3/O}, {sp_reg[11]_i_2_n_7 sp[8]_i_3/I0}, {p_0_in[0] sp[8]_i_3/I1}, {carry3[8] sp[8]_i_3/I2}, {opcode_reg_n_0_[2] sp[8]_i_3/I3}, {sp_reg[11]_i_3_n_7 sp[8]_i_3/I4}, {p_8_in[1] sp[8]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X44Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp[8]_i_5 - 
nets: {sp[8]_i_5_n_0 sp[8]_i_5/O}, {sp_reg_n_0_[7] sp[8]_i_5/I0}, {sp_reg_n_0_[8] sp[8]_i_5/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[8]_i_6 - 
nets: {sp[8]_i_6_n_0 sp[8]_i_6/O}, {sp_reg_n_0_[6] sp[8]_i_6/I0}, {sp_reg_n_0_[7] sp[8]_i_6/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[8]_i_7 - 
nets: {sp[8]_i_7_n_0 sp[8]_i_7/O}, {sp_reg_n_0_[5] sp[8]_i_7/I0}, {sp_reg_n_0_[6] sp[8]_i_7/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[8]_i_8 - 
nets: {sp[8]_i_8_n_0 sp[8]_i_8/O}, {sp_reg_n_0_[4] sp[8]_i_8/I0}, {sp_reg_n_0_[5] sp[8]_i_8/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X42Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sp[9]_i_1 - 
nets: {sp[9]_i_1_n_0 sp[9]_i_1/O}, {sp_reg[11]_i_2_n_6 sp[9]_i_1/I0}, {state_reg_n_0_[2] sp[9]_i_1/I1}, {sp_reg[11]_i_3_n_6 sp[9]_i_1/I2}, {state_reg_n_0_[5] sp[9]_i_1/I3}, {sp[9]_i_2_n_0 sp[9]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X41Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[9]_i_2 - 
nets: {sp[9]_i_2_n_0 sp[9]_i_2/O}, {rdatahold[1] sp[9]_i_2/I0}, {sp[0]_i_2_n_0 sp[9]_i_2/I1}, {sp[9]_i_3_n_0 sp[9]_i_2/I2}, {sp0_in[9] sp[9]_i_2/I3}, {p_8_in[1] sp[9]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h8B8BBB8B, 
LOC: SLICE_X41Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sp[9]_i_3 - 
nets: {sp[9]_i_3_n_0 sp[9]_i_3/O}, {sp_reg[11]_i_2_n_6 sp[9]_i_3/I0}, {p_0_in[0] sp[9]_i_3/I1}, {carry3[9] sp[9]_i_3/I2}, {opcode_reg_n_0_[2] sp[9]_i_3/I3}, {sp_reg[11]_i_3_n_6 sp[9]_i_3/I4}, {p_8_in[1] sp[9]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h001DFF1DFFFFFFFF, 
LOC: SLICE_X41Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp_reg[0] - 
nets: {sp_reg_n_0_[0] sp_reg[0]/Q}, {clock sp_reg[0]/C}, {sp[15]_i_1_n_0 sp_reg[0]/CE}, {sp[0]_i_1_n_0 sp_reg[0]/D}, {<const0> sp_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[10] - 
nets: {sp_reg_n_0_[10] sp_reg[10]/Q}, {clock sp_reg[10]/C}, {sp[15]_i_1_n_0 sp_reg[10]/CE}, {sp[10]_i_1_n_0 sp_reg[10]/D}, {<const0> sp_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[11] - 
nets: {sp_reg_n_0_[11] sp_reg[11]/Q}, {clock sp_reg[11]/C}, {sp[15]_i_1_n_0 sp_reg[11]/CE}, {sp[11]_i_1_n_0 sp_reg[11]/D}, {<const0> sp_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[11]_i_2 - 
nets: {sp_reg[11]_i_2_n_0 sp_reg[11]_i_2/CO[3]}, { sp_reg[11]_i_2/CO[2]}, { sp_reg[11]_i_2/CO[1]}, { sp_reg[11]_i_2/CO[0]}, {sp_reg[11]_i_2_n_4 sp_reg[11]_i_2/O[3]}, {sp_reg[11]_i_2_n_5 sp_reg[11]_i_2/O[2]}, {sp_reg[11]_i_2_n_6 sp_reg[11]_i_2/O[1]}, {sp_reg[11]_i_2_n_7 sp_reg[11]_i_2/O[0]}, {sp_reg[7]_i_2_n_0 sp_reg[11]_i_2/CI}, {<const0> sp_reg[11]_i_2/CYINIT}, {<const0> sp_reg[11]_i_2/DI[3]}, {<const0> sp_reg[11]_i_2/DI[2]}, {<const0> sp_reg[11]_i_2/DI[1]}, {<const0> sp_reg[11]_i_2/DI[0]}, {sp_reg_n_0_[11] sp_reg[11]_i_2/S[3]}, {sp_reg_n_0_[10] sp_reg[11]_i_2/S[2]}, {sp_reg_n_0_[9] sp_reg[11]_i_2/S[1]}, {sp_reg_n_0_[8] sp_reg[11]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X44Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[11]_i_3 - 
nets: {sp_reg[11]_i_3_n_0 sp_reg[11]_i_3/CO[3]}, { sp_reg[11]_i_3/CO[2]}, { sp_reg[11]_i_3/CO[1]}, { sp_reg[11]_i_3/CO[0]}, {sp_reg[11]_i_3_n_4 sp_reg[11]_i_3/O[3]}, {sp_reg[11]_i_3_n_5 sp_reg[11]_i_3/O[2]}, {sp_reg[11]_i_3_n_6 sp_reg[11]_i_3/O[1]}, {sp_reg[11]_i_3_n_7 sp_reg[11]_i_3/O[0]}, {sp_reg[7]_i_3_n_0 sp_reg[11]_i_3/CI}, {<const0> sp_reg[11]_i_3/CYINIT}, {sp_reg_n_0_[11] sp_reg[11]_i_3/DI[3]}, {sp_reg_n_0_[10] sp_reg[11]_i_3/DI[2]}, {sp_reg_n_0_[9] sp_reg[11]_i_3/DI[1]}, {sp_reg_n_0_[8] sp_reg[11]_i_3/DI[0]}, {sp[11]_i_9_n_0 sp_reg[11]_i_3/S[3]}, {sp[11]_i_10_n_0 sp_reg[11]_i_3/S[2]}, {sp[11]_i_11_n_0 sp_reg[11]_i_3/S[1]}, {sp[11]_i_12_n_0 sp_reg[11]_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[12] - 
nets: {sp_reg_n_0_[12] sp_reg[12]/Q}, {clock sp_reg[12]/C}, {sp[15]_i_1_n_0 sp_reg[12]/CE}, {sp[12]_i_1_n_0 sp_reg[12]/D}, {<const0> sp_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[12]_i_4 - 
nets: {sp_reg[12]_i_4_n_0 sp_reg[12]_i_4/CO[3]}, { sp_reg[12]_i_4/CO[2]}, { sp_reg[12]_i_4/CO[1]}, { sp_reg[12]_i_4/CO[0]}, {sp0_in[12] sp_reg[12]_i_4/O[3]}, {sp0_in[11] sp_reg[12]_i_4/O[2]}, {sp0_in[10] sp_reg[12]_i_4/O[1]}, {sp0_in[9] sp_reg[12]_i_4/O[0]}, {sp_reg[8]_i_4_n_0 sp_reg[12]_i_4/CI}, {<const0> sp_reg[12]_i_4/CYINIT}, {sp_reg_n_0_[11] sp_reg[12]_i_4/DI[3]}, {sp_reg_n_0_[10] sp_reg[12]_i_4/DI[2]}, {sp_reg_n_0_[9] sp_reg[12]_i_4/DI[1]}, {sp_reg_n_0_[8] sp_reg[12]_i_4/DI[0]}, {sp[12]_i_5_n_0 sp_reg[12]_i_4/S[3]}, {sp[12]_i_6_n_0 sp_reg[12]_i_4/S[2]}, {sp[12]_i_7_n_0 sp_reg[12]_i_4/S[1]}, {sp[12]_i_8_n_0 sp_reg[12]_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X42Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[13] - 
nets: {sp_reg_n_0_[13] sp_reg[13]/Q}, {clock sp_reg[13]/C}, {sp[15]_i_1_n_0 sp_reg[13]/CE}, {sp[13]_i_1_n_0 sp_reg[13]/D}, {<const0> sp_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[14] - 
nets: {sp_reg_n_0_[14] sp_reg[14]/Q}, {clock sp_reg[14]/C}, {sp[15]_i_1_n_0 sp_reg[14]/CE}, {sp[14]_i_1_n_0 sp_reg[14]/D}, {<const0> sp_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[15] - 
nets: {sp_reg_n_0_[15] sp_reg[15]/Q}, {clock sp_reg[15]/C}, {sp[15]_i_1_n_0 sp_reg[15]/CE}, {sp[15]_i_2_n_0 sp_reg[15]/D}, {<const0> sp_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[15]_i_18 - 
nets: { sp_reg[15]_i_18/CO[3]}, { sp_reg[15]_i_18/CO[2]}, { sp_reg[15]_i_18/CO[1]}, { sp_reg[15]_i_18/CO[0]}, { sp_reg[15]_i_18/O[3]}, {sp0_in[15] sp_reg[15]_i_18/O[2]}, {sp0_in[14] sp_reg[15]_i_18/O[1]}, {sp0_in[13] sp_reg[15]_i_18/O[0]}, {sp_reg[12]_i_4_n_0 sp_reg[15]_i_18/CI}, {<const0> sp_reg[15]_i_18/CYINIT}, {<const0> sp_reg[15]_i_18/DI[3]}, {<const0> sp_reg[15]_i_18/DI[2]}, {sp_reg_n_0_[13] sp_reg[15]_i_18/DI[1]}, {sp_reg_n_0_[12] sp_reg[15]_i_18/DI[0]}, {<const0> sp_reg[15]_i_18/S[3]}, {sp[15]_i_19_n_0 sp_reg[15]_i_18/S[2]}, {sp[15]_i_20_n_0 sp_reg[15]_i_18/S[1]}, {sp[15]_i_21_n_0 sp_reg[15]_i_18/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X42Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[15]_i_4 - 
nets: { sp_reg[15]_i_4/CO[3]}, { sp_reg[15]_i_4/CO[2]}, { sp_reg[15]_i_4/CO[1]}, { sp_reg[15]_i_4/CO[0]}, {sp_reg[15]_i_4_n_4 sp_reg[15]_i_4/O[3]}, {sp_reg[15]_i_4_n_5 sp_reg[15]_i_4/O[2]}, {sp_reg[15]_i_4_n_6 sp_reg[15]_i_4/O[1]}, {sp_reg[15]_i_4_n_7 sp_reg[15]_i_4/O[0]}, {sp_reg[11]_i_2_n_0 sp_reg[15]_i_4/CI}, {<const0> sp_reg[15]_i_4/CYINIT}, {<const0> sp_reg[15]_i_4/DI[3]}, {<const0> sp_reg[15]_i_4/DI[2]}, {<const0> sp_reg[15]_i_4/DI[1]}, {<const0> sp_reg[15]_i_4/DI[0]}, {sp_reg_n_0_[15] sp_reg[15]_i_4/S[3]}, {sp_reg_n_0_[14] sp_reg[15]_i_4/S[2]}, {sp_reg_n_0_[13] sp_reg[15]_i_4/S[1]}, {sp_reg_n_0_[12] sp_reg[15]_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X44Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[15]_i_5 - 
nets: { sp_reg[15]_i_5/CO[3]}, { sp_reg[15]_i_5/CO[2]}, { sp_reg[15]_i_5/CO[1]}, { sp_reg[15]_i_5/CO[0]}, {sp_reg[15]_i_5_n_4 sp_reg[15]_i_5/O[3]}, {sp_reg[15]_i_5_n_5 sp_reg[15]_i_5/O[2]}, {sp_reg[15]_i_5_n_6 sp_reg[15]_i_5/O[1]}, {sp_reg[15]_i_5_n_7 sp_reg[15]_i_5/O[0]}, {sp_reg[11]_i_3_n_0 sp_reg[15]_i_5/CI}, {<const0> sp_reg[15]_i_5/CYINIT}, {<const0> sp_reg[15]_i_5/DI[3]}, {sp_reg_n_0_[14] sp_reg[15]_i_5/DI[2]}, {sp_reg_n_0_[13] sp_reg[15]_i_5/DI[1]}, {sp_reg_n_0_[12] sp_reg[15]_i_5/DI[0]}, {sp[15]_i_13_n_0 sp_reg[15]_i_5/S[3]}, {sp[15]_i_14_n_0 sp_reg[15]_i_5/S[2]}, {sp[15]_i_15_n_0 sp_reg[15]_i_5/S[1]}, {sp[15]_i_16_n_0 sp_reg[15]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[1] - 
nets: {sp_reg_n_0_[1] sp_reg[1]/Q}, {clock sp_reg[1]/C}, {sp[15]_i_1_n_0 sp_reg[1]/CE}, {sp[1]_i_1_n_0 sp_reg[1]/D}, {<const0> sp_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[2] - 
nets: {sp_reg_n_0_[2] sp_reg[2]/Q}, {clock sp_reg[2]/C}, {sp[15]_i_1_n_0 sp_reg[2]/CE}, {sp[2]_i_1_n_0 sp_reg[2]/D}, {<const0> sp_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[3] - 
nets: {sp_reg_n_0_[3] sp_reg[3]/Q}, {clock sp_reg[3]/C}, {sp[15]_i_1_n_0 sp_reg[3]/CE}, {sp[3]_i_1_n_0 sp_reg[3]/D}, {<const0> sp_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[3]_i_2 - 
nets: {sp_reg[3]_i_2_n_0 sp_reg[3]_i_2/CO[3]}, { sp_reg[3]_i_2/CO[2]}, { sp_reg[3]_i_2/CO[1]}, { sp_reg[3]_i_2/CO[0]}, {sp_reg[3]_i_2_n_4 sp_reg[3]_i_2/O[3]}, {sp_reg[3]_i_2_n_5 sp_reg[3]_i_2/O[2]}, {sp_reg[3]_i_2_n_6 sp_reg[3]_i_2/O[1]}, { sp_reg[3]_i_2/O[0]}, {<const0> sp_reg[3]_i_2/CI}, {<const0> sp_reg[3]_i_2/CYINIT}, {<const0> sp_reg[3]_i_2/DI[3]}, {<const0> sp_reg[3]_i_2/DI[2]}, {sp_reg_n_0_[1] sp_reg[3]_i_2/DI[1]}, {<const0> sp_reg[3]_i_2/DI[0]}, {sp_reg_n_0_[3] sp_reg[3]_i_2/S[3]}, {sp_reg_n_0_[2] sp_reg[3]_i_2/S[2]}, {sp[3]_i_7_n_0 sp_reg[3]_i_2/S[1]}, {sp_reg_n_0_[0] sp_reg[3]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X44Y95, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[3]_i_3 - 
nets: {sp_reg[3]_i_3_n_0 sp_reg[3]_i_3/CO[3]}, { sp_reg[3]_i_3/CO[2]}, { sp_reg[3]_i_3/CO[1]}, { sp_reg[3]_i_3/CO[0]}, {sp_reg[3]_i_3_n_4 sp_reg[3]_i_3/O[3]}, {sp_reg[3]_i_3_n_5 sp_reg[3]_i_3/O[2]}, {sp_reg[3]_i_3_n_6 sp_reg[3]_i_3/O[1]}, {sp_reg[3]_i_3_n_7 sp_reg[3]_i_3/O[0]}, {<const0> sp_reg[3]_i_3/CI}, {<const0> sp_reg[3]_i_3/CYINIT}, {sp_reg_n_0_[3] sp_reg[3]_i_3/DI[3]}, {sp_reg_n_0_[2] sp_reg[3]_i_3/DI[2]}, {sp_reg_n_0_[1] sp_reg[3]_i_3/DI[1]}, {<const0> sp_reg[3]_i_3/DI[0]}, {sp[3]_i_9_n_0 sp_reg[3]_i_3/S[3]}, {sp[3]_i_10_n_0 sp_reg[3]_i_3/S[2]}, {sp[3]_i_11_n_0 sp_reg[3]_i_3/S[1]}, {sp_reg_n_0_[0] sp_reg[3]_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y95, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[4] - 
nets: {sp_reg_n_0_[4] sp_reg[4]/Q}, {clock sp_reg[4]/C}, {sp[15]_i_1_n_0 sp_reg[4]/CE}, {sp[4]_i_1_n_0 sp_reg[4]/D}, {<const0> sp_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[4]_i_4 - 
nets: {sp_reg[4]_i_4_n_0 sp_reg[4]_i_4/CO[3]}, { sp_reg[4]_i_4/CO[2]}, { sp_reg[4]_i_4/CO[1]}, { sp_reg[4]_i_4/CO[0]}, {sp0_in[4] sp_reg[4]_i_4/O[3]}, {sp0_in[3] sp_reg[4]_i_4/O[2]}, {sp0_in[2] sp_reg[4]_i_4/O[1]}, {sp0_in[1] sp_reg[4]_i_4/O[0]}, {<const0> sp_reg[4]_i_4/CI}, {sp_reg_n_0_[0] sp_reg[4]_i_4/CYINIT}, {sp_reg_n_0_[3] sp_reg[4]_i_4/DI[3]}, {sp_reg_n_0_[2] sp_reg[4]_i_4/DI[2]}, {sp_reg_n_0_[1] sp_reg[4]_i_4/DI[1]}, {sp[4]_i_5_n_0 sp_reg[4]_i_4/DI[0]}, {sp[4]_i_6_n_0 sp_reg[4]_i_4/S[3]}, {sp[4]_i_7_n_0 sp_reg[4]_i_4/S[2]}, {sp[4]_i_8_n_0 sp_reg[4]_i_4/S[1]}, {sp[4]_i_9_n_0 sp_reg[4]_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X42Y95, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[5] - 
nets: {sp_reg_n_0_[5] sp_reg[5]/Q}, {clock sp_reg[5]/C}, {sp[15]_i_1_n_0 sp_reg[5]/CE}, {sp[5]_i_1_n_0 sp_reg[5]/D}, {<const0> sp_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[6] - 
nets: {sp_reg_n_0_[6] sp_reg[6]/Q}, {clock sp_reg[6]/C}, {sp[15]_i_1_n_0 sp_reg[6]/CE}, {sp[6]_i_1_n_0 sp_reg[6]/D}, {<const0> sp_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[7] - 
nets: {sp_reg_n_0_[7] sp_reg[7]/Q}, {clock sp_reg[7]/C}, {sp[15]_i_1_n_0 sp_reg[7]/CE}, {sp[7]_i_1_n_0 sp_reg[7]/D}, {<const0> sp_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[7]_i_2 - 
nets: {sp_reg[7]_i_2_n_0 sp_reg[7]_i_2/CO[3]}, { sp_reg[7]_i_2/CO[2]}, { sp_reg[7]_i_2/CO[1]}, { sp_reg[7]_i_2/CO[0]}, {sp_reg[7]_i_2_n_4 sp_reg[7]_i_2/O[3]}, {sp_reg[7]_i_2_n_5 sp_reg[7]_i_2/O[2]}, {sp_reg[7]_i_2_n_6 sp_reg[7]_i_2/O[1]}, {sp_reg[7]_i_2_n_7 sp_reg[7]_i_2/O[0]}, {sp_reg[3]_i_2_n_0 sp_reg[7]_i_2/CI}, {<const0> sp_reg[7]_i_2/CYINIT}, {<const0> sp_reg[7]_i_2/DI[3]}, {<const0> sp_reg[7]_i_2/DI[2]}, {<const0> sp_reg[7]_i_2/DI[1]}, {<const0> sp_reg[7]_i_2/DI[0]}, {sp_reg_n_0_[7] sp_reg[7]_i_2/S[3]}, {sp_reg_n_0_[6] sp_reg[7]_i_2/S[2]}, {sp_reg_n_0_[5] sp_reg[7]_i_2/S[1]}, {sp_reg_n_0_[4] sp_reg[7]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X44Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[7]_i_3 - 
nets: {sp_reg[7]_i_3_n_0 sp_reg[7]_i_3/CO[3]}, { sp_reg[7]_i_3/CO[2]}, { sp_reg[7]_i_3/CO[1]}, { sp_reg[7]_i_3/CO[0]}, {sp_reg[7]_i_3_n_4 sp_reg[7]_i_3/O[3]}, {sp_reg[7]_i_3_n_5 sp_reg[7]_i_3/O[2]}, {sp_reg[7]_i_3_n_6 sp_reg[7]_i_3/O[1]}, {sp_reg[7]_i_3_n_7 sp_reg[7]_i_3/O[0]}, {sp_reg[3]_i_3_n_0 sp_reg[7]_i_3/CI}, {<const0> sp_reg[7]_i_3/CYINIT}, {sp_reg_n_0_[7] sp_reg[7]_i_3/DI[3]}, {sp_reg_n_0_[6] sp_reg[7]_i_3/DI[2]}, {sp_reg_n_0_[5] sp_reg[7]_i_3/DI[1]}, {sp_reg_n_0_[4] sp_reg[7]_i_3/DI[0]}, {sp[7]_i_9_n_0 sp_reg[7]_i_3/S[3]}, {sp[7]_i_10_n_0 sp_reg[7]_i_3/S[2]}, {sp[7]_i_11_n_0 sp_reg[7]_i_3/S[1]}, {sp[7]_i_12_n_0 sp_reg[7]_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X45Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[8] - 
nets: {sp_reg_n_0_[8] sp_reg[8]/Q}, {clock sp_reg[8]/C}, {sp[15]_i_1_n_0 sp_reg[8]/CE}, {sp[8]_i_1_n_0 sp_reg[8]/D}, {<const0> sp_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

sp_reg[8]_i_4 - 
nets: {sp_reg[8]_i_4_n_0 sp_reg[8]_i_4/CO[3]}, { sp_reg[8]_i_4/CO[2]}, { sp_reg[8]_i_4/CO[1]}, { sp_reg[8]_i_4/CO[0]}, {sp0_in[8] sp_reg[8]_i_4/O[3]}, {sp0_in[7] sp_reg[8]_i_4/O[2]}, {sp0_in[6] sp_reg[8]_i_4/O[1]}, {sp0_in[5] sp_reg[8]_i_4/O[0]}, {sp_reg[4]_i_4_n_0 sp_reg[8]_i_4/CI}, {<const0> sp_reg[8]_i_4/CYINIT}, {sp_reg_n_0_[7] sp_reg[8]_i_4/DI[3]}, {sp_reg_n_0_[6] sp_reg[8]_i_4/DI[2]}, {sp_reg_n_0_[5] sp_reg[8]_i_4/DI[1]}, {sp_reg_n_0_[4] sp_reg[8]_i_4/DI[0]}, {sp[8]_i_5_n_0 sp_reg[8]_i_4/S[3]}, {sp[8]_i_6_n_0 sp_reg[8]_i_4/S[2]}, {sp[8]_i_7_n_0 sp_reg[8]_i_4/S[1]}, {sp[8]_i_8_n_0 sp_reg[8]_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X42Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

sp_reg[9] - 
nets: {sp_reg_n_0_[9] sp_reg[9]/Q}, {clock sp_reg[9]/C}, {sp[15]_i_1_n_0 sp_reg[9]/CE}, {sp[9]_i_1_n_0 sp_reg[9]/D}, {<const0> sp_reg[9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state[0]_i_1 - 
nets: {state[0]_i_1_n_0 state[0]_i_1/O}, {state[0]_i_2_n_0 state[0]_i_1/I0}, {state[0]_i_3_n_0 state[0]_i_1/I1}, {state_reg_n_0_[4] state[0]_i_1/I2}, {state[0]_i_4_n_0 state[0]_i_1/I3}, {state[0]_i_5_n_0 state[0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFEFEA, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[0]_i_10 - 
nets: {state[0]_i_10_n_0 state[0]_i_10/O}, {state[0]_i_12_n_0 state[0]_i_10/I0}, {state[0]_i_13_n_0 state[0]_i_10/I1}, {p_0_in[2] state[0]_i_10/I2}, {opcode_reg_n_0_[0] state[0]_i_10/I3}, {p_0_in[0] state[0]_i_10/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF0AC00AC, 
LOC: SLICE_X42Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[0]_i_11 - 
nets: {state[0]_i_11_n_0 state[0]_i_11/O}, {p_0_in[2] state[0]_i_11/I0}, {opcode_reg_n_0_[1] state[0]_i_11/I1}, {p_0_in[0] state[0]_i_11/I2}, {p_0_in[1] state[0]_i_11/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB8C0, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[0]_i_12 - 
nets: {state[0]_i_12_n_0 state[0]_i_12/O}, {sign_reg_n_0 state[0]_i_12/I0}, {p_0_in[1] state[0]_i_12/I1}, {p_0_in[0] state[0]_i_12/I2}, {parity_reg_n_0 state[0]_i_12/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4B78, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[0]_i_13 - 
nets: {state[0]_i_13_n_0 state[0]_i_13/O}, {carry_reg_n_0 state[0]_i_13/I0}, {p_0_in[1] state[0]_i_13/I1}, {p_0_in[0] state[0]_i_13/I2}, {zero_reg_n_0 state[0]_i_13/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h4B78, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[0]_i_2 - 
nets: {state[0]_i_2_n_0 state[0]_i_2/O}, {state_reg_n_0_[0] state[0]_i_2/I0}, {state_reg_n_0_[2] state[0]_i_2/I1}, {state_reg_n_0_[3] state[0]_i_2/I2}, {state_reg_n_0_[1] state[0]_i_2/I3}, {state_reg_n_0_[5] state[0]_i_2/I4}, {g0_b0_n_0 state[0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDDDD11D011001100, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[0]_i_3 - 
nets: {state[0]_i_3_n_0 state[0]_i_3/O}, {g0_b0_n_0 state[0]_i_3/I0}, {state_reg_n_0_[1] state[0]_i_3/I1}, {state_reg_n_0_[3] state[0]_i_3/I2}, {state_reg_n_0_[2] state[0]_i_3/I3}, {state_reg_n_0_[0] state[0]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA202B232, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[0]_i_4 - 
nets: {state[0]_i_4_n_0 state[0]_i_4/O}, {state_reg_n_0_[5] state[0]_i_4/I0}, {state_reg_n_0_[3] state[0]_i_4/I1}, {state[0]_i_6_n_0 state[0]_i_4/I2}, {state_reg_n_0_[1] state[0]_i_4/I3}, {state_reg_n_0_[2] state[0]_i_4/I4}, {state_reg_n_0_[0] state[0]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h1155444455104444, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[0]_i_5 - 
nets: {state[0]_i_5_n_0 state[0]_i_5/O}, {state_reg_n_0_[3] state[0]_i_5/I0}, {state_reg_n_0_[5] state[0]_i_5/I1}, {state_reg_n_0_[2] state[0]_i_5/I2}, {state_reg_n_0_[0] state[0]_i_5/I3}, {state_reg_n_0_[1] state[0]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h04111041, 
LOC: SLICE_X43Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[0]_i_6 - 
nets: {state[0]_i_6_n_0 state[0]_i_6/O}, {state[0]_i_7_n_0 state[0]_i_6/I0}, {p_8_in[1] state[0]_i_6/I1}, {p_8_in[0] state[0]_i_6/I2}, {state[4]_i_13_n_0 state[0]_i_6/I3}, {state[0]_i_8_n_0 state[0]_i_6/I4}, {state[0]_i_9_n_0 state[0]_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3202FECEFFFFFFFF, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[0]_i_7 - 
nets: {state[0]_i_7_n_0 state[0]_i_7/O}, {p_0_in[1] state[0]_i_7/I0}, {p_0_in[2] state[0]_i_7/I1}, {p_0_in[0] state[0]_i_7/I2}, {opcode_reg_n_0_[0] state[0]_i_7/I3}, {opcode_reg_n_0_[2] state[0]_i_7/I4}, {opcode_reg_n_0_[1] state[0]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFB00FF00F7F7F07F, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[0]_i_8 - 
nets: {state[0]_i_8_n_0 state[0]_i_8/O}, {p_8_in[0] state[0]_i_8/I0}, {state[0]_i_10_n_0 state[0]_i_8/I1}, {state[0]_i_11_n_0 state[0]_i_8/I2}, {opcode_reg_n_0_[2] state[0]_i_8/I3}, {opcode_reg_n_0_[1] state[0]_i_8/I4}, {opcode_reg_n_0_[0] state[0]_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFF575757FF777777, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[0]_i_9 - 
nets: {state[0]_i_9_n_0 state[0]_i_9/O}, {statesel[1]_i_4_n_0 state[0]_i_9/I0}, {p_8_in[0] state[0]_i_9/I1}, {p_8_in[1] state[0]_i_9/I2}, {p_0_in[0] state[0]_i_9/I3}, {p_0_in[2] state[0]_i_9/I4}, {p_0_in[1] state[0]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFBFFFBFBFBFBFBFB, 
LOC: SLICE_X42Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_2 - 
nets: {state[1]_i_2_n_0 state[1]_i_2/O}, {state_reg_n_0_[3] state[1]_i_2/I0}, {state_reg_n_0_[4] state[1]_i_2/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X33Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[1]_i_3 - 
nets: {state[1]_i_3_n_0 state[1]_i_3/O}, {g0_b1_n_0 state[1]_i_3/I0}, {state_reg_n_0_[3] state[1]_i_3/I1}, {state_reg_n_0_[2] state[1]_i_3/I2}, {state_reg_n_0_[0] state[1]_i_3/I3}, {state_reg_n_0_[1] state[1]_i_3/I4}, {state_reg_n_0_[4] state[1]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h80BF8E2000F302A0, 
LOC: SLICE_X34Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_4 - 
nets: {state[1]_i_4_n_0 state[1]_i_4/O}, {state_reg_n_0_[2] state[1]_i_4/I0}, {state[1]_i_5_n_0 state[1]_i_4/I1}, {state_reg_n_0_[1] state[1]_i_4/I2}, {state_reg_n_0_[5] state[1]_i_4/I3}, {state_reg_n_0_[0] state[1]_i_4/I4}, {g0_b1_n_0 state[1]_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAF05A55D0505005D, 
LOC: SLICE_X34Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_5 - 
nets: {state[1]_i_5_n_0 state[1]_i_5/O}, {state[1] state[1]_i_5/I0}, {p_8_in[1] state[1]_i_5/I1}, {state[1]_i_7_n_0 state[1]_i_5/I2}, {p_8_in[0] state[1]_i_5/I3}, {state[1]_i_8_n_0 state[1]_i_5/I4}, {state[4]_i_13_n_0 state[1]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h88FC88FCBBFC88FC, 
LOC: SLICE_X34Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_6 - 
nets: {state[1] state[1]_i_6/O}, {state[1]_i_9_n_0 state[1]_i_6/I0}, {opcode_reg_n_0_[1] state[1]_i_6/I1}, {p_0_in[0] state[1]_i_6/I2}, {p_0_in[2] state[1]_i_6/I3}, {p_0_in[1] state[1]_i_6/I4}, {opcode_reg_n_0_[0] state[1]_i_6/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hABEFABBBAAAAAAAA, 
LOC: SLICE_X34Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_7 - 
nets: {state[1]_i_7_n_0 state[1]_i_7/O}, {p_0_in[2] state[1]_i_7/I0}, {p_0_in[1] state[1]_i_7/I1}, {p_0_in[0] state[1]_i_7/I2}, {opcode_reg_n_0_[2] state[1]_i_7/I3}, {opcode_reg_n_0_[1] state[1]_i_7/I4}, {opcode_reg_n_0_[0] state[1]_i_7/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0200FF0FFFFFFF00, 
LOC: SLICE_X34Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_8 - 
nets: {state[1]_i_8_n_0 state[1]_i_8/O}, {opcode_reg_n_0_[0] state[1]_i_8/I0}, {opcode_reg_n_0_[2] state[1]_i_8/I1}, {opcode_reg_n_0_[1] state[1]_i_8/I2}, {p_0_in[0] state[1]_i_8/I3}, {p_0_in[2] state[1]_i_8/I4}, {p_0_in[1] state[1]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h40FF404040404040, 
LOC: SLICE_X34Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_9 - 
nets: {state[1]_i_9_n_0 state[1]_i_9/O}, {opcode_reg_n_0_[0] state[1]_i_9/I0}, {p_0_in[0] state[1]_i_9/I1}, {p_0_in[1] state[1]_i_9/I2}, {state[4]_i_16_n_0 state[1]_i_9/I3}, {opcode_reg_n_0_[2] state[1]_i_9/I4}, {opcode_reg_n_0_[1] state[1]_i_9/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF570257025702, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_1 - 
nets: {state[2]_i_1_n_0 state[2]_i_1/O}, {state[2]_i_2_n_0 state[2]_i_1/I0}, {state[2]_i_3_n_0 state[2]_i_1/I1}, {state_reg_n_0_[5] state[2]_i_1/I2}, {state[2]_i_4_n_0 state[2]_i_1/I3}, {state_reg_n_0_[3] state[2]_i_1/I4}, {state_reg_n_0_[4] state[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAAAABABF, 
LOC: SLICE_X35Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_2 - 
nets: {state[2]_i_2_n_0 state[2]_i_2/O}, {state_reg_n_0_[4] state[2]_i_2/I0}, {state_reg_n_0_[0] state[2]_i_2/I1}, {g0_b2_n_0 state[2]_i_2/I2}, {state_reg_n_0_[3] state[2]_i_2/I3}, {state_reg_n_0_[1] state[2]_i_2/I4}, {state_reg_n_0_[2] state[2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB122902088880090, 
LOC: SLICE_X35Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_3 - 
nets: {state[2]_i_3_n_0 state[2]_i_3/O}, {g0_b2_n_0 state[2]_i_3/I0}, {state_reg_n_0_[0] state[2]_i_3/I1}, {state_reg_n_0_[1] state[2]_i_3/I2}, {state_reg_n_0_[2] state[2]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h57F3, 
LOC: SLICE_X35Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[2]_i_4 - 
nets: {state[2]_i_4_n_0 state[2]_i_4/O}, {intr state[2]_i_4/I0}, {ei_reg_n_0 state[2]_i_4/I1}, {state_reg_n_0_[2] state[2]_i_4/I2}, {state_reg_n_0_[0] state[2]_i_4/I3}, {state_reg_n_0_[1] state[2]_i_4/I4}, {state[2]_i_5_n_0 state[2]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF0FF8F00F0FF8FFF, 
LOC: SLICE_X37Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_5 - 
nets: {state[2]_i_5_n_0 state[2]_i_5/O}, {state[3] state[2]_i_5/I0}, {state[2]_i_7_n_0 state[2]_i_5/I1}, {statesel[1]_i_4_n_0 state[2]_i_5/I2}, {p_8_in[1] state[2]_i_5/I3}, {state[2]_i_8_n_0 state[2]_i_5/I4}, {p_8_in[0] state[2]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACC0FFF0F00, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_6 - 
nets: {state[3] state[2]_i_6/O}, {opcode_reg_n_0_[0] state[2]_i_6/I0}, {opcode_reg_n_0_[1] state[2]_i_6/I1}, {p_0_in[0] state[2]_i_6/I2}, {opcode_reg_n_0_[2] state[2]_i_6/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8A00, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[2]_i_7 - 
nets: {state[2]_i_7_n_0 state[2]_i_7/O}, {state[4]_i_13_n_0 state[2]_i_7/I0}, {p_0_in[1] state[2]_i_7/I1}, {p_0_in[2] state[2]_i_7/I2}, {statesel[1]_i_4_n_0 state[2]_i_7/I3}, {p_0_in[0] state[2]_i_7/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hAAAAAAEA, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[2]_i_8 - 
nets: {state[2]_i_8_n_0 state[2]_i_8/O}, {opcode_reg_n_0_[1] state[2]_i_8/I0}, {opcode_reg_n_0_[0] state[2]_i_8/I1}, {p_0_in[0] state[2]_i_8/I2}, {p_0_in[2] state[2]_i_8/I3}, {opcode_reg_n_0_[2] state[2]_i_8/I4}, {p_0_in[1] state[2]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h5055000255550002, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[3]_i_1 - 
nets: {state[3]_i_1_n_0 state[3]_i_1/O}, {g0_b3_n_0 state[3]_i_1/I0}, {state_reg_n_0_[2] state[3]_i_1/I1}, {state_reg_n_0_[5] state[3]_i_1/I2}, {state[4]_i_6_n_0 state[3]_i_1/I3}, {state[3]_i_2_n_0 state[3]_i_1/I4}, {state[3]_i_3_n_0 state[3]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFF800080, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[3]_i_2 - 
nets: {state[3]_i_2_n_0 state[3]_i_2/O}, {state_reg[3]_i_4_n_0 state[3]_i_2/I0}, {state_reg_n_0_[5] state[3]_i_2/I1}, {g0_b3_n_0 state[3]_i_2/I2}, {state_reg_n_0_[2] state[3]_i_2/I3}, {state_reg_n_0_[4] state[3]_i_2/I4}, {state_reg_n_0_[3] state[3]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000000022F2, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[3]_i_3 - 
nets: {state[3]_i_3_n_0 state[3]_i_3/O}, {state_reg_n_0_[4] state[3]_i_3/I0}, {state_reg_n_0_[3] state[3]_i_3/I1}, {state_reg_n_0_[0] state[3]_i_3/I2}, {state_reg_n_0_[1] state[3]_i_3/I3}, {g0_b3_n_0 state[3]_i_3/I4}, {state_reg_n_0_[2] state[3]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAC86240088A08880, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[3]_i_5 - 
nets: {state[3]_i_5_n_0 state[3]_i_5/O}, {p_0_in[2] state[3]_i_5/I0}, {p_0_in[0] state[3]_i_5/I1}, {opcode_reg_n_0_[0] state[3]_i_5/I2}, {opcode_reg_n_0_[2] state[3]_i_5/I3}, {opcode_reg_n_0_[1] state[3]_i_5/I4}, {p_8_in[1] state[3]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000010000, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[3]_i_6 - 
nets: {state[3]_i_6_n_0 state[3]_i_6/O}, {state[3] state[3]_i_6/I0}, {p_8_in[1] state[3]_i_6/I1}, {statesel[1]_i_4_n_0 state[3]_i_6/I2}, {eienb_i_5_n_0 state[3]_i_6/I3}, {state[4]_i_13_n_0 state[3]_i_6/I4}, {p_0_in[0] state[3]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h888888888888888B, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_1 - 
nets: {state[4]_i_1_n_0 state[4]_i_1/O}, {state[4]_i_3_n_0 state[4]_i_1/I0}, {state[4]_i_4_n_0 state[4]_i_1/I1}, {waitr state[4]_i_1/I2}, {state_reg_n_0_[5] state[4]_i_1/I3}, {state[4]_i_5_n_0 state[4]_i_1/I4}, {state_reg_n_0_[2] state[4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEEEEEEEEEEEEEEAE, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_10 - 
nets: {state[4]_i_10_n_0 state[4]_i_10/O}, {state[4] state[4]_i_10/I0}, {state[4]_i_13_n_0 state[4]_i_10/I1}, {statesel[1]_i_4_n_0 state[4]_i_10/I2}, {p_8_in[1] state[4]_i_10/I3}, {state[4]_i_14_n_0 state[4]_i_10/I4}, {p_8_in[0] state[4]_i_10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAA30AA30F0FFF000, 
LOC: SLICE_X35Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_11 - 
nets: {state[4]_i_11_n_0 state[4]_i_11/O}, {p_0_in[1] state[4]_i_11/I0}, {p_0_in[2] state[4]_i_11/I1}, {p_0_in[0] state[4]_i_11/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

state[4]_i_12 - 
nets: {state[4] state[4]_i_12/O}, {state[4]_i_15_n_0 state[4]_i_12/I0}, {opcode_reg_n_0_[0] state[4]_i_12/I1}, {state[4]_i_16_n_0 state[4]_i_12/I2}, {opcode_reg_n_0_[2] state[4]_i_12/I3}, {opcode_reg_n_0_[1] state[4]_i_12/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hBBB8B8B8, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[4]_i_13 - 
nets: {state[4]_i_13_n_0 state[4]_i_13/O}, {opcode_reg_n_0_[0] state[4]_i_13/I0}, {p_8_in[0] state[4]_i_13/I1}, {p_0_in[0] state[4]_i_13/I2}, {p_8_in[1] state[4]_i_13/I3}, {state[4]_i_17_n_0 state[4]_i_13/I4}, {state[4]_i_18_n_0 state[4]_i_13/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000004, 
LOC: SLICE_X37Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_14 - 
nets: {state[4]_i_14_n_0 state[4]_i_14/O}, {p_0_in[1] state[4]_i_14/I0}, {p_0_in[0] state[4]_i_14/I1}, {opcode_reg_n_0_[2] state[4]_i_14/I2}, {p_0_in[2] state[4]_i_14/I3}, {opcode_reg_n_0_[1] state[4]_i_14/I4}, {opcode_reg_n_0_[0] state[4]_i_14/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00002303FFFC2000, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_15 - 
nets: {state[4]_i_15_n_0 state[4]_i_15/O}, {p_0_in[1] state[4]_i_15/I0}, {p_0_in[0] state[4]_i_15/I1}, {opcode_reg_n_0_[2] state[4]_i_15/I2}, {p_0_in[2] state[4]_i_15/I3}, {opcode_reg_n_0_[1] state[4]_i_15/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h010B0347, 
LOC: SLICE_X33Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[4]_i_16 - 
nets: {state[4]_i_16_n_0 state[4]_i_16/O}, {sign_reg_n_0 state[4]_i_16/I0}, {p_0_in[1] state[4]_i_16/I1}, {parity_reg_n_0 state[4]_i_16/I2}, {p_0_in[0] state[4]_i_16/I3}, {p_0_in[2] state[4]_i_16/I4}, {state[4]_i_19_n_0 state[4]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB847FFFFB8470000, 
LOC: SLICE_X40Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_17 - 
nets: {state[4]_i_17_n_0 state[4]_i_17/O}, {p_0_in[1] state[4]_i_17/I0}, {p_0_in[2] state[4]_i_17/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X38Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[4]_i_18 - 
nets: {state[4]_i_18_n_0 state[4]_i_18/O}, {opcode_reg_n_0_[1] state[4]_i_18/I0}, {opcode_reg_n_0_[2] state[4]_i_18/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[4]_i_19 - 
nets: {state[4]_i_19_n_0 state[4]_i_19/O}, {carry_reg_n_0 state[4]_i_19/I0}, {p_0_in[1] state[4]_i_19/I1}, {zero_reg_n_0 state[4]_i_19/I2}, {p_0_in[0] state[4]_i_19/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hB847, 
LOC: SLICE_X41Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[4]_i_2 - 
nets: {state[4]_i_2_n_0 state[4]_i_2/O}, {g0_b4_n_0 state[4]_i_2/I0}, {state_reg_n_0_[2] state[4]_i_2/I1}, {state_reg_n_0_[5] state[4]_i_2/I2}, {state[4]_i_6_n_0 state[4]_i_2/I3}, {state[4]_i_7_n_0 state[4]_i_2/I4}, {state[4]_i_8_n_0 state[4]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFF800080, 
LOC: SLICE_X35Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_3 - 
nets: {state[4]_i_3_n_0 state[4]_i_3/O}, {state_reg_n_0_[0] state[4]_i_3/I0}, {state_reg_n_0_[1] state[4]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[4]_i_4 - 
nets: {state[4]_i_4_n_0 state[4]_i_4/O}, {state_reg_n_0_[3] state[4]_i_4/I0}, {state_reg_n_0_[1] state[4]_i_4/I1}, {state_reg_n_0_[5] state[4]_i_4/I2}, {state[4]_i_9_n_0 state[4]_i_4/I3}, {state_reg_n_0_[4] state[4]_i_4/I4}, {waitr state[4]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFEFEFFFEFFFFFFFE, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_5 - 
nets: {state[4]_i_5_n_0 state[4]_i_5/O}, {state_reg_n_0_[3] state[4]_i_5/I0}, {state_reg_n_0_[4] state[4]_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X39Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[4]_i_6 - 
nets: {state[4]_i_6_n_0 state[4]_i_6/O}, {state_reg_n_0_[0] state[4]_i_6/I0}, {state_reg_n_0_[1] state[4]_i_6/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X36Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[4]_i_7 - 
nets: {state[4]_i_7_n_0 state[4]_i_7/O}, {state_reg_n_0_[3] state[4]_i_7/I0}, {state_reg_n_0_[5] state[4]_i_7/I1}, {state[4]_i_10_n_0 state[4]_i_7/I2}, {state_reg_n_0_[4] state[4]_i_7/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0010, 
LOC: SLICE_X35Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

state[4]_i_8 - 
nets: {state[4]_i_8_n_0 state[4]_i_8/O}, {state_reg_n_0_[4] state[4]_i_8/I0}, {state_reg_n_0_[1] state[4]_i_8/I1}, {g0_b4_n_0 state[4]_i_8/I2}, {state_reg_n_0_[0] state[4]_i_8/I3}, {state_reg_n_0_[2] state[4]_i_8/I4}, {state_reg_n_0_[3] state[4]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE490AA8888A8A8BA, 
LOC: SLICE_X35Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[4]_i_9 - 
nets: {state[4]_i_9_n_0 state[4]_i_9/O}, {opcode_reg_n_0_[2] state[4]_i_9/I0}, {opcode_reg_n_0_[1] state[4]_i_9/I1}, {p_8_in[1] state[4]_i_9/I2}, {state[4]_i_11_n_0 state[4]_i_9/I3}, {p_8_in[0] state[4]_i_9/I4}, {opcode_reg_n_0_[0] state[4]_i_9/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFEFF, 
LOC: SLICE_X39Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_1 - 
nets: {state[5]_i_1_n_0 state[5]_i_1/O}, {state[5]_i_2_n_0 state[5]_i_1/I0}, {state_reg_n_0_[2] state[5]_i_1/I1}, {state[5]_i_3_n_0 state[5]_i_1/I2}, {state[5]_i_4_n_0 state[5]_i_1/I3}, {state[5]_i_5_n_0 state[5]_i_1/I4}, {state_reg_n_0_[5] state[5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8FFB8B8B800, 
LOC: SLICE_X36Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_2 - 
nets: {state[5]_i_2_n_0 state[5]_i_2/O}, {state[5]_i_6_n_0 state[5]_i_2/I0}, {state[4]_i_6_n_0 state[5]_i_2/I1}, {g0_b5_n_0 state[5]_i_2/I2}, {state_reg_n_0_[4] state[5]_i_2/I3}, {state_reg_n_0_[5] state[5]_i_2/I4}, {state_reg_n_0_[3] state[5]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000030C00030C088, 
LOC: SLICE_X36Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_3 - 
nets: {state[5]_i_3_n_0 state[5]_i_3/O}, {state_reg_n_0_[3] state[5]_i_3/I0}, {state_reg_n_0_[1] state[5]_i_3/I1}, {g0_b5_n_0 state[5]_i_3/I2}, {state_reg_n_0_[4] state[5]_i_3/I3}, {state_reg_n_0_[5] state[5]_i_3/I4}, {state_reg_n_0_[0] state[5]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000100000100000, 
LOC: SLICE_X36Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_4 - 
nets: {state[5]_i_4_n_0 state[5]_i_4/O}, {state_reg_n_0_[0] state[5]_i_4/I0}, {state_reg_n_0_[5] state[5]_i_4/I1}, {waitr state[5]_i_4/I2}, {state_reg_n_0_[2] state[5]_i_4/I3}, {state_reg_n_0_[3] state[5]_i_4/I4}, {state_reg_n_0_[1] state[5]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFDFFFDFFFEFEEEE, 
LOC: SLICE_X36Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_5 - 
nets: {state[5]_i_5_n_0 state[5]_i_5/O}, {waitr state[5]_i_5/I0}, {state_reg_n_0_[4] state[5]_i_5/I1}, {state_reg_n_0_[1] state[5]_i_5/I2}, {state_reg_n_0_[3] state[5]_i_5/I3}, {state_reg_n_0_[2] state[5]_i_5/I4}, {state[4]_i_9_n_0 state[5]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h77C777C744C477C7, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_6 - 
nets: {state[5]_i_6_n_0 state[5]_i_6/O}, {p_8_in[0] state[5]_i_6/I0}, {state[5]_i_7_n_0 state[5]_i_6/I1}, {eienb_i_6_n_0 state[5]_i_6/I2}, {p_0_in[2] state[5]_i_6/I3}, {opcode_reg_n_0_[2] state[5]_i_6/I4}, {p_8_in[1] state[5]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000001000000, 
LOC: SLICE_X36Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[5]_i_7 - 
nets: {state[5]_i_7_n_0 state[5]_i_7/O}, {p_0_in[1] state[5]_i_7/I0}, {p_0_in[0] state[5]_i_7/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X35Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state_reg[0] - 
nets: {state_reg_n_0_[0] state_reg[0]/Q}, {clock state_reg[0]/C}, {state[4]_i_1_n_0 state_reg[0]/CE}, {state[0]_i_1_n_0 state_reg[0]/D}, {reset state_reg[0]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X43Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

state_reg[1] - 
nets: {state_reg_n_0_[1] state_reg[1]/Q}, {clock state_reg[1]/C}, {state[4]_i_1_n_0 state_reg[1]/CE}, {state_reg[1]_i_1_n_0 state_reg[1]/D}, {reset state_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state_reg[1]_i_1 - 
nets: {state_reg[1]_i_1_n_0 state_reg[1]_i_1/O}, {state[1]_i_3_n_0 state_reg[1]_i_1/I0}, {state[1]_i_4_n_0 state_reg[1]_i_1/I1}, {state[1]_i_2_n_0 state_reg[1]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X34Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

state_reg[2] - 
nets: {state_reg_n_0_[2] state_reg[2]/Q}, {clock state_reg[2]/C}, {state[4]_i_1_n_0 state_reg[2]/CE}, {state[2]_i_1_n_0 state_reg[2]/D}, {reset state_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state_reg[3] - 
nets: {state_reg_n_0_[3] state_reg[3]/Q}, {clock state_reg[3]/C}, {state[4]_i_1_n_0 state_reg[3]/CE}, {state[3]_i_1_n_0 state_reg[3]/D}, {reset state_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state_reg[3]_i_4 - 
nets: {state_reg[3]_i_4_n_0 state_reg[3]_i_4/O}, {state[3]_i_5_n_0 state_reg[3]_i_4/I0}, {state[3]_i_6_n_0 state_reg[3]_i_4/I1}, {p_8_in[0] state_reg[3]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X39Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

state_reg[4] - 
nets: {state_reg_n_0_[4] state_reg[4]/Q}, {clock state_reg[4]/C}, {state[4]_i_1_n_0 state_reg[4]/CE}, {state[4]_i_2_n_0 state_reg[4]/D}, {reset state_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state_reg[5] - 
nets: {state_reg_n_0_[5] state_reg[5]/Q}, {clock state_reg[5]/C}, {<const1> state_reg[5]/CE}, {state[5]_i_1_n_0 state_reg[5]/D}, {reset state_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

statesel[0]_i_1 - 
nets: {statesel[0]_i_1_n_0 statesel[0]_i_1/O}, {sel[0] statesel[0]_i_1/I0}, {statesel[5]_i_6_n_0 statesel[0]_i_1/I1}, {statesel[0]_i_2_n_0 statesel[0]_i_1/I2}, {statesel[0]_i_3_n_0 statesel[0]_i_1/I3}, {p_0_in[0] statesel[0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h74747477, 
LOC: SLICE_X37Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statesel[0]_i_2 - 
nets: {statesel[0]_i_2_n_0 statesel[0]_i_2/O}, {statesel[0]_i_4_n_0 statesel[0]_i_2/I0}, {opcode_reg_n_0_[2] statesel[0]_i_2/I1}, {opcode_reg_n_0_[1] statesel[0]_i_2/I2}, {p_8_in[0] statesel[0]_i_2/I3}, {p_8_in[1] statesel[0]_i_2/I4}, {opcode_reg_n_0_[0] statesel[0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hC055FF55C0553F55, 
LOC: SLICE_X33Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[0]_i_3 - 
nets: {statesel[0]_i_3_n_0 statesel[0]_i_3/O}, {opcode_reg_n_0_[0] statesel[0]_i_3/I0}, {p_8_in[0] statesel[0]_i_3/I1}, {p_0_in[2] statesel[0]_i_3/I2}, {p_0_in[1] statesel[0]_i_3/I3}, {opcode_reg_n_0_[1] statesel[0]_i_3/I4}, {p_8_in[1] statesel[0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h777F7777FFFFFFFF, 
LOC: SLICE_X37Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[0]_i_4 - 
nets: {statesel[0]_i_4_n_0 statesel[0]_i_4/O}, {p_8_in[1] statesel[0]_i_4/I0}, {opcode_reg_n_0_[2] statesel[0]_i_4/I1}, {p_0_in[0] statesel[0]_i_4/I2}, {p_0_in[1] statesel[0]_i_4/I3}, {p_0_in[2] statesel[0]_i_4/I4}, {opcode_reg_n_0_[1] statesel[0]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAEABBABAFFFFFFFF, 
LOC: SLICE_X33Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[1]_i_1 - 
nets: {statesel[1]_i_1_n_0 statesel[1]_i_1/O}, {sel[0] statesel[1]_i_1/I0}, {sel[1] statesel[1]_i_1/I1}, {state_reg_n_0_[4] statesel[1]_i_1/I2}, {state_reg_n_0_[3] statesel[1]_i_1/I3}, {state_reg_n_0_[5] statesel[1]_i_1/I4}, {statesel[1]_i_2_n_0 statesel[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h6666666F66666660, 
LOC: SLICE_X35Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[1]_i_2 - 
nets: {statesel[1]_i_2_n_0 statesel[1]_i_2/O}, {statesel[1]_i_3_n_0 statesel[1]_i_2/I0}, {statesel[1]_i_4_n_0 statesel[1]_i_2/I1}, {p_8_in[0] statesel[1]_i_2/I2}, {p_8_in[1] statesel[1]_i_2/I3}, {statesel[1]_i_5_n_0 statesel[1]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFEAAAEA, 
LOC: SLICE_X34Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statesel[1]_i_3 - 
nets: {statesel[1]_i_3_n_0 statesel[1]_i_3/O}, {p_0_in[2] statesel[1]_i_3/I0}, {opcode_reg_n_0_[1] statesel[1]_i_3/I1}, {p_0_in[1] statesel[1]_i_3/I2}, {p_0_in[0] statesel[1]_i_3/I3}, {opcode_reg_n_0_[2] statesel[1]_i_3/I4}, {p_8_in[0] statesel[1]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000CC4C5D38, 
LOC: SLICE_X34Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[1]_i_4 - 
nets: {statesel[1]_i_4_n_0 statesel[1]_i_4/O}, {opcode_reg_n_0_[1] statesel[1]_i_4/I0}, {opcode_reg_n_0_[2] statesel[1]_i_4/I1}, {opcode_reg_n_0_[0] statesel[1]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X34Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statesel[1]_i_5 - 
nets: {statesel[1]_i_5_n_0 statesel[1]_i_5/O}, {p_0_in[0] statesel[1]_i_5/I0}, {p_8_in[0] statesel[1]_i_5/I1}, {opcode_reg_n_0_[0] statesel[1]_i_5/I2}, {statesel[1]_i_6_n_0 statesel[1]_i_5/I3}, {opcode_reg_n_0_[1] statesel[1]_i_5/I4}, {opcode_reg_n_0_[2] statesel[1]_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h333333333FFF7373, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[1]_i_6 - 
nets: {statesel[1]_i_6_n_0 statesel[1]_i_6/O}, {p_0_in[1] statesel[1]_i_6/I0}, {p_0_in[2] statesel[1]_i_6/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

statesel[2]_i_1 - 
nets: {statesel[2]_i_1_n_0 statesel[2]_i_1/O}, {sel[0] statesel[2]_i_1/I0}, {sel[1] statesel[2]_i_1/I1}, {sel[2] statesel[2]_i_1/I2}, {statesel[5]_i_6_n_0 statesel[2]_i_1/I3}, {statesel[2]_i_2_n_0 statesel[2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h78FF7800, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statesel[2]_i_2 - 
nets: {statesel[2]_i_2_n_0 statesel[2]_i_2/O}, {statesel[2]_i_3_n_0 statesel[2]_i_2/I0}, {p_8_in[0] statesel[2]_i_2/I1}, {p_0_in[0] statesel[2]_i_2/I2}, {opcode_reg_n_0_[0] statesel[2]_i_2/I3}, {opcode_reg_n_0_[1] statesel[2]_i_2/I4}, {statesel[2]_i_4_n_0 statesel[2]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAAAA2A22A2AA2A22, 
LOC: SLICE_X48Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[2]_i_3 - 
nets: {statesel[2]_i_3_n_0 statesel[2]_i_3/O}, {p_8_in[0] statesel[2]_i_3/I0}, {p_0_in[0] statesel[2]_i_3/I1}, {opcode_reg_n_0_[1] statesel[2]_i_3/I2}, {p_0_in[2] statesel[2]_i_3/I3}, {opcode_reg_n_0_[2] statesel[2]_i_3/I4}, {p_8_in[1] statesel[2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA55554005, 
LOC: SLICE_X48Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[2]_i_4 - 
nets: {statesel[2]_i_4_n_0 statesel[2]_i_4/O}, {opcode_reg_n_0_[2] statesel[2]_i_4/I0}, {p_0_in[2] statesel[2]_i_4/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X48Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

statesel[3]_i_1 - 
nets: {statesel[3]_i_1_n_0 statesel[3]_i_1/O}, {statesel[3]_i_2_n_0 statesel[3]_i_1/I0}, {sel[3] statesel[3]_i_1/I1}, {statesel[5]_i_6_n_0 statesel[3]_i_1/I2}, {statesel[3]_i_3_n_0 statesel[3]_i_1/I3}, {p_8_in[1] statesel[3]_i_1/I4}, {statesel[3]_i_4_n_0 statesel[3]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h6F6F6F6060606060, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[3]_i_2 - 
nets: {statesel[3]_i_2_n_0 statesel[3]_i_2/O}, {sel[2] statesel[3]_i_2/I0}, {sel[0] statesel[3]_i_2/I1}, {sel[1] statesel[3]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statesel[3]_i_3 - 
nets: {statesel[3]_i_3_n_0 statesel[3]_i_3/O}, {p_0_in[2] statesel[3]_i_3/I0}, {opcode_reg_n_0_[1] statesel[3]_i_3/I1}, {p_0_in[0] statesel[3]_i_3/I2}, {p_0_in[1] statesel[3]_i_3/I3}, {opcode_reg_n_0_[2] statesel[3]_i_3/I4}, {p_8_in[0] statesel[3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFF02AA, 
LOC: SLICE_X39Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[3]_i_4 - 
nets: {statesel[3]_i_4_n_0 statesel[3]_i_4/O}, {opcode_reg_n_0_[2] statesel[3]_i_4/I0}, {p_0_in[1] statesel[3]_i_4/I1}, {p_8_in[0] statesel[3]_i_4/I2}, {p_0_in[0] statesel[3]_i_4/I3}, {opcode_reg_n_0_[1] statesel[3]_i_4/I4}, {opcode_reg_n_0_[0] statesel[3]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h1F1F1F0FFFFF5F5F, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[4]_i_2 - 
nets: {statesel[4]_i_2_n_0 statesel[4]_i_2/O}, {statesel[4]_i_4_n_0 statesel[4]_i_2/I0}, {opcode_reg_n_0_[2] statesel[4]_i_2/I1}, {statesel[4]_i_5_n_0 statesel[4]_i_2/I2}, {opcode_reg_n_0_[0] statesel[4]_i_2/I3}, {opcode_reg_n_0_[1] statesel[4]_i_2/I4}, {p_8_in[1] statesel[4]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBAAAAAFFAAAAAAAA, 
LOC: SLICE_X36Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[4]_i_3 - 
nets: {statesel[4]_i_3_n_0 statesel[4]_i_3/O}, {sel[2] statesel[4]_i_3/I0}, {sel[0] statesel[4]_i_3/I1}, {sel[1] statesel[4]_i_3/I2}, {sel[3] statesel[4]_i_3/I3}, {sel[4] statesel[4]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h7FFF8000, 
LOC: SLICE_X36Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statesel[4]_i_4 - 
nets: {statesel[4]_i_4_n_0 statesel[4]_i_4/O}, {opcode_reg_n_0_[1] statesel[4]_i_4/I0}, {p_8_in[1] statesel[4]_i_4/I1}, {p_0_in[0] statesel[4]_i_4/I2}, {opcode_reg_n_0_[2] statesel[4]_i_4/I3}, {p_0_in[2] statesel[4]_i_4/I4}, {p_8_in[0] statesel[4]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h40404040DDEEDDCC, 
LOC: SLICE_X36Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[4]_i_5 - 
nets: {statesel[4]_i_5_n_0 statesel[4]_i_5/O}, {p_0_in[0] statesel[4]_i_5/I0}, {p_0_in[1] statesel[4]_i_5/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X33Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

statesel[5]_i_1 - 
nets: {statesel[5]_i_1_n_0 statesel[5]_i_1/O}, {state_reg_n_0_[3] statesel[5]_i_1/I0}, {state_reg_n_0_[1] statesel[5]_i_1/I1}, {statesel[5]_i_3_n_0 statesel[5]_i_1/I2}, {state_reg_n_0_[2] statesel[5]_i_1/I3}, {statesel[5]_i_4_n_0 statesel[5]_i_1/I4}, {reset statesel[5]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FF100010, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_10 - 
nets: {statesel[5]_i_10_n_0 statesel[5]_i_10/O}, {p_8_in[0] statesel[5]_i_10/I0}, {p_8_in[1] statesel[5]_i_10/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X44Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

statesel[5]_i_11 - 
nets: {statesel statesel[5]_i_11/O}, {p_0_in[2] statesel[5]_i_11/I0}, {p_0_in[1] statesel[5]_i_11/I1}, {opcode_reg_n_0_[2] statesel[5]_i_11/I2}, {opcode_reg_n_0_[0] statesel[5]_i_11/I3}, {p_0_in[0] statesel[5]_i_11/I4}, {opcode_reg_n_0_[1] statesel[5]_i_11/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00FF00FF00008F80, 
LOC: SLICE_X37Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_12 - 
nets: {statesel[5]_i_12_n_0 statesel[5]_i_12/O}, {p_0_in[1] statesel[5]_i_12/I0}, {p_0_in[2] statesel[5]_i_12/I1}, {p_0_in[0] statesel[5]_i_12/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hF7, 
LOC: SLICE_X37Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statesel[5]_i_2 - 
nets: {statesel[5]_i_2_n_0 statesel[5]_i_2/O}, {statesel[5]_i_5_n_0 statesel[5]_i_2/I0}, {statesel[5]_i_6_n_0 statesel[5]_i_2/I1}, {p_8_in[1] statesel[5]_i_2/I2}, {p_8_in[0] statesel[5]_i_2/I3}, {opcode_reg_n_0_[2] statesel[5]_i_2/I4}, {opcode_reg_n_0_[1] statesel[5]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B8BBB8B8, 
LOC: SLICE_X37Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_3 - 
nets: {statesel[5]_i_3_n_0 statesel[5]_i_3/O}, {state_reg_n_0_[0] statesel[5]_i_3/I0}, {state_reg_n_0_[5] statesel[5]_i_3/I1}, {state_reg_n_0_[4] statesel[5]_i_3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h24, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statesel[5]_i_4 - 
nets: {statesel[5]_i_4_n_0 statesel[5]_i_4/O}, {statesel0 statesel[5]_i_4/I0}, {waitr statesel[5]_i_4/I1}, {state[4]_i_6_n_0 statesel[5]_i_4/I2}, {state_reg_n_0_[3] statesel[5]_i_4/I3}, {state_reg_n_0_[5] statesel[5]_i_4/I4}, {state_reg_n_0_[4] statesel[5]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000F30000FF0A0, 
LOC: SLICE_X38Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_5 - 
nets: {statesel[5]_i_5_n_0 statesel[5]_i_5/O}, {sel[3] statesel[5]_i_5/I0}, {sel[1] statesel[5]_i_5/I1}, {sel[0] statesel[5]_i_5/I2}, {sel[2] statesel[5]_i_5/I3}, {sel[4] statesel[5]_i_5/I4}, {sel[5] statesel[5]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFF80000000, 
LOC: SLICE_X37Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_6 - 
nets: {statesel[5]_i_6_n_0 statesel[5]_i_6/O}, {state_reg_n_0_[4] statesel[5]_i_6/I0}, {state_reg_n_0_[3] statesel[5]_i_6/I1}, {state_reg_n_0_[5] statesel[5]_i_6/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

statesel[5]_i_7 - 
nets: {statesel0 statesel[5]_i_7/O}, {statesel[5]_i_8_n_0 statesel[5]_i_7/I0}, {statesel[5]_i_9_n_0 statesel[5]_i_7/I1}, {statesel[5]_i_10_n_0 statesel[5]_i_7/I2}, {p_0_in[0] statesel[5]_i_7/I3}, {p_0_in[1] statesel[5]_i_7/I4}, {opcode_reg_n_0_[0] statesel[5]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hA8A8A8AAAAAAAAAA, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_8 - 
nets: {statesel[5]_i_8_n_0 statesel[5]_i_8/O}, {p_8_in[1] statesel[5]_i_8/I0}, {statesel statesel[5]_i_8/I1}, {p_8_in[0] statesel[5]_i_8/I2}, {statesel[5]_i_12_n_0 statesel[5]_i_8/I3}, {statesel[1]_i_4_n_0 statesel[5]_i_8/I4}, {state[4]_i_13_n_0 statesel[5]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAEAEA4A4FEFEA4F4, 
LOC: SLICE_X37Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

statesel[5]_i_9 - 
nets: {statesel[5]_i_9_n_0 statesel[5]_i_9/O}, {opcode_reg_n_0_[2] statesel[5]_i_9/I0}, {opcode_reg_n_0_[1] statesel[5]_i_9/I1}, {p_0_in[0] statesel[5]_i_9/I2}, {p_0_in[2] statesel[5]_i_9/I3}, {p_0_in[1] statesel[5]_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8BCF8BBB, 
LOC: SLICE_X41Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

statesel_reg[0] - 
nets: {sel[0] statesel_reg[0]/Q}, {clock statesel_reg[0]/C}, {statesel[5]_i_1_n_0 statesel_reg[0]/CE}, {statesel[0]_i_1_n_0 statesel_reg[0]/D}, {<const0> statesel_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

statesel_reg[1] - 
nets: {sel[1] statesel_reg[1]/Q}, {clock statesel_reg[1]/C}, {statesel[5]_i_1_n_0 statesel_reg[1]/CE}, {statesel[1]_i_1_n_0 statesel_reg[1]/D}, {<const0> statesel_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

statesel_reg[2] - 
nets: {sel[2] statesel_reg[2]/Q}, {clock statesel_reg[2]/C}, {statesel[5]_i_1_n_0 statesel_reg[2]/CE}, {statesel[2]_i_1_n_0 statesel_reg[2]/D}, {<const0> statesel_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

statesel_reg[3] - 
nets: {sel[3] statesel_reg[3]/Q}, {clock statesel_reg[3]/C}, {statesel[5]_i_1_n_0 statesel_reg[3]/CE}, {statesel[3]_i_1_n_0 statesel_reg[3]/D}, {<const0> statesel_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

statesel_reg[4] - 
nets: {sel[4] statesel_reg[4]/Q}, {clock statesel_reg[4]/C}, {statesel[5]_i_1_n_0 statesel_reg[4]/CE}, {statesel_reg[4]_i_1_n_0 statesel_reg[4]/D}, {<const0> statesel_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

statesel_reg[4]_i_1 - 
nets: {statesel_reg[4]_i_1_n_0 statesel_reg[4]_i_1/O}, {statesel[4]_i_2_n_0 statesel_reg[4]_i_1/I0}, {statesel[4]_i_3_n_0 statesel_reg[4]_i_1/I1}, {statesel[5]_i_6_n_0 statesel_reg[4]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X36Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

statesel_reg[5] - 
nets: {sel[5] statesel_reg[5]/Q}, {clock statesel_reg[5]/C}, {statesel[5]_i_1_n_0 statesel_reg[5]/CE}, {statesel[5]_i_2_n_0 statesel_reg[5]/D}, {<const0> statesel_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold[0]_i_1 - 
nets: {waddrhold[0]_i_1_n_0 waddrhold[0]_i_1/O}, {waddrhold[0]_i_2_n_0 waddrhold[0]_i_1/I0}, {state_reg_n_0_[0] waddrhold[0]_i_1/I1}, {waddrhold_reg_n_0_[0] waddrhold[0]_i_1/I2}, {state_reg_n_0_[1] waddrhold[0]_i_1/I3}, {waddrhold[0]_i_3_n_0 waddrhold[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h8BBB8B88, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[0]_i_2 - 
nets: {waddrhold[0]_i_2_n_0 waddrhold[0]_i_2/O}, {rdatahold2_reg_n_0_[0] waddrhold[0]_i_2/I0}, {state_reg_n_0_[3] waddrhold[0]_i_2/I1}, {regfil_reg_n_0_[5][0] waddrhold[0]_i_2/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[0]_i_3 - 
nets: {waddrhold[0]_i_3_n_0 waddrhold[0]_i_3/O}, {sp_reg[3]_i_3_n_7 waddrhold[0]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[0]_i_3/I1}, {sp_reg_n_0_[0] waddrhold[0]_i_3/I2}, {waddrhold[0]_i_4_n_0 waddrhold[0]_i_3/I3}, {p_8_in[1] waddrhold[0]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[0]_i_4 - 
nets: {waddrhold[0]_i_4_n_0 waddrhold[0]_i_4/O}, {p_8_in[0] waddrhold[0]_i_4/I0}, {regfil_reg_n_0_[5][0] waddrhold[0]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[0]_i_4/I2}, {regfil_reg_n_0_[3][0] waddrhold[0]_i_4/I3}, {regfil_reg_n_0_[1][0] waddrhold[0]_i_4/I4}, {p_0_in[1] waddrhold[0]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X42Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[10]_i_1 - 
nets: {waddrhold[10]_i_1_n_0 waddrhold[10]_i_1/O}, {waddrhold[10]_i_2_n_0 waddrhold[10]_i_1/I0}, {state_reg_n_0_[0] waddrhold[10]_i_1/I1}, {waddrhold_reg[12]_i_3_n_6 waddrhold[10]_i_1/I2}, {state_reg_n_0_[1] waddrhold[10]_i_1/I3}, {waddrhold[10]_i_3_n_0 waddrhold[10]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[10]_i_2 - 
nets: {waddrhold[10]_i_2_n_0 waddrhold[10]_i_2/O}, {rdatahold[2] waddrhold[10]_i_2/I0}, {state_reg_n_0_[3] waddrhold[10]_i_2/I1}, {carry3[10] waddrhold[10]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[10]_i_3 - 
nets: {waddrhold[10]_i_3_n_0 waddrhold[10]_i_3/O}, {sp_reg[11]_i_3_n_5 waddrhold[10]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[10]_i_3/I1}, {sp_reg_n_0_[10] waddrhold[10]_i_3/I2}, {waddrhold[10]_i_4_n_0 waddrhold[10]_i_3/I3}, {p_8_in[1] waddrhold[10]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X44Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[10]_i_4 - 
nets: {waddrhold[10]_i_4_n_0 waddrhold[10]_i_4/O}, {p_8_in[0] waddrhold[10]_i_4/I0}, {carry3[10] waddrhold[10]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[10]_i_4/I2}, {carry20_in[10] waddrhold[10]_i_4/I3}, {carry2[10] waddrhold[10]_i_4/I4}, {p_0_in[1] waddrhold[10]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X42Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[11]_i_1 - 
nets: {waddrhold[11]_i_1_n_0 waddrhold[11]_i_1/O}, {waddrhold[11]_i_2_n_0 waddrhold[11]_i_1/I0}, {state_reg_n_0_[0] waddrhold[11]_i_1/I1}, {waddrhold_reg[12]_i_3_n_5 waddrhold[11]_i_1/I2}, {state_reg_n_0_[1] waddrhold[11]_i_1/I3}, {waddrhold[11]_i_3_n_0 waddrhold[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[11]_i_2 - 
nets: {waddrhold[11]_i_2_n_0 waddrhold[11]_i_2/O}, {rdatahold[3] waddrhold[11]_i_2/I0}, {state_reg_n_0_[3] waddrhold[11]_i_2/I1}, {carry3[11] waddrhold[11]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X48Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[11]_i_3 - 
nets: {waddrhold[11]_i_3_n_0 waddrhold[11]_i_3/O}, {sp_reg[11]_i_3_n_4 waddrhold[11]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[11]_i_3/I1}, {sp_reg_n_0_[11] waddrhold[11]_i_3/I2}, {waddrhold[11]_i_4_n_0 waddrhold[11]_i_3/I3}, {p_8_in[1] waddrhold[11]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X42Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[11]_i_4 - 
nets: {waddrhold[11]_i_4_n_0 waddrhold[11]_i_4/O}, {p_8_in[0] waddrhold[11]_i_4/I0}, {carry3[11] waddrhold[11]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[11]_i_4/I2}, {carry20_in[11] waddrhold[11]_i_4/I3}, {carry2[11] waddrhold[11]_i_4/I4}, {p_0_in[1] waddrhold[11]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X42Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[12]_i_1 - 
nets: {waddrhold[12]_i_1_n_0 waddrhold[12]_i_1/O}, {waddrhold[12]_i_2_n_0 waddrhold[12]_i_1/I0}, {state_reg_n_0_[0] waddrhold[12]_i_1/I1}, {waddrhold_reg[12]_i_3_n_4 waddrhold[12]_i_1/I2}, {state_reg_n_0_[1] waddrhold[12]_i_1/I3}, {waddrhold[12]_i_4_n_0 waddrhold[12]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[12]_i_2 - 
nets: {waddrhold[12]_i_2_n_0 waddrhold[12]_i_2/O}, {rdatahold[4] waddrhold[12]_i_2/I0}, {state_reg_n_0_[3] waddrhold[12]_i_2/I1}, {carry3[12] waddrhold[12]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[12]_i_4 - 
nets: {waddrhold[12]_i_4_n_0 waddrhold[12]_i_4/O}, {sp_reg[15]_i_5_n_7 waddrhold[12]_i_4/I0}, {opcode_reg_n_0_[2] waddrhold[12]_i_4/I1}, {sp_reg_n_0_[12] waddrhold[12]_i_4/I2}, {waddrhold[12]_i_9_n_0 waddrhold[12]_i_4/I3}, {p_8_in[1] waddrhold[12]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X44Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[12]_i_9 - 
nets: {waddrhold[12]_i_9_n_0 waddrhold[12]_i_9/O}, {p_8_in[0] waddrhold[12]_i_9/I0}, {carry3[12] waddrhold[12]_i_9/I1}, {opcode_reg_n_0_[2] waddrhold[12]_i_9/I2}, {carry20_in[12] waddrhold[12]_i_9/I3}, {carry2[12] waddrhold[12]_i_9/I4}, {p_0_in[1] waddrhold[12]_i_9/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X42Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[13]_i_1 - 
nets: {waddrhold[13]_i_1_n_0 waddrhold[13]_i_1/O}, {waddrhold[13]_i_2_n_0 waddrhold[13]_i_1/I0}, {state_reg_n_0_[0] waddrhold[13]_i_1/I1}, {waddrhold_reg[15]_i_5_n_7 waddrhold[13]_i_1/I2}, {state_reg_n_0_[1] waddrhold[13]_i_1/I3}, {waddrhold[13]_i_3_n_0 waddrhold[13]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[13]_i_2 - 
nets: {waddrhold[13]_i_2_n_0 waddrhold[13]_i_2/O}, {rdatahold[5] waddrhold[13]_i_2/I0}, {state_reg_n_0_[3] waddrhold[13]_i_2/I1}, {carry3[13] waddrhold[13]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[13]_i_3 - 
nets: {waddrhold[13]_i_3_n_0 waddrhold[13]_i_3/O}, {sp_reg[15]_i_5_n_6 waddrhold[13]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[13]_i_3/I1}, {sp_reg_n_0_[13] waddrhold[13]_i_3/I2}, {waddrhold[13]_i_4_n_0 waddrhold[13]_i_3/I3}, {p_8_in[1] waddrhold[13]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X45Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[13]_i_4 - 
nets: {waddrhold[13]_i_4_n_0 waddrhold[13]_i_4/O}, {p_8_in[0] waddrhold[13]_i_4/I0}, {carry3[13] waddrhold[13]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[13]_i_4/I2}, {carry20_in[13] waddrhold[13]_i_4/I3}, {carry2[13] waddrhold[13]_i_4/I4}, {p_0_in[1] waddrhold[13]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X42Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[14]_i_1 - 
nets: {waddrhold[14]_i_1_n_0 waddrhold[14]_i_1/O}, {waddrhold[14]_i_2_n_0 waddrhold[14]_i_1/I0}, {state_reg_n_0_[0] waddrhold[14]_i_1/I1}, {waddrhold_reg[15]_i_5_n_6 waddrhold[14]_i_1/I2}, {state_reg_n_0_[1] waddrhold[14]_i_1/I3}, {waddrhold[14]_i_3_n_0 waddrhold[14]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[14]_i_2 - 
nets: {waddrhold[14]_i_2_n_0 waddrhold[14]_i_2/O}, {rdatahold[6] waddrhold[14]_i_2/I0}, {state_reg_n_0_[3] waddrhold[14]_i_2/I1}, {carry3[14] waddrhold[14]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X47Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[14]_i_3 - 
nets: {waddrhold[14]_i_3_n_0 waddrhold[14]_i_3/O}, {sp_reg[15]_i_5_n_5 waddrhold[14]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[14]_i_3/I1}, {sp_reg_n_0_[14] waddrhold[14]_i_3/I2}, {waddrhold[14]_i_4_n_0 waddrhold[14]_i_3/I3}, {p_8_in[1] waddrhold[14]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X44Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[14]_i_4 - 
nets: {waddrhold[14]_i_4_n_0 waddrhold[14]_i_4/O}, {p_8_in[0] waddrhold[14]_i_4/I0}, {carry3[14] waddrhold[14]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[14]_i_4/I2}, {carry20_in[14] waddrhold[14]_i_4/I3}, {carry2[14] waddrhold[14]_i_4/I4}, {p_0_in[1] waddrhold[14]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[15]_i_1 - 
nets: {waddrhold[15]_i_1_n_0 waddrhold[15]_i_1/O}, {waddrhold[15]_i_3_n_0 waddrhold[15]_i_1/I0}, {state_reg_n_0_[2] waddrhold[15]_i_1/I1}, {reset waddrhold[15]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[15]_i_11 - 
nets: {waddrhold[15]_i_11_n_0 waddrhold[15]_i_11/O}, {p_8_in[0] waddrhold[15]_i_11/I0}, {carry3[15] waddrhold[15]_i_11/I1}, {opcode_reg_n_0_[2] waddrhold[15]_i_11/I2}, {carry20_in[15] waddrhold[15]_i_11/I3}, {carry2[15] waddrhold[15]_i_11/I4}, {p_0_in[1] waddrhold[15]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X43Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[15]_i_12 - 
nets: {waddrhold[15]_i_12_n_0 waddrhold[15]_i_12/O}, {p_0_in[0] waddrhold[15]_i_12/I0}, {p_0_in[2] waddrhold[15]_i_12/I1}, {opcode_reg_n_0_[0] waddrhold[15]_i_12/I2}, {p_8_in[1] waddrhold[15]_i_12/I3}, {p_8_in[0] waddrhold[15]_i_12/I4}, {p_0_in[1] waddrhold[15]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000070000000, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[15]_i_13 - 
nets: {waddrhold[15]_i_13_n_0 waddrhold[15]_i_13/O}, {waddrhold[15]_i_14_n_0 waddrhold[15]_i_13/I0}, {opcode_reg_n_0_[2] waddrhold[15]_i_13/I1}, {wdatahold[7]_i_10_n_0 waddrhold[15]_i_13/I2}, {p_8_in[0] waddrhold[15]_i_13/I3}, {p_8_in[1] waddrhold[15]_i_13/I4}, {waddrhold[15]_i_15_n_0 waddrhold[15]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h77FF0F0077FF0FFF, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[15]_i_14 - 
nets: {waddrhold[15]_i_14_n_0 waddrhold[15]_i_14/O}, {p_0_in[0] waddrhold[15]_i_14/I0}, {opcode_reg_n_0_[1] waddrhold[15]_i_14/I1}, {opcode_reg_n_0_[0] waddrhold[15]_i_14/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hD3, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[15]_i_15 - 
nets: {waddrhold[15]_i_15_n_0 waddrhold[15]_i_15/O}, {opcode_reg_n_0_[0] waddrhold[15]_i_15/I0}, {opcode_reg_n_0_[1] waddrhold[15]_i_15/I1}, {p_0_in[0] waddrhold[15]_i_15/I2}, {p_0_in[2] waddrhold[15]_i_15/I3}, {opcode_reg_n_0_[2] waddrhold[15]_i_15/I4}, {p_0_in[1] waddrhold[15]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0400000400000004, 
LOC: SLICE_X40Y88, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[15]_i_2 - 
nets: {waddrhold[15]_i_2_n_0 waddrhold[15]_i_2/O}, {waddrhold[15]_i_4_n_0 waddrhold[15]_i_2/I0}, {state_reg_n_0_[0] waddrhold[15]_i_2/I1}, {waddrhold_reg[15]_i_5_n_5 waddrhold[15]_i_2/I2}, {state_reg_n_0_[1] waddrhold[15]_i_2/I3}, {waddrhold[15]_i_6_n_0 waddrhold[15]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[15]_i_3 - 
nets: {waddrhold[15]_i_3_n_0 waddrhold[15]_i_3/O}, {state_reg_n_0_[0] waddrhold[15]_i_3/I0}, {state_reg_n_0_[5] waddrhold[15]_i_3/I1}, {state_reg_n_0_[4] waddrhold[15]_i_3/I2}, {waddrhold[15]_i_7_n_0 waddrhold[15]_i_3/I3}, {state_reg_n_0_[1] waddrhold[15]_i_3/I4}, {state_reg_n_0_[3] waddrhold[15]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2121010008080100, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[15]_i_4 - 
nets: {waddrhold[15]_i_4_n_0 waddrhold[15]_i_4/O}, {rdatahold[7] waddrhold[15]_i_4/I0}, {state_reg_n_0_[3] waddrhold[15]_i_4/I1}, {carry3[15] waddrhold[15]_i_4/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[15]_i_6 - 
nets: {waddrhold[15]_i_6_n_0 waddrhold[15]_i_6/O}, {sp_reg[15]_i_5_n_4 waddrhold[15]_i_6/I0}, {opcode_reg_n_0_[2] waddrhold[15]_i_6/I1}, {sp_reg_n_0_[15] waddrhold[15]_i_6/I2}, {waddrhold[15]_i_11_n_0 waddrhold[15]_i_6/I3}, {p_8_in[1] waddrhold[15]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X44Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[15]_i_7 - 
nets: {waddrhold[15]_i_7_n_0 waddrhold[15]_i_7/O}, {waddrhold[15]_i_12_n_0 waddrhold[15]_i_7/I0}, {p_0_in[2] waddrhold[15]_i_7/I1}, {opcode_reg_n_0_[1] waddrhold[15]_i_7/I2}, {opcode_reg_n_0_[2] waddrhold[15]_i_7/I3}, {waddrhold[15]_i_13_n_0 waddrhold[15]_i_7/I4}, {state_reg_n_0_[3] waddrhold[15]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000AA80FFFF, 
LOC: SLICE_X46Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[1]_i_1 - 
nets: {waddrhold[1]_i_1_n_0 waddrhold[1]_i_1/O}, {waddrhold[1]_i_2_n_0 waddrhold[1]_i_1/I0}, {state_reg_n_0_[0] waddrhold[1]_i_1/I1}, {waddrhold_reg[4]_i_3_n_7 waddrhold[1]_i_1/I2}, {state_reg_n_0_[1] waddrhold[1]_i_1/I3}, {waddrhold[1]_i_3_n_0 waddrhold[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[1]_i_2 - 
nets: {waddrhold[1]_i_2_n_0 waddrhold[1]_i_2/O}, {rdatahold2_reg_n_0_[1] waddrhold[1]_i_2/I0}, {state_reg_n_0_[3] waddrhold[1]_i_2/I1}, {regfil_reg_n_0_[5][1] waddrhold[1]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[1]_i_3 - 
nets: {waddrhold[1]_i_3_n_0 waddrhold[1]_i_3/O}, {sp_reg[3]_i_3_n_6 waddrhold[1]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[1]_i_3/I1}, {sp_reg_n_0_[1] waddrhold[1]_i_3/I2}, {waddrhold[1]_i_4_n_0 waddrhold[1]_i_3/I3}, {p_8_in[1] waddrhold[1]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X46Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[1]_i_4 - 
nets: {waddrhold[1]_i_4_n_0 waddrhold[1]_i_4/O}, {p_8_in[0] waddrhold[1]_i_4/I0}, {regfil_reg_n_0_[5][1] waddrhold[1]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[1]_i_4/I2}, {regfil_reg_n_0_[3][1] waddrhold[1]_i_4/I3}, {regfil_reg_n_0_[1][1] waddrhold[1]_i_4/I4}, {p_0_in[1] waddrhold[1]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X43Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[2]_i_1 - 
nets: {waddrhold[2]_i_1_n_0 waddrhold[2]_i_1/O}, {waddrhold[2]_i_2_n_0 waddrhold[2]_i_1/I0}, {state_reg_n_0_[0] waddrhold[2]_i_1/I1}, {waddrhold_reg[4]_i_3_n_6 waddrhold[2]_i_1/I2}, {state_reg_n_0_[1] waddrhold[2]_i_1/I3}, {waddrhold[2]_i_3_n_0 waddrhold[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[2]_i_2 - 
nets: {waddrhold[2]_i_2_n_0 waddrhold[2]_i_2/O}, {rdatahold2_reg_n_0_[2] waddrhold[2]_i_2/I0}, {state_reg_n_0_[3] waddrhold[2]_i_2/I1}, {regfil_reg_n_0_[5][2] waddrhold[2]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[2]_i_3 - 
nets: {waddrhold[2]_i_3_n_0 waddrhold[2]_i_3/O}, {sp_reg[3]_i_3_n_5 waddrhold[2]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[2]_i_3/I1}, {sp_reg_n_0_[2] waddrhold[2]_i_3/I2}, {waddrhold[2]_i_4_n_0 waddrhold[2]_i_3/I3}, {p_8_in[1] waddrhold[2]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X45Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[2]_i_4 - 
nets: {waddrhold[2]_i_4_n_0 waddrhold[2]_i_4/O}, {p_8_in[0] waddrhold[2]_i_4/I0}, {regfil_reg_n_0_[5][2] waddrhold[2]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[2]_i_4/I2}, {regfil_reg_n_0_[3][2] waddrhold[2]_i_4/I3}, {regfil_reg_n_0_[1][2] waddrhold[2]_i_4/I4}, {p_0_in[1] waddrhold[2]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X43Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[3]_i_1 - 
nets: {waddrhold[3]_i_1_n_0 waddrhold[3]_i_1/O}, {waddrhold[3]_i_2_n_0 waddrhold[3]_i_1/I0}, {state_reg_n_0_[0] waddrhold[3]_i_1/I1}, {waddrhold_reg[4]_i_3_n_5 waddrhold[3]_i_1/I2}, {state_reg_n_0_[1] waddrhold[3]_i_1/I3}, {waddrhold[3]_i_3_n_0 waddrhold[3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[3]_i_2 - 
nets: {waddrhold[3]_i_2_n_0 waddrhold[3]_i_2/O}, {rdatahold2_reg_n_0_[3] waddrhold[3]_i_2/I0}, {state_reg_n_0_[3] waddrhold[3]_i_2/I1}, {regfil_reg_n_0_[5][3] waddrhold[3]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[3]_i_3 - 
nets: {waddrhold[3]_i_3_n_0 waddrhold[3]_i_3/O}, {sp_reg[3]_i_3_n_4 waddrhold[3]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[3]_i_3/I1}, {sp_reg_n_0_[3] waddrhold[3]_i_3/I2}, {waddrhold[3]_i_4_n_0 waddrhold[3]_i_3/I3}, {p_8_in[1] waddrhold[3]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X45Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[3]_i_4 - 
nets: {waddrhold[3]_i_4_n_0 waddrhold[3]_i_4/O}, {p_8_in[0] waddrhold[3]_i_4/I0}, {regfil_reg_n_0_[5][3] waddrhold[3]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[3]_i_4/I2}, {regfil_reg_n_0_[3][3] waddrhold[3]_i_4/I3}, {regfil_reg_n_0_[1][3] waddrhold[3]_i_4/I4}, {p_0_in[1] waddrhold[3]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X40Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[4]_i_1 - 
nets: {waddrhold[4]_i_1_n_0 waddrhold[4]_i_1/O}, {waddrhold[4]_i_2_n_0 waddrhold[4]_i_1/I0}, {state_reg_n_0_[0] waddrhold[4]_i_1/I1}, {waddrhold_reg[4]_i_3_n_4 waddrhold[4]_i_1/I2}, {state_reg_n_0_[1] waddrhold[4]_i_1/I3}, {waddrhold[4]_i_4_n_0 waddrhold[4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[4]_i_2 - 
nets: {waddrhold[4]_i_2_n_0 waddrhold[4]_i_2/O}, {data1 waddrhold[4]_i_2/I0}, {state_reg_n_0_[3] waddrhold[4]_i_2/I1}, {regfil_reg_n_0_[5][4] waddrhold[4]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X48Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[4]_i_4 - 
nets: {waddrhold[4]_i_4_n_0 waddrhold[4]_i_4/O}, {sp_reg[7]_i_3_n_7 waddrhold[4]_i_4/I0}, {opcode_reg_n_0_[2] waddrhold[4]_i_4/I1}, {sp_reg_n_0_[4] waddrhold[4]_i_4/I2}, {waddrhold[4]_i_9_n_0 waddrhold[4]_i_4/I3}, {p_8_in[1] waddrhold[4]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X41Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[4]_i_9 - 
nets: {waddrhold[4]_i_9_n_0 waddrhold[4]_i_9/O}, {p_8_in[0] waddrhold[4]_i_9/I0}, {regfil_reg_n_0_[5][4] waddrhold[4]_i_9/I1}, {opcode_reg_n_0_[2] waddrhold[4]_i_9/I2}, {regfil_reg_n_0_[3][4] waddrhold[4]_i_9/I3}, {regfil_reg_n_0_[1][4] waddrhold[4]_i_9/I4}, {p_0_in[1] waddrhold[4]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X41Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[5]_i_1 - 
nets: {waddrhold[5]_i_1_n_0 waddrhold[5]_i_1/O}, {waddrhold[5]_i_2_n_0 waddrhold[5]_i_1/I0}, {state_reg_n_0_[0] waddrhold[5]_i_1/I1}, {waddrhold_reg[8]_i_3_n_7 waddrhold[5]_i_1/I2}, {state_reg_n_0_[1] waddrhold[5]_i_1/I3}, {waddrhold[5]_i_3_n_0 waddrhold[5]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[5]_i_2 - 
nets: {waddrhold[5]_i_2_n_0 waddrhold[5]_i_2/O}, {rdatahold2_reg_n_0_[5] waddrhold[5]_i_2/I0}, {state_reg_n_0_[3] waddrhold[5]_i_2/I1}, {regfil_reg_n_0_[5][5] waddrhold[5]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X46Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[5]_i_3 - 
nets: {waddrhold[5]_i_3_n_0 waddrhold[5]_i_3/O}, {sp_reg[7]_i_3_n_6 waddrhold[5]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[5]_i_3/I1}, {sp_reg_n_0_[5] waddrhold[5]_i_3/I2}, {waddrhold[5]_i_4_n_0 waddrhold[5]_i_3/I3}, {p_8_in[1] waddrhold[5]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X46Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[5]_i_4 - 
nets: {waddrhold[5]_i_4_n_0 waddrhold[5]_i_4/O}, {p_8_in[0] waddrhold[5]_i_4/I0}, {regfil_reg_n_0_[5][5] waddrhold[5]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[5]_i_4/I2}, {regfil_reg_n_0_[3][5] waddrhold[5]_i_4/I3}, {regfil_reg_n_0_[1][5] waddrhold[5]_i_4/I4}, {p_0_in[1] waddrhold[5]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X46Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[6]_i_1 - 
nets: {waddrhold[6]_i_1_n_0 waddrhold[6]_i_1/O}, {waddrhold[6]_i_2_n_0 waddrhold[6]_i_1/I0}, {state_reg_n_0_[0] waddrhold[6]_i_1/I1}, {waddrhold_reg[8]_i_3_n_6 waddrhold[6]_i_1/I2}, {state_reg_n_0_[1] waddrhold[6]_i_1/I3}, {waddrhold[6]_i_3_n_0 waddrhold[6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[6]_i_2 - 
nets: {waddrhold[6]_i_2_n_0 waddrhold[6]_i_2/O}, {data0 waddrhold[6]_i_2/I0}, {state_reg_n_0_[3] waddrhold[6]_i_2/I1}, {regfil_reg_n_0_[5][6] waddrhold[6]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[6]_i_3 - 
nets: {waddrhold[6]_i_3_n_0 waddrhold[6]_i_3/O}, {sp_reg[7]_i_3_n_5 waddrhold[6]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[6]_i_3/I1}, {sp_reg_n_0_[6] waddrhold[6]_i_3/I2}, {waddrhold[6]_i_4_n_0 waddrhold[6]_i_3/I3}, {p_8_in[1] waddrhold[6]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X43Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[6]_i_4 - 
nets: {waddrhold[6]_i_4_n_0 waddrhold[6]_i_4/O}, {p_8_in[0] waddrhold[6]_i_4/I0}, {regfil_reg_n_0_[5][6] waddrhold[6]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[6]_i_4/I2}, {regfil_reg_n_0_[3][6] waddrhold[6]_i_4/I3}, {regfil_reg_n_0_[1][6] waddrhold[6]_i_4/I4}, {p_0_in[1] waddrhold[6]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X41Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[7]_i_1 - 
nets: {waddrhold[7]_i_1_n_0 waddrhold[7]_i_1/O}, {waddrhold[7]_i_2_n_0 waddrhold[7]_i_1/I0}, {state_reg_n_0_[0] waddrhold[7]_i_1/I1}, {waddrhold_reg[8]_i_3_n_5 waddrhold[7]_i_1/I2}, {state_reg_n_0_[1] waddrhold[7]_i_1/I3}, {waddrhold[7]_i_3_n_0 waddrhold[7]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[7]_i_2 - 
nets: {waddrhold[7]_i_2_n_0 waddrhold[7]_i_2/O}, {rdatahold2_reg_n_0_[7] waddrhold[7]_i_2/I0}, {state_reg_n_0_[3] waddrhold[7]_i_2/I1}, {regfil_reg_n_0_[5][7] waddrhold[7]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[7]_i_3 - 
nets: {waddrhold[7]_i_3_n_0 waddrhold[7]_i_3/O}, {sp_reg[7]_i_3_n_4 waddrhold[7]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[7]_i_3/I1}, {sp_reg_n_0_[7] waddrhold[7]_i_3/I2}, {waddrhold[7]_i_4_n_0 waddrhold[7]_i_3/I3}, {p_8_in[1] waddrhold[7]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X41Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[7]_i_4 - 
nets: {waddrhold[7]_i_4_n_0 waddrhold[7]_i_4/O}, {p_8_in[0] waddrhold[7]_i_4/I0}, {regfil_reg_n_0_[5][7] waddrhold[7]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[7]_i_4/I2}, {regfil_reg_n_0_[3][7] waddrhold[7]_i_4/I3}, {regfil_reg_n_0_[1][7] waddrhold[7]_i_4/I4}, {p_0_in[1] waddrhold[7]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X39Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[8]_i_1 - 
nets: {waddrhold[8]_i_1_n_0 waddrhold[8]_i_1/O}, {waddrhold[8]_i_2_n_0 waddrhold[8]_i_1/I0}, {state_reg_n_0_[0] waddrhold[8]_i_1/I1}, {waddrhold_reg[8]_i_3_n_4 waddrhold[8]_i_1/I2}, {state_reg_n_0_[1] waddrhold[8]_i_1/I3}, {waddrhold[8]_i_4_n_0 waddrhold[8]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[8]_i_2 - 
nets: {waddrhold[8]_i_2_n_0 waddrhold[8]_i_2/O}, {rdatahold[0] waddrhold[8]_i_2/I0}, {state_reg_n_0_[3] waddrhold[8]_i_2/I1}, {carry3[8] waddrhold[8]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[8]_i_4 - 
nets: {waddrhold[8]_i_4_n_0 waddrhold[8]_i_4/O}, {sp_reg[11]_i_3_n_7 waddrhold[8]_i_4/I0}, {opcode_reg_n_0_[2] waddrhold[8]_i_4/I1}, {sp_reg_n_0_[8] waddrhold[8]_i_4/I2}, {waddrhold[8]_i_9_n_0 waddrhold[8]_i_4/I3}, {p_8_in[1] waddrhold[8]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X44Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[8]_i_9 - 
nets: {waddrhold[8]_i_9_n_0 waddrhold[8]_i_9/O}, {p_8_in[0] waddrhold[8]_i_9/I0}, {carry3[8] waddrhold[8]_i_9/I1}, {opcode_reg_n_0_[2] waddrhold[8]_i_9/I2}, {carry20_in[8] waddrhold[8]_i_9/I3}, {carry2[8] waddrhold[8]_i_9/I4}, {p_0_in[1] waddrhold[8]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X39Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold[9]_i_1 - 
nets: {waddrhold[9]_i_1_n_0 waddrhold[9]_i_1/O}, {waddrhold[9]_i_2_n_0 waddrhold[9]_i_1/I0}, {state_reg_n_0_[0] waddrhold[9]_i_1/I1}, {waddrhold_reg[12]_i_3_n_7 waddrhold[9]_i_1/I2}, {state_reg_n_0_[1] waddrhold[9]_i_1/I3}, {waddrhold[9]_i_3_n_0 waddrhold[9]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X48Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[9]_i_2 - 
nets: {waddrhold[9]_i_2_n_0 waddrhold[9]_i_2/O}, {rdatahold[1] waddrhold[9]_i_2/I0}, {state_reg_n_0_[3] waddrhold[9]_i_2/I1}, {carry3[9] waddrhold[9]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X49Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

waddrhold[9]_i_3 - 
nets: {waddrhold[9]_i_3_n_0 waddrhold[9]_i_3/O}, {sp_reg[11]_i_3_n_6 waddrhold[9]_i_3/I0}, {opcode_reg_n_0_[2] waddrhold[9]_i_3/I1}, {sp_reg_n_0_[9] waddrhold[9]_i_3/I2}, {waddrhold[9]_i_4_n_0 waddrhold[9]_i_3/I3}, {p_8_in[1] waddrhold[9]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X41Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

waddrhold[9]_i_4 - 
nets: {waddrhold[9]_i_4_n_0 waddrhold[9]_i_4/O}, {p_8_in[0] waddrhold[9]_i_4/I0}, {carry3[9] waddrhold[9]_i_4/I1}, {opcode_reg_n_0_[2] waddrhold[9]_i_4/I2}, {carry20_in[9] waddrhold[9]_i_4/I3}, {carry2[9] waddrhold[9]_i_4/I4}, {p_0_in[1] waddrhold[9]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCDC8CDC8CDCDC8C8, 
LOC: SLICE_X41Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

waddrhold_reg[0] - 
nets: {waddrhold_reg_n_0_[0] waddrhold_reg[0]/Q}, {clock waddrhold_reg[0]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[0]/CE}, {waddrhold[0]_i_1_n_0 waddrhold_reg[0]/D}, {<const0> waddrhold_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[10] - 
nets: {waddrhold_reg_n_0_[10] waddrhold_reg[10]/Q}, {clock waddrhold_reg[10]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[10]/CE}, {waddrhold[10]_i_1_n_0 waddrhold_reg[10]/D}, {<const0> waddrhold_reg[10]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[11] - 
nets: {waddrhold_reg_n_0_[11] waddrhold_reg[11]/Q}, {clock waddrhold_reg[11]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[11]/CE}, {waddrhold[11]_i_1_n_0 waddrhold_reg[11]/D}, {<const0> waddrhold_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[12] - 
nets: {waddrhold_reg_n_0_[12] waddrhold_reg[12]/Q}, {clock waddrhold_reg[12]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[12]/CE}, {waddrhold[12]_i_1_n_0 waddrhold_reg[12]/D}, {<const0> waddrhold_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[12]_i_3 - 
nets: {waddrhold_reg[12]_i_3_n_0 waddrhold_reg[12]_i_3/CO[3]}, { waddrhold_reg[12]_i_3/CO[2]}, { waddrhold_reg[12]_i_3/CO[1]}, { waddrhold_reg[12]_i_3/CO[0]}, {waddrhold_reg[12]_i_3_n_4 waddrhold_reg[12]_i_3/O[3]}, {waddrhold_reg[12]_i_3_n_5 waddrhold_reg[12]_i_3/O[2]}, {waddrhold_reg[12]_i_3_n_6 waddrhold_reg[12]_i_3/O[1]}, {waddrhold_reg[12]_i_3_n_7 waddrhold_reg[12]_i_3/O[0]}, {waddrhold_reg[8]_i_3_n_0 waddrhold_reg[12]_i_3/CI}, {<const0> waddrhold_reg[12]_i_3/CYINIT}, {<const0> waddrhold_reg[12]_i_3/DI[3]}, {<const0> waddrhold_reg[12]_i_3/DI[2]}, {<const0> waddrhold_reg[12]_i_3/DI[1]}, {<const0> waddrhold_reg[12]_i_3/DI[0]}, {waddrhold_reg_n_0_[12] waddrhold_reg[12]_i_3/S[3]}, {waddrhold_reg_n_0_[11] waddrhold_reg[12]_i_3/S[2]}, {waddrhold_reg_n_0_[10] waddrhold_reg[12]_i_3/S[1]}, {waddrhold_reg_n_0_[9] waddrhold_reg[12]_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y98, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

waddrhold_reg[13] - 
nets: {waddrhold_reg_n_0_[13] waddrhold_reg[13]/Q}, {clock waddrhold_reg[13]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[13]/CE}, {waddrhold[13]_i_1_n_0 waddrhold_reg[13]/D}, {<const0> waddrhold_reg[13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[14] - 
nets: {waddrhold_reg_n_0_[14] waddrhold_reg[14]/Q}, {clock waddrhold_reg[14]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[14]/CE}, {waddrhold[14]_i_1_n_0 waddrhold_reg[14]/D}, {<const0> waddrhold_reg[14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[15] - 
nets: {waddrhold_reg_n_0_[15] waddrhold_reg[15]/Q}, {clock waddrhold_reg[15]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[15]/CE}, {waddrhold[15]_i_2_n_0 waddrhold_reg[15]/D}, {<const0> waddrhold_reg[15]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[15]_i_5 - 
nets: { waddrhold_reg[15]_i_5/CO[3]}, { waddrhold_reg[15]_i_5/CO[2]}, { waddrhold_reg[15]_i_5/CO[1]}, { waddrhold_reg[15]_i_5/CO[0]}, { waddrhold_reg[15]_i_5/O[3]}, {waddrhold_reg[15]_i_5_n_5 waddrhold_reg[15]_i_5/O[2]}, {waddrhold_reg[15]_i_5_n_6 waddrhold_reg[15]_i_5/O[1]}, {waddrhold_reg[15]_i_5_n_7 waddrhold_reg[15]_i_5/O[0]}, {waddrhold_reg[12]_i_3_n_0 waddrhold_reg[15]_i_5/CI}, {<const0> waddrhold_reg[15]_i_5/CYINIT}, {<const0> waddrhold_reg[15]_i_5/DI[3]}, {<const0> waddrhold_reg[15]_i_5/DI[2]}, {<const0> waddrhold_reg[15]_i_5/DI[1]}, {<const0> waddrhold_reg[15]_i_5/DI[0]}, {<const0> waddrhold_reg[15]_i_5/S[3]}, {waddrhold_reg_n_0_[15] waddrhold_reg[15]_i_5/S[2]}, {waddrhold_reg_n_0_[14] waddrhold_reg[15]_i_5/S[1]}, {waddrhold_reg_n_0_[13] waddrhold_reg[15]_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y99, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

waddrhold_reg[1] - 
nets: {waddrhold_reg_n_0_[1] waddrhold_reg[1]/Q}, {clock waddrhold_reg[1]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[1]/CE}, {waddrhold[1]_i_1_n_0 waddrhold_reg[1]/D}, {<const0> waddrhold_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[2] - 
nets: {waddrhold_reg_n_0_[2] waddrhold_reg[2]/Q}, {clock waddrhold_reg[2]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[2]/CE}, {waddrhold[2]_i_1_n_0 waddrhold_reg[2]/D}, {<const0> waddrhold_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[3] - 
nets: {waddrhold_reg_n_0_[3] waddrhold_reg[3]/Q}, {clock waddrhold_reg[3]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[3]/CE}, {waddrhold[3]_i_1_n_0 waddrhold_reg[3]/D}, {<const0> waddrhold_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[4] - 
nets: {waddrhold_reg_n_0_[4] waddrhold_reg[4]/Q}, {clock waddrhold_reg[4]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[4]/CE}, {waddrhold[4]_i_1_n_0 waddrhold_reg[4]/D}, {<const0> waddrhold_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[4]_i_3 - 
nets: {waddrhold_reg[4]_i_3_n_0 waddrhold_reg[4]_i_3/CO[3]}, { waddrhold_reg[4]_i_3/CO[2]}, { waddrhold_reg[4]_i_3/CO[1]}, { waddrhold_reg[4]_i_3/CO[0]}, {waddrhold_reg[4]_i_3_n_4 waddrhold_reg[4]_i_3/O[3]}, {waddrhold_reg[4]_i_3_n_5 waddrhold_reg[4]_i_3/O[2]}, {waddrhold_reg[4]_i_3_n_6 waddrhold_reg[4]_i_3/O[1]}, {waddrhold_reg[4]_i_3_n_7 waddrhold_reg[4]_i_3/O[0]}, {<const0> waddrhold_reg[4]_i_3/CI}, {waddrhold_reg_n_0_[0] waddrhold_reg[4]_i_3/CYINIT}, {<const0> waddrhold_reg[4]_i_3/DI[3]}, {<const0> waddrhold_reg[4]_i_3/DI[2]}, {<const0> waddrhold_reg[4]_i_3/DI[1]}, {<const0> waddrhold_reg[4]_i_3/DI[0]}, {waddrhold_reg_n_0_[4] waddrhold_reg[4]_i_3/S[3]}, {waddrhold_reg_n_0_[3] waddrhold_reg[4]_i_3/S[2]}, {waddrhold_reg_n_0_[2] waddrhold_reg[4]_i_3/S[1]}, {waddrhold_reg_n_0_[1] waddrhold_reg[4]_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y96, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

waddrhold_reg[5] - 
nets: {waddrhold_reg_n_0_[5] waddrhold_reg[5]/Q}, {clock waddrhold_reg[5]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[5]/CE}, {waddrhold[5]_i_1_n_0 waddrhold_reg[5]/D}, {<const0> waddrhold_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[6] - 
nets: {waddrhold_reg_n_0_[6] waddrhold_reg[6]/Q}, {clock waddrhold_reg[6]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[6]/CE}, {waddrhold[6]_i_1_n_0 waddrhold_reg[6]/D}, {<const0> waddrhold_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[7] - 
nets: {waddrhold_reg_n_0_[7] waddrhold_reg[7]/Q}, {clock waddrhold_reg[7]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[7]/CE}, {waddrhold[7]_i_1_n_0 waddrhold_reg[7]/D}, {<const0> waddrhold_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[8] - 
nets: {waddrhold_reg_n_0_[8] waddrhold_reg[8]/Q}, {clock waddrhold_reg[8]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[8]/CE}, {waddrhold[8]_i_1_n_0 waddrhold_reg[8]/D}, {<const0> waddrhold_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

waddrhold_reg[8]_i_3 - 
nets: {waddrhold_reg[8]_i_3_n_0 waddrhold_reg[8]_i_3/CO[3]}, { waddrhold_reg[8]_i_3/CO[2]}, { waddrhold_reg[8]_i_3/CO[1]}, { waddrhold_reg[8]_i_3/CO[0]}, {waddrhold_reg[8]_i_3_n_4 waddrhold_reg[8]_i_3/O[3]}, {waddrhold_reg[8]_i_3_n_5 waddrhold_reg[8]_i_3/O[2]}, {waddrhold_reg[8]_i_3_n_6 waddrhold_reg[8]_i_3/O[1]}, {waddrhold_reg[8]_i_3_n_7 waddrhold_reg[8]_i_3/O[0]}, {waddrhold_reg[4]_i_3_n_0 waddrhold_reg[8]_i_3/CI}, {<const0> waddrhold_reg[8]_i_3/CYINIT}, {<const0> waddrhold_reg[8]_i_3/DI[3]}, {<const0> waddrhold_reg[8]_i_3/DI[2]}, {<const0> waddrhold_reg[8]_i_3/DI[1]}, {<const0> waddrhold_reg[8]_i_3/DI[0]}, {waddrhold_reg_n_0_[8] waddrhold_reg[8]_i_3/S[3]}, {waddrhold_reg_n_0_[7] waddrhold_reg[8]_i_3/S[2]}, {waddrhold_reg_n_0_[6] waddrhold_reg[8]_i_3/S[1]}, {waddrhold_reg_n_0_[5] waddrhold_reg[8]_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y97, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

waddrhold_reg[9] - 
nets: {waddrhold_reg_n_0_[9] waddrhold_reg[9]/Q}, {clock waddrhold_reg[9]/C}, {waddrhold[15]_i_1_n_0 waddrhold_reg[9]/CE}, {waddrhold[9]_i_1_n_0 waddrhold_reg[9]/D}, {<const0> waddrhold_reg[9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2[0]_i_1 - 
nets: {wdatahold2[0]_i_1_n_0 wdatahold2[0]_i_1/O}, {wdatahold2[0]_i_2_n_0 wdatahold2[0]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[0]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[0]_i_1/I2}, {wdatahold2[0]_i_3_n_0 wdatahold2[0]_i_1/I3}, {carry3[8] wdatahold2[0]_i_1/I4}, {p_8_in[1] wdatahold2[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[0]_i_2 - 
nets: {wdatahold2[0]_i_2_n_0 wdatahold2[0]_i_2/O}, {pc_reg[8]_i_6_n_4 wdatahold2[0]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[0]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[0]_i_2/I2}, {pc_reg_n_0_[8] wdatahold2[0]_i_2/I3}, {pc_reg[8]_i_4_n_4 wdatahold2[0]_i_2/I4}, {intcyc wdatahold2[0]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X46Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[0]_i_3 - 
nets: {wdatahold2[0]_i_3_n_0 wdatahold2[0]_i_3/O}, {regfil_reg_n_0_[7][0] wdatahold2[0]_i_3/I0}, {carry20_in[8] wdatahold2[0]_i_3/I1}, {carry3[8] wdatahold2[0]_i_3/I2}, {p_0_in[2] wdatahold2[0]_i_3/I3}, {carry2[8] wdatahold2[0]_i_3/I4}, {p_0_in[1] wdatahold2[0]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X38Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[1]_i_1 - 
nets: {wdatahold2[1]_i_1_n_0 wdatahold2[1]_i_1/O}, {wdatahold2[1]_i_2_n_0 wdatahold2[1]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[1]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[1]_i_1/I2}, {wdatahold2[1]_i_3_n_0 wdatahold2[1]_i_1/I3}, {carry3[9] wdatahold2[1]_i_1/I4}, {p_8_in[1] wdatahold2[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X38Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[1]_i_2 - 
nets: {wdatahold2[1]_i_2_n_0 wdatahold2[1]_i_2/O}, {pc_reg[12]_i_6_n_7 wdatahold2[1]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[1]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[1]_i_2/I2}, {pc_reg_n_0_[9] wdatahold2[1]_i_2/I3}, {pc_reg[12]_i_4_n_7 wdatahold2[1]_i_2/I4}, {intcyc wdatahold2[1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X49Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[1]_i_3 - 
nets: {wdatahold2[1]_i_3_n_0 wdatahold2[1]_i_3/O}, {regfil_reg_n_0_[7][1] wdatahold2[1]_i_3/I0}, {carry20_in[9] wdatahold2[1]_i_3/I1}, {carry3[9] wdatahold2[1]_i_3/I2}, {p_0_in[2] wdatahold2[1]_i_3/I3}, {carry2[9] wdatahold2[1]_i_3/I4}, {p_0_in[1] wdatahold2[1]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X38Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[2]_i_1 - 
nets: {wdatahold2[2]_i_1_n_0 wdatahold2[2]_i_1/O}, {wdatahold2[2]_i_2_n_0 wdatahold2[2]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[2]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[2]_i_1/I2}, {wdatahold2[2]_i_3_n_0 wdatahold2[2]_i_1/I3}, {carry3[10] wdatahold2[2]_i_1/I4}, {p_8_in[1] wdatahold2[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X42Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[2]_i_2 - 
nets: {wdatahold2[2]_i_2_n_0 wdatahold2[2]_i_2/O}, {pc_reg[12]_i_6_n_6 wdatahold2[2]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[2]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[2]_i_2/I2}, {pc_reg_n_0_[10] wdatahold2[2]_i_2/I3}, {pc_reg[12]_i_4_n_6 wdatahold2[2]_i_2/I4}, {intcyc wdatahold2[2]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X50Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[2]_i_3 - 
nets: {wdatahold2[2]_i_3_n_0 wdatahold2[2]_i_3/O}, {regfil_reg_n_0_[7][2] wdatahold2[2]_i_3/I0}, {carry20_in[10] wdatahold2[2]_i_3/I1}, {carry3[10] wdatahold2[2]_i_3/I2}, {p_0_in[2] wdatahold2[2]_i_3/I3}, {carry2[10] wdatahold2[2]_i_3/I4}, {p_0_in[1] wdatahold2[2]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X42Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[3]_i_1 - 
nets: {wdatahold2[3]_i_1_n_0 wdatahold2[3]_i_1/O}, {wdatahold2[3]_i_2_n_0 wdatahold2[3]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[3]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[3]_i_1/I2}, {wdatahold2[3]_i_3_n_0 wdatahold2[3]_i_1/I3}, {carry3[11] wdatahold2[3]_i_1/I4}, {p_8_in[1] wdatahold2[3]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X42Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[3]_i_2 - 
nets: {wdatahold2[3]_i_2_n_0 wdatahold2[3]_i_2/O}, {pc_reg[12]_i_6_n_5 wdatahold2[3]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[3]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[3]_i_2/I2}, {pc_reg_n_0_[11] wdatahold2[3]_i_2/I3}, {pc_reg[12]_i_4_n_5 wdatahold2[3]_i_2/I4}, {intcyc wdatahold2[3]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X46Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[3]_i_3 - 
nets: {wdatahold2[3]_i_3_n_0 wdatahold2[3]_i_3/O}, {regfil_reg_n_0_[7][3] wdatahold2[3]_i_3/I0}, {carry20_in[11] wdatahold2[3]_i_3/I1}, {carry3[11] wdatahold2[3]_i_3/I2}, {p_0_in[2] wdatahold2[3]_i_3/I3}, {carry2[11] wdatahold2[3]_i_3/I4}, {p_0_in[1] wdatahold2[3]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X42Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[4]_i_1 - 
nets: {wdatahold2[4]_i_1_n_0 wdatahold2[4]_i_1/O}, {wdatahold2[4]_i_2_n_0 wdatahold2[4]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[4]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[4]_i_1/I2}, {wdatahold2[4]_i_3_n_0 wdatahold2[4]_i_1/I3}, {carry3[12] wdatahold2[4]_i_1/I4}, {p_8_in[1] wdatahold2[4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[4]_i_2 - 
nets: {wdatahold2[4]_i_2_n_0 wdatahold2[4]_i_2/O}, {pc_reg[12]_i_6_n_4 wdatahold2[4]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[4]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[4]_i_2/I2}, {pc_reg_n_0_[12] wdatahold2[4]_i_2/I3}, {pc_reg[12]_i_4_n_4 wdatahold2[4]_i_2/I4}, {intcyc wdatahold2[4]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X49Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[4]_i_3 - 
nets: {wdatahold2[4]_i_3_n_0 wdatahold2[4]_i_3/O}, {regfil_reg_n_0_[7][4] wdatahold2[4]_i_3/I0}, {carry20_in[12] wdatahold2[4]_i_3/I1}, {carry3[12] wdatahold2[4]_i_3/I2}, {p_0_in[2] wdatahold2[4]_i_3/I3}, {carry2[12] wdatahold2[4]_i_3/I4}, {p_0_in[1] wdatahold2[4]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X39Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[5]_i_1 - 
nets: {wdatahold2[5]_i_1_n_0 wdatahold2[5]_i_1/O}, {wdatahold2[5]_i_2_n_0 wdatahold2[5]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[5]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[5]_i_1/I2}, {wdatahold2[5]_i_3_n_0 wdatahold2[5]_i_1/I3}, {carry3[13] wdatahold2[5]_i_1/I4}, {p_8_in[1] wdatahold2[5]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X42Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[5]_i_2 - 
nets: {wdatahold2[5]_i_2_n_0 wdatahold2[5]_i_2/O}, {pc_reg[15]_i_14_n_7 wdatahold2[5]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[5]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[5]_i_2/I2}, {pc_reg_n_0_[13] wdatahold2[5]_i_2/I3}, {pc_reg[15]_i_10_n_7 wdatahold2[5]_i_2/I4}, {intcyc wdatahold2[5]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X47Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[5]_i_3 - 
nets: {wdatahold2[5]_i_3_n_0 wdatahold2[5]_i_3/O}, {regfil_reg_n_0_[7][5] wdatahold2[5]_i_3/I0}, {carry20_in[13] wdatahold2[5]_i_3/I1}, {carry3[13] wdatahold2[5]_i_3/I2}, {p_0_in[2] wdatahold2[5]_i_3/I3}, {carry2[13] wdatahold2[5]_i_3/I4}, {p_0_in[1] wdatahold2[5]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X37Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[6]_i_1 - 
nets: {wdatahold2[6]_i_1_n_0 wdatahold2[6]_i_1/O}, {wdatahold2[6]_i_2_n_0 wdatahold2[6]_i_1/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[6]_i_1/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[6]_i_1/I2}, {wdatahold2[6]_i_3_n_0 wdatahold2[6]_i_1/I3}, {carry3[14] wdatahold2[6]_i_1/I4}, {p_8_in[1] wdatahold2[6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X40Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[6]_i_2 - 
nets: {wdatahold2[6]_i_2_n_0 wdatahold2[6]_i_2/O}, {pc_reg[15]_i_14_n_6 wdatahold2[6]_i_2/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[6]_i_2/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[6]_i_2/I2}, {pc_reg_n_0_[14] wdatahold2[6]_i_2/I3}, {pc_reg[15]_i_10_n_6 wdatahold2[6]_i_2/I4}, {intcyc wdatahold2[6]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X48Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[6]_i_3 - 
nets: {wdatahold2[6]_i_3_n_0 wdatahold2[6]_i_3/O}, {regfil_reg_n_0_[7][6] wdatahold2[6]_i_3/I0}, {carry20_in[14] wdatahold2[6]_i_3/I1}, {carry3[14] wdatahold2[6]_i_3/I2}, {p_0_in[2] wdatahold2[6]_i_3/I3}, {carry2[14] wdatahold2[6]_i_3/I4}, {p_0_in[1] wdatahold2[6]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X40Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_1 - 
nets: {wdatahold2[7]_i_1_n_0 wdatahold2[7]_i_1/O}, {state_reg_n_0_[3] wdatahold2[7]_i_1/I0}, {state_reg_n_0_[4] wdatahold2[7]_i_1/I1}, {state_reg_n_0_[0] wdatahold2[7]_i_1/I2}, {wdatahold20 wdatahold2[7]_i_1/I3}, {wdatahold2[7]_i_4_n_0 wdatahold2[7]_i_1/I4}, {reset wdatahold2[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000100, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_10 - 
nets: {wdatahold2[7]_i_10_n_0 wdatahold2[7]_i_10/O}, {p_0_in[0] wdatahold2[7]_i_10/I0}, {p_0_in[1] wdatahold2[7]_i_10/I1}, {opcode_reg_n_0_[2] wdatahold2[7]_i_10/I2}, {p_0_in[2] wdatahold2[7]_i_10/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X42Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wdatahold2[7]_i_11 - 
nets: {wdatahold2[7]_i_11_n_0 wdatahold2[7]_i_11/O}, {p_0_in[2] wdatahold2[7]_i_11/I0}, {p_0_in[1] wdatahold2[7]_i_11/I1}, {opcode_reg_n_0_[1] wdatahold2[7]_i_11/I2}, {opcode_reg_n_0_[2] wdatahold2[7]_i_11/I3}, {p_0_in[0] wdatahold2[7]_i_11/I4}, {opcode_reg_n_0_[0] wdatahold2[7]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000F200F000F00, 
LOC: SLICE_X49Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_2 - 
nets: {wdatahold2[7]_i_2_n_0 wdatahold2[7]_i_2/O}, {wdatahold2[7]_i_5_n_0 wdatahold2[7]_i_2/I0}, {wdatahold2[7]_i_6_n_0 wdatahold2[7]_i_2/I1}, {wdatahold2[7]_i_7_n_0 wdatahold2[7]_i_2/I2}, {wdatahold2[7]_i_8_n_0 wdatahold2[7]_i_2/I3}, {carry3[15] wdatahold2[7]_i_2/I4}, {p_8_in[1] wdatahold2[7]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88FFFF0000, 
LOC: SLICE_X43Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_3 - 
nets: {wdatahold20 wdatahold2[7]_i_3/O}, {wdatahold2[7]_i_9_n_0 wdatahold2[7]_i_3/I0}, {p_8_in[0] wdatahold2[7]_i_3/I1}, {opcode_reg_n_0_[0] wdatahold2[7]_i_3/I2}, {p_8_in[1] wdatahold2[7]_i_3/I3}, {opcode_reg_n_0_[1] wdatahold2[7]_i_3/I4}, {wdatahold2[7]_i_10_n_0 wdatahold2[7]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8800880088038800, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_4 - 
nets: {wdatahold2[7]_i_4_n_0 wdatahold2[7]_i_4/O}, {state_reg_n_0_[1] wdatahold2[7]_i_4/I0}, {state_reg_n_0_[5] wdatahold2[7]_i_4/I1}, {state_reg_n_0_[2] wdatahold2[7]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X41Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold2[7]_i_5 - 
nets: {wdatahold2[7]_i_5_n_0 wdatahold2[7]_i_5/O}, {pc_reg[15]_i_14_n_5 wdatahold2[7]_i_5/I0}, {wdatahold2[7]_i_7_n_0 wdatahold2[7]_i_5/I1}, {wdatahold2[7]_i_11_n_0 wdatahold2[7]_i_5/I2}, {pc_reg_n_0_[15] wdatahold2[7]_i_5/I3}, {pc_reg[15]_i_10_n_5 wdatahold2[7]_i_5/I4}, {intcyc wdatahold2[7]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X49Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_6 - 
nets: {wdatahold2[7]_i_6_n_0 wdatahold2[7]_i_6/O}, {opcode_reg_n_0_[2] wdatahold2[7]_i_6/I0}, {p_0_in[2] wdatahold2[7]_i_6/I1}, {p_0_in[1] wdatahold2[7]_i_6/I2}, {p_0_in[0] wdatahold2[7]_i_6/I3}, {opcode_reg_n_0_[1] wdatahold2[7]_i_6/I4}, {opcode_reg_n_0_[0] wdatahold2[7]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAA02000000AAAA, 
LOC: SLICE_X43Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_7 - 
nets: {wdatahold2[7]_i_7_n_0 wdatahold2[7]_i_7/O}, {opcode_reg_n_0_[2] wdatahold2[7]_i_7/I0}, {opcode_reg_n_0_[1] wdatahold2[7]_i_7/I1}, {p_0_in[0] wdatahold2[7]_i_7/I2}, {p_0_in[2] wdatahold2[7]_i_7/I3}, {p_0_in[1] wdatahold2[7]_i_7/I4}, {opcode_reg_n_0_[0] wdatahold2[7]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFDFDFDDDDDDDDDDD, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_8 - 
nets: {wdatahold2[7]_i_8_n_0 wdatahold2[7]_i_8/O}, {p_5_in wdatahold2[7]_i_8/I0}, {carry20_in[15] wdatahold2[7]_i_8/I1}, {carry3[15] wdatahold2[7]_i_8/I2}, {p_0_in[2] wdatahold2[7]_i_8/I3}, {carry2[15] wdatahold2[7]_i_8/I4}, {p_0_in[1] wdatahold2[7]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X43Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2[7]_i_9 - 
nets: {wdatahold2[7]_i_9_n_0 wdatahold2[7]_i_9/O}, {opcode_reg_n_0_[2] wdatahold2[7]_i_9/I0}, {opcode_reg_n_0_[1] wdatahold2[7]_i_9/I1}, {p_0_in[2] wdatahold2[7]_i_9/I2}, {p_0_in[0] wdatahold2[7]_i_9/I3}, {opcode_reg_n_0_[0] wdatahold2[7]_i_9/I4}, {p_0_in[1] wdatahold2[7]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h88AA22228AEA2222, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold2_reg[0] - 
nets: {wdatahold2_reg_n_0_[0] wdatahold2_reg[0]/Q}, {clock wdatahold2_reg[0]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[0]/CE}, {wdatahold2[0]_i_1_n_0 wdatahold2_reg[0]/D}, {<const0> wdatahold2_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[1] - 
nets: {wdatahold2_reg_n_0_[1] wdatahold2_reg[1]/Q}, {clock wdatahold2_reg[1]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[1]/CE}, {wdatahold2[1]_i_1_n_0 wdatahold2_reg[1]/D}, {<const0> wdatahold2_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[2] - 
nets: {wdatahold2_reg_n_0_[2] wdatahold2_reg[2]/Q}, {clock wdatahold2_reg[2]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[2]/CE}, {wdatahold2[2]_i_1_n_0 wdatahold2_reg[2]/D}, {<const0> wdatahold2_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[3] - 
nets: {wdatahold2_reg_n_0_[3] wdatahold2_reg[3]/Q}, {clock wdatahold2_reg[3]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[3]/CE}, {wdatahold2[3]_i_1_n_0 wdatahold2_reg[3]/D}, {<const0> wdatahold2_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[4] - 
nets: {wdatahold2_reg_n_0_[4] wdatahold2_reg[4]/Q}, {clock wdatahold2_reg[4]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[4]/CE}, {wdatahold2[4]_i_1_n_0 wdatahold2_reg[4]/D}, {<const0> wdatahold2_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[5] - 
nets: {wdatahold2_reg_n_0_[5] wdatahold2_reg[5]/Q}, {clock wdatahold2_reg[5]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[5]/CE}, {wdatahold2[5]_i_1_n_0 wdatahold2_reg[5]/D}, {<const0> wdatahold2_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[6] - 
nets: {wdatahold2_reg_n_0_[6] wdatahold2_reg[6]/Q}, {clock wdatahold2_reg[6]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[6]/CE}, {wdatahold2[6]_i_1_n_0 wdatahold2_reg[6]/D}, {<const0> wdatahold2_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold2_reg[7] - 
nets: {wdatahold2_reg_n_0_[7] wdatahold2_reg[7]/Q}, {clock wdatahold2_reg[7]/C}, {wdatahold2[7]_i_1_n_0 wdatahold2_reg[7]/CE}, {wdatahold2[7]_i_2_n_0 wdatahold2_reg[7]/D}, {<const0> wdatahold2_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold[0]_i_1 - 
nets: {wdatahold[0]_i_1_n_0 wdatahold[0]_i_1/O}, {alures[0] wdatahold[0]_i_1/I0}, {state_reg_n_0_[0] wdatahold[0]_i_1/I1}, {wdatahold[0]_i_2_n_0 wdatahold[0]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[0]_i_2 - 
nets: {wdatahold[0]_i_2_n_0 wdatahold[0]_i_2/O}, {wdatahold[0]_i_3_n_0 wdatahold[0]_i_2/I0}, {state_reg_n_0_[1] wdatahold[0]_i_2/I1}, {wdatahold[0] wdatahold[0]_i_2/I2}, {wdatahold[0]_i_5_n_0 wdatahold[0]_i_2/I3}, {p_8_in[1] wdatahold[0]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X38Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[0]_i_3 - 
nets: {wdatahold[0]_i_3_n_0 wdatahold[0]_i_3/O}, {rdatahold[0] wdatahold[0]_i_3/I0}, {state_reg_n_0_[4] wdatahold[0]_i_3/I1}, {wdatahold2_reg_n_0_[0] wdatahold[0]_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[0]_i_4 - 
nets: {wdatahold[0] wdatahold[0]_i_4/O}, {pc_reg_n_0_[0] wdatahold[0]_i_4/I0}, {wdatahold[0]_i_6_n_0 wdatahold[0]_i_4/I1}, {wdatahold2[7]_i_6_n_0 wdatahold[0]_i_4/I2}, {regfil_reg_n_0_[5][0] wdatahold[0]_i_4/I3}, {wdatahold2[7]_i_7_n_0 wdatahold[0]_i_4/I4}, {wdatahold[0]_i_7_n_0 wdatahold[0]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h5F50CFCF5F50C0C0, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[0]_i_5 - 
nets: {wdatahold[0]_i_5_n_0 wdatahold[0]_i_5/O}, {regfil_reg[6][0]_i_2_n_0 wdatahold[0]_i_5/I0}, {p_8_in[0] wdatahold[0]_i_5/I1}, {p_0_in[1] wdatahold[0]_i_5/I2}, {regfil_reg_n_0_[5][0] wdatahold[0]_i_5/I3}, {p_0_in[2] wdatahold[0]_i_5/I4}, {regfil_reg_n_0_[7][0] wdatahold[0]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X38Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[0]_i_6 - 
nets: {wdatahold[0]_i_6_n_0 wdatahold[0]_i_6/O}, {wdatahold2[7]_i_11_n_0 wdatahold[0]_i_6/I0}, {pc_reg_n_0_[0] wdatahold[0]_i_6/I1}, {intcyc wdatahold[0]_i_6/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h63, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[0]_i_7 - 
nets: {wdatahold[0]_i_7_n_0 wdatahold[0]_i_7/O}, {carry_reg_n_0 wdatahold[0]_i_7/I0}, {regfil_reg_n_0_[3][0] wdatahold[0]_i_7/I1}, {regfil_reg_n_0_[5][0] wdatahold[0]_i_7/I2}, {p_0_in[2] wdatahold[0]_i_7/I3}, {regfil_reg_n_0_[1][0] wdatahold[0]_i_7/I4}, {p_0_in[1] wdatahold[0]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[1]_i_1 - 
nets: {wdatahold[1]_i_1_n_0 wdatahold[1]_i_1/O}, {alures[1] wdatahold[1]_i_1/I0}, {state_reg_n_0_[0] wdatahold[1]_i_1/I1}, {wdatahold[1]_i_2_n_0 wdatahold[1]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[1]_i_2 - 
nets: {wdatahold[1]_i_2_n_0 wdatahold[1]_i_2/O}, {rdatahold[1] wdatahold[1]_i_2/I0}, {state_reg_n_0_[4] wdatahold[1]_i_2/I1}, {wdatahold2_reg_n_0_[1] wdatahold[1]_i_2/I2}, {state_reg_n_0_[1] wdatahold[1]_i_2/I3}, {wdatahold[1]_i_3_n_0 wdatahold[1]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X38Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[1]_i_3 - 
nets: {wdatahold[1]_i_3_n_0 wdatahold[1]_i_3/O}, {wdatahold[1]_i_4_n_0 wdatahold[1]_i_3/I0}, {wdatahold2[7]_i_6_n_0 wdatahold[1]_i_3/I1}, {wdatahold[1]_i_5_n_0 wdatahold[1]_i_3/I2}, {wdatahold[1]_i_6_n_0 wdatahold[1]_i_3/I3}, {p_8_in[1] wdatahold[1]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X40Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[1]_i_4 - 
nets: {wdatahold[1]_i_4_n_0 wdatahold[1]_i_4/O}, {pc_reg[4]_i_4_n_7 wdatahold[1]_i_4/I0}, {wdatahold2[7]_i_7_n_0 wdatahold[1]_i_4/I1}, {wdatahold2[7]_i_11_n_0 wdatahold[1]_i_4/I2}, {pc_reg_n_0_[1] wdatahold[1]_i_4/I3}, {pc_reg[2]_i_4_n_7 wdatahold[1]_i_4/I4}, {intcyc wdatahold[1]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X46Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[1]_i_5 - 
nets: {wdatahold[1]_i_5_n_0 wdatahold[1]_i_5/O}, {wdatahold2[7]_i_7_n_0 wdatahold[1]_i_5/I0}, {regfil_reg_n_0_[5][1] wdatahold[1]_i_5/I1}, {regfil_reg_n_0_[1][1] wdatahold[1]_i_5/I2}, {p_0_in[2] wdatahold[1]_i_5/I3}, {p_0_in[1] wdatahold[1]_i_5/I4}, {regfil_reg_n_0_[3][1] wdatahold[1]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDDDDCCD8DD88CCD8, 
LOC: SLICE_X41Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[1]_i_6 - 
nets: {wdatahold[1]_i_6_n_0 wdatahold[1]_i_6/O}, {regfil_reg[6][1]_i_2_n_0 wdatahold[1]_i_6/I0}, {p_8_in[0] wdatahold[1]_i_6/I1}, {p_0_in[1] wdatahold[1]_i_6/I2}, {regfil_reg_n_0_[5][1] wdatahold[1]_i_6/I3}, {p_0_in[2] wdatahold[1]_i_6/I4}, {regfil_reg_n_0_[7][1] wdatahold[1]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X40Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[2]_i_1 - 
nets: {wdatahold[2]_i_1_n_0 wdatahold[2]_i_1/O}, {alures[2] wdatahold[2]_i_1/I0}, {state_reg_n_0_[0] wdatahold[2]_i_1/I1}, {wdatahold[2]_i_2_n_0 wdatahold[2]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[2]_i_2 - 
nets: {wdatahold[2]_i_2_n_0 wdatahold[2]_i_2/O}, {wdatahold[2]_i_3_n_0 wdatahold[2]_i_2/I0}, {state_reg_n_0_[1] wdatahold[2]_i_2/I1}, {wdatahold[2] wdatahold[2]_i_2/I2}, {wdatahold[2]_i_5_n_0 wdatahold[2]_i_2/I3}, {p_8_in[1] wdatahold[2]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X37Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[2]_i_3 - 
nets: {wdatahold[2]_i_3_n_0 wdatahold[2]_i_3/O}, {rdatahold[2] wdatahold[2]_i_3/I0}, {state_reg_n_0_[4] wdatahold[2]_i_3/I1}, {wdatahold2_reg_n_0_[2] wdatahold[2]_i_3/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[2]_i_4 - 
nets: {wdatahold[2] wdatahold[2]_i_4/O}, {pc_reg[4]_i_4_n_6 wdatahold[2]_i_4/I0}, {wdatahold[2]_i_6_n_0 wdatahold[2]_i_4/I1}, {wdatahold2[7]_i_6_n_0 wdatahold[2]_i_4/I2}, {regfil_reg_n_0_[5][2] wdatahold[2]_i_4/I3}, {wdatahold2[7]_i_7_n_0 wdatahold[2]_i_4/I4}, {wdatahold[2]_i_7_n_0 wdatahold[2]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[2]_i_5 - 
nets: {wdatahold[2]_i_5_n_0 wdatahold[2]_i_5/O}, {regfil_reg[6][2]_i_2_n_0 wdatahold[2]_i_5/I0}, {p_8_in[0] wdatahold[2]_i_5/I1}, {p_0_in[1] wdatahold[2]_i_5/I2}, {regfil_reg_n_0_[5][2] wdatahold[2]_i_5/I3}, {p_0_in[2] wdatahold[2]_i_5/I4}, {regfil_reg_n_0_[7][2] wdatahold[2]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X37Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[2]_i_6 - 
nets: {wdatahold[2]_i_6_n_0 wdatahold[2]_i_6/O}, {wdatahold2[7]_i_11_n_0 wdatahold[2]_i_6/I0}, {pc_reg_n_0_[2] wdatahold[2]_i_6/I1}, {pc_reg[2]_i_4_n_6 wdatahold[2]_i_6/I2}, {intcyc wdatahold[2]_i_6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hE4F0, 
LOC: SLICE_X47Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wdatahold[2]_i_7 - 
nets: {wdatahold[2]_i_7_n_0 wdatahold[2]_i_7/O}, {parity_reg_n_0 wdatahold[2]_i_7/I0}, {regfil_reg_n_0_[3][2] wdatahold[2]_i_7/I1}, {regfil_reg_n_0_[5][2] wdatahold[2]_i_7/I2}, {p_0_in[2] wdatahold[2]_i_7/I3}, {regfil_reg_n_0_[1][2] wdatahold[2]_i_7/I4}, {p_0_in[1] wdatahold[2]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X40Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[3]_i_1 - 
nets: {wdatahold[3]_i_1_n_0 wdatahold[3]_i_1/O}, {alures[3] wdatahold[3]_i_1/I0}, {state_reg_n_0_[0] wdatahold[3]_i_1/I1}, {wdatahold[3]_i_2_n_0 wdatahold[3]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[3]_i_2 - 
nets: {wdatahold[3]_i_2_n_0 wdatahold[3]_i_2/O}, {rdatahold[3] wdatahold[3]_i_2/I0}, {state_reg_n_0_[4] wdatahold[3]_i_2/I1}, {wdatahold2_reg_n_0_[3] wdatahold[3]_i_2/I2}, {state_reg_n_0_[1] wdatahold[3]_i_2/I3}, {wdatahold[3]_i_3_n_0 wdatahold[3]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X42Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[3]_i_3 - 
nets: {wdatahold[3]_i_3_n_0 wdatahold[3]_i_3/O}, {wdatahold[3]_i_4_n_0 wdatahold[3]_i_3/I0}, {wdatahold2[7]_i_6_n_0 wdatahold[3]_i_3/I1}, {wdatahold[3]_i_5_n_0 wdatahold[3]_i_3/I2}, {wdatahold[3]_i_6_n_0 wdatahold[3]_i_3/I3}, {p_8_in[1] wdatahold[3]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X42Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[3]_i_4 - 
nets: {wdatahold[3]_i_4_n_0 wdatahold[3]_i_4/O}, {pc_reg[4]_i_4_n_5 wdatahold[3]_i_4/I0}, {wdatahold2[7]_i_7_n_0 wdatahold[3]_i_4/I1}, {wdatahold2[7]_i_11_n_0 wdatahold[3]_i_4/I2}, {pc_reg_n_0_[3] wdatahold[3]_i_4/I3}, {pc_reg[2]_i_4_n_5 wdatahold[3]_i_4/I4}, {intcyc wdatahold[3]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X48Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[3]_i_5 - 
nets: {wdatahold[3]_i_5_n_0 wdatahold[3]_i_5/O}, {wdatahold2[7]_i_7_n_0 wdatahold[3]_i_5/I0}, {regfil_reg_n_0_[3][3] wdatahold[3]_i_5/I1}, {p_0_in[1] wdatahold[3]_i_5/I2}, {regfil_reg_n_0_[5][3] wdatahold[3]_i_5/I3}, {p_0_in[2] wdatahold[3]_i_5/I4}, {regfil_reg_n_0_[1][3] wdatahold[3]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAF00EF45AF00EA40, 
LOC: SLICE_X41Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[3]_i_6 - 
nets: {wdatahold[3]_i_6_n_0 wdatahold[3]_i_6/O}, {regfil_reg[6][3]_i_2_n_0 wdatahold[3]_i_6/I0}, {p_8_in[0] wdatahold[3]_i_6/I1}, {p_0_in[1] wdatahold[3]_i_6/I2}, {regfil_reg_n_0_[5][3] wdatahold[3]_i_6/I3}, {p_0_in[2] wdatahold[3]_i_6/I4}, {regfil_reg_n_0_[7][3] wdatahold[3]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X41Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[4]_i_1 - 
nets: {wdatahold[4]_i_1_n_0 wdatahold[4]_i_1/O}, {alures[4] wdatahold[4]_i_1/I0}, {state_reg_n_0_[0] wdatahold[4]_i_1/I1}, {wdatahold[4]_i_2_n_0 wdatahold[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[4]_i_2 - 
nets: {wdatahold[4]_i_2_n_0 wdatahold[4]_i_2/O}, {wdatahold[4]_i_3_n_0 wdatahold[4]_i_2/I0}, {state_reg_n_0_[1] wdatahold[4]_i_2/I1}, {wdatahold[4] wdatahold[4]_i_2/I2}, {wdatahold[4]_i_5_n_0 wdatahold[4]_i_2/I3}, {p_8_in[1] wdatahold[4]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[4]_i_3 - 
nets: {wdatahold[4]_i_3_n_0 wdatahold[4]_i_3/O}, {rdatahold[4] wdatahold[4]_i_3/I0}, {state_reg_n_0_[4] wdatahold[4]_i_3/I1}, {wdatahold2_reg_n_0_[4] wdatahold[4]_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[4]_i_4 - 
nets: {wdatahold[4] wdatahold[4]_i_4/O}, {pc_reg[4]_i_4_n_4 wdatahold[4]_i_4/I0}, {wdatahold[4]_i_6_n_0 wdatahold[4]_i_4/I1}, {wdatahold2[7]_i_6_n_0 wdatahold[4]_i_4/I2}, {regfil_reg_n_0_[5][4] wdatahold[4]_i_4/I3}, {wdatahold2[7]_i_7_n_0 wdatahold[4]_i_4/I4}, {wdatahold[4]_i_7_n_0 wdatahold[4]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X41Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[4]_i_5 - 
nets: {wdatahold[4]_i_5_n_0 wdatahold[4]_i_5/O}, {regfil_reg[6][4]_i_2_n_0 wdatahold[4]_i_5/I0}, {p_8_in[0] wdatahold[4]_i_5/I1}, {p_0_in[1] wdatahold[4]_i_5/I2}, {regfil_reg_n_0_[5][4] wdatahold[4]_i_5/I3}, {p_0_in[2] wdatahold[4]_i_5/I4}, {regfil_reg_n_0_[7][4] wdatahold[4]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X39Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[4]_i_6 - 
nets: {wdatahold[4]_i_6_n_0 wdatahold[4]_i_6/O}, {wdatahold2[7]_i_11_n_0 wdatahold[4]_i_6/I0}, {pc_reg_n_0_[4] wdatahold[4]_i_6/I1}, {pc_reg[2]_i_4_n_4 wdatahold[4]_i_6/I2}, {intcyc wdatahold[4]_i_6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hE4F0, 
LOC: SLICE_X47Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wdatahold[4]_i_7 - 
nets: {wdatahold[4]_i_7_n_0 wdatahold[4]_i_7/O}, {auxcar_reg_n_0 wdatahold[4]_i_7/I0}, {regfil_reg_n_0_[3][4] wdatahold[4]_i_7/I1}, {regfil_reg_n_0_[5][4] wdatahold[4]_i_7/I2}, {p_0_in[2] wdatahold[4]_i_7/I3}, {regfil_reg_n_0_[1][4] wdatahold[4]_i_7/I4}, {p_0_in[1] wdatahold[4]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X41Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[5]_i_1 - 
nets: {wdatahold[5]_i_1_n_0 wdatahold[5]_i_1/O}, {alures[5] wdatahold[5]_i_1/I0}, {state_reg_n_0_[0] wdatahold[5]_i_1/I1}, {wdatahold[5]_i_2_n_0 wdatahold[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X33Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[5]_i_2 - 
nets: {wdatahold[5]_i_2_n_0 wdatahold[5]_i_2/O}, {rdatahold[5] wdatahold[5]_i_2/I0}, {state_reg_n_0_[4] wdatahold[5]_i_2/I1}, {wdatahold2_reg_n_0_[5] wdatahold[5]_i_2/I2}, {state_reg_n_0_[1] wdatahold[5]_i_2/I3}, {wdatahold[5]_i_3_n_0 wdatahold[5]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X41Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[5]_i_3 - 
nets: {wdatahold[5]_i_3_n_0 wdatahold[5]_i_3/O}, {wdatahold[5]_i_4_n_0 wdatahold[5]_i_3/I0}, {wdatahold2[7]_i_6_n_0 wdatahold[5]_i_3/I1}, {wdatahold[5]_i_5_n_0 wdatahold[5]_i_3/I2}, {wdatahold[5]_i_6_n_0 wdatahold[5]_i_3/I3}, {p_8_in[1] wdatahold[5]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X41Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[5]_i_4 - 
nets: {wdatahold[5]_i_4_n_0 wdatahold[5]_i_4/O}, {pc_reg[8]_i_6_n_7 wdatahold[5]_i_4/I0}, {wdatahold2[7]_i_7_n_0 wdatahold[5]_i_4/I1}, {wdatahold2[7]_i_11_n_0 wdatahold[5]_i_4/I2}, {pc_reg_n_0_[5] wdatahold[5]_i_4/I3}, {pc_reg[8]_i_4_n_7 wdatahold[5]_i_4/I4}, {intcyc wdatahold[5]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB88B88BBBB8888, 
LOC: SLICE_X44Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[5]_i_5 - 
nets: {wdatahold[5]_i_5_n_0 wdatahold[5]_i_5/O}, {wdatahold2[7]_i_7_n_0 wdatahold[5]_i_5/I0}, {regfil_reg_n_0_[3][5] wdatahold[5]_i_5/I1}, {p_0_in[1] wdatahold[5]_i_5/I2}, {regfil_reg_n_0_[5][5] wdatahold[5]_i_5/I3}, {p_0_in[2] wdatahold[5]_i_5/I4}, {regfil_reg_n_0_[1][5] wdatahold[5]_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAF00EF45AF00EA40, 
LOC: SLICE_X42Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[5]_i_6 - 
nets: {wdatahold[5]_i_6_n_0 wdatahold[5]_i_6/O}, {regfil_reg[6][5]_i_2_n_0 wdatahold[5]_i_6/I0}, {p_8_in[0] wdatahold[5]_i_6/I1}, {p_0_in[1] wdatahold[5]_i_6/I2}, {regfil_reg_n_0_[5][5] wdatahold[5]_i_6/I3}, {p_0_in[2] wdatahold[5]_i_6/I4}, {regfil_reg_n_0_[7][5] wdatahold[5]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X37Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[6]_i_1 - 
nets: {wdatahold[6]_i_1_n_0 wdatahold[6]_i_1/O}, {alures[6] wdatahold[6]_i_1/I0}, {state_reg_n_0_[0] wdatahold[6]_i_1/I1}, {wdatahold[6]_i_2_n_0 wdatahold[6]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[6]_i_2 - 
nets: {wdatahold[6]_i_2_n_0 wdatahold[6]_i_2/O}, {wdatahold[6]_i_3_n_0 wdatahold[6]_i_2/I0}, {state_reg_n_0_[1] wdatahold[6]_i_2/I1}, {wdatahold[6] wdatahold[6]_i_2/I2}, {wdatahold[6]_i_5_n_0 wdatahold[6]_i_2/I3}, {p_8_in[1] wdatahold[6]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X38Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[6]_i_3 - 
nets: {wdatahold[6]_i_3_n_0 wdatahold[6]_i_3/O}, {rdatahold[6] wdatahold[6]_i_3/I0}, {state_reg_n_0_[4] wdatahold[6]_i_3/I1}, {wdatahold2_reg_n_0_[6] wdatahold[6]_i_3/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[6]_i_4 - 
nets: {wdatahold[6] wdatahold[6]_i_4/O}, {pc_reg[8]_i_6_n_6 wdatahold[6]_i_4/I0}, {wdatahold[6]_i_6_n_0 wdatahold[6]_i_4/I1}, {wdatahold2[7]_i_6_n_0 wdatahold[6]_i_4/I2}, {regfil_reg_n_0_[5][6] wdatahold[6]_i_4/I3}, {wdatahold2[7]_i_7_n_0 wdatahold[6]_i_4/I4}, {wdatahold[6]_i_7_n_0 wdatahold[6]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X42Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[6]_i_5 - 
nets: {wdatahold[6]_i_5_n_0 wdatahold[6]_i_5/O}, {regfil_reg[6][6]_i_2_n_0 wdatahold[6]_i_5/I0}, {p_8_in[0] wdatahold[6]_i_5/I1}, {p_0_in[1] wdatahold[6]_i_5/I2}, {regfil_reg_n_0_[5][6] wdatahold[6]_i_5/I3}, {p_0_in[2] wdatahold[6]_i_5/I4}, {regfil_reg_n_0_[7][6] wdatahold[6]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X38Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[6]_i_6 - 
nets: {wdatahold[6]_i_6_n_0 wdatahold[6]_i_6/O}, {wdatahold2[7]_i_11_n_0 wdatahold[6]_i_6/I0}, {pc_reg_n_0_[6] wdatahold[6]_i_6/I1}, {pc_reg[8]_i_4_n_6 wdatahold[6]_i_6/I2}, {intcyc wdatahold[6]_i_6/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hE4F0, 
LOC: SLICE_X51Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wdatahold[6]_i_7 - 
nets: {wdatahold[6]_i_7_n_0 wdatahold[6]_i_7/O}, {zero_reg_n_0 wdatahold[6]_i_7/I0}, {regfil_reg_n_0_[3][6] wdatahold[6]_i_7/I1}, {regfil_reg_n_0_[5][6] wdatahold[6]_i_7/I2}, {p_0_in[2] wdatahold[6]_i_7/I3}, {regfil_reg_n_0_[1][6] wdatahold[6]_i_7/I4}, {p_0_in[1] wdatahold[6]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X41Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[7]_i_1 - 
nets: {wdatahold[7]_i_1_n_0 wdatahold[7]_i_1/O}, {wdatahold[7]_i_3_n_0 wdatahold[7]_i_1/I0}, {state_reg_n_0_[0] wdatahold[7]_i_1/I1}, {wdatahold[7]_i_4_n_0 wdatahold[7]_i_1/I2}, {reset wdatahold[7]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X33Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wdatahold[7]_i_10 - 
nets: {wdatahold[7]_i_10_n_0 wdatahold[7]_i_10/O}, {state[4]_i_13_n_0 wdatahold[7]_i_10/I0}, {p_0_in[1] wdatahold[7]_i_10/I1}, {p_0_in[2] wdatahold[7]_i_10/I2}, {p_0_in[0] wdatahold[7]_i_10/I3}, {statesel[1]_i_4_n_0 wdatahold[7]_i_10/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00000040, 
LOC: SLICE_X40Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[7]_i_11 - 
nets: {wdatahold[7]_i_11_n_0 wdatahold[7]_i_11/O}, {opcode_reg_n_0_[2] wdatahold[7]_i_11/I0}, {p_0_in[0] wdatahold[7]_i_11/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X34Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wdatahold[7]_i_12 - 
nets: {wdatahold[7]_i_12_n_0 wdatahold[7]_i_12/O}, {opcode_reg_n_0_[1] wdatahold[7]_i_12/I0}, {opcode_reg_n_0_[0] wdatahold[7]_i_12/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X46Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wdatahold[7]_i_13 - 
nets: {wdatahold[7]_i_13_n_0 wdatahold[7]_i_13/O}, {wdatahold2[7]_i_11_n_0 wdatahold[7]_i_13/I0}, {pc_reg_n_0_[7] wdatahold[7]_i_13/I1}, {pc_reg[8]_i_4_n_5 wdatahold[7]_i_13/I2}, {intcyc wdatahold[7]_i_13/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hE4F0, 
LOC: SLICE_X48Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wdatahold[7]_i_14 - 
nets: {wdatahold[7]_i_14_n_0 wdatahold[7]_i_14/O}, {sign_reg_n_0 wdatahold[7]_i_14/I0}, {regfil_reg_n_0_[3][7] wdatahold[7]_i_14/I1}, {regfil_reg_n_0_[5][7] wdatahold[7]_i_14/I2}, {p_0_in[2] wdatahold[7]_i_14/I3}, {regfil_reg_n_0_[1][7] wdatahold[7]_i_14/I4}, {p_0_in[1] wdatahold[7]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAACCAACCF0FFF000, 
LOC: SLICE_X39Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[7]_i_2 - 
nets: {wdatahold[7]_i_2_n_0 wdatahold[7]_i_2/O}, {alures[7] wdatahold[7]_i_2/I0}, {state_reg_n_0_[0] wdatahold[7]_i_2/I1}, {wdatahold[7]_i_5_n_0 wdatahold[7]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[7]_i_3 - 
nets: {wdatahold[7]_i_3_n_0 wdatahold[7]_i_3/O}, {state_reg_n_0_[4] wdatahold[7]_i_3/I0}, {state_reg_n_0_[3] wdatahold[7]_i_3/I1}, {wdatahold0 wdatahold[7]_i_3/I2}, {state_reg_n_0_[1] wdatahold[7]_i_3/I3}, {state_reg_n_0_[2] wdatahold[7]_i_3/I4}, {state_reg_n_0_[5] wdatahold[7]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000CC100000, 
LOC: SLICE_X39Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[7]_i_4 - 
nets: {wdatahold[7]_i_4_n_0 wdatahold[7]_i_4/O}, {state_reg_n_0_[4] wdatahold[7]_i_4/I0}, {state_reg_n_0_[1] wdatahold[7]_i_4/I1}, {state_reg_n_0_[2] wdatahold[7]_i_4/I2}, {state_reg_n_0_[3] wdatahold[7]_i_4/I3}, {state_reg_n_0_[5] wdatahold[7]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00400000, 
LOC: SLICE_X33Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[7]_i_5 - 
nets: {wdatahold[7]_i_5_n_0 wdatahold[7]_i_5/O}, {wdatahold[7]_i_7_n_0 wdatahold[7]_i_5/I0}, {state_reg_n_0_[1] wdatahold[7]_i_5/I1}, {wdatahold[7] wdatahold[7]_i_5/I2}, {wdatahold[7]_i_9_n_0 wdatahold[7]_i_5/I3}, {p_8_in[1] wdatahold[7]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8BB88, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wdatahold[7]_i_6 - 
nets: {wdatahold0 wdatahold[7]_i_6/O}, {wdatahold2[7]_i_9_n_0 wdatahold[7]_i_6/I0}, {p_8_in[1] wdatahold[7]_i_6/I1}, {wdatahold[7]_i_10_n_0 wdatahold[7]_i_6/I2}, {p_8_in[0] wdatahold[7]_i_6/I3}, {wdatahold[7]_i_11_n_0 wdatahold[7]_i_6/I4}, {wdatahold[7]_i_12_n_0 wdatahold[7]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB833B800B800B800, 
LOC: SLICE_X40Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[7]_i_7 - 
nets: {wdatahold[7]_i_7_n_0 wdatahold[7]_i_7/O}, {rdatahold[7] wdatahold[7]_i_7/I0}, {state_reg_n_0_[4] wdatahold[7]_i_7/I1}, {wdatahold2_reg_n_0_[7] wdatahold[7]_i_7/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wdatahold[7]_i_8 - 
nets: {wdatahold[7] wdatahold[7]_i_8/O}, {pc_reg[8]_i_6_n_5 wdatahold[7]_i_8/I0}, {wdatahold[7]_i_13_n_0 wdatahold[7]_i_8/I1}, {wdatahold2[7]_i_6_n_0 wdatahold[7]_i_8/I2}, {regfil_reg_n_0_[5][7] wdatahold[7]_i_8/I3}, {wdatahold2[7]_i_7_n_0 wdatahold[7]_i_8/I4}, {wdatahold[7]_i_14_n_0 wdatahold[7]_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X38Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold[7]_i_9 - 
nets: {wdatahold[7]_i_9_n_0 wdatahold[7]_i_9/O}, {regfil_reg[6][7]_i_4_n_0 wdatahold[7]_i_9/I0}, {p_8_in[0] wdatahold[7]_i_9/I1}, {p_0_in[1] wdatahold[7]_i_9/I2}, {regfil_reg_n_0_[5][7] wdatahold[7]_i_9/I3}, {p_0_in[2] wdatahold[7]_i_9/I4}, {p_5_in wdatahold[7]_i_9/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB8BBBB8B888888, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wdatahold_reg[0] - 
nets: {wdatahold_reg_n_0_[0] wdatahold_reg[0]/Q}, {clock wdatahold_reg[0]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[0]/CE}, {wdatahold[0]_i_1_n_0 wdatahold_reg[0]/D}, {<const0> wdatahold_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[1] - 
nets: {wdatahold_reg_n_0_[1] wdatahold_reg[1]/Q}, {clock wdatahold_reg[1]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[1]/CE}, {wdatahold[1]_i_1_n_0 wdatahold_reg[1]/D}, {<const0> wdatahold_reg[1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[2] - 
nets: {wdatahold_reg_n_0_[2] wdatahold_reg[2]/Q}, {clock wdatahold_reg[2]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[2]/CE}, {wdatahold[2]_i_1_n_0 wdatahold_reg[2]/D}, {<const0> wdatahold_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[3] - 
nets: {wdatahold_reg_n_0_[3] wdatahold_reg[3]/Q}, {clock wdatahold_reg[3]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[3]/CE}, {wdatahold[3]_i_1_n_0 wdatahold_reg[3]/D}, {<const0> wdatahold_reg[3]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[4] - 
nets: {wdatahold_reg_n_0_[4] wdatahold_reg[4]/Q}, {clock wdatahold_reg[4]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[4]/CE}, {wdatahold[4]_i_1_n_0 wdatahold_reg[4]/D}, {<const0> wdatahold_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[5] - 
nets: {wdatahold_reg_n_0_[5] wdatahold_reg[5]/Q}, {clock wdatahold_reg[5]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[5]/CE}, {wdatahold[5]_i_1_n_0 wdatahold_reg[5]/D}, {<const0> wdatahold_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X33Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[6] - 
nets: {wdatahold_reg_n_0_[6] wdatahold_reg[6]/Q}, {clock wdatahold_reg[6]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[6]/CE}, {wdatahold[6]_i_1_n_0 wdatahold_reg[6]/D}, {<const0> wdatahold_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wdatahold_reg[7] - 
nets: {wdatahold_reg_n_0_[7] wdatahold_reg[7]/Q}, {clock wdatahold_reg[7]/C}, {wdatahold[7]_i_1_n_0 wdatahold_reg[7]/CE}, {wdatahold[7]_i_2_n_0 wdatahold_reg[7]/D}, {<const0> wdatahold_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

writeio_i_1 - 
nets: {writeio_i_1_n_0 writeio_i_1/O}, {waitr writeio_i_1/I0}, {state_reg_n_0_[0] writeio_i_1/I1}, {state_reg_n_0_[5] writeio_i_1/I2}, {state_reg_n_0_[2] writeio_i_1/I3}, {writeio_i_2_n_0 writeio_i_1/I4}, {writeio writeio_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFB0000000B, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

writeio_i_2 - 
nets: {writeio_i_2_n_0 writeio_i_2/O}, {state_reg_n_0_[4] writeio_i_2/I0}, {state_reg_n_0_[3] writeio_i_2/I1}, {state_reg_n_0_[0] writeio_i_2/I2}, {waitr writeio_i_2/I3}, {state_reg_n_0_[1] writeio_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hF777FFFF, 
LOC: SLICE_X37Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

writeio_reg - 
nets: {writeio writeio_reg/Q}, {clock writeio_reg/C}, {<const1> writeio_reg/CE}, {writeio_i_1_n_0 writeio_reg/D}, {reset writeio_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

writemem_i_1 - 
nets: {writemem_i_1_n_0 writemem_i_1/O}, {state_reg_n_0_[4] writemem_i_1/I0}, {waitr writemem_i_1/I1}, {state_reg_n_0_[5] writemem_i_1/I2}, {writemem_i_2_n_0 writemem_i_1/I3}, {writemem writemem_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFDFF0500, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

writemem_i_2 - 
nets: {writemem_i_2_n_0 writemem_i_2/O}, {state_reg_n_0_[3] writemem_i_2/I0}, {state_reg_n_0_[4] writemem_i_2/I1}, {state_reg_n_0_[2] writemem_i_2/I2}, {state_reg_n_0_[1] writemem_i_2/I3}, {state_reg_n_0_[0] writemem_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h20000004, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

writemem_reg - 
nets: {writemem writemem_reg/Q}, {clock writemem_reg/C}, {<const1> writemem_reg/CE}, {writemem_i_1_n_0 writemem_reg/D}, {reset writemem_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

zero_i_1 - 
nets: {zero_i_1_n_0 zero_i_1/O}, {zero_i_2_n_0 zero_i_1/I0}, {zero_i_3_n_0 zero_i_1/I1}, {state_reg_n_0_[1] zero_i_1/I2}, {data0 zero_i_1/I3}, {parity_i_4_n_0 zero_i_1/I4}, {zero_reg_n_0 zero_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h2F20FFFF2F200000, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

zero_i_2 - 
nets: {zero_i_2_n_0 zero_i_2/O}, {alu/resi__55[6] zero_i_2/I0}, {alusout zero_i_2/I1}, {alu/resi__55[5] zero_i_2/I2}, {alu/resi__55[4] zero_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X34Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

zero_i_3 - 
nets: {zero_i_3_n_0 zero_i_3/O}, {alu/resi__55[1] zero_i_3/I0}, {alu/resi__55[0] zero_i_3/I1}, {alu/resi__55[3] zero_i_3/I2}, {alu/resi__55[2] zero_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

zero_reg - 
nets: {zero_reg_n_0 zero_reg/Q}, {clock zero_reg/C}, {<const1> zero_reg/CE}, {zero_i_1_n_0 zero_reg/D}, {<const0> zero_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
addr[0], 
addr[10], 
addr[11], 
addr[12], 
addr[13], 
addr[14], 
addr[15], 
addr[1], 
addr[2], 
addr[3], 
addr[4], 
addr[5], 
addr[6], 
addr[7], 
addr[8], 
addr[9], 
clock, 
data[0], 
data[1], 
data[2], 
data[3], 
data[4], 
data[5], 
data[6], 
data[7], 
inta, 
intr, 
readio, 
readmem, 
reset, 
waitr, 
writeio, 
writemem, 

addr[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[0]_i_2_n_0 - 
wires: CLBLM_L_X28Y94/CLBLM_IMUX9 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y94/CLBLM_L_A5 CLBLM_L_X28Y94/CLBLM_L_CMUX INT_L_X28Y94/IMUX_L9 INT_L_X28Y94/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y94/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_reg_n_0_[4] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X29Y99/BRKH_INT_NN2BEG0 BRKH_INT_X29Y99/BRKH_INT_NW2BEG0 CLBLL_R_X19Y101/CLBLL_IMUX25 CLBLL_R_X19Y101/CLBLL_L_B5 CLBLL_R_X19Y101/CLBLL_SW2A0 CLBLL_R_X19Y102/CLBLL_IMUX5 CLBLL_R_X19Y102/CLBLL_L_A6 CLBLL_R_X19Y102/CLBLL_SW2A2 CLBLL_R_X19Y92/CLBLL_IMUX13 CLBLL_R_X19Y92/CLBLL_L_B6 CLBLL_R_X19Y92/CLBLL_WR1END2 CLBLL_R_X19Y95/CLBLL_IMUX6 CLBLL_R_X19Y95/CLBLL_L_A1 CLBLL_R_X19Y95/CLBLL_SW2A2 CLBLL_R_X21Y103/CLBLL_IMUX1 CLBLL_R_X21Y103/CLBLL_IMUX17 CLBLL_R_X21Y103/CLBLL_LL_A3 CLBLL_R_X21Y103/CLBLL_LL_B3 CLBLL_R_X21Y104/CLBLL_IMUX2 CLBLL_R_X21Y104/CLBLL_IMUX24 CLBLL_R_X21Y104/CLBLL_IMUX25 CLBLL_R_X21Y104/CLBLL_IMUX9 CLBLL_R_X21Y104/CLBLL_LL_A2 CLBLL_R_X21Y104/CLBLL_LL_B5 CLBLL_R_X21Y104/CLBLL_L_A5 CLBLL_R_X21Y104/CLBLL_L_B5 CLBLL_R_X21Y104/CLBLL_NE2A0 CLBLL_R_X21Y104/CLBLL_WL1END0 CLBLL_R_X21Y104/CLBLL_WW2END1 CLBLL_R_X21Y105/CLBLL_IMUX17 CLBLL_R_X21Y105/CLBLL_IMUX4 CLBLL_R_X21Y105/CLBLL_LL_A6 CLBLL_R_X21Y105/CLBLL_LL_B3 CLBLL_R_X21Y105/CLBLL_NW2A2 CLBLL_R_X21Y89/CLBLL_IMUX10 CLBLL_R_X21Y89/CLBLL_L_A4 CLBLL_R_X21Y89/CLBLL_WR1END1 CLBLL_R_X21Y90/CLBLL_IMUX14 CLBLL_R_X21Y90/CLBLL_L_B1 CLBLL_R_X21Y90/CLBLL_NW2A3 CLBLL_R_X21Y91/CLBLL_IMUX25 CLBLL_R_X21Y91/CLBLL_IMUX31 CLBLL_R_X21Y91/CLBLL_IMUX40 CLBLL_R_X21Y91/CLBLL_IMUX9 CLBLL_R_X21Y91/CLBLL_LL_C5 CLBLL_R_X21Y91/CLBLL_LL_D1 CLBLL_R_X21Y91/CLBLL_L_A5 CLBLL_R_X21Y91/CLBLL_L_B5 CLBLL_R_X21Y92/CLBLL_EE2BEG0 CLBLL_R_X21Y92/CLBLL_IMUX22 CLBLL_R_X21Y92/CLBLL_IMUX37 CLBLL_R_X21Y92/CLBLL_LL_C3 CLBLL_R_X21Y92/CLBLL_L_D4 CLBLL_R_X21Y93/CLBLL_EE2BEG1 CLBLL_R_X21Y93/CLBLL_IMUX18 CLBLL_R_X21Y93/CLBLL_IMUX25 CLBLL_R_X21Y93/CLBLL_IMUX40 CLBLL_R_X21Y93/CLBLL_LL_B2 CLBLL_R_X21Y93/CLBLL_LL_D1 CLBLL_R_X21Y93/CLBLL_L_B5 CLBLL_R_X21Y94/CLBLL_NE2A1 CLBLL_R_X21Y98/CLBLL_IMUX1 CLBLL_R_X21Y98/CLBLL_IMUX23 CLBLL_R_X21Y98/CLBLL_IMUX9 CLBLL_R_X21Y98/CLBLL_LL_A3 CLBLL_R_X21Y98/CLBLL_L_A5 CLBLL_R_X21Y98/CLBLL_L_C3 CLBLL_R_X21Y98/CLBLL_NW2A1 CLBLL_R_X21Y99/CLBLL_IMUX0 CLBLL_R_X21Y99/CLBLL_IMUX8 CLBLL_R_X21Y99/CLBLL_LL_A5 CLBLL_R_X21Y99/CLBLL_L_A3 CLBLL_R_X23Y103/CLBLL_IMUX15 CLBLL_R_X23Y103/CLBLL_LL_B1 CLBLL_R_X23Y103/CLBLL_WL1END3 CLBLL_R_X23Y104/CLBLL_IMUX5 CLBLL_R_X23Y104/CLBLL_L_A6 CLBLL_R_X23Y104/CLBLL_WR1END2 CLBLL_R_X23Y105/CLBLL_IMUX12 CLBLL_R_X23Y105/CLBLL_IMUX4 CLBLL_R_X23Y105/CLBLL_LL_A6 CLBLL_R_X23Y105/CLBLL_LL_B6 CLBLL_R_X23Y105/CLBLL_WR1END2 CLBLL_R_X23Y87/CLBLL_SW2A2 CLBLL_R_X23Y88/CLBLL_SE2A2 CLBLL_R_X23Y89/CLBLL_EE2A3 CLBLL_R_X23Y89/CLBLL_IMUX27 CLBLL_R_X23Y89/CLBLL_IMUX28 CLBLL_R_X23Y89/CLBLL_LL_B4 CLBLL_R_X23Y89/CLBLL_LL_C4 CLBLL_R_X23Y90/CLBLL_EL1BEG1 CLBLL_R_X23Y90/CLBLL_IMUX31 CLBLL_R_X23Y90/CLBLL_LL_C5 CLBLL_R_X23Y90/CLBLL_NE2A2 CLBLL_R_X23Y91/CLBLL_BYP0 CLBLL_R_X23Y91/CLBLL_EE2A3 CLBLL_R_X23Y91/CLBLL_IMUX27 CLBLL_R_X23Y91/CLBLL_IMUX32 CLBLL_R_X23Y91/CLBLL_LL_B4 CLBLL_R_X23Y91/CLBLL_LL_C1 CLBLL_R_X23Y91/CLBLL_L_AX CLBLL_R_X23Y91/CLBLL_SE2A0 CLBLL_R_X23Y92/CLBLL_IMUX0 CLBLL_R_X23Y92/CLBLL_IMUX41 CLBLL_R_X23Y92/CLBLL_L_A3 CLBLL_R_X23Y92/CLBLL_L_D1 CLBLL_R_X23Y93/CLBLL_EL1BEG0 CLBLL_R_X23Y93/CLBLL_IMUX2 CLBLL_R_X23Y93/CLBLL_LL_A2 CLBLL_R_X23Y94/CLBLL_IMUX30 CLBLL_R_X23Y94/CLBLL_IMUX40 CLBLL_R_X23Y94/CLBLL_LL_D1 CLBLL_R_X23Y94/CLBLL_L_C5 CLBLL_R_X23Y94/CLBLL_NW2A3 CLBLL_R_X23Y95/CLBLL_EE2BEG3 CLBLL_R_X23Y95/CLBLL_IMUX2 CLBLL_R_X23Y95/CLBLL_LL_A2 CLBLL_R_X23Y95/CLBLL_NW2A1 CLBLL_R_X25Y103/CLBLL_WL1END2 CLBLL_R_X25Y104/CLBLL_WR1END1 CLBLL_R_X25Y104/CLBLL_WW2A0 CLBLL_R_X25Y105/CLBLL_IMUX0 CLBLL_R_X25Y105/CLBLL_L_A3 CLBLL_R_X25Y105/CLBLL_NW2A0 CLBLL_R_X25Y106/CLBLL_EE2BEG1 CLBLL_R_X25Y106/CLBLL_IMUX26 CLBLL_R_X25Y106/CLBLL_L_B4 CLBLL_R_X25Y89/CLBLL_SE2A3 CLBLL_R_X25Y90/CLBLL_IMUX6 CLBLL_R_X25Y90/CLBLL_IMUX7 CLBLL_R_X25Y90/CLBLL_LL_A1 CLBLL_R_X25Y90/CLBLL_L_A1 CLBLL_R_X25Y91/CLBLL_IMUX6 CLBLL_R_X25Y91/CLBLL_L_A1 CLBLL_R_X25Y92/CLBLL_NE2A3 CLBLL_R_X25Y93/CLBLL_EE2A1 CLBLL_R_X25Y93/CLBLL_IMUX14 CLBLL_R_X25Y93/CLBLL_IMUX7 CLBLL_R_X25Y93/CLBLL_LL_A1 CLBLL_R_X25Y93/CLBLL_L_B1 CLBLL_R_X25Y94/CLBLL_IMUX11 CLBLL_R_X25Y94/CLBLL_IMUX17 CLBLL_R_X25Y94/CLBLL_IMUX3 CLBLL_R_X25Y94/CLBLL_LL_A4 CLBLL_R_X25Y94/CLBLL_LL_B3 CLBLL_R_X25Y94/CLBLL_L_A2 CLBLL_R_X25Y95/CLBLL_IMUX15 CLBLL_R_X25Y95/CLBLL_IMUX9 CLBLL_R_X25Y95/CLBLL_LL_B1 CLBLL_R_X25Y95/CLBLL_L_A5 CLBLL_R_X27Y100/CLBLL_IMUX7 CLBLL_R_X27Y100/CLBLL_LL_A1 CLBLL_R_X27Y100/CLBLL_WW2END3 CLBLL_R_X27Y101/CLBLL_IMUX24 CLBLL_R_X27Y101/CLBLL_IMUX32 CLBLL_R_X27Y101/CLBLL_IMUX8 CLBLL_R_X27Y101/CLBLL_LL_A5 CLBLL_R_X27Y101/CLBLL_LL_B5 CLBLL_R_X27Y101/CLBLL_LL_C1 CLBLL_R_X27Y103/CLBLL_IMUX0 CLBLL_R_X27Y103/CLBLL_L_A3 CLBLL_R_X27Y104/CLBLL_IMUX0 CLBLL_R_X27Y104/CLBLL_L_A3 CLBLL_R_X27Y105/CLBLL_NE2A0 CLBLL_R_X27Y105/CLBLL_SE2A1 CLBLL_R_X27Y89/CLBLL_ER1BEG0 CLBLL_R_X27Y93/CLBLL_IMUX1 CLBLL_R_X27Y93/CLBLL_LL_A3 CLBLL_R_X27Y94/CLBLL_NE2A0 CLBLL_R_X29Y101/CLBLL_EL1BEG3 CLBLL_R_X29Y101/CLBLL_IMUX16 CLBLL_R_X29Y101/CLBLL_IMUX9 CLBLL_R_X29Y101/CLBLL_L_A5 CLBLL_R_X29Y101/CLBLL_L_B3 CLBLL_R_X29Y102/CLBLL_IMUX9 CLBLL_R_X29Y102/CLBLL_L_A5 CLBLL_R_X29Y92/CLBLL_IMUX7 CLBLL_R_X29Y92/CLBLL_LL_A1 CLBLL_R_X29Y93/CLBLL_IMUX7 CLBLL_R_X29Y93/CLBLL_LL_A1 CLBLL_R_X29Y96/CLBLL_IMUX0 CLBLL_R_X29Y96/CLBLL_IMUX14 CLBLL_R_X29Y96/CLBLL_IMUX30 CLBLL_R_X29Y96/CLBLL_L_A3 CLBLL_R_X29Y96/CLBLL_L_B1 CLBLL_R_X29Y96/CLBLL_L_C5 CLBLL_R_X29Y97/CLBLL_IMUX25 CLBLL_R_X29Y97/CLBLL_IMUX9 CLBLL_R_X29Y97/CLBLL_L_A5 CLBLL_R_X29Y97/CLBLL_L_B5 CLBLL_R_X29Y99/CLBLL_IMUX9 CLBLL_R_X29Y99/CLBLL_L_A5 CLBLM_L_X20Y101/CLBLM_IMUX18 CLBLM_L_X20Y101/CLBLM_IMUX6 CLBLM_L_X20Y101/CLBLM_L_A1 CLBLM_L_X20Y101/CLBLM_M_B2 CLBLM_L_X20Y101/CLBLM_SW2A0 CLBLM_L_X20Y102/CLBLM_IMUX14 CLBLM_L_X20Y102/CLBLM_IMUX15 CLBLM_L_X20Y102/CLBLM_IMUX2 CLBLM_L_X20Y102/CLBLM_IMUX34 CLBLM_L_X20Y102/CLBLM_IMUX41 CLBLM_L_X20Y102/CLBLM_IMUX9 CLBLM_L_X20Y102/CLBLM_L_A5 CLBLM_L_X20Y102/CLBLM_L_B1 CLBLM_L_X20Y102/CLBLM_L_C6 CLBLM_L_X20Y102/CLBLM_L_D1 CLBLM_L_X20Y102/CLBLM_M_A2 CLBLM_L_X20Y102/CLBLM_M_B1 CLBLM_L_X20Y102/CLBLM_SW2A2 CLBLM_L_X20Y103/CLBLM_IMUX5 CLBLM_L_X20Y103/CLBLM_L_A6 CLBLM_L_X20Y104/CLBLM_IMUX5 CLBLM_L_X20Y104/CLBLM_L_A6 CLBLM_L_X20Y105/CLBLM_IMUX9 CLBLM_L_X20Y105/CLBLM_L_A5 CLBLM_L_X20Y90/CLBLM_IMUX10 CLBLM_L_X20Y90/CLBLM_IMUX34 CLBLM_L_X20Y90/CLBLM_L_A4 CLBLM_L_X20Y90/CLBLM_L_C6 CLBLM_L_X20Y92/CLBLM_IMUX18 CLBLM_L_X20Y92/CLBLM_IMUX2 CLBLM_L_X20Y92/CLBLM_IMUX23 CLBLM_L_X20Y92/CLBLM_IMUX3 CLBLM_L_X20Y92/CLBLM_L_A2 CLBLM_L_X20Y92/CLBLM_L_C3 CLBLM_L_X20Y92/CLBLM_M_A2 CLBLM_L_X20Y92/CLBLM_M_B2 CLBLM_L_X20Y92/CLBLM_WR1END2 CLBLM_L_X20Y93/CLBLM_IMUX0 CLBLM_L_X20Y93/CLBLM_L_A3 CLBLM_L_X20Y95/CLBLM_SW2A2 CLBLM_L_X20Y97/CLBLM_IMUX10 CLBLM_L_X20Y97/CLBLM_L_A4 CLBLM_L_X20Y98/CLBLM_IMUX1 CLBLM_L_X20Y98/CLBLM_IMUX13 CLBLM_L_X20Y98/CLBLM_L_B6 CLBLM_L_X20Y98/CLBLM_M_A3 CLBLM_L_X22Y104/CLBLM_IMUX16 CLBLM_L_X22Y104/CLBLM_IMUX27 CLBLM_L_X22Y104/CLBLM_IMUX3 CLBLM_L_X22Y104/CLBLM_L_A2 CLBLM_L_X22Y104/CLBLM_L_B3 CLBLM_L_X22Y104/CLBLM_M_B4 CLBLM_L_X22Y104/CLBLM_NE2A0 CLBLM_L_X22Y104/CLBLM_WL1END0 CLBLM_L_X22Y104/CLBLM_WW2END1 CLBLM_L_X22Y105/CLBLM_NW2A2 CLBLM_L_X22Y88/CLBLM_IMUX6 CLBLM_L_X22Y88/CLBLM_L_A1 CLBLM_L_X22Y89/CLBLM_IMUX24 CLBLM_L_X22Y89/CLBLM_IMUX30 CLBLM_L_X22Y89/CLBLM_IMUX46 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y89/CLBLM_L_AQ CLBLM_L_X22Y89/CLBLM_L_C5 CLBLM_L_X22Y89/CLBLM_L_D5 CLBLM_L_X22Y89/CLBLM_M_B5 CLBLM_L_X22Y89/CLBLM_WR1END1 CLBLM_L_X22Y90/CLBLM_IMUX20 CLBLM_L_X22Y90/CLBLM_IMUX3 CLBLM_L_X22Y90/CLBLM_L_A2 CLBLM_L_X22Y90/CLBLM_L_C2 CLBLM_L_X22Y90/CLBLM_NW2A3 CLBLM_L_X22Y91/CLBLM_IMUX7 CLBLM_L_X22Y91/CLBLM_M_A1 CLBLM_L_X22Y92/CLBLM_EE2BEG0 CLBLM_L_X22Y92/CLBLM_IMUX14 CLBLM_L_X22Y92/CLBLM_IMUX23 CLBLM_L_X22Y92/CLBLM_IMUX6 CLBLM_L_X22Y92/CLBLM_L_A1 CLBLM_L_X22Y92/CLBLM_L_B1 CLBLM_L_X22Y92/CLBLM_L_C3 CLBLM_L_X22Y93/CLBLM_EE2BEG1 CLBLM_L_X22Y94/CLBLM_IMUX33 CLBLM_L_X22Y94/CLBLM_L_C1 CLBLM_L_X22Y94/CLBLM_NE2A1 CLBLM_L_X22Y95/CLBLM_IMUX35 CLBLM_L_X22Y95/CLBLM_M_C6 CLBLM_L_X22Y96/CLBLM_IMUX33 CLBLM_L_X22Y96/CLBLM_L_C1 CLBLM_L_X22Y97/CLBLM_IMUX35 CLBLM_L_X22Y97/CLBLM_M_C6 CLBLM_L_X22Y98/CLBLM_IMUX8 CLBLM_L_X22Y98/CLBLM_M_A5 CLBLM_L_X22Y98/CLBLM_NW2A1 CLBLM_L_X24Y100/CLBLM_IMUX11 CLBLM_L_X24Y100/CLBLM_M_A4 CLBLM_L_X24Y101/CLBLM_IMUX43 CLBLM_L_X24Y101/CLBLM_M_D6 CLBLM_L_X24Y103/CLBLM_IMUX26 CLBLM_L_X24Y103/CLBLM_IMUX3 CLBLM_L_X24Y103/CLBLM_L_A2 CLBLM_L_X24Y103/CLBLM_L_B4 CLBLM_L_X24Y103/CLBLM_WL1END3 CLBLM_L_X24Y104/CLBLM_IMUX1 CLBLM_L_X24Y104/CLBLM_M_A3 CLBLM_L_X24Y104/CLBLM_WR1END2 CLBLM_L_X24Y105/CLBLM_WR1END2 CLBLM_L_X24Y87/CLBLM_SW2A2 CLBLM_L_X24Y88/CLBLM_IMUX44 CLBLM_L_X24Y88/CLBLM_M_D4 CLBLM_L_X24Y88/CLBLM_SE2A2 CLBLM_L_X24Y89/CLBLM_EE2A3 CLBLM_L_X24Y89/CLBLM_IMUX15 CLBLM_L_X24Y89/CLBLM_IMUX31 CLBLM_L_X24Y89/CLBLM_IMUX39 CLBLM_L_X24Y89/CLBLM_L_D3 CLBLM_L_X24Y89/CLBLM_M_B1 CLBLM_L_X24Y89/CLBLM_M_C5 CLBLM_L_X24Y90/CLBLM_EL1BEG1 CLBLM_L_X24Y90/CLBLM_IMUX10 CLBLM_L_X24Y90/CLBLM_IMUX2 CLBLM_L_X24Y90/CLBLM_IMUX44 CLBLM_L_X24Y90/CLBLM_L_A4 CLBLM_L_X24Y90/CLBLM_M_A2 CLBLM_L_X24Y90/CLBLM_M_D4 CLBLM_L_X24Y90/CLBLM_NE2A2 CLBLM_L_X24Y91/CLBLM_EE2A3 CLBLM_L_X24Y91/CLBLM_IMUX15 CLBLM_L_X24Y91/CLBLM_IMUX21 CLBLM_L_X24Y91/CLBLM_IMUX8 CLBLM_L_X24Y91/CLBLM_L_C4 CLBLM_L_X24Y91/CLBLM_M_A5 CLBLM_L_X24Y91/CLBLM_M_B1 CLBLM_L_X24Y91/CLBLM_SE2A0 CLBLM_L_X24Y92/CLBLM_IMUX28 CLBLM_L_X24Y92/CLBLM_M_C4 CLBLM_L_X24Y93/CLBLM_EL1BEG0 CLBLM_L_X24Y93/CLBLM_IMUX0 CLBLM_L_X24Y93/CLBLM_L_A3 CLBLM_L_X24Y94/CLBLM_IMUX11 CLBLM_L_X24Y94/CLBLM_M_A4 CLBLM_L_X24Y94/CLBLM_NW2A3 CLBLM_L_X24Y95/CLBLM_EE2BEG3 CLBLM_L_X24Y95/CLBLM_IMUX0 CLBLM_L_X24Y95/CLBLM_IMUX8 CLBLM_L_X24Y95/CLBLM_L_A3 CLBLM_L_X24Y95/CLBLM_M_A5 CLBLM_L_X24Y95/CLBLM_NW2A1 CLBLM_L_X24Y97/CLBLM_IMUX0 CLBLM_L_X24Y97/CLBLM_L_A3 CLBLM_L_X26Y103/CLBLM_IMUX47 CLBLM_L_X26Y103/CLBLM_M_D5 CLBLM_L_X26Y103/CLBLM_WL1END2 CLBLM_L_X26Y104/CLBLM_WR1END1 CLBLM_L_X26Y104/CLBLM_WW2A0 CLBLM_L_X26Y105/CLBLM_NW2A0 CLBLM_L_X26Y106/CLBLM_EE2BEG1 CLBLM_L_X26Y89/CLBLM_IMUX14 CLBLM_L_X26Y89/CLBLM_L_B1 CLBLM_L_X26Y89/CLBLM_SE2A3 CLBLM_L_X26Y92/CLBLM_IMUX7 CLBLM_L_X26Y92/CLBLM_M_A1 CLBLM_L_X26Y92/CLBLM_NE2A3 CLBLM_L_X26Y93/CLBLM_EE2A1 CLBLM_L_X26Y93/CLBLM_IMUX18 CLBLM_L_X26Y93/CLBLM_IMUX2 CLBLM_L_X26Y93/CLBLM_M_A2 CLBLM_L_X26Y93/CLBLM_M_B2 CLBLM_L_X28Y100/CLBLM_IMUX0 CLBLM_L_X28Y100/CLBLM_IMUX16 CLBLM_L_X28Y100/CLBLM_IMUX24 CLBLM_L_X28Y100/CLBLM_IMUX8 CLBLM_L_X28Y100/CLBLM_L_A3 CLBLM_L_X28Y100/CLBLM_L_B3 CLBLM_L_X28Y100/CLBLM_M_A5 CLBLM_L_X28Y100/CLBLM_M_B5 CLBLM_L_X28Y100/CLBLM_WW2END3 CLBLM_L_X28Y105/CLBLM_IMUX19 CLBLM_L_X28Y105/CLBLM_IMUX24 CLBLM_L_X28Y105/CLBLM_IMUX3 CLBLM_L_X28Y105/CLBLM_IMUX34 CLBLM_L_X28Y105/CLBLM_IMUX35 CLBLM_L_X28Y105/CLBLM_L_A2 CLBLM_L_X28Y105/CLBLM_L_B2 CLBLM_L_X28Y105/CLBLM_L_C6 CLBLM_L_X28Y105/CLBLM_M_B5 CLBLM_L_X28Y105/CLBLM_M_C6 CLBLM_L_X28Y105/CLBLM_NE2A0 CLBLM_L_X28Y105/CLBLM_SE2A1 CLBLM_L_X28Y89/CLBLM_ER1BEG0 CLBLM_L_X28Y89/CLBLM_IMUX17 CLBLM_L_X28Y89/CLBLM_M_B3 CLBLM_L_X28Y94/CLBLM_IMUX0 CLBLM_L_X28Y94/CLBLM_L_A3 CLBLM_L_X28Y94/CLBLM_NE2A0 CLBLM_L_X28Y95/CLBLM_IMUX8 CLBLM_L_X28Y95/CLBLM_M_A5 CLBLM_L_X28Y96/CLBLM_IMUX1 CLBLM_L_X28Y96/CLBLM_M_A3 CLBLM_L_X28Y97/CLBLM_IMUX11 CLBLM_L_X28Y97/CLBLM_IMUX27 CLBLM_L_X28Y97/CLBLM_M_A4 CLBLM_L_X28Y97/CLBLM_M_B4 CLBLM_L_X30Y101/CLBLM_EL1BEG3 CLBLM_L_X30Y101/CLBLM_IMUX7 CLBLM_L_X30Y101/CLBLM_M_A1 INT_L_X20Y101/IMUX_L18 INT_L_X20Y101/IMUX_L6 INT_L_X20Y101/SL1END1 INT_L_X20Y101/SL1END3 INT_L_X20Y101/SW2A0 INT_L_X20Y102/ER1BEG_S0 INT_L_X20Y102/IMUX_L14 INT_L_X20Y102/IMUX_L15 INT_L_X20Y102/IMUX_L2 INT_L_X20Y102/IMUX_L34 INT_L_X20Y102/IMUX_L41 INT_L_X20Y102/IMUX_L9 INT_L_X20Y102/SL1BEG1 INT_L_X20Y102/SL1BEG3 INT_L_X20Y102/SR1BEG_S0 INT_L_X20Y102/SR1END3 INT_L_X20Y102/SS2END2 INT_L_X20Y102/SW2A2 INT_L_X20Y102/SW2BEG0 INT_L_X20Y102/SW2END1 INT_L_X20Y103/ER1BEG0 INT_L_X20Y103/IMUX_L5 INT_L_X20Y103/SL1END2 INT_L_X20Y103/SR1BEG3 INT_L_X20Y103/SR1END_N3_3 INT_L_X20Y103/SS2A2 INT_L_X20Y103/SW2BEG2 INT_L_X20Y104/IMUX_L5 INT_L_X20Y104/SL1BEG2 INT_L_X20Y104/SR1END2 INT_L_X20Y104/SS2BEG2 INT_L_X20Y105/IMUX_L9 INT_L_X20Y105/NN2BEG1 INT_L_X20Y105/SL1END1 INT_L_X20Y105/SR1BEG2 INT_L_X20Y105/WL1END0 INT_L_X20Y106/NN2A1 INT_L_X20Y106/SL1BEG1 INT_L_X20Y106/SR1END1 INT_L_X20Y107/NN2END1 INT_L_X20Y107/SR1BEG1 INT_L_X20Y90/IMUX_L10 INT_L_X20Y90/IMUX_L34 INT_L_X20Y90/NN2BEG1 INT_L_X20Y90/NW2END1 INT_L_X20Y91/NN2A1 INT_L_X20Y92/EL1BEG0 INT_L_X20Y92/IMUX_L18 INT_L_X20Y92/IMUX_L2 INT_L_X20Y92/IMUX_L23 INT_L_X20Y92/IMUX_L3 INT_L_X20Y92/NE2BEG1 INT_L_X20Y92/NL1BEG0 INT_L_X20Y92/NL1END_S3_0 INT_L_X20Y92/NN2END1 INT_L_X20Y92/WR1BEG2 INT_L_X20Y93/IMUX_L0 INT_L_X20Y93/NE2A1 INT_L_X20Y93/NL1END0 INT_L_X20Y95/SW2A2 INT_L_X20Y96/SL1END2 INT_L_X20Y96/SW2BEG2 INT_L_X20Y97/IMUX_L10 INT_L_X20Y97/SL1BEG2 INT_L_X20Y97/SR1END2 INT_L_X20Y97/SW2END0 INT_L_X20Y98/FAN_ALT5 INT_L_X20Y98/FAN_BOUNCE5 INT_L_X20Y98/IMUX_L1 INT_L_X20Y98/IMUX_L13 INT_L_X20Y98/SR1BEG2 INT_L_X20Y98/WR1END2 INT_L_X22Y103/NE2END_S3_0 INT_L_X22Y104/IMUX_L16 INT_L_X22Y104/IMUX_L27 INT_L_X22Y104/IMUX_L3 INT_L_X22Y104/NE2END0 INT_L_X22Y104/NW2BEG2 INT_L_X22Y104/SW2END1 INT_L_X22Y104/WL1BEG0 INT_L_X22Y104/WW2A1 INT_L_X22Y105/NW2A2 INT_L_X22Y88/IMUX_L6 INT_L_X22Y88/NW2END3 INT_L_X22Y89/EE2BEG3 INT_L_X22Y89/EL1BEG2 INT_L_X22Y89/IMUX_L24 INT_L_X22Y89/IMUX_L30 INT_L_X22Y89/IMUX_L46 INT_L_X22Y89/LOGIC_OUTS_L0 INT_L_X22Y89/NL1BEG2 INT_L_X22Y89/NL1BEG_N3 INT_L_X22Y89/NN2BEG3 INT_L_X22Y89/NW2BEG3 INT_L_X22Y89/WR1BEG1 INT_L_X22Y90/IMUX_L20 INT_L_X22Y90/IMUX_L3 INT_L_X22Y90/NL1END2 INT_L_X22Y90/NN2A3 INT_L_X22Y90/NW2A3 INT_L_X22Y91/EE2BEG3 INT_L_X22Y91/EL1BEG2 INT_L_X22Y91/IMUX_L7 INT_L_X22Y91/NN2END3 INT_L_X22Y91/NR1BEG3 INT_L_X22Y92/EE2A0 INT_L_X22Y92/IMUX_L14 INT_L_X22Y92/IMUX_L23 INT_L_X22Y92/IMUX_L6 INT_L_X22Y92/NN2BEG3 INT_L_X22Y92/NR1END3 INT_L_X22Y93/EE2A1 INT_L_X22Y93/NN2A3 INT_L_X22Y94/IMUX_L33 INT_L_X22Y94/NE2BEG3 INT_L_X22Y94/NE2END1 INT_L_X22Y94/NL1BEG2 INT_L_X22Y94/NN2END3 INT_L_X22Y95/IMUX_L35 INT_L_X22Y95/NE2A3 INT_L_X22Y95/NL1BEG1 INT_L_X22Y95/NL1END2 INT_L_X22Y96/IMUX_L33 INT_L_X22Y96/NL1END1 INT_L_X22Y96/NR1BEG1 INT_L_X22Y97/IMUX_L35 INT_L_X22Y97/NL1BEG0 INT_L_X22Y97/NL1END_S3_0 INT_L_X22Y97/NR1END1 INT_L_X22Y97/NW2BEG1 INT_L_X22Y98/IMUX_L8 INT_L_X22Y98/NL1END0 INT_L_X22Y98/NW2A1 INT_L_X24Y100/IMUX_L11 INT_L_X24Y100/SL1END1 INT_L_X24Y101/IMUX_L43 INT_L_X24Y101/SL1BEG1 INT_L_X24Y101/SS2END1 INT_L_X24Y102/SS2A1 INT_L_X24Y103/IMUX_L26 INT_L_X24Y103/IMUX_L3 INT_L_X24Y103/SR1END1 INT_L_X24Y103/SS2BEG1 INT_L_X24Y103/WL1BEG3 INT_L_X24Y103/WL1END1 INT_L_X24Y104/IMUX_L1 INT_L_X24Y104/SR1BEG1 INT_L_X24Y104/WL1BEG_N3 INT_L_X24Y104/WR1BEG2 INT_L_X24Y104/WW2END0 INT_L_X24Y105/WR1BEG2 INT_L_X24Y105/WR1END1 INT_L_X24Y87/SW2A2 INT_L_X24Y88/IMUX_L44 INT_L_X24Y88/SE2END2 INT_L_X24Y88/SW2BEG2 INT_L_X24Y89/EE2END3 INT_L_X24Y89/IMUX_L15 INT_L_X24Y89/IMUX_L31 INT_L_X24Y89/IMUX_L39 INT_L_X24Y89/NE2BEG3 INT_L_X24Y90/EL1END1 INT_L_X24Y90/IMUX_L10 INT_L_X24Y90/IMUX_L2 INT_L_X24Y90/IMUX_L44 INT_L_X24Y90/NE2A3 INT_L_X24Y90/NE2END2 INT_L_X24Y90/NN2BEG2 INT_L_X24Y91/EE2END3 INT_L_X24Y91/IMUX_L15 INT_L_X24Y91/IMUX_L21 INT_L_X24Y91/IMUX_L8 INT_L_X24Y91/NN2A2 INT_L_X24Y91/NN2BEG3 INT_L_X24Y91/NW2END3 INT_L_X24Y91/SE2END0 INT_L_X24Y92/EL1END_S3_0 INT_L_X24Y92/IMUX_L28 INT_L_X24Y92/NL1BEG1 INT_L_X24Y92/NN2A3 INT_L_X24Y92/NN2END2 INT_L_X24Y93/EE2BEG1 INT_L_X24Y93/EL1END0 INT_L_X24Y93/IMUX_L0 INT_L_X24Y93/NE2BEG0 INT_L_X24Y93/NL1END1 INT_L_X24Y93/NN2END3 INT_L_X24Y93/NR1BEG1 INT_L_X24Y93/NW2BEG3 INT_L_X24Y94/IMUX_L11 INT_L_X24Y94/NE2A0 INT_L_X24Y94/NL1BEG0 INT_L_X24Y94/NL1END_S3_0 INT_L_X24Y94/NR1END1 INT_L_X24Y94/NW2A3 INT_L_X24Y94/NW2BEG1 INT_L_X24Y95/EE2A3 INT_L_X24Y95/IMUX_L0 INT_L_X24Y95/IMUX_L8 INT_L_X24Y95/NL1END0 INT_L_X24Y95/NN2BEG0 INT_L_X24Y95/NW2A1 INT_L_X24Y96/NN2A0 INT_L_X24Y96/NN2END_S2_0 INT_L_X24Y97/IMUX_L0 INT_L_X24Y97/NN2END0 INT_L_X26Y103/IMUX_L47 INT_L_X26Y103/NW2END_S0_0 INT_L_X26Y103/WL1BEG2 INT_L_X26Y104/NW2BEG0 INT_L_X26Y104/NW2END0 INT_L_X26Y104/WR1BEG1 INT_L_X26Y104/WR1END1 INT_L_X26Y104/WW2BEG0 INT_L_X26Y105/NW2A0 INT_L_X26Y106/EE2A1 INT_L_X26Y88/SE2A3 INT_L_X26Y89/IMUX_L14 INT_L_X26Y89/SE2BEG3 INT_L_X26Y89/SE2END3 INT_L_X26Y92/IMUX_L7 INT_L_X26Y92/NE2END3 INT_L_X26Y93/EE2END1 INT_L_X26Y93/EL1BEG0 INT_L_X26Y93/IMUX_L18 INT_L_X26Y93/IMUX_L2 INT_L_X28Y100/IMUX_L0 INT_L_X28Y100/IMUX_L16 INT_L_X28Y100/IMUX_L24 INT_L_X28Y100/IMUX_L8 INT_L_X28Y100/NW2END0 INT_L_X28Y100/WW2A3 INT_L_X28Y104/NE2END_S3_0 INT_L_X28Y105/IMUX_L19 INT_L_X28Y105/IMUX_L24 INT_L_X28Y105/IMUX_L3 INT_L_X28Y105/IMUX_L34 INT_L_X28Y105/IMUX_L35 INT_L_X28Y105/NE2END0 INT_L_X28Y105/SE2END1 INT_L_X28Y89/ER1END0 INT_L_X28Y89/IMUX_L17 INT_L_X28Y93/EL1BEG3 INT_L_X28Y93/NE2END_S3_0 INT_L_X28Y94/EL1BEG_N3 INT_L_X28Y94/IMUX_L0 INT_L_X28Y94/NE2END0 INT_L_X28Y94/NR1BEG0 INT_L_X28Y95/IMUX_L8 INT_L_X28Y95/NE2BEG0 INT_L_X28Y95/NR1BEG0 INT_L_X28Y95/NR1END0 INT_L_X28Y96/IMUX_L1 INT_L_X28Y96/NE2A0 INT_L_X28Y96/NL1BEG2 INT_L_X28Y96/NL1BEG_N3 INT_L_X28Y96/NR1END0 INT_L_X28Y97/IMUX_L11 INT_L_X28Y97/IMUX_L27 INT_L_X28Y97/NL1END2 INT_L_X28Y99/NW2END_S0_0 INT_L_X30Y101/EL1END3 INT_L_X30Y101/IMUX_L7 INT_R_X19Y101/IMUX25 INT_R_X19Y101/SW2END0 INT_R_X19Y102/IMUX5 INT_R_X19Y102/SW2END2 INT_R_X19Y92/IMUX13 INT_R_X19Y92/WR1END2 INT_R_X19Y95/IMUX6 INT_R_X19Y95/SW2END2 INT_R_X21Y102/SW2A1 INT_R_X21Y103/ER1END0 INT_R_X21Y103/IMUX1 INT_R_X21Y103/IMUX17 INT_R_X21Y103/NE2BEG0 INT_R_X21Y103/SR1END1 INT_R_X21Y103/SW2BEG1 INT_R_X21Y104/IMUX2 INT_R_X21Y104/IMUX24 INT_R_X21Y104/IMUX25 INT_R_X21Y104/IMUX9 INT_R_X21Y104/NE2A0 INT_R_X21Y104/NL1BEG1 INT_R_X21Y104/SR1BEG1 INT_R_X21Y104/WL1END0 INT_R_X21Y104/WW2END1 INT_R_X21Y105/IMUX17 INT_R_X21Y105/IMUX4 INT_R_X21Y105/NL1END1 INT_R_X21Y105/NW2END2 INT_R_X21Y105/WL1BEG0 INT_R_X21Y89/IMUX10 INT_R_X21Y89/NW2BEG1 INT_R_X21Y89/WR1END1 INT_R_X21Y90/IMUX14 INT_R_X21Y90/NN2BEG3 INT_R_X21Y90/NW2A1 INT_R_X21Y90/NW2END3 INT_R_X21Y91/EL1END_S3_0 INT_R_X21Y91/IMUX25 INT_R_X21Y91/IMUX31 INT_R_X21Y91/IMUX40 INT_R_X21Y91/IMUX9 INT_R_X21Y91/NN2A3 INT_R_X21Y91/SL1END0 INT_R_X21Y92/EE2BEG0 INT_R_X21Y92/EL1END0 INT_R_X21Y92/FAN_BOUNCE_S3_2 INT_R_X21Y92/IMUX22 INT_R_X21Y92/IMUX37 INT_R_X21Y92/NN2END3 INT_R_X21Y92/SL1BEG0 INT_R_X21Y93/EE2BEG1 INT_R_X21Y93/FAN_ALT2 INT_R_X21Y93/FAN_BOUNCE2 INT_R_X21Y93/IMUX18 INT_R_X21Y93/IMUX25 INT_R_X21Y93/IMUX40 INT_R_X21Y93/NE2BEG1 INT_R_X21Y93/NE2END1 INT_R_X21Y94/NE2A1 INT_R_X21Y97/SW2A0 INT_R_X21Y98/IMUX1 INT_R_X21Y98/IMUX23 INT_R_X21Y98/IMUX9 INT_R_X21Y98/NL1BEG0 INT_R_X21Y98/NL1END_S3_0 INT_R_X21Y98/NW2END1 INT_R_X21Y98/SW2BEG0 INT_R_X21Y98/WR1BEG2 INT_R_X21Y99/IMUX0 INT_R_X21Y99/IMUX8 INT_R_X21Y99/NL1END0 INT_R_X23Y103/IMUX15 INT_R_X23Y103/WL1END3 INT_R_X23Y104/IMUX5 INT_R_X23Y104/SW2A1 INT_R_X23Y104/WL1END_N1_3 INT_R_X23Y104/WR1END2 INT_R_X23Y104/WW2BEG1 INT_R_X23Y105/IMUX12 INT_R_X23Y105/IMUX4 INT_R_X23Y105/SW2BEG1 INT_R_X23Y105/WR1END2 INT_R_X23Y87/NW2BEG3 INT_R_X23Y87/SW2END2 INT_R_X23Y88/NW2A3 INT_R_X23Y88/SE2A2 INT_R_X23Y89/EE2A3 INT_R_X23Y89/EL1END2 INT_R_X23Y89/IMUX27 INT_R_X23Y89/IMUX28 INT_R_X23Y89/NE2BEG2 INT_R_X23Y89/NR1BEG2 INT_R_X23Y89/SE2BEG2 INT_R_X23Y90/BYP_ALT3 INT_R_X23Y90/BYP_BOUNCE3 INT_R_X23Y90/EL1BEG1 INT_R_X23Y90/IMUX31 INT_R_X23Y90/NE2A2 INT_R_X23Y90/NR1END2 INT_R_X23Y91/BYP0 INT_R_X23Y91/BYP_ALT0 INT_R_X23Y91/BYP_BOUNCE_N3_3 INT_R_X23Y91/EE2A3 INT_R_X23Y91/EL1END2 INT_R_X23Y91/IMUX27 INT_R_X23Y91/IMUX32 INT_R_X23Y91/SE2A0 INT_R_X23Y91/SL1END0 INT_R_X23Y92/EE2END0 INT_R_X23Y92/IMUX0 INT_R_X23Y92/IMUX41 INT_R_X23Y92/NN2BEG0 INT_R_X23Y92/SE2BEG0 INT_R_X23Y92/SL1BEG0 INT_R_X23Y93/EE2END1 INT_R_X23Y93/EL1BEG0 INT_R_X23Y93/IMUX2 INT_R_X23Y93/NN2A0 INT_R_X23Y93/NN2END_S2_0 INT_R_X23Y94/IMUX30 INT_R_X23Y94/IMUX40 INT_R_X23Y94/NN2END0 INT_R_X23Y94/NW2END3 INT_R_X23Y95/EE2BEG3 INT_R_X23Y95/IMUX2 INT_R_X23Y95/NE2END3 INT_R_X23Y95/NW2END1 INT_R_X25Y103/WL1BEG1 INT_R_X25Y103/WL1END2 INT_R_X25Y104/NN2BEG1 INT_R_X25Y104/NW2END_S0_0 INT_R_X25Y104/WR1END1 INT_R_X25Y104/WW2A0 INT_R_X25Y105/IMUX0 INT_R_X25Y105/NN2A1 INT_R_X25Y105/NW2END0 INT_R_X25Y105/WR1BEG1 INT_R_X25Y106/EE2BEG1 INT_R_X25Y106/IMUX26 INT_R_X25Y106/NN2END1 INT_R_X25Y89/SE2A3 INT_R_X25Y90/IMUX6 INT_R_X25Y90/IMUX7 INT_R_X25Y90/NE2END3 INT_R_X25Y90/NR1BEG3 INT_R_X25Y90/NW2BEG3 INT_R_X25Y90/SE2BEG3 INT_R_X25Y91/IMUX6 INT_R_X25Y91/NE2BEG3 INT_R_X25Y91/NN2BEG3 INT_R_X25Y91/NR1END3 INT_R_X25Y91/NW2A3 INT_R_X25Y92/NE2A3 INT_R_X25Y92/NN2A3 INT_R_X25Y93/EE2A1 INT_R_X25Y93/IMUX14 INT_R_X25Y93/IMUX7 INT_R_X25Y93/NE2END_S3_0 INT_R_X25Y93/NL1BEG2 INT_R_X25Y93/NN2END3 INT_R_X25Y94/IMUX11 INT_R_X25Y94/IMUX17 INT_R_X25Y94/IMUX3 INT_R_X25Y94/NE2END0 INT_R_X25Y94/NL1BEG1 INT_R_X25Y94/NL1END2 INT_R_X25Y95/EE2END3 INT_R_X25Y95/IMUX15 INT_R_X25Y95/IMUX9 INT_R_X25Y95/NL1END1 INT_R_X27Y100/IMUX7 INT_R_X27Y100/WW2END3 INT_R_X27Y101/IMUX24 INT_R_X27Y101/IMUX32 INT_R_X27Y101/IMUX8 INT_R_X27Y101/NN2BEG0 INT_R_X27Y101/WW2END_N0_3 INT_R_X27Y102/NN2A0 INT_R_X27Y102/NN2END_S2_0 INT_R_X27Y103/IMUX0 INT_R_X27Y103/NN2END0 INT_R_X27Y103/NR1BEG0 INT_R_X27Y103/NW2BEG0 INT_R_X27Y104/IMUX0 INT_R_X27Y104/NE2BEG0 INT_R_X27Y104/NR1END0 INT_R_X27Y104/NW2A0 INT_R_X27Y104/WR1BEG1 INT_R_X27Y105/NE2A0 INT_R_X27Y105/SE2A1 INT_R_X27Y106/EE2END1 INT_R_X27Y106/SE2BEG1 INT_R_X27Y88/ER1BEG_S0 INT_R_X27Y88/SE2END3 INT_R_X27Y89/ER1BEG0 INT_R_X27Y92/EL1END_S3_0 INT_R_X27Y93/EL1END0 INT_R_X27Y93/IMUX1 INT_R_X27Y93/NE2BEG0 INT_R_X27Y94/NE2A0 INT_R_X29Y100/NN2A0 INT_R_X29Y100/NN2END_S2_0 INT_R_X29Y100/NW2A0 INT_R_X29Y100/WW2BEG3 INT_R_X29Y101/EL1BEG3 INT_R_X29Y101/IMUX16 INT_R_X29Y101/IMUX9 INT_R_X29Y101/NN2END0 INT_R_X29Y101/NR1BEG0 INT_R_X29Y102/EL1BEG_N3 INT_R_X29Y102/IMUX9 INT_R_X29Y102/NR1END0 INT_R_X29Y92/IMUX7 INT_R_X29Y92/SL1END3 INT_R_X29Y93/EL1END3 INT_R_X29Y93/IMUX7 INT_R_X29Y93/SL1BEG3 INT_R_X29Y95/NE2END_S3_0 INT_R_X29Y96/IMUX0 INT_R_X29Y96/IMUX14 INT_R_X29Y96/IMUX30 INT_R_X29Y96/NE2END0 INT_R_X29Y96/NL1BEG_N3 INT_R_X29Y96/NR1BEG0 INT_R_X29Y97/IMUX25 INT_R_X29Y97/IMUX9 INT_R_X29Y97/NN2BEG0 INT_R_X29Y97/NR1END0 INT_R_X29Y98/NN2A0 INT_R_X29Y98/NN2END_S2_0 INT_R_X29Y99/IMUX9 INT_R_X29Y99/NN2BEG0 INT_R_X29Y99/NN2END0 INT_R_X29Y99/NW2BEG0 VBRK_X60Y108/VBRK_WL1END3 VBRK_X60Y109/VBRK_WR1END2 VBRK_X60Y110/VBRK_WR1END2 VBRK_X60Y91/VBRK_SW2A2 VBRK_X60Y92/VBRK_SE2A2 VBRK_X60Y93/VBRK_EE2A3 VBRK_X60Y94/VBRK_EL1BEG1 VBRK_X60Y94/VBRK_NE2A2 VBRK_X60Y95/VBRK_EE2A3 VBRK_X60Y95/VBRK_SE2A0 VBRK_X60Y97/VBRK_EL1BEG0 VBRK_X60Y98/VBRK_NW2A3 VBRK_X60Y99/VBRK_EE2BEG3 VBRK_X60Y99/VBRK_NW2A1 VBRK_X73Y106/VBRK_EL1BEG3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X19Y95/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y89/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y103/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y105/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y101/INT_L.SL1END1->>IMUX_L18 INT_L_X20Y101/INT_L.SL1END3->>IMUX_L6 INT_L_X20Y102/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X20Y102/INT_L.SR1BEG_S0->>IMUX_L41 INT_L_X20Y102/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X20Y102/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X20Y102/INT_L.SR1END3->>ER1BEG_S0 INT_L_X20Y102/INT_L.SR1END3->>IMUX_L15 INT_L_X20Y102/INT_L.SR1END3->>SL1BEG3 INT_L_X20Y102/INT_L.SR1END3->>SR1BEG_S0 INT_L_X20Y102/INT_L.SS2END2->>IMUX_L14 INT_L_X20Y102/INT_L.SW2END1->>IMUX_L34 INT_L_X20Y102/INT_L.SW2END1->>SL1BEG1 INT_L_X20Y103/INT_L.SL1END2->>IMUX_L5 INT_L_X20Y103/INT_L.SL1END2->>SR1BEG3 INT_L_X20Y103/INT_L.SL1END2->>SW2BEG2 INT_L_X20Y104/INT_L.SR1END2->>IMUX_L5 INT_L_X20Y104/INT_L.SR1END2->>SL1BEG2 INT_L_X20Y104/INT_L.SR1END2->>SS2BEG2 INT_L_X20Y105/INT_L.SL1END1->>SR1BEG2 INT_L_X20Y105/INT_L.WL1END0->>IMUX_L9 INT_L_X20Y105/INT_L.WL1END0->>NN2BEG1 INT_L_X20Y106/INT_L.SR1END1->>SL1BEG1 INT_L_X20Y107/INT_L.NN2END1->>SR1BEG1 INT_L_X20Y90/INT_L.NW2END1->>IMUX_L10 INT_L_X20Y90/INT_L.NW2END1->>IMUX_L34 INT_L_X20Y90/INT_L.NW2END1->>NN2BEG1 INT_L_X20Y92/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X20Y92/INT_L.NN2END1->>EL1BEG0 INT_L_X20Y92/INT_L.NN2END1->>IMUX_L18 INT_L_X20Y92/INT_L.NN2END1->>IMUX_L2 INT_L_X20Y92/INT_L.NN2END1->>IMUX_L3 INT_L_X20Y92/INT_L.NN2END1->>NE2BEG1 INT_L_X20Y92/INT_L.NN2END1->>NL1BEG0 INT_L_X20Y92/INT_L.NN2END1->>WR1BEG2 INT_L_X20Y93/INT_L.NL1END0->>IMUX_L0 INT_L_X20Y96/INT_L.SL1END2->>SW2BEG2 INT_L_X20Y97/INT_L.SR1END2->>SL1BEG2 INT_L_X20Y97/INT_L.SW2END0->>IMUX_L10 INT_L_X20Y98/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y98/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X20Y98/INT_L.WR1END2->>FAN_ALT5 INT_L_X20Y98/INT_L.WR1END2->>IMUX_L13 INT_L_X20Y98/INT_L.WR1END2->>SR1BEG2 INT_L_X22Y104/INT_L.NE2END0->>IMUX_L16 INT_L_X22Y104/INT_L.SW2END1->>IMUX_L27 INT_L_X22Y104/INT_L.SW2END1->>IMUX_L3 INT_L_X22Y104/INT_L.SW2END1->>NW2BEG2 INT_L_X22Y104/INT_L.SW2END1->>WL1BEG0 INT_L_X22Y88/INT_L.NW2END3->>IMUX_L6 INT_L_X22Y89/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X22Y89/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X22Y89/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X22Y89/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X22Y89/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X22Y89/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X22Y89/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X22Y89/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X22Y89/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X22Y89/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X22Y90/INT_L.NL1END2->>IMUX_L20 INT_L_X22Y90/INT_L.NL1END2->>IMUX_L3 INT_L_X22Y91/INT_L.NN2END3->>EE2BEG3 INT_L_X22Y91/INT_L.NN2END3->>EL1BEG2 INT_L_X22Y91/INT_L.NN2END3->>IMUX_L7 INT_L_X22Y91/INT_L.NN2END3->>NR1BEG3 INT_L_X22Y92/INT_L.NR1END3->>IMUX_L14 INT_L_X22Y92/INT_L.NR1END3->>IMUX_L23 INT_L_X22Y92/INT_L.NR1END3->>IMUX_L6 INT_L_X22Y92/INT_L.NR1END3->>NN2BEG3 INT_L_X22Y94/INT_L.NE2END1->>IMUX_L33 INT_L_X22Y94/INT_L.NN2END3->>NE2BEG3 INT_L_X22Y94/INT_L.NN2END3->>NL1BEG2 INT_L_X22Y95/INT_L.NL1END2->>IMUX_L35 INT_L_X22Y95/INT_L.NL1END2->>NL1BEG1 INT_L_X22Y96/INT_L.NL1END1->>IMUX_L33 INT_L_X22Y96/INT_L.NL1END1->>NR1BEG1 INT_L_X22Y97/INT_L.NR1END1->>IMUX_L35 INT_L_X22Y97/INT_L.NR1END1->>NL1BEG0 INT_L_X22Y97/INT_L.NR1END1->>NW2BEG1 INT_L_X22Y98/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y100/INT_L.SL1END1->>IMUX_L11 INT_L_X24Y101/INT_L.SS2END1->>IMUX_L43 INT_L_X24Y101/INT_L.SS2END1->>SL1BEG1 INT_L_X24Y103/INT_L.SR1END1->>SS2BEG1 INT_L_X24Y103/INT_L.WL1END1->>IMUX_L26 INT_L_X24Y103/INT_L.WL1END1->>IMUX_L3 INT_L_X24Y104/INT_L.WW2END0->>IMUX_L1 INT_L_X24Y104/INT_L.WW2END0->>SR1BEG1 INT_L_X24Y104/INT_L.WW2END0->>WL1BEG_N3 INT_L_X24Y104/INT_L.WW2END0->>WR1BEG2 INT_L_X24Y105/INT_L.WR1END1->>WR1BEG2 INT_L_X24Y88/INT_L.SE2END2->>IMUX_L44 INT_L_X24Y88/INT_L.SE2END2->>SW2BEG2 INT_L_X24Y89/INT_L.EE2END3->>IMUX_L15 INT_L_X24Y89/INT_L.EE2END3->>IMUX_L31 INT_L_X24Y89/INT_L.EE2END3->>IMUX_L39 INT_L_X24Y89/INT_L.EE2END3->>NE2BEG3 INT_L_X24Y90/INT_L.EL1END1->>IMUX_L10 INT_L_X24Y90/INT_L.EL1END1->>IMUX_L2 INT_L_X24Y90/INT_L.NE2END2->>IMUX_L44 INT_L_X24Y90/INT_L.NE2END2->>NN2BEG2 INT_L_X24Y91/INT_L.EE2END3->>IMUX_L15 INT_L_X24Y91/INT_L.EE2END3->>NN2BEG3 INT_L_X24Y91/INT_L.NW2END3->>IMUX_L21 INT_L_X24Y91/INT_L.SE2END0->>IMUX_L8 INT_L_X24Y92/INT_L.NN2END2->>IMUX_L28 INT_L_X24Y92/INT_L.NN2END2->>NL1BEG1 INT_L_X24Y93/INT_L.EL1END0->>IMUX_L0 INT_L_X24Y93/INT_L.EL1END0->>NE2BEG0 INT_L_X24Y93/INT_L.NL1END1->>EE2BEG1 INT_L_X24Y93/INT_L.NL1END1->>NR1BEG1 INT_L_X24Y93/INT_L.NN2END3->>NW2BEG3 INT_L_X24Y94/INT_L.NR1END1->>IMUX_L11 INT_L_X24Y94/INT_L.NR1END1->>NL1BEG0 INT_L_X24Y94/INT_L.NR1END1->>NW2BEG1 INT_L_X24Y95/INT_L.NL1END0->>IMUX_L0 INT_L_X24Y95/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y95/INT_L.NL1END0->>NN2BEG0 INT_L_X24Y97/INT_L.NN2END0->>IMUX_L0 INT_L_X26Y103/INT_L.NW2END_S0_0->>IMUX_L47 INT_L_X26Y103/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X26Y104/INT_L.NW2END0->>NW2BEG0 INT_L_X26Y104/INT_L.NW2END0->>WR1BEG1 INT_L_X26Y104/INT_L.WR1END1->>WW2BEG0 INT_L_X26Y89/INT_L.SE2END3->>IMUX_L14 INT_L_X26Y89/INT_L.SE2END3->>SE2BEG3 INT_L_X26Y92/INT_L.NE2END3->>IMUX_L7 INT_L_X26Y93/INT_L.EE2END1->>EL1BEG0 INT_L_X26Y93/INT_L.EE2END1->>IMUX_L18 INT_L_X26Y93/INT_L.EE2END1->>IMUX_L2 INT_L_X28Y100/INT_L.NW2END0->>IMUX_L0 INT_L_X28Y100/INT_L.NW2END0->>IMUX_L16 INT_L_X28Y100/INT_L.NW2END0->>IMUX_L24 INT_L_X28Y100/INT_L.NW2END0->>IMUX_L8 INT_L_X28Y105/INT_L.NE2END0->>IMUX_L24 INT_L_X28Y105/INT_L.SE2END1->>IMUX_L19 INT_L_X28Y105/INT_L.SE2END1->>IMUX_L3 INT_L_X28Y105/INT_L.SE2END1->>IMUX_L34 INT_L_X28Y105/INT_L.SE2END1->>IMUX_L35 INT_L_X28Y89/INT_L.ER1END0->>IMUX_L17 INT_L_X28Y94/INT_L.NE2END0->>EL1BEG_N3 INT_L_X28Y94/INT_L.NE2END0->>IMUX_L0 INT_L_X28Y94/INT_L.NE2END0->>NR1BEG0 INT_L_X28Y95/INT_L.NR1END0->>IMUX_L8 INT_L_X28Y95/INT_L.NR1END0->>NE2BEG0 INT_L_X28Y95/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y96/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X28Y96/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y96/INT_L.NR1END0->>NL1BEG_N3 INT_L_X28Y97/INT_L.NL1END2->>IMUX_L11 INT_L_X28Y97/INT_L.NL1END2->>IMUX_L27 INT_L_X30Y101/INT_L.EL1END3->>IMUX_L7 INT_R_X19Y101/INT_R.SW2END0->>IMUX25 INT_R_X19Y102/INT_R.SW2END2->>IMUX5 INT_R_X19Y92/INT_R.WR1END2->>IMUX13 INT_R_X19Y95/INT_R.SW2END2->>IMUX6 INT_R_X21Y103/INT_R.ER1END0->>IMUX1 INT_R_X21Y103/INT_R.ER1END0->>IMUX17 INT_R_X21Y103/INT_R.ER1END0->>NE2BEG0 INT_R_X21Y103/INT_R.SR1END1->>SW2BEG1 INT_R_X21Y104/INT_R.WL1END0->>IMUX2 INT_R_X21Y104/INT_R.WL1END0->>IMUX24 INT_R_X21Y104/INT_R.WL1END0->>IMUX25 INT_R_X21Y104/INT_R.WL1END0->>IMUX9 INT_R_X21Y104/INT_R.WL1END0->>SR1BEG1 INT_R_X21Y104/INT_R.WW2END1->>NL1BEG1 INT_R_X21Y105/INT_R.NL1END1->>IMUX17 INT_R_X21Y105/INT_R.NW2END2->>IMUX4 INT_R_X21Y105/INT_R.NW2END2->>WL1BEG0 INT_R_X21Y89/INT_R.WR1END1->>IMUX10 INT_R_X21Y89/INT_R.WR1END1->>NW2BEG1 INT_R_X21Y90/INT_R.NW2END3->>IMUX14 INT_R_X21Y90/INT_R.NW2END3->>NN2BEG3 INT_R_X21Y91/INT_R.EL1END_S3_0->>IMUX31 INT_R_X21Y91/INT_R.SL1END0->>IMUX25 INT_R_X21Y91/INT_R.SL1END0->>IMUX40 INT_R_X21Y91/INT_R.SL1END0->>IMUX9 INT_R_X21Y92/INT_R.EL1END0->>EE2BEG0 INT_R_X21Y92/INT_R.EL1END0->>SL1BEG0 INT_R_X21Y92/INT_R.NN2END3->>IMUX22 INT_R_X21Y92/INT_R.NN2END3->>IMUX37 INT_R_X21Y93/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X21Y93/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X21Y93/INT_R.NE2END1->>EE2BEG1 INT_R_X21Y93/INT_R.NE2END1->>FAN_ALT2 INT_R_X21Y93/INT_R.NE2END1->>IMUX18 INT_R_X21Y93/INT_R.NE2END1->>IMUX25 INT_R_X21Y93/INT_R.NE2END1->>NE2BEG1 INT_R_X21Y98/INT_R.NL1END_S3_0->>IMUX23 INT_R_X21Y98/INT_R.NW2END1->>IMUX1 INT_R_X21Y98/INT_R.NW2END1->>IMUX9 INT_R_X21Y98/INT_R.NW2END1->>NL1BEG0 INT_R_X21Y98/INT_R.NW2END1->>SW2BEG0 INT_R_X21Y98/INT_R.NW2END1->>WR1BEG2 INT_R_X21Y99/INT_R.NL1END0->>IMUX0 INT_R_X21Y99/INT_R.NL1END0->>IMUX8 INT_R_X23Y103/INT_R.WL1END3->>IMUX15 INT_R_X23Y104/INT_R.WR1END2->>IMUX5 INT_R_X23Y104/INT_R.WR1END2->>WW2BEG1 INT_R_X23Y105/INT_R.WR1END2->>IMUX12 INT_R_X23Y105/INT_R.WR1END2->>IMUX4 INT_R_X23Y105/INT_R.WR1END2->>SW2BEG1 INT_R_X23Y87/INT_R.SW2END2->>NW2BEG3 INT_R_X23Y89/INT_R.EL1END2->>IMUX27 INT_R_X23Y89/INT_R.EL1END2->>IMUX28 INT_R_X23Y89/INT_R.EL1END2->>NE2BEG2 INT_R_X23Y89/INT_R.EL1END2->>NR1BEG2 INT_R_X23Y89/INT_R.EL1END2->>SE2BEG2 INT_R_X23Y90/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X23Y90/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X23Y90/INT_R.NR1END2->>BYP_ALT3 INT_R_X23Y90/INT_R.NR1END2->>EL1BEG1 INT_R_X23Y91/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y91/INT_R.EL1END2->>IMUX27 INT_R_X23Y91/INT_R.SL1END0->>BYP_ALT0 INT_R_X23Y91/INT_R.SL1END0->>IMUX32 INT_R_X23Y92/INT_R.EE2END0->>IMUX0 INT_R_X23Y92/INT_R.EE2END0->>IMUX41 INT_R_X23Y92/INT_R.EE2END0->>NN2BEG0 INT_R_X23Y92/INT_R.EE2END0->>SE2BEG0 INT_R_X23Y92/INT_R.EE2END0->>SL1BEG0 INT_R_X23Y93/INT_R.EE2END1->>EL1BEG0 INT_R_X23Y93/INT_R.EE2END1->>IMUX2 INT_R_X23Y94/INT_R.NN2END0->>IMUX40 INT_R_X23Y94/INT_R.NW2END3->>IMUX30 INT_R_X23Y95/INT_R.NE2END3->>EE2BEG3 INT_R_X23Y95/INT_R.NW2END1->>IMUX2 INT_R_X25Y103/INT_R.WL1END2->>WL1BEG1 INT_R_X25Y104/INT_R.WR1END1->>NN2BEG1 INT_R_X25Y105/INT_R.NW2END0->>IMUX0 INT_R_X25Y105/INT_R.NW2END0->>WR1BEG1 INT_R_X25Y106/INT_R.NN2END1->>EE2BEG1 INT_R_X25Y106/INT_R.NN2END1->>IMUX26 INT_R_X25Y90/INT_R.NE2END3->>IMUX6 INT_R_X25Y90/INT_R.NE2END3->>IMUX7 INT_R_X25Y90/INT_R.NE2END3->>NR1BEG3 INT_R_X25Y90/INT_R.NE2END3->>NW2BEG3 INT_R_X25Y90/INT_R.NE2END3->>SE2BEG3 INT_R_X25Y91/INT_R.NR1END3->>IMUX6 INT_R_X25Y91/INT_R.NR1END3->>NE2BEG3 INT_R_X25Y91/INT_R.NR1END3->>NN2BEG3 INT_R_X25Y93/INT_R.NN2END3->>IMUX14 INT_R_X25Y93/INT_R.NN2END3->>IMUX7 INT_R_X25Y93/INT_R.NN2END3->>NL1BEG2 INT_R_X25Y94/INT_R.NE2END0->>IMUX17 INT_R_X25Y94/INT_R.NL1END2->>IMUX11 INT_R_X25Y94/INT_R.NL1END2->>IMUX3 INT_R_X25Y94/INT_R.NL1END2->>NL1BEG1 INT_R_X25Y95/INT_R.EE2END3->>IMUX15 INT_R_X25Y95/INT_R.NL1END1->>IMUX9 INT_R_X27Y100/INT_R.WW2END3->>IMUX7 INT_R_X27Y101/INT_R.WW2END_N0_3->>IMUX24 INT_R_X27Y101/INT_R.WW2END_N0_3->>IMUX32 INT_R_X27Y101/INT_R.WW2END_N0_3->>IMUX8 INT_R_X27Y101/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X27Y103/INT_R.NN2END0->>IMUX0 INT_R_X27Y103/INT_R.NN2END0->>NR1BEG0 INT_R_X27Y103/INT_R.NN2END0->>NW2BEG0 INT_R_X27Y104/INT_R.NR1END0->>IMUX0 INT_R_X27Y104/INT_R.NR1END0->>NE2BEG0 INT_R_X27Y104/INT_R.NR1END0->>WR1BEG1 INT_R_X27Y106/INT_R.EE2END1->>SE2BEG1 INT_R_X27Y88/INT_R.SE2END3->>ER1BEG_S0 INT_R_X27Y93/INT_R.EL1END0->>IMUX1 INT_R_X27Y93/INT_R.EL1END0->>NE2BEG0 INT_R_X29Y100/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X29Y101/INT_R.NN2END0->>IMUX16 INT_R_X29Y101/INT_R.NN2END0->>IMUX9 INT_R_X29Y101/INT_R.NN2END0->>NR1BEG0 INT_R_X29Y102/INT_R.NR1END0->>EL1BEG_N3 INT_R_X29Y102/INT_R.NR1END0->>IMUX9 INT_R_X29Y92/INT_R.SL1END3->>IMUX7 INT_R_X29Y93/INT_R.EL1END3->>IMUX7 INT_R_X29Y93/INT_R.EL1END3->>SL1BEG3 INT_R_X29Y96/INT_R.NE2END0->>IMUX0 INT_R_X29Y96/INT_R.NE2END0->>NL1BEG_N3 INT_R_X29Y96/INT_R.NE2END0->>NR1BEG0 INT_R_X29Y96/INT_R.NL1BEG_N3->>IMUX14 INT_R_X29Y96/INT_R.NL1BEG_N3->>IMUX30 INT_R_X29Y97/INT_R.NR1END0->>IMUX25 INT_R_X29Y97/INT_R.NR1END0->>IMUX9 INT_R_X29Y97/INT_R.NR1END0->>NN2BEG0 INT_R_X29Y99/INT_R.NN2END0->>IMUX9 INT_R_X29Y99/INT_R.NN2END0->>NN2BEG0 INT_R_X29Y99/INT_R.NN2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 169, 

waddrhold_reg_n_0_[0] - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX0 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y93/CLBLM_L_A3 CLBLM_L_X28Y93/CLBLM_L_AQ CLBLM_L_X28Y94/CLBLM_IMUX10 CLBLM_L_X28Y94/CLBLM_L_A4 CLBLM_L_X28Y96/CLBLM_BYP0 CLBLM_L_X28Y96/CLBLM_L_AX INT_L_X28Y93/IMUX_L0 INT_L_X28Y93/LOGIC_OUTS_L0 INT_L_X28Y93/NE2BEG0 INT_L_X28Y94/IMUX_L10 INT_L_X28Y94/NE2A0 INT_L_X28Y94/NN2BEG1 INT_L_X28Y94/WR1END1 INT_L_X28Y95/FAN_BOUNCE_S3_2 INT_L_X28Y95/NN2A1 INT_L_X28Y96/BYP_ALT0 INT_L_X28Y96/BYP_L0 INT_L_X28Y96/FAN_ALT2 INT_L_X28Y96/FAN_BOUNCE2 INT_L_X28Y96/NN2END1 INT_R_X29Y93/NE2END_S3_0 INT_R_X29Y94/NE2END0 INT_R_X29Y94/WR1BEG1 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y96/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X28Y93/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X28Y93/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X28Y94/INT_L.WR1END1->>IMUX_L10 INT_L_X28Y94/INT_L.WR1END1->>NN2BEG1 INT_L_X28Y96/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y96/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y96/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X28Y96/INT_L.NN2END1->>FAN_ALT2 INT_R_X29Y94/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

state_reg_n_0_[3] - 
wires: BRKH_INT_X29Y99/BRKH_INT_NE2BEG3 BRKH_INT_X29Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X30Y99/BRKH_INT_NN2BEG0 BRKH_INT_X30Y99/BRKH_INT_NW2BEG0 CLBLL_R_X19Y91/CLBLL_WL1END3 CLBLL_R_X19Y92/CLBLL_IMUX16 CLBLL_R_X19Y92/CLBLL_L_B3 CLBLL_R_X21Y103/CLBLL_IMUX18 CLBLL_R_X21Y103/CLBLL_LL_B2 CLBLL_R_X21Y104/CLBLL_IMUX19 CLBLL_R_X21Y104/CLBLL_L_B2 CLBLL_R_X21Y105/CLBLL_IMUX18 CLBLL_R_X21Y105/CLBLL_IMUX2 CLBLL_R_X21Y105/CLBLL_LL_A2 CLBLL_R_X21Y105/CLBLL_LL_B2 CLBLL_R_X21Y105/CLBLL_WW2END0 CLBLL_R_X21Y89/CLBLL_IMUX5 CLBLL_R_X21Y89/CLBLL_L_A6 CLBLL_R_X21Y89/CLBLL_WR1END2 CLBLL_R_X21Y90/CLBLL_EL1BEG0 CLBLL_R_X21Y90/CLBLL_IMUX25 CLBLL_R_X21Y90/CLBLL_L_B5 CLBLL_R_X21Y91/CLBLL_EL1BEG0 CLBLL_R_X21Y91/CLBLL_IMUX10 CLBLL_R_X21Y91/CLBLL_IMUX22 CLBLL_R_X21Y91/CLBLL_IMUX26 CLBLL_R_X21Y91/CLBLL_IMUX38 CLBLL_R_X21Y91/CLBLL_LL_C3 CLBLL_R_X21Y91/CLBLL_LL_D3 CLBLL_R_X21Y91/CLBLL_L_A4 CLBLL_R_X21Y91/CLBLL_L_B4 CLBLL_R_X21Y92/CLBLL_IMUX29 CLBLL_R_X21Y92/CLBLL_IMUX46 CLBLL_R_X21Y92/CLBLL_LL_C2 CLBLL_R_X21Y92/CLBLL_L_D5 CLBLL_R_X21Y92/CLBLL_WW2END2 CLBLL_R_X21Y93/CLBLL_IMUX26 CLBLL_R_X21Y93/CLBLL_IMUX38 CLBLL_R_X21Y93/CLBLL_LL_D3 CLBLL_R_X21Y93/CLBLL_L_B4 CLBLL_R_X21Y93/CLBLL_NW2A3 CLBLL_R_X21Y98/CLBLL_IMUX10 CLBLL_R_X21Y98/CLBLL_IMUX11 CLBLL_R_X21Y98/CLBLL_IMUX34 CLBLL_R_X21Y98/CLBLL_LL_A4 CLBLL_R_X21Y98/CLBLL_L_A4 CLBLL_R_X21Y98/CLBLL_L_C6 CLBLL_R_X21Y98/CLBLL_WR1END1 CLBLL_R_X23Y105/CLBLL_IMUX11 CLBLL_R_X23Y105/CLBLL_IMUX18 CLBLL_R_X23Y105/CLBLL_LL_A4 CLBLL_R_X23Y105/CLBLL_LL_B2 CLBLL_R_X23Y105/CLBLL_WR1END1 CLBLL_R_X23Y88/CLBLL_WL1END3 CLBLL_R_X23Y89/CLBLL_IMUX10 CLBLL_R_X23Y89/CLBLL_IMUX18 CLBLL_R_X23Y89/CLBLL_IMUX22 CLBLL_R_X23Y89/CLBLL_IMUX38 CLBLL_R_X23Y89/CLBLL_LL_B2 CLBLL_R_X23Y89/CLBLL_LL_C3 CLBLL_R_X23Y89/CLBLL_LL_D3 CLBLL_R_X23Y89/CLBLL_L_A4 CLBLL_R_X23Y89/CLBLL_WR1END1 CLBLL_R_X23Y89/CLBLL_WW2A0 CLBLL_R_X23Y90/CLBLL_IMUX22 CLBLL_R_X23Y90/CLBLL_LL_C3 CLBLL_R_X23Y90/CLBLL_NW2A3 CLBLL_R_X23Y91/CLBLL_EE2BEG1 CLBLL_R_X23Y91/CLBLL_IMUX26 CLBLL_R_X23Y91/CLBLL_IMUX3 CLBLL_R_X23Y91/CLBLL_IMUX31 CLBLL_R_X23Y91/CLBLL_LL_C5 CLBLL_R_X23Y91/CLBLL_L_A2 CLBLL_R_X23Y91/CLBLL_L_B4 CLBLL_R_X23Y92/CLBLL_IMUX37 CLBLL_R_X23Y92/CLBLL_IMUX6 CLBLL_R_X23Y92/CLBLL_L_A1 CLBLL_R_X23Y92/CLBLL_L_D4 CLBLL_R_X23Y92/CLBLL_NW2A3 CLBLL_R_X23Y93/CLBLL_IMUX1 CLBLL_R_X23Y93/CLBLL_IMUX17 CLBLL_R_X23Y93/CLBLL_LL_A3 CLBLL_R_X23Y93/CLBLL_LL_B3 CLBLL_R_X23Y93/CLBLL_WR1END0 CLBLL_R_X23Y94/CLBLL_WW2A2 CLBLL_R_X23Y95/CLBLL_IMUX1 CLBLL_R_X23Y95/CLBLL_LL_A3 CLBLL_R_X23Y95/CLBLL_WR1END0 CLBLL_R_X25Y105/CLBLL_WW4C0 CLBLL_R_X25Y89/CLBLL_EE2A3 CLBLL_R_X25Y89/CLBLL_NE2A0 CLBLL_R_X25Y90/CLBLL_IMUX4 CLBLL_R_X25Y90/CLBLL_LL_A6 CLBLL_R_X25Y91/CLBLL_IMUX10 CLBLL_R_X25Y91/CLBLL_IMUX13 CLBLL_R_X25Y91/CLBLL_L_A4 CLBLL_R_X25Y91/CLBLL_L_B6 CLBLL_R_X25Y92/CLBLL_EE2A3 CLBLL_R_X25Y92/CLBLL_NE2A2 CLBLL_R_X25Y93/CLBLL_IMUX1 CLBLL_R_X25Y93/CLBLL_LL_A3 CLBLL_R_X25Y93/CLBLL_WR1END0 CLBLL_R_X25Y94/CLBLL_EL1BEG1 CLBLL_R_X25Y94/CLBLL_IMUX12 CLBLL_R_X25Y94/CLBLL_IMUX4 CLBLL_R_X25Y94/CLBLL_IMUX6 CLBLL_R_X25Y94/CLBLL_LL_A6 CLBLL_R_X25Y94/CLBLL_LL_B6 CLBLL_R_X25Y94/CLBLL_L_A1 CLBLL_R_X25Y95/CLBLL_IMUX27 CLBLL_R_X25Y95/CLBLL_IMUX5 CLBLL_R_X25Y95/CLBLL_LL_B4 CLBLL_R_X25Y95/CLBLL_L_A6 CLBLL_R_X27Y105/CLBLL_WW4A0 CLBLL_R_X27Y89/CLBLL_EE2A3 CLBLL_R_X27Y92/CLBLL_EE2A2 CLBLL_R_X27Y93/CLBLL_ER1BEG1 CLBLL_R_X27Y94/CLBLL_EE2A1 CLBLL_R_X29Y100/CLBLL_IMUX8 CLBLL_R_X29Y100/CLBLL_LL_A5 CLBLL_R_X29Y100/CLBLL_NE2A3 CLBLL_R_X29Y100/CLBLL_NW2A0 CLBLL_R_X29Y100/CLBLL_WW2A3 CLBLL_R_X29Y101/CLBLL_IMUX10 CLBLL_R_X29Y101/CLBLL_IMUX13 CLBLL_R_X29Y101/CLBLL_L_A4 CLBLL_R_X29Y101/CLBLL_L_B6 CLBLL_R_X29Y101/CLBLL_NW2A3 CLBLL_R_X29Y101/CLBLL_WR1END1 CLBLL_R_X29Y102/CLBLL_IMUX0 CLBLL_R_X29Y102/CLBLL_L_A3 CLBLL_R_X29Y103/CLBLL_IMUX0 CLBLL_R_X29Y103/CLBLL_L_A3 CLBLL_R_X29Y104/CLBLL_IMUX10 CLBLL_R_X29Y104/CLBLL_L_A4 CLBLL_R_X29Y104/CLBLL_WR1END1 CLBLL_R_X29Y106/CLBLL_IMUX2 CLBLL_R_X29Y106/CLBLL_LL_A2 CLBLL_R_X29Y92/CLBLL_IMUX11 CLBLL_R_X29Y92/CLBLL_LL_A4 CLBLL_R_X29Y95/CLBLL_IMUX8 CLBLL_R_X29Y95/CLBLL_LL_A5 CLBLL_R_X29Y96/CLBLL_IMUX16 CLBLL_R_X29Y96/CLBLL_IMUX17 CLBLL_R_X29Y96/CLBLL_IMUX33 CLBLL_R_X29Y96/CLBLL_IMUX41 CLBLL_R_X29Y96/CLBLL_IMUX9 CLBLL_R_X29Y96/CLBLL_LL_B3 CLBLL_R_X29Y96/CLBLL_L_A5 CLBLL_R_X29Y96/CLBLL_L_B3 CLBLL_R_X29Y96/CLBLL_L_C1 CLBLL_R_X29Y96/CLBLL_L_D1 CLBLL_R_X29Y96/CLBLL_NE2A0 CLBLL_R_X29Y97/CLBLL_IMUX0 CLBLL_R_X29Y97/CLBLL_IMUX16 CLBLL_R_X29Y97/CLBLL_L_A3 CLBLL_R_X29Y97/CLBLL_L_B3 CLBLL_R_X29Y98/CLBLL_IMUX2 CLBLL_R_X29Y98/CLBLL_IMUX29 CLBLL_R_X29Y98/CLBLL_LL_A2 CLBLL_R_X29Y98/CLBLL_LL_C2 CLBLL_R_X29Y98/CLBLL_WR1END1 CLBLL_R_X29Y99/CLBLL_IMUX0 CLBLL_R_X29Y99/CLBLL_IMUX16 CLBLL_R_X29Y99/CLBLL_IMUX24 CLBLL_R_X29Y99/CLBLL_LL_B5 CLBLL_R_X29Y99/CLBLL_L_A3 CLBLL_R_X29Y99/CLBLL_L_B3 CLBLM_L_X20Y102/CLBLM_IMUX18 CLBLM_L_X20Y102/CLBLM_IMUX21 CLBLM_L_X20Y102/CLBLM_IMUX42 CLBLM_L_X20Y102/CLBLM_L_C4 CLBLM_L_X20Y102/CLBLM_L_D6 CLBLM_L_X20Y102/CLBLM_M_B2 CLBLM_L_X20Y104/CLBLM_IMUX10 CLBLM_L_X20Y104/CLBLM_L_A4 CLBLM_L_X20Y105/CLBLM_IMUX0 CLBLM_L_X20Y105/CLBLM_L_A3 CLBLM_L_X20Y90/CLBLM_IMUX20 CLBLM_L_X20Y90/CLBLM_IMUX3 CLBLM_L_X20Y90/CLBLM_L_A2 CLBLM_L_X20Y90/CLBLM_L_C2 CLBLM_L_X20Y91/CLBLM_WL1END3 CLBLM_L_X20Y92/CLBLM_IMUX33 CLBLM_L_X20Y92/CLBLM_IMUX35 CLBLM_L_X20Y92/CLBLM_IMUX9 CLBLM_L_X20Y92/CLBLM_L_A5 CLBLM_L_X20Y92/CLBLM_L_C1 CLBLM_L_X20Y92/CLBLM_M_C6 CLBLM_L_X20Y95/CLBLM_IMUX2 CLBLM_L_X20Y95/CLBLM_M_A2 CLBLM_L_X20Y97/CLBLM_IMUX3 CLBLM_L_X20Y97/CLBLM_L_A2 CLBLM_L_X20Y98/CLBLM_IMUX16 CLBLM_L_X20Y98/CLBLM_IMUX8 CLBLM_L_X20Y98/CLBLM_L_B3 CLBLM_L_X20Y98/CLBLM_M_A5 CLBLM_L_X22Y104/CLBLM_IMUX25 CLBLM_L_X22Y104/CLBLM_IMUX9 CLBLM_L_X22Y104/CLBLM_L_A5 CLBLM_L_X22Y104/CLBLM_L_B5 CLBLM_L_X22Y105/CLBLM_WW2END0 CLBLM_L_X22Y88/CLBLM_IMUX5 CLBLM_L_X22Y88/CLBLM_L_A6 CLBLM_L_X22Y89/CLBLM_IMUX18 CLBLM_L_X22Y89/CLBLM_IMUX34 CLBLM_L_X22Y89/CLBLM_IMUX39 CLBLM_L_X22Y89/CLBLM_L_C6 CLBLM_L_X22Y89/CLBLM_L_D3 CLBLM_L_X22Y89/CLBLM_M_B2 CLBLM_L_X22Y89/CLBLM_WR1END2 CLBLM_L_X22Y90/CLBLM_EL1BEG0 CLBLM_L_X22Y90/CLBLM_IMUX0 CLBLM_L_X22Y90/CLBLM_IMUX34 CLBLM_L_X22Y90/CLBLM_L_A3 CLBLM_L_X22Y90/CLBLM_L_C6 CLBLM_L_X22Y91/CLBLM_EL1BEG0 CLBLM_L_X22Y91/CLBLM_IMUX1 CLBLM_L_X22Y91/CLBLM_IMUX16 CLBLM_L_X22Y91/CLBLM_IMUX23 CLBLM_L_X22Y91/CLBLM_L_B3 CLBLM_L_X22Y91/CLBLM_L_C3 CLBLM_L_X22Y91/CLBLM_M_A3 CLBLM_L_X22Y92/CLBLM_IMUX13 CLBLM_L_X22Y92/CLBLM_IMUX21 CLBLM_L_X22Y92/CLBLM_IMUX5 CLBLM_L_X22Y92/CLBLM_L_A6 CLBLM_L_X22Y92/CLBLM_L_B6 CLBLM_L_X22Y92/CLBLM_L_C4 CLBLM_L_X22Y92/CLBLM_WW2END2 CLBLM_L_X22Y93/CLBLM_NW2A3 CLBLM_L_X22Y94/CLBLM_IMUX21 CLBLM_L_X22Y94/CLBLM_L_C4 CLBLM_L_X22Y95/CLBLM_IMUX31 CLBLM_L_X22Y95/CLBLM_M_C5 CLBLM_L_X22Y97/CLBLM_IMUX31 CLBLM_L_X22Y97/CLBLM_M_C5 CLBLM_L_X22Y98/CLBLM_IMUX1 CLBLM_L_X22Y98/CLBLM_M_A3 CLBLM_L_X22Y98/CLBLM_WR1END1 CLBLM_L_X24Y100/CLBLM_IMUX4 CLBLM_L_X24Y100/CLBLM_M_A6 CLBLM_L_X24Y103/CLBLM_IMUX16 CLBLM_L_X24Y103/CLBLM_IMUX9 CLBLM_L_X24Y103/CLBLM_L_A5 CLBLM_L_X24Y103/CLBLM_L_B3 CLBLM_L_X24Y104/CLBLM_IMUX2 CLBLM_L_X24Y104/CLBLM_M_A2 CLBLM_L_X24Y105/CLBLM_WR1END1 CLBLM_L_X24Y88/CLBLM_IMUX43 CLBLM_L_X24Y88/CLBLM_M_D6 CLBLM_L_X24Y88/CLBLM_WL1END3 CLBLM_L_X24Y89/CLBLM_IMUX17 CLBLM_L_X24Y89/CLBLM_IMUX29 CLBLM_L_X24Y89/CLBLM_IMUX37 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y89/CLBLM_L_D4 CLBLM_L_X24Y89/CLBLM_M_AQ CLBLM_L_X24Y89/CLBLM_M_B3 CLBLM_L_X24Y89/CLBLM_M_C2 CLBLM_L_X24Y89/CLBLM_WR1END1 CLBLM_L_X24Y89/CLBLM_WW2A0 CLBLM_L_X24Y90/CLBLM_IMUX11 CLBLM_L_X24Y90/CLBLM_IMUX28 CLBLM_L_X24Y90/CLBLM_IMUX3 CLBLM_L_X24Y90/CLBLM_IMUX43 CLBLM_L_X24Y90/CLBLM_L_A2 CLBLM_L_X24Y90/CLBLM_M_A4 CLBLM_L_X24Y90/CLBLM_M_C4 CLBLM_L_X24Y90/CLBLM_M_D6 CLBLM_L_X24Y90/CLBLM_NW2A3 CLBLM_L_X24Y91/CLBLM_EE2BEG1 CLBLM_L_X24Y91/CLBLM_IMUX23 CLBLM_L_X24Y91/CLBLM_IMUX29 CLBLM_L_X24Y91/CLBLM_IMUX45 CLBLM_L_X24Y91/CLBLM_L_C3 CLBLM_L_X24Y91/CLBLM_M_C2 CLBLM_L_X24Y91/CLBLM_M_D2 CLBLM_L_X24Y92/CLBLM_IMUX38 CLBLM_L_X24Y92/CLBLM_M_D3 CLBLM_L_X24Y92/CLBLM_NW2A3 CLBLM_L_X24Y93/CLBLM_IMUX3 CLBLM_L_X24Y93/CLBLM_L_A2 CLBLM_L_X24Y93/CLBLM_WR1END0 CLBLM_L_X24Y94/CLBLM_IMUX7 CLBLM_L_X24Y94/CLBLM_M_A1 CLBLM_L_X24Y94/CLBLM_WW2A2 CLBLM_L_X24Y95/CLBLM_IMUX6 CLBLM_L_X24Y95/CLBLM_IMUX7 CLBLM_L_X24Y95/CLBLM_L_A1 CLBLM_L_X24Y95/CLBLM_M_A1 CLBLM_L_X24Y95/CLBLM_WR1END0 CLBLM_L_X26Y105/CLBLM_WW4C0 CLBLM_L_X26Y89/CLBLM_EE2A3 CLBLM_L_X26Y89/CLBLM_IMUX0 CLBLM_L_X26Y89/CLBLM_IMUX23 CLBLM_L_X26Y89/CLBLM_IMUX39 CLBLM_L_X26Y89/CLBLM_L_A3 CLBLM_L_X26Y89/CLBLM_L_C3 CLBLM_L_X26Y89/CLBLM_L_D3 CLBLM_L_X26Y89/CLBLM_NE2A0 CLBLM_L_X26Y92/CLBLM_EE2A3 CLBLM_L_X26Y92/CLBLM_IMUX27 CLBLM_L_X26Y92/CLBLM_IMUX6 CLBLM_L_X26Y92/CLBLM_L_A1 CLBLM_L_X26Y92/CLBLM_M_B4 CLBLM_L_X26Y92/CLBLM_NE2A2 CLBLM_L_X26Y93/CLBLM_IMUX1 CLBLM_L_X26Y93/CLBLM_IMUX17 CLBLM_L_X26Y93/CLBLM_IMUX25 CLBLM_L_X26Y93/CLBLM_L_B5 CLBLM_L_X26Y93/CLBLM_M_A3 CLBLM_L_X26Y93/CLBLM_M_B3 CLBLM_L_X26Y93/CLBLM_WR1END0 CLBLM_L_X26Y94/CLBLM_EL1BEG1 CLBLM_L_X28Y100/CLBLM_IMUX10 CLBLM_L_X28Y100/CLBLM_IMUX23 CLBLM_L_X28Y100/CLBLM_IMUX25 CLBLM_L_X28Y100/CLBLM_IMUX39 CLBLM_L_X28Y100/CLBLM_L_A4 CLBLM_L_X28Y100/CLBLM_L_B5 CLBLM_L_X28Y100/CLBLM_L_C3 CLBLM_L_X28Y100/CLBLM_L_D3 CLBLM_L_X28Y105/CLBLM_IMUX0 CLBLM_L_X28Y105/CLBLM_IMUX16 CLBLM_L_X28Y105/CLBLM_IMUX30 CLBLM_L_X28Y105/CLBLM_L_A3 CLBLM_L_X28Y105/CLBLM_L_B3 CLBLM_L_X28Y105/CLBLM_L_C5 CLBLM_L_X28Y105/CLBLM_WW4A0 CLBLM_L_X28Y106/CLBLM_IMUX4 CLBLM_L_X28Y106/CLBLM_M_A6 CLBLM_L_X28Y89/CLBLM_EE2A3 CLBLM_L_X28Y89/CLBLM_IMUX15 CLBLM_L_X28Y89/CLBLM_IMUX31 CLBLM_L_X28Y89/CLBLM_M_B1 CLBLM_L_X28Y89/CLBLM_M_C5 CLBLM_L_X28Y92/CLBLM_EE2A2 CLBLM_L_X28Y93/CLBLM_ER1BEG1 CLBLM_L_X28Y93/CLBLM_IMUX27 CLBLM_L_X28Y93/CLBLM_M_B4 CLBLM_L_X28Y94/CLBLM_EE2A1 CLBLM_L_X28Y94/CLBLM_IMUX19 CLBLM_L_X28Y94/CLBLM_IMUX23 CLBLM_L_X28Y94/CLBLM_IMUX3 CLBLM_L_X28Y94/CLBLM_L_A2 CLBLM_L_X28Y94/CLBLM_L_B2 CLBLM_L_X28Y94/CLBLM_L_C3 CLBLM_L_X28Y95/CLBLM_IMUX16 CLBLM_L_X28Y95/CLBLM_L_B3 CLBLM_L_X28Y98/CLBLM_IMUX8 CLBLM_L_X28Y98/CLBLM_M_A5 CLBLM_L_X30Y100/CLBLM_NE2A3 CLBLM_L_X30Y100/CLBLM_NW2A0 CLBLM_L_X30Y100/CLBLM_WW2A3 CLBLM_L_X30Y101/CLBLM_IMUX0 CLBLM_L_X30Y101/CLBLM_IMUX8 CLBLM_L_X30Y101/CLBLM_L_A3 CLBLM_L_X30Y101/CLBLM_M_A5 CLBLM_L_X30Y101/CLBLM_NW2A3 CLBLM_L_X30Y101/CLBLM_WR1END1 CLBLM_L_X30Y103/CLBLM_IMUX8 CLBLM_L_X30Y103/CLBLM_M_A5 CLBLM_L_X30Y104/CLBLM_IMUX8 CLBLM_L_X30Y104/CLBLM_M_A5 CLBLM_L_X30Y104/CLBLM_WR1END1 CLBLM_L_X30Y105/CLBLM_IMUX4 CLBLM_L_X30Y105/CLBLM_M_A6 CLBLM_L_X30Y96/CLBLM_IMUX8 CLBLM_L_X30Y96/CLBLM_M_A5 CLBLM_L_X30Y96/CLBLM_NE2A0 CLBLM_L_X30Y98/CLBLM_IMUX1 CLBLM_L_X30Y98/CLBLM_M_A3 CLBLM_L_X30Y98/CLBLM_WR1END1 CLBLM_L_X30Y99/CLBLM_IMUX0 CLBLM_L_X30Y99/CLBLM_L_A3 INT_L_X20Y102/IMUX_L18 INT_L_X20Y102/IMUX_L21 INT_L_X20Y102/IMUX_L42 INT_L_X20Y102/SL1END1 INT_L_X20Y102/SR1END2 INT_L_X20Y103/SL1BEG1 INT_L_X20Y103/SR1BEG2 INT_L_X20Y103/SW2END1 INT_L_X20Y104/IMUX_L10 INT_L_X20Y104/NL1BEG0 INT_L_X20Y104/NL1END_S3_0 INT_L_X20Y104/WL1END0 INT_L_X20Y105/IMUX_L0 INT_L_X20Y105/NL1END0 INT_L_X20Y90/IMUX_L20 INT_L_X20Y90/IMUX_L3 INT_L_X20Y90/NN2BEG2 INT_L_X20Y90/NW2END2 INT_L_X20Y90/WR1END2 INT_L_X20Y91/NN2A2 INT_L_X20Y91/WL1BEG3 INT_L_X20Y92/IMUX_L33 INT_L_X20Y92/IMUX_L35 INT_L_X20Y92/IMUX_L9 INT_L_X20Y92/NN2BEG1 INT_L_X20Y92/NN2END2 INT_L_X20Y92/NW2END1 INT_L_X20Y92/WL1BEG_N3 INT_L_X20Y93/NN2A1 INT_L_X20Y94/NN2END1 INT_L_X20Y94/NR1BEG1 INT_L_X20Y95/IMUX_L2 INT_L_X20Y95/NN2BEG1 INT_L_X20Y95/NR1END1 INT_L_X20Y96/NN2A1 INT_L_X20Y97/IMUX_L3 INT_L_X20Y97/NL1BEG0 INT_L_X20Y97/NL1END_S3_0 INT_L_X20Y97/NN2END1 INT_L_X20Y98/IMUX_L16 INT_L_X20Y98/IMUX_L8 INT_L_X20Y98/NL1END0 INT_L_X22Y104/IMUX_L25 INT_L_X22Y104/IMUX_L9 INT_L_X22Y104/SW2END0 INT_L_X22Y105/WW2A0 INT_L_X22Y88/IMUX_L5 INT_L_X22Y88/WL1END2 INT_L_X22Y89/EL1END_S3_0 INT_L_X22Y89/IMUX_L18 INT_L_X22Y89/IMUX_L34 INT_L_X22Y89/IMUX_L39 INT_L_X22Y89/WR1BEG2 INT_L_X22Y89/WW2END0 INT_L_X22Y90/EL1END0 INT_L_X22Y90/EL1END_S3_0 INT_L_X22Y90/IMUX_L0 INT_L_X22Y90/IMUX_L34 INT_L_X22Y90/NW2END1 INT_L_X22Y91/EL1END0 INT_L_X22Y91/ER1BEG1 INT_L_X22Y91/IMUX_L1 INT_L_X22Y91/IMUX_L16 INT_L_X22Y91/IMUX_L23 INT_L_X22Y91/SR1END3 INT_L_X22Y92/IMUX_L13 INT_L_X22Y92/IMUX_L21 INT_L_X22Y92/IMUX_L5 INT_L_X22Y92/NW2BEG3 INT_L_X22Y92/SR1BEG3 INT_L_X22Y92/SR1END_N3_3 INT_L_X22Y92/WL1END2 INT_L_X22Y92/WW2A2 INT_L_X22Y93/NW2A3 INT_L_X22Y94/IMUX_L21 INT_L_X22Y94/WW2END2 INT_L_X22Y95/IMUX_L31 INT_L_X22Y95/NW2END_S0_0 INT_L_X22Y96/NN2BEG0 INT_L_X22Y96/NW2END0 INT_L_X22Y97/IMUX_L31 INT_L_X22Y97/NN2A0 INT_L_X22Y97/NN2END_S2_0 INT_L_X22Y98/IMUX_L1 INT_L_X22Y98/NN2END0 INT_L_X22Y98/WR1BEG1 INT_L_X24Y100/IMUX_L4 INT_L_X24Y100/SS2END1 INT_L_X24Y101/SS2A1 INT_L_X24Y102/SR1END1 INT_L_X24Y102/SS2BEG1 INT_L_X24Y103/IMUX_L16 INT_L_X24Y103/IMUX_L9 INT_L_X24Y103/SL1END0 INT_L_X24Y103/SR1BEG1 INT_L_X24Y104/IMUX_L2 INT_L_X24Y104/SL1BEG0 INT_L_X24Y104/SR1BEG_S0 INT_L_X24Y104/WW4END_S0_0 INT_L_X24Y105/WR1BEG1 INT_L_X24Y105/WW4END0 INT_L_X24Y88/IMUX_L43 INT_L_X24Y88/SE2A0 INT_L_X24Y88/SR1END1 INT_L_X24Y88/WL1BEG3 INT_L_X24Y89/EE2BEG3 INT_L_X24Y89/IMUX_L17 INT_L_X24Y89/IMUX_L29 INT_L_X24Y89/IMUX_L37 INT_L_X24Y89/LOGIC_OUTS_L4 INT_L_X24Y89/NL1BEG2 INT_L_X24Y89/NL1BEG_N3 INT_L_X24Y89/NN2BEG3 INT_L_X24Y89/NW2BEG3 INT_L_X24Y89/SE2BEG0 INT_L_X24Y89/SR1BEG1 INT_L_X24Y89/WL1BEG_N3 INT_L_X24Y89/WR1BEG1 INT_L_X24Y89/WW2BEG0 INT_L_X24Y90/IMUX_L11 INT_L_X24Y90/IMUX_L28 INT_L_X24Y90/IMUX_L3 INT_L_X24Y90/IMUX_L43 INT_L_X24Y90/NE2BEG2 INT_L_X24Y90/NL1END2 INT_L_X24Y90/NN2A3 INT_L_X24Y90/NW2A3 INT_L_X24Y91/EE2A1 INT_L_X24Y91/IMUX_L23 INT_L_X24Y91/IMUX_L29 INT_L_X24Y91/IMUX_L45 INT_L_X24Y91/NE2A2 INT_L_X24Y91/NN2END3 INT_L_X24Y91/NR1BEG3 INT_L_X24Y91/NW2BEG3 INT_L_X24Y92/EE2BEG3 INT_L_X24Y92/IMUX_L38 INT_L_X24Y92/NL1BEG2 INT_L_X24Y92/NN2BEG3 INT_L_X24Y92/NR1END3 INT_L_X24Y92/NW2A3 INT_L_X24Y92/WR1BEG_S0 INT_L_X24Y93/IMUX_L3 INT_L_X24Y93/NE2BEG2 INT_L_X24Y93/NL1END2 INT_L_X24Y93/NN2A3 INT_L_X24Y93/WR1BEG0 INT_L_X24Y94/IMUX_L7 INT_L_X24Y94/NE2A2 INT_L_X24Y94/NN2END3 INT_L_X24Y94/NR1BEG3 INT_L_X24Y94/WR1BEG_S0 INT_L_X24Y94/WW2BEG2 INT_L_X24Y95/EL1BEG2 INT_L_X24Y95/IMUX_L6 INT_L_X24Y95/IMUX_L7 INT_L_X24Y95/NR1END3 INT_L_X24Y95/WR1BEG0 INT_L_X26Y105/WW4B0 INT_L_X26Y88/NE2END_S3_0 INT_L_X26Y89/EE2BEG3 INT_L_X26Y89/EE2END3 INT_L_X26Y89/IMUX_L0 INT_L_X26Y89/IMUX_L23 INT_L_X26Y89/IMUX_L39 INT_L_X26Y89/NE2END0 INT_L_X26Y92/EE2BEG2 INT_L_X26Y92/EE2END3 INT_L_X26Y92/ER1BEG_S0 INT_L_X26Y92/IMUX_L27 INT_L_X26Y92/IMUX_L6 INT_L_X26Y92/NE2END2 INT_L_X26Y92/NL1BEG1 INT_L_X26Y92/WR1BEG_S0 INT_L_X26Y93/ER1BEG0 INT_L_X26Y93/IMUX_L1 INT_L_X26Y93/IMUX_L17 INT_L_X26Y93/IMUX_L25 INT_L_X26Y93/NL1END1 INT_L_X26Y93/WR1BEG0 INT_L_X26Y94/EE2BEG1 INT_L_X26Y94/EL1END1 INT_L_X28Y100/IMUX_L10 INT_L_X28Y100/IMUX_L23 INT_L_X28Y100/IMUX_L25 INT_L_X28Y100/IMUX_L39 INT_L_X28Y100/SW2END0 INT_L_X28Y100/WW2END3 INT_L_X28Y101/WW2END_N0_3 INT_L_X28Y104/NW2END_S0_0 INT_L_X28Y105/IMUX_L0 INT_L_X28Y105/IMUX_L16 INT_L_X28Y105/IMUX_L30 INT_L_X28Y105/NW2END0 INT_L_X28Y105/SR1END2 INT_L_X28Y105/WW4BEG0 INT_L_X28Y106/IMUX_L4 INT_L_X28Y106/SR1BEG2 INT_L_X28Y106/SR1END1 INT_L_X28Y107/NW2END1 INT_L_X28Y107/SR1BEG1 INT_L_X28Y89/EE2END3 INT_L_X28Y89/IMUX_L15 INT_L_X28Y89/IMUX_L31 INT_L_X28Y92/EE2END2 INT_L_X28Y92/EL1BEG1 INT_L_X28Y93/ER1END1 INT_L_X28Y93/IMUX_L27 INT_L_X28Y93/NE2BEG1 INT_L_X28Y94/BYP_ALT5 INT_L_X28Y94/BYP_BOUNCE5 INT_L_X28Y94/EE2END1 INT_L_X28Y94/IMUX_L19 INT_L_X28Y94/IMUX_L23 INT_L_X28Y94/IMUX_L3 INT_L_X28Y94/NE2A1 INT_L_X28Y94/NR1BEG1 INT_L_X28Y95/GFAN0 INT_L_X28Y95/IMUX_L16 INT_L_X28Y95/NR1END1 INT_L_X28Y97/WL1END3 INT_L_X28Y98/IMUX_L8 INT_L_X28Y98/WL1END_N1_3 INT_L_X30Y100/NE2END3 INT_L_X30Y100/NN2A0 INT_L_X30Y100/NN2END_S2_0 INT_L_X30Y100/NW2A0 INT_L_X30Y100/NW2BEG3 INT_L_X30Y100/WW2BEG3 INT_L_X30Y101/IMUX_L0 INT_L_X30Y101/IMUX_L8 INT_L_X30Y101/NN2BEG0 INT_L_X30Y101/NN2END0 INT_L_X30Y101/NW2A3 INT_L_X30Y101/WR1BEG1 INT_L_X30Y102/NN2A0 INT_L_X30Y102/NN2END_S2_0 INT_L_X30Y103/IMUX_L8 INT_L_X30Y103/NN2END0 INT_L_X30Y103/NR1BEG0 INT_L_X30Y104/IMUX_L8 INT_L_X30Y104/NL1BEG2 INT_L_X30Y104/NL1BEG_N3 INT_L_X30Y104/NR1END0 INT_L_X30Y104/WR1BEG1 INT_L_X30Y105/IMUX_L4 INT_L_X30Y105/NL1END2 INT_L_X30Y95/NE2END_S3_0 INT_L_X30Y96/IMUX_L8 INT_L_X30Y96/NE2END0 INT_L_X30Y96/NN2BEG0 INT_L_X30Y97/NN2A0 INT_L_X30Y97/NN2END_S2_0 INT_L_X30Y98/IMUX_L1 INT_L_X30Y98/NN2END0 INT_L_X30Y98/NR1BEG0 INT_L_X30Y98/WR1BEG1 INT_L_X30Y99/IMUX_L0 INT_L_X30Y99/NN2BEG0 INT_L_X30Y99/NR1END0 INT_L_X30Y99/NW2BEG0 INT_R_X19Y91/WL1END3 INT_R_X19Y92/IMUX16 INT_R_X19Y92/WL1END_N1_3 INT_R_X21Y103/IMUX18 INT_R_X21Y103/SL1END1 INT_R_X21Y103/SW2A1 INT_R_X21Y104/IMUX19 INT_R_X21Y104/SL1BEG1 INT_R_X21Y104/SR1END1 INT_R_X21Y104/SW2BEG1 INT_R_X21Y104/WL1BEG0 INT_R_X21Y105/IMUX18 INT_R_X21Y105/IMUX2 INT_R_X21Y105/SR1BEG1 INT_R_X21Y105/WW2END0 INT_R_X21Y89/IMUX5 INT_R_X21Y89/NL1BEG1 INT_R_X21Y89/NW2BEG2 INT_R_X21Y89/WR1END2 INT_R_X21Y90/EL1BEG0 INT_R_X21Y90/IMUX25 INT_R_X21Y90/NL1END1 INT_R_X21Y90/NR1BEG1 INT_R_X21Y90/NW2A2 INT_R_X21Y90/WR1BEG2 INT_R_X21Y91/EL1BEG0 INT_R_X21Y91/GFAN1 INT_R_X21Y91/IMUX10 INT_R_X21Y91/IMUX22 INT_R_X21Y91/IMUX26 INT_R_X21Y91/IMUX38 INT_R_X21Y91/NN2BEG1 INT_R_X21Y91/NR1END1 INT_R_X21Y91/NW2BEG1 INT_R_X21Y92/IMUX29 INT_R_X21Y92/IMUX46 INT_R_X21Y92/NN2A1 INT_R_X21Y92/NW2A1 INT_R_X21Y92/WW2END2 INT_R_X21Y93/IMUX26 INT_R_X21Y93/IMUX38 INT_R_X21Y93/NN2END1 INT_R_X21Y93/NW2END3 INT_R_X21Y98/IMUX10 INT_R_X21Y98/IMUX11 INT_R_X21Y98/IMUX34 INT_R_X21Y98/WR1END1 INT_R_X23Y104/SW2A0 INT_R_X23Y105/IMUX11 INT_R_X23Y105/IMUX18 INT_R_X23Y105/SW2BEG0 INT_R_X23Y105/WR1END1 INT_R_X23Y105/WW2BEG0 INT_R_X23Y88/WL1BEG2 INT_R_X23Y88/WL1END3 INT_R_X23Y89/BYP_ALT4 INT_R_X23Y89/BYP_BOUNCE4 INT_R_X23Y89/IMUX10 INT_R_X23Y89/IMUX18 INT_R_X23Y89/IMUX22 INT_R_X23Y89/IMUX38 INT_R_X23Y89/NW2BEG1 INT_R_X23Y89/WL1END_N1_3 INT_R_X23Y89/WR1END1 INT_R_X23Y89/WW2A0 INT_R_X23Y90/IMUX22 INT_R_X23Y90/NW2A1 INT_R_X23Y90/NW2END3 INT_R_X23Y91/EE2BEG1 INT_R_X23Y91/ER1END1 INT_R_X23Y91/IMUX26 INT_R_X23Y91/IMUX3 INT_R_X23Y91/IMUX31 INT_R_X23Y91/SR1END3 INT_R_X23Y92/IMUX37 INT_R_X23Y92/IMUX6 INT_R_X23Y92/NW2END3 INT_R_X23Y92/SR1BEG3 INT_R_X23Y92/SR1END_N3_3 INT_R_X23Y92/WL1BEG2 INT_R_X23Y92/WR1END_S1_0 INT_R_X23Y92/WW2BEG2 INT_R_X23Y93/IMUX1 INT_R_X23Y93/IMUX17 INT_R_X23Y93/WR1END0 INT_R_X23Y94/WR1END_S1_0 INT_R_X23Y94/WW2A2 INT_R_X23Y95/IMUX1 INT_R_X23Y95/NW2BEG0 INT_R_X23Y95/WR1END0 INT_R_X23Y96/NW2A0 INT_R_X25Y105/WW4C0 INT_R_X25Y88/NE2BEG0 INT_R_X25Y88/SE2END0 INT_R_X25Y89/EE2A3 INT_R_X25Y89/NE2A0 INT_R_X25Y90/IMUX4 INT_R_X25Y90/SL1END2 INT_R_X25Y91/EE2END1 INT_R_X25Y91/IMUX10 INT_R_X25Y91/IMUX13 INT_R_X25Y91/NE2BEG2 INT_R_X25Y91/NE2END2 INT_R_X25Y91/SL1BEG2 INT_R_X25Y92/EE2A3 INT_R_X25Y92/NE2A2 INT_R_X25Y92/WR1END_S1_0 INT_R_X25Y93/IMUX1 INT_R_X25Y93/WR1END0 INT_R_X25Y94/BYP_ALT2 INT_R_X25Y94/BYP_BOUNCE2 INT_R_X25Y94/EL1BEG1 INT_R_X25Y94/IMUX12 INT_R_X25Y94/IMUX4 INT_R_X25Y94/IMUX6 INT_R_X25Y94/NE2END2 INT_R_X25Y95/BYP_BOUNCE_N3_2 INT_R_X25Y95/EL1END2 INT_R_X25Y95/IMUX27 INT_R_X25Y95/IMUX5 INT_R_X27Y105/WW4A0 INT_R_X27Y89/EE2A3 INT_R_X27Y92/EE2A2 INT_R_X27Y93/ER1BEG1 INT_R_X27Y93/ER1END0 INT_R_X27Y94/EE2A1 INT_R_X29Y100/IMUX8 INT_R_X29Y100/NE2A3 INT_R_X29Y100/NW2END0 INT_R_X29Y100/SW2A0 INT_R_X29Y100/WW2A3 INT_R_X29Y101/IMUX10 INT_R_X29Y101/IMUX13 INT_R_X29Y101/NL1BEG0 INT_R_X29Y101/NL1END_S3_0 INT_R_X29Y101/NW2END3 INT_R_X29Y101/SW2BEG0 INT_R_X29Y101/WR1END1 INT_R_X29Y102/IMUX0 INT_R_X29Y102/NL1END0 INT_R_X29Y102/NR1BEG0 INT_R_X29Y103/IMUX0 INT_R_X29Y103/NR1BEG0 INT_R_X29Y103/NR1END0 INT_R_X29Y104/IMUX10 INT_R_X29Y104/NN2BEG1 INT_R_X29Y104/NR1END0 INT_R_X29Y104/NW2BEG0 INT_R_X29Y104/WR1END1 INT_R_X29Y105/NN2A1 INT_R_X29Y105/NW2A0 INT_R_X29Y106/IMUX2 INT_R_X29Y106/NN2END1 INT_R_X29Y106/NW2BEG1 INT_R_X29Y107/NW2A1 INT_R_X29Y92/EL1END1 INT_R_X29Y92/IMUX11 INT_R_X29Y94/NE2END1 INT_R_X29Y94/NL1BEG0 INT_R_X29Y94/NL1END_S3_0 INT_R_X29Y95/IMUX8 INT_R_X29Y95/NE2BEG0 INT_R_X29Y95/NL1END0 INT_R_X29Y95/NN2BEG0 INT_R_X29Y95/NR1BEG0 INT_R_X29Y96/IMUX16 INT_R_X29Y96/IMUX17 INT_R_X29Y96/IMUX33 INT_R_X29Y96/IMUX41 INT_R_X29Y96/IMUX9 INT_R_X29Y96/NE2A0 INT_R_X29Y96/NN2A0 INT_R_X29Y96/NN2END_S2_0 INT_R_X29Y96/NR1END0 INT_R_X29Y97/IMUX0 INT_R_X29Y97/IMUX16 INT_R_X29Y97/NN2END0 INT_R_X29Y97/WL1BEG3 INT_R_X29Y98/BYP_ALT1 INT_R_X29Y98/BYP_BOUNCE1 INT_R_X29Y98/IMUX2 INT_R_X29Y98/IMUX29 INT_R_X29Y98/NL1BEG0 INT_R_X29Y98/NL1END_S3_0 INT_R_X29Y98/WL1BEG_N3 INT_R_X29Y98/WR1END1 INT_R_X29Y99/IMUX0 INT_R_X29Y99/IMUX16 INT_R_X29Y99/IMUX24 INT_R_X29Y99/NE2BEG3 INT_R_X29Y99/NL1BEG_N3 INT_R_X29Y99/NL1END0 INT_R_X29Y99/NW2END_S0_0 VBRK_X60Y110/VBRK_WR1END1 VBRK_X60Y92/VBRK_WL1END3 VBRK_X60Y93/VBRK_WR1END1 VBRK_X60Y93/VBRK_WW2A0 VBRK_X60Y94/VBRK_NW2A3 VBRK_X60Y95/VBRK_EE2BEG1 VBRK_X60Y96/VBRK_NW2A3 VBRK_X60Y97/VBRK_WR1END0 VBRK_X60Y98/VBRK_WW2A2 VBRK_X60Y99/VBRK_WR1END0 VBRK_X73Y100/VBRK_NE2A0 VBRK_X73Y102/VBRK_WR1END1 VBRK_X73Y105/VBRK_NE2A3 VBRK_X73Y105/VBRK_NW2A0 VBRK_X73Y105/VBRK_WW2A3 VBRK_X73Y106/VBRK_NW2A3 VBRK_X73Y106/VBRK_WR1END1 VBRK_X73Y109/VBRK_WR1END1 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y89/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y105/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X20Y102/INT_L.SL1END1->>IMUX_L18 INT_L_X20Y102/INT_L.SL1END1->>IMUX_L42 INT_L_X20Y102/INT_L.SR1END2->>IMUX_L21 INT_L_X20Y103/INT_L.SW2END1->>SL1BEG1 INT_L_X20Y103/INT_L.SW2END1->>SR1BEG2 INT_L_X20Y104/INT_L.WL1END0->>IMUX_L10 INT_L_X20Y104/INT_L.WL1END0->>NL1BEG0 INT_L_X20Y105/INT_L.NL1END0->>IMUX_L0 INT_L_X20Y90/INT_L.NW2END2->>IMUX_L3 INT_L_X20Y90/INT_L.WR1END2->>IMUX_L20 INT_L_X20Y90/INT_L.WR1END2->>NN2BEG2 INT_L_X20Y92/INT_L.NN2END2->>IMUX_L35 INT_L_X20Y92/INT_L.NW2END1->>IMUX_L33 INT_L_X20Y92/INT_L.NW2END1->>IMUX_L9 INT_L_X20Y92/INT_L.NW2END1->>NN2BEG1 INT_L_X20Y92/INT_L.NW2END1->>WL1BEG_N3 INT_L_X20Y94/INT_L.NN2END1->>NR1BEG1 INT_L_X20Y95/INT_L.NR1END1->>IMUX_L2 INT_L_X20Y95/INT_L.NR1END1->>NN2BEG1 INT_L_X20Y97/INT_L.NN2END1->>IMUX_L3 INT_L_X20Y97/INT_L.NN2END1->>NL1BEG0 INT_L_X20Y98/INT_L.NL1END0->>IMUX_L16 INT_L_X20Y98/INT_L.NL1END0->>IMUX_L8 INT_L_X22Y104/INT_L.SW2END0->>IMUX_L25 INT_L_X22Y104/INT_L.SW2END0->>IMUX_L9 INT_L_X22Y88/INT_L.WL1END2->>IMUX_L5 INT_L_X22Y89/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X22Y89/INT_L.WW2END0->>IMUX_L18 INT_L_X22Y89/INT_L.WW2END0->>IMUX_L34 INT_L_X22Y89/INT_L.WW2END0->>WR1BEG2 INT_L_X22Y90/INT_L.EL1END0->>IMUX_L0 INT_L_X22Y90/INT_L.NW2END1->>IMUX_L34 INT_L_X22Y91/INT_L.EL1END0->>ER1BEG1 INT_L_X22Y91/INT_L.EL1END0->>IMUX_L1 INT_L_X22Y91/INT_L.EL1END0->>IMUX_L16 INT_L_X22Y91/INT_L.SR1END3->>IMUX_L23 INT_L_X22Y92/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y92/INT_L.WL1END2->>IMUX_L21 INT_L_X22Y92/INT_L.WL1END2->>IMUX_L5 INT_L_X22Y92/INT_L.WL1END2->>NW2BEG3 INT_L_X22Y92/INT_L.WL1END2->>SR1BEG3 INT_L_X22Y94/INT_L.WW2END2->>IMUX_L21 INT_L_X22Y95/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X22Y96/INT_L.NW2END0->>NN2BEG0 INT_L_X22Y97/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X22Y98/INT_L.NN2END0->>IMUX_L1 INT_L_X22Y98/INT_L.NN2END0->>WR1BEG1 INT_L_X24Y100/INT_L.SS2END1->>IMUX_L4 INT_L_X24Y102/INT_L.SR1END1->>SS2BEG1 INT_L_X24Y103/INT_L.SL1END0->>IMUX_L16 INT_L_X24Y103/INT_L.SL1END0->>IMUX_L9 INT_L_X24Y103/INT_L.SL1END0->>SR1BEG1 INT_L_X24Y104/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X24Y104/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X24Y104/INT_L.WW4END_S0_0->>SR1BEG_S0 INT_L_X24Y105/INT_L.WW4END0->>WR1BEG1 INT_L_X24Y88/INT_L.SR1END1->>IMUX_L43 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X24Y89/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X24Y89/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X24Y89/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X24Y89/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X24Y89/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X24Y89/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X24Y89/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X24Y90/INT_L.NL1END2->>IMUX_L11 INT_L_X24Y90/INT_L.NL1END2->>IMUX_L28 INT_L_X24Y90/INT_L.NL1END2->>IMUX_L3 INT_L_X24Y90/INT_L.NL1END2->>IMUX_L43 INT_L_X24Y90/INT_L.NL1END2->>NE2BEG2 INT_L_X24Y91/INT_L.NN2END3->>IMUX_L23 INT_L_X24Y91/INT_L.NN2END3->>IMUX_L29 INT_L_X24Y91/INT_L.NN2END3->>IMUX_L45 INT_L_X24Y91/INT_L.NN2END3->>NR1BEG3 INT_L_X24Y91/INT_L.NN2END3->>NW2BEG3 INT_L_X24Y92/INT_L.NR1END3->>EE2BEG3 INT_L_X24Y92/INT_L.NR1END3->>IMUX_L38 INT_L_X24Y92/INT_L.NR1END3->>NL1BEG2 INT_L_X24Y92/INT_L.NR1END3->>NN2BEG3 INT_L_X24Y92/INT_L.NR1END3->>WR1BEG_S0 INT_L_X24Y93/INT_L.NL1END2->>IMUX_L3 INT_L_X24Y93/INT_L.NL1END2->>NE2BEG2 INT_L_X24Y94/INT_L.NN2END3->>IMUX_L7 INT_L_X24Y94/INT_L.NN2END3->>NR1BEG3 INT_L_X24Y94/INT_L.NN2END3->>WR1BEG_S0 INT_L_X24Y94/INT_L.NN2END3->>WW2BEG2 INT_L_X24Y95/INT_L.NR1END3->>EL1BEG2 INT_L_X24Y95/INT_L.NR1END3->>IMUX_L6 INT_L_X24Y95/INT_L.NR1END3->>IMUX_L7 INT_L_X26Y89/INT_L.EE2END3->>EE2BEG3 INT_L_X26Y89/INT_L.EE2END3->>IMUX_L23 INT_L_X26Y89/INT_L.EE2END3->>IMUX_L39 INT_L_X26Y89/INT_L.NE2END0->>IMUX_L0 INT_L_X26Y92/INT_L.EE2END3->>ER1BEG_S0 INT_L_X26Y92/INT_L.EE2END3->>IMUX_L6 INT_L_X26Y92/INT_L.EE2END3->>WR1BEG_S0 INT_L_X26Y92/INT_L.NE2END2->>EE2BEG2 INT_L_X26Y92/INT_L.NE2END2->>IMUX_L27 INT_L_X26Y92/INT_L.NE2END2->>NL1BEG1 INT_L_X26Y93/INT_L.NL1END1->>IMUX_L1 INT_L_X26Y93/INT_L.NL1END1->>IMUX_L17 INT_L_X26Y93/INT_L.NL1END1->>IMUX_L25 INT_L_X26Y94/INT_L.EL1END1->>EE2BEG1 INT_L_X28Y100/INT_L.SW2END0->>IMUX_L10 INT_L_X28Y100/INT_L.SW2END0->>IMUX_L25 INT_L_X28Y100/INT_L.WW2END3->>IMUX_L23 INT_L_X28Y100/INT_L.WW2END3->>IMUX_L39 INT_L_X28Y105/INT_L.NW2END0->>IMUX_L0 INT_L_X28Y105/INT_L.NW2END0->>IMUX_L16 INT_L_X28Y105/INT_L.NW2END0->>WW4BEG0 INT_L_X28Y105/INT_L.SR1END2->>IMUX_L30 INT_L_X28Y106/INT_L.SR1END1->>IMUX_L4 INT_L_X28Y106/INT_L.SR1END1->>SR1BEG2 INT_L_X28Y107/INT_L.NW2END1->>SR1BEG1 INT_L_X28Y89/INT_L.EE2END3->>IMUX_L15 INT_L_X28Y89/INT_L.EE2END3->>IMUX_L31 INT_L_X28Y92/INT_L.EE2END2->>EL1BEG1 INT_L_X28Y93/INT_L.ER1END1->>IMUX_L27 INT_L_X28Y93/INT_L.ER1END1->>NE2BEG1 INT_L_X28Y94/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X28Y94/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X28Y94/INT_L.EE2END1->>BYP_ALT5 INT_L_X28Y94/INT_L.EE2END1->>IMUX_L19 INT_L_X28Y94/INT_L.EE2END1->>IMUX_L3 INT_L_X28Y94/INT_L.EE2END1->>NR1BEG1 INT_L_X28Y95/INT_L.GFAN0->>IMUX_L16 INT_L_X28Y95/INT_L.NR1END1->>GFAN0 INT_L_X28Y98/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X30Y100/INT_L.NE2END3->>NW2BEG3 INT_L_X30Y100/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X30Y101/INT_L.NN2END0->>IMUX_L0 INT_L_X30Y101/INT_L.NN2END0->>IMUX_L8 INT_L_X30Y101/INT_L.NN2END0->>NN2BEG0 INT_L_X30Y101/INT_L.NN2END0->>WR1BEG1 INT_L_X30Y103/INT_L.NN2END0->>IMUX_L8 INT_L_X30Y103/INT_L.NN2END0->>NR1BEG0 INT_L_X30Y104/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X30Y104/INT_L.NR1END0->>IMUX_L8 INT_L_X30Y104/INT_L.NR1END0->>NL1BEG_N3 INT_L_X30Y104/INT_L.NR1END0->>WR1BEG1 INT_L_X30Y105/INT_L.NL1END2->>IMUX_L4 INT_L_X30Y96/INT_L.NE2END0->>IMUX_L8 INT_L_X30Y96/INT_L.NE2END0->>NN2BEG0 INT_L_X30Y98/INT_L.NN2END0->>IMUX_L1 INT_L_X30Y98/INT_L.NN2END0->>NR1BEG0 INT_L_X30Y98/INT_L.NN2END0->>WR1BEG1 INT_L_X30Y99/INT_L.NR1END0->>IMUX_L0 INT_L_X30Y99/INT_L.NR1END0->>NN2BEG0 INT_L_X30Y99/INT_L.NR1END0->>NW2BEG0 INT_R_X19Y92/INT_R.WL1END_N1_3->>IMUX16 INT_R_X21Y103/INT_R.SL1END1->>IMUX18 INT_R_X21Y104/INT_R.SR1END1->>IMUX19 INT_R_X21Y104/INT_R.SR1END1->>SL1BEG1 INT_R_X21Y104/INT_R.SR1END1->>SW2BEG1 INT_R_X21Y104/INT_R.SR1END1->>WL1BEG0 INT_R_X21Y105/INT_R.WW2END0->>IMUX18 INT_R_X21Y105/INT_R.WW2END0->>IMUX2 INT_R_X21Y105/INT_R.WW2END0->>SR1BEG1 INT_R_X21Y89/INT_R.WR1END2->>IMUX5 INT_R_X21Y89/INT_R.WR1END2->>NL1BEG1 INT_R_X21Y89/INT_R.WR1END2->>NW2BEG2 INT_R_X21Y90/INT_R.NL1END1->>EL1BEG0 INT_R_X21Y90/INT_R.NL1END1->>IMUX25 INT_R_X21Y90/INT_R.NL1END1->>NR1BEG1 INT_R_X21Y90/INT_R.NL1END1->>WR1BEG2 INT_R_X21Y91/INT_R.GFAN1->>IMUX22 INT_R_X21Y91/INT_R.GFAN1->>IMUX38 INT_R_X21Y91/INT_R.NR1END1->>EL1BEG0 INT_R_X21Y91/INT_R.NR1END1->>GFAN1 INT_R_X21Y91/INT_R.NR1END1->>IMUX10 INT_R_X21Y91/INT_R.NR1END1->>IMUX26 INT_R_X21Y91/INT_R.NR1END1->>NN2BEG1 INT_R_X21Y91/INT_R.NR1END1->>NW2BEG1 INT_R_X21Y92/INT_R.WW2END2->>IMUX29 INT_R_X21Y92/INT_R.WW2END2->>IMUX46 INT_R_X21Y93/INT_R.NN2END1->>IMUX26 INT_R_X21Y93/INT_R.NW2END3->>IMUX38 INT_R_X21Y98/INT_R.WR1END1->>IMUX10 INT_R_X21Y98/INT_R.WR1END1->>IMUX11 INT_R_X21Y98/INT_R.WR1END1->>IMUX34 INT_R_X23Y105/INT_R.WR1END1->>IMUX11 INT_R_X23Y105/INT_R.WR1END1->>IMUX18 INT_R_X23Y105/INT_R.WR1END1->>SW2BEG0 INT_R_X23Y105/INT_R.WR1END1->>WW2BEG0 INT_R_X23Y88/INT_R.WL1END3->>WL1BEG2 INT_R_X23Y89/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y89/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X23Y89/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X23Y89/INT_R.WR1END1->>BYP_ALT4 INT_R_X23Y89/INT_R.WR1END1->>IMUX10 INT_R_X23Y89/INT_R.WR1END1->>IMUX18 INT_R_X23Y89/INT_R.WR1END1->>NW2BEG1 INT_R_X23Y90/INT_R.NW2END3->>IMUX22 INT_R_X23Y91/INT_R.ER1END1->>EE2BEG1 INT_R_X23Y91/INT_R.ER1END1->>IMUX26 INT_R_X23Y91/INT_R.ER1END1->>IMUX3 INT_R_X23Y91/INT_R.SR1END3->>IMUX31 INT_R_X23Y92/INT_R.NW2END3->>IMUX37 INT_R_X23Y92/INT_R.NW2END3->>IMUX6 INT_R_X23Y92/INT_R.NW2END3->>SR1BEG3 INT_R_X23Y92/INT_R.NW2END3->>WW2BEG2 INT_R_X23Y92/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X23Y93/INT_R.WR1END0->>IMUX1 INT_R_X23Y93/INT_R.WR1END0->>IMUX17 INT_R_X23Y95/INT_R.WR1END0->>IMUX1 INT_R_X23Y95/INT_R.WR1END0->>NW2BEG0 INT_R_X25Y88/INT_R.SE2END0->>NE2BEG0 INT_R_X25Y90/INT_R.SL1END2->>IMUX4 INT_R_X25Y91/INT_R.EE2END1->>IMUX10 INT_R_X25Y91/INT_R.NE2END2->>IMUX13 INT_R_X25Y91/INT_R.NE2END2->>NE2BEG2 INT_R_X25Y91/INT_R.NE2END2->>SL1BEG2 INT_R_X25Y93/INT_R.WR1END0->>IMUX1 INT_R_X25Y94/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y94/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X25Y94/INT_R.NE2END2->>BYP_ALT2 INT_R_X25Y94/INT_R.NE2END2->>EL1BEG1 INT_R_X25Y94/INT_R.NE2END2->>IMUX12 INT_R_X25Y94/INT_R.NE2END2->>IMUX4 INT_R_X25Y95/INT_R.EL1END2->>IMUX27 INT_R_X25Y95/INT_R.EL1END2->>IMUX5 INT_R_X27Y93/INT_R.ER1END0->>ER1BEG1 INT_R_X29Y100/INT_R.NW2END0->>IMUX8 INT_R_X29Y101/INT_R.NW2END3->>IMUX13 INT_R_X29Y101/INT_R.WR1END1->>IMUX10 INT_R_X29Y101/INT_R.WR1END1->>NL1BEG0 INT_R_X29Y101/INT_R.WR1END1->>SW2BEG0 INT_R_X29Y102/INT_R.NL1END0->>IMUX0 INT_R_X29Y102/INT_R.NL1END0->>NR1BEG0 INT_R_X29Y103/INT_R.NR1END0->>IMUX0 INT_R_X29Y103/INT_R.NR1END0->>NR1BEG0 INT_R_X29Y104/INT_R.NR1END0->>NW2BEG0 INT_R_X29Y104/INT_R.WR1END1->>IMUX10 INT_R_X29Y104/INT_R.WR1END1->>NN2BEG1 INT_R_X29Y106/INT_R.NN2END1->>IMUX2 INT_R_X29Y106/INT_R.NN2END1->>NW2BEG1 INT_R_X29Y92/INT_R.EL1END1->>IMUX11 INT_R_X29Y94/INT_R.NE2END1->>NL1BEG0 INT_R_X29Y95/INT_R.NL1END0->>IMUX8 INT_R_X29Y95/INT_R.NL1END0->>NE2BEG0 INT_R_X29Y95/INT_R.NL1END0->>NN2BEG0 INT_R_X29Y95/INT_R.NL1END0->>NR1BEG0 INT_R_X29Y96/INT_R.NR1END0->>IMUX16 INT_R_X29Y96/INT_R.NR1END0->>IMUX17 INT_R_X29Y96/INT_R.NR1END0->>IMUX33 INT_R_X29Y96/INT_R.NR1END0->>IMUX41 INT_R_X29Y96/INT_R.NR1END0->>IMUX9 INT_R_X29Y97/INT_R.NN2END0->>IMUX0 INT_R_X29Y97/INT_R.NN2END0->>IMUX16 INT_R_X29Y98/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y98/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X29Y98/INT_R.WR1END1->>BYP_ALT1 INT_R_X29Y98/INT_R.WR1END1->>IMUX2 INT_R_X29Y98/INT_R.WR1END1->>NL1BEG0 INT_R_X29Y98/INT_R.WR1END1->>WL1BEG_N3 INT_R_X29Y99/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X29Y99/INT_R.NL1END0->>IMUX0 INT_R_X29Y99/INT_R.NL1END0->>IMUX16 INT_R_X29Y99/INT_R.NL1END0->>IMUX24 INT_R_X29Y99/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 168, 

pc_reg_n_0_[0] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN2BEG0 CLBLL_R_X25Y93/CLBLL_IMUX23 CLBLL_R_X25Y93/CLBLL_L_C3 CLBLL_R_X25Y93/CLBLL_WL1END3 CLBLL_R_X27Y93/CLBLL_WR1END1 CLBLL_R_X29Y101/CLBLL_IMUX4 CLBLL_R_X29Y101/CLBLL_LL_A6 CLBLL_R_X29Y93/CLBLL_IMUX27 CLBLL_R_X29Y93/CLBLL_LL_B4 CLBLM_L_X26Y93/CLBLM_WL1END3 CLBLM_L_X28Y100/CLBLM_IMUX31 CLBLM_L_X28Y100/CLBLM_M_C5 CLBLM_L_X28Y101/CLBLM_BYP0 CLBLM_L_X28Y101/CLBLM_BYP1 CLBLM_L_X28Y101/CLBLM_L_AX CLBLM_L_X28Y101/CLBLM_M_AX CLBLM_L_X28Y93/CLBLM_IMUX1 CLBLM_L_X28Y93/CLBLM_IMUX21 CLBLM_L_X28Y93/CLBLM_IMUX22 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y93/CLBLM_L_C4 CLBLM_L_X28Y93/CLBLM_M_A3 CLBLM_L_X28Y93/CLBLM_M_AQ CLBLM_L_X28Y93/CLBLM_M_C3 CLBLM_L_X28Y93/CLBLM_WR1END1 CLBLM_L_X28Y94/CLBLM_IMUX46 CLBLM_L_X28Y94/CLBLM_IMUX6 CLBLM_L_X28Y94/CLBLM_L_A1 CLBLM_L_X28Y94/CLBLM_L_D5 INT_L_X26Y93/WL1BEG3 INT_L_X26Y94/NW2END1 INT_L_X26Y94/WL1BEG_N3 INT_L_X28Y100/IMUX_L31 INT_L_X28Y100/NN2A0 INT_L_X28Y100/NN2END_S2_0 INT_L_X28Y101/BYP_ALT0 INT_L_X28Y101/BYP_ALT1 INT_L_X28Y101/BYP_BOUNCE0 INT_L_X28Y101/BYP_L0 INT_L_X28Y101/BYP_L1 INT_L_X28Y101/EL1BEG2 INT_L_X28Y101/NL1BEG_N3 INT_L_X28Y101/NN2END0 INT_L_X28Y93/ER1BEG1 INT_L_X28Y93/IMUX_L1 INT_L_X28Y93/IMUX_L21 INT_L_X28Y93/IMUX_L22 INT_L_X28Y93/LOGIC_OUTS_L4 INT_L_X28Y93/NL1BEG_N3 INT_L_X28Y93/NN6BEG0 INT_L_X28Y93/NR1BEG3 INT_L_X28Y93/WR1BEG1 INT_L_X28Y94/IMUX_L46 INT_L_X28Y94/IMUX_L6 INT_L_X28Y94/NN6A0 INT_L_X28Y94/NR1END3 INT_L_X28Y95/NN6B0 INT_L_X28Y96/NN6C0 INT_L_X28Y97/NN6D0 INT_L_X28Y98/NN6E0 INT_L_X28Y98/NN6END_S1_0 INT_L_X28Y99/NN2BEG0 INT_L_X28Y99/NN6END0 INT_R_X25Y93/IMUX23 INT_R_X25Y93/WL1END3 INT_R_X25Y94/WL1END_N1_3 INT_R_X27Y93/NW2BEG1 INT_R_X27Y93/WR1END1 INT_R_X27Y94/NW2A1 INT_R_X29Y101/EL1END2 INT_R_X29Y101/IMUX4 INT_R_X29Y93/ER1END1 INT_R_X29Y93/IMUX27 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y101/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y101/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X26Y94/INT_L.NW2END1->>WL1BEG_N3 INT_L_X28Y100/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X28Y101/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y101/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y101/INT_L.BYP_ALT1->>BYP_L1 INT_L_X28Y101/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X28Y101/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X28Y101/INT_L.NN2END0->>BYP_ALT0 INT_L_X28Y101/INT_L.NN2END0->>NL1BEG_N3 INT_L_X28Y93/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X28Y93/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X28Y93/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y93/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X28Y93/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X28Y93/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X28Y93/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X28Y93/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X28Y94/INT_L.NR1END3->>IMUX_L46 INT_L_X28Y94/INT_L.NR1END3->>IMUX_L6 INT_L_X28Y99/INT_L.NN6END0->>NN2BEG0 INT_R_X25Y93/INT_R.WL1END3->>IMUX23 INT_R_X27Y93/INT_R.WR1END1->>NW2BEG1 INT_R_X29Y101/INT_R.EL1END2->>IMUX4 INT_R_X29Y93/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

rdatahold[0] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS6A0 BRKH_INT_X22Y99/BRKH_INT_NW2BEG1 BRKH_INT_X29Y99/BRKH_INT_ER1END3 CLBLL_R_X21Y100/CLBLL_IMUX1 CLBLL_R_X21Y100/CLBLL_LL_A3 CLBLL_R_X21Y100/CLBLL_NW2A1 CLBLL_R_X21Y93/CLBLL_IMUX0 CLBLL_R_X21Y93/CLBLL_IMUX17 CLBLL_R_X21Y93/CLBLL_LL_B3 CLBLL_R_X21Y93/CLBLL_L_A3 CLBLL_R_X21Y94/CLBLL_EE2BEG0 CLBLL_R_X21Y99/CLBLL_IMUX35 CLBLL_R_X21Y99/CLBLL_LL_C6 CLBLL_R_X21Y99/CLBLL_WR1END2 CLBLL_R_X23Y93/CLBLL_EL1BEG3 CLBLL_R_X23Y93/CLBLL_IMUX7 CLBLL_R_X23Y93/CLBLL_LL_A1 CLBLL_R_X23Y94/CLBLL_ER1BEG1 CLBLL_R_X23Y94/CLBLL_IMUX17 CLBLL_R_X23Y94/CLBLL_IMUX21 CLBLL_R_X23Y94/CLBLL_LL_B3 CLBLL_R_X23Y94/CLBLL_L_C4 CLBLL_R_X25Y93/CLBLL_EE2BEG1 CLBLL_R_X25Y93/CLBLL_EL1BEG0 CLBLL_R_X25Y93/CLBLL_IMUX11 CLBLL_R_X25Y93/CLBLL_IMUX26 CLBLL_R_X25Y93/CLBLL_LL_A4 CLBLL_R_X25Y93/CLBLL_L_B4 CLBLL_R_X25Y99/CLBLL_EE2BEG1 CLBLL_R_X27Y93/CLBLL_ER1BEG2 CLBLL_R_X27Y93/CLBLL_IMUX11 CLBLL_R_X27Y93/CLBLL_LL_A4 CLBLL_R_X27Y99/CLBLL_ER1BEG2 CLBLL_R_X27Y99/CLBLL_IMUX22 CLBLL_R_X27Y99/CLBLL_LL_C3 CLBLL_R_X29Y99/CLBLL_EL1BEG2 CLBLM_L_X22Y100/CLBLM_NW2A1 CLBLM_L_X22Y94/CLBLM_EE2BEG0 CLBLM_L_X22Y99/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y99/CLBLM_M_BQ CLBLM_L_X22Y99/CLBLM_WR1END2 CLBLM_L_X24Y93/CLBLM_EL1BEG3 CLBLM_L_X24Y93/CLBLM_IMUX6 CLBLM_L_X24Y93/CLBLM_L_A1 CLBLM_L_X24Y94/CLBLM_ER1BEG1 CLBLM_L_X26Y93/CLBLM_BYP0 CLBLM_L_X26Y93/CLBLM_EE2BEG1 CLBLM_L_X26Y93/CLBLM_EL1BEG0 CLBLM_L_X26Y93/CLBLM_IMUX12 CLBLM_L_X26Y93/CLBLM_L_AX CLBLM_L_X26Y93/CLBLM_M_B6 CLBLM_L_X26Y99/CLBLM_EE2BEG1 CLBLM_L_X28Y93/CLBLM_ER1BEG2 CLBLM_L_X28Y94/CLBLM_IMUX20 CLBLM_L_X28Y94/CLBLM_L_C2 CLBLM_L_X28Y99/CLBLM_ER1BEG2 CLBLM_L_X30Y99/CLBLM_EL1BEG2 CLBLM_L_X30Y99/CLBLM_IMUX5 CLBLM_L_X30Y99/CLBLM_L_A6 INT_L_X22Y100/NW2A1 INT_L_X22Y94/EE2A0 INT_L_X22Y99/LOGIC_OUTS_L5 INT_L_X22Y99/NW2BEG1 INT_L_X22Y99/WR1BEG2 INT_L_X24Y93/EL1END3 INT_L_X24Y93/IMUX_L6 INT_L_X24Y93/SE2A1 INT_L_X24Y94/ER1END1 INT_L_X24Y94/SE2BEG1 INT_L_X26Y92/EL1END_S3_0 INT_L_X26Y93/BYP_ALT0 INT_L_X26Y93/BYP_L0 INT_L_X26Y93/EE2A1 INT_L_X26Y93/EL1END0 INT_L_X26Y93/IMUX_L12 INT_L_X26Y93/WR1END2 INT_L_X26Y99/EE2A1 INT_L_X28Y93/ER1END2 INT_L_X28Y93/NR1BEG2 INT_L_X28Y94/IMUX_L20 INT_L_X28Y94/NR1END2 INT_L_X28Y99/ER1BEG3 INT_L_X28Y99/ER1END2 INT_L_X30Y99/EL1END2 INT_L_X30Y99/IMUX_L5 INT_R_X21Y100/IMUX1 INT_R_X21Y100/NW2END1 INT_R_X21Y100/SS6BEG0 INT_R_X21Y93/IMUX0 INT_R_X21Y93/IMUX17 INT_R_X21Y93/SL1END0 INT_R_X21Y94/EE2BEG0 INT_R_X21Y94/SL1BEG0 INT_R_X21Y94/SS6END0 INT_R_X21Y95/SS6E0 INT_R_X21Y96/SS6D0 INT_R_X21Y97/SS6C0 INT_R_X21Y98/SS6B0 INT_R_X21Y99/IMUX35 INT_R_X21Y99/SS6A0 INT_R_X21Y99/WR1END2 INT_R_X23Y93/EL1BEG3 INT_R_X23Y93/FAN_BOUNCE_S3_4 INT_R_X23Y93/IMUX7 INT_R_X23Y94/BYP_ALT1 INT_R_X23Y94/BYP_BOUNCE1 INT_R_X23Y94/EE2END0 INT_R_X23Y94/EL1BEG_N3 INT_R_X23Y94/ER1BEG1 INT_R_X23Y94/FAN_ALT4 INT_R_X23Y94/FAN_BOUNCE4 INT_R_X23Y94/IMUX17 INT_R_X23Y94/IMUX21 INT_R_X25Y93/EE2BEG1 INT_R_X25Y93/EL1BEG0 INT_R_X25Y93/IMUX11 INT_R_X25Y93/IMUX26 INT_R_X25Y93/NN6BEG1 INT_R_X25Y93/SE2END1 INT_R_X25Y94/NN6A1 INT_R_X25Y95/NN6B1 INT_R_X25Y96/NN6C1 INT_R_X25Y97/NN6D1 INT_R_X25Y98/NN6E1 INT_R_X25Y99/EE2BEG1 INT_R_X25Y99/NN6END1 INT_R_X27Y93/EE2END1 INT_R_X27Y93/ER1BEG2 INT_R_X27Y93/IMUX11 INT_R_X27Y93/WR1BEG2 INT_R_X27Y99/BYP_ALT4 INT_R_X27Y99/BYP_BOUNCE4 INT_R_X27Y99/EE2END1 INT_R_X27Y99/ER1BEG2 INT_R_X27Y99/IMUX22 INT_R_X29Y100/ER1END_N3_3 INT_R_X29Y99/EL1BEG2 INT_R_X29Y99/ER1END3 VBRK_X60Y97/VBRK_EL1BEG3 VBRK_X60Y98/VBRK_ER1BEG1 VBRK_X73Y103/VBRK_EL1BEG2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X22Y99/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X22Y99/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X22Y99/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_L_X24Y93/INT_L.EL1END3->>IMUX_L6 INT_L_X24Y94/INT_L.ER1END1->>SE2BEG1 INT_L_X26Y93/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y93/INT_L.EL1END0->>BYP_ALT0 INT_L_X26Y93/INT_L.WR1END2->>IMUX_L12 INT_L_X28Y93/INT_L.ER1END2->>NR1BEG2 INT_L_X28Y94/INT_L.NR1END2->>IMUX_L20 INT_L_X28Y99/INT_L.ER1END2->>ER1BEG3 INT_L_X30Y99/INT_L.EL1END2->>IMUX_L5 INT_R_X21Y100/INT_R.NW2END1->>IMUX1 INT_R_X21Y100/INT_R.NW2END1->>SS6BEG0 INT_R_X21Y93/INT_R.SL1END0->>IMUX0 INT_R_X21Y93/INT_R.SL1END0->>IMUX17 INT_R_X21Y94/INT_R.SS6END0->>EE2BEG0 INT_R_X21Y94/INT_R.SS6END0->>SL1BEG0 INT_R_X21Y99/INT_R.WR1END2->>IMUX35 INT_R_X23Y93/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X23Y94/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y94/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X23Y94/INT_R.EE2END0->>BYP_ALT1 INT_R_X23Y94/INT_R.EE2END0->>EL1BEG_N3 INT_R_X23Y94/INT_R.EE2END0->>ER1BEG1 INT_R_X23Y94/INT_R.EE2END0->>FAN_ALT4 INT_R_X23Y94/INT_R.EE2END0->>IMUX17 INT_R_X23Y94/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X25Y93/INT_R.SE2END1->>EE2BEG1 INT_R_X25Y93/INT_R.SE2END1->>EL1BEG0 INT_R_X25Y93/INT_R.SE2END1->>IMUX11 INT_R_X25Y93/INT_R.SE2END1->>IMUX26 INT_R_X25Y93/INT_R.SE2END1->>NN6BEG1 INT_R_X25Y99/INT_R.NN6END1->>EE2BEG1 INT_R_X27Y93/INT_R.EE2END1->>ER1BEG2 INT_R_X27Y93/INT_R.EE2END1->>IMUX11 INT_R_X27Y93/INT_R.EE2END1->>WR1BEG2 INT_R_X27Y99/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y99/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X27Y99/INT_R.EE2END1->>BYP_ALT4 INT_R_X27Y99/INT_R.EE2END1->>ER1BEG2 INT_R_X29Y99/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

state_reg_n_0_[2] - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN2BEG1 BRKH_INT_X29Y99/BRKH_INT_NN2BEG3 BRKH_INT_X29Y99/BRKH_INT_NW2BEG3 CLBLL_R_X19Y92/CLBLL_IMUX25 CLBLL_R_X19Y92/CLBLL_L_B5 CLBLL_R_X19Y92/CLBLL_WR1END1 CLBLL_R_X21Y100/CLBLL_IMUX2 CLBLL_R_X21Y100/CLBLL_IMUX20 CLBLL_R_X21Y100/CLBLL_IMUX5 CLBLL_R_X21Y100/CLBLL_LL_A2 CLBLL_R_X21Y100/CLBLL_L_A6 CLBLL_R_X21Y100/CLBLL_L_C2 CLBLL_R_X21Y102/CLBLL_IMUX32 CLBLL_R_X21Y102/CLBLL_IMUX40 CLBLL_R_X21Y102/CLBLL_LL_C1 CLBLL_R_X21Y102/CLBLL_LL_D1 CLBLL_R_X21Y103/CLBLL_IMUX0 CLBLL_R_X21Y103/CLBLL_IMUX24 CLBLL_R_X21Y103/CLBLL_IMUX25 CLBLL_R_X21Y103/CLBLL_IMUX41 CLBLL_R_X21Y103/CLBLL_LL_B5 CLBLL_R_X21Y103/CLBLL_L_A3 CLBLL_R_X21Y103/CLBLL_L_B5 CLBLL_R_X21Y103/CLBLL_L_D1 CLBLL_R_X21Y104/CLBLL_IMUX26 CLBLL_R_X21Y104/CLBLL_L_B4 CLBLL_R_X21Y104/CLBLL_WW2END0 CLBLL_R_X21Y105/CLBLL_IMUX12 CLBLL_R_X21Y105/CLBLL_LL_B6 CLBLL_R_X21Y91/CLBLL_IMUX16 CLBLL_R_X21Y91/CLBLL_IMUX21 CLBLL_R_X21Y91/CLBLL_IMUX29 CLBLL_R_X21Y91/CLBLL_IMUX45 CLBLL_R_X21Y91/CLBLL_IMUX6 CLBLL_R_X21Y91/CLBLL_LL_C2 CLBLL_R_X21Y91/CLBLL_LL_D2 CLBLL_R_X21Y91/CLBLL_L_A1 CLBLL_R_X21Y91/CLBLL_L_B3 CLBLL_R_X21Y91/CLBLL_L_C4 CLBLL_R_X21Y91/CLBLL_WR1END0 CLBLL_R_X21Y92/CLBLL_IMUX31 CLBLL_R_X21Y92/CLBLL_IMUX47 CLBLL_R_X21Y92/CLBLL_LL_C5 CLBLL_R_X21Y92/CLBLL_LL_D5 CLBLL_R_X21Y93/CLBLL_IMUX16 CLBLL_R_X21Y93/CLBLL_L_B3 CLBLL_R_X21Y99/CLBLL_IMUX31 CLBLL_R_X21Y99/CLBLL_LL_C5 CLBLL_R_X23Y104/CLBLL_WW4END1 CLBLL_R_X23Y89/CLBLL_IMUX2 CLBLL_R_X23Y89/CLBLL_IMUX47 CLBLL_R_X23Y89/CLBLL_IMUX9 CLBLL_R_X23Y89/CLBLL_LL_A2 CLBLL_R_X23Y89/CLBLL_LL_D5 CLBLL_R_X23Y89/CLBLL_L_A5 CLBLL_R_X23Y89/CLBLL_WL1END3 CLBLL_R_X23Y90/CLBLL_IMUX0 CLBLL_R_X23Y90/CLBLL_IMUX34 CLBLL_R_X23Y90/CLBLL_IMUX35 CLBLL_R_X23Y90/CLBLL_IMUX42 CLBLL_R_X23Y90/CLBLL_IMUX8 CLBLL_R_X23Y90/CLBLL_LL_A5 CLBLL_R_X23Y90/CLBLL_LL_C6 CLBLL_R_X23Y90/CLBLL_L_A3 CLBLL_R_X23Y90/CLBLL_L_C6 CLBLL_R_X23Y90/CLBLL_L_D6 CLBLL_R_X23Y91/CLBLL_EL1BEG0 CLBLL_R_X23Y91/CLBLL_IMUX10 CLBLL_R_X23Y91/CLBLL_IMUX22 CLBLL_R_X23Y91/CLBLL_IMUX25 CLBLL_R_X23Y91/CLBLL_LL_C3 CLBLL_R_X23Y91/CLBLL_L_A4 CLBLL_R_X23Y91/CLBLL_L_B5 CLBLL_R_X23Y92/CLBLL_IMUX18 CLBLL_R_X23Y92/CLBLL_IMUX26 CLBLL_R_X23Y92/CLBLL_IMUX39 CLBLL_R_X23Y92/CLBLL_LL_B2 CLBLL_R_X23Y92/CLBLL_L_B4 CLBLL_R_X23Y92/CLBLL_L_D3 CLBLL_R_X23Y92/CLBLL_WR1END1 CLBLL_R_X25Y104/CLBLL_WW4B1 CLBLL_R_X25Y89/CLBLL_SE2A1 CLBLL_R_X25Y90/CLBLL_IMUX3 CLBLL_R_X25Y90/CLBLL_L_A2 CLBLL_R_X25Y91/CLBLL_IMUX26 CLBLL_R_X25Y91/CLBLL_IMUX3 CLBLL_R_X25Y91/CLBLL_L_A2 CLBLL_R_X25Y91/CLBLL_L_B4 CLBLL_R_X25Y92/CLBLL_EE2A0 CLBLL_R_X25Y92/CLBLL_NE2A1 CLBLL_R_X25Y97/CLBLL_IMUX10 CLBLL_R_X25Y97/CLBLL_L_A4 CLBLL_R_X25Y97/CLBLL_NW2A1 CLBLL_R_X27Y102/CLBLL_EE2BEG1 CLBLL_R_X27Y102/CLBLL_IMUX11 CLBLL_R_X27Y102/CLBLL_LL_A4 CLBLL_R_X27Y104/CLBLL_IMUX11 CLBLL_R_X27Y104/CLBLL_LL_A4 CLBLL_R_X27Y105/CLBLL_IMUX0 CLBLL_R_X27Y105/CLBLL_IMUX8 CLBLL_R_X27Y105/CLBLL_LL_A5 CLBLL_R_X27Y105/CLBLL_L_A3 CLBLL_R_X27Y105/CLBLL_NE2A1 CLBLL_R_X27Y91/CLBLL_EL1BEG3 CLBLL_R_X27Y92/CLBLL_EE2BEG0 CLBLL_R_X27Y92/CLBLL_IMUX9 CLBLL_R_X27Y92/CLBLL_L_A5 CLBLL_R_X27Y93/CLBLL_IMUX0 CLBLL_R_X27Y93/CLBLL_L_A3 CLBLL_R_X27Y94/CLBLL_IMUX0 CLBLL_R_X27Y94/CLBLL_IMUX1 CLBLL_R_X27Y94/CLBLL_LL_A3 CLBLL_R_X27Y94/CLBLL_L_A3 CLBLL_R_X27Y96/CLBLL_EE2BEG0 CLBLL_R_X27Y99/CLBLL_IMUX11 CLBLL_R_X27Y99/CLBLL_LL_A4 CLBLL_R_X27Y99/CLBLL_WR1END1 CLBLL_R_X29Y101/CLBLL_IMUX14 CLBLL_R_X29Y101/CLBLL_IMUX6 CLBLL_R_X29Y101/CLBLL_L_A1 CLBLL_R_X29Y101/CLBLL_L_B1 CLBLL_R_X29Y101/CLBLL_SE2A1 CLBLL_R_X29Y102/CLBLL_IMUX5 CLBLL_R_X29Y102/CLBLL_L_A6 CLBLL_R_X29Y92/CLBLL_IMUX8 CLBLL_R_X29Y92/CLBLL_LL_A5 CLBLL_R_X29Y96/CLBLL_IMUX36 CLBLL_R_X29Y96/CLBLL_L_D2 CLBLL_R_X29Y97/CLBLL_IMUX19 CLBLL_R_X29Y97/CLBLL_L_B2 CLBLL_R_X29Y97/CLBLL_NE2A0 CLBLL_R_X29Y97/CLBLL_WR1END1 CLBLL_R_X29Y98/CLBLL_IMUX22 CLBLL_R_X29Y98/CLBLL_IMUX8 CLBLL_R_X29Y98/CLBLL_LL_A5 CLBLL_R_X29Y98/CLBLL_LL_C3 CLBLL_R_X29Y99/CLBLL_IMUX14 CLBLL_R_X29Y99/CLBLL_IMUX15 CLBLL_R_X29Y99/CLBLL_LL_B1 CLBLL_R_X29Y99/CLBLL_L_B1 CLBLM_L_X20Y101/CLBLM_IMUX47 CLBLM_L_X20Y101/CLBLM_M_D5 CLBLM_L_X20Y102/CLBLM_IMUX17 CLBLM_L_X20Y102/CLBLM_IMUX30 CLBLM_L_X20Y102/CLBLM_IMUX46 CLBLM_L_X20Y102/CLBLM_L_C5 CLBLM_L_X20Y102/CLBLM_L_D5 CLBLM_L_X20Y102/CLBLM_M_B3 CLBLM_L_X20Y104/CLBLM_IMUX6 CLBLM_L_X20Y104/CLBLM_L_A1 CLBLM_L_X20Y105/CLBLM_IMUX6 CLBLM_L_X20Y105/CLBLM_L_A1 CLBLM_L_X20Y91/CLBLM_IMUX42 CLBLM_L_X20Y91/CLBLM_L_D6 CLBLM_L_X20Y92/CLBLM_IMUX0 CLBLM_L_X20Y92/CLBLM_IMUX1 CLBLM_L_X20Y92/CLBLM_IMUX17 CLBLM_L_X20Y92/CLBLM_IMUX29 CLBLM_L_X20Y92/CLBLM_IMUX30 CLBLM_L_X20Y92/CLBLM_L_A3 CLBLM_L_X20Y92/CLBLM_L_C5 CLBLM_L_X20Y92/CLBLM_M_A3 CLBLM_L_X20Y92/CLBLM_M_B3 CLBLM_L_X20Y92/CLBLM_M_C2 CLBLM_L_X20Y92/CLBLM_WR1END1 CLBLM_L_X20Y95/CLBLM_IMUX7 CLBLM_L_X20Y95/CLBLM_M_A1 CLBLM_L_X20Y97/CLBLM_IMUX7 CLBLM_L_X20Y97/CLBLM_M_A1 CLBLM_L_X22Y104/CLBLM_WW2END0 CLBLM_L_X22Y89/CLBLM_IMUX10 CLBLM_L_X22Y89/CLBLM_IMUX12 CLBLM_L_X22Y89/CLBLM_IMUX2 CLBLM_L_X22Y89/CLBLM_IMUX21 CLBLM_L_X22Y89/CLBLM_L_A4 CLBLM_L_X22Y89/CLBLM_L_C4 CLBLM_L_X22Y89/CLBLM_M_A2 CLBLM_L_X22Y89/CLBLM_M_B6 CLBLM_L_X22Y90/CLBLM_IMUX30 CLBLM_L_X22Y90/CLBLM_IMUX37 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y90/CLBLM_L_AQ CLBLM_L_X22Y90/CLBLM_L_C5 CLBLM_L_X22Y90/CLBLM_L_D4 CLBLM_L_X22Y91/CLBLM_WR1END0 CLBLM_L_X22Y92/CLBLM_IMUX9 CLBLM_L_X22Y92/CLBLM_L_A5 CLBLM_L_X22Y93/CLBLM_IMUX25 CLBLM_L_X22Y93/CLBLM_IMUX41 CLBLM_L_X22Y93/CLBLM_L_B5 CLBLM_L_X22Y93/CLBLM_L_D1 CLBLM_L_X24Y104/CLBLM_WW4END1 CLBLM_L_X24Y89/CLBLM_IMUX1 CLBLM_L_X24Y89/CLBLM_IMUX12 CLBLM_L_X24Y89/CLBLM_IMUX35 CLBLM_L_X24Y89/CLBLM_IMUX36 CLBLM_L_X24Y89/CLBLM_L_D2 CLBLM_L_X24Y89/CLBLM_M_A3 CLBLM_L_X24Y89/CLBLM_M_B6 CLBLM_L_X24Y89/CLBLM_M_C6 CLBLM_L_X24Y89/CLBLM_WL1END3 CLBLM_L_X24Y90/CLBLM_IMUX0 CLBLM_L_X24Y90/CLBLM_IMUX31 CLBLM_L_X24Y90/CLBLM_L_A3 CLBLM_L_X24Y90/CLBLM_M_C5 CLBLM_L_X24Y91/CLBLM_EL1BEG0 CLBLM_L_X24Y91/CLBLM_IMUX16 CLBLM_L_X24Y91/CLBLM_IMUX24 CLBLM_L_X24Y91/CLBLM_IMUX32 CLBLM_L_X24Y91/CLBLM_IMUX40 CLBLM_L_X24Y91/CLBLM_L_B3 CLBLM_L_X24Y91/CLBLM_M_B5 CLBLM_L_X24Y91/CLBLM_M_C1 CLBLM_L_X24Y91/CLBLM_M_D1 CLBLM_L_X24Y92/CLBLM_IMUX1 CLBLM_L_X24Y92/CLBLM_IMUX40 CLBLM_L_X24Y92/CLBLM_M_A3 CLBLM_L_X24Y92/CLBLM_M_D1 CLBLM_L_X24Y92/CLBLM_WR1END1 CLBLM_L_X26Y104/CLBLM_WW4B1 CLBLM_L_X26Y89/CLBLM_IMUX10 CLBLM_L_X26Y89/CLBLM_IMUX34 CLBLM_L_X26Y89/CLBLM_IMUX42 CLBLM_L_X26Y89/CLBLM_L_A4 CLBLM_L_X26Y89/CLBLM_L_C6 CLBLM_L_X26Y89/CLBLM_L_D6 CLBLM_L_X26Y89/CLBLM_SE2A1 CLBLM_L_X26Y92/CLBLM_EE2A0 CLBLM_L_X26Y92/CLBLM_IMUX10 CLBLM_L_X26Y92/CLBLM_IMUX18 CLBLM_L_X26Y92/CLBLM_IMUX8 CLBLM_L_X26Y92/CLBLM_L_A4 CLBLM_L_X26Y92/CLBLM_M_A5 CLBLM_L_X26Y92/CLBLM_M_B2 CLBLM_L_X26Y92/CLBLM_NE2A1 CLBLM_L_X26Y94/CLBLM_IMUX10 CLBLM_L_X26Y94/CLBLM_IMUX2 CLBLM_L_X26Y94/CLBLM_L_A4 CLBLM_L_X26Y94/CLBLM_M_A2 CLBLM_L_X26Y95/CLBLM_IMUX0 CLBLM_L_X26Y95/CLBLM_L_A3 CLBLM_L_X26Y96/CLBLM_IMUX10 CLBLM_L_X26Y96/CLBLM_L_A4 CLBLM_L_X26Y97/CLBLM_NW2A1 CLBLM_L_X28Y100/CLBLM_IMUX21 CLBLM_L_X28Y100/CLBLM_IMUX37 CLBLM_L_X28Y100/CLBLM_L_C4 CLBLM_L_X28Y100/CLBLM_L_D4 CLBLM_L_X28Y102/CLBLM_EE2BEG1 CLBLM_L_X28Y105/CLBLM_IMUX26 CLBLM_L_X28Y105/CLBLM_IMUX33 CLBLM_L_X28Y105/CLBLM_IMUX5 CLBLM_L_X28Y105/CLBLM_L_A6 CLBLM_L_X28Y105/CLBLM_L_B4 CLBLM_L_X28Y105/CLBLM_L_C1 CLBLM_L_X28Y105/CLBLM_NE2A1 CLBLM_L_X28Y89/CLBLM_IMUX38 CLBLM_L_X28Y89/CLBLM_M_D3 CLBLM_L_X28Y91/CLBLM_EL1BEG3 CLBLM_L_X28Y92/CLBLM_EE2BEG0 CLBLM_L_X28Y94/CLBLM_IMUX21 CLBLM_L_X28Y94/CLBLM_IMUX8 CLBLM_L_X28Y94/CLBLM_L_C4 CLBLM_L_X28Y94/CLBLM_M_A5 CLBLM_L_X28Y96/CLBLM_EE2BEG0 CLBLM_L_X28Y99/CLBLM_WR1END1 CLBLM_L_X30Y101/CLBLM_IMUX2 CLBLM_L_X30Y101/CLBLM_M_A2 CLBLM_L_X30Y101/CLBLM_SE2A1 CLBLM_L_X30Y97/CLBLM_NE2A0 CLBLM_L_X30Y97/CLBLM_WR1END1 INT_L_X20Y101/IMUX_L47 INT_L_X20Y101/WL1END3 INT_L_X20Y102/EL1BEG2 INT_L_X20Y102/FAN_ALT5 INT_L_X20Y102/FAN_BOUNCE5 INT_L_X20Y102/IMUX_L17 INT_L_X20Y102/IMUX_L30 INT_L_X20Y102/IMUX_L46 INT_L_X20Y102/NL1BEG_N3 INT_L_X20Y102/NN2BEG3 INT_L_X20Y102/WL1END_N1_3 INT_L_X20Y103/NN2A3 INT_L_X20Y104/IMUX_L6 INT_L_X20Y104/NN2END3 INT_L_X20Y104/NR1BEG3 INT_L_X20Y105/EL1BEG2 INT_L_X20Y105/IMUX_L6 INT_L_X20Y105/NR1END3 INT_L_X20Y91/IMUX_L42 INT_L_X20Y91/WR1END1 INT_L_X20Y91/WR1END_S1_0 INT_L_X20Y92/IMUX_L0 INT_L_X20Y92/IMUX_L1 INT_L_X20Y92/IMUX_L17 INT_L_X20Y92/IMUX_L29 INT_L_X20Y92/IMUX_L30 INT_L_X20Y92/NL1BEG_N3 INT_L_X20Y92/NN2BEG3 INT_L_X20Y92/WR1BEG1 INT_L_X20Y92/WR1END0 INT_L_X20Y93/NN2A3 INT_L_X20Y94/NN2END3 INT_L_X20Y94/NR1BEG3 INT_L_X20Y95/IMUX_L7 INT_L_X20Y95/NN2BEG3 INT_L_X20Y95/NR1END3 INT_L_X20Y96/NN2A3 INT_L_X20Y97/IMUX_L7 INT_L_X20Y97/NE2BEG3 INT_L_X20Y97/NN2END3 INT_L_X20Y98/NE2A3 INT_L_X22Y104/WW2A0 INT_L_X22Y89/FAN_ALT1 INT_L_X22Y89/FAN_BOUNCE1 INT_L_X22Y89/IMUX_L10 INT_L_X22Y89/IMUX_L12 INT_L_X22Y89/IMUX_L2 INT_L_X22Y89/IMUX_L21 INT_L_X22Y89/WL1END2 INT_L_X22Y90/ER1BEG1 INT_L_X22Y90/IMUX_L30 INT_L_X22Y90/IMUX_L37 INT_L_X22Y90/LOGIC_OUTS_L0 INT_L_X22Y90/NL1BEG_N3 INT_L_X22Y90/WR1BEG_S0 INT_L_X22Y91/WR1BEG0 INT_L_X22Y92/IMUX_L9 INT_L_X22Y92/NW2END1 INT_L_X22Y93/IMUX_L25 INT_L_X22Y93/IMUX_L41 INT_L_X22Y93/NW2END1 INT_L_X24Y104/WW4C1 INT_L_X24Y89/IMUX_L1 INT_L_X24Y89/IMUX_L12 INT_L_X24Y89/IMUX_L35 INT_L_X24Y89/IMUX_L36 INT_L_X24Y89/SL1END0 INT_L_X24Y89/SR1END1 INT_L_X24Y89/WL1BEG3 INT_L_X24Y90/EL1END_S3_0 INT_L_X24Y90/ER1BEG1 INT_L_X24Y90/IMUX_L0 INT_L_X24Y90/IMUX_L31 INT_L_X24Y90/SL1BEG0 INT_L_X24Y90/SL1END0 INT_L_X24Y90/SR1BEG1 INT_L_X24Y90/WL1BEG_N3 INT_L_X24Y91/EL1END0 INT_L_X24Y91/ER1BEG1 INT_L_X24Y91/IMUX_L16 INT_L_X24Y91/IMUX_L24 INT_L_X24Y91/IMUX_L32 INT_L_X24Y91/IMUX_L40 INT_L_X24Y91/NR1BEG0 INT_L_X24Y91/SL1BEG0 INT_L_X24Y92/EE2BEG0 INT_L_X24Y92/IMUX_L1 INT_L_X24Y92/IMUX_L40 INT_L_X24Y92/NR1END0 INT_L_X24Y92/WR1BEG1 INT_L_X26Y104/WW4A1 INT_L_X26Y89/IMUX_L10 INT_L_X26Y89/IMUX_L34 INT_L_X26Y89/IMUX_L42 INT_L_X26Y89/SE2END1 INT_L_X26Y92/EE2END0 INT_L_X26Y92/EL1BEG0 INT_L_X26Y92/IMUX_L10 INT_L_X26Y92/IMUX_L18 INT_L_X26Y92/IMUX_L8 INT_L_X26Y92/NE2END1 INT_L_X26Y94/IMUX_L10 INT_L_X26Y94/IMUX_L2 INT_L_X26Y94/NL1BEG0 INT_L_X26Y94/NL1END_S3_0 INT_L_X26Y94/NN2BEG1 INT_L_X26Y94/WR1END1 INT_L_X26Y95/IMUX_L0 INT_L_X26Y95/NL1END0 INT_L_X26Y95/NN2A1 INT_L_X26Y96/EL1BEG0 INT_L_X26Y96/IMUX_L10 INT_L_X26Y96/NN2END1 INT_L_X26Y96/NW2BEG1 INT_L_X26Y97/NW2A1 INT_L_X28Y100/IMUX_L21 INT_L_X28Y100/IMUX_L37 INT_L_X28Y100/NW2END3 INT_L_X28Y102/EE2A1 INT_L_X28Y105/BYP_ALT1 INT_L_X28Y105/BYP_BOUNCE1 INT_L_X28Y105/IMUX_L26 INT_L_X28Y105/IMUX_L33 INT_L_X28Y105/IMUX_L5 INT_L_X28Y105/NE2END1 INT_L_X28Y89/IMUX_L38 INT_L_X28Y89/SS2END3 INT_L_X28Y90/SS2A3 INT_L_X28Y90/SS2END_N0_3 INT_L_X28Y91/EL1END3 INT_L_X28Y91/SS2BEG3 INT_L_X28Y92/EE2A0 INT_L_X28Y93/NW2END_S0_0 INT_L_X28Y94/IMUX_L21 INT_L_X28Y94/IMUX_L8 INT_L_X28Y94/NL1BEG_N3 INT_L_X28Y94/NW2END0 INT_L_X28Y96/EE2A0 INT_L_X28Y98/WR1END_S1_0 INT_L_X28Y99/WR1BEG1 INT_L_X28Y99/WR1END0 INT_L_X30Y101/IMUX_L2 INT_L_X30Y101/SE2END1 INT_L_X30Y96/NE2END_S3_0 INT_L_X30Y97/NE2END0 INT_L_X30Y97/WR1BEG1 INT_R_X19Y92/IMUX25 INT_R_X19Y92/WR1END1 INT_R_X21Y100/FAN_ALT1 INT_R_X21Y100/FAN_BOUNCE1 INT_R_X21Y100/IMUX2 INT_R_X21Y100/IMUX20 INT_R_X21Y100/IMUX5 INT_R_X21Y100/SS2END2 INT_R_X21Y101/SS2A2 INT_R_X21Y101/WL1BEG3 INT_R_X21Y102/EL1END2 INT_R_X21Y102/IMUX32 INT_R_X21Y102/IMUX40 INT_R_X21Y102/NR1BEG0 INT_R_X21Y102/SS2BEG2 INT_R_X21Y102/SS2END0 INT_R_X21Y102/WL1BEG_N3 INT_R_X21Y103/IMUX0 INT_R_X21Y103/IMUX24 INT_R_X21Y103/IMUX25 INT_R_X21Y103/IMUX41 INT_R_X21Y103/NR1END0 INT_R_X21Y103/SS2A0 INT_R_X21Y104/IMUX26 INT_R_X21Y104/SS2BEG0 INT_R_X21Y104/WW2END0 INT_R_X21Y105/EL1END2 INT_R_X21Y105/IMUX12 INT_R_X21Y90/WR1END_S1_0 INT_R_X21Y91/IMUX16 INT_R_X21Y91/IMUX21 INT_R_X21Y91/IMUX29 INT_R_X21Y91/IMUX45 INT_R_X21Y91/IMUX6 INT_R_X21Y91/NL1BEG_N3 INT_R_X21Y91/NN2BEG0 INT_R_X21Y91/NR1BEG3 INT_R_X21Y91/WR1BEG1 INT_R_X21Y91/WR1BEG_S0 INT_R_X21Y91/WR1END0 INT_R_X21Y92/IMUX31 INT_R_X21Y92/IMUX47 INT_R_X21Y92/NN2A0 INT_R_X21Y92/NN2END_S2_0 INT_R_X21Y92/NR1END3 INT_R_X21Y92/WR1BEG0 INT_R_X21Y93/IMUX16 INT_R_X21Y93/NN2END0 INT_R_X21Y98/NE2END3 INT_R_X21Y98/NR1BEG3 INT_R_X21Y99/IMUX31 INT_R_X21Y99/NR1END3 INT_R_X23Y104/WW2BEG0 INT_R_X23Y104/WW4END1 INT_R_X23Y89/IMUX2 INT_R_X23Y89/IMUX47 INT_R_X23Y89/IMUX9 INT_R_X23Y89/SR1BEG_S0 INT_R_X23Y89/WL1BEG2 INT_R_X23Y89/WL1END3 INT_R_X23Y90/ER1END1 INT_R_X23Y90/IMUX0 INT_R_X23Y90/IMUX34 INT_R_X23Y90/IMUX35 INT_R_X23Y90/IMUX42 INT_R_X23Y90/IMUX8 INT_R_X23Y90/NR1BEG1 INT_R_X23Y90/WL1END_N1_3 INT_R_X23Y91/EL1BEG0 INT_R_X23Y91/GFAN0 INT_R_X23Y91/GFAN1 INT_R_X23Y91/IMUX10 INT_R_X23Y91/IMUX22 INT_R_X23Y91/IMUX25 INT_R_X23Y91/NR1BEG1 INT_R_X23Y91/NR1END1 INT_R_X23Y91/NW2BEG1 INT_R_X23Y92/GFAN1 INT_R_X23Y92/IMUX18 INT_R_X23Y92/IMUX26 INT_R_X23Y92/IMUX39 INT_R_X23Y92/NR1END1 INT_R_X23Y92/NW2A1 INT_R_X23Y92/NW2BEG1 INT_R_X23Y92/WR1END1 INT_R_X23Y93/NW2A1 INT_R_X25Y104/WW4B1 INT_R_X25Y89/SE2A1 INT_R_X25Y90/ER1END1 INT_R_X25Y90/IMUX3 INT_R_X25Y90/SE2BEG1 INT_R_X25Y91/ER1END1 INT_R_X25Y91/IMUX26 INT_R_X25Y91/IMUX3 INT_R_X25Y91/NE2BEG1 INT_R_X25Y92/EE2A0 INT_R_X25Y92/NE2A1 INT_R_X25Y97/IMUX10 INT_R_X25Y97/NW2END1 INT_R_X27Y100/NN2A1 INT_R_X27Y101/NN2END1 INT_R_X27Y101/NR1BEG1 INT_R_X27Y102/EE2BEG1 INT_R_X27Y102/IMUX11 INT_R_X27Y102/NN2BEG1 INT_R_X27Y102/NR1END1 INT_R_X27Y103/NN2A1 INT_R_X27Y104/IMUX11 INT_R_X27Y104/NE2BEG1 INT_R_X27Y104/NL1BEG0 INT_R_X27Y104/NL1END_S3_0 INT_R_X27Y104/NN2END1 INT_R_X27Y104/WW4BEG1 INT_R_X27Y105/IMUX0 INT_R_X27Y105/IMUX8 INT_R_X27Y105/NE2A1 INT_R_X27Y105/NL1END0 INT_R_X27Y91/EL1BEG3 INT_R_X27Y91/EL1END_S3_0 INT_R_X27Y92/EE2BEG0 INT_R_X27Y92/EL1BEG_N3 INT_R_X27Y92/EL1END0 INT_R_X27Y92/IMUX9 INT_R_X27Y92/NR1BEG0 INT_R_X27Y93/IMUX0 INT_R_X27Y93/NR1BEG0 INT_R_X27Y93/NR1END0 INT_R_X27Y94/IMUX0 INT_R_X27Y94/IMUX1 INT_R_X27Y94/NR1END0 INT_R_X27Y94/WR1BEG1 INT_R_X27Y95/EL1END_S3_0 INT_R_X27Y96/EE2BEG0 INT_R_X27Y96/EL1END0 INT_R_X27Y99/IMUX11 INT_R_X27Y99/NN2BEG1 INT_R_X27Y99/WR1END1 INT_R_X29Y100/NN2A3 INT_R_X29Y100/NW2A3 INT_R_X29Y101/IMUX14 INT_R_X29Y101/IMUX6 INT_R_X29Y101/NN2END3 INT_R_X29Y101/SE2A1 INT_R_X29Y102/BYP_ALT5 INT_R_X29Y102/BYP_BOUNCE5 INT_R_X29Y102/EE2END1 INT_R_X29Y102/IMUX5 INT_R_X29Y102/SE2BEG1 INT_R_X29Y92/EE2END0 INT_R_X29Y92/IMUX8 INT_R_X29Y92/NR1BEG0 INT_R_X29Y93/NR1END0 INT_R_X29Y93/NW2BEG0 INT_R_X29Y94/NW2A0 INT_R_X29Y96/BYP_ALT0 INT_R_X29Y96/BYP_BOUNCE0 INT_R_X29Y96/EE2END0 INT_R_X29Y96/IMUX36 INT_R_X29Y96/NE2BEG0 INT_R_X29Y96/NN2BEG0 INT_R_X29Y97/IMUX19 INT_R_X29Y97/NE2A0 INT_R_X29Y97/NN2A0 INT_R_X29Y97/NN2END_S2_0 INT_R_X29Y97/WR1END1 INT_R_X29Y98/IMUX22 INT_R_X29Y98/IMUX8 INT_R_X29Y98/NL1BEG_N3 INT_R_X29Y98/NN2END0 INT_R_X29Y98/NR1BEG3 INT_R_X29Y98/WR1BEG_S0 INT_R_X29Y99/IMUX14 INT_R_X29Y99/IMUX15 INT_R_X29Y99/NN2BEG3 INT_R_X29Y99/NR1END3 INT_R_X29Y99/NW2BEG3 INT_R_X29Y99/WR1BEG0 VBRK_X60Y109/VBRK_WW4END1 VBRK_X60Y93/VBRK_WL1END3 VBRK_X60Y95/VBRK_EL1BEG0 VBRK_X60Y96/VBRK_WR1END1 VBRK_X73Y101/VBRK_NE2A0 VBRK_X73Y101/VBRK_WR1END1 VBRK_X73Y106/VBRK_SE2A1 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y105/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y101/INT_L.WL1END3->>IMUX_L47 INT_L_X20Y102/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y102/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X20Y102/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X20Y102/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X20Y102/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X20Y102/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X20Y102/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X20Y102/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X20Y104/INT_L.NN2END3->>IMUX_L6 INT_L_X20Y104/INT_L.NN2END3->>NR1BEG3 INT_L_X20Y105/INT_L.NR1END3->>EL1BEG2 INT_L_X20Y105/INT_L.NR1END3->>IMUX_L6 INT_L_X20Y91/INT_L.WR1END1->>IMUX_L42 INT_L_X20Y92/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X20Y92/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X20Y92/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X20Y92/INT_L.WR1END0->>IMUX_L0 INT_L_X20Y92/INT_L.WR1END0->>IMUX_L1 INT_L_X20Y92/INT_L.WR1END0->>IMUX_L17 INT_L_X20Y92/INT_L.WR1END0->>NL1BEG_N3 INT_L_X20Y92/INT_L.WR1END0->>WR1BEG1 INT_L_X20Y94/INT_L.NN2END3->>NR1BEG3 INT_L_X20Y95/INT_L.NR1END3->>IMUX_L7 INT_L_X20Y95/INT_L.NR1END3->>NN2BEG3 INT_L_X20Y97/INT_L.NN2END3->>IMUX_L7 INT_L_X20Y97/INT_L.NN2END3->>NE2BEG3 INT_L_X22Y89/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y89/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X22Y89/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X22Y89/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X22Y89/INT_L.WL1END2->>FAN_ALT1 INT_L_X22Y89/INT_L.WL1END2->>IMUX_L21 INT_L_X22Y90/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X22Y90/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X22Y90/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X22Y90/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X22Y90/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X22Y92/INT_L.NW2END1->>IMUX_L9 INT_L_X22Y93/INT_L.NW2END1->>IMUX_L25 INT_L_X22Y93/INT_L.NW2END1->>IMUX_L41 INT_L_X24Y89/INT_L.SL1END0->>IMUX_L1 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L12 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L35 INT_L_X24Y89/INT_L.SR1END1->>IMUX_L36 INT_L_X24Y90/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X24Y90/INT_L.SL1END0->>ER1BEG1 INT_L_X24Y90/INT_L.SL1END0->>IMUX_L0 INT_L_X24Y90/INT_L.SL1END0->>SL1BEG0 INT_L_X24Y90/INT_L.SL1END0->>SR1BEG1 INT_L_X24Y90/INT_L.SL1END0->>WL1BEG_N3 INT_L_X24Y91/INT_L.EL1END0->>ER1BEG1 INT_L_X24Y91/INT_L.EL1END0->>IMUX_L16 INT_L_X24Y91/INT_L.EL1END0->>IMUX_L24 INT_L_X24Y91/INT_L.EL1END0->>IMUX_L32 INT_L_X24Y91/INT_L.EL1END0->>IMUX_L40 INT_L_X24Y91/INT_L.EL1END0->>NR1BEG0 INT_L_X24Y91/INT_L.EL1END0->>SL1BEG0 INT_L_X24Y92/INT_L.NR1END0->>EE2BEG0 INT_L_X24Y92/INT_L.NR1END0->>IMUX_L1 INT_L_X24Y92/INT_L.NR1END0->>IMUX_L40 INT_L_X24Y92/INT_L.NR1END0->>WR1BEG1 INT_L_X26Y89/INT_L.SE2END1->>IMUX_L10 INT_L_X26Y89/INT_L.SE2END1->>IMUX_L34 INT_L_X26Y89/INT_L.SE2END1->>IMUX_L42 INT_L_X26Y92/INT_L.EE2END0->>IMUX_L8 INT_L_X26Y92/INT_L.NE2END1->>EL1BEG0 INT_L_X26Y92/INT_L.NE2END1->>IMUX_L10 INT_L_X26Y92/INT_L.NE2END1->>IMUX_L18 INT_L_X26Y94/INT_L.WR1END1->>IMUX_L10 INT_L_X26Y94/INT_L.WR1END1->>IMUX_L2 INT_L_X26Y94/INT_L.WR1END1->>NL1BEG0 INT_L_X26Y94/INT_L.WR1END1->>NN2BEG1 INT_L_X26Y95/INT_L.NL1END0->>IMUX_L0 INT_L_X26Y96/INT_L.NN2END1->>EL1BEG0 INT_L_X26Y96/INT_L.NN2END1->>IMUX_L10 INT_L_X26Y96/INT_L.NN2END1->>NW2BEG1 INT_L_X28Y100/INT_L.NW2END3->>IMUX_L21 INT_L_X28Y100/INT_L.NW2END3->>IMUX_L37 INT_L_X28Y105/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y105/INT_L.BYP_BOUNCE1->>IMUX_L5 INT_L_X28Y105/INT_L.NE2END1->>BYP_ALT1 INT_L_X28Y105/INT_L.NE2END1->>IMUX_L26 INT_L_X28Y105/INT_L.NE2END1->>IMUX_L33 INT_L_X28Y89/INT_L.SS2END3->>IMUX_L38 INT_L_X28Y91/INT_L.EL1END3->>SS2BEG3 INT_L_X28Y94/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X28Y94/INT_L.NW2END0->>IMUX_L8 INT_L_X28Y94/INT_L.NW2END0->>NL1BEG_N3 INT_L_X28Y99/INT_L.WR1END0->>WR1BEG1 INT_L_X30Y101/INT_L.SE2END1->>IMUX_L2 INT_L_X30Y97/INT_L.NE2END0->>WR1BEG1 INT_R_X19Y92/INT_R.WR1END1->>IMUX25 INT_R_X21Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y100/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X21Y100/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X21Y100/INT_R.SS2END2->>FAN_ALT1 INT_R_X21Y100/INT_R.SS2END2->>IMUX5 INT_R_X21Y102/INT_R.EL1END2->>SS2BEG2 INT_R_X21Y102/INT_R.SS2END0->>IMUX32 INT_R_X21Y102/INT_R.SS2END0->>IMUX40 INT_R_X21Y102/INT_R.SS2END0->>NR1BEG0 INT_R_X21Y102/INT_R.SS2END0->>WL1BEG_N3 INT_R_X21Y103/INT_R.NR1END0->>IMUX0 INT_R_X21Y103/INT_R.NR1END0->>IMUX24 INT_R_X21Y103/INT_R.NR1END0->>IMUX25 INT_R_X21Y103/INT_R.NR1END0->>IMUX41 INT_R_X21Y104/INT_R.WW2END0->>IMUX26 INT_R_X21Y104/INT_R.WW2END0->>SS2BEG0 INT_R_X21Y105/INT_R.EL1END2->>IMUX12 INT_R_X21Y91/INT_R.NL1BEG_N3->>IMUX21 INT_R_X21Y91/INT_R.NL1BEG_N3->>IMUX29 INT_R_X21Y91/INT_R.NL1BEG_N3->>IMUX45 INT_R_X21Y91/INT_R.NL1BEG_N3->>IMUX6 INT_R_X21Y91/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X21Y91/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X21Y91/INT_R.WR1END0->>IMUX16 INT_R_X21Y91/INT_R.WR1END0->>NL1BEG_N3 INT_R_X21Y91/INT_R.WR1END0->>NN2BEG0 INT_R_X21Y91/INT_R.WR1END0->>WR1BEG1 INT_R_X21Y92/INT_R.NR1END3->>IMUX31 INT_R_X21Y92/INT_R.NR1END3->>IMUX47 INT_R_X21Y93/INT_R.NN2END0->>IMUX16 INT_R_X21Y98/INT_R.NE2END3->>NR1BEG3 INT_R_X21Y99/INT_R.NR1END3->>IMUX31 INT_R_X23Y104/INT_R.WW4END1->>WW2BEG0 INT_R_X23Y89/INT_R.SR1BEG_S0->>IMUX2 INT_R_X23Y89/INT_R.SR1BEG_S0->>IMUX9 INT_R_X23Y89/INT_R.WL1END3->>IMUX47 INT_R_X23Y89/INT_R.WL1END3->>SR1BEG_S0 INT_R_X23Y89/INT_R.WL1END3->>WL1BEG2 INT_R_X23Y90/INT_R.ER1END1->>IMUX34 INT_R_X23Y90/INT_R.ER1END1->>IMUX35 INT_R_X23Y90/INT_R.ER1END1->>IMUX42 INT_R_X23Y90/INT_R.ER1END1->>NR1BEG1 INT_R_X23Y90/INT_R.WL1END_N1_3->>IMUX0 INT_R_X23Y90/INT_R.WL1END_N1_3->>IMUX8 INT_R_X23Y91/INT_R.GFAN0->>IMUX25 INT_R_X23Y91/INT_R.GFAN1->>IMUX22 INT_R_X23Y91/INT_R.NR1END1->>EL1BEG0 INT_R_X23Y91/INT_R.NR1END1->>GFAN0 INT_R_X23Y91/INT_R.NR1END1->>GFAN1 INT_R_X23Y91/INT_R.NR1END1->>IMUX10 INT_R_X23Y91/INT_R.NR1END1->>NR1BEG1 INT_R_X23Y91/INT_R.NR1END1->>NW2BEG1 INT_R_X23Y92/INT_R.GFAN1->>IMUX39 INT_R_X23Y92/INT_R.NR1END1->>GFAN1 INT_R_X23Y92/INT_R.WR1END1->>IMUX18 INT_R_X23Y92/INT_R.WR1END1->>IMUX26 INT_R_X23Y92/INT_R.WR1END1->>NW2BEG1 INT_R_X25Y90/INT_R.ER1END1->>IMUX3 INT_R_X25Y90/INT_R.ER1END1->>SE2BEG1 INT_R_X25Y91/INT_R.ER1END1->>IMUX26 INT_R_X25Y91/INT_R.ER1END1->>IMUX3 INT_R_X25Y91/INT_R.ER1END1->>NE2BEG1 INT_R_X25Y97/INT_R.NW2END1->>IMUX10 INT_R_X27Y101/INT_R.NN2END1->>NR1BEG1 INT_R_X27Y102/INT_R.NR1END1->>EE2BEG1 INT_R_X27Y102/INT_R.NR1END1->>IMUX11 INT_R_X27Y102/INT_R.NR1END1->>NN2BEG1 INT_R_X27Y104/INT_R.NN2END1->>IMUX11 INT_R_X27Y104/INT_R.NN2END1->>NE2BEG1 INT_R_X27Y104/INT_R.NN2END1->>NL1BEG0 INT_R_X27Y104/INT_R.NN2END1->>WW4BEG1 INT_R_X27Y105/INT_R.NL1END0->>IMUX0 INT_R_X27Y105/INT_R.NL1END0->>IMUX8 INT_R_X27Y92/INT_R.EL1END0->>EE2BEG0 INT_R_X27Y92/INT_R.EL1END0->>EL1BEG_N3 INT_R_X27Y92/INT_R.EL1END0->>IMUX9 INT_R_X27Y92/INT_R.EL1END0->>NR1BEG0 INT_R_X27Y93/INT_R.NR1END0->>IMUX0 INT_R_X27Y93/INT_R.NR1END0->>NR1BEG0 INT_R_X27Y94/INT_R.NR1END0->>IMUX0 INT_R_X27Y94/INT_R.NR1END0->>IMUX1 INT_R_X27Y94/INT_R.NR1END0->>WR1BEG1 INT_R_X27Y96/INT_R.EL1END0->>EE2BEG0 INT_R_X27Y99/INT_R.WR1END1->>IMUX11 INT_R_X27Y99/INT_R.WR1END1->>NN2BEG1 INT_R_X29Y101/INT_R.NN2END3->>IMUX14 INT_R_X29Y101/INT_R.NN2END3->>IMUX6 INT_R_X29Y102/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y102/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X29Y102/INT_R.EE2END1->>BYP_ALT5 INT_R_X29Y102/INT_R.EE2END1->>SE2BEG1 INT_R_X29Y92/INT_R.EE2END0->>IMUX8 INT_R_X29Y92/INT_R.EE2END0->>NR1BEG0 INT_R_X29Y93/INT_R.NR1END0->>NW2BEG0 INT_R_X29Y96/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y96/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X29Y96/INT_R.EE2END0->>BYP_ALT0 INT_R_X29Y96/INT_R.EE2END0->>NE2BEG0 INT_R_X29Y96/INT_R.EE2END0->>NN2BEG0 INT_R_X29Y97/INT_R.WR1END1->>IMUX19 INT_R_X29Y98/INT_R.NL1BEG_N3->>IMUX22 INT_R_X29Y98/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X29Y98/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X29Y98/INT_R.NN2END0->>IMUX8 INT_R_X29Y98/INT_R.NN2END0->>NL1BEG_N3 INT_R_X29Y99/INT_R.NR1END3->>IMUX14 INT_R_X29Y99/INT_R.NR1END3->>IMUX15 INT_R_X29Y99/INT_R.NR1END3->>NN2BEG3 INT_R_X29Y99/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 119, 

raddrhold_reg_n_0_[0] - 
wires: CLBLL_R_X27Y98/CLBLL_WW2END3 CLBLL_R_X27Y99/CLBLL_BYP0 CLBLL_R_X27Y99/CLBLL_L_AX CLBLL_R_X29Y93/CLBLL_IMUX1 CLBLL_R_X29Y93/CLBLL_LL_A3 CLBLL_R_X29Y93/CLBLL_LL_AQ CLBLL_R_X29Y93/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y94/CLBLM_IMUX30 CLBLM_L_X28Y94/CLBLM_L_C5 CLBLM_L_X28Y98/CLBLM_WW2END3 INT_L_X28Y94/IMUX_L30 INT_L_X28Y94/NW2END3 INT_L_X28Y98/WW2A3 INT_R_X27Y98/WW2END3 INT_R_X27Y99/BYP0 INT_R_X27Y99/BYP_ALT0 INT_R_X27Y99/WW2END_N0_3 INT_R_X29Y93/IMUX1 INT_R_X29Y93/LOGIC_OUTS4 INT_R_X29Y93/NL1BEG_N3 INT_R_X29Y93/NN6BEG0 INT_R_X29Y93/NW2BEG3 INT_R_X29Y94/NN6A0 INT_R_X29Y94/NW2A3 INT_R_X29Y95/NN6B0 INT_R_X29Y96/NN6C0 INT_R_X29Y97/NN6D0 INT_R_X29Y98/NN6E0 INT_R_X29Y98/NN6END_S1_0 INT_R_X29Y98/WW2BEG3 INT_R_X29Y99/NN6END0 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y93/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X28Y94/INT_L.NW2END3->>IMUX_L30 INT_R_X27Y99/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y99/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X29Y93/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X29Y93/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X29Y93/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X29Y93/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X29Y98/INT_R.NN6END_S1_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

addr[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[10] - 
wires: CLBLL_R_X27Y101/CLBLL_ER1BEG1 CLBLL_R_X27Y101/CLBLL_IMUX13 CLBLL_R_X27Y101/CLBLL_LL_AQ CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y101/CLBLL_L_B6 CLBLL_R_X29Y102/CLBLL_IMUX10 CLBLL_R_X29Y102/CLBLL_L_A4 CLBLM_L_X28Y101/CLBLM_ER1BEG1 INT_L_X28Y101/ER1END1 INT_L_X28Y101/NE2BEG1 INT_L_X28Y102/NE2A1 INT_R_X27Y101/ER1BEG1 INT_R_X27Y101/IMUX13 INT_R_X27Y101/LOGIC_OUTS4 INT_R_X27Y101/NL1BEG_N3 INT_R_X29Y102/IMUX10 INT_R_X29Y102/NE2END1 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y101/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X28Y101/INT_L.ER1END1->>NE2BEG1 INT_R_X27Y101/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X27Y101/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X27Y101/INT_R.NL1BEG_N3->>IMUX13 INT_R_X29Y102/INT_R.NE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[10] - 
wires: BRKH_INT_X29Y99/BRKH_INT_NN2A3 CLBLL_R_X29Y102/CLBLL_IMUX6 CLBLL_R_X29Y102/CLBLL_L_A1 CLBLL_R_X29Y98/CLBLL_LL_DQ CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS7 CLBLM_L_X28Y98/CLBLM_IMUX13 CLBLM_L_X28Y98/CLBLM_L_B6 INT_L_X28Y98/IMUX_L13 INT_L_X28Y98/WL1END2 INT_R_X29Y100/NN2BEG3 INT_R_X29Y100/NN2END3 INT_R_X29Y101/NN2A3 INT_R_X29Y102/IMUX6 INT_R_X29Y102/NN2END3 INT_R_X29Y98/LOGIC_OUTS7 INT_R_X29Y98/NN2BEG3 INT_R_X29Y98/WL1BEG2 INT_R_X29Y99/NN2A3 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y98/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X28Y98/INT_L.WL1END2->>IMUX_L13 INT_R_X29Y100/INT_R.NN2END3->>NN2BEG3 INT_R_X29Y102/INT_R.NN2END3->>IMUX6 INT_R_X29Y98/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X29Y98/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[10] - 
wires: CLBLL_R_X29Y102/CLBLL_IMUX3 CLBLL_R_X29Y102/CLBLL_L_A2 CLBLL_R_X29Y102/CLBLL_WW2A0 CLBLL_R_X29Y103/CLBLL_IMUX35 CLBLL_R_X29Y103/CLBLL_LL_C6 CLBLL_R_X29Y103/CLBLL_WL1END3 CLBLM_L_X28Y103/CLBLM_IMUX12 CLBLM_L_X28Y103/CLBLM_IMUX13 CLBLM_L_X28Y103/CLBLM_L_B6 CLBLM_L_X28Y103/CLBLM_M_B6 CLBLM_L_X30Y102/CLBLM_IMUX24 CLBLM_L_X30Y102/CLBLM_M_B5 CLBLM_L_X30Y102/CLBLM_WW2A0 CLBLM_L_X30Y103/CLBLM_WL1END3 CLBLM_L_X30Y104/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y104/CLBLM_M_AQ INT_L_X28Y102/ER1BEG1 INT_L_X28Y102/WW2END0 INT_L_X28Y103/FAN_ALT1 INT_L_X28Y103/FAN_BOUNCE1 INT_L_X28Y103/IMUX_L12 INT_L_X28Y103/IMUX_L13 INT_L_X28Y103/WL1END2 INT_L_X30Y102/IMUX_L24 INT_L_X30Y102/SS2END0 INT_L_X30Y102/WW2BEG0 INT_L_X30Y103/SS2A0 INT_L_X30Y103/WL1BEG3 INT_L_X30Y104/LOGIC_OUTS_L4 INT_L_X30Y104/SS2BEG0 INT_L_X30Y104/WL1BEG_N3 INT_R_X29Y102/ER1END1 INT_R_X29Y102/IMUX3 INT_R_X29Y102/WW2A0 INT_R_X29Y103/FAN_ALT3 INT_R_X29Y103/FAN_BOUNCE3 INT_R_X29Y103/IMUX35 INT_R_X29Y103/WL1BEG2 INT_R_X29Y103/WL1END3 INT_R_X29Y104/WL1END_N1_3 VBRK_X73Y107/VBRK_WW2A0 VBRK_X73Y108/VBRK_WL1END3 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y104/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y102/INT_L.WW2END0->>ER1BEG1 INT_L_X28Y103/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y103/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X28Y103/INT_L.WL1END2->>FAN_ALT1 INT_L_X28Y103/INT_L.WL1END2->>IMUX_L13 INT_L_X30Y102/INT_L.SS2END0->>IMUX_L24 INT_L_X30Y102/INT_L.SS2END0->>WW2BEG0 INT_L_X30Y104/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X30Y104/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X29Y102/INT_R.ER1END1->>IMUX3 INT_R_X29Y103/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y103/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X29Y103/INT_R.WL1END3->>FAN_ALT3 INT_R_X29Y103/INT_R.WL1END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[11] - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX34 CLBLL_R_X27Y101/CLBLL_L_C6 CLBLL_R_X27Y102/CLBLL_ER1BEG2 CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y103/CLBLL_L_AQ CLBLL_R_X29Y101/CLBLL_IMUX5 CLBLL_R_X29Y101/CLBLL_L_A6 CLBLM_L_X28Y102/CLBLM_ER1BEG2 INT_L_X28Y101/SE2A2 INT_L_X28Y102/ER1END2 INT_L_X28Y102/SE2BEG2 INT_R_X27Y101/IMUX34 INT_R_X27Y101/SL1END1 INT_R_X27Y102/ER1BEG2 INT_R_X27Y102/SL1BEG1 INT_R_X27Y102/SR1END1 INT_R_X27Y103/LOGIC_OUTS0 INT_R_X27Y103/SR1BEG1 INT_R_X29Y101/IMUX5 INT_R_X29Y101/SE2END2 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y103/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X28Y102/INT_L.ER1END2->>SE2BEG2 INT_R_X27Y101/INT_R.SL1END1->>IMUX34 INT_R_X27Y102/INT_R.SR1END1->>ER1BEG2 INT_R_X27Y102/INT_R.SR1END1->>SL1BEG1 INT_R_X27Y103/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X29Y101/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[11] - 
wires: BRKH_INT_X29Y99/BRKH_INT_NE2BEG0 BRKH_INT_X30Y99/BRKH_INT_NE2END_S3_0 CLBLL_R_X29Y100/CLBLL_NE2A0 CLBLL_R_X29Y101/CLBLL_IMUX0 CLBLL_R_X29Y101/CLBLL_L_A3 CLBLL_R_X29Y101/CLBLL_NW2A0 CLBLL_R_X29Y99/CLBLL_LL_AQ CLBLL_R_X29Y99/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y98/CLBLM_IMUX34 CLBLM_L_X28Y98/CLBLM_L_C6 CLBLM_L_X30Y100/CLBLM_NE2A0 CLBLM_L_X30Y101/CLBLM_NW2A0 INT_L_X28Y98/IMUX_L34 INT_L_X28Y98/SR1BEG_S0 INT_L_X28Y98/WL1END3 INT_L_X28Y99/WL1END_N1_3 INT_L_X30Y100/NE2END0 INT_L_X30Y100/NW2BEG0 INT_L_X30Y101/NW2A0 INT_L_X30Y99/NE2END_S3_0 INT_R_X29Y100/NE2A0 INT_R_X29Y100/NW2END_S0_0 INT_R_X29Y101/IMUX0 INT_R_X29Y101/NW2END0 INT_R_X29Y98/WL1BEG3 INT_R_X29Y99/LOGIC_OUTS4 INT_R_X29Y99/NE2BEG0 INT_R_X29Y99/WL1BEG_N3 VBRK_X73Y105/VBRK_NE2A0 VBRK_X73Y106/VBRK_NW2A0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y99/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X28Y98/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X28Y98/INT_L.WL1END3->>SR1BEG_S0 INT_L_X30Y100/INT_L.NE2END0->>NW2BEG0 INT_R_X29Y101/INT_R.NW2END0->>IMUX0 INT_R_X29Y99/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X29Y99/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[11] - 
wires: CLBLL_R_X29Y101/CLBLL_IMUX3 CLBLL_R_X29Y101/CLBLL_L_A2 CLBLL_R_X29Y103/CLBLL_IMUX43 CLBLL_R_X29Y103/CLBLL_LL_D6 CLBLM_L_X28Y103/CLBLM_IMUX34 CLBLM_L_X28Y103/CLBLM_IMUX35 CLBLM_L_X28Y103/CLBLM_L_C6 CLBLM_L_X28Y103/CLBLM_M_C6 CLBLM_L_X28Y105/CLBLM_IMUX47 CLBLM_L_X28Y105/CLBLM_M_D5 CLBLM_L_X28Y106/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y106/CLBLM_M_AQ INT_L_X28Y102/SE2A1 INT_L_X28Y103/FAN_ALT7 INT_L_X28Y103/FAN_BOUNCE7 INT_L_X28Y103/IMUX_L34 INT_L_X28Y103/IMUX_L35 INT_L_X28Y103/SE2BEG1 INT_L_X28Y103/SR1END1 INT_L_X28Y104/SL1END0 INT_L_X28Y104/SR1BEG1 INT_L_X28Y105/FAN_BOUNCE_S3_4 INT_L_X28Y105/IMUX_L47 INT_L_X28Y105/SL1BEG0 INT_L_X28Y105/SL1END0 INT_L_X28Y106/FAN_ALT4 INT_L_X28Y106/FAN_BOUNCE4 INT_L_X28Y106/LOGIC_OUTS_L4 INT_L_X28Y106/SL1BEG0 INT_R_X29Y101/IMUX3 INT_R_X29Y101/SL1END1 INT_R_X29Y102/NR1BEG1 INT_R_X29Y102/SE2END1 INT_R_X29Y102/SL1BEG1 INT_R_X29Y103/IMUX43 INT_R_X29Y103/NR1END1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y106/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y103/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X28Y103/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X28Y103/INT_L.SR1END1->>FAN_ALT7 INT_L_X28Y103/INT_L.SR1END1->>IMUX_L35 INT_L_X28Y103/INT_L.SR1END1->>SE2BEG1 INT_L_X28Y104/INT_L.SL1END0->>SR1BEG1 INT_L_X28Y105/INT_L.FAN_BOUNCE_S3_4->>IMUX_L47 INT_L_X28Y105/INT_L.SL1END0->>SL1BEG0 INT_L_X28Y106/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X28Y106/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 INT_L_X28Y106/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X29Y101/INT_R.SL1END1->>IMUX3 INT_R_X29Y102/INT_R.SE2END1->>NR1BEG1 INT_R_X29Y102/INT_R.SE2END1->>SL1BEG1 INT_R_X29Y103/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[12] - 
wires: CLBLL_R_X27Y101/CLBLL_EE2BEG1 CLBLL_R_X27Y101/CLBLL_IMUX42 CLBLL_R_X27Y101/CLBLL_LL_BQ CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y101/CLBLL_L_D6 CLBLL_R_X29Y101/CLBLL_IMUX19 CLBLL_R_X29Y101/CLBLL_L_B2 CLBLM_L_X28Y101/CLBLM_EE2BEG1 INT_L_X28Y101/EE2A1 INT_R_X27Y101/EE2BEG1 INT_R_X27Y101/IMUX42 INT_R_X27Y101/LOGIC_OUTS5 INT_R_X29Y101/EE2END1 INT_R_X29Y101/IMUX19 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y101/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X27Y101/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X27Y101/INT_R.LOGIC_OUTS5->>IMUX42 INT_R_X29Y101/INT_R.EE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[12] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NE2BEG1 CLBLL_R_X27Y98/CLBLL_ER1BEG1 CLBLL_R_X27Y98/CLBLL_SW2A0 CLBLL_R_X29Y101/CLBLL_IMUX26 CLBLL_R_X29Y101/CLBLL_L_B4 CLBLL_R_X29Y98/CLBLL_LL_BQ CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y98/CLBLM_ER1BEG1 CLBLM_L_X28Y98/CLBLM_IMUX42 CLBLM_L_X28Y98/CLBLM_L_D6 CLBLM_L_X28Y98/CLBLM_SW2A0 INT_L_X28Y100/NE2A1 INT_L_X28Y98/ER1END1 INT_L_X28Y98/IMUX_L42 INT_L_X28Y98/SW2A0 INT_L_X28Y99/NE2BEG1 INT_L_X28Y99/NW2END1 INT_L_X28Y99/SW2BEG0 INT_R_X27Y98/ER1BEG1 INT_R_X27Y98/SW2END0 INT_R_X29Y100/NE2END1 INT_R_X29Y100/NR1BEG1 INT_R_X29Y101/IMUX26 INT_R_X29Y101/NR1END1 INT_R_X29Y98/LOGIC_OUTS5 INT_R_X29Y98/NW2BEG1 INT_R_X29Y99/NW2A1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y98/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X28Y98/INT_L.ER1END1->>IMUX_L42 INT_L_X28Y99/INT_L.NW2END1->>NE2BEG1 INT_L_X28Y99/INT_L.NW2END1->>SW2BEG0 INT_R_X27Y98/INT_R.SW2END0->>ER1BEG1 INT_R_X29Y100/INT_R.NE2END1->>NR1BEG1 INT_R_X29Y101/INT_R.NR1END1->>IMUX26 INT_R_X29Y98/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[12] - 
wires: CLBLL_R_X27Y103/CLBLL_ER1BEG1 CLBLL_R_X27Y103/CLBLL_WW2END0 CLBLL_R_X29Y101/CLBLL_IMUX25 CLBLL_R_X29Y101/CLBLL_L_B5 CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y103/CLBLL_L_AQ CLBLL_R_X29Y104/CLBLL_IMUX4 CLBLL_R_X29Y104/CLBLL_LL_A6 CLBLL_R_X29Y105/CLBLL_IMUX30 CLBLL_R_X29Y105/CLBLL_L_C5 CLBLM_L_X28Y103/CLBLM_ER1BEG1 CLBLM_L_X28Y103/CLBLM_IMUX42 CLBLM_L_X28Y103/CLBLM_IMUX43 CLBLM_L_X28Y103/CLBLM_L_D6 CLBLM_L_X28Y103/CLBLM_M_D6 CLBLM_L_X28Y103/CLBLM_WW2END0 INT_L_X28Y103/ER1END1 INT_L_X28Y103/IMUX_L42 INT_L_X28Y103/IMUX_L43 INT_L_X28Y103/WR1END1 INT_L_X28Y103/WW2A0 INT_R_X27Y103/ER1BEG1 INT_R_X27Y103/WW2END0 INT_R_X29Y101/IMUX25 INT_R_X29Y101/SS2END0 INT_R_X29Y102/SS2A0 INT_R_X29Y103/LOGIC_OUTS0 INT_R_X29Y103/NN2BEG0 INT_R_X29Y103/SS2BEG0 INT_R_X29Y103/WR1BEG1 INT_R_X29Y103/WW2BEG0 INT_R_X29Y104/FAN_BOUNCE_S3_0 INT_R_X29Y104/IMUX4 INT_R_X29Y104/NN2A0 INT_R_X29Y104/NN2END_S2_0 INT_R_X29Y105/FAN_ALT0 INT_R_X29Y105/FAN_BOUNCE0 INT_R_X29Y105/IMUX30 INT_R_X29Y105/NL1BEG_N3 INT_R_X29Y105/NN2END0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y103/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X28Y103/INT_L.ER1END1->>IMUX_L43 INT_L_X28Y103/INT_L.WR1END1->>IMUX_L42 INT_R_X27Y103/INT_R.WW2END0->>ER1BEG1 INT_R_X29Y101/INT_R.SS2END0->>IMUX25 INT_R_X29Y103/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X29Y103/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X29Y103/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X29Y103/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X29Y104/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X29Y105/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y105/INT_R.NL1BEG_N3->>IMUX30 INT_R_X29Y105/INT_R.NN2END0->>FAN_ALT0 INT_R_X29Y105/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[13] - 
wires: CLBLL_R_X27Y102/CLBLL_IMUX5 CLBLL_R_X27Y102/CLBLL_L_A6 CLBLL_R_X27Y104/CLBLL_SW2A1 CLBLM_L_X28Y104/CLBLM_SW2A1 CLBLM_L_X28Y105/CLBLM_IMUX10 CLBLM_L_X28Y105/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y105/CLBLM_L_A4 CLBLM_L_X28Y105/CLBLM_M_BQ INT_L_X28Y104/SW2A1 INT_L_X28Y105/IMUX_L10 INT_L_X28Y105/LOGIC_OUTS_L5 INT_L_X28Y105/SW2BEG1 INT_R_X27Y102/IMUX5 INT_R_X27Y102/SR1END2 INT_R_X27Y103/SL1END1 INT_R_X27Y103/SR1BEG2 INT_R_X27Y104/SL1BEG1 INT_R_X27Y104/SW2END1 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y105/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X28Y105/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X27Y102/INT_R.SR1END2->>IMUX5 INT_R_X27Y103/INT_R.SL1END1->>SR1BEG2 INT_R_X27Y104/INT_R.SW2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[13] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN6BEG0 CLBLM_L_X28Y105/CLBLM_IMUX6 CLBLM_L_X28Y105/CLBLM_L_A1 CLBLM_L_X28Y99/CLBLM_IMUX5 CLBLM_L_X28Y99/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y99/CLBLM_L_A6 CLBLM_L_X28Y99/CLBLM_M_AQ INT_L_X28Y100/NN6A0 INT_L_X28Y101/NN6B0 INT_L_X28Y102/NN6C0 INT_L_X28Y103/NN6D0 INT_L_X28Y104/NN6E0 INT_L_X28Y104/NN6END_S1_0 INT_L_X28Y105/IMUX_L6 INT_L_X28Y105/NL1BEG_N3 INT_L_X28Y105/NN6END0 INT_L_X28Y99/IMUX_L5 INT_L_X28Y99/LOGIC_OUTS_L4 INT_L_X28Y99/NL1BEG_N3 INT_L_X28Y99/NN6BEG0 
pips: CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y99/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y105/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X28Y105/INT_L.NN6END0->>NL1BEG_N3 INT_L_X28Y99/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y99/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X28Y99/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[13] - 
wires: CLBLL_R_X29Y104/CLBLL_IMUX12 CLBLL_R_X29Y104/CLBLL_LL_B6 CLBLL_R_X29Y104/CLBLL_SW2A0 CLBLL_R_X29Y105/CLBLL_WW2A0 CLBLM_L_X28Y104/CLBLM_IMUX4 CLBLM_L_X28Y104/CLBLM_IMUX5 CLBLM_L_X28Y104/CLBLM_L_A6 CLBLM_L_X28Y104/CLBLM_M_A6 CLBLM_L_X28Y105/CLBLM_IMUX42 CLBLM_L_X28Y105/CLBLM_IMUX9 CLBLM_L_X28Y105/CLBLM_L_A5 CLBLM_L_X28Y105/CLBLM_L_D6 CLBLM_L_X30Y104/CLBLM_SW2A0 CLBLM_L_X30Y105/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y105/CLBLM_M_AQ CLBLM_L_X30Y105/CLBLM_WW2A0 INT_L_X28Y103/WL1END3 INT_L_X28Y104/FAN_ALT1 INT_L_X28Y104/FAN_BOUNCE1 INT_L_X28Y104/IMUX_L4 INT_L_X28Y104/IMUX_L5 INT_L_X28Y104/NL1BEG_N3 INT_L_X28Y104/WL1END_N1_3 INT_L_X28Y105/IMUX_L42 INT_L_X28Y105/IMUX_L9 INT_L_X28Y105/WW2END0 INT_L_X30Y104/SW2A0 INT_L_X30Y105/LOGIC_OUTS_L4 INT_L_X30Y105/SW2BEG0 INT_L_X30Y105/WW2BEG0 INT_R_X29Y103/WL1BEG3 INT_R_X29Y104/BYP_ALT0 INT_R_X29Y104/BYP_BOUNCE0 INT_R_X29Y104/IMUX12 INT_R_X29Y104/SW2END0 INT_R_X29Y104/WL1BEG_N3 INT_R_X29Y105/WW2A0 VBRK_X73Y109/VBRK_SW2A0 VBRK_X73Y110/VBRK_WW2A0 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X28Y104/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y104/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y105/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y104/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y104/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X28Y104/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X28Y104/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X28Y104/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X28Y105/INT_L.WW2END0->>IMUX_L42 INT_L_X28Y105/INT_L.WW2END0->>IMUX_L9 INT_L_X30Y105/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X30Y105/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X29Y104/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y104/INT_R.BYP_BOUNCE0->>IMUX12 INT_R_X29Y104/INT_R.SW2END0->>BYP_ALT0 INT_R_X29Y104/INT_R.SW2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[14] - 
wires: CLBLL_R_X27Y102/CLBLL_IMUX13 CLBLL_R_X27Y102/CLBLL_L_B6 CLBLL_R_X27Y102/CLBLL_WL1END2 CLBLL_R_X27Y103/CLBLL_EL1BEG3 CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y104/CLBLL_L_AQ CLBLM_L_X28Y102/CLBLM_WL1END2 CLBLM_L_X28Y103/CLBLM_EL1BEG3 CLBLM_L_X28Y105/CLBLM_IMUX14 CLBLM_L_X28Y105/CLBLM_L_B1 INT_L_X28Y102/SL1END3 INT_L_X28Y102/WL1BEG2 INT_L_X28Y103/EL1END3 INT_L_X28Y103/NE2BEG3 INT_L_X28Y103/SL1BEG3 INT_L_X28Y104/NE2A3 INT_L_X28Y105/IMUX_L14 INT_L_X28Y105/NW2END3 INT_R_X27Y102/IMUX13 INT_R_X27Y102/WL1END2 INT_R_X27Y103/EL1BEG3 INT_R_X27Y104/EL1BEG_N3 INT_R_X27Y104/LOGIC_OUTS0 INT_R_X29Y104/NE2END3 INT_R_X29Y104/NW2BEG3 INT_R_X29Y105/NW2A3 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y104/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X28Y102/INT_L.SL1END3->>WL1BEG2 INT_L_X28Y103/INT_L.EL1END3->>NE2BEG3 INT_L_X28Y103/INT_L.EL1END3->>SL1BEG3 INT_L_X28Y105/INT_L.NW2END3->>IMUX_L14 INT_R_X27Y102/INT_R.WL1END2->>IMUX13 INT_R_X27Y104/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X29Y104/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[14] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN6BEG1 CLBLL_R_X27Y98/CLBLL_ER1BEG2 CLBLL_R_X27Y98/CLBLL_SW2A1 CLBLM_L_X28Y105/CLBLM_IMUX13 CLBLM_L_X28Y105/CLBLM_L_B6 CLBLM_L_X28Y98/CLBLM_ER1BEG2 CLBLM_L_X28Y98/CLBLM_SW2A1 CLBLM_L_X28Y99/CLBLM_IMUX13 CLBLM_L_X28Y99/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y99/CLBLM_L_B6 CLBLM_L_X28Y99/CLBLM_M_BQ INT_L_X28Y100/NN6A1 INT_L_X28Y101/NN6B1 INT_L_X28Y102/NN6C1 INT_L_X28Y103/NN6D1 INT_L_X28Y104/NN6E1 INT_L_X28Y105/FAN_ALT3 INT_L_X28Y105/FAN_BOUNCE3 INT_L_X28Y105/IMUX_L13 INT_L_X28Y105/NL1BEG0 INT_L_X28Y105/NL1END_S3_0 INT_L_X28Y105/NN6END1 INT_L_X28Y106/NL1END0 INT_L_X28Y98/ER1END2 INT_L_X28Y98/NR1BEG2 INT_L_X28Y98/SW2A1 INT_L_X28Y99/IMUX_L13 INT_L_X28Y99/LOGIC_OUTS_L5 INT_L_X28Y99/NN6BEG1 INT_L_X28Y99/NR1END2 INT_L_X28Y99/SW2BEG1 INT_R_X27Y98/ER1BEG2 INT_R_X27Y98/SW2END1 
pips: CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y99/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y105/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y105/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X28Y105/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X28Y105/INT_L.NN6END1->>NL1BEG0 INT_L_X28Y98/INT_L.ER1END2->>NR1BEG2 INT_L_X28Y99/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X28Y99/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X28Y99/INT_L.NR1END2->>IMUX_L13 INT_R_X27Y98/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[14] - 
wires: CLBLL_R_X27Y104/CLBLL_ER1BEG2 CLBLL_R_X27Y104/CLBLL_WW2END1 CLBLL_R_X29Y104/CLBLL_IMUX35 CLBLL_R_X29Y104/CLBLL_LL_C6 CLBLL_R_X29Y105/CLBLL_IMUX35 CLBLL_R_X29Y105/CLBLL_LL_C6 CLBLL_R_X29Y106/CLBLL_LL_AQ CLBLL_R_X29Y106/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y104/CLBLM_ER1BEG2 CLBLM_L_X28Y104/CLBLM_IMUX12 CLBLM_L_X28Y104/CLBLM_IMUX13 CLBLM_L_X28Y104/CLBLM_L_B6 CLBLM_L_X28Y104/CLBLM_M_B6 CLBLM_L_X28Y104/CLBLM_WW2END1 CLBLM_L_X28Y105/CLBLM_IMUX25 CLBLM_L_X28Y105/CLBLM_L_B5 INT_L_X28Y104/ER1END2 INT_L_X28Y104/IMUX_L12 INT_L_X28Y104/IMUX_L13 INT_L_X28Y104/SW2END1 INT_L_X28Y104/WW2A1 INT_L_X28Y105/IMUX_L25 INT_L_X28Y105/WL1END0 INT_R_X27Y104/ER1BEG2 INT_R_X27Y104/WW2END1 INT_R_X29Y104/IMUX35 INT_R_X29Y104/SL1END1 INT_R_X29Y104/SW2A1 INT_R_X29Y104/WW2BEG1 INT_R_X29Y105/IMUX35 INT_R_X29Y105/SL1BEG1 INT_R_X29Y105/SR1END1 INT_R_X29Y105/SW2BEG1 INT_R_X29Y105/WL1BEG0 INT_R_X29Y106/LOGIC_OUTS4 INT_R_X29Y106/SR1BEG1 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y106/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y104/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y104/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y104/INT_L.ER1END2->>IMUX_L13 INT_L_X28Y104/INT_L.SW2END1->>IMUX_L12 INT_L_X28Y105/INT_L.WL1END0->>IMUX_L25 INT_R_X27Y104/INT_R.WW2END1->>ER1BEG2 INT_R_X29Y104/INT_R.SL1END1->>IMUX35 INT_R_X29Y104/INT_R.SL1END1->>WW2BEG1 INT_R_X29Y105/INT_R.SR1END1->>IMUX35 INT_R_X29Y105/INT_R.SR1END1->>SL1BEG1 INT_R_X29Y105/INT_R.SR1END1->>SW2BEG1 INT_R_X29Y105/INT_R.SR1END1->>WL1BEG0 INT_R_X29Y106/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr[15]_i_1_n_0 - 
wires: BRKH_INT_X29Y99/BRKH_INT_NE2BEG1 BRKH_INT_X29Y99/BRKH_INT_NN2BEG1 BRKH_INT_X29Y99/BRKH_INT_NW2BEG1 CLBLL_R_X27Y96/CLBLL_EL1BEG0 CLBLL_R_X27Y96/CLBLL_NW4END1 CLBLL_R_X29Y100/CLBLL_NE2A1 CLBLL_R_X29Y101/CLBLL_FAN6 CLBLL_R_X29Y101/CLBLL_L_CE CLBLL_R_X29Y102/CLBLL_FAN6 CLBLL_R_X29Y102/CLBLL_L_CE CLBLL_R_X29Y92/CLBLL_LL_B CLBLL_R_X29Y92/CLBLL_LOGIC_OUTS13 CLBLL_R_X29Y96/CLBLL_FAN6 CLBLL_R_X29Y96/CLBLL_L_CE CLBLL_R_X29Y97/CLBLL_FAN6 CLBLL_R_X29Y97/CLBLL_L_CE CLBLL_R_X29Y99/CLBLL_FAN6 CLBLL_R_X29Y99/CLBLL_L_CE CLBLM_L_X28Y100/CLBLM_FAN6 CLBLM_L_X28Y100/CLBLM_L_CE CLBLM_L_X28Y105/CLBLM_FAN6 CLBLM_L_X28Y105/CLBLM_L_CE CLBLM_L_X28Y94/CLBLM_FAN6 CLBLM_L_X28Y94/CLBLM_L_CE CLBLM_L_X28Y96/CLBLM_EL1BEG0 CLBLM_L_X28Y96/CLBLM_NW4END1 CLBLM_L_X30Y100/CLBLM_NE2A1 CLBLM_L_X30Y101/CLBLM_FAN7 CLBLM_L_X30Y101/CLBLM_M_CE INT_L_X28Y100/BYP_ALT1 INT_L_X28Y100/BYP_BOUNCE1 INT_L_X28Y100/FAN_ALT6 INT_L_X28Y100/FAN_L6 INT_L_X28Y100/NW2END1 INT_L_X28Y103/NN2BEG1 INT_L_X28Y103/NW2END1 INT_L_X28Y104/NN2A1 INT_L_X28Y105/FAN_ALT6 INT_L_X28Y105/FAN_L6 INT_L_X28Y105/NN2END1 INT_L_X28Y92/NN2BEG1 INT_L_X28Y92/NW6A1 INT_L_X28Y92/WL1END0 INT_L_X28Y93/NN2A1 INT_L_X28Y93/NW6B1 INT_L_X28Y94/FAN_ALT6 INT_L_X28Y94/FAN_L6 INT_L_X28Y94/NN2END1 INT_L_X28Y94/NW6C1 INT_L_X28Y95/EL1END_S3_0 INT_L_X28Y95/NW6D1 INT_L_X28Y96/EL1END0 INT_L_X28Y96/ER1BEG1 INT_L_X28Y96/NW6E1 INT_L_X30Y100/NE2END1 INT_L_X30Y100/NL1BEG0 INT_L_X30Y100/NL1END_S3_0 INT_L_X30Y101/BYP_ALT0 INT_L_X30Y101/BYP_BOUNCE0 INT_L_X30Y101/FAN_ALT7 INT_L_X30Y101/FAN_L7 INT_L_X30Y101/NL1END0 INT_R_X27Y96/EL1BEG0 INT_R_X27Y96/NW6END1 INT_R_X29Y100/NE2A1 INT_R_X29Y100/NN2A1 INT_R_X29Y100/NW2A1 INT_R_X29Y101/FAN6 INT_R_X29Y101/FAN_ALT6 INT_R_X29Y101/NN2END1 INT_R_X29Y101/NR1BEG1 INT_R_X29Y102/FAN6 INT_R_X29Y102/FAN_ALT6 INT_R_X29Y102/NR1END1 INT_R_X29Y102/NW2BEG1 INT_R_X29Y103/NW2A1 INT_R_X29Y92/LOGIC_OUTS13 INT_R_X29Y92/NW6BEG1 INT_R_X29Y92/WL1BEG0 INT_R_X29Y96/ER1END1 INT_R_X29Y96/FAN6 INT_R_X29Y96/FAN_ALT6 INT_R_X29Y96/NR1BEG1 INT_R_X29Y97/FAN6 INT_R_X29Y97/FAN_ALT6 INT_R_X29Y97/NN2BEG1 INT_R_X29Y97/NR1END1 INT_R_X29Y98/NN2A1 INT_R_X29Y99/FAN6 INT_R_X29Y99/FAN_ALT6 INT_R_X29Y99/NE2BEG1 INT_R_X29Y99/NN2BEG1 INT_R_X29Y99/NN2END1 INT_R_X29Y99/NW2BEG1 VBRK_X73Y105/VBRK_NE2A1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y102/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y92/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X29Y96/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y97/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y99/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X28Y100/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y105/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y94/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y101/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X28Y100/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y100/INT_L.BYP_BOUNCE1->>FAN_ALT6 INT_L_X28Y100/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y100/INT_L.NW2END1->>BYP_ALT1 INT_L_X28Y103/INT_L.NW2END1->>NN2BEG1 INT_L_X28Y105/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y105/INT_L.NN2END1->>FAN_ALT6 INT_L_X28Y92/INT_L.WL1END0->>NN2BEG1 INT_L_X28Y94/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y94/INT_L.NN2END1->>FAN_ALT6 INT_L_X28Y96/INT_L.EL1END0->>ER1BEG1 INT_L_X30Y100/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y101/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X30Y101/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X30Y101/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y101/INT_L.NL1END0->>BYP_ALT0 INT_R_X27Y96/INT_R.NW6END1->>EL1BEG0 INT_R_X29Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y101/INT_R.NN2END1->>FAN_ALT6 INT_R_X29Y101/INT_R.NN2END1->>NR1BEG1 INT_R_X29Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y102/INT_R.NR1END1->>FAN_ALT6 INT_R_X29Y102/INT_R.NR1END1->>NW2BEG1 INT_R_X29Y92/INT_R.LOGIC_OUTS13->>NW6BEG1 INT_R_X29Y92/INT_R.LOGIC_OUTS13->>WL1BEG0 INT_R_X29Y96/INT_R.ER1END1->>FAN_ALT6 INT_R_X29Y96/INT_R.ER1END1->>NR1BEG1 INT_R_X29Y96/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y97/INT_R.NR1END1->>FAN_ALT6 INT_R_X29Y97/INT_R.NR1END1->>NN2BEG1 INT_R_X29Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y99/INT_R.NN2END1->>FAN_ALT6 INT_R_X29Y99/INT_R.NN2END1->>NE2BEG1 INT_R_X29Y99/INT_R.NN2END1->>NN2BEG1 INT_R_X29Y99/INT_R.NN2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

addr[15]_i_3_n_0 - 
wires: CLBLL_R_X29Y92/CLBLL_IMUX24 CLBLL_R_X29Y92/CLBLL_LL_A CLBLL_R_X29Y92/CLBLL_LL_B5 CLBLL_R_X29Y92/CLBLL_LOGIC_OUTS12 INT_R_X29Y92/IMUX24 INT_R_X29Y92/LOGIC_OUTS12 
pips: CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y92/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X29Y92/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[15] - 
wires: CLBLL_R_X27Y102/CLBLL_IMUX34 CLBLL_R_X27Y102/CLBLL_L_C6 CLBLL_R_X27Y102/CLBLL_SW2A2 CLBLM_L_X28Y102/CLBLM_SW2A2 CLBLM_L_X28Y105/CLBLM_IMUX21 CLBLM_L_X28Y105/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y105/CLBLM_L_C4 CLBLM_L_X28Y105/CLBLM_M_CQ INT_L_X28Y102/SW2A2 INT_L_X28Y103/SS2END2 INT_L_X28Y103/SW2BEG2 INT_L_X28Y104/SS2A2 INT_L_X28Y105/IMUX_L21 INT_L_X28Y105/LOGIC_OUTS_L6 INT_L_X28Y105/SS2BEG2 INT_R_X27Y102/FAN_ALT1 INT_R_X27Y102/FAN_BOUNCE1 INT_R_X27Y102/IMUX34 INT_R_X27Y102/SW2END2 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X28Y103/INT_L.SS2END2->>SW2BEG2 INT_L_X28Y105/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X28Y105/INT_L.LOGIC_OUTS_L6->>SS2BEG2 INT_R_X27Y102/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y102/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X27Y102/INT_R.SW2END2->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[15] - 
wires: BRKH_INT_X30Y99/BRKH_INT_NN6BEG2 CLBLL_R_X27Y98/CLBLL_SW2A2 CLBLL_R_X27Y99/CLBLL_EL1BEG1 CLBLL_R_X29Y105/CLBLL_WW2A1 CLBLL_R_X29Y99/CLBLL_EE2A2 CLBLM_L_X28Y105/CLBLM_IMUX20 CLBLM_L_X28Y105/CLBLM_L_C2 CLBLM_L_X28Y98/CLBLM_SW2A2 CLBLM_L_X28Y99/CLBLM_EL1BEG1 CLBLM_L_X28Y99/CLBLM_IMUX34 CLBLM_L_X28Y99/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y99/CLBLM_L_C6 CLBLM_L_X28Y99/CLBLM_M_CQ CLBLM_L_X30Y105/CLBLM_WW2A1 CLBLM_L_X30Y99/CLBLM_EE2A2 INT_L_X28Y105/IMUX_L20 INT_L_X28Y105/WW2END1 INT_L_X28Y98/SW2A2 INT_L_X28Y99/EE2BEG2 INT_L_X28Y99/EL1END1 INT_L_X28Y99/IMUX_L34 INT_L_X28Y99/LOGIC_OUTS_L6 INT_L_X28Y99/SW2BEG2 INT_L_X30Y100/NN6A2 INT_L_X30Y101/NN6B2 INT_L_X30Y102/NN6C2 INT_L_X30Y103/NN6D2 INT_L_X30Y104/NN6E2 INT_L_X30Y105/NN6END2 INT_L_X30Y105/WW2BEG1 INT_L_X30Y99/EE2END2 INT_L_X30Y99/NN6BEG2 INT_R_X27Y98/NL1BEG2 INT_R_X27Y98/SW2END2 INT_R_X27Y99/EL1BEG1 INT_R_X27Y99/NL1END2 INT_R_X29Y105/WW2A1 INT_R_X29Y99/EE2A2 VBRK_X73Y103/VBRK_EE2A2 VBRK_X73Y110/VBRK_WW2A1 
pips: CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y99/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X28Y105/INT_L.WW2END1->>IMUX_L20 INT_L_X28Y99/INT_L.EL1END1->>IMUX_L34 INT_L_X28Y99/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X28Y99/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X30Y105/INT_L.NN6END2->>WW2BEG1 INT_L_X30Y99/INT_L.EE2END2->>NN6BEG2 INT_R_X27Y98/INT_R.SW2END2->>NL1BEG2 INT_R_X27Y99/INT_R.NL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[15] - 
wires: CLBLL_R_X27Y104/CLBLL_ER1BEG1 CLBLL_R_X27Y104/CLBLL_WW2END0 CLBLL_R_X29Y104/CLBLL_IMUX37 CLBLL_R_X29Y104/CLBLL_IMUX43 CLBLL_R_X29Y104/CLBLL_LL_D6 CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y104/CLBLL_L_AQ CLBLL_R_X29Y104/CLBLL_L_D4 CLBLM_L_X28Y104/CLBLM_ER1BEG1 CLBLM_L_X28Y104/CLBLM_IMUX34 CLBLM_L_X28Y104/CLBLM_IMUX35 CLBLM_L_X28Y104/CLBLM_L_C6 CLBLM_L_X28Y104/CLBLM_M_C6 CLBLM_L_X28Y104/CLBLM_WW2END0 CLBLM_L_X28Y105/CLBLM_IMUX23 CLBLM_L_X28Y105/CLBLM_L_C3 INT_L_X28Y104/ER1BEG2 INT_L_X28Y104/ER1END1 INT_L_X28Y104/IMUX_L34 INT_L_X28Y104/IMUX_L35 INT_L_X28Y104/NR1BEG1 INT_L_X28Y104/WR1END1 INT_L_X28Y104/WW2A0 INT_L_X28Y105/GFAN1 INT_L_X28Y105/IMUX_L23 INT_L_X28Y105/NR1END1 INT_R_X27Y104/ER1BEG1 INT_R_X27Y104/WW2END0 INT_R_X29Y104/ER1END2 INT_R_X29Y104/FAN_ALT5 INT_R_X29Y104/FAN_BOUNCE5 INT_R_X29Y104/IMUX37 INT_R_X29Y104/IMUX43 INT_R_X29Y104/LOGIC_OUTS0 INT_R_X29Y104/WR1BEG1 INT_R_X29Y104/WW2BEG0 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y104/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y104/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y104/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X28Y104/INT_L.ER1END1->>ER1BEG2 INT_L_X28Y104/INT_L.ER1END1->>IMUX_L35 INT_L_X28Y104/INT_L.ER1END1->>NR1BEG1 INT_L_X28Y104/INT_L.WR1END1->>IMUX_L34 INT_L_X28Y105/INT_L.GFAN1->>IMUX_L23 INT_L_X28Y105/INT_L.NR1END1->>GFAN1 INT_R_X27Y104/INT_R.WW2END0->>ER1BEG1 INT_R_X29Y104/INT_R.ER1END2->>FAN_ALT5 INT_R_X29Y104/INT_R.ER1END2->>IMUX37 INT_R_X29Y104/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y104/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X29Y104/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X29Y104/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

state_reg_n_0_[0] - 
wires: BRKH_INT_X27Y99/BRKH_INT_NW6B1 CLBLL_R_X19Y92/CLBLL_IMUX14 CLBLL_R_X19Y92/CLBLL_L_B1 CLBLL_R_X19Y92/CLBLL_WL1END2 CLBLL_R_X21Y100/CLBLL_IMUX11 CLBLL_R_X21Y100/CLBLL_IMUX21 CLBLL_R_X21Y100/CLBLL_IMUX3 CLBLL_R_X21Y100/CLBLL_LL_A4 CLBLL_R_X21Y100/CLBLL_L_A2 CLBLL_R_X21Y100/CLBLL_L_C4 CLBLL_R_X21Y102/CLBLL_IMUX23 CLBLL_R_X21Y102/CLBLL_IMUX25 CLBLL_R_X21Y102/CLBLL_IMUX31 CLBLL_R_X21Y102/CLBLL_IMUX47 CLBLL_R_X21Y102/CLBLL_LL_C5 CLBLL_R_X21Y102/CLBLL_LL_D5 CLBLL_R_X21Y102/CLBLL_L_B5 CLBLL_R_X21Y102/CLBLL_L_C3 CLBLL_R_X21Y103/CLBLL_IMUX14 CLBLL_R_X21Y103/CLBLL_IMUX46 CLBLL_R_X21Y103/CLBLL_IMUX6 CLBLL_R_X21Y103/CLBLL_L_A1 CLBLL_R_X21Y103/CLBLL_L_B1 CLBLL_R_X21Y103/CLBLL_L_D5 CLBLL_R_X21Y103/CLBLL_WR1END3 CLBLL_R_X21Y105/CLBLL_IMUX15 CLBLL_R_X21Y105/CLBLL_IMUX7 CLBLL_R_X21Y105/CLBLL_LL_A1 CLBLL_R_X21Y105/CLBLL_LL_B1 CLBLL_R_X21Y106/CLBLL_IMUX6 CLBLL_R_X21Y106/CLBLL_L_A1 CLBLL_R_X21Y89/CLBLL_EL1BEG3 CLBLL_R_X21Y89/CLBLL_SE2A0 CLBLL_R_X21Y90/CLBLL_IMUX16 CLBLL_R_X21Y90/CLBLL_L_B3 CLBLL_R_X21Y91/CLBLL_IMUX34 CLBLL_R_X21Y91/CLBLL_IMUX36 CLBLL_R_X21Y91/CLBLL_L_C6 CLBLL_R_X21Y91/CLBLL_L_D2 CLBLL_R_X21Y91/CLBLL_WR1END1 CLBLL_R_X21Y91/CLBLL_WW2END1 CLBLL_R_X21Y92/CLBLL_IMUX15 CLBLL_R_X21Y92/CLBLL_IMUX30 CLBLL_R_X21Y92/CLBLL_IMUX38 CLBLL_R_X21Y92/CLBLL_IMUX39 CLBLL_R_X21Y92/CLBLL_LL_B1 CLBLL_R_X21Y92/CLBLL_LL_D3 CLBLL_R_X21Y92/CLBLL_L_C5 CLBLL_R_X21Y92/CLBLL_L_D3 CLBLL_R_X21Y92/CLBLL_WR1END3 CLBLL_R_X21Y93/CLBLL_IMUX23 CLBLL_R_X21Y93/CLBLL_L_C3 CLBLL_R_X21Y94/CLBLL_NW2A3 CLBLL_R_X23Y103/CLBLL_IMUX33 CLBLL_R_X23Y103/CLBLL_IMUX9 CLBLL_R_X23Y103/CLBLL_L_A5 CLBLL_R_X23Y103/CLBLL_L_C1 CLBLL_R_X23Y103/CLBLL_WW2END0 CLBLL_R_X23Y89/CLBLL_IMUX32 CLBLL_R_X23Y89/CLBLL_IMUX40 CLBLL_R_X23Y89/CLBLL_LL_C1 CLBLL_R_X23Y89/CLBLL_LL_D1 CLBLL_R_X23Y89/CLBLL_WL1END0 CLBLL_R_X23Y89/CLBLL_WR1END3 CLBLL_R_X23Y90/CLBLL_IMUX20 CLBLL_R_X23Y90/CLBLL_IMUX28 CLBLL_R_X23Y90/CLBLL_IMUX36 CLBLL_R_X23Y90/CLBLL_IMUX4 CLBLL_R_X23Y90/CLBLL_LL_A6 CLBLL_R_X23Y90/CLBLL_LL_C4 CLBLL_R_X23Y90/CLBLL_L_C2 CLBLL_R_X23Y90/CLBLL_L_D2 CLBLL_R_X23Y91/CLBLL_IMUX13 CLBLL_R_X23Y91/CLBLL_IMUX29 CLBLL_R_X23Y91/CLBLL_IMUX5 CLBLL_R_X23Y91/CLBLL_LL_C2 CLBLL_R_X23Y91/CLBLL_L_A6 CLBLL_R_X23Y91/CLBLL_L_B6 CLBLL_R_X23Y91/CLBLL_WR1END2 CLBLL_R_X23Y92/CLBLL_IMUX12 CLBLL_R_X23Y92/CLBLL_IMUX8 CLBLL_R_X23Y92/CLBLL_IMUX9 CLBLL_R_X23Y92/CLBLL_LL_A5 CLBLL_R_X23Y92/CLBLL_LL_B6 CLBLL_R_X23Y92/CLBLL_L_A5 CLBLL_R_X23Y94/CLBLL_IMUX38 CLBLL_R_X23Y94/CLBLL_LL_D3 CLBLL_R_X23Y97/CLBLL_IMUX18 CLBLL_R_X23Y97/CLBLL_IMUX29 CLBLL_R_X23Y97/CLBLL_LL_B2 CLBLL_R_X23Y97/CLBLL_LL_C2 CLBLL_R_X25Y102/CLBLL_WW2A0 CLBLL_R_X25Y103/CLBLL_NW2A1 CLBLL_R_X25Y89/CLBLL_WW2A1 CLBLL_R_X25Y90/CLBLL_IMUX1 CLBLL_R_X25Y90/CLBLL_LL_A3 CLBLL_R_X25Y91/CLBLL_BYP0 CLBLL_R_X25Y91/CLBLL_L_AX CLBLL_R_X25Y92/CLBLL_EE2A1 CLBLL_R_X27Y89/CLBLL_EL1BEG1 CLBLL_R_X27Y92/CLBLL_EE2A1 CLBLL_R_X27Y94/CLBLL_NW2A1 CLBLL_R_X27Y95/CLBLL_NE2A1 CLBLL_R_X27Y96/CLBLL_NE4C1 CLBLL_R_X27Y98/CLBLL_NW4A1 CLBLL_R_X29Y92/CLBLL_IMUX1 CLBLL_R_X29Y92/CLBLL_LL_A3 CLBLL_R_X29Y96/CLBLL_IMUX1 CLBLL_R_X29Y96/CLBLL_IMUX31 CLBLL_R_X29Y96/CLBLL_IMUX40 CLBLL_R_X29Y96/CLBLL_LL_A3 CLBLL_R_X29Y96/CLBLL_LL_C5 CLBLL_R_X29Y96/CLBLL_LL_D1 CLBLL_R_X29Y97/CLBLL_IMUX17 CLBLL_R_X29Y97/CLBLL_IMUX2 CLBLL_R_X29Y97/CLBLL_LL_A2 CLBLL_R_X29Y97/CLBLL_LL_B3 CLBLL_R_X29Y98/CLBLL_IMUX24 CLBLL_R_X29Y98/CLBLL_IMUX47 CLBLL_R_X29Y98/CLBLL_LL_B5 CLBLL_R_X29Y98/CLBLL_LL_D5 CLBLL_R_X29Y99/CLBLL_IMUX8 CLBLL_R_X29Y99/CLBLL_LL_A5 CLBLM_L_X20Y104/CLBLM_IMUX9 CLBLM_L_X20Y104/CLBLM_L_A5 CLBLM_L_X20Y91/CLBLM_IMUX37 CLBLM_L_X20Y91/CLBLM_L_D4 CLBLM_L_X20Y92/CLBLM_BYP1 CLBLM_L_X20Y92/CLBLM_M_AX CLBLM_L_X20Y92/CLBLM_WL1END2 CLBLM_L_X20Y93/CLBLM_IMUX8 CLBLM_L_X20Y93/CLBLM_IMUX9 CLBLM_L_X20Y93/CLBLM_L_A5 CLBLM_L_X20Y93/CLBLM_M_A5 CLBLM_L_X22Y103/CLBLM_IMUX12 CLBLM_L_X22Y103/CLBLM_IMUX35 CLBLM_L_X22Y103/CLBLM_M_B6 CLBLM_L_X22Y103/CLBLM_M_C6 CLBLM_L_X22Y103/CLBLM_WR1END3 CLBLM_L_X22Y104/CLBLM_IMUX1 CLBLM_L_X22Y104/CLBLM_M_A3 CLBLM_L_X22Y89/CLBLM_EL1BEG3 CLBLM_L_X22Y89/CLBLM_IMUX15 CLBLM_L_X22Y89/CLBLM_IMUX20 CLBLM_L_X22Y89/CLBLM_IMUX8 CLBLM_L_X22Y89/CLBLM_L_C2 CLBLM_L_X22Y89/CLBLM_M_A5 CLBLM_L_X22Y89/CLBLM_M_B1 CLBLM_L_X22Y89/CLBLM_SE2A0 CLBLM_L_X22Y90/CLBLM_IMUX23 CLBLM_L_X22Y90/CLBLM_IMUX42 CLBLM_L_X22Y90/CLBLM_L_C3 CLBLM_L_X22Y90/CLBLM_L_D6 CLBLM_L_X22Y91/CLBLM_IMUX32 CLBLM_L_X22Y91/CLBLM_IMUX8 CLBLM_L_X22Y91/CLBLM_M_A5 CLBLM_L_X22Y91/CLBLM_M_C1 CLBLM_L_X22Y91/CLBLM_WR1END1 CLBLM_L_X22Y91/CLBLM_WW2END1 CLBLM_L_X22Y92/CLBLM_IMUX36 CLBLM_L_X22Y92/CLBLM_L_D2 CLBLM_L_X22Y92/CLBLM_WR1END3 CLBLM_L_X22Y93/CLBLM_IMUX16 CLBLM_L_X22Y93/CLBLM_IMUX37 CLBLM_L_X22Y93/CLBLM_L_B3 CLBLM_L_X22Y93/CLBLM_L_D4 CLBLM_L_X22Y94/CLBLM_IMUX36 CLBLM_L_X22Y94/CLBLM_L_D2 CLBLM_L_X22Y94/CLBLM_NW2A3 CLBLM_L_X24Y102/CLBLM_IMUX1 CLBLM_L_X24Y102/CLBLM_M_A3 CLBLM_L_X24Y103/CLBLM_IMUX8 CLBLM_L_X24Y103/CLBLM_M_A5 CLBLM_L_X24Y103/CLBLM_WW2END0 CLBLM_L_X24Y89/CLBLM_IMUX28 CLBLM_L_X24Y89/CLBLM_M_C4 CLBLM_L_X24Y89/CLBLM_WL1END0 CLBLM_L_X24Y89/CLBLM_WR1END3 CLBLM_L_X24Y90/CLBLM_IMUX1 CLBLM_L_X24Y90/CLBLM_M_A3 CLBLM_L_X24Y91/CLBLM_IMUX31 CLBLM_L_X24Y91/CLBLM_IMUX47 CLBLM_L_X24Y91/CLBLM_M_C5 CLBLM_L_X24Y91/CLBLM_M_D5 CLBLM_L_X24Y91/CLBLM_WR1END2 CLBLM_L_X24Y92/CLBLM_IMUX2 CLBLM_L_X24Y92/CLBLM_IMUX43 CLBLM_L_X24Y92/CLBLM_M_A2 CLBLM_L_X24Y92/CLBLM_M_D6 CLBLM_L_X26Y102/CLBLM_WW2A0 CLBLM_L_X26Y103/CLBLM_NW2A1 CLBLM_L_X26Y89/CLBLM_IMUX21 CLBLM_L_X26Y89/CLBLM_IMUX3 CLBLM_L_X26Y89/CLBLM_IMUX37 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y89/CLBLM_L_A2 CLBLM_L_X26Y89/CLBLM_L_BQ CLBLM_L_X26Y89/CLBLM_L_C4 CLBLM_L_X26Y89/CLBLM_L_D4 CLBLM_L_X26Y89/CLBLM_WW2A1 CLBLM_L_X26Y92/CLBLM_EE2A1 CLBLM_L_X26Y92/CLBLM_IMUX2 CLBLM_L_X26Y92/CLBLM_IMUX3 CLBLM_L_X26Y92/CLBLM_L_A2 CLBLM_L_X26Y92/CLBLM_M_A2 CLBLM_L_X26Y93/CLBLM_IMUX19 CLBLM_L_X26Y93/CLBLM_L_B2 CLBLM_L_X28Y89/CLBLM_EL1BEG1 CLBLM_L_X28Y89/CLBLM_IMUX18 CLBLM_L_X28Y89/CLBLM_M_B2 CLBLM_L_X28Y92/CLBLM_EE2A1 CLBLM_L_X28Y93/CLBLM_IMUX19 CLBLM_L_X28Y93/CLBLM_IMUX9 CLBLM_L_X28Y93/CLBLM_L_A5 CLBLM_L_X28Y93/CLBLM_L_B2 CLBLM_L_X28Y94/CLBLM_NW2A1 CLBLM_L_X28Y95/CLBLM_IMUX0 CLBLM_L_X28Y95/CLBLM_IMUX34 CLBLM_L_X28Y95/CLBLM_L_A3 CLBLM_L_X28Y95/CLBLM_L_C6 CLBLM_L_X28Y95/CLBLM_NE2A1 CLBLM_L_X28Y96/CLBLM_NE4C1 CLBLM_L_X28Y98/CLBLM_IMUX18 CLBLM_L_X28Y98/CLBLM_M_B2 CLBLM_L_X28Y98/CLBLM_NW4A1 CLBLM_L_X28Y99/CLBLM_IMUX2 CLBLM_L_X28Y99/CLBLM_IMUX27 CLBLM_L_X28Y99/CLBLM_IMUX35 CLBLM_L_X28Y99/CLBLM_M_A2 CLBLM_L_X28Y99/CLBLM_M_B4 CLBLM_L_X28Y99/CLBLM_M_C6 INT_L_X20Y102/SE2A0 INT_L_X20Y103/SE2BEG0 INT_L_X20Y103/SR1BEG_S0 INT_L_X20Y103/WR1END_S1_0 INT_L_X20Y104/IMUX_L9 INT_L_X20Y104/WR1END0 INT_L_X20Y90/SE2A0 INT_L_X20Y91/BYP_ALT1 INT_L_X20Y91/BYP_BOUNCE1 INT_L_X20Y91/IMUX_L37 INT_L_X20Y91/SE2BEG0 INT_L_X20Y91/SL1END0 INT_L_X20Y92/BYP_ALT1 INT_L_X20Y92/BYP_L1 INT_L_X20Y92/SL1BEG0 INT_L_X20Y92/SR1BEG_S0 INT_L_X20Y92/WL1BEG2 INT_L_X20Y92/WR1END_S1_0 INT_L_X20Y93/IMUX_L8 INT_L_X20Y93/IMUX_L9 INT_L_X20Y93/WR1END0 INT_L_X22Y103/IMUX_L12 INT_L_X22Y103/IMUX_L35 INT_L_X22Y103/NL1BEG1 INT_L_X22Y103/WR1BEG3 INT_L_X22Y103/WR1END2 INT_L_X22Y104/IMUX_L1 INT_L_X22Y104/NL1END1 INT_L_X22Y89/EL1END3 INT_L_X22Y89/IMUX_L15 INT_L_X22Y89/IMUX_L20 INT_L_X22Y89/IMUX_L8 INT_L_X22Y89/NL1BEG1 INT_L_X22Y89/SE2END0 INT_L_X22Y89/WR1END2 INT_L_X22Y90/IMUX_L23 INT_L_X22Y90/IMUX_L42 INT_L_X22Y90/NL1BEG0 INT_L_X22Y90/NL1END1 INT_L_X22Y90/NL1END_S3_0 INT_L_X22Y91/IMUX_L32 INT_L_X22Y91/IMUX_L8 INT_L_X22Y91/NL1END0 INT_L_X22Y91/WR1BEG1 INT_L_X22Y91/WW2A1 INT_L_X22Y92/IMUX_L36 INT_L_X22Y92/NN2BEG2 INT_L_X22Y92/NW2END2 INT_L_X22Y92/NW2END_S0_0 INT_L_X22Y92/WR1BEG3 INT_L_X22Y93/IMUX_L16 INT_L_X22Y93/IMUX_L37 INT_L_X22Y93/NE2BEG3 INT_L_X22Y93/NL1BEG_N3 INT_L_X22Y93/NN2A2 INT_L_X22Y93/NW2BEG3 INT_L_X22Y93/NW2END0 INT_L_X22Y94/IMUX_L36 INT_L_X22Y94/NE2A3 INT_L_X22Y94/NN2END2 INT_L_X22Y94/NW2A3 INT_L_X24Y102/IMUX_L1 INT_L_X24Y102/NL1BEG0 INT_L_X24Y102/NL1END_S3_0 INT_L_X24Y102/WW2END0 INT_L_X24Y103/IMUX_L8 INT_L_X24Y103/NL1END0 INT_L_X24Y103/WW2A0 INT_L_X24Y89/IMUX_L28 INT_L_X24Y89/NL1BEG1 INT_L_X24Y89/WL1BEG0 INT_L_X24Y89/WR1BEG3 INT_L_X24Y89/WW2END1 INT_L_X24Y90/EL1BEG0 INT_L_X24Y90/IMUX_L1 INT_L_X24Y90/NL1END1 INT_L_X24Y90/NR1BEG1 INT_L_X24Y91/GFAN1 INT_L_X24Y91/IMUX_L31 INT_L_X24Y91/IMUX_L47 INT_L_X24Y91/NR1BEG1 INT_L_X24Y91/NR1END1 INT_L_X24Y91/WR1BEG2 INT_L_X24Y92/EE2BEG1 INT_L_X24Y92/IMUX_L2 INT_L_X24Y92/IMUX_L43 INT_L_X24Y92/NR1END1 INT_L_X26Y102/NW2BEG1 INT_L_X26Y102/NW6END1 INT_L_X26Y102/WW2BEG0 INT_L_X26Y103/NW2A1 INT_L_X26Y89/BYP_ALT5 INT_L_X26Y89/BYP_BOUNCE5 INT_L_X26Y89/ER1BEG2 INT_L_X26Y89/IMUX_L21 INT_L_X26Y89/IMUX_L3 INT_L_X26Y89/IMUX_L37 INT_L_X26Y89/LOGIC_OUTS_L1 INT_L_X26Y89/WW2BEG1 INT_L_X26Y92/EE2BEG1 INT_L_X26Y92/EE2END1 INT_L_X26Y92/IMUX_L2 INT_L_X26Y92/IMUX_L3 INT_L_X26Y92/NE6BEG1 INT_L_X26Y92/NR1BEG1 INT_L_X26Y93/IMUX_L19 INT_L_X26Y93/NR1END1 INT_L_X28Y89/EL1END1 INT_L_X28Y89/IMUX_L18 INT_L_X28Y92/EE2END1 INT_L_X28Y92/EL1BEG0 INT_L_X28Y92/NN6BEG1 INT_L_X28Y92/NR1BEG1 INT_L_X28Y93/GFAN0 INT_L_X28Y93/IMUX_L19 INT_L_X28Y93/IMUX_L9 INT_L_X28Y93/NN6A1 INT_L_X28Y93/NR1END1 INT_L_X28Y93/NW2BEG1 INT_L_X28Y94/FAN_BOUNCE_S3_2 INT_L_X28Y94/NN6B1 INT_L_X28Y94/NW2A1 INT_L_X28Y95/FAN_ALT2 INT_L_X28Y95/FAN_BOUNCE2 INT_L_X28Y95/IMUX_L0 INT_L_X28Y95/IMUX_L34 INT_L_X28Y95/NE2END1 INT_L_X28Y95/NN6C1 INT_L_X28Y96/NE2BEG1 INT_L_X28Y96/NE6END1 INT_L_X28Y96/NN6D1 INT_L_X28Y97/NE2A1 INT_L_X28Y97/NN6E1 INT_L_X28Y98/IMUX_L18 INT_L_X28Y98/NN6END1 INT_L_X28Y98/NR1BEG1 INT_L_X28Y98/NW6BEG1 INT_L_X28Y98/WR1END1 INT_L_X28Y99/EL1BEG0 INT_L_X28Y99/IMUX_L2 INT_L_X28Y99/IMUX_L27 INT_L_X28Y99/IMUX_L35 INT_L_X28Y99/NR1END1 INT_R_X19Y92/IMUX14 INT_R_X19Y92/WL1END2 INT_R_X21Y100/FAN_ALT3 INT_R_X21Y100/FAN_BOUNCE3 INT_R_X21Y100/IMUX11 INT_R_X21Y100/IMUX21 INT_R_X21Y100/IMUX3 INT_R_X21Y100/SS2END3 INT_R_X21Y101/SS2A3 INT_R_X21Y101/SS2END_N0_3 INT_R_X21Y102/IMUX23 INT_R_X21Y102/IMUX25 INT_R_X21Y102/IMUX31 INT_R_X21Y102/IMUX47 INT_R_X21Y102/SE2END0 INT_R_X21Y102/SR1END3 INT_R_X21Y102/SS2BEG3 INT_R_X21Y103/IMUX14 INT_R_X21Y103/IMUX46 INT_R_X21Y103/IMUX6 INT_R_X21Y103/NN2BEG3 INT_R_X21Y103/SR1BEG3 INT_R_X21Y103/SR1END_N3_3 INT_R_X21Y103/WR1BEG_S0 INT_R_X21Y103/WR1END3 INT_R_X21Y104/NN2A3 INT_R_X21Y104/WR1BEG0 INT_R_X21Y105/IMUX15 INT_R_X21Y105/IMUX7 INT_R_X21Y105/NN2END3 INT_R_X21Y105/NR1BEG3 INT_R_X21Y106/IMUX6 INT_R_X21Y106/NR1END3 INT_R_X21Y89/EL1BEG3 INT_R_X21Y89/SE2A0 INT_R_X21Y90/EL1BEG_N3 INT_R_X21Y90/IMUX16 INT_R_X21Y90/SE2BEG0 INT_R_X21Y90/SE2END0 INT_R_X21Y91/IMUX34 INT_R_X21Y91/IMUX36 INT_R_X21Y91/WR1END1 INT_R_X21Y91/WW2END1 INT_R_X21Y92/BYP_ALT3 INT_R_X21Y92/BYP_BOUNCE3 INT_R_X21Y92/IMUX15 INT_R_X21Y92/IMUX30 INT_R_X21Y92/IMUX38 INT_R_X21Y92/IMUX39 INT_R_X21Y92/WR1BEG_S0 INT_R_X21Y92/WR1END3 INT_R_X21Y93/BYP_BOUNCE_N3_3 INT_R_X21Y93/IMUX23 INT_R_X21Y93/SR1END3 INT_R_X21Y93/WR1BEG0 INT_R_X21Y94/NW2END3 INT_R_X21Y94/SR1BEG3 INT_R_X21Y94/SR1END_N3_3 INT_R_X23Y103/IMUX33 INT_R_X23Y103/IMUX9 INT_R_X23Y103/WR1BEG2 INT_R_X23Y103/WW2END0 INT_R_X23Y89/IMUX32 INT_R_X23Y89/IMUX40 INT_R_X23Y89/NL1BEG0 INT_R_X23Y89/NL1BEG2 INT_R_X23Y89/NL1END_S3_0 INT_R_X23Y89/WL1END0 INT_R_X23Y89/WR1BEG2 INT_R_X23Y89/WR1END3 INT_R_X23Y90/IMUX20 INT_R_X23Y90/IMUX28 INT_R_X23Y90/IMUX36 INT_R_X23Y90/IMUX4 INT_R_X23Y90/NL1END0 INT_R_X23Y90/NL1END2 INT_R_X23Y90/NN2BEG0 INT_R_X23Y90/NR1BEG2 INT_R_X23Y91/IMUX13 INT_R_X23Y91/IMUX29 INT_R_X23Y91/IMUX5 INT_R_X23Y91/NN2A0 INT_R_X23Y91/NN2END_S2_0 INT_R_X23Y91/NR1BEG2 INT_R_X23Y91/NR1END2 INT_R_X23Y91/NW2BEG2 INT_R_X23Y91/WR1END2 INT_R_X23Y91/WW2BEG1 INT_R_X23Y92/IMUX12 INT_R_X23Y92/IMUX8 INT_R_X23Y92/IMUX9 INT_R_X23Y92/NN2END0 INT_R_X23Y92/NN6BEG0 INT_R_X23Y92/NR1END2 INT_R_X23Y92/NW2A2 INT_R_X23Y92/NW2BEG0 INT_R_X23Y93/NN6A0 INT_R_X23Y93/NW2A0 INT_R_X23Y94/IMUX38 INT_R_X23Y94/NE2END3 INT_R_X23Y94/NN6B0 INT_R_X23Y94/NR1BEG3 INT_R_X23Y95/NN2BEG3 INT_R_X23Y95/NN6C0 INT_R_X23Y95/NR1END3 INT_R_X23Y96/NN2A3 INT_R_X23Y96/NN6D0 INT_R_X23Y97/IMUX18 INT_R_X23Y97/IMUX29 INT_R_X23Y97/NN2END3 INT_R_X23Y97/NN6E0 INT_R_X23Y97/NN6END_S1_0 INT_R_X23Y97/SR1BEG_S0 INT_R_X23Y98/NN6END0 INT_R_X25Y102/WW2A0 INT_R_X25Y103/NW2END1 INT_R_X25Y103/WW2BEG0 INT_R_X25Y89/EL1END_S3_0 INT_R_X25Y89/WW2A1 INT_R_X25Y90/EL1END0 INT_R_X25Y90/IMUX1 INT_R_X25Y90/NR1BEG0 INT_R_X25Y91/BYP0 INT_R_X25Y91/BYP_ALT0 INT_R_X25Y91/NR1END0 INT_R_X25Y92/EE2A1 INT_R_X27Y100/NW6C1 INT_R_X27Y101/NW6D1 INT_R_X27Y102/NW6E1 INT_R_X27Y89/EL1BEG1 INT_R_X27Y89/ER1END2 INT_R_X27Y92/EE2A1 INT_R_X27Y92/NE6A1 INT_R_X27Y93/NE6B1 INT_R_X27Y94/NE2BEG1 INT_R_X27Y94/NE6C1 INT_R_X27Y94/NW2END1 INT_R_X27Y95/NE2A1 INT_R_X27Y95/NE6D1 INT_R_X27Y96/NE6E1 INT_R_X27Y98/NW6A1 INT_R_X27Y99/NW6B1 INT_R_X29Y91/EL1END_S3_0 INT_R_X29Y92/EL1END0 INT_R_X29Y92/IMUX1 INT_R_X29Y96/FAN_BOUNCE_S3_4 INT_R_X29Y96/IMUX1 INT_R_X29Y96/IMUX31 INT_R_X29Y96/IMUX40 INT_R_X29Y96/SL1END0 INT_R_X29Y97/FAN_ALT4 INT_R_X29Y97/FAN_BOUNCE4 INT_R_X29Y97/IMUX17 INT_R_X29Y97/IMUX2 INT_R_X29Y97/NE2END1 INT_R_X29Y97/NL1BEG0 INT_R_X29Y97/NL1END_S3_0 INT_R_X29Y97/SL1BEG0 INT_R_X29Y97/SS2END0 INT_R_X29Y98/EL1END_S3_0 INT_R_X29Y98/IMUX24 INT_R_X29Y98/IMUX47 INT_R_X29Y98/NL1END0 INT_R_X29Y98/SS2A0 INT_R_X29Y98/WR1BEG1 INT_R_X29Y99/EL1END0 INT_R_X29Y99/IMUX8 INT_R_X29Y99/SS2BEG0 VBRK_X60Y108/VBRK_WW2END0 VBRK_X60Y93/VBRK_WL1END0 VBRK_X60Y93/VBRK_WR1END3 VBRK_X60Y95/VBRK_WR1END2 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y106/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X20Y92/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y103/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X20Y103/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X20Y104/INT_L.WR1END0->>IMUX_L9 INT_L_X20Y91/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X20Y91/INT_L.BYP_BOUNCE1->>IMUX_L37 INT_L_X20Y91/INT_L.SL1END0->>BYP_ALT1 INT_L_X20Y91/INT_L.SL1END0->>SE2BEG0 INT_L_X20Y92/INT_L.BYP_ALT1->>BYP_L1 INT_L_X20Y92/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X20Y92/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X20Y92/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X20Y92/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X20Y93/INT_L.WR1END0->>IMUX_L8 INT_L_X20Y93/INT_L.WR1END0->>IMUX_L9 INT_L_X22Y103/INT_L.WR1END2->>IMUX_L12 INT_L_X22Y103/INT_L.WR1END2->>IMUX_L35 INT_L_X22Y103/INT_L.WR1END2->>NL1BEG1 INT_L_X22Y103/INT_L.WR1END2->>WR1BEG3 INT_L_X22Y104/INT_L.NL1END1->>IMUX_L1 INT_L_X22Y89/INT_L.EL1END3->>IMUX_L15 INT_L_X22Y89/INT_L.SE2END0->>IMUX_L8 INT_L_X22Y89/INT_L.WR1END2->>IMUX_L20 INT_L_X22Y89/INT_L.WR1END2->>NL1BEG1 INT_L_X22Y90/INT_L.NL1END1->>IMUX_L42 INT_L_X22Y90/INT_L.NL1END1->>NL1BEG0 INT_L_X22Y90/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X22Y91/INT_L.NL1END0->>IMUX_L32 INT_L_X22Y91/INT_L.NL1END0->>IMUX_L8 INT_L_X22Y91/INT_L.NL1END0->>WR1BEG1 INT_L_X22Y92/INT_L.NW2END2->>IMUX_L36 INT_L_X22Y92/INT_L.NW2END2->>NN2BEG2 INT_L_X22Y92/INT_L.NW2END2->>WR1BEG3 INT_L_X22Y93/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X22Y93/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X22Y93/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X22Y93/INT_L.NW2END0->>IMUX_L16 INT_L_X22Y93/INT_L.NW2END0->>NL1BEG_N3 INT_L_X22Y94/INT_L.NN2END2->>IMUX_L36 INT_L_X24Y102/INT_L.WW2END0->>IMUX_L1 INT_L_X24Y102/INT_L.WW2END0->>NL1BEG0 INT_L_X24Y103/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y89/INT_L.WW2END1->>IMUX_L28 INT_L_X24Y89/INT_L.WW2END1->>NL1BEG1 INT_L_X24Y89/INT_L.WW2END1->>WL1BEG0 INT_L_X24Y89/INT_L.WW2END1->>WR1BEG3 INT_L_X24Y90/INT_L.NL1END1->>EL1BEG0 INT_L_X24Y90/INT_L.NL1END1->>IMUX_L1 INT_L_X24Y90/INT_L.NL1END1->>NR1BEG1 INT_L_X24Y91/INT_L.GFAN1->>IMUX_L31 INT_L_X24Y91/INT_L.GFAN1->>IMUX_L47 INT_L_X24Y91/INT_L.NR1END1->>GFAN1 INT_L_X24Y91/INT_L.NR1END1->>NR1BEG1 INT_L_X24Y91/INT_L.NR1END1->>WR1BEG2 INT_L_X24Y92/INT_L.NR1END1->>EE2BEG1 INT_L_X24Y92/INT_L.NR1END1->>IMUX_L2 INT_L_X24Y92/INT_L.NR1END1->>IMUX_L43 INT_L_X26Y102/INT_L.NW6END1->>NW2BEG1 INT_L_X26Y102/INT_L.NW6END1->>WW2BEG0 INT_L_X26Y89/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X26Y89/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X26Y89/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X26Y89/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X26Y89/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X26Y89/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X26Y89/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X26Y92/INT_L.EE2END1->>EE2BEG1 INT_L_X26Y92/INT_L.EE2END1->>IMUX_L2 INT_L_X26Y92/INT_L.EE2END1->>IMUX_L3 INT_L_X26Y92/INT_L.EE2END1->>NE6BEG1 INT_L_X26Y92/INT_L.EE2END1->>NR1BEG1 INT_L_X26Y93/INT_L.NR1END1->>IMUX_L19 INT_L_X28Y89/INT_L.EL1END1->>IMUX_L18 INT_L_X28Y92/INT_L.EE2END1->>EL1BEG0 INT_L_X28Y92/INT_L.EE2END1->>NN6BEG1 INT_L_X28Y92/INT_L.EE2END1->>NR1BEG1 INT_L_X28Y93/INT_L.GFAN0->>IMUX_L9 INT_L_X28Y93/INT_L.NR1END1->>GFAN0 INT_L_X28Y93/INT_L.NR1END1->>IMUX_L19 INT_L_X28Y93/INT_L.NR1END1->>NW2BEG1 INT_L_X28Y95/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y95/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X28Y95/INT_L.NE2END1->>FAN_ALT2 INT_L_X28Y95/INT_L.NE2END1->>IMUX_L34 INT_L_X28Y96/INT_L.NE6END1->>NE2BEG1 INT_L_X28Y98/INT_L.NN6END1->>NR1BEG1 INT_L_X28Y98/INT_L.NN6END1->>NW6BEG1 INT_L_X28Y98/INT_L.WR1END1->>IMUX_L18 INT_L_X28Y99/INT_L.NR1END1->>EL1BEG0 INT_L_X28Y99/INT_L.NR1END1->>IMUX_L2 INT_L_X28Y99/INT_L.NR1END1->>IMUX_L27 INT_L_X28Y99/INT_L.NR1END1->>IMUX_L35 INT_R_X19Y92/INT_R.WL1END2->>IMUX14 INT_R_X21Y100/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y100/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X21Y100/INT_R.FAN_BOUNCE3->>IMUX21 INT_R_X21Y100/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X21Y100/INT_R.SS2END3->>FAN_ALT3 INT_R_X21Y102/INT_R.SE2END0->>IMUX25 INT_R_X21Y102/INT_R.SR1END3->>IMUX23 INT_R_X21Y102/INT_R.SR1END3->>IMUX31 INT_R_X21Y102/INT_R.SR1END3->>IMUX47 INT_R_X21Y102/INT_R.SR1END3->>SS2BEG3 INT_R_X21Y103/INT_R.WR1END3->>IMUX14 INT_R_X21Y103/INT_R.WR1END3->>IMUX46 INT_R_X21Y103/INT_R.WR1END3->>IMUX6 INT_R_X21Y103/INT_R.WR1END3->>NN2BEG3 INT_R_X21Y103/INT_R.WR1END3->>SR1BEG3 INT_R_X21Y103/INT_R.WR1END3->>WR1BEG_S0 INT_R_X21Y105/INT_R.NN2END3->>IMUX15 INT_R_X21Y105/INT_R.NN2END3->>IMUX7 INT_R_X21Y105/INT_R.NN2END3->>NR1BEG3 INT_R_X21Y106/INT_R.NR1END3->>IMUX6 INT_R_X21Y90/INT_R.SE2END0->>EL1BEG_N3 INT_R_X21Y90/INT_R.SE2END0->>IMUX16 INT_R_X21Y90/INT_R.SE2END0->>SE2BEG0 INT_R_X21Y91/INT_R.WR1END1->>IMUX34 INT_R_X21Y91/INT_R.WW2END1->>IMUX36 INT_R_X21Y92/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X21Y92/INT_R.BYP_BOUNCE3->>IMUX39 INT_R_X21Y92/INT_R.WR1END3->>BYP_ALT3 INT_R_X21Y92/INT_R.WR1END3->>IMUX15 INT_R_X21Y92/INT_R.WR1END3->>IMUX30 INT_R_X21Y92/INT_R.WR1END3->>IMUX38 INT_R_X21Y92/INT_R.WR1END3->>WR1BEG_S0 INT_R_X21Y93/INT_R.SR1END3->>IMUX23 INT_R_X21Y94/INT_R.NW2END3->>SR1BEG3 INT_R_X23Y103/INT_R.WW2END0->>IMUX33 INT_R_X23Y103/INT_R.WW2END0->>IMUX9 INT_R_X23Y103/INT_R.WW2END0->>WR1BEG2 INT_R_X23Y89/INT_R.WL1END0->>IMUX32 INT_R_X23Y89/INT_R.WL1END0->>IMUX40 INT_R_X23Y89/INT_R.WL1END0->>NL1BEG0 INT_R_X23Y89/INT_R.WL1END0->>WR1BEG2 INT_R_X23Y89/INT_R.WR1END3->>NL1BEG2 INT_R_X23Y90/INT_R.NL1END0->>NN2BEG0 INT_R_X23Y90/INT_R.NL1END2->>IMUX20 INT_R_X23Y90/INT_R.NL1END2->>IMUX28 INT_R_X23Y90/INT_R.NL1END2->>IMUX36 INT_R_X23Y90/INT_R.NL1END2->>IMUX4 INT_R_X23Y90/INT_R.NL1END2->>NR1BEG2 INT_R_X23Y91/INT_R.NR1END2->>IMUX13 INT_R_X23Y91/INT_R.NR1END2->>IMUX29 INT_R_X23Y91/INT_R.NR1END2->>NR1BEG2 INT_R_X23Y91/INT_R.WR1END2->>IMUX5 INT_R_X23Y91/INT_R.WR1END2->>NW2BEG2 INT_R_X23Y91/INT_R.WR1END2->>WW2BEG1 INT_R_X23Y92/INT_R.NN2END0->>IMUX8 INT_R_X23Y92/INT_R.NN2END0->>IMUX9 INT_R_X23Y92/INT_R.NN2END0->>NN6BEG0 INT_R_X23Y92/INT_R.NN2END0->>NW2BEG0 INT_R_X23Y92/INT_R.NR1END2->>IMUX12 INT_R_X23Y94/INT_R.NE2END3->>IMUX38 INT_R_X23Y94/INT_R.NE2END3->>NR1BEG3 INT_R_X23Y95/INT_R.NR1END3->>NN2BEG3 INT_R_X23Y97/INT_R.NN2END3->>IMUX29 INT_R_X23Y97/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X23Y97/INT_R.SR1BEG_S0->>IMUX18 INT_R_X25Y103/INT_R.NW2END1->>WW2BEG0 INT_R_X25Y90/INT_R.EL1END0->>IMUX1 INT_R_X25Y90/INT_R.EL1END0->>NR1BEG0 INT_R_X25Y91/INT_R.BYP_ALT0->>BYP0 INT_R_X25Y91/INT_R.NR1END0->>BYP_ALT0 INT_R_X27Y89/INT_R.ER1END2->>EL1BEG1 INT_R_X27Y94/INT_R.NW2END1->>NE2BEG1 INT_R_X29Y92/INT_R.EL1END0->>IMUX1 INT_R_X29Y96/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X29Y96/INT_R.SL1END0->>IMUX1 INT_R_X29Y96/INT_R.SL1END0->>IMUX40 INT_R_X29Y97/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X29Y97/INT_R.NE2END1->>NL1BEG0 INT_R_X29Y97/INT_R.SS2END0->>FAN_ALT4 INT_R_X29Y97/INT_R.SS2END0->>IMUX17 INT_R_X29Y97/INT_R.SS2END0->>IMUX2 INT_R_X29Y97/INT_R.SS2END0->>SL1BEG0 INT_R_X29Y98/INT_R.EL1END_S3_0->>IMUX47 INT_R_X29Y98/INT_R.NL1END0->>IMUX24 INT_R_X29Y98/INT_R.NL1END0->>WR1BEG1 INT_R_X29Y99/INT_R.EL1END0->>IMUX8 INT_R_X29Y99/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 100, 

state_reg_n_0_[1] - 
wires: BRKH_INT_X21Y99/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X21Y99/BRKH_INT_NN2A3 BRKH_INT_X21Y99/BRKH_INT_NW2BEG2 CLBLL_R_X19Y92/CLBLL_IMUX19 CLBLL_R_X19Y92/CLBLL_L_B2 CLBLL_R_X19Y92/CLBLL_SW2A1 CLBLL_R_X19Y95/CLBLL_IMUX0 CLBLL_R_X19Y95/CLBLL_L_A3 CLBLL_R_X19Y96/CLBLL_SW2A0 CLBLL_R_X21Y100/CLBLL_IMUX23 CLBLL_R_X21Y100/CLBLL_IMUX6 CLBLL_R_X21Y100/CLBLL_IMUX8 CLBLL_R_X21Y100/CLBLL_LL_A5 CLBLL_R_X21Y100/CLBLL_L_A1 CLBLL_R_X21Y100/CLBLL_L_C3 CLBLL_R_X21Y102/CLBLL_IMUX29 CLBLL_R_X21Y102/CLBLL_IMUX45 CLBLL_R_X21Y102/CLBLL_LL_C2 CLBLL_R_X21Y102/CLBLL_LL_D2 CLBLL_R_X21Y103/CLBLL_EL1BEG1 CLBLL_R_X21Y103/CLBLL_IMUX16 CLBLL_R_X21Y103/CLBLL_IMUX27 CLBLL_R_X21Y103/CLBLL_IMUX3 CLBLL_R_X21Y103/CLBLL_IMUX36 CLBLL_R_X21Y103/CLBLL_LL_B4 CLBLL_R_X21Y103/CLBLL_L_A2 CLBLL_R_X21Y103/CLBLL_L_B3 CLBLL_R_X21Y103/CLBLL_L_D2 CLBLL_R_X21Y103/CLBLL_NE2A3 CLBLL_R_X21Y104/CLBLL_EE2BEG0 CLBLL_R_X21Y104/CLBLL_IMUX16 CLBLL_R_X21Y104/CLBLL_L_B3 CLBLL_R_X21Y105/CLBLL_IMUX24 CLBLL_R_X21Y105/CLBLL_LL_B5 CLBLL_R_X21Y91/CLBLL_IMUX19 CLBLL_R_X21Y91/CLBLL_IMUX3 CLBLL_R_X21Y91/CLBLL_IMUX32 CLBLL_R_X21Y91/CLBLL_IMUX43 CLBLL_R_X21Y91/CLBLL_LL_C1 CLBLL_R_X21Y91/CLBLL_LL_D6 CLBLL_R_X21Y91/CLBLL_L_A2 CLBLL_R_X21Y91/CLBLL_L_B2 CLBLL_R_X21Y91/CLBLL_NW2A0 CLBLL_R_X21Y91/CLBLL_SW2A1 CLBLL_R_X21Y92/CLBLL_IMUX24 CLBLL_R_X21Y92/CLBLL_IMUX32 CLBLL_R_X21Y92/CLBLL_LL_B5 CLBLL_R_X21Y92/CLBLL_LL_C1 CLBLL_R_X21Y92/CLBLL_WL1END0 CLBLL_R_X21Y93/CLBLL_IMUX14 CLBLL_R_X21Y93/CLBLL_IMUX45 CLBLL_R_X21Y93/CLBLL_LL_D2 CLBLL_R_X21Y93/CLBLL_L_B1 CLBLL_R_X21Y93/CLBLL_SW2A2 CLBLL_R_X21Y97/CLBLL_IMUX28 CLBLL_R_X21Y97/CLBLL_LL_C4 CLBLL_R_X21Y97/CLBLL_WW2END1 CLBLL_R_X21Y98/CLBLL_IMUX22 CLBLL_R_X21Y98/CLBLL_IMUX37 CLBLL_R_X21Y98/CLBLL_IMUX38 CLBLL_R_X21Y98/CLBLL_LL_C3 CLBLL_R_X21Y98/CLBLL_LL_D3 CLBLL_R_X21Y98/CLBLL_L_D4 CLBLL_R_X21Y98/CLBLL_WR1END3 CLBLL_R_X21Y99/CLBLL_IMUX4 CLBLL_R_X21Y99/CLBLL_IMUX5 CLBLL_R_X21Y99/CLBLL_LL_A6 CLBLL_R_X21Y99/CLBLL_L_A6 CLBLL_R_X23Y103/CLBLL_EE2A3 CLBLL_R_X23Y103/CLBLL_IMUX12 CLBLL_R_X23Y103/CLBLL_IMUX21 CLBLL_R_X23Y103/CLBLL_IMUX5 CLBLL_R_X23Y103/CLBLL_LL_B6 CLBLL_R_X23Y103/CLBLL_L_A6 CLBLL_R_X23Y103/CLBLL_L_C4 CLBLL_R_X23Y104/CLBLL_ER1BEG1 CLBLL_R_X23Y104/CLBLL_IMUX0 CLBLL_R_X23Y104/CLBLL_L_A3 CLBLL_R_X23Y104/CLBLL_NE2A2 CLBLL_R_X23Y105/CLBLL_IMUX15 CLBLL_R_X23Y105/CLBLL_IMUX7 CLBLL_R_X23Y105/CLBLL_LL_A1 CLBLL_R_X23Y105/CLBLL_LL_B1 CLBLL_R_X23Y89/CLBLL_EE2A0 CLBLL_R_X23Y89/CLBLL_EL1BEG3 CLBLL_R_X23Y89/CLBLL_IMUX3 CLBLL_R_X23Y89/CLBLL_IMUX35 CLBLL_R_X23Y89/CLBLL_IMUX43 CLBLL_R_X23Y89/CLBLL_LL_C6 CLBLL_R_X23Y89/CLBLL_LL_D6 CLBLL_R_X23Y89/CLBLL_L_A2 CLBLL_R_X23Y90/CLBLL_EE2BEG0 CLBLL_R_X23Y90/CLBLL_EL1BEG2 CLBLL_R_X23Y90/CLBLL_IMUX29 CLBLL_R_X23Y90/CLBLL_IMUX46 CLBLL_R_X23Y90/CLBLL_LL_C2 CLBLL_R_X23Y90/CLBLL_L_D5 CLBLL_R_X23Y91/CLBLL_EL1BEG1 CLBLL_R_X23Y91/CLBLL_IMUX0 CLBLL_R_X23Y91/CLBLL_IMUX19 CLBLL_R_X23Y91/CLBLL_IMUX28 CLBLL_R_X23Y91/CLBLL_LL_C4 CLBLL_R_X23Y91/CLBLL_L_A3 CLBLL_R_X23Y91/CLBLL_L_B2 CLBLL_R_X23Y91/CLBLL_NE2A3 CLBLL_R_X23Y92/CLBLL_IMUX1 CLBLL_R_X23Y92/CLBLL_IMUX10 CLBLL_R_X23Y92/CLBLL_IMUX42 CLBLL_R_X23Y92/CLBLL_LL_A3 CLBLL_R_X23Y92/CLBLL_L_A4 CLBLL_R_X23Y92/CLBLL_L_D6 CLBLL_R_X23Y92/CLBLL_WW2A1 CLBLL_R_X23Y93/CLBLL_IMUX18 CLBLL_R_X23Y93/CLBLL_LL_B2 CLBLL_R_X23Y93/CLBLL_NE2A1 CLBLL_R_X23Y93/CLBLL_SW2A0 CLBLL_R_X23Y94/CLBLL_IMUX20 CLBLL_R_X23Y94/CLBLL_IMUX36 CLBLL_R_X23Y94/CLBLL_IMUX43 CLBLL_R_X23Y94/CLBLL_LL_D6 CLBLL_R_X23Y94/CLBLL_L_C2 CLBLL_R_X23Y94/CLBLL_L_D2 CLBLL_R_X23Y94/CLBLL_WR1END2 CLBLL_R_X23Y95/CLBLL_IMUX13 CLBLL_R_X23Y95/CLBLL_IMUX28 CLBLL_R_X23Y95/CLBLL_IMUX36 CLBLL_R_X23Y95/CLBLL_IMUX43 CLBLL_R_X23Y95/CLBLL_LL_C4 CLBLL_R_X23Y95/CLBLL_LL_D6 CLBLL_R_X23Y95/CLBLL_L_B6 CLBLL_R_X23Y95/CLBLL_L_D2 CLBLL_R_X23Y95/CLBLL_WR1END2 CLBLL_R_X23Y97/CLBLL_EL1BEG1 CLBLL_R_X23Y97/CLBLL_IMUX28 CLBLL_R_X23Y97/CLBLL_LL_C4 CLBLL_R_X25Y103/CLBLL_EE2A3 CLBLL_R_X25Y105/CLBLL_IMUX10 CLBLL_R_X25Y105/CLBLL_L_A4 CLBLL_R_X25Y106/CLBLL_IMUX42 CLBLL_R_X25Y106/CLBLL_L_D6 CLBLL_R_X25Y89/CLBLL_EL1BEG3 CLBLL_R_X25Y90/CLBLL_IMUX0 CLBLL_R_X25Y90/CLBLL_L_A3 CLBLL_R_X25Y91/CLBLL_IMUX5 CLBLL_R_X25Y91/CLBLL_L_A6 CLBLL_R_X25Y92/CLBLL_SE2A0 CLBLL_R_X25Y93/CLBLL_ER1BEG1 CLBLL_R_X25Y93/CLBLL_IMUX8 CLBLL_R_X25Y93/CLBLL_LL_A5 CLBLL_R_X25Y94/CLBLL_IMUX40 CLBLL_R_X25Y94/CLBLL_LL_D1 CLBLL_R_X25Y95/CLBLL_IMUX32 CLBLL_R_X25Y95/CLBLL_LL_C1 CLBLL_R_X27Y89/CLBLL_SE2A0 CLBLL_R_X27Y93/CLBLL_EE2A1 CLBLL_R_X29Y92/CLBLL_IMUX2 CLBLL_R_X29Y92/CLBLL_LL_A2 CLBLL_R_X29Y96/CLBLL_IMUX2 CLBLL_R_X29Y96/CLBLL_IMUX22 CLBLL_R_X29Y96/CLBLL_IMUX38 CLBLL_R_X29Y96/CLBLL_LL_A2 CLBLL_R_X29Y96/CLBLL_LL_C3 CLBLL_R_X29Y96/CLBLL_LL_D3 CLBLL_R_X29Y97/CLBLL_IMUX24 CLBLL_R_X29Y97/CLBLL_IMUX8 CLBLL_R_X29Y97/CLBLL_LL_A5 CLBLL_R_X29Y97/CLBLL_LL_B5 CLBLL_R_X29Y98/CLBLL_IMUX17 CLBLL_R_X29Y98/CLBLL_IMUX40 CLBLL_R_X29Y98/CLBLL_LL_B3 CLBLL_R_X29Y98/CLBLL_LL_D1 CLBLL_R_X29Y99/CLBLL_IMUX2 CLBLL_R_X29Y99/CLBLL_LL_A2 CLBLL_R_X29Y99/CLBLL_NE2A0 CLBLL_R_X29Y99/CLBLL_WR1END1 CLBLM_L_X20Y100/CLBLM_IMUX12 CLBLM_L_X20Y100/CLBLM_M_B6 CLBLM_L_X20Y102/CLBLM_IMUX12 CLBLM_L_X20Y102/CLBLM_IMUX20 CLBLM_L_X20Y102/CLBLM_IMUX36 CLBLM_L_X20Y102/CLBLM_L_C2 CLBLM_L_X20Y102/CLBLM_L_D2 CLBLM_L_X20Y102/CLBLM_M_B6 CLBLM_L_X20Y103/CLBLM_IMUX10 CLBLM_L_X20Y103/CLBLM_L_A4 CLBLM_L_X20Y104/CLBLM_IMUX3 CLBLM_L_X20Y104/CLBLM_L_A2 CLBLM_L_X20Y105/CLBLM_IMUX10 CLBLM_L_X20Y105/CLBLM_L_A4 CLBLM_L_X20Y90/CLBLM_IMUX21 CLBLM_L_X20Y90/CLBLM_IMUX5 CLBLM_L_X20Y90/CLBLM_L_A6 CLBLM_L_X20Y90/CLBLM_L_C4 CLBLM_L_X20Y92/CLBLM_IMUX20 CLBLM_L_X20Y92/CLBLM_IMUX24 CLBLM_L_X20Y92/CLBLM_IMUX4 CLBLM_L_X20Y92/CLBLM_L_C2 CLBLM_L_X20Y92/CLBLM_M_A6 CLBLM_L_X20Y92/CLBLM_M_B5 CLBLM_L_X20Y92/CLBLM_SW2A1 CLBLM_L_X20Y93/CLBLM_IMUX3 CLBLM_L_X20Y93/CLBLM_L_A2 CLBLM_L_X20Y96/CLBLM_SW2A0 CLBLM_L_X20Y97/CLBLM_IMUX1 CLBLM_L_X20Y97/CLBLM_M_A3 CLBLM_L_X20Y98/CLBLM_IMUX20 CLBLM_L_X20Y98/CLBLM_IMUX35 CLBLM_L_X20Y98/CLBLM_L_C2 CLBLM_L_X20Y98/CLBLM_M_C6 CLBLM_L_X22Y103/CLBLM_EL1BEG1 CLBLM_L_X22Y103/CLBLM_IMUX18 CLBLM_L_X22Y103/CLBLM_IMUX29 CLBLM_L_X22Y103/CLBLM_M_B2 CLBLM_L_X22Y103/CLBLM_M_C2 CLBLM_L_X22Y103/CLBLM_NE2A3 CLBLM_L_X22Y104/CLBLM_EE2BEG0 CLBLM_L_X22Y104/CLBLM_IMUX14 CLBLM_L_X22Y104/CLBLM_IMUX38 CLBLM_L_X22Y104/CLBLM_IMUX6 CLBLM_L_X22Y104/CLBLM_L_A1 CLBLM_L_X22Y104/CLBLM_L_B1 CLBLM_L_X22Y104/CLBLM_M_D3 CLBLM_L_X22Y89/CLBLM_IMUX1 CLBLM_L_X22Y89/CLBLM_IMUX17 CLBLM_L_X22Y89/CLBLM_IMUX33 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y89/CLBLM_L_C1 CLBLM_L_X22Y89/CLBLM_M_A3 CLBLM_L_X22Y89/CLBLM_M_AQ CLBLM_L_X22Y89/CLBLM_M_B3 CLBLM_L_X22Y90/CLBLM_IMUX33 CLBLM_L_X22Y90/CLBLM_IMUX41 CLBLM_L_X22Y90/CLBLM_L_C1 CLBLM_L_X22Y90/CLBLM_L_D1 CLBLM_L_X22Y91/CLBLM_NW2A0 CLBLM_L_X22Y91/CLBLM_SW2A1 CLBLM_L_X22Y92/CLBLM_IMUX19 CLBLM_L_X22Y92/CLBLM_IMUX20 CLBLM_L_X22Y92/CLBLM_IMUX3 CLBLM_L_X22Y92/CLBLM_L_A2 CLBLM_L_X22Y92/CLBLM_L_B2 CLBLM_L_X22Y92/CLBLM_L_C2 CLBLM_L_X22Y92/CLBLM_WL1END0 CLBLM_L_X22Y93/CLBLM_IMUX26 CLBLM_L_X22Y93/CLBLM_L_B4 CLBLM_L_X22Y93/CLBLM_SW2A2 CLBLM_L_X22Y94/CLBLM_IMUX37 CLBLM_L_X22Y94/CLBLM_L_D4 CLBLM_L_X22Y96/CLBLM_IMUX20 CLBLM_L_X22Y96/CLBLM_IMUX44 CLBLM_L_X22Y96/CLBLM_L_C2 CLBLM_L_X22Y96/CLBLM_M_D4 CLBLM_L_X22Y97/CLBLM_IMUX45 CLBLM_L_X22Y97/CLBLM_M_D2 CLBLM_L_X22Y97/CLBLM_WW2END1 CLBLM_L_X22Y98/CLBLM_IMUX28 CLBLM_L_X22Y98/CLBLM_M_C4 CLBLM_L_X22Y98/CLBLM_WR1END3 CLBLM_L_X24Y101/CLBLM_IMUX47 CLBLM_L_X24Y101/CLBLM_M_D5 CLBLM_L_X24Y102/CLBLM_IMUX7 CLBLM_L_X24Y102/CLBLM_M_A1 CLBLM_L_X24Y103/CLBLM_EE2A3 CLBLM_L_X24Y103/CLBLM_IMUX14 CLBLM_L_X24Y103/CLBLM_IMUX6 CLBLM_L_X24Y103/CLBLM_IMUX7 CLBLM_L_X24Y103/CLBLM_L_A1 CLBLM_L_X24Y103/CLBLM_L_B1 CLBLM_L_X24Y103/CLBLM_M_A1 CLBLM_L_X24Y104/CLBLM_ER1BEG1 CLBLM_L_X24Y104/CLBLM_IMUX4 CLBLM_L_X24Y104/CLBLM_IMUX44 CLBLM_L_X24Y104/CLBLM_M_A6 CLBLM_L_X24Y104/CLBLM_M_D4 CLBLM_L_X24Y104/CLBLM_NE2A2 CLBLM_L_X24Y89/CLBLM_EE2A0 CLBLM_L_X24Y89/CLBLM_EL1BEG3 CLBLM_L_X24Y89/CLBLM_IMUX22 CLBLM_L_X24Y89/CLBLM_IMUX41 CLBLM_L_X24Y89/CLBLM_L_D1 CLBLM_L_X24Y89/CLBLM_M_C3 CLBLM_L_X24Y90/CLBLM_EE2BEG0 CLBLM_L_X24Y90/CLBLM_EL1BEG2 CLBLM_L_X24Y90/CLBLM_IMUX35 CLBLM_L_X24Y90/CLBLM_IMUX5 CLBLM_L_X24Y90/CLBLM_L_A6 CLBLM_L_X24Y90/CLBLM_M_C6 CLBLM_L_X24Y91/CLBLM_EL1BEG1 CLBLM_L_X24Y91/CLBLM_IMUX18 CLBLM_L_X24Y91/CLBLM_IMUX22 CLBLM_L_X24Y91/CLBLM_IMUX33 CLBLM_L_X24Y91/CLBLM_IMUX38 CLBLM_L_X24Y91/CLBLM_L_C1 CLBLM_L_X24Y91/CLBLM_M_B2 CLBLM_L_X24Y91/CLBLM_M_C3 CLBLM_L_X24Y91/CLBLM_M_D3 CLBLM_L_X24Y91/CLBLM_NE2A3 CLBLM_L_X24Y92/CLBLM_IMUX35 CLBLM_L_X24Y92/CLBLM_M_C6 CLBLM_L_X24Y92/CLBLM_WW2A1 CLBLM_L_X24Y93/CLBLM_IMUX31 CLBLM_L_X24Y93/CLBLM_IMUX33 CLBLM_L_X24Y93/CLBLM_L_C1 CLBLM_L_X24Y93/CLBLM_M_C5 CLBLM_L_X24Y93/CLBLM_NE2A1 CLBLM_L_X24Y93/CLBLM_SW2A0 CLBLM_L_X24Y94/CLBLM_IMUX24 CLBLM_L_X24Y94/CLBLM_IMUX3 CLBLM_L_X24Y94/CLBLM_IMUX32 CLBLM_L_X24Y94/CLBLM_IMUX40 CLBLM_L_X24Y94/CLBLM_IMUX41 CLBLM_L_X24Y94/CLBLM_L_A2 CLBLM_L_X24Y94/CLBLM_L_D1 CLBLM_L_X24Y94/CLBLM_M_B5 CLBLM_L_X24Y94/CLBLM_M_C1 CLBLM_L_X24Y94/CLBLM_M_D1 CLBLM_L_X24Y94/CLBLM_WR1END2 CLBLM_L_X24Y95/CLBLM_IMUX25 CLBLM_L_X24Y95/CLBLM_IMUX33 CLBLM_L_X24Y95/CLBLM_L_B5 CLBLM_L_X24Y95/CLBLM_L_C1 CLBLM_L_X24Y95/CLBLM_WR1END2 CLBLM_L_X24Y97/CLBLM_EL1BEG1 CLBLM_L_X24Y97/CLBLM_IMUX3 CLBLM_L_X24Y97/CLBLM_L_A2 CLBLM_L_X26Y103/CLBLM_EE2A3 CLBLM_L_X26Y103/CLBLM_IMUX38 CLBLM_L_X26Y103/CLBLM_M_D3 CLBLM_L_X26Y89/CLBLM_EL1BEG3 CLBLM_L_X26Y89/CLBLM_IMUX30 CLBLM_L_X26Y89/CLBLM_IMUX46 CLBLM_L_X26Y89/CLBLM_IMUX6 CLBLM_L_X26Y89/CLBLM_L_A1 CLBLM_L_X26Y89/CLBLM_L_C5 CLBLM_L_X26Y89/CLBLM_L_D5 CLBLM_L_X26Y92/CLBLM_IMUX1 CLBLM_L_X26Y92/CLBLM_IMUX9 CLBLM_L_X26Y92/CLBLM_L_A5 CLBLM_L_X26Y92/CLBLM_M_A3 CLBLM_L_X26Y92/CLBLM_SE2A0 CLBLM_L_X26Y93/CLBLM_ER1BEG1 CLBLM_L_X26Y93/CLBLM_IMUX43 CLBLM_L_X26Y93/CLBLM_M_D6 CLBLM_L_X28Y89/CLBLM_IMUX24 CLBLM_L_X28Y89/CLBLM_M_B5 CLBLM_L_X28Y89/CLBLM_SE2A0 CLBLM_L_X28Y93/CLBLM_EE2A1 CLBLM_L_X28Y93/CLBLM_IMUX10 CLBLM_L_X28Y93/CLBLM_IMUX26 CLBLM_L_X28Y93/CLBLM_L_A4 CLBLM_L_X28Y93/CLBLM_L_B4 CLBLM_L_X28Y95/CLBLM_IMUX3 CLBLM_L_X28Y95/CLBLM_IMUX33 CLBLM_L_X28Y95/CLBLM_L_A2 CLBLM_L_X28Y95/CLBLM_L_C1 CLBLM_L_X28Y98/CLBLM_IMUX24 CLBLM_L_X28Y98/CLBLM_M_B5 CLBLM_L_X28Y99/CLBLM_IMUX24 CLBLM_L_X28Y99/CLBLM_IMUX32 CLBLM_L_X28Y99/CLBLM_IMUX8 CLBLM_L_X28Y99/CLBLM_M_A5 CLBLM_L_X28Y99/CLBLM_M_B5 CLBLM_L_X28Y99/CLBLM_M_C1 CLBLM_L_X30Y99/CLBLM_NE2A0 CLBLM_L_X30Y99/CLBLM_WR1END1 INT_L_X20Y100/EL1BEG1 INT_L_X20Y100/IMUX_L12 INT_L_X20Y100/NN2BEG2 INT_L_X20Y100/NW2END2 INT_L_X20Y101/NN2A2 INT_L_X20Y102/IMUX_L12 INT_L_X20Y102/IMUX_L20 INT_L_X20Y102/IMUX_L36 INT_L_X20Y102/NL1BEG1 INT_L_X20Y102/NN2END2 INT_L_X20Y103/EL1BEG0 INT_L_X20Y103/IMUX_L10 INT_L_X20Y103/NL1END1 INT_L_X20Y103/NR1BEG1 INT_L_X20Y104/EL1BEG0 INT_L_X20Y104/IMUX_L3 INT_L_X20Y104/NR1BEG1 INT_L_X20Y104/NR1END1 INT_L_X20Y105/IMUX_L10 INT_L_X20Y105/NR1END1 INT_L_X20Y90/IMUX_L21 INT_L_X20Y90/IMUX_L5 INT_L_X20Y90/SS2END2 INT_L_X20Y91/NW2END_S0_0 INT_L_X20Y91/SS2A2 INT_L_X20Y92/IMUX_L20 INT_L_X20Y92/IMUX_L24 INT_L_X20Y92/IMUX_L4 INT_L_X20Y92/NW2END0 INT_L_X20Y92/SS2BEG2 INT_L_X20Y92/SW2A1 INT_L_X20Y92/SW2END2 INT_L_X20Y92/WR1END2 INT_L_X20Y93/IMUX_L3 INT_L_X20Y93/SW2BEG1 INT_L_X20Y93/WL1END1 INT_L_X20Y96/SW2A0 INT_L_X20Y97/IMUX_L1 INT_L_X20Y97/SW2BEG0 INT_L_X20Y97/WL1END0 INT_L_X20Y98/IMUX_L20 INT_L_X20Y98/IMUX_L35 INT_L_X20Y98/NE2BEG2 INT_L_X20Y98/NW2END2 INT_L_X20Y99/NE2A2 INT_L_X22Y103/EE2BEG3 INT_L_X22Y103/EL1BEG2 INT_L_X22Y103/EL1END1 INT_L_X22Y103/IMUX_L18 INT_L_X22Y103/IMUX_L29 INT_L_X22Y103/NE2END3 INT_L_X22Y103/NR1BEG3 INT_L_X22Y104/EE2A0 INT_L_X22Y104/IMUX_L14 INT_L_X22Y104/IMUX_L38 INT_L_X22Y104/IMUX_L6 INT_L_X22Y104/NE2BEG3 INT_L_X22Y104/NR1END3 INT_L_X22Y105/NE2A3 INT_L_X22Y89/EE2BEG0 INT_L_X22Y89/ER1BEG1 INT_L_X22Y89/IMUX_L1 INT_L_X22Y89/IMUX_L17 INT_L_X22Y89/IMUX_L33 INT_L_X22Y89/LOGIC_OUTS_L4 INT_L_X22Y89/NE2BEG0 INT_L_X22Y89/NR1BEG0 INT_L_X22Y90/IMUX_L33 INT_L_X22Y90/IMUX_L41 INT_L_X22Y90/NE2A0 INT_L_X22Y90/NR1END0 INT_L_X22Y90/NW2BEG0 INT_L_X22Y91/NW2A0 INT_L_X22Y91/SW2A1 INT_L_X22Y92/IMUX_L19 INT_L_X22Y92/IMUX_L20 INT_L_X22Y92/IMUX_L3 INT_L_X22Y92/NL1BEG1 INT_L_X22Y92/SW2BEG1 INT_L_X22Y92/WL1BEG0 INT_L_X22Y92/WW2END1 INT_L_X22Y93/IMUX_L26 INT_L_X22Y93/NL1END1 INT_L_X22Y93/SW2A2 INT_L_X22Y94/IMUX_L37 INT_L_X22Y94/SW2BEG2 INT_L_X22Y94/WR1END3 INT_L_X22Y96/IMUX_L20 INT_L_X22Y96/IMUX_L44 INT_L_X22Y96/NW2END2 INT_L_X22Y97/IMUX_L45 INT_L_X22Y97/NL1BEG2 INT_L_X22Y97/WR1END3 INT_L_X22Y97/WW2A1 INT_L_X22Y98/IMUX_L28 INT_L_X22Y98/NL1END2 INT_L_X22Y98/WR1BEG3 INT_L_X24Y101/IMUX_L47 INT_L_X24Y101/SL1END3 INT_L_X24Y102/IMUX_L7 INT_L_X24Y102/SL1BEG3 INT_L_X24Y102/SL1END3 INT_L_X24Y103/EE2BEG3 INT_L_X24Y103/EE2END3 INT_L_X24Y103/IMUX_L14 INT_L_X24Y103/IMUX_L6 INT_L_X24Y103/IMUX_L7 INT_L_X24Y103/SL1BEG3 INT_L_X24Y104/ER1END1 INT_L_X24Y104/IMUX_L4 INT_L_X24Y104/IMUX_L44 INT_L_X24Y104/NE2BEG1 INT_L_X24Y104/NE2END2 INT_L_X24Y105/NE2A1 INT_L_X24Y89/EE2END0 INT_L_X24Y89/EL1END3 INT_L_X24Y89/IMUX_L22 INT_L_X24Y89/IMUX_L41 INT_L_X24Y90/EE2A0 INT_L_X24Y90/EL1END2 INT_L_X24Y90/IMUX_L35 INT_L_X24Y90/IMUX_L5 INT_L_X24Y91/EL1BEG2 INT_L_X24Y91/EL1END1 INT_L_X24Y91/IMUX_L18 INT_L_X24Y91/IMUX_L22 INT_L_X24Y91/IMUX_L33 INT_L_X24Y91/IMUX_L38 INT_L_X24Y91/NE2END3 INT_L_X24Y92/IMUX_L35 INT_L_X24Y92/SL1END1 INT_L_X24Y92/WW2BEG1 INT_L_X24Y93/EL1BEG0 INT_L_X24Y93/IMUX_L31 INT_L_X24Y93/IMUX_L33 INT_L_X24Y93/NE2END1 INT_L_X24Y93/NL1BEG0 INT_L_X24Y93/NL1END_S3_0 INT_L_X24Y93/SL1BEG1 INT_L_X24Y93/SW2A0 INT_L_X24Y94/IMUX_L24 INT_L_X24Y94/IMUX_L3 INT_L_X24Y94/IMUX_L32 INT_L_X24Y94/IMUX_L40 INT_L_X24Y94/IMUX_L41 INT_L_X24Y94/NL1END0 INT_L_X24Y94/SW2BEG0 INT_L_X24Y94/WR1BEG2 INT_L_X24Y94/WR1END1 INT_L_X24Y95/IMUX_L25 INT_L_X24Y95/IMUX_L33 INT_L_X24Y95/WR1BEG2 INT_L_X24Y95/WR1END1 INT_L_X24Y97/EL1END1 INT_L_X24Y97/IMUX_L3 INT_L_X26Y103/EE2END3 INT_L_X26Y103/IMUX_L38 INT_L_X26Y89/EL1END3 INT_L_X26Y89/ER1BEG_S0 INT_L_X26Y89/IMUX_L30 INT_L_X26Y89/IMUX_L46 INT_L_X26Y89/IMUX_L6 INT_L_X26Y90/ER1BEG0 INT_L_X26Y92/IMUX_L1 INT_L_X26Y92/IMUX_L9 INT_L_X26Y92/SE2END0 INT_L_X26Y93/EE2BEG1 INT_L_X26Y93/ER1END1 INT_L_X26Y93/IMUX_L43 INT_L_X28Y89/IMUX_L24 INT_L_X28Y89/SE2END0 INT_L_X28Y92/SE2A1 INT_L_X28Y93/EE2END1 INT_L_X28Y93/IMUX_L10 INT_L_X28Y93/IMUX_L26 INT_L_X28Y93/NN2BEG1 INT_L_X28Y93/SE2BEG1 INT_L_X28Y94/NN2A1 INT_L_X28Y95/IMUX_L3 INT_L_X28Y95/IMUX_L33 INT_L_X28Y95/NE2BEG1 INT_L_X28Y95/NN2END1 INT_L_X28Y96/NE2A1 INT_L_X28Y97/NW2END_S0_0 INT_L_X28Y98/IMUX_L24 INT_L_X28Y98/NW2END0 INT_L_X28Y98/NW2END_S0_0 INT_L_X28Y99/IMUX_L24 INT_L_X28Y99/IMUX_L32 INT_L_X28Y99/IMUX_L8 INT_L_X28Y99/NW2END0 INT_L_X30Y98/NE2END_S3_0 INT_L_X30Y99/NE2END0 INT_L_X30Y99/WR1BEG1 INT_R_X19Y92/IMUX19 INT_R_X19Y92/SW2END1 INT_R_X19Y95/IMUX0 INT_R_X19Y95/SL1END0 INT_R_X19Y96/SL1BEG0 INT_R_X19Y96/SW2END0 INT_R_X21Y100/EL1END1 INT_R_X21Y100/FAN_ALT2 INT_R_X21Y100/FAN_BOUNCE2 INT_R_X21Y100/IMUX23 INT_R_X21Y100/IMUX6 INT_R_X21Y100/IMUX8 INT_R_X21Y100/NN2BEG3 INT_R_X21Y100/NN2END3 INT_R_X21Y100/NW2A2 INT_R_X21Y101/NN2A3 INT_R_X21Y102/EL1END_S3_0 INT_R_X21Y102/IMUX29 INT_R_X21Y102/IMUX45 INT_R_X21Y102/NE2BEG3 INT_R_X21Y102/NL1BEG2 INT_R_X21Y102/NN2END3 INT_R_X21Y103/EL1BEG1 INT_R_X21Y103/EL1END0 INT_R_X21Y103/EL1END_S3_0 INT_R_X21Y103/IMUX16 INT_R_X21Y103/IMUX27 INT_R_X21Y103/IMUX3 INT_R_X21Y103/IMUX36 INT_R_X21Y103/NE2A3 INT_R_X21Y103/NL1END2 INT_R_X21Y104/EE2BEG0 INT_R_X21Y104/EL1END0 INT_R_X21Y104/IMUX16 INT_R_X21Y104/NR1BEG0 INT_R_X21Y105/IMUX24 INT_R_X21Y105/NR1END0 INT_R_X21Y90/NW2END_S0_0 INT_R_X21Y91/IMUX19 INT_R_X21Y91/IMUX3 INT_R_X21Y91/IMUX32 INT_R_X21Y91/IMUX43 INT_R_X21Y91/NW2BEG0 INT_R_X21Y91/NW2END0 INT_R_X21Y91/SW2END1 INT_R_X21Y92/IMUX24 INT_R_X21Y92/IMUX32 INT_R_X21Y92/NW2A0 INT_R_X21Y92/SW2A2 INT_R_X21Y92/WL1END0 INT_R_X21Y92/WR1BEG2 INT_R_X21Y93/IMUX14 INT_R_X21Y93/IMUX45 INT_R_X21Y93/SW2BEG2 INT_R_X21Y93/SW2END2 INT_R_X21Y93/WL1BEG1 INT_R_X21Y97/IMUX28 INT_R_X21Y97/NW2BEG2 INT_R_X21Y97/WL1BEG0 INT_R_X21Y97/WW2END1 INT_R_X21Y98/IMUX22 INT_R_X21Y98/IMUX37 INT_R_X21Y98/IMUX38 INT_R_X21Y98/NN2BEG3 INT_R_X21Y98/NW2A2 INT_R_X21Y98/WR1END3 INT_R_X21Y99/FAN_BOUNCE_S3_2 INT_R_X21Y99/IMUX4 INT_R_X21Y99/IMUX5 INT_R_X21Y99/NE2END2 INT_R_X21Y99/NN2A3 INT_R_X21Y99/NW2BEG2 INT_R_X23Y103/EE2A3 INT_R_X23Y103/EL1END2 INT_R_X23Y103/IMUX12 INT_R_X23Y103/IMUX21 INT_R_X23Y103/IMUX5 INT_R_X23Y103/NE2BEG2 INT_R_X23Y104/EE2END0 INT_R_X23Y104/ER1BEG1 INT_R_X23Y104/IMUX0 INT_R_X23Y104/NE2A2 INT_R_X23Y105/IMUX15 INT_R_X23Y105/IMUX7 INT_R_X23Y105/NE2END3 INT_R_X23Y89/EE2A0 INT_R_X23Y89/EL1BEG3 INT_R_X23Y89/ER1END1 INT_R_X23Y89/IMUX3 INT_R_X23Y89/IMUX35 INT_R_X23Y89/IMUX43 INT_R_X23Y89/NE2END_S3_0 INT_R_X23Y90/EE2BEG0 INT_R_X23Y90/EL1BEG2 INT_R_X23Y90/EL1BEG_N3 INT_R_X23Y90/IMUX29 INT_R_X23Y90/IMUX46 INT_R_X23Y90/NE2BEG3 INT_R_X23Y90/NE2END0 INT_R_X23Y90/NL1BEG2 INT_R_X23Y90/NL1BEG_N3 INT_R_X23Y91/EL1BEG1 INT_R_X23Y91/FAN_ALT7 INT_R_X23Y91/FAN_BOUNCE7 INT_R_X23Y91/IMUX0 INT_R_X23Y91/IMUX19 INT_R_X23Y91/IMUX28 INT_R_X23Y91/NE2A3 INT_R_X23Y91/NL1BEG1 INT_R_X23Y91/NL1END2 INT_R_X23Y92/IMUX1 INT_R_X23Y92/IMUX10 INT_R_X23Y92/IMUX42 INT_R_X23Y92/NE2BEG1 INT_R_X23Y92/NL1END1 INT_R_X23Y92/WW2A1 INT_R_X23Y93/IMUX18 INT_R_X23Y93/NE2A1 INT_R_X23Y93/SW2END0 INT_R_X23Y94/IMUX20 INT_R_X23Y94/IMUX36 INT_R_X23Y94/IMUX43 INT_R_X23Y94/WR1BEG3 INT_R_X23Y94/WR1END2 INT_R_X23Y95/IMUX13 INT_R_X23Y95/IMUX28 INT_R_X23Y95/IMUX36 INT_R_X23Y95/IMUX43 INT_R_X23Y95/NN2BEG2 INT_R_X23Y95/NW2BEG2 INT_R_X23Y95/WR1END2 INT_R_X23Y96/NN2A2 INT_R_X23Y96/NW2A2 INT_R_X23Y97/EL1BEG1 INT_R_X23Y97/IMUX28 INT_R_X23Y97/NN2END2 INT_R_X23Y97/WR1BEG3 INT_R_X23Y97/WW2BEG1 INT_R_X25Y103/EE2A3 INT_R_X25Y105/IMUX10 INT_R_X25Y105/NE2END1 INT_R_X25Y105/NR1BEG1 INT_R_X25Y106/IMUX42 INT_R_X25Y106/NR1END1 INT_R_X25Y89/EL1BEG3 INT_R_X25Y90/EE2END0 INT_R_X25Y90/EL1BEG_N3 INT_R_X25Y90/IMUX0 INT_R_X25Y91/EL1END2 INT_R_X25Y91/IMUX5 INT_R_X25Y92/EL1END_S3_0 INT_R_X25Y92/SE2A0 INT_R_X25Y93/EL1END0 INT_R_X25Y93/ER1BEG1 INT_R_X25Y93/IMUX8 INT_R_X25Y93/NR1BEG0 INT_R_X25Y93/SE2BEG0 INT_R_X25Y94/IMUX40 INT_R_X25Y94/NR1BEG0 INT_R_X25Y94/NR1END0 INT_R_X25Y94/WR1BEG1 INT_R_X25Y95/IMUX32 INT_R_X25Y95/NR1END0 INT_R_X25Y95/WR1BEG1 INT_R_X27Y89/SE2A0 INT_R_X27Y90/ER1END0 INT_R_X27Y90/SE2BEG0 INT_R_X27Y93/EE2A1 INT_R_X29Y92/IMUX2 INT_R_X29Y92/SE2END1 INT_R_X29Y96/BYP_ALT4 INT_R_X29Y96/BYP_BOUNCE4 INT_R_X29Y96/IMUX2 INT_R_X29Y96/IMUX22 INT_R_X29Y96/IMUX38 INT_R_X29Y96/NE2END1 INT_R_X29Y96/NL1BEG0 INT_R_X29Y96/NL1END_S3_0 INT_R_X29Y97/IMUX24 INT_R_X29Y97/IMUX8 INT_R_X29Y97/NL1END0 INT_R_X29Y97/NR1BEG0 INT_R_X29Y97/NW2BEG0 INT_R_X29Y98/IMUX17 INT_R_X29Y98/IMUX40 INT_R_X29Y98/NE2BEG0 INT_R_X29Y98/NR1END0 INT_R_X29Y98/NW2A0 INT_R_X29Y98/NW2BEG0 INT_R_X29Y99/IMUX2 INT_R_X29Y99/NE2A0 INT_R_X29Y99/NW2A0 INT_R_X29Y99/WR1END1 VBRK_X60Y101/VBRK_EL1BEG1 VBRK_X60Y108/VBRK_EE2A3 VBRK_X60Y109/VBRK_ER1BEG1 VBRK_X60Y109/VBRK_NE2A2 VBRK_X60Y93/VBRK_EE2A0 VBRK_X60Y93/VBRK_EL1BEG3 VBRK_X60Y94/VBRK_EE2BEG0 VBRK_X60Y94/VBRK_EL1BEG2 VBRK_X60Y95/VBRK_EL1BEG1 VBRK_X60Y95/VBRK_NE2A3 VBRK_X60Y96/VBRK_WW2A1 VBRK_X60Y97/VBRK_NE2A1 VBRK_X60Y97/VBRK_SW2A0 VBRK_X60Y98/VBRK_WR1END2 VBRK_X60Y99/VBRK_WR1END2 VBRK_X73Y103/VBRK_NE2A0 VBRK_X73Y103/VBRK_WR1END1 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X19Y95/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y103/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y105/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y100/INT_L.NW2END2->>EL1BEG1 INT_L_X20Y100/INT_L.NW2END2->>IMUX_L12 INT_L_X20Y100/INT_L.NW2END2->>NN2BEG2 INT_L_X20Y102/INT_L.NN2END2->>IMUX_L12 INT_L_X20Y102/INT_L.NN2END2->>IMUX_L20 INT_L_X20Y102/INT_L.NN2END2->>IMUX_L36 INT_L_X20Y102/INT_L.NN2END2->>NL1BEG1 INT_L_X20Y103/INT_L.NL1END1->>EL1BEG0 INT_L_X20Y103/INT_L.NL1END1->>IMUX_L10 INT_L_X20Y103/INT_L.NL1END1->>NR1BEG1 INT_L_X20Y104/INT_L.NR1END1->>EL1BEG0 INT_L_X20Y104/INT_L.NR1END1->>IMUX_L3 INT_L_X20Y104/INT_L.NR1END1->>NR1BEG1 INT_L_X20Y105/INT_L.NR1END1->>IMUX_L10 INT_L_X20Y90/INT_L.SS2END2->>IMUX_L21 INT_L_X20Y90/INT_L.SS2END2->>IMUX_L5 INT_L_X20Y92/INT_L.NW2END0->>IMUX_L24 INT_L_X20Y92/INT_L.SW2END2->>SS2BEG2 INT_L_X20Y92/INT_L.WR1END2->>IMUX_L20 INT_L_X20Y92/INT_L.WR1END2->>IMUX_L4 INT_L_X20Y93/INT_L.WL1END1->>IMUX_L3 INT_L_X20Y93/INT_L.WL1END1->>SW2BEG1 INT_L_X20Y97/INT_L.WL1END0->>IMUX_L1 INT_L_X20Y97/INT_L.WL1END0->>SW2BEG0 INT_L_X20Y98/INT_L.NW2END2->>IMUX_L20 INT_L_X20Y98/INT_L.NW2END2->>IMUX_L35 INT_L_X20Y98/INT_L.NW2END2->>NE2BEG2 INT_L_X22Y103/INT_L.EL1END1->>IMUX_L18 INT_L_X22Y103/INT_L.NE2END3->>EE2BEG3 INT_L_X22Y103/INT_L.NE2END3->>EL1BEG2 INT_L_X22Y103/INT_L.NE2END3->>IMUX_L29 INT_L_X22Y103/INT_L.NE2END3->>NR1BEG3 INT_L_X22Y104/INT_L.NR1END3->>IMUX_L14 INT_L_X22Y104/INT_L.NR1END3->>IMUX_L38 INT_L_X22Y104/INT_L.NR1END3->>IMUX_L6 INT_L_X22Y104/INT_L.NR1END3->>NE2BEG3 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X22Y89/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X22Y90/INT_L.NR1END0->>IMUX_L33 INT_L_X22Y90/INT_L.NR1END0->>IMUX_L41 INT_L_X22Y90/INT_L.NR1END0->>NW2BEG0 INT_L_X22Y92/INT_L.WW2END1->>IMUX_L19 INT_L_X22Y92/INT_L.WW2END1->>IMUX_L20 INT_L_X22Y92/INT_L.WW2END1->>IMUX_L3 INT_L_X22Y92/INT_L.WW2END1->>NL1BEG1 INT_L_X22Y92/INT_L.WW2END1->>SW2BEG1 INT_L_X22Y92/INT_L.WW2END1->>WL1BEG0 INT_L_X22Y93/INT_L.NL1END1->>IMUX_L26 INT_L_X22Y94/INT_L.WR1END3->>IMUX_L37 INT_L_X22Y94/INT_L.WR1END3->>SW2BEG2 INT_L_X22Y96/INT_L.NW2END2->>IMUX_L20 INT_L_X22Y96/INT_L.NW2END2->>IMUX_L44 INT_L_X22Y97/INT_L.WR1END3->>IMUX_L45 INT_L_X22Y97/INT_L.WR1END3->>NL1BEG2 INT_L_X22Y98/INT_L.NL1END2->>IMUX_L28 INT_L_X22Y98/INT_L.NL1END2->>WR1BEG3 INT_L_X24Y101/INT_L.SL1END3->>IMUX_L47 INT_L_X24Y102/INT_L.SL1END3->>IMUX_L7 INT_L_X24Y102/INT_L.SL1END3->>SL1BEG3 INT_L_X24Y103/INT_L.EE2END3->>EE2BEG3 INT_L_X24Y103/INT_L.EE2END3->>IMUX_L14 INT_L_X24Y103/INT_L.EE2END3->>IMUX_L6 INT_L_X24Y103/INT_L.EE2END3->>IMUX_L7 INT_L_X24Y103/INT_L.EE2END3->>SL1BEG3 INT_L_X24Y104/INT_L.ER1END1->>IMUX_L4 INT_L_X24Y104/INT_L.ER1END1->>NE2BEG1 INT_L_X24Y104/INT_L.NE2END2->>IMUX_L44 INT_L_X24Y89/INT_L.EE2END0->>IMUX_L41 INT_L_X24Y89/INT_L.EL1END3->>IMUX_L22 INT_L_X24Y90/INT_L.EL1END2->>IMUX_L35 INT_L_X24Y90/INT_L.EL1END2->>IMUX_L5 INT_L_X24Y91/INT_L.EL1END1->>IMUX_L18 INT_L_X24Y91/INT_L.EL1END1->>IMUX_L33 INT_L_X24Y91/INT_L.NE2END3->>EL1BEG2 INT_L_X24Y91/INT_L.NE2END3->>IMUX_L22 INT_L_X24Y91/INT_L.NE2END3->>IMUX_L38 INT_L_X24Y92/INT_L.SL1END1->>IMUX_L35 INT_L_X24Y92/INT_L.SL1END1->>WW2BEG1 INT_L_X24Y93/INT_L.NE2END1->>EL1BEG0 INT_L_X24Y93/INT_L.NE2END1->>IMUX_L33 INT_L_X24Y93/INT_L.NE2END1->>NL1BEG0 INT_L_X24Y93/INT_L.NE2END1->>SL1BEG1 INT_L_X24Y93/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X24Y94/INT_L.NL1END0->>IMUX_L24 INT_L_X24Y94/INT_L.NL1END0->>IMUX_L32 INT_L_X24Y94/INT_L.NL1END0->>IMUX_L40 INT_L_X24Y94/INT_L.WR1END1->>IMUX_L3 INT_L_X24Y94/INT_L.WR1END1->>IMUX_L41 INT_L_X24Y94/INT_L.WR1END1->>SW2BEG0 INT_L_X24Y94/INT_L.WR1END1->>WR1BEG2 INT_L_X24Y95/INT_L.WR1END1->>IMUX_L25 INT_L_X24Y95/INT_L.WR1END1->>IMUX_L33 INT_L_X24Y95/INT_L.WR1END1->>WR1BEG2 INT_L_X24Y97/INT_L.EL1END1->>IMUX_L3 INT_L_X26Y103/INT_L.EE2END3->>IMUX_L38 INT_L_X26Y89/INT_L.EL1END3->>ER1BEG_S0 INT_L_X26Y89/INT_L.EL1END3->>IMUX_L30 INT_L_X26Y89/INT_L.EL1END3->>IMUX_L46 INT_L_X26Y89/INT_L.EL1END3->>IMUX_L6 INT_L_X26Y92/INT_L.SE2END0->>IMUX_L1 INT_L_X26Y92/INT_L.SE2END0->>IMUX_L9 INT_L_X26Y93/INT_L.ER1END1->>EE2BEG1 INT_L_X26Y93/INT_L.ER1END1->>IMUX_L43 INT_L_X28Y89/INT_L.SE2END0->>IMUX_L24 INT_L_X28Y93/INT_L.EE2END1->>IMUX_L10 INT_L_X28Y93/INT_L.EE2END1->>IMUX_L26 INT_L_X28Y93/INT_L.EE2END1->>NN2BEG1 INT_L_X28Y93/INT_L.EE2END1->>SE2BEG1 INT_L_X28Y95/INT_L.NN2END1->>IMUX_L3 INT_L_X28Y95/INT_L.NN2END1->>IMUX_L33 INT_L_X28Y95/INT_L.NN2END1->>NE2BEG1 INT_L_X28Y98/INT_L.NW2END0->>IMUX_L24 INT_L_X28Y99/INT_L.NW2END0->>IMUX_L24 INT_L_X28Y99/INT_L.NW2END0->>IMUX_L32 INT_L_X28Y99/INT_L.NW2END0->>IMUX_L8 INT_L_X30Y99/INT_L.NE2END0->>WR1BEG1 INT_R_X19Y92/INT_R.SW2END1->>IMUX19 INT_R_X19Y95/INT_R.SL1END0->>IMUX0 INT_R_X19Y96/INT_R.SW2END0->>SL1BEG0 INT_R_X21Y100/INT_R.EL1END1->>FAN_ALT2 INT_R_X21Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X21Y100/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X21Y100/INT_R.NN2END3->>IMUX23 INT_R_X21Y100/INT_R.NN2END3->>IMUX6 INT_R_X21Y100/INT_R.NN2END3->>NN2BEG3 INT_R_X21Y102/INT_R.NN2END3->>IMUX29 INT_R_X21Y102/INT_R.NN2END3->>IMUX45 INT_R_X21Y102/INT_R.NN2END3->>NE2BEG3 INT_R_X21Y102/INT_R.NN2END3->>NL1BEG2 INT_R_X21Y103/INT_R.EL1END0->>IMUX16 INT_R_X21Y103/INT_R.NL1END2->>EL1BEG1 INT_R_X21Y103/INT_R.NL1END2->>IMUX27 INT_R_X21Y103/INT_R.NL1END2->>IMUX3 INT_R_X21Y103/INT_R.NL1END2->>IMUX36 INT_R_X21Y104/INT_R.EL1END0->>EE2BEG0 INT_R_X21Y104/INT_R.EL1END0->>IMUX16 INT_R_X21Y104/INT_R.EL1END0->>NR1BEG0 INT_R_X21Y105/INT_R.NR1END0->>IMUX24 INT_R_X21Y91/INT_R.NW2END0->>IMUX32 INT_R_X21Y91/INT_R.NW2END0->>NW2BEG0 INT_R_X21Y91/INT_R.SW2END1->>IMUX19 INT_R_X21Y91/INT_R.SW2END1->>IMUX3 INT_R_X21Y91/INT_R.SW2END1->>IMUX43 INT_R_X21Y92/INT_R.WL1END0->>IMUX24 INT_R_X21Y92/INT_R.WL1END0->>IMUX32 INT_R_X21Y92/INT_R.WL1END0->>WR1BEG2 INT_R_X21Y93/INT_R.SW2END2->>IMUX14 INT_R_X21Y93/INT_R.SW2END2->>IMUX45 INT_R_X21Y93/INT_R.SW2END2->>SW2BEG2 INT_R_X21Y93/INT_R.SW2END2->>WL1BEG1 INT_R_X21Y97/INT_R.WW2END1->>IMUX28 INT_R_X21Y97/INT_R.WW2END1->>NW2BEG2 INT_R_X21Y97/INT_R.WW2END1->>WL1BEG0 INT_R_X21Y98/INT_R.WR1END3->>IMUX22 INT_R_X21Y98/INT_R.WR1END3->>IMUX37 INT_R_X21Y98/INT_R.WR1END3->>IMUX38 INT_R_X21Y98/INT_R.WR1END3->>NN2BEG3 INT_R_X21Y99/INT_R.NE2END2->>IMUX4 INT_R_X21Y99/INT_R.NE2END2->>IMUX5 INT_R_X21Y99/INT_R.NE2END2->>NW2BEG2 INT_R_X23Y103/INT_R.EL1END2->>IMUX12 INT_R_X23Y103/INT_R.EL1END2->>IMUX21 INT_R_X23Y103/INT_R.EL1END2->>IMUX5 INT_R_X23Y103/INT_R.EL1END2->>NE2BEG2 INT_R_X23Y104/INT_R.EE2END0->>ER1BEG1 INT_R_X23Y104/INT_R.EE2END0->>IMUX0 INT_R_X23Y105/INT_R.NE2END3->>IMUX15 INT_R_X23Y105/INT_R.NE2END3->>IMUX7 INT_R_X23Y89/INT_R.ER1END1->>IMUX3 INT_R_X23Y89/INT_R.ER1END1->>IMUX35 INT_R_X23Y89/INT_R.ER1END1->>IMUX43 INT_R_X23Y90/INT_R.NE2END0->>EE2BEG0 INT_R_X23Y90/INT_R.NE2END0->>EL1BEG_N3 INT_R_X23Y90/INT_R.NE2END0->>NL1BEG_N3 INT_R_X23Y90/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X23Y90/INT_R.NL1BEG_N3->>IMUX29 INT_R_X23Y90/INT_R.NL1BEG_N3->>IMUX46 INT_R_X23Y90/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X23Y90/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X23Y91/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y91/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X23Y91/INT_R.NL1END2->>EL1BEG1 INT_R_X23Y91/INT_R.NL1END2->>FAN_ALT7 INT_R_X23Y91/INT_R.NL1END2->>IMUX19 INT_R_X23Y91/INT_R.NL1END2->>IMUX28 INT_R_X23Y91/INT_R.NL1END2->>NL1BEG1 INT_R_X23Y92/INT_R.NL1END1->>IMUX1 INT_R_X23Y92/INT_R.NL1END1->>IMUX10 INT_R_X23Y92/INT_R.NL1END1->>IMUX42 INT_R_X23Y92/INT_R.NL1END1->>NE2BEG1 INT_R_X23Y93/INT_R.SW2END0->>IMUX18 INT_R_X23Y94/INT_R.WR1END2->>IMUX20 INT_R_X23Y94/INT_R.WR1END2->>IMUX36 INT_R_X23Y94/INT_R.WR1END2->>IMUX43 INT_R_X23Y94/INT_R.WR1END2->>WR1BEG3 INT_R_X23Y95/INT_R.WR1END2->>IMUX13 INT_R_X23Y95/INT_R.WR1END2->>IMUX28 INT_R_X23Y95/INT_R.WR1END2->>IMUX36 INT_R_X23Y95/INT_R.WR1END2->>IMUX43 INT_R_X23Y95/INT_R.WR1END2->>NN2BEG2 INT_R_X23Y95/INT_R.WR1END2->>NW2BEG2 INT_R_X23Y97/INT_R.NN2END2->>EL1BEG1 INT_R_X23Y97/INT_R.NN2END2->>IMUX28 INT_R_X23Y97/INT_R.NN2END2->>WR1BEG3 INT_R_X23Y97/INT_R.NN2END2->>WW2BEG1 INT_R_X25Y105/INT_R.NE2END1->>IMUX10 INT_R_X25Y105/INT_R.NE2END1->>NR1BEG1 INT_R_X25Y106/INT_R.NR1END1->>IMUX42 INT_R_X25Y90/INT_R.EE2END0->>EL1BEG_N3 INT_R_X25Y90/INT_R.EE2END0->>IMUX0 INT_R_X25Y91/INT_R.EL1END2->>IMUX5 INT_R_X25Y93/INT_R.EL1END0->>ER1BEG1 INT_R_X25Y93/INT_R.EL1END0->>IMUX8 INT_R_X25Y93/INT_R.EL1END0->>NR1BEG0 INT_R_X25Y93/INT_R.EL1END0->>SE2BEG0 INT_R_X25Y94/INT_R.NR1END0->>IMUX40 INT_R_X25Y94/INT_R.NR1END0->>NR1BEG0 INT_R_X25Y94/INT_R.NR1END0->>WR1BEG1 INT_R_X25Y95/INT_R.NR1END0->>IMUX32 INT_R_X25Y95/INT_R.NR1END0->>WR1BEG1 INT_R_X27Y90/INT_R.ER1END0->>SE2BEG0 INT_R_X29Y92/INT_R.SE2END1->>IMUX2 INT_R_X29Y96/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y96/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X29Y96/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X29Y96/INT_R.NE2END1->>BYP_ALT4 INT_R_X29Y96/INT_R.NE2END1->>IMUX2 INT_R_X29Y96/INT_R.NE2END1->>NL1BEG0 INT_R_X29Y97/INT_R.NL1END0->>IMUX24 INT_R_X29Y97/INT_R.NL1END0->>IMUX8 INT_R_X29Y97/INT_R.NL1END0->>NR1BEG0 INT_R_X29Y97/INT_R.NL1END0->>NW2BEG0 INT_R_X29Y98/INT_R.NR1END0->>IMUX17 INT_R_X29Y98/INT_R.NR1END0->>IMUX40 INT_R_X29Y98/INT_R.NR1END0->>NE2BEG0 INT_R_X29Y98/INT_R.NR1END0->>NW2BEG0 INT_R_X29Y99/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 157, 

state_reg_n_0_[5] - 
wires: BRKH_INT_X21Y99/BRKH_INT_NN2BEG2 BRKH_INT_X26Y99/BRKH_INT_NE2BEG1 BRKH_INT_X27Y99/BRKH_INT_NE2BEG1 BRKH_INT_X28Y99/BRKH_INT_EL1END_S3_0 BRKH_INT_X28Y99/BRKH_INT_NE2BEG0 BRKH_INT_X29Y99/BRKH_INT_NE2END_S3_0 BRKH_INT_X29Y99/BRKH_INT_SE2A0 BRKH_INT_X30Y99/BRKH_INT_NN6A2 CLBLL_R_X19Y101/CLBLL_IMUX19 CLBLL_R_X19Y101/CLBLL_L_B2 CLBLL_R_X19Y101/CLBLL_WL1END1 CLBLL_R_X19Y102/CLBLL_IMUX6 CLBLL_R_X19Y102/CLBLL_L_A1 CLBLL_R_X19Y102/CLBLL_WR1END3 CLBLL_R_X19Y92/CLBLL_IMUX5 CLBLL_R_X19Y92/CLBLL_L_A6 CLBLL_R_X19Y92/CLBLL_WW2END2 CLBLL_R_X21Y101/CLBLL_IMUX13 CLBLL_R_X21Y101/CLBLL_IMUX35 CLBLL_R_X21Y101/CLBLL_IMUX44 CLBLL_R_X21Y101/CLBLL_IMUX5 CLBLL_R_X21Y101/CLBLL_LL_C6 CLBLL_R_X21Y101/CLBLL_LL_D4 CLBLL_R_X21Y101/CLBLL_L_A6 CLBLL_R_X21Y101/CLBLL_L_B6 CLBLL_R_X21Y105/CLBLL_IMUX27 CLBLL_R_X21Y105/CLBLL_LL_B4 CLBLL_R_X21Y91/CLBLL_IMUX23 CLBLL_R_X21Y91/CLBLL_IMUX39 CLBLL_R_X21Y91/CLBLL_L_C3 CLBLL_R_X21Y91/CLBLL_L_D3 CLBLL_R_X21Y92/CLBLL_IMUX21 CLBLL_R_X21Y92/CLBLL_IMUX45 CLBLL_R_X21Y92/CLBLL_LL_D2 CLBLL_R_X21Y92/CLBLL_L_C4 CLBLL_R_X21Y92/CLBLL_WL1END2 CLBLL_R_X21Y93/CLBLL_IMUX10 CLBLL_R_X21Y93/CLBLL_IMUX19 CLBLL_R_X21Y93/CLBLL_IMUX2 CLBLL_R_X21Y93/CLBLL_LL_A2 CLBLL_R_X21Y93/CLBLL_L_A4 CLBLL_R_X21Y93/CLBLL_L_B2 CLBLL_R_X21Y93/CLBLL_WR1END1 CLBLL_R_X21Y97/CLBLL_IMUX5 CLBLL_R_X21Y97/CLBLL_L_A6 CLBLL_R_X21Y98/CLBLL_IMUX18 CLBLL_R_X21Y98/CLBLL_IMUX25 CLBLL_R_X21Y98/CLBLL_LL_B2 CLBLL_R_X21Y98/CLBLL_L_B5 CLBLL_R_X21Y98/CLBLL_SW2A2 CLBLL_R_X21Y99/CLBLL_WL1END1 CLBLL_R_X23Y88/CLBLL_EL1BEG3 CLBLL_R_X23Y89/CLBLL_EL1BEG2 CLBLL_R_X23Y89/CLBLL_IMUX1 CLBLL_R_X23Y89/CLBLL_IMUX17 CLBLL_R_X23Y89/CLBLL_IMUX29 CLBLL_R_X23Y89/CLBLL_IMUX45 CLBLL_R_X23Y89/CLBLL_LL_A3 CLBLL_R_X23Y89/CLBLL_LL_AQ CLBLL_R_X23Y89/CLBLL_LL_B3 CLBLL_R_X23Y89/CLBLL_LL_C2 CLBLL_R_X23Y89/CLBLL_LL_D2 CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y90/CLBLL_IMUX32 CLBLL_R_X23Y90/CLBLL_LL_C1 CLBLL_R_X23Y90/CLBLL_NE2A3 CLBLL_R_X23Y90/CLBLL_WR1END3 CLBLL_R_X23Y91/CLBLL_IMUX17 CLBLL_R_X23Y91/CLBLL_IMUX4 CLBLL_R_X23Y91/CLBLL_LL_A6 CLBLL_R_X23Y91/CLBLL_LL_B3 CLBLL_R_X23Y91/CLBLL_NW2A2 CLBLL_R_X23Y92/CLBLL_IMUX15 CLBLL_R_X23Y92/CLBLL_LL_B1 CLBLL_R_X23Y94/CLBLL_IMUX15 CLBLL_R_X23Y94/CLBLL_IMUX29 CLBLL_R_X23Y94/CLBLL_IMUX45 CLBLL_R_X23Y94/CLBLL_IMUX7 CLBLL_R_X23Y94/CLBLL_LL_A1 CLBLL_R_X23Y94/CLBLL_LL_B1 CLBLL_R_X23Y94/CLBLL_LL_C2 CLBLL_R_X23Y94/CLBLL_LL_D2 CLBLL_R_X23Y96/CLBLL_IMUX29 CLBLL_R_X23Y96/CLBLL_LL_C2 CLBLL_R_X23Y98/CLBLL_IMUX2 CLBLL_R_X23Y98/CLBLL_LL_A2 CLBLL_R_X25Y89/CLBLL_EE2A2 CLBLL_R_X25Y90/CLBLL_IMUX10 CLBLL_R_X25Y90/CLBLL_L_A4 CLBLL_R_X25Y91/CLBLL_IMUX0 CLBLL_R_X25Y91/CLBLL_IMUX16 CLBLL_R_X25Y91/CLBLL_L_A3 CLBLL_R_X25Y91/CLBLL_L_B3 CLBLL_R_X25Y92/CLBLL_NE2A0 CLBLL_R_X25Y95/CLBLL_WW2A0 CLBLL_R_X25Y97/CLBLL_IMUX0 CLBLL_R_X25Y97/CLBLL_L_A3 CLBLL_R_X25Y97/CLBLL_NW2A0 CLBLL_R_X25Y99/CLBLL_NE4C1 CLBLL_R_X27Y100/CLBLL_EL1BEG0 CLBLL_R_X27Y100/CLBLL_IMUX2 CLBLL_R_X27Y100/CLBLL_LL_A2 CLBLL_R_X27Y100/CLBLL_NE2A1 CLBLL_R_X27Y101/CLBLL_IMUX27 CLBLL_R_X27Y101/CLBLL_IMUX28 CLBLL_R_X27Y101/CLBLL_IMUX4 CLBLL_R_X27Y101/CLBLL_LL_A6 CLBLL_R_X27Y101/CLBLL_LL_B4 CLBLL_R_X27Y101/CLBLL_LL_C4 CLBLL_R_X27Y102/CLBLL_IMUX2 CLBLL_R_X27Y102/CLBLL_LL_A2 CLBLL_R_X27Y103/CLBLL_EE2BEG1 CLBLL_R_X27Y103/CLBLL_IMUX3 CLBLL_R_X27Y103/CLBLL_L_A2 CLBLL_R_X27Y104/CLBLL_EE2BEG1 CLBLL_R_X27Y104/CLBLL_IMUX2 CLBLL_R_X27Y104/CLBLL_IMUX3 CLBLL_R_X27Y104/CLBLL_LL_A2 CLBLL_R_X27Y104/CLBLL_L_A2 CLBLL_R_X27Y105/CLBLL_IMUX10 CLBLL_R_X27Y105/CLBLL_IMUX2 CLBLL_R_X27Y105/CLBLL_LL_A2 CLBLL_R_X27Y105/CLBLL_L_A4 CLBLL_R_X27Y89/CLBLL_NE2A2 CLBLL_R_X27Y92/CLBLL_IMUX6 CLBLL_R_X27Y92/CLBLL_L_A1 CLBLL_R_X27Y93/CLBLL_EE2BEG0 CLBLL_R_X27Y93/CLBLL_EE2BEG2 CLBLL_R_X27Y93/CLBLL_IMUX3 CLBLL_R_X27Y93/CLBLL_IMUX8 CLBLL_R_X27Y93/CLBLL_LL_A5 CLBLL_R_X27Y93/CLBLL_L_A2 CLBLL_R_X27Y93/CLBLL_NE2A3 CLBLL_R_X27Y94/CLBLL_IMUX10 CLBLL_R_X27Y94/CLBLL_IMUX2 CLBLL_R_X27Y94/CLBLL_LL_A2 CLBLL_R_X27Y94/CLBLL_L_A4 CLBLL_R_X27Y94/CLBLL_NE2A2 CLBLL_R_X27Y95/CLBLL_WR1END2 CLBLL_R_X27Y96/CLBLL_NE2A1 CLBLL_R_X27Y98/CLBLL_WR1END2 CLBLL_R_X27Y99/CLBLL_IMUX1 CLBLL_R_X27Y99/CLBLL_LL_A3 CLBLL_R_X29Y100/CLBLL_IMUX1 CLBLL_R_X29Y100/CLBLL_LL_A3 CLBLL_R_X29Y101/CLBLL_NE2A0 CLBLL_R_X29Y103/CLBLL_IMUX3 CLBLL_R_X29Y103/CLBLL_L_A2 CLBLL_R_X29Y104/CLBLL_IMUX3 CLBLL_R_X29Y104/CLBLL_L_A2 CLBLL_R_X29Y104/CLBLL_NE2A1 CLBLL_R_X29Y106/CLBLL_IMUX1 CLBLL_R_X29Y106/CLBLL_LL_A3 CLBLL_R_X29Y106/CLBLL_NW2A1 CLBLL_R_X29Y92/CLBLL_IMUX4 CLBLL_R_X29Y92/CLBLL_LL_A6 CLBLL_R_X29Y93/CLBLL_IMUX5 CLBLL_R_X29Y93/CLBLL_IMUX8 CLBLL_R_X29Y93/CLBLL_LL_A5 CLBLL_R_X29Y93/CLBLL_L_A6 CLBLL_R_X29Y94/CLBLL_EE2A2 CLBLL_R_X29Y95/CLBLL_IMUX1 CLBLL_R_X29Y95/CLBLL_LL_A3 CLBLL_R_X29Y99/CLBLL_SE2A0 CLBLM_L_X20Y101/CLBLM_BYP1 CLBLM_L_X20Y101/CLBLM_IMUX5 CLBLM_L_X20Y101/CLBLM_L_A6 CLBLM_L_X20Y101/CLBLM_M_AX CLBLM_L_X20Y101/CLBLM_WL1END1 CLBLM_L_X20Y102/CLBLM_IMUX19 CLBLM_L_X20Y102/CLBLM_IMUX3 CLBLM_L_X20Y102/CLBLM_IMUX4 CLBLM_L_X20Y102/CLBLM_L_A2 CLBLM_L_X20Y102/CLBLM_L_B2 CLBLM_L_X20Y102/CLBLM_M_A6 CLBLM_L_X20Y102/CLBLM_WR1END3 CLBLM_L_X20Y104/CLBLM_IMUX0 CLBLM_L_X20Y104/CLBLM_L_A3 CLBLM_L_X20Y91/CLBLM_IMUX36 CLBLM_L_X20Y91/CLBLM_L_D2 CLBLM_L_X20Y92/CLBLM_IMUX31 CLBLM_L_X20Y92/CLBLM_M_C5 CLBLM_L_X20Y92/CLBLM_WW2END2 CLBLM_L_X20Y93/CLBLM_IMUX5 CLBLM_L_X20Y93/CLBLM_L_A6 CLBLM_L_X22Y88/CLBLM_IMUX3 CLBLM_L_X22Y88/CLBLM_L_A2 CLBLM_L_X22Y89/CLBLM_IMUX11 CLBLM_L_X22Y89/CLBLM_IMUX3 CLBLM_L_X22Y89/CLBLM_IMUX41 CLBLM_L_X22Y89/CLBLM_L_A2 CLBLM_L_X22Y89/CLBLM_L_D1 CLBLM_L_X22Y89/CLBLM_M_A4 CLBLM_L_X22Y90/CLBLM_IMUX10 CLBLM_L_X22Y90/CLBLM_L_A4 CLBLM_L_X22Y92/CLBLM_IMUX39 CLBLM_L_X22Y92/CLBLM_L_D3 CLBLM_L_X22Y92/CLBLM_WL1END2 CLBLM_L_X22Y93/CLBLM_IMUX14 CLBLM_L_X22Y93/CLBLM_IMUX30 CLBLM_L_X22Y93/CLBLM_IMUX46 CLBLM_L_X22Y93/CLBLM_L_B1 CLBLM_L_X22Y93/CLBLM_L_C5 CLBLM_L_X22Y93/CLBLM_L_D5 CLBLM_L_X22Y93/CLBLM_WR1END1 CLBLM_L_X22Y97/CLBLM_IMUX24 CLBLM_L_X22Y97/CLBLM_M_B5 CLBLM_L_X22Y98/CLBLM_IMUX15 CLBLM_L_X22Y98/CLBLM_M_B1 CLBLM_L_X22Y98/CLBLM_SW2A2 CLBLM_L_X22Y99/CLBLM_WL1END1 CLBLM_L_X24Y88/CLBLM_EL1BEG3 CLBLM_L_X24Y88/CLBLM_IMUX38 CLBLM_L_X24Y88/CLBLM_M_D3 CLBLM_L_X24Y89/CLBLM_EL1BEG2 CLBLM_L_X24Y89/CLBLM_IMUX27 CLBLM_L_X24Y89/CLBLM_IMUX7 CLBLM_L_X24Y89/CLBLM_M_A1 CLBLM_L_X24Y89/CLBLM_M_B4 CLBLM_L_X24Y90/CLBLM_IMUX45 CLBLM_L_X24Y90/CLBLM_IMUX6 CLBLM_L_X24Y90/CLBLM_IMUX7 CLBLM_L_X24Y90/CLBLM_L_A1 CLBLM_L_X24Y90/CLBLM_M_A1 CLBLM_L_X24Y90/CLBLM_M_D2 CLBLM_L_X24Y90/CLBLM_NE2A3 CLBLM_L_X24Y90/CLBLM_WR1END3 CLBLM_L_X24Y91/CLBLM_IMUX2 CLBLM_L_X24Y91/CLBLM_IMUX26 CLBLM_L_X24Y91/CLBLM_IMUX34 CLBLM_L_X24Y91/CLBLM_L_B4 CLBLM_L_X24Y91/CLBLM_L_C6 CLBLM_L_X24Y91/CLBLM_M_A2 CLBLM_L_X24Y91/CLBLM_NW2A2 CLBLM_L_X24Y92/CLBLM_IMUX32 CLBLM_L_X24Y92/CLBLM_IMUX8 CLBLM_L_X24Y92/CLBLM_M_A5 CLBLM_L_X24Y92/CLBLM_M_C1 CLBLM_L_X24Y95/CLBLM_IMUX17 CLBLM_L_X24Y95/CLBLM_M_B3 CLBLM_L_X26Y89/CLBLM_EE2A2 CLBLM_L_X26Y89/CLBLM_IMUX20 CLBLM_L_X26Y89/CLBLM_IMUX36 CLBLM_L_X26Y89/CLBLM_L_C2 CLBLM_L_X26Y89/CLBLM_L_D2 CLBLM_L_X26Y92/CLBLM_IMUX0 CLBLM_L_X26Y92/CLBLM_IMUX24 CLBLM_L_X26Y92/CLBLM_L_A3 CLBLM_L_X26Y92/CLBLM_M_B5 CLBLM_L_X26Y92/CLBLM_NE2A0 CLBLM_L_X26Y94/CLBLM_IMUX3 CLBLM_L_X26Y94/CLBLM_IMUX4 CLBLM_L_X26Y94/CLBLM_L_A2 CLBLM_L_X26Y94/CLBLM_M_A6 CLBLM_L_X26Y95/CLBLM_IMUX10 CLBLM_L_X26Y95/CLBLM_L_A4 CLBLM_L_X26Y95/CLBLM_WW2A0 CLBLM_L_X26Y96/CLBLM_IMUX9 CLBLM_L_X26Y96/CLBLM_L_A5 CLBLM_L_X26Y97/CLBLM_NW2A0 CLBLM_L_X26Y99/CLBLM_NE4C1 CLBLM_L_X28Y100/CLBLM_EL1BEG0 CLBLM_L_X28Y100/CLBLM_IMUX11 CLBLM_L_X28Y100/CLBLM_IMUX17 CLBLM_L_X28Y100/CLBLM_M_A4 CLBLM_L_X28Y100/CLBLM_M_B3 CLBLM_L_X28Y100/CLBLM_NE2A1 CLBLM_L_X28Y103/CLBLM_EE2BEG1 CLBLM_L_X28Y104/CLBLM_EE2BEG1 CLBLM_L_X28Y105/CLBLM_IMUX15 CLBLM_L_X28Y105/CLBLM_IMUX31 CLBLM_L_X28Y105/CLBLM_M_B1 CLBLM_L_X28Y105/CLBLM_M_C5 CLBLM_L_X28Y106/CLBLM_IMUX8 CLBLM_L_X28Y106/CLBLM_M_A5 CLBLM_L_X28Y89/CLBLM_IMUX27 CLBLM_L_X28Y89/CLBLM_M_B4 CLBLM_L_X28Y89/CLBLM_NE2A2 CLBLM_L_X28Y93/CLBLM_EE2BEG0 CLBLM_L_X28Y93/CLBLM_EE2BEG2 CLBLM_L_X28Y93/CLBLM_IMUX15 CLBLM_L_X28Y93/CLBLM_M_B1 CLBLM_L_X28Y93/CLBLM_NE2A3 CLBLM_L_X28Y94/CLBLM_IMUX25 CLBLM_L_X28Y94/CLBLM_IMUX4 CLBLM_L_X28Y94/CLBLM_L_B5 CLBLM_L_X28Y94/CLBLM_M_A6 CLBLM_L_X28Y94/CLBLM_NE2A2 CLBLM_L_X28Y95/CLBLM_IMUX2 CLBLM_L_X28Y95/CLBLM_M_A2 CLBLM_L_X28Y95/CLBLM_WR1END2 CLBLM_L_X28Y96/CLBLM_IMUX11 CLBLM_L_X28Y96/CLBLM_M_A4 CLBLM_L_X28Y96/CLBLM_NE2A1 CLBLM_L_X28Y97/CLBLM_IMUX24 CLBLM_L_X28Y97/CLBLM_IMUX8 CLBLM_L_X28Y97/CLBLM_M_A5 CLBLM_L_X28Y97/CLBLM_M_B5 CLBLM_L_X28Y98/CLBLM_IMUX2 CLBLM_L_X28Y98/CLBLM_M_A2 CLBLM_L_X28Y98/CLBLM_WR1END2 CLBLM_L_X30Y101/CLBLM_IMUX9 CLBLM_L_X30Y101/CLBLM_L_A5 CLBLM_L_X30Y101/CLBLM_NE2A0 CLBLM_L_X30Y103/CLBLM_IMUX11 CLBLM_L_X30Y103/CLBLM_M_A4 CLBLM_L_X30Y104/CLBLM_IMUX2 CLBLM_L_X30Y104/CLBLM_M_A2 CLBLM_L_X30Y104/CLBLM_NE2A1 CLBLM_L_X30Y105/CLBLM_IMUX1 CLBLM_L_X30Y105/CLBLM_M_A3 CLBLM_L_X30Y106/CLBLM_NW2A1 CLBLM_L_X30Y94/CLBLM_EE2A2 CLBLM_L_X30Y96/CLBLM_IMUX4 CLBLM_L_X30Y96/CLBLM_M_A6 CLBLM_L_X30Y98/CLBLM_IMUX8 CLBLM_L_X30Y98/CLBLM_M_A5 CLBLM_L_X30Y99/CLBLM_IMUX9 CLBLM_L_X30Y99/CLBLM_L_A5 CLBLM_L_X30Y99/CLBLM_SE2A0 INT_L_X20Y101/BYP_ALT1 INT_L_X20Y101/BYP_L1 INT_L_X20Y101/FAN_ALT5 INT_L_X20Y101/FAN_BOUNCE5 INT_L_X20Y101/IMUX_L5 INT_L_X20Y101/SR1END2 INT_L_X20Y101/WL1BEG1 INT_L_X20Y102/IMUX_L19 INT_L_X20Y102/IMUX_L3 INT_L_X20Y102/IMUX_L4 INT_L_X20Y102/NN2BEG2 INT_L_X20Y102/NW2END2 INT_L_X20Y102/SR1BEG2 INT_L_X20Y102/WR1BEG3 INT_L_X20Y103/NN2A2 INT_L_X20Y104/FAN_ALT7 INT_L_X20Y104/FAN_BOUNCE7 INT_L_X20Y104/IMUX_L0 INT_L_X20Y104/NE2BEG2 INT_L_X20Y104/NN2END2 INT_L_X20Y105/NE2A2 INT_L_X20Y91/IMUX_L36 INT_L_X20Y91/SW2END2 INT_L_X20Y92/IMUX_L31 INT_L_X20Y92/WL1END3 INT_L_X20Y92/WW2A2 INT_L_X20Y93/IMUX_L5 INT_L_X20Y93/WL1END_N1_3 INT_L_X20Y93/WR1END2 INT_L_X22Y88/IMUX_L3 INT_L_X22Y88/SR1END1 INT_L_X22Y89/IMUX_L11 INT_L_X22Y89/IMUX_L3 INT_L_X22Y89/IMUX_L41 INT_L_X22Y89/SR1BEG1 INT_L_X22Y89/WR1END1 INT_L_X22Y90/IMUX_L10 INT_L_X22Y90/WR1END1 INT_L_X22Y92/IMUX_L39 INT_L_X22Y92/WL1BEG2 INT_L_X22Y92/WR1END_S1_0 INT_L_X22Y93/IMUX_L14 INT_L_X22Y93/IMUX_L30 INT_L_X22Y93/IMUX_L46 INT_L_X22Y93/NW2END3 INT_L_X22Y93/WR1BEG1 INT_L_X22Y93/WR1END0 INT_L_X22Y96/WR1END_S1_0 INT_L_X22Y97/IMUX_L24 INT_L_X22Y97/WR1END0 INT_L_X22Y98/IMUX_L15 INT_L_X22Y98/SR1END3 INT_L_X22Y98/SW2A2 INT_L_X22Y99/NW2END3 INT_L_X22Y99/SR1BEG3 INT_L_X22Y99/SR1END_N3_3 INT_L_X22Y99/SW2BEG2 INT_L_X22Y99/WL1BEG1 INT_L_X24Y88/EL1END3 INT_L_X24Y88/IMUX_L38 INT_L_X24Y88/NR1BEG3 INT_L_X24Y89/EE2BEG2 INT_L_X24Y89/EL1END2 INT_L_X24Y89/IMUX_L27 INT_L_X24Y89/IMUX_L7 INT_L_X24Y89/NR1BEG2 INT_L_X24Y89/NR1END3 INT_L_X24Y90/EL1BEG1 INT_L_X24Y90/IMUX_L45 INT_L_X24Y90/IMUX_L6 INT_L_X24Y90/IMUX_L7 INT_L_X24Y90/NE2END3 INT_L_X24Y90/NL1BEG1 INT_L_X24Y90/NR1END2 INT_L_X24Y90/NW2BEG2 INT_L_X24Y90/WR1BEG3 INT_L_X24Y91/EL1BEG0 INT_L_X24Y91/IMUX_L2 INT_L_X24Y91/IMUX_L26 INT_L_X24Y91/IMUX_L34 INT_L_X24Y91/NL1BEG0 INT_L_X24Y91/NL1END1 INT_L_X24Y91/NL1END_S3_0 INT_L_X24Y91/NW2A2 INT_L_X24Y92/IMUX_L32 INT_L_X24Y92/IMUX_L8 INT_L_X24Y92/NL1END0 INT_L_X24Y95/IMUX_L17 INT_L_X24Y95/NE6BEG1 INT_L_X24Y95/WW2END0 INT_L_X26Y100/NE2A1 INT_L_X26Y88/SE2A2 INT_L_X26Y89/EE2END2 INT_L_X26Y89/IMUX_L20 INT_L_X26Y89/IMUX_L36 INT_L_X26Y89/SE2BEG2 INT_L_X26Y91/EL1BEG3 INT_L_X26Y91/NE2END_S3_0 INT_L_X26Y92/EL1BEG_N3 INT_L_X26Y92/IMUX_L0 INT_L_X26Y92/IMUX_L24 INT_L_X26Y92/NE2BEG0 INT_L_X26Y92/NE2END0 INT_L_X26Y93/NE2A0 INT_L_X26Y94/IMUX_L3 INT_L_X26Y94/IMUX_L4 INT_L_X26Y94/NW2END2 INT_L_X26Y95/IMUX_L10 INT_L_X26Y95/NL1BEG0 INT_L_X26Y95/NL1END_S3_0 INT_L_X26Y95/WL1END0 INT_L_X26Y95/WW2BEG0 INT_L_X26Y96/IMUX_L9 INT_L_X26Y96/NL1END0 INT_L_X26Y96/NW2BEG0 INT_L_X26Y96/NW2END1 INT_L_X26Y97/NW2A0 INT_L_X26Y99/NE2BEG1 INT_L_X26Y99/NE6END1 INT_L_X28Y100/EL1END0 INT_L_X28Y100/IMUX_L11 INT_L_X28Y100/IMUX_L17 INT_L_X28Y100/NE2A0 INT_L_X28Y100/NE2END1 INT_L_X28Y103/EE2A1 INT_L_X28Y104/EE2A1 INT_L_X28Y105/IMUX_L15 INT_L_X28Y105/IMUX_L31 INT_L_X28Y105/WL1END3 INT_L_X28Y106/IMUX_L8 INT_L_X28Y106/WL1END_N1_3 INT_L_X28Y89/IMUX_L27 INT_L_X28Y89/NE2END2 INT_L_X28Y93/EE2A0 INT_L_X28Y93/EE2A2 INT_L_X28Y93/IMUX_L15 INT_L_X28Y93/NE2END3 INT_L_X28Y94/EE2BEG2 INT_L_X28Y94/FAN_ALT5 INT_L_X28Y94/FAN_BOUNCE5 INT_L_X28Y94/IMUX_L25 INT_L_X28Y94/IMUX_L4 INT_L_X28Y94/NE2END2 INT_L_X28Y94/NL1BEG1 INT_L_X28Y95/EL1BEG0 INT_L_X28Y95/IMUX_L2 INT_L_X28Y95/NL1END1 INT_L_X28Y95/WR1BEG2 INT_L_X28Y96/IMUX_L11 INT_L_X28Y96/NE2END1 INT_L_X28Y96/NL1BEG0 INT_L_X28Y96/NL1END_S3_0 INT_L_X28Y96/NN2BEG1 INT_L_X28Y97/IMUX_L24 INT_L_X28Y97/IMUX_L8 INT_L_X28Y97/NL1END0 INT_L_X28Y97/NN2A1 INT_L_X28Y98/IMUX_L2 INT_L_X28Y98/NL1BEG0 INT_L_X28Y98/NL1END_S3_0 INT_L_X28Y98/NN2END1 INT_L_X28Y98/WR1BEG2 INT_L_X28Y99/EL1END_S3_0 INT_L_X28Y99/NE2BEG0 INT_L_X28Y99/NL1END0 INT_L_X30Y100/NE2END_S3_0 INT_L_X30Y100/NN6B2 INT_L_X30Y101/IMUX_L9 INT_L_X30Y101/NE2END0 INT_L_X30Y101/NN6C2 INT_L_X30Y102/NN6D2 INT_L_X30Y103/IMUX_L11 INT_L_X30Y103/NN6E2 INT_L_X30Y103/SL1END1 INT_L_X30Y104/IMUX_L2 INT_L_X30Y104/NE2END1 INT_L_X30Y104/NL1BEG1 INT_L_X30Y104/NN6END2 INT_L_X30Y104/SL1BEG1 INT_L_X30Y105/IMUX_L1 INT_L_X30Y105/NL1END1 INT_L_X30Y105/NW2BEG1 INT_L_X30Y106/NW2A1 INT_L_X30Y94/EE2END2 INT_L_X30Y94/NN2BEG2 INT_L_X30Y95/NN2A2 INT_L_X30Y96/IMUX_L4 INT_L_X30Y96/NL1BEG1 INT_L_X30Y96/NN2BEG2 INT_L_X30Y96/NN2END2 INT_L_X30Y97/NL1BEG0 INT_L_X30Y97/NL1END1 INT_L_X30Y97/NL1END_S3_0 INT_L_X30Y97/NN2A2 INT_L_X30Y98/IMUX_L8 INT_L_X30Y98/NL1END0 INT_L_X30Y98/NN2END2 INT_L_X30Y98/NN6BEG2 INT_L_X30Y99/IMUX_L9 INT_L_X30Y99/NN6A2 INT_L_X30Y99/SE2END0 INT_R_X19Y101/IMUX19 INT_R_X19Y101/WL1END1 INT_R_X19Y102/IMUX6 INT_R_X19Y102/WR1END3 INT_R_X19Y92/IMUX5 INT_R_X19Y92/WW2END2 INT_R_X21Y100/NN2A2 INT_R_X21Y101/IMUX13 INT_R_X21Y101/IMUX35 INT_R_X21Y101/IMUX44 INT_R_X21Y101/IMUX5 INT_R_X21Y101/NN2END2 INT_R_X21Y101/NW2BEG2 INT_R_X21Y102/NW2A2 INT_R_X21Y105/IMUX27 INT_R_X21Y105/NE2END2 INT_R_X21Y91/IMUX23 INT_R_X21Y91/IMUX39 INT_R_X21Y91/SR1END3 INT_R_X21Y91/SW2A2 INT_R_X21Y92/IMUX21 INT_R_X21Y92/IMUX45 INT_R_X21Y92/SR1BEG3 INT_R_X21Y92/SR1END_N3_3 INT_R_X21Y92/SW2BEG2 INT_R_X21Y92/WL1BEG3 INT_R_X21Y92/WL1END2 INT_R_X21Y92/WW2BEG2 INT_R_X21Y93/IMUX10 INT_R_X21Y93/IMUX19 INT_R_X21Y93/IMUX2 INT_R_X21Y93/WL1BEG_N3 INT_R_X21Y93/WR1BEG2 INT_R_X21Y93/WR1END1 INT_R_X21Y97/IMUX5 INT_R_X21Y97/SL1END2 INT_R_X21Y98/FAN_ALT1 INT_R_X21Y98/FAN_ALT5 INT_R_X21Y98/FAN_BOUNCE1 INT_R_X21Y98/FAN_BOUNCE5 INT_R_X21Y98/IMUX18 INT_R_X21Y98/IMUX25 INT_R_X21Y98/SL1BEG2 INT_R_X21Y98/SW2END2 INT_R_X21Y99/NN2BEG2 INT_R_X21Y99/WL1END1 INT_R_X23Y88/EL1BEG3 INT_R_X23Y89/EL1BEG2 INT_R_X23Y89/EL1BEG_N3 INT_R_X23Y89/IMUX1 INT_R_X23Y89/IMUX17 INT_R_X23Y89/IMUX29 INT_R_X23Y89/IMUX45 INT_R_X23Y89/LOGIC_OUTS4 INT_R_X23Y89/NE2BEG3 INT_R_X23Y89/NL1BEG_N3 INT_R_X23Y89/NR1BEG0 INT_R_X23Y89/WR1BEG1 INT_R_X23Y90/IMUX32 INT_R_X23Y90/NE2A3 INT_R_X23Y90/NN2BEG3 INT_R_X23Y90/NR1BEG0 INT_R_X23Y90/NR1END0 INT_R_X23Y90/WR1BEG1 INT_R_X23Y90/WR1END3 INT_R_X23Y91/IMUX17 INT_R_X23Y91/IMUX4 INT_R_X23Y91/NN2A3 INT_R_X23Y91/NR1END0 INT_R_X23Y91/NW2END2 INT_R_X23Y92/IMUX15 INT_R_X23Y92/NN2BEG3 INT_R_X23Y92/NN2END3 INT_R_X23Y92/NW2BEG3 INT_R_X23Y92/WR1BEG_S0 INT_R_X23Y93/NN2A3 INT_R_X23Y93/NW2A3 INT_R_X23Y93/WR1BEG0 INT_R_X23Y94/IMUX15 INT_R_X23Y94/IMUX29 INT_R_X23Y94/IMUX45 INT_R_X23Y94/IMUX7 INT_R_X23Y94/NN2BEG3 INT_R_X23Y94/NN2END3 INT_R_X23Y95/NN2A3 INT_R_X23Y96/IMUX29 INT_R_X23Y96/NN2BEG3 INT_R_X23Y96/NN2END3 INT_R_X23Y96/WR1BEG_S0 INT_R_X23Y97/NN2A3 INT_R_X23Y97/WR1BEG0 INT_R_X23Y98/FAN_ALT1 INT_R_X23Y98/FAN_BOUNCE1 INT_R_X23Y98/IMUX2 INT_R_X23Y98/NN2END3 INT_R_X23Y98/NW2BEG3 INT_R_X23Y99/NW2A3 INT_R_X25Y89/EE2A2 INT_R_X25Y90/EL1END1 INT_R_X25Y90/EL1END_S3_0 INT_R_X25Y90/IMUX10 INT_R_X25Y91/EL1END0 INT_R_X25Y91/IMUX0 INT_R_X25Y91/IMUX16 INT_R_X25Y91/NE2BEG0 INT_R_X25Y92/NE2A0 INT_R_X25Y95/NE6A1 INT_R_X25Y95/WW2A0 INT_R_X25Y96/NE6B1 INT_R_X25Y96/NW2END_S0_0 INT_R_X25Y97/IMUX0 INT_R_X25Y97/NE6C1 INT_R_X25Y97/NW2END0 INT_R_X25Y98/NE6D1 INT_R_X25Y99/NE6E1 INT_R_X27Y100/EL1BEG0 INT_R_X27Y100/IMUX2 INT_R_X27Y100/NE2A1 INT_R_X27Y100/NE2END1 INT_R_X27Y100/NN2BEG1 INT_R_X27Y101/IMUX27 INT_R_X27Y101/IMUX28 INT_R_X27Y101/IMUX4 INT_R_X27Y101/NN2A1 INT_R_X27Y101/SR1END1 INT_R_X27Y102/IMUX2 INT_R_X27Y102/NN2END1 INT_R_X27Y102/NR1BEG1 INT_R_X27Y102/SR1BEG1 INT_R_X27Y103/EE2BEG1 INT_R_X27Y103/IMUX3 INT_R_X27Y103/NN2BEG1 INT_R_X27Y103/NR1BEG1 INT_R_X27Y103/NR1END1 INT_R_X27Y104/EE2BEG1 INT_R_X27Y104/IMUX2 INT_R_X27Y104/IMUX3 INT_R_X27Y104/NN2A1 INT_R_X27Y104/NR1END1 INT_R_X27Y105/IMUX10 INT_R_X27Y105/IMUX2 INT_R_X27Y105/NN2END1 INT_R_X27Y88/NE2BEG2 INT_R_X27Y88/SE2END2 INT_R_X27Y89/NE2A2 INT_R_X27Y91/EL1END3 INT_R_X27Y91/NR1BEG3 INT_R_X27Y92/IMUX6 INT_R_X27Y92/NE2BEG3 INT_R_X27Y92/NE2END_S3_0 INT_R_X27Y92/NL1BEG2 INT_R_X27Y92/NR1END3 INT_R_X27Y93/EE2BEG0 INT_R_X27Y93/EE2BEG2 INT_R_X27Y93/IMUX3 INT_R_X27Y93/IMUX8 INT_R_X27Y93/NE2A3 INT_R_X27Y93/NE2BEG2 INT_R_X27Y93/NE2END0 INT_R_X27Y93/NL1BEG1 INT_R_X27Y93/NL1END2 INT_R_X27Y93/NW2BEG2 INT_R_X27Y94/IMUX10 INT_R_X27Y94/IMUX2 INT_R_X27Y94/NE2A2 INT_R_X27Y94/NL1END1 INT_R_X27Y94/NR1BEG1 INT_R_X27Y94/NW2A2 INT_R_X27Y95/NE2BEG1 INT_R_X27Y95/NR1END1 INT_R_X27Y95/NW2BEG1 INT_R_X27Y95/WL1BEG0 INT_R_X27Y95/WR1END2 INT_R_X27Y96/NE2A1 INT_R_X27Y96/NW2A1 INT_R_X27Y98/NL1BEG1 INT_R_X27Y98/WR1END2 INT_R_X27Y99/IMUX1 INT_R_X27Y99/NE2BEG1 INT_R_X27Y99/NL1END1 INT_R_X29Y100/IMUX1 INT_R_X29Y100/NE2BEG0 INT_R_X29Y100/NE2END0 INT_R_X29Y100/SE2BEG0 INT_R_X29Y101/NE2A0 INT_R_X29Y103/EE2END1 INT_R_X29Y103/IMUX3 INT_R_X29Y103/NE2BEG1 INT_R_X29Y104/EE2END1 INT_R_X29Y104/IMUX3 INT_R_X29Y104/NE2A1 INT_R_X29Y105/WL1BEG3 INT_R_X29Y106/IMUX1 INT_R_X29Y106/NW2END1 INT_R_X29Y106/WL1BEG_N3 INT_R_X29Y92/IMUX4 INT_R_X29Y92/SL1END2 INT_R_X29Y93/EE2END0 INT_R_X29Y93/EE2END2 INT_R_X29Y93/IMUX5 INT_R_X29Y93/IMUX8 INT_R_X29Y93/SL1BEG2 INT_R_X29Y94/EE2A2 INT_R_X29Y94/EL1END_S3_0 INT_R_X29Y95/EL1END0 INT_R_X29Y95/IMUX1 INT_R_X29Y99/NE2END_S3_0 INT_R_X29Y99/SE2A0 VBRK_X60Y92/VBRK_EL1BEG3 VBRK_X60Y93/VBRK_EL1BEG2 VBRK_X60Y94/VBRK_NE2A3 VBRK_X60Y94/VBRK_WR1END3 VBRK_X60Y95/VBRK_NW2A2 VBRK_X73Y103/VBRK_SE2A0 VBRK_X73Y106/VBRK_NE2A0 VBRK_X73Y109/VBRK_NE2A1 VBRK_X73Y111/VBRK_NW2A1 VBRK_X73Y98/VBRK_EE2A2 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y92/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X20Y101/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X20Y101/INT_L.BYP_ALT1->>BYP_L1 INT_L_X20Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y101/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X20Y101/INT_L.SR1END2->>FAN_ALT5 INT_L_X20Y101/INT_L.SR1END2->>IMUX_L5 INT_L_X20Y101/INT_L.SR1END2->>WL1BEG1 INT_L_X20Y102/INT_L.NW2END2->>IMUX_L19 INT_L_X20Y102/INT_L.NW2END2->>IMUX_L3 INT_L_X20Y102/INT_L.NW2END2->>IMUX_L4 INT_L_X20Y102/INT_L.NW2END2->>NN2BEG2 INT_L_X20Y102/INT_L.NW2END2->>SR1BEG2 INT_L_X20Y102/INT_L.NW2END2->>WR1BEG3 INT_L_X20Y104/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X20Y104/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X20Y104/INT_L.NN2END2->>FAN_ALT7 INT_L_X20Y104/INT_L.NN2END2->>NE2BEG2 INT_L_X20Y91/INT_L.SW2END2->>IMUX_L36 INT_L_X20Y92/INT_L.WL1END3->>IMUX_L31 INT_L_X20Y93/INT_L.WR1END2->>IMUX_L5 INT_L_X22Y88/INT_L.SR1END1->>IMUX_L3 INT_L_X22Y89/INT_L.WR1END1->>IMUX_L11 INT_L_X22Y89/INT_L.WR1END1->>IMUX_L3 INT_L_X22Y89/INT_L.WR1END1->>IMUX_L41 INT_L_X22Y89/INT_L.WR1END1->>SR1BEG1 INT_L_X22Y90/INT_L.WR1END1->>IMUX_L10 INT_L_X22Y92/INT_L.WR1END_S1_0->>IMUX_L39 INT_L_X22Y92/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X22Y93/INT_L.NW2END3->>IMUX_L14 INT_L_X22Y93/INT_L.NW2END3->>IMUX_L30 INT_L_X22Y93/INT_L.NW2END3->>IMUX_L46 INT_L_X22Y93/INT_L.WR1END0->>WR1BEG1 INT_L_X22Y97/INT_L.WR1END0->>IMUX_L24 INT_L_X22Y98/INT_L.SR1END3->>IMUX_L15 INT_L_X22Y99/INT_L.NW2END3->>SR1BEG3 INT_L_X22Y99/INT_L.NW2END3->>SW2BEG2 INT_L_X22Y99/INT_L.NW2END3->>WL1BEG1 INT_L_X24Y88/INT_L.EL1END3->>IMUX_L38 INT_L_X24Y88/INT_L.EL1END3->>NR1BEG3 INT_L_X24Y89/INT_L.EL1END2->>EE2BEG2 INT_L_X24Y89/INT_L.EL1END2->>IMUX_L27 INT_L_X24Y89/INT_L.EL1END2->>NR1BEG2 INT_L_X24Y89/INT_L.NR1END3->>IMUX_L7 INT_L_X24Y90/INT_L.NE2END3->>IMUX_L45 INT_L_X24Y90/INT_L.NE2END3->>IMUX_L6 INT_L_X24Y90/INT_L.NE2END3->>IMUX_L7 INT_L_X24Y90/INT_L.NR1END2->>EL1BEG1 INT_L_X24Y90/INT_L.NR1END2->>NL1BEG1 INT_L_X24Y90/INT_L.NR1END2->>NW2BEG2 INT_L_X24Y90/INT_L.NR1END2->>WR1BEG3 INT_L_X24Y91/INT_L.NL1END1->>EL1BEG0 INT_L_X24Y91/INT_L.NL1END1->>IMUX_L2 INT_L_X24Y91/INT_L.NL1END1->>IMUX_L26 INT_L_X24Y91/INT_L.NL1END1->>IMUX_L34 INT_L_X24Y91/INT_L.NL1END1->>NL1BEG0 INT_L_X24Y92/INT_L.NL1END0->>IMUX_L32 INT_L_X24Y92/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y95/INT_L.WW2END0->>IMUX_L17 INT_L_X24Y95/INT_L.WW2END0->>NE6BEG1 INT_L_X26Y89/INT_L.EE2END2->>IMUX_L20 INT_L_X26Y89/INT_L.EE2END2->>IMUX_L36 INT_L_X26Y89/INT_L.EE2END2->>SE2BEG2 INT_L_X26Y92/INT_L.NE2END0->>EL1BEG_N3 INT_L_X26Y92/INT_L.NE2END0->>IMUX_L0 INT_L_X26Y92/INT_L.NE2END0->>IMUX_L24 INT_L_X26Y92/INT_L.NE2END0->>NE2BEG0 INT_L_X26Y94/INT_L.NW2END2->>IMUX_L3 INT_L_X26Y94/INT_L.NW2END2->>IMUX_L4 INT_L_X26Y95/INT_L.WL1END0->>IMUX_L10 INT_L_X26Y95/INT_L.WL1END0->>NL1BEG0 INT_L_X26Y95/INT_L.WL1END0->>WW2BEG0 INT_L_X26Y96/INT_L.NL1END0->>NW2BEG0 INT_L_X26Y96/INT_L.NW2END1->>IMUX_L9 INT_L_X26Y99/INT_L.NE6END1->>NE2BEG1 INT_L_X28Y100/INT_L.EL1END0->>IMUX_L17 INT_L_X28Y100/INT_L.NE2END1->>IMUX_L11 INT_L_X28Y105/INT_L.WL1END3->>IMUX_L15 INT_L_X28Y105/INT_L.WL1END3->>IMUX_L31 INT_L_X28Y106/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X28Y89/INT_L.NE2END2->>IMUX_L27 INT_L_X28Y93/INT_L.NE2END3->>IMUX_L15 INT_L_X28Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y94/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X28Y94/INT_L.NE2END2->>EE2BEG2 INT_L_X28Y94/INT_L.NE2END2->>FAN_ALT5 INT_L_X28Y94/INT_L.NE2END2->>IMUX_L4 INT_L_X28Y94/INT_L.NE2END2->>NL1BEG1 INT_L_X28Y95/INT_L.NL1END1->>EL1BEG0 INT_L_X28Y95/INT_L.NL1END1->>IMUX_L2 INT_L_X28Y95/INT_L.NL1END1->>WR1BEG2 INT_L_X28Y96/INT_L.NE2END1->>IMUX_L11 INT_L_X28Y96/INT_L.NE2END1->>NL1BEG0 INT_L_X28Y96/INT_L.NE2END1->>NN2BEG1 INT_L_X28Y97/INT_L.NL1END0->>IMUX_L24 INT_L_X28Y97/INT_L.NL1END0->>IMUX_L8 INT_L_X28Y98/INT_L.NN2END1->>IMUX_L2 INT_L_X28Y98/INT_L.NN2END1->>NL1BEG0 INT_L_X28Y98/INT_L.NN2END1->>WR1BEG2 INT_L_X28Y99/INT_L.NL1END0->>NE2BEG0 INT_L_X30Y101/INT_L.NE2END0->>IMUX_L9 INT_L_X30Y103/INT_L.SL1END1->>IMUX_L11 INT_L_X30Y104/INT_L.NE2END1->>IMUX_L2 INT_L_X30Y104/INT_L.NE2END1->>SL1BEG1 INT_L_X30Y104/INT_L.NN6END2->>NL1BEG1 INT_L_X30Y105/INT_L.NL1END1->>IMUX_L1 INT_L_X30Y105/INT_L.NL1END1->>NW2BEG1 INT_L_X30Y94/INT_L.EE2END2->>NN2BEG2 INT_L_X30Y96/INT_L.NN2END2->>IMUX_L4 INT_L_X30Y96/INT_L.NN2END2->>NL1BEG1 INT_L_X30Y96/INT_L.NN2END2->>NN2BEG2 INT_L_X30Y97/INT_L.NL1END1->>NL1BEG0 INT_L_X30Y98/INT_L.NL1END0->>IMUX_L8 INT_L_X30Y98/INT_L.NN2END2->>NN6BEG2 INT_L_X30Y99/INT_L.SE2END0->>IMUX_L9 INT_R_X19Y101/INT_R.WL1END1->>IMUX19 INT_R_X19Y102/INT_R.WR1END3->>IMUX6 INT_R_X19Y92/INT_R.WW2END2->>IMUX5 INT_R_X21Y101/INT_R.NN2END2->>IMUX13 INT_R_X21Y101/INT_R.NN2END2->>IMUX35 INT_R_X21Y101/INT_R.NN2END2->>IMUX44 INT_R_X21Y101/INT_R.NN2END2->>IMUX5 INT_R_X21Y101/INT_R.NN2END2->>NW2BEG2 INT_R_X21Y105/INT_R.NE2END2->>IMUX27 INT_R_X21Y91/INT_R.SR1END3->>IMUX23 INT_R_X21Y91/INT_R.SR1END3->>IMUX39 INT_R_X21Y92/INT_R.WL1END2->>IMUX21 INT_R_X21Y92/INT_R.WL1END2->>IMUX45 INT_R_X21Y92/INT_R.WL1END2->>SR1BEG3 INT_R_X21Y92/INT_R.WL1END2->>SW2BEG2 INT_R_X21Y92/INT_R.WL1END2->>WW2BEG2 INT_R_X21Y93/INT_R.WR1END1->>IMUX10 INT_R_X21Y93/INT_R.WR1END1->>IMUX19 INT_R_X21Y93/INT_R.WR1END1->>IMUX2 INT_R_X21Y93/INT_R.WR1END1->>WL1BEG_N3 INT_R_X21Y93/INT_R.WR1END1->>WR1BEG2 INT_R_X21Y97/INT_R.SL1END2->>IMUX5 INT_R_X21Y98/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y98/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y98/INT_R.FAN_BOUNCE1->>FAN_ALT5 INT_R_X21Y98/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X21Y98/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X21Y98/INT_R.SW2END2->>FAN_ALT1 INT_R_X21Y98/INT_R.SW2END2->>SL1BEG2 INT_R_X21Y99/INT_R.WL1END1->>NN2BEG2 INT_R_X23Y89/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X23Y89/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X23Y89/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X23Y89/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X23Y89/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X23Y89/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X23Y89/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X23Y89/INT_R.NL1BEG_N3->>IMUX29 INT_R_X23Y89/INT_R.NL1BEG_N3->>IMUX45 INT_R_X23Y89/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X23Y90/INT_R.NR1END0->>IMUX32 INT_R_X23Y90/INT_R.NR1END0->>NR1BEG0 INT_R_X23Y90/INT_R.NR1END0->>WR1BEG1 INT_R_X23Y90/INT_R.WR1END3->>NN2BEG3 INT_R_X23Y91/INT_R.NR1END0->>IMUX17 INT_R_X23Y91/INT_R.NW2END2->>IMUX4 INT_R_X23Y92/INT_R.NN2END3->>IMUX15 INT_R_X23Y92/INT_R.NN2END3->>NN2BEG3 INT_R_X23Y92/INT_R.NN2END3->>NW2BEG3 INT_R_X23Y92/INT_R.NN2END3->>WR1BEG_S0 INT_R_X23Y94/INT_R.NN2END3->>IMUX15 INT_R_X23Y94/INT_R.NN2END3->>IMUX29 INT_R_X23Y94/INT_R.NN2END3->>IMUX45 INT_R_X23Y94/INT_R.NN2END3->>IMUX7 INT_R_X23Y94/INT_R.NN2END3->>NN2BEG3 INT_R_X23Y96/INT_R.NN2END3->>IMUX29 INT_R_X23Y96/INT_R.NN2END3->>NN2BEG3 INT_R_X23Y96/INT_R.NN2END3->>WR1BEG_S0 INT_R_X23Y98/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y98/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X23Y98/INT_R.NN2END3->>FAN_ALT1 INT_R_X23Y98/INT_R.NN2END3->>NW2BEG3 INT_R_X25Y90/INT_R.EL1END1->>IMUX10 INT_R_X25Y91/INT_R.EL1END0->>IMUX0 INT_R_X25Y91/INT_R.EL1END0->>IMUX16 INT_R_X25Y91/INT_R.EL1END0->>NE2BEG0 INT_R_X25Y97/INT_R.NW2END0->>IMUX0 INT_R_X27Y100/INT_R.NE2END1->>EL1BEG0 INT_R_X27Y100/INT_R.NE2END1->>IMUX2 INT_R_X27Y100/INT_R.NE2END1->>NN2BEG1 INT_R_X27Y101/INT_R.SR1END1->>IMUX27 INT_R_X27Y101/INT_R.SR1END1->>IMUX28 INT_R_X27Y101/INT_R.SR1END1->>IMUX4 INT_R_X27Y102/INT_R.NN2END1->>IMUX2 INT_R_X27Y102/INT_R.NN2END1->>NR1BEG1 INT_R_X27Y102/INT_R.NN2END1->>SR1BEG1 INT_R_X27Y103/INT_R.NR1END1->>EE2BEG1 INT_R_X27Y103/INT_R.NR1END1->>IMUX3 INT_R_X27Y103/INT_R.NR1END1->>NN2BEG1 INT_R_X27Y103/INT_R.NR1END1->>NR1BEG1 INT_R_X27Y104/INT_R.NR1END1->>EE2BEG1 INT_R_X27Y104/INT_R.NR1END1->>IMUX2 INT_R_X27Y104/INT_R.NR1END1->>IMUX3 INT_R_X27Y105/INT_R.NN2END1->>IMUX10 INT_R_X27Y105/INT_R.NN2END1->>IMUX2 INT_R_X27Y88/INT_R.SE2END2->>NE2BEG2 INT_R_X27Y91/INT_R.EL1END3->>NR1BEG3 INT_R_X27Y92/INT_R.NR1END3->>IMUX6 INT_R_X27Y92/INT_R.NR1END3->>NE2BEG3 INT_R_X27Y92/INT_R.NR1END3->>NL1BEG2 INT_R_X27Y93/INT_R.NE2END0->>EE2BEG0 INT_R_X27Y93/INT_R.NE2END0->>IMUX8 INT_R_X27Y93/INT_R.NL1END2->>EE2BEG2 INT_R_X27Y93/INT_R.NL1END2->>IMUX3 INT_R_X27Y93/INT_R.NL1END2->>NE2BEG2 INT_R_X27Y93/INT_R.NL1END2->>NL1BEG1 INT_R_X27Y93/INT_R.NL1END2->>NW2BEG2 INT_R_X27Y94/INT_R.NL1END1->>IMUX10 INT_R_X27Y94/INT_R.NL1END1->>IMUX2 INT_R_X27Y94/INT_R.NL1END1->>NR1BEG1 INT_R_X27Y95/INT_R.NR1END1->>NE2BEG1 INT_R_X27Y95/INT_R.NR1END1->>NW2BEG1 INT_R_X27Y95/INT_R.WR1END2->>WL1BEG0 INT_R_X27Y98/INT_R.WR1END2->>NL1BEG1 INT_R_X27Y99/INT_R.NL1END1->>IMUX1 INT_R_X27Y99/INT_R.NL1END1->>NE2BEG1 INT_R_X29Y100/INT_R.NE2END0->>IMUX1 INT_R_X29Y100/INT_R.NE2END0->>NE2BEG0 INT_R_X29Y100/INT_R.NE2END0->>SE2BEG0 INT_R_X29Y103/INT_R.EE2END1->>IMUX3 INT_R_X29Y103/INT_R.EE2END1->>NE2BEG1 INT_R_X29Y104/INT_R.EE2END1->>IMUX3 INT_R_X29Y106/INT_R.NW2END1->>IMUX1 INT_R_X29Y106/INT_R.NW2END1->>WL1BEG_N3 INT_R_X29Y92/INT_R.SL1END2->>IMUX4 INT_R_X29Y93/INT_R.EE2END0->>IMUX8 INT_R_X29Y93/INT_R.EE2END2->>IMUX5 INT_R_X29Y93/INT_R.EE2END2->>SL1BEG2 INT_R_X29Y95/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 127, 

addr[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[1]_i_2_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX10 CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y96/CLBLL_L_A4 CLBLL_R_X29Y96/CLBLL_L_DMUX INT_R_X29Y96/IMUX10 INT_R_X29Y96/LOGIC_OUTS19 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y96/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X29Y96/INT_R.LOGIC_OUTS19->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[1] - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX3 CLBLL_R_X29Y96/CLBLL_L_A2 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y95/CLBLM_L_AQ CLBLM_L_X28Y96/CLBLM_IMUX3 CLBLM_L_X28Y96/CLBLM_L_A2 INT_L_X28Y95/LOGIC_OUTS_L0 INT_L_X28Y95/NL1BEG2 INT_L_X28Y95/NL1BEG_N3 INT_L_X28Y96/EL1BEG1 INT_L_X28Y96/IMUX_L3 INT_L_X28Y96/NL1END2 INT_R_X29Y96/EL1END1 INT_R_X29Y96/IMUX3 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X28Y95/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X28Y95/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X28Y96/INT_L.NL1END2->>EL1BEG1 INT_L_X28Y96/INT_L.NL1END2->>IMUX_L3 INT_R_X29Y96/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[1] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NW6END_S0_0 BRKH_INT_X29Y99/BRKH_INT_NW6D0 CLBLL_R_X29Y101/CLBLL_BYP4 CLBLL_R_X29Y101/CLBLL_IMUX17 CLBLL_R_X29Y101/CLBLL_LL_B3 CLBLL_R_X29Y101/CLBLL_LL_BX CLBLL_R_X29Y96/CLBLL_IMUX5 CLBLL_R_X29Y96/CLBLL_L_A6 CLBLL_R_X29Y96/CLBLL_NW4A0 CLBLL_R_X29Y96/CLBLL_WR1END1 CLBLM_L_X28Y101/CLBLM_IMUX11 CLBLM_L_X28Y101/CLBLM_IMUX3 CLBLM_L_X28Y101/CLBLM_L_A2 CLBLM_L_X28Y101/CLBLM_M_A4 CLBLM_L_X28Y96/CLBLM_IMUX28 CLBLM_L_X28Y96/CLBLM_M_C4 CLBLM_L_X30Y96/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y96/CLBLM_M_AQ CLBLM_L_X30Y96/CLBLM_NW4A0 CLBLM_L_X30Y96/CLBLM_WR1END1 INT_L_X28Y100/NE2BEG0 INT_L_X28Y100/NE2BEG3 INT_L_X28Y100/NL1BEG2 INT_L_X28Y100/NL1BEG_N3 INT_L_X28Y100/NW6END0 INT_L_X28Y101/IMUX_L11 INT_L_X28Y101/IMUX_L3 INT_L_X28Y101/NE2A0 INT_L_X28Y101/NE2A3 INT_L_X28Y101/NL1END2 INT_L_X28Y96/IMUX_L28 INT_L_X28Y96/WR1END2 INT_L_X28Y99/NW6END_S0_0 INT_L_X30Y96/LOGIC_OUTS_L4 INT_L_X30Y96/NW6BEG0 INT_L_X30Y96/WR1BEG1 INT_R_X29Y100/NE2END_S3_0 INT_R_X29Y100/NW6E0 INT_R_X29Y101/BYP4 INT_R_X29Y101/BYP_ALT4 INT_R_X29Y101/FAN_ALT1 INT_R_X29Y101/FAN_BOUNCE1 INT_R_X29Y101/IMUX17 INT_R_X29Y101/NE2END0 INT_R_X29Y101/NE2END3 INT_R_X29Y96/BYP_ALT1 INT_R_X29Y96/BYP_BOUNCE1 INT_R_X29Y96/IMUX5 INT_R_X29Y96/NW6A0 INT_R_X29Y96/WR1BEG2 INT_R_X29Y96/WR1END1 INT_R_X29Y97/NW6B0 INT_R_X29Y98/NW6C0 INT_R_X29Y99/NW6D0 VBRK_X73Y100/VBRK_NW4A0 VBRK_X73Y100/VBRK_WR1END1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y96/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y100/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X28Y100/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X28Y100/INT_L.NW6END0->>NE2BEG0 INT_L_X28Y100/INT_L.NW6END0->>NL1BEG_N3 INT_L_X28Y101/INT_L.NL1END2->>IMUX_L11 INT_L_X28Y101/INT_L.NL1END2->>IMUX_L3 INT_L_X28Y96/INT_L.WR1END2->>IMUX_L28 INT_L_X30Y96/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X30Y96/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X29Y101/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y101/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X29Y101/INT_R.NE2END0->>IMUX17 INT_R_X29Y101/INT_R.NE2END3->>FAN_ALT1 INT_R_X29Y96/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y96/INT_R.BYP_BOUNCE1->>IMUX5 INT_R_X29Y96/INT_R.WR1END1->>BYP_ALT1 INT_R_X29Y96/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

rdatahold[1] - 
wires: BRKH_INT_X20Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X20Y99/BRKH_INT_SS6END3 BRKH_INT_X20Y99/BRKH_INT_SS6END_N0_3 BRKH_INT_X25Y99/BRKH_INT_NE6C0 BRKH_INT_X30Y99/BRKH_INT_NN6C3 CLBLL_R_X21Y100/CLBLL_EE2BEG0 CLBLL_R_X21Y100/CLBLL_IMUX9 CLBLL_R_X21Y100/CLBLL_L_A5 CLBLL_R_X21Y105/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y105/CLBLL_L_AQ CLBLL_R_X21Y97/CLBLL_EL1BEG0 CLBLL_R_X21Y97/CLBLL_ER1BEG2 CLBLL_R_X21Y97/CLBLL_IMUX3 CLBLL_R_X21Y97/CLBLL_L_A2 CLBLL_R_X23Y101/CLBLL_NE2A0 CLBLL_R_X23Y94/CLBLL_IMUX1 CLBLL_R_X23Y94/CLBLL_LL_A3 CLBLL_R_X23Y94/CLBLL_SW2A0 CLBLL_R_X23Y97/CLBLL_EE2A0 CLBLL_R_X23Y97/CLBLL_EE2BEG3 CLBLL_R_X23Y97/CLBLL_IMUX31 CLBLL_R_X23Y97/CLBLL_LL_C5 CLBLL_R_X25Y101/CLBLL_NE4C0 CLBLL_R_X25Y94/CLBLL_IMUX18 CLBLL_R_X25Y94/CLBLL_LL_B2 CLBLL_R_X25Y94/CLBLL_SW2A0 CLBLL_R_X25Y95/CLBLL_IMUX24 CLBLL_R_X25Y95/CLBLL_LL_B5 CLBLL_R_X25Y96/CLBLL_ER1BEG0 CLBLL_R_X25Y97/CLBLL_EE4BEG3 CLBLL_R_X25Y97/CLBLL_IMUX23 CLBLL_R_X25Y97/CLBLL_L_C3 CLBLL_R_X27Y101/CLBLL_IMUX22 CLBLL_R_X27Y101/CLBLL_LL_C3 CLBLL_R_X27Y97/CLBLL_EE4B3 CLBLL_R_X29Y96/CLBLL_IMUX37 CLBLL_R_X29Y96/CLBLL_L_D4 CLBLL_R_X29Y96/CLBLL_SE2A3 CLBLL_R_X29Y96/CLBLL_WL1END2 CLBLM_L_X20Y105/CLBLM_IMUX5 CLBLM_L_X20Y105/CLBLM_L_A6 CLBLM_L_X22Y100/CLBLM_EE2BEG0 CLBLM_L_X22Y97/CLBLM_EL1BEG0 CLBLM_L_X22Y97/CLBLM_ER1BEG2 CLBLM_L_X24Y101/CLBLM_IMUX40 CLBLM_L_X24Y101/CLBLM_M_D1 CLBLM_L_X24Y101/CLBLM_NE2A0 CLBLM_L_X24Y103/CLBLM_IMUX10 CLBLM_L_X24Y103/CLBLM_L_A4 CLBLM_L_X24Y94/CLBLM_SW2A0 CLBLM_L_X24Y95/CLBLM_IMUX9 CLBLM_L_X24Y95/CLBLM_L_A5 CLBLM_L_X24Y97/CLBLM_EE2A0 CLBLM_L_X24Y97/CLBLM_EE2BEG3 CLBLM_L_X24Y97/CLBLM_IMUX10 CLBLM_L_X24Y97/CLBLM_L_A4 CLBLM_L_X26Y101/CLBLM_NE4C0 CLBLM_L_X26Y94/CLBLM_SW2A0 CLBLM_L_X26Y95/CLBLM_IMUX17 CLBLM_L_X26Y95/CLBLM_M_B3 CLBLM_L_X26Y96/CLBLM_ER1BEG0 CLBLM_L_X26Y97/CLBLM_EE4BEG3 CLBLM_L_X28Y97/CLBLM_EE4B3 CLBLM_L_X30Y103/CLBLM_IMUX4 CLBLM_L_X30Y103/CLBLM_M_A6 CLBLM_L_X30Y96/CLBLM_SE2A3 CLBLM_L_X30Y96/CLBLM_WL1END2 INT_L_X20Y100/ER1BEG0 INT_L_X20Y100/SS6E3 INT_L_X20Y100/SS6END_N0_3 INT_L_X20Y101/SS6D3 INT_L_X20Y102/SS6C3 INT_L_X20Y103/SS6B3 INT_L_X20Y104/SS6A3 INT_L_X20Y105/FAN_ALT3 INT_L_X20Y105/FAN_BOUNCE3 INT_L_X20Y105/IMUX_L5 INT_L_X20Y105/NW2END_S0_0 INT_L_X20Y105/SS6BEG3 INT_L_X20Y106/NW2END0 INT_L_X20Y97/ER1BEG1 INT_L_X20Y97/SR1BEG_S0 INT_L_X20Y97/SS2END3 INT_L_X20Y98/SS2A3 INT_L_X20Y98/SS2END_N0_3 INT_L_X20Y99/ER1BEG_S0 INT_L_X20Y99/SS2BEG3 INT_L_X20Y99/SS6END3 INT_L_X22Y100/EE2A0 INT_L_X22Y96/EL1END_S3_0 INT_L_X22Y97/EE2BEG0 INT_L_X22Y97/EL1END0 INT_L_X22Y97/ER1BEG3 INT_L_X22Y97/ER1END2 INT_L_X24Y100/NE2END_S3_0 INT_L_X24Y101/IMUX_L40 INT_L_X24Y101/NE2END0 INT_L_X24Y101/NN2BEG0 INT_L_X24Y102/NN2A0 INT_L_X24Y102/NN2END_S2_0 INT_L_X24Y103/BYP_ALT0 INT_L_X24Y103/BYP_BOUNCE0 INT_L_X24Y103/IMUX_L10 INT_L_X24Y103/NN2END0 INT_L_X24Y94/SW2A0 INT_L_X24Y95/IMUX_L9 INT_L_X24Y95/SS2END0 INT_L_X24Y95/SW2BEG0 INT_L_X24Y96/SS2A0 INT_L_X24Y97/BYP_ALT0 INT_L_X24Y97/BYP_BOUNCE0 INT_L_X24Y97/EE2A3 INT_L_X24Y97/EE2END0 INT_L_X24Y97/IMUX_L10 INT_L_X24Y97/NE6BEG0 INT_L_X24Y97/SS2BEG0 INT_L_X26Y100/EL1BEG3 INT_L_X26Y101/EL1BEG_N3 INT_L_X26Y101/NE6END0 INT_L_X26Y94/SW2A0 INT_L_X26Y95/IMUX_L17 INT_L_X26Y95/SL1END0 INT_L_X26Y95/SW2BEG0 INT_L_X26Y96/ER1END0 INT_L_X26Y96/SL1BEG0 INT_L_X26Y97/EE4A3 INT_L_X28Y97/EE4C3 INT_L_X30Y100/NN6D3 INT_L_X30Y101/NN6E3 INT_L_X30Y102/NL1BEG2 INT_L_X30Y102/NN6END3 INT_L_X30Y103/IMUX_L4 INT_L_X30Y103/NL1END2 INT_L_X30Y96/NN6BEG3 INT_L_X30Y96/SE2END3 INT_L_X30Y96/WL1BEG2 INT_L_X30Y97/NN6A3 INT_L_X30Y98/NN6B3 INT_L_X30Y99/NN6C3 INT_R_X21Y100/EE2BEG0 INT_R_X21Y100/ER1END0 INT_R_X21Y100/IMUX9 INT_R_X21Y105/LOGIC_OUTS0 INT_R_X21Y105/NW2BEG0 INT_R_X21Y106/NW2A0 INT_R_X21Y97/EL1BEG0 INT_R_X21Y97/ER1BEG2 INT_R_X21Y97/ER1END1 INT_R_X21Y97/IMUX3 INT_R_X23Y100/EE2END0 INT_R_X23Y100/NE2BEG0 INT_R_X23Y101/NE2A0 INT_R_X23Y94/IMUX1 INT_R_X23Y94/SW2END0 INT_R_X23Y97/EE2A0 INT_R_X23Y97/EE2BEG3 INT_R_X23Y97/ER1END3 INT_R_X23Y97/IMUX31 INT_R_X23Y98/ER1END_N3_3 INT_R_X25Y100/NE6D0 INT_R_X25Y101/NE6E0 INT_R_X25Y94/IMUX18 INT_R_X25Y94/NL1BEG0 INT_R_X25Y94/NL1END_S3_0 INT_R_X25Y94/SW2END0 INT_R_X25Y95/ER1BEG_S0 INT_R_X25Y95/IMUX24 INT_R_X25Y95/NL1END0 INT_R_X25Y95/SS2END3 INT_R_X25Y96/ER1BEG0 INT_R_X25Y96/SS2A3 INT_R_X25Y96/SS2END_N0_3 INT_R_X25Y97/EE2END3 INT_R_X25Y97/EE4BEG3 INT_R_X25Y97/IMUX23 INT_R_X25Y97/NE6A0 INT_R_X25Y97/SS2BEG3 INT_R_X25Y98/NE6B0 INT_R_X25Y99/NE6C0 INT_R_X27Y100/EL1END3 INT_R_X27Y100/NR1BEG3 INT_R_X27Y101/IMUX22 INT_R_X27Y101/NR1END3 INT_R_X27Y97/EE4B3 INT_R_X29Y96/IMUX37 INT_R_X29Y96/SE2A3 INT_R_X29Y96/WL1END2 INT_R_X29Y97/EE4END3 INT_R_X29Y97/SE2BEG3 VBRK_X60Y101/VBRK_EE2A0 VBRK_X60Y101/VBRK_EE2BEG3 VBRK_X60Y106/VBRK_NE2A0 VBRK_X60Y98/VBRK_SW2A0 VBRK_X73Y100/VBRK_SE2A3 VBRK_X73Y100/VBRK_WL1END2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y105/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X20Y105/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y105/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y105/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X20Y105/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X20Y105/INT_L.NW2END_S0_0->>SS6BEG3 INT_L_X20Y97/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X20Y97/INT_L.SS2END3->>SR1BEG_S0 INT_L_X20Y99/INT_L.SS6END3->>ER1BEG_S0 INT_L_X20Y99/INT_L.SS6END3->>SS2BEG3 INT_L_X22Y97/INT_L.EL1END0->>EE2BEG0 INT_L_X22Y97/INT_L.ER1END2->>ER1BEG3 INT_L_X24Y101/INT_L.NE2END0->>IMUX_L40 INT_L_X24Y101/INT_L.NE2END0->>NN2BEG0 INT_L_X24Y103/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X24Y103/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X24Y103/INT_L.NN2END0->>BYP_ALT0 INT_L_X24Y95/INT_L.SS2END0->>IMUX_L9 INT_L_X24Y95/INT_L.SS2END0->>SW2BEG0 INT_L_X24Y97/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X24Y97/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X24Y97/INT_L.EE2END0->>BYP_ALT0 INT_L_X24Y97/INT_L.EE2END0->>NE6BEG0 INT_L_X24Y97/INT_L.EE2END0->>SS2BEG0 INT_L_X26Y101/INT_L.NE6END0->>EL1BEG_N3 INT_L_X26Y95/INT_L.SL1END0->>IMUX_L17 INT_L_X26Y95/INT_L.SL1END0->>SW2BEG0 INT_L_X26Y96/INT_L.ER1END0->>SL1BEG0 INT_L_X30Y102/INT_L.NN6END3->>NL1BEG2 INT_L_X30Y103/INT_L.NL1END2->>IMUX_L4 INT_L_X30Y96/INT_L.SE2END3->>NN6BEG3 INT_L_X30Y96/INT_L.SE2END3->>WL1BEG2 INT_R_X21Y100/INT_R.ER1END0->>EE2BEG0 INT_R_X21Y100/INT_R.ER1END0->>IMUX9 INT_R_X21Y105/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X21Y97/INT_R.ER1END1->>EL1BEG0 INT_R_X21Y97/INT_R.ER1END1->>ER1BEG2 INT_R_X21Y97/INT_R.ER1END1->>IMUX3 INT_R_X23Y100/INT_R.EE2END0->>NE2BEG0 INT_R_X23Y94/INT_R.SW2END0->>IMUX1 INT_R_X23Y97/INT_R.ER1END3->>EE2BEG3 INT_R_X23Y97/INT_R.ER1END3->>IMUX31 INT_R_X25Y94/INT_R.SW2END0->>IMUX18 INT_R_X25Y94/INT_R.SW2END0->>NL1BEG0 INT_R_X25Y95/INT_R.NL1END0->>IMUX24 INT_R_X25Y95/INT_R.SS2END3->>ER1BEG_S0 INT_R_X25Y97/INT_R.EE2END3->>EE4BEG3 INT_R_X25Y97/INT_R.EE2END3->>IMUX23 INT_R_X25Y97/INT_R.EE2END3->>SS2BEG3 INT_R_X27Y100/INT_R.EL1END3->>NR1BEG3 INT_R_X27Y101/INT_R.NR1END3->>IMUX22 INT_R_X29Y96/INT_R.WL1END2->>IMUX37 INT_R_X29Y97/INT_R.EE4END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

raddrhold_reg_n_0_[1] - 
wires: CLBLL_R_X27Y99/CLBLL_IMUX0 CLBLL_R_X27Y99/CLBLL_L_A3 CLBLL_R_X27Y99/CLBLL_NW2A0 CLBLL_R_X29Y96/CLBLL_IMUX39 CLBLL_R_X29Y96/CLBLL_L_D3 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y96/CLBLM_M_AQ CLBLM_L_X28Y99/CLBLM_NW2A0 INT_L_X28Y96/LOGIC_OUTS_L4 INT_L_X28Y96/NE2BEG0 INT_L_X28Y96/NN2BEG0 INT_L_X28Y97/NE2A0 INT_L_X28Y97/NN2A0 INT_L_X28Y97/NN2END_S2_0 INT_L_X28Y98/NN2END0 INT_L_X28Y98/NW2BEG0 INT_L_X28Y99/NW2A0 INT_R_X27Y98/NW2END_S0_0 INT_R_X27Y99/IMUX0 INT_R_X27Y99/NW2END0 INT_R_X29Y96/IMUX39 INT_R_X29Y96/NE2END_S3_0 INT_R_X29Y97/NE2END0 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X28Y96/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y96/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X28Y96/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X28Y98/INT_L.NN2END0->>NW2BEG0 INT_R_X27Y99/INT_R.NW2END0->>IMUX0 INT_R_X29Y96/INT_R.NE2END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[2]_i_2_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX13 CLBLL_R_X29Y96/CLBLL_L_B6 CLBLL_R_X29Y98/CLBLL_LL_AMUX CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS20 INT_R_X29Y96/IMUX13 INT_R_X29Y96/SL1END2 INT_R_X29Y97/SL1BEG2 INT_R_X29Y97/SL1END2 INT_R_X29Y98/LOGIC_OUTS20 INT_R_X29Y98/SL1BEG2 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y98/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X29Y96/INT_R.SL1END2->>IMUX13 INT_R_X29Y97/INT_R.SL1END2->>SL1BEG2 INT_R_X29Y98/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[2] - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX25 CLBLL_R_X29Y96/CLBLL_LL_AQ CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y96/CLBLL_L_B5 CLBLM_L_X28Y96/CLBLM_IMUX13 CLBLM_L_X28Y96/CLBLM_L_B6 INT_L_X28Y96/BYP_ALT1 INT_L_X28Y96/BYP_BOUNCE1 INT_L_X28Y96/IMUX_L13 INT_L_X28Y96/WR1END1 INT_R_X29Y96/IMUX25 INT_R_X29Y96/LOGIC_OUTS4 INT_R_X29Y96/WR1BEG1 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y96/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X28Y96/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y96/INT_L.BYP_BOUNCE1->>IMUX_L13 INT_L_X28Y96/INT_L.WR1END1->>BYP_ALT1 INT_R_X29Y96/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X29Y96/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[2] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NW6D2 BRKH_INT_X29Y99/BRKH_INT_NW6B0 CLBLL_R_X27Y100/CLBLL_NW4END2 CLBLL_R_X27Y101/CLBLL_NE2A2 CLBLL_R_X29Y101/CLBLL_IMUX35 CLBLL_R_X29Y101/CLBLL_LL_C6 CLBLL_R_X29Y96/CLBLL_IMUX19 CLBLL_R_X29Y96/CLBLL_L_B2 CLBLL_R_X29Y96/CLBLL_SW2A1 CLBLL_R_X29Y98/CLBLL_NW4A0 CLBLM_L_X28Y100/CLBLM_NW4END2 CLBLM_L_X28Y101/CLBLM_IMUX12 CLBLM_L_X28Y101/CLBLM_IMUX13 CLBLM_L_X28Y101/CLBLM_L_B6 CLBLM_L_X28Y101/CLBLM_M_B6 CLBLM_L_X28Y101/CLBLM_NE2A2 CLBLM_L_X28Y94/CLBLM_IMUX41 CLBLM_L_X28Y94/CLBLM_L_D1 CLBLM_L_X30Y96/CLBLM_SW2A1 CLBLM_L_X30Y98/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y98/CLBLM_M_AQ CLBLM_L_X30Y98/CLBLM_NW4A0 INT_L_X28Y100/NW6E2 INT_L_X28Y101/ER1BEG1 INT_L_X28Y101/IMUX_L12 INT_L_X28Y101/IMUX_L13 INT_L_X28Y101/NE2END2 INT_L_X28Y101/NW6END_S0_0 INT_L_X28Y101/SR1BEG_S0 INT_L_X28Y102/NW6END0 INT_L_X28Y93/NL1BEG1 INT_L_X28Y93/SW2END1 INT_L_X28Y94/IMUX_L41 INT_L_X28Y94/NL1END1 INT_L_X28Y96/NW6A2 INT_L_X28Y97/NW6B2 INT_L_X28Y98/NW6C2 INT_L_X28Y99/NW6D2 INT_L_X30Y96/SW2A1 INT_L_X30Y97/SR1END1 INT_L_X30Y97/SW2BEG1 INT_L_X30Y98/LOGIC_OUTS_L4 INT_L_X30Y98/NW6BEG0 INT_L_X30Y98/SR1BEG1 INT_R_X27Y100/NE2BEG2 INT_R_X27Y100/NW6END2 INT_R_X27Y101/NE2A2 INT_R_X29Y100/NW6C0 INT_R_X29Y101/ER1END1 INT_R_X29Y101/IMUX35 INT_R_X29Y101/NW6D0 INT_R_X29Y102/NW6E0 INT_R_X29Y93/SW2A1 INT_R_X29Y94/SS2END1 INT_R_X29Y94/SW2BEG1 INT_R_X29Y95/SS2A1 INT_R_X29Y96/IMUX19 INT_R_X29Y96/NW6BEG2 INT_R_X29Y96/SS2BEG1 INT_R_X29Y96/SW2END1 INT_R_X29Y98/NW6A0 INT_R_X29Y99/NW6B0 VBRK_X73Y100/VBRK_SW2A1 VBRK_X73Y102/VBRK_NW4A0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X30Y98/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y101/INT_L.NE2END2->>IMUX_L12 INT_L_X28Y101/INT_L.NE2END2->>IMUX_L13 INT_L_X28Y101/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X28Y101/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X28Y93/INT_L.SW2END1->>NL1BEG1 INT_L_X28Y94/INT_L.NL1END1->>IMUX_L41 INT_L_X30Y97/INT_L.SR1END1->>SW2BEG1 INT_L_X30Y98/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X30Y98/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_R_X27Y100/INT_R.NW6END2->>NE2BEG2 INT_R_X29Y101/INT_R.ER1END1->>IMUX35 INT_R_X29Y94/INT_R.SS2END1->>SW2BEG1 INT_R_X29Y96/INT_R.SW2END1->>IMUX19 INT_R_X29Y96/INT_R.SW2END1->>NW6BEG2 INT_R_X29Y96/INT_R.SW2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rdatahold[2] - 
wires: BRKH_INT_X27Y99/BRKH_INT_SS6B3 BRKH_INT_X29Y99/BRKH_INT_NN6B3 CLBLL_R_X21Y100/CLBLL_IMUX33 CLBLL_R_X21Y100/CLBLL_L_C1 CLBLL_R_X21Y100/CLBLL_SW2A0 CLBLL_R_X21Y102/CLBLL_WW2A0 CLBLL_R_X23Y102/CLBLL_EE2A0 CLBLL_R_X23Y103/CLBLL_NE2A1 CLBLL_R_X23Y93/CLBLL_WW2END2 CLBLL_R_X23Y94/CLBLL_IMUX28 CLBLL_R_X23Y94/CLBLL_LL_C4 CLBLL_R_X23Y96/CLBLL_IMUX22 CLBLL_R_X23Y96/CLBLL_LL_C3 CLBLL_R_X23Y96/CLBLL_NW2A2 CLBLL_R_X25Y101/CLBLL_EE2BEG3 CLBLL_R_X25Y93/CLBLL_IMUX25 CLBLL_R_X25Y93/CLBLL_L_B5 CLBLL_R_X25Y93/CLBLL_SW2A0 CLBLL_R_X25Y93/CLBLL_WL1END2 CLBLL_R_X27Y101/CLBLL_IMUX7 CLBLL_R_X27Y101/CLBLL_LL_A1 CLBLL_R_X27Y94/CLBLL_IMUX22 CLBLL_R_X27Y94/CLBLL_LL_C3 CLBLL_R_X27Y95/CLBLL_EE2BEG3 CLBLL_R_X27Y95/CLBLL_IMUX2 CLBLL_R_X27Y95/CLBLL_LL_A2 CLBLL_R_X29Y104/CLBLL_NE2A3 CLBLL_R_X29Y98/CLBLL_IMUX1 CLBLL_R_X29Y98/CLBLL_LL_A3 CLBLM_L_X20Y102/CLBLM_IMUX33 CLBLM_L_X20Y102/CLBLM_L_C1 CLBLM_L_X22Y100/CLBLM_SW2A0 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y102/CLBLM_L_AQ CLBLM_L_X22Y102/CLBLM_WW2A0 CLBLM_L_X22Y96/CLBLM_IMUX23 CLBLM_L_X22Y96/CLBLM_L_C3 CLBLM_L_X24Y102/CLBLM_EE2A0 CLBLM_L_X24Y103/CLBLM_IMUX19 CLBLM_L_X24Y103/CLBLM_IMUX2 CLBLM_L_X24Y103/CLBLM_L_B2 CLBLM_L_X24Y103/CLBLM_M_A2 CLBLM_L_X24Y103/CLBLM_NE2A1 CLBLM_L_X24Y93/CLBLM_WW2END2 CLBLM_L_X24Y94/CLBLM_IMUX1 CLBLM_L_X24Y94/CLBLM_M_A3 CLBLM_L_X24Y95/CLBLM_IMUX11 CLBLM_L_X24Y95/CLBLM_M_A4 CLBLM_L_X24Y96/CLBLM_NW2A2 CLBLM_L_X26Y101/CLBLM_EE2BEG3 CLBLM_L_X26Y93/CLBLM_IMUX7 CLBLM_L_X26Y93/CLBLM_M_A1 CLBLM_L_X26Y93/CLBLM_SW2A0 CLBLM_L_X26Y93/CLBLM_WL1END2 CLBLM_L_X28Y95/CLBLM_EE2BEG3 CLBLM_L_X30Y104/CLBLM_IMUX4 CLBLM_L_X30Y104/CLBLM_M_A6 CLBLM_L_X30Y104/CLBLM_NE2A3 INT_L_X20Y102/IMUX_L33 INT_L_X20Y102/WW2END0 INT_L_X22Y100/SW2A0 INT_L_X22Y101/SL1END0 INT_L_X22Y101/SW2BEG0 INT_L_X22Y102/EE2BEG0 INT_L_X22Y102/ER1BEG1 INT_L_X22Y102/LOGIC_OUTS_L0 INT_L_X22Y102/SL1BEG0 INT_L_X22Y102/WW2BEG0 INT_L_X22Y96/IMUX_L23 INT_L_X22Y96/WR1END3 INT_L_X24Y101/EL1BEG3 INT_L_X24Y102/EE2END0 INT_L_X24Y102/EL1BEG_N3 INT_L_X24Y103/IMUX_L19 INT_L_X24Y103/IMUX_L2 INT_L_X24Y103/NE2END1 INT_L_X24Y93/WR1END_S1_0 INT_L_X24Y93/WW2A2 INT_L_X24Y94/IMUX_L1 INT_L_X24Y94/NL1BEG2 INT_L_X24Y94/NL1BEG_N3 INT_L_X24Y94/WR1END0 INT_L_X24Y95/IMUX_L11 INT_L_X24Y95/NL1END2 INT_L_X24Y95/NW2BEG2 INT_L_X24Y96/NW2A2 INT_L_X26Y101/EE2A3 INT_L_X26Y93/IMUX_L7 INT_L_X26Y93/SW2A0 INT_L_X26Y93/SW2END3 INT_L_X26Y93/WL1BEG2 INT_L_X26Y94/SR1BEG_S0 INT_L_X26Y94/SW2BEG0 INT_L_X26Y94/SW2END_N0_3 INT_L_X26Y94/WL1END3 INT_L_X26Y95/WL1END_N1_3 INT_L_X28Y95/EE2A3 INT_L_X30Y104/FAN_ALT1 INT_L_X30Y104/FAN_BOUNCE1 INT_L_X30Y104/IMUX_L4 INT_L_X30Y104/NE2END3 INT_R_X21Y100/IMUX33 INT_R_X21Y100/SW2END0 INT_R_X21Y102/WW2A0 INT_R_X23Y102/EE2A0 INT_R_X23Y102/ER1END1 INT_R_X23Y102/NE2BEG1 INT_R_X23Y103/NE2A1 INT_R_X23Y93/NL1BEG2 INT_R_X23Y93/NN2BEG3 INT_R_X23Y93/WW2END2 INT_R_X23Y94/IMUX28 INT_R_X23Y94/NL1END2 INT_R_X23Y94/NN2A3 INT_R_X23Y95/NN2END3 INT_R_X23Y95/NR1BEG3 INT_R_X23Y96/IMUX22 INT_R_X23Y96/NR1END3 INT_R_X23Y96/NW2END2 INT_R_X23Y96/WR1BEG3 INT_R_X25Y101/EE2BEG3 INT_R_X25Y101/EL1END3 INT_R_X25Y93/IMUX25 INT_R_X25Y93/SW2END0 INT_R_X25Y93/WL1END2 INT_R_X25Y93/WR1BEG_S0 INT_R_X25Y93/WW2BEG2 INT_R_X25Y94/WR1BEG0 INT_R_X27Y100/SS6A3 INT_R_X27Y101/EE2END3 INT_R_X27Y101/IMUX7 INT_R_X27Y101/SS6BEG3 INT_R_X27Y93/SW2A3 INT_R_X27Y94/IMUX22 INT_R_X27Y94/SL1END3 INT_R_X27Y94/SW2BEG3 INT_R_X27Y94/WL1BEG3 INT_R_X27Y95/EE2BEG3 INT_R_X27Y95/IMUX2 INT_R_X27Y95/SL1BEG3 INT_R_X27Y95/SR1BEG_S0 INT_R_X27Y95/SS6END3 INT_R_X27Y95/WL1BEG_N3 INT_R_X27Y96/SS6E3 INT_R_X27Y96/SS6END_N0_3 INT_R_X27Y97/SS6D3 INT_R_X27Y98/SS6C3 INT_R_X27Y99/SS6B3 INT_R_X29Y100/NN6C3 INT_R_X29Y101/NN6D3 INT_R_X29Y102/NN6E3 INT_R_X29Y103/NE2BEG3 INT_R_X29Y103/NN6END3 INT_R_X29Y104/NE2A3 INT_R_X29Y95/EE2END3 INT_R_X29Y95/NN2BEG3 INT_R_X29Y96/NN2A3 INT_R_X29Y97/FAN_BOUNCE_S3_6 INT_R_X29Y97/NL1BEG2 INT_R_X29Y97/NN2END3 INT_R_X29Y97/NN6BEG3 INT_R_X29Y98/FAN_ALT6 INT_R_X29Y98/FAN_BOUNCE6 INT_R_X29Y98/IMUX1 INT_R_X29Y98/NL1END2 INT_R_X29Y98/NN6A3 INT_R_X29Y99/NN6B3 VBRK_X60Y100/VBRK_NW2A2 VBRK_X60Y107/VBRK_EE2A0 VBRK_X60Y108/VBRK_NE2A1 VBRK_X60Y97/VBRK_WW2END2 VBRK_X73Y109/VBRK_NE2A3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y102/INT_L.WW2END0->>IMUX_L33 INT_L_X22Y101/INT_L.SL1END0->>SW2BEG0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X22Y96/INT_L.WR1END3->>IMUX_L23 INT_L_X24Y102/INT_L.EE2END0->>EL1BEG_N3 INT_L_X24Y103/INT_L.NE2END1->>IMUX_L19 INT_L_X24Y103/INT_L.NE2END1->>IMUX_L2 INT_L_X24Y94/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X24Y94/INT_L.WR1END0->>IMUX_L1 INT_L_X24Y94/INT_L.WR1END0->>NL1BEG_N3 INT_L_X24Y95/INT_L.NL1END2->>IMUX_L11 INT_L_X24Y95/INT_L.NL1END2->>NW2BEG2 INT_L_X26Y93/INT_L.SW2END3->>IMUX_L7 INT_L_X26Y93/INT_L.SW2END3->>WL1BEG2 INT_L_X26Y94/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X26Y94/INT_L.WL1END3->>SR1BEG_S0 INT_L_X30Y104/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y104/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X30Y104/INT_L.NE2END3->>FAN_ALT1 INT_R_X21Y100/INT_R.SW2END0->>IMUX33 INT_R_X23Y102/INT_R.ER1END1->>NE2BEG1 INT_R_X23Y93/INT_R.WW2END2->>NL1BEG2 INT_R_X23Y93/INT_R.WW2END2->>NN2BEG3 INT_R_X23Y94/INT_R.NL1END2->>IMUX28 INT_R_X23Y95/INT_R.NN2END3->>NR1BEG3 INT_R_X23Y96/INT_R.NR1END3->>IMUX22 INT_R_X23Y96/INT_R.NW2END2->>WR1BEG3 INT_R_X25Y101/INT_R.EL1END3->>EE2BEG3 INT_R_X25Y93/INT_R.SW2END0->>IMUX25 INT_R_X25Y93/INT_R.WL1END2->>WR1BEG_S0 INT_R_X25Y93/INT_R.WL1END2->>WW2BEG2 INT_R_X27Y101/INT_R.EE2END3->>IMUX7 INT_R_X27Y101/INT_R.EE2END3->>SS6BEG3 INT_R_X27Y94/INT_R.SL1END3->>IMUX22 INT_R_X27Y94/INT_R.SL1END3->>SW2BEG3 INT_R_X27Y95/INT_R.SR1BEG_S0->>IMUX2 INT_R_X27Y95/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X27Y95/INT_R.SS6END3->>EE2BEG3 INT_R_X27Y95/INT_R.SS6END3->>SL1BEG3 INT_R_X27Y95/INT_R.SS6END3->>SR1BEG_S0 INT_R_X29Y103/INT_R.NN6END3->>NE2BEG3 INT_R_X29Y95/INT_R.EE2END3->>NN2BEG3 INT_R_X29Y97/INT_R.NN2END3->>NL1BEG2 INT_R_X29Y97/INT_R.NN2END3->>NN6BEG3 INT_R_X29Y98/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X29Y98/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X29Y98/INT_R.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

raddrhold_reg_n_0_[2] - 
wires: CLBLL_R_X27Y98/CLBLL_WW2A3 CLBLL_R_X27Y99/CLBLL_IMUX13 CLBLL_R_X27Y99/CLBLL_L_B6 CLBLL_R_X29Y98/CLBLL_IMUX7 CLBLL_R_X29Y98/CLBLL_LL_A1 CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y97/CLBLM_M_AQ CLBLM_L_X28Y98/CLBLM_WW2A3 INT_L_X26Y98/WW2END3 INT_L_X26Y99/EL1BEG2 INT_L_X26Y99/NL1BEG_N3 INT_L_X26Y99/WW2END_N0_3 INT_L_X28Y97/LOGIC_OUTS_L4 INT_L_X28Y97/NN2BEG0 INT_L_X28Y98/EL1BEG3 INT_L_X28Y98/NN2A0 INT_L_X28Y98/NN2END_S2_0 INT_L_X28Y98/WW2BEG3 INT_L_X28Y99/EL1BEG_N3 INT_L_X28Y99/NN2END0 INT_R_X27Y98/WW2A3 INT_R_X27Y99/EL1END2 INT_R_X27Y99/IMUX13 INT_R_X29Y98/EL1END3 INT_R_X29Y98/IMUX7 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X28Y97/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y99/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X26Y99/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_L_X28Y97/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X28Y98/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X28Y99/INT_L.NN2END0->>EL1BEG_N3 INT_R_X27Y99/INT_R.EL1END2->>IMUX13 INT_R_X29Y98/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[3]_i_2_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX23 CLBLL_R_X29Y96/CLBLL_L_C3 CLBLL_R_X29Y99/CLBLL_LL_BMUX CLBLL_R_X29Y99/CLBLL_LOGIC_OUTS21 INT_R_X29Y96/IMUX23 INT_R_X29Y96/SL1END3 INT_R_X29Y97/SL1BEG3 INT_R_X29Y97/SS2END3 INT_R_X29Y98/SS2A3 INT_R_X29Y98/SS2END_N0_3 INT_R_X29Y99/LOGIC_OUTS21 INT_R_X29Y99/SS2BEG3 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y99/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X29Y96/INT_R.SL1END3->>IMUX23 INT_R_X29Y97/INT_R.SS2END3->>SL1BEG3 INT_R_X29Y99/INT_R.LOGIC_OUTS21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[3] - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX21 CLBLL_R_X29Y96/CLBLL_L_C4 CLBLL_R_X29Y97/CLBLL_NE4C1 CLBLL_R_X29Y97/CLBLL_WR1END2 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y93/CLBLM_L_BQ CLBLM_L_X28Y96/CLBLM_IMUX34 CLBLM_L_X28Y96/CLBLM_L_C6 CLBLM_L_X30Y97/CLBLM_NE4C1 CLBLM_L_X30Y97/CLBLM_WR1END2 INT_L_X28Y93/LOGIC_OUTS_L1 INT_L_X28Y93/NE6BEG1 INT_L_X28Y96/IMUX_L34 INT_L_X28Y96/SW2END1 INT_L_X30Y97/NE6END1 INT_L_X30Y97/WR1BEG2 INT_R_X29Y93/NE6A1 INT_R_X29Y94/NE6B1 INT_R_X29Y95/NE6C1 INT_R_X29Y96/IMUX21 INT_R_X29Y96/NE6D1 INT_R_X29Y96/SR1END2 INT_R_X29Y96/SW2A1 INT_R_X29Y97/NE6E1 INT_R_X29Y97/SR1BEG2 INT_R_X29Y97/SW2BEG1 INT_R_X29Y97/WR1END2 VBRK_X73Y101/VBRK_NE4C1 VBRK_X73Y101/VBRK_WR1END2 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X28Y93/INT_L.LOGIC_OUTS_L1->>NE6BEG1 INT_L_X28Y96/INT_L.SW2END1->>IMUX_L34 INT_L_X30Y97/INT_L.NE6END1->>WR1BEG2 INT_R_X29Y96/INT_R.SR1END2->>IMUX21 INT_R_X29Y97/INT_R.WR1END2->>SR1BEG2 INT_R_X29Y97/INT_R.WR1END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[3] - 
wires: BRKH_INT_X29Y99/BRKH_INT_NN6D0 CLBLL_R_X29Y101/CLBLL_IMUX43 CLBLL_R_X29Y101/CLBLL_LL_D6 CLBLL_R_X29Y95/CLBLL_IMUX29 CLBLL_R_X29Y95/CLBLL_LL_AQ CLBLL_R_X29Y95/CLBLL_LL_C2 CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y96/CLBLL_IMUX20 CLBLL_R_X29Y96/CLBLL_L_C2 CLBLM_L_X28Y101/CLBLM_IMUX34 CLBLM_L_X28Y101/CLBLM_IMUX35 CLBLM_L_X28Y101/CLBLM_L_C6 CLBLM_L_X28Y101/CLBLM_M_C6 INT_L_X28Y101/EL1BEG3 INT_L_X28Y101/FAN_ALT3 INT_L_X28Y101/FAN_BOUNCE3 INT_L_X28Y101/IMUX_L34 INT_L_X28Y101/IMUX_L35 INT_L_X28Y101/NL1BEG0 INT_L_X28Y101/NL1END_S3_0 INT_L_X28Y101/WR1END1 INT_L_X28Y102/EL1BEG_N3 INT_L_X28Y102/NL1END0 INT_R_X29Y100/NN6E0 INT_R_X29Y100/NN6END_S1_0 INT_R_X29Y101/EL1END3 INT_R_X29Y101/FAN_ALT3 INT_R_X29Y101/FAN_BOUNCE3 INT_R_X29Y101/IMUX43 INT_R_X29Y101/NN6END0 INT_R_X29Y101/WR1BEG1 INT_R_X29Y95/IMUX29 INT_R_X29Y95/LOGIC_OUTS4 INT_R_X29Y95/NL1BEG2 INT_R_X29Y95/NL1BEG_N3 INT_R_X29Y95/NN6BEG0 INT_R_X29Y96/IMUX20 INT_R_X29Y96/NL1END2 INT_R_X29Y96/NN6A0 INT_R_X29Y97/NN6B0 INT_R_X29Y98/NN6C0 INT_R_X29Y99/NN6D0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y95/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X28Y101/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y101/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X28Y101/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X28Y101/INT_L.WR1END1->>IMUX_L34 INT_L_X28Y101/INT_L.WR1END1->>NL1BEG0 INT_L_X28Y102/INT_L.NL1END0->>EL1BEG_N3 INT_R_X29Y101/INT_R.EL1END3->>FAN_ALT3 INT_R_X29Y101/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y101/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X29Y101/INT_R.NN6END0->>WR1BEG1 INT_R_X29Y95/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X29Y95/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X29Y95/INT_R.NL1BEG_N3->>IMUX29 INT_R_X29Y95/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X29Y96/INT_R.NL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rdatahold[3] - 
wires: BRKH_INT_X22Y99/BRKH_INT_SW2A1 BRKH_INT_X23Y99/BRKH_INT_SE6B1 BRKH_INT_X24Y99/BRKH_INT_NE6B2 BRKH_INT_X27Y99/BRKH_INT_SE6E2 CLBLL_R_X21Y102/CLBLL_IMUX28 CLBLL_R_X21Y102/CLBLL_LL_C4 CLBLL_R_X21Y102/CLBLL_WR1END2 CLBLL_R_X21Y99/CLBLL_ER1BEG2 CLBLL_R_X21Y99/CLBLL_IMUX3 CLBLL_R_X21Y99/CLBLL_L_A2 CLBLL_R_X21Y99/CLBLL_SW2A1 CLBLL_R_X23Y103/CLBLL_IMUX3 CLBLL_R_X23Y103/CLBLL_L_A2 CLBLL_R_X23Y105/CLBLL_IMUX2 CLBLL_R_X23Y105/CLBLL_LL_A2 CLBLL_R_X23Y96/CLBLL_SE4C1 CLBLL_R_X23Y98/CLBLL_IMUX4 CLBLL_R_X23Y98/CLBLL_LL_A6 CLBLL_R_X23Y98/CLBLL_NE4BEG2 CLBLL_R_X25Y103/CLBLL_NE2A2 CLBLL_R_X25Y94/CLBLL_ER1BEG2 CLBLL_R_X25Y94/CLBLL_IMUX0 CLBLL_R_X25Y94/CLBLL_IMUX2 CLBLL_R_X25Y94/CLBLL_LL_A2 CLBLL_R_X25Y94/CLBLL_L_A3 CLBLL_R_X25Y95/CLBLL_IMUX6 CLBLL_R_X25Y95/CLBLL_L_A1 CLBLL_R_X25Y95/CLBLL_WR1END3 CLBLL_R_X27Y103/CLBLL_IMUX10 CLBLL_R_X27Y103/CLBLL_L_A4 CLBLL_R_X27Y104/CLBLL_NE2A1 CLBLL_R_X27Y99/CLBLL_SE4C2 CLBLL_R_X29Y99/CLBLL_IMUX18 CLBLL_R_X29Y99/CLBLL_LL_B2 CLBLM_L_X20Y102/CLBLM_IMUX24 CLBLM_L_X20Y102/CLBLM_M_B5 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y102/CLBLM_L_BQ CLBLM_L_X22Y102/CLBLM_WR1END2 CLBLM_L_X22Y99/CLBLM_ER1BEG2 CLBLM_L_X22Y99/CLBLM_SW2A1 CLBLM_L_X24Y95/CLBLM_IMUX27 CLBLM_L_X24Y95/CLBLM_M_B4 CLBLM_L_X24Y96/CLBLM_SE4C1 CLBLM_L_X24Y98/CLBLM_NE4BEG2 CLBLM_L_X26Y103/CLBLM_IMUX44 CLBLM_L_X26Y103/CLBLM_M_D4 CLBLM_L_X26Y103/CLBLM_NE2A2 CLBLM_L_X26Y94/CLBLM_ER1BEG2 CLBLM_L_X26Y94/CLBLM_IMUX22 CLBLM_L_X26Y94/CLBLM_M_C3 CLBLM_L_X26Y95/CLBLM_IMUX29 CLBLM_L_X26Y95/CLBLM_M_C2 CLBLM_L_X26Y95/CLBLM_WR1END3 CLBLM_L_X28Y104/CLBLM_NE2A1 CLBLM_L_X28Y106/CLBLM_IMUX2 CLBLM_L_X28Y106/CLBLM_M_A2 CLBLM_L_X28Y99/CLBLM_SE4C2 INT_L_X20Y102/IMUX_L24 INT_L_X20Y102/WL1END0 INT_L_X22Y100/SE6BEG1 INT_L_X22Y100/SS2END1 INT_L_X22Y100/SW2BEG1 INT_L_X22Y101/SS2A1 INT_L_X22Y102/LOGIC_OUTS_L1 INT_L_X22Y102/NE2BEG1 INT_L_X22Y102/SS2BEG1 INT_L_X22Y102/WR1BEG2 INT_L_X22Y103/NE2A1 INT_L_X22Y98/SE2A2 INT_L_X22Y99/ER1END2 INT_L_X22Y99/SE2BEG2 INT_L_X22Y99/SW2A1 INT_L_X24Y100/NE6C2 INT_L_X24Y101/NE6D2 INT_L_X24Y102/NE6E2 INT_L_X24Y94/SE2A1 INT_L_X24Y95/IMUX_L27 INT_L_X24Y95/SE2BEG1 INT_L_X24Y95/SL1END1 INT_L_X24Y96/SE6END1 INT_L_X24Y96/SL1BEG1 INT_L_X24Y98/NE6A2 INT_L_X24Y99/NE6B2 INT_L_X26Y103/EL1BEG1 INT_L_X26Y103/IMUX_L44 INT_L_X26Y103/NE2END2 INT_L_X26Y103/SE6BEG2 INT_L_X26Y94/ER1END2 INT_L_X26Y94/IMUX_L22 INT_L_X26Y94/NR1BEG2 INT_L_X26Y95/IMUX_L29 INT_L_X26Y95/NR1END2 INT_L_X26Y95/WR1BEG3 INT_L_X28Y104/NE2END1 INT_L_X28Y104/NN2BEG1 INT_L_X28Y105/NN2A1 INT_L_X28Y106/IMUX_L2 INT_L_X28Y106/NN2END1 INT_L_X28Y99/EL1BEG1 INT_L_X28Y99/SE6END2 INT_R_X21Y102/IMUX28 INT_R_X21Y102/WL1BEG0 INT_R_X21Y102/WR1END2 INT_R_X21Y99/ER1BEG2 INT_R_X21Y99/IMUX3 INT_R_X21Y99/SW2END1 INT_R_X23Y100/SE6A1 INT_R_X23Y103/IMUX3 INT_R_X23Y103/NE2END1 INT_R_X23Y103/NN2BEG1 INT_R_X23Y104/NN2A1 INT_R_X23Y105/IMUX2 INT_R_X23Y105/NN2END1 INT_R_X23Y96/SE6E1 INT_R_X23Y97/SE6D1 INT_R_X23Y98/IMUX4 INT_R_X23Y98/NE6BEG2 INT_R_X23Y98/SE2END2 INT_R_X23Y98/SE6C1 INT_R_X23Y99/SE6B1 INT_R_X25Y102/NE2BEG2 INT_R_X25Y102/NE6END2 INT_R_X25Y103/NE2A2 INT_R_X25Y93/FAN_BOUNCE_S3_2 INT_R_X25Y94/ER1BEG2 INT_R_X25Y94/FAN_ALT2 INT_R_X25Y94/FAN_BOUNCE2 INT_R_X25Y94/IMUX0 INT_R_X25Y94/IMUX2 INT_R_X25Y94/SE2END1 INT_R_X25Y95/IMUX6 INT_R_X25Y95/WR1END3 INT_R_X27Y100/SE6D2 INT_R_X27Y101/SE6C2 INT_R_X27Y102/SE6B2 INT_R_X27Y103/EL1END1 INT_R_X27Y103/IMUX10 INT_R_X27Y103/NE2BEG1 INT_R_X27Y103/SE6A2 INT_R_X27Y104/NE2A1 INT_R_X27Y99/SE6E2 INT_R_X29Y99/EL1END1 INT_R_X29Y99/IMUX18 VBRK_X60Y100/VBRK_SE4C1 VBRK_X60Y102/VBRK_NE4BEG2 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y102/INT_L.WL1END0->>IMUX_L24 INT_L_X22Y100/INT_L.SS2END1->>SE6BEG1 INT_L_X22Y100/INT_L.SS2END1->>SW2BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_L_X22Y99/INT_L.ER1END2->>SE2BEG2 INT_L_X24Y95/INT_L.SL1END1->>IMUX_L27 INT_L_X24Y95/INT_L.SL1END1->>SE2BEG1 INT_L_X24Y96/INT_L.SE6END1->>SL1BEG1 INT_L_X26Y103/INT_L.NE2END2->>EL1BEG1 INT_L_X26Y103/INT_L.NE2END2->>IMUX_L44 INT_L_X26Y103/INT_L.NE2END2->>SE6BEG2 INT_L_X26Y94/INT_L.ER1END2->>IMUX_L22 INT_L_X26Y94/INT_L.ER1END2->>NR1BEG2 INT_L_X26Y95/INT_L.NR1END2->>IMUX_L29 INT_L_X26Y95/INT_L.NR1END2->>WR1BEG3 INT_L_X28Y104/INT_L.NE2END1->>NN2BEG1 INT_L_X28Y106/INT_L.NN2END1->>IMUX_L2 INT_L_X28Y99/INT_L.SE6END2->>EL1BEG1 INT_R_X21Y102/INT_R.WR1END2->>IMUX28 INT_R_X21Y102/INT_R.WR1END2->>WL1BEG0 INT_R_X21Y99/INT_R.SW2END1->>ER1BEG2 INT_R_X21Y99/INT_R.SW2END1->>IMUX3 INT_R_X23Y103/INT_R.NE2END1->>IMUX3 INT_R_X23Y103/INT_R.NE2END1->>NN2BEG1 INT_R_X23Y105/INT_R.NN2END1->>IMUX2 INT_R_X23Y98/INT_R.SE2END2->>IMUX4 INT_R_X23Y98/INT_R.SE2END2->>NE6BEG2 INT_R_X25Y102/INT_R.NE6END2->>NE2BEG2 INT_R_X25Y94/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y94/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X25Y94/INT_R.SE2END1->>ER1BEG2 INT_R_X25Y94/INT_R.SE2END1->>FAN_ALT2 INT_R_X25Y94/INT_R.SE2END1->>IMUX2 INT_R_X25Y95/INT_R.WR1END3->>IMUX6 INT_R_X27Y103/INT_R.EL1END1->>IMUX10 INT_R_X27Y103/INT_R.EL1END1->>NE2BEG1 INT_R_X29Y99/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

raddrhold_reg_n_0_[3] - 
wires: CLBLL_R_X27Y99/CLBLL_IMUX34 CLBLL_R_X27Y99/CLBLL_L_C6 CLBLL_R_X27Y99/CLBLL_NW2A1 CLBLL_R_X29Y99/CLBLL_IMUX27 CLBLL_R_X29Y99/CLBLL_LL_B4 CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y97/CLBLM_M_BQ CLBLM_L_X28Y99/CLBLM_NW2A1 INT_L_X28Y97/LOGIC_OUTS_L5 INT_L_X28Y97/NE2BEG1 INT_L_X28Y97/NR1BEG1 INT_L_X28Y98/NE2A1 INT_L_X28Y98/NR1END1 INT_L_X28Y98/NW2BEG1 INT_L_X28Y99/NW2A1 INT_R_X27Y99/IMUX34 INT_R_X27Y99/NW2END1 INT_R_X29Y98/NE2END1 INT_R_X29Y98/NR1BEG1 INT_R_X29Y99/IMUX27 INT_R_X29Y99/NR1END1 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X28Y97/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y97/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X28Y97/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X28Y98/INT_L.NR1END1->>NW2BEG1 INT_R_X27Y99/INT_R.NW2END1->>IMUX34 INT_R_X29Y98/INT_R.NE2END1->>NR1BEG1 INT_R_X29Y99/INT_R.NR1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[4]_i_2_n_0 - 
wires: CLBLL_R_X29Y97/CLBLL_IMUX3 CLBLL_R_X29Y97/CLBLL_L_A2 CLBLL_R_X29Y98/CLBLL_LL_CMUX CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS22 INT_R_X29Y97/IMUX3 INT_R_X29Y97/SR1END1 INT_R_X29Y98/LOGIC_OUTS22 INT_R_X29Y98/SR1BEG1 
pips: CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y98/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X29Y97/INT_R.SR1END1->>IMUX3 INT_R_X29Y98/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[4] - 
wires: CLBLL_R_X29Y96/CLBLL_LL_CQ CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y97/CLBLL_IMUX6 CLBLL_R_X29Y97/CLBLL_L_A1 CLBLL_R_X29Y97/CLBLL_NE2A2 CLBLL_R_X29Y97/CLBLL_WR1END3 CLBLM_L_X28Y96/CLBLM_IMUX42 CLBLM_L_X28Y96/CLBLM_L_D6 CLBLM_L_X30Y97/CLBLM_NE2A2 CLBLM_L_X30Y97/CLBLM_WR1END3 INT_L_X28Y96/IMUX_L42 INT_L_X28Y96/WL1END1 INT_L_X30Y97/NE2END2 INT_L_X30Y97/WR1BEG3 INT_R_X29Y96/LOGIC_OUTS6 INT_R_X29Y96/NE2BEG2 INT_R_X29Y96/WL1BEG1 INT_R_X29Y97/IMUX6 INT_R_X29Y97/NE2A2 INT_R_X29Y97/WR1END3 VBRK_X73Y101/VBRK_NE2A2 VBRK_X73Y101/VBRK_WR1END3 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X28Y96/INT_L.WL1END1->>IMUX_L42 INT_L_X30Y97/INT_L.NE2END2->>WR1BEG3 INT_R_X29Y96/INT_R.LOGIC_OUTS6->>NE2BEG2 INT_R_X29Y96/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X29Y97/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[4] - 
wires: BRKH_INT_X29Y99/BRKH_INT_NN6B1 CLBLL_R_X29Y102/CLBLL_IMUX4 CLBLL_R_X29Y102/CLBLL_LL_A6 CLBLL_R_X29Y95/CLBLL_LL_BQ CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y97/CLBLL_IMUX10 CLBLL_R_X29Y97/CLBLL_L_A4 CLBLM_L_X28Y101/CLBLM_IMUX42 CLBLM_L_X28Y101/CLBLM_IMUX43 CLBLM_L_X28Y101/CLBLM_L_D6 CLBLM_L_X28Y101/CLBLM_M_D6 CLBLM_L_X28Y95/CLBLM_IMUX36 CLBLM_L_X28Y95/CLBLM_L_D2 INT_L_X28Y101/IMUX_L42 INT_L_X28Y101/IMUX_L43 INT_L_X28Y101/SW2END1 INT_L_X28Y95/IMUX_L36 INT_L_X28Y95/WR1END2 INT_R_X29Y100/NN6C1 INT_R_X29Y101/NN6D1 INT_R_X29Y101/SW2A1 INT_R_X29Y102/IMUX4 INT_R_X29Y102/NN6E1 INT_R_X29Y102/SR1END1 INT_R_X29Y102/SW2BEG1 INT_R_X29Y103/NN6END1 INT_R_X29Y103/SR1BEG1 INT_R_X29Y95/LOGIC_OUTS5 INT_R_X29Y95/NN2BEG1 INT_R_X29Y95/WR1BEG2 INT_R_X29Y96/NN2A1 INT_R_X29Y97/IMUX10 INT_R_X29Y97/NN2END1 INT_R_X29Y97/NN6BEG1 INT_R_X29Y98/NN6A1 INT_R_X29Y99/NN6B1 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y95/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y101/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X28Y101/INT_L.SW2END1->>IMUX_L42 INT_L_X28Y101/INT_L.SW2END1->>IMUX_L43 INT_L_X28Y95/INT_L.WR1END2->>IMUX_L36 INT_R_X29Y102/INT_R.SR1END1->>IMUX4 INT_R_X29Y102/INT_R.SR1END1->>SW2BEG1 INT_R_X29Y103/INT_R.NN6END1->>SR1BEG1 INT_R_X29Y95/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X29Y95/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X29Y97/INT_R.NN2END1->>IMUX10 INT_R_X29Y97/INT_R.NN2END1->>NN6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rdatahold[4] - 
wires: BRKH_INT_X23Y99/BRKH_INT_NN6C0 BRKH_INT_X27Y99/BRKH_INT_SS6E2 CLBLL_R_X21Y101/CLBLL_IMUX3 CLBLL_R_X21Y101/CLBLL_L_A2 CLBLL_R_X21Y101/CLBLL_WL1END1 CLBLL_R_X21Y103/CLBLL_IMUX12 CLBLL_R_X21Y103/CLBLL_IMUX5 CLBLL_R_X21Y103/CLBLL_LL_B6 CLBLL_R_X21Y103/CLBLL_L_A6 CLBLL_R_X21Y104/CLBLL_NW2A0 CLBLL_R_X21Y105/CLBLL_NE2A0 CLBLL_R_X21Y96/CLBLL_NW2A3 CLBLL_R_X21Y98/CLBLL_IMUX15 CLBLL_R_X21Y98/CLBLL_LL_B1 CLBLL_R_X23Y104/CLBLL_EE4BEG2 CLBLL_R_X23Y104/CLBLL_IMUX6 CLBLL_R_X23Y104/CLBLL_L_A1 CLBLL_R_X23Y104/CLBLL_SW2A2 CLBLL_R_X23Y106/CLBLL_NE4C2 CLBLL_R_X23Y95/CLBLL_IMUX7 CLBLL_R_X23Y95/CLBLL_LL_A1 CLBLL_R_X23Y95/CLBLL_WW2END3 CLBLL_R_X25Y104/CLBLL_EE4B2 CLBLL_R_X25Y106/CLBLL_IMUX19 CLBLL_R_X25Y106/CLBLL_L_B2 CLBLL_R_X25Y95/CLBLL_WW2END3 CLBLL_R_X27Y101/CLBLL_IMUX12 CLBLL_R_X27Y101/CLBLL_LL_B6 CLBLL_R_X27Y102/CLBLL_IMUX44 CLBLL_R_X27Y102/CLBLL_LL_D4 CLBLL_R_X27Y104/CLBLL_EE2BEG2 CLBLL_R_X27Y95/CLBLL_IMUX15 CLBLL_R_X27Y95/CLBLL_LL_B1 CLBLL_R_X27Y98/CLBLL_EE2BEG2 CLBLL_R_X29Y103/CLBLL_IMUX5 CLBLL_R_X29Y103/CLBLL_L_A6 CLBLL_R_X29Y98/CLBLL_IMUX28 CLBLL_R_X29Y98/CLBLL_LL_C4 CLBLM_L_X22Y101/CLBLM_WL1END1 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS2 CLBLM_L_X22Y102/CLBLM_L_CQ CLBLM_L_X22Y103/CLBLM_IMUX24 CLBLM_L_X22Y103/CLBLM_M_B5 CLBLM_L_X22Y104/CLBLM_IMUX0 CLBLM_L_X22Y104/CLBLM_L_A3 CLBLM_L_X22Y104/CLBLM_NW2A0 CLBLM_L_X22Y105/CLBLM_NE2A0 CLBLM_L_X22Y94/CLBLM_IMUX23 CLBLM_L_X22Y94/CLBLM_L_C3 CLBLM_L_X22Y95/CLBLM_IMUX29 CLBLM_L_X22Y95/CLBLM_M_C2 CLBLM_L_X22Y96/CLBLM_NW2A3 CLBLM_L_X24Y104/CLBLM_EE4BEG2 CLBLM_L_X24Y104/CLBLM_SW2A2 CLBLM_L_X24Y106/CLBLM_NE4C2 CLBLM_L_X24Y95/CLBLM_WW2END3 CLBLM_L_X26Y104/CLBLM_EE4B2 CLBLM_L_X26Y95/CLBLM_WW2END3 CLBLM_L_X28Y104/CLBLM_EE2BEG2 CLBLM_L_X28Y98/CLBLM_EE2BEG2 INT_L_X22Y101/SL1END2 INT_L_X22Y101/WL1BEG1 INT_L_X22Y102/LOGIC_OUTS_L2 INT_L_X22Y102/NE6BEG2 INT_L_X22Y102/NW2END_S0_0 INT_L_X22Y102/SL1BEG2 INT_L_X22Y103/IMUX_L24 INT_L_X22Y103/NW2BEG0 INT_L_X22Y103/NW2END0 INT_L_X22Y104/IMUX_L0 INT_L_X22Y104/NE2END_S3_0 INT_L_X22Y104/NW2A0 INT_L_X22Y104/SL1END0 INT_L_X22Y105/NE2END0 INT_L_X22Y105/SL1BEG0 INT_L_X22Y94/IMUX_L23 INT_L_X22Y94/SW2END3 INT_L_X22Y95/IMUX_L29 INT_L_X22Y95/NL1BEG_N3 INT_L_X22Y95/NW2BEG3 INT_L_X22Y95/SW2END_N0_3 INT_L_X22Y96/NW2A3 INT_L_X24Y104/EE4A2 INT_L_X24Y104/SW2A2 INT_L_X24Y105/SL1END2 INT_L_X24Y105/SW2BEG2 INT_L_X24Y106/EL1BEG1 INT_L_X24Y106/NE6END2 INT_L_X24Y106/SL1BEG2 INT_L_X24Y95/WW2A3 INT_L_X26Y104/EE4C2 INT_L_X26Y95/WW2A3 INT_L_X28Y104/EE2A2 INT_L_X28Y98/EE2A2 INT_R_X21Y101/IMUX3 INT_R_X21Y101/NN2BEG2 INT_R_X21Y101/WL1END1 INT_R_X21Y102/NN2A2 INT_R_X21Y103/IMUX12 INT_R_X21Y103/IMUX5 INT_R_X21Y103/NN2END2 INT_R_X21Y103/NW2END_S0_0 INT_R_X21Y104/NE2BEG0 INT_R_X21Y104/NW2END0 INT_R_X21Y105/NE2A0 INT_R_X21Y96/NN2BEG3 INT_R_X21Y96/NW2END3 INT_R_X21Y97/NN2A3 INT_R_X21Y98/IMUX15 INT_R_X21Y98/NN2END3 INT_R_X23Y100/NN6D0 INT_R_X23Y101/NN6E0 INT_R_X23Y101/NN6END_S1_0 INT_R_X23Y102/NE6A2 INT_R_X23Y102/NN6END0 INT_R_X23Y102/NW2BEG0 INT_R_X23Y103/NE6B2 INT_R_X23Y103/NW2A0 INT_R_X23Y104/EE4BEG2 INT_R_X23Y104/IMUX6 INT_R_X23Y104/NE6C2 INT_R_X23Y104/SW2END2 INT_R_X23Y105/NE6D2 INT_R_X23Y106/NE6E2 INT_R_X23Y94/SW2A3 INT_R_X23Y95/IMUX7 INT_R_X23Y95/SW2BEG3 INT_R_X23Y95/WW2END3 INT_R_X23Y96/NN6BEG0 INT_R_X23Y96/WW2END_N0_3 INT_R_X23Y97/NN6A0 INT_R_X23Y98/NN6B0 INT_R_X23Y99/NN6C0 INT_R_X25Y104/EE4B2 INT_R_X25Y106/EL1END1 INT_R_X25Y106/IMUX19 INT_R_X25Y95/WW2BEG3 INT_R_X25Y95/WW2END3 INT_R_X25Y96/WW2END_N0_3 INT_R_X27Y100/SS6D2 INT_R_X27Y101/IMUX12 INT_R_X27Y101/SL1END2 INT_R_X27Y101/SS6C2 INT_R_X27Y102/IMUX44 INT_R_X27Y102/SL1BEG2 INT_R_X27Y102/SS2END2 INT_R_X27Y102/SS6B2 INT_R_X27Y103/SS2A2 INT_R_X27Y103/SS6A2 INT_R_X27Y104/EE2BEG2 INT_R_X27Y104/EE4END2 INT_R_X27Y104/SS2BEG2 INT_R_X27Y104/SS6BEG2 INT_R_X27Y95/IMUX15 INT_R_X27Y95/SS2END3 INT_R_X27Y95/WW2BEG3 INT_R_X27Y96/SS2A3 INT_R_X27Y96/SS2END_N0_3 INT_R_X27Y97/SR1END3 INT_R_X27Y97/SS2BEG3 INT_R_X27Y98/EE2BEG2 INT_R_X27Y98/SR1BEG3 INT_R_X27Y98/SR1END_N3_3 INT_R_X27Y98/SS6END2 INT_R_X27Y99/SS6E2 INT_R_X29Y103/IMUX5 INT_R_X29Y103/SL1END2 INT_R_X29Y104/EE2END2 INT_R_X29Y104/SL1BEG2 INT_R_X29Y98/EE2END2 INT_R_X29Y98/IMUX28 VBRK_X60Y109/VBRK_EE4BEG2 VBRK_X60Y109/VBRK_SW2A2 VBRK_X60Y111/VBRK_NE4C2 VBRK_X60Y99/VBRK_WW2END3 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X22Y101/INT_L.SL1END2->>WL1BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L2->>NE6BEG2 INT_L_X22Y102/INT_L.LOGIC_OUTS_L2->>SL1BEG2 INT_L_X22Y103/INT_L.NW2END0->>IMUX_L24 INT_L_X22Y103/INT_L.NW2END0->>NW2BEG0 INT_L_X22Y104/INT_L.SL1END0->>IMUX_L0 INT_L_X22Y105/INT_L.NE2END0->>SL1BEG0 INT_L_X22Y94/INT_L.SW2END3->>IMUX_L23 INT_L_X22Y95/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X22Y95/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X22Y95/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X24Y105/INT_L.SL1END2->>SW2BEG2 INT_L_X24Y106/INT_L.NE6END2->>EL1BEG1 INT_L_X24Y106/INT_L.NE6END2->>SL1BEG2 INT_R_X21Y101/INT_R.WL1END1->>IMUX3 INT_R_X21Y101/INT_R.WL1END1->>NN2BEG2 INT_R_X21Y103/INT_R.NN2END2->>IMUX12 INT_R_X21Y103/INT_R.NN2END2->>IMUX5 INT_R_X21Y104/INT_R.NW2END0->>NE2BEG0 INT_R_X21Y96/INT_R.NW2END3->>NN2BEG3 INT_R_X21Y98/INT_R.NN2END3->>IMUX15 INT_R_X23Y102/INT_R.NN6END0->>NW2BEG0 INT_R_X23Y104/INT_R.SW2END2->>EE4BEG2 INT_R_X23Y104/INT_R.SW2END2->>IMUX6 INT_R_X23Y95/INT_R.WW2END3->>IMUX7 INT_R_X23Y95/INT_R.WW2END3->>SW2BEG3 INT_R_X23Y96/INT_R.WW2END_N0_3->>NN6BEG0 INT_R_X25Y106/INT_R.EL1END1->>IMUX19 INT_R_X25Y95/INT_R.WW2END3->>WW2BEG3 INT_R_X27Y101/INT_R.SL1END2->>IMUX12 INT_R_X27Y102/INT_R.SS2END2->>IMUX44 INT_R_X27Y102/INT_R.SS2END2->>SL1BEG2 INT_R_X27Y104/INT_R.EE4END2->>EE2BEG2 INT_R_X27Y104/INT_R.EE4END2->>SS2BEG2 INT_R_X27Y104/INT_R.EE4END2->>SS6BEG2 INT_R_X27Y95/INT_R.SS2END3->>IMUX15 INT_R_X27Y95/INT_R.SS2END3->>WW2BEG3 INT_R_X27Y97/INT_R.SR1END3->>SS2BEG3 INT_R_X27Y98/INT_R.SS6END2->>EE2BEG2 INT_R_X27Y98/INT_R.SS6END2->>SR1BEG3 INT_R_X29Y103/INT_R.SL1END2->>IMUX5 INT_R_X29Y104/INT_R.EE2END2->>SL1BEG2 INT_R_X29Y98/INT_R.EE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

raddrhold_reg_n_0_[4] - 
wires: CLBLL_R_X27Y97/CLBLL_WR1END1 CLBLL_R_X27Y99/CLBLL_IMUX42 CLBLL_R_X27Y99/CLBLL_L_D6 CLBLL_R_X29Y98/CLBLL_IMUX32 CLBLL_R_X29Y98/CLBLL_LL_C1 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y95/CLBLM_M_AQ CLBLM_L_X28Y97/CLBLM_WR1END1 INT_L_X28Y95/LOGIC_OUTS_L4 INT_L_X28Y95/NN2BEG0 INT_L_X28Y96/NN2A0 INT_L_X28Y96/NN2END_S2_0 INT_L_X28Y97/NE2BEG0 INT_L_X28Y97/NN2END0 INT_L_X28Y97/WR1BEG1 INT_L_X28Y98/NE2A0 INT_R_X27Y97/NN2BEG1 INT_R_X27Y97/WR1END1 INT_R_X27Y98/NN2A1 INT_R_X27Y99/IMUX42 INT_R_X27Y99/NN2END1 INT_R_X29Y97/NE2END_S3_0 INT_R_X29Y98/IMUX32 INT_R_X29Y98/NE2END0 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X28Y95/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y95/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X28Y97/INT_L.NN2END0->>NE2BEG0 INT_L_X28Y97/INT_L.NN2END0->>WR1BEG1 INT_R_X27Y97/INT_R.WR1END1->>NN2BEG1 INT_R_X27Y99/INT_R.NN2END1->>IMUX42 INT_R_X29Y98/INT_R.NE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[5]_i_2_n_0 - 
wires: CLBLM_L_X28Y100/CLBLM_IMUX9 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y100/CLBLM_L_A5 CLBLM_L_X28Y100/CLBLM_L_CMUX INT_L_X28Y100/IMUX_L9 INT_L_X28Y100/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y100/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y100/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[5] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN2A1 CLBLM_L_X28Y100/CLBLM_IMUX3 CLBLM_L_X28Y100/CLBLM_L_A2 CLBLM_L_X28Y97/CLBLM_IMUX5 CLBLM_L_X28Y97/CLBLM_L_A6 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y98/CLBLM_M_BQ INT_L_X28Y100/IMUX_L3 INT_L_X28Y100/NN2END1 INT_L_X28Y97/IMUX_L5 INT_L_X28Y97/SR1END2 INT_L_X28Y98/LOGIC_OUTS_L5 INT_L_X28Y98/NN2BEG1 INT_L_X28Y98/SR1BEG2 INT_L_X28Y99/NN2A1 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y98/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y100/INT_L.NN2END1->>IMUX_L3 INT_L_X28Y97/INT_L.SR1END2->>IMUX_L5 INT_L_X28Y98/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X28Y98/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[5] - 
wires: BRKH_INT_X27Y99/BRKH_INT_NE2BEG0 BRKH_INT_X27Y99/BRKH_INT_NN2BEG0 BRKH_INT_X28Y99/BRKH_INT_NE2END_S3_0 CLBLL_R_X27Y100/CLBLL_NE2A0 CLBLL_R_X27Y102/CLBLL_EE2BEG0 CLBLL_R_X27Y102/CLBLL_IMUX32 CLBLL_R_X27Y102/CLBLL_LL_C1 CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y98/CLBLL_L_AQ CLBLL_R_X29Y102/CLBLL_IMUX12 CLBLL_R_X29Y102/CLBLL_LL_B6 CLBLM_L_X28Y100/CLBLM_IMUX5 CLBLM_L_X28Y100/CLBLM_L_A6 CLBLM_L_X28Y100/CLBLM_NE2A0 CLBLM_L_X28Y102/CLBLM_EE2BEG0 CLBLM_L_X28Y102/CLBLM_IMUX4 CLBLM_L_X28Y102/CLBLM_IMUX5 CLBLM_L_X28Y102/CLBLM_L_A6 CLBLM_L_X28Y102/CLBLM_M_A6 INT_L_X28Y100/BYP_ALT0 INT_L_X28Y100/BYP_ALT5 INT_L_X28Y100/BYP_BOUNCE0 INT_L_X28Y100/BYP_BOUNCE5 INT_L_X28Y100/IMUX_L5 INT_L_X28Y100/NE2END0 INT_L_X28Y100/NN2BEG0 INT_L_X28Y101/NN2A0 INT_L_X28Y101/NN2END_S2_0 INT_L_X28Y102/EE2A0 INT_L_X28Y102/FAN_ALT1 INT_L_X28Y102/FAN_BOUNCE1 INT_L_X28Y102/IMUX_L4 INT_L_X28Y102/IMUX_L5 INT_L_X28Y102/NL1BEG_N3 INT_L_X28Y102/NN2END0 INT_L_X28Y99/NE2END_S3_0 INT_R_X27Y100/NE2A0 INT_R_X27Y100/NN2A0 INT_R_X27Y100/NN2END_S2_0 INT_R_X27Y101/NN2END0 INT_R_X27Y101/NR1BEG0 INT_R_X27Y102/EE2BEG0 INT_R_X27Y102/IMUX32 INT_R_X27Y102/NR1END0 INT_R_X27Y98/LOGIC_OUTS0 INT_R_X27Y98/NR1BEG0 INT_R_X27Y99/NE2BEG0 INT_R_X27Y99/NN2BEG0 INT_R_X27Y99/NR1END0 INT_R_X29Y102/BYP_ALT0 INT_R_X29Y102/BYP_BOUNCE0 INT_R_X29Y102/EE2END0 INT_R_X29Y102/IMUX12 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y98/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X28Y100/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y100/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X28Y100/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X28Y100/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X28Y100/INT_L.NE2END0->>BYP_ALT0 INT_L_X28Y100/INT_L.NE2END0->>NN2BEG0 INT_L_X28Y102/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y102/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X28Y102/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X28Y102/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X28Y102/INT_L.NN2END0->>NL1BEG_N3 INT_R_X27Y101/INT_R.NN2END0->>NR1BEG0 INT_R_X27Y102/INT_R.NR1END0->>EE2BEG0 INT_R_X27Y102/INT_R.NR1END0->>IMUX32 INT_R_X27Y98/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X27Y99/INT_R.NR1END0->>NE2BEG0 INT_R_X27Y99/INT_R.NR1END0->>NN2BEG0 INT_R_X29Y102/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y102/INT_R.BYP_BOUNCE0->>IMUX12 INT_R_X29Y102/INT_R.EE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rdatahold[5] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS6END1 BRKH_INT_X24Y99/BRKH_INT_NN2A1 BRKH_INT_X25Y99/BRKH_INT_EL1BEG3 BRKH_INT_X25Y99/BRKH_INT_EL1END_S3_0 CLBLL_R_X21Y101/CLBLL_IMUX26 CLBLL_R_X21Y101/CLBLL_L_B4 CLBLL_R_X21Y103/CLBLL_EE2BEG1 CLBLL_R_X21Y103/CLBLL_IMUX26 CLBLL_R_X21Y103/CLBLL_L_B4 CLBLL_R_X21Y104/CLBLL_IMUX14 CLBLL_R_X21Y104/CLBLL_L_B1 CLBLL_R_X21Y105/CLBLL_EE2BEG1 CLBLL_R_X21Y105/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y105/CLBLL_L_BQ CLBLL_R_X21Y98/CLBLL_IMUX26 CLBLL_R_X21Y98/CLBLL_IMUX3 CLBLL_R_X21Y98/CLBLL_L_A2 CLBLL_R_X21Y98/CLBLL_L_B4 CLBLL_R_X21Y98/CLBLL_SE2A1 CLBLL_R_X23Y103/CLBLL_IMUX18 CLBLL_R_X23Y103/CLBLL_IMUX34 CLBLL_R_X23Y103/CLBLL_LL_B2 CLBLL_R_X23Y103/CLBLL_L_C6 CLBLL_R_X23Y105/CLBLL_IMUX27 CLBLL_R_X23Y105/CLBLL_LL_B4 CLBLL_R_X23Y106/CLBLL_NE2A1 CLBLL_R_X23Y98/CLBLL_EE2A1 CLBLL_R_X25Y105/CLBLL_EE2BEG1 CLBLL_R_X25Y105/CLBLL_IMUX3 CLBLL_R_X25Y105/CLBLL_L_A2 CLBLL_R_X25Y99/CLBLL_EL1BEG3 CLBLL_R_X27Y105/CLBLL_EL1BEG0 CLBLL_R_X27Y105/CLBLL_IMUX23 CLBLL_R_X27Y105/CLBLL_L_C3 CLBLL_R_X29Y105/CLBLL_EE2A0 CLBLL_R_X29Y105/CLBLL_SW4A0 CLBLM_L_X22Y103/CLBLM_EE2BEG1 CLBLM_L_X22Y105/CLBLM_EE2BEG1 CLBLM_L_X22Y98/CLBLM_IMUX2 CLBLM_L_X22Y98/CLBLM_M_A2 CLBLM_L_X22Y98/CLBLM_SE2A1 CLBLM_L_X24Y100/CLBLM_IMUX2 CLBLM_L_X24Y100/CLBLM_M_A2 CLBLM_L_X24Y106/CLBLM_NE2A1 CLBLM_L_X24Y98/CLBLM_EE2A1 CLBLM_L_X26Y105/CLBLM_EE2BEG1 CLBLM_L_X26Y99/CLBLM_EL1BEG3 CLBLM_L_X26Y99/CLBLM_IMUX6 CLBLM_L_X26Y99/CLBLM_L_A1 CLBLM_L_X28Y100/CLBLM_IMUX20 CLBLM_L_X28Y100/CLBLM_L_C2 CLBLM_L_X28Y105/CLBLM_EL1BEG0 CLBLM_L_X28Y105/CLBLM_IMUX17 CLBLM_L_X28Y105/CLBLM_M_B3 CLBLM_L_X30Y105/CLBLM_EE2A0 CLBLM_L_X30Y105/CLBLM_IMUX8 CLBLM_L_X30Y105/CLBLM_M_A5 CLBLM_L_X30Y105/CLBLM_SW4A0 INT_L_X22Y103/EE2A1 INT_L_X22Y105/EE2A1 INT_L_X22Y98/EE2BEG1 INT_L_X22Y98/IMUX_L2 INT_L_X22Y98/SE2END1 INT_L_X24Y100/EL1BEG0 INT_L_X24Y100/IMUX_L2 INT_L_X24Y100/NN2END1 INT_L_X24Y105/SE2A1 INT_L_X24Y106/NE2END1 INT_L_X24Y106/SE2BEG1 INT_L_X24Y98/EE2END1 INT_L_X24Y98/NN2BEG1 INT_L_X24Y99/NN2A1 INT_L_X26Y105/EE2A1 INT_L_X26Y99/EL1END3 INT_L_X26Y99/IMUX_L6 INT_L_X28Y100/IMUX_L20 INT_L_X28Y100/SR1END1 INT_L_X28Y101/SR1BEG1 INT_L_X28Y101/SW6END0 INT_L_X28Y104/EL1END_S3_0 INT_L_X28Y105/EE2BEG0 INT_L_X28Y105/EL1END0 INT_L_X28Y105/IMUX_L17 INT_L_X30Y105/EE2END0 INT_L_X30Y105/IMUX_L8 INT_L_X30Y105/SW6BEG0 INT_R_X21Y100/SS6E1 INT_R_X21Y101/IMUX26 INT_R_X21Y101/SS2END1 INT_R_X21Y101/SS6D1 INT_R_X21Y102/SS2A1 INT_R_X21Y102/SS6C1 INT_R_X21Y103/EE2BEG1 INT_R_X21Y103/IMUX26 INT_R_X21Y103/SS2BEG1 INT_R_X21Y103/SS2END1 INT_R_X21Y103/SS6B1 INT_R_X21Y104/IMUX14 INT_R_X21Y104/SR1END2 INT_R_X21Y104/SS2A1 INT_R_X21Y104/SS6A1 INT_R_X21Y105/EE2BEG1 INT_R_X21Y105/LOGIC_OUTS1 INT_R_X21Y105/SR1BEG2 INT_R_X21Y105/SS2BEG1 INT_R_X21Y105/SS6BEG1 INT_R_X21Y98/IMUX26 INT_R_X21Y98/IMUX3 INT_R_X21Y98/SE2A1 INT_R_X21Y98/SL1END1 INT_R_X21Y99/SE2BEG1 INT_R_X21Y99/SL1BEG1 INT_R_X21Y99/SS6END1 INT_R_X23Y103/EE2END1 INT_R_X23Y103/IMUX18 INT_R_X23Y103/IMUX34 INT_R_X23Y105/EE2END1 INT_R_X23Y105/IMUX27 INT_R_X23Y105/NE2BEG1 INT_R_X23Y106/NE2A1 INT_R_X23Y98/EE2A1 INT_R_X25Y100/EL1BEG_N3 INT_R_X25Y100/EL1END0 INT_R_X25Y105/EE2BEG1 INT_R_X25Y105/IMUX3 INT_R_X25Y105/SE2END1 INT_R_X25Y99/EL1BEG3 INT_R_X25Y99/EL1END_S3_0 INT_R_X27Y105/BYP_ALT5 INT_R_X27Y105/BYP_BOUNCE5 INT_R_X27Y105/EE2END1 INT_R_X27Y105/EL1BEG0 INT_R_X27Y105/IMUX23 INT_R_X29Y101/SW6E0 INT_R_X29Y102/SW6D0 INT_R_X29Y103/SW6C0 INT_R_X29Y104/SW6B0 INT_R_X29Y105/EE2A0 INT_R_X29Y105/SW6A0 VBRK_X60Y102/VBRK_EE2A1 VBRK_X60Y111/VBRK_NE2A1 VBRK_X73Y110/VBRK_EE2A0 VBRK_X73Y110/VBRK_SW4A0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y105/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y98/INT_L.SE2END1->>EE2BEG1 INT_L_X22Y98/INT_L.SE2END1->>IMUX_L2 INT_L_X24Y100/INT_L.NN2END1->>EL1BEG0 INT_L_X24Y100/INT_L.NN2END1->>IMUX_L2 INT_L_X24Y106/INT_L.NE2END1->>SE2BEG1 INT_L_X24Y98/INT_L.EE2END1->>NN2BEG1 INT_L_X26Y99/INT_L.EL1END3->>IMUX_L6 INT_L_X28Y100/INT_L.SR1END1->>IMUX_L20 INT_L_X28Y101/INT_L.SW6END0->>SR1BEG1 INT_L_X28Y105/INT_L.EL1END0->>EE2BEG0 INT_L_X28Y105/INT_L.EL1END0->>IMUX_L17 INT_L_X30Y105/INT_L.EE2END0->>IMUX_L8 INT_L_X30Y105/INT_L.EE2END0->>SW6BEG0 INT_R_X21Y101/INT_R.SS2END1->>IMUX26 INT_R_X21Y103/INT_R.SS2END1->>EE2BEG1 INT_R_X21Y103/INT_R.SS2END1->>IMUX26 INT_R_X21Y103/INT_R.SS2END1->>SS2BEG1 INT_R_X21Y104/INT_R.SR1END2->>IMUX14 INT_R_X21Y105/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X21Y105/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X21Y105/INT_R.LOGIC_OUTS1->>SS2BEG1 INT_R_X21Y105/INT_R.LOGIC_OUTS1->>SS6BEG1 INT_R_X21Y98/INT_R.SL1END1->>IMUX26 INT_R_X21Y98/INT_R.SL1END1->>IMUX3 INT_R_X21Y99/INT_R.SS6END1->>SE2BEG1 INT_R_X21Y99/INT_R.SS6END1->>SL1BEG1 INT_R_X23Y103/INT_R.EE2END1->>IMUX18 INT_R_X23Y103/INT_R.EE2END1->>IMUX34 INT_R_X23Y105/INT_R.EE2END1->>IMUX27 INT_R_X23Y105/INT_R.EE2END1->>NE2BEG1 INT_R_X25Y100/INT_R.EL1END0->>EL1BEG_N3 INT_R_X25Y105/INT_R.SE2END1->>EE2BEG1 INT_R_X25Y105/INT_R.SE2END1->>IMUX3 INT_R_X27Y105/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y105/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X27Y105/INT_R.EE2END1->>BYP_ALT5 INT_R_X27Y105/INT_R.EE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

raddrhold_reg_n_0_[5] - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX5 CLBLL_R_X27Y100/CLBLL_LL_AQ CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y100/CLBLL_L_A6 CLBLL_R_X27Y101/CLBLL_NE2A3 CLBLM_L_X28Y100/CLBLM_IMUX30 CLBLM_L_X28Y100/CLBLM_L_C5 CLBLM_L_X28Y101/CLBLM_NE2A3 INT_L_X28Y100/IMUX_L30 INT_L_X28Y100/SL1END3 INT_L_X28Y101/NE2END3 INT_L_X28Y101/SL1BEG3 INT_R_X27Y100/IMUX5 INT_R_X27Y100/LOGIC_OUTS4 INT_R_X27Y100/NE2BEG3 INT_R_X27Y100/NL1BEG_N3 INT_R_X27Y101/NE2A3 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y100/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X28Y100/INT_L.SL1END3->>IMUX_L30 INT_L_X28Y101/INT_L.NE2END3->>SL1BEG3 INT_R_X27Y100/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X27Y100/INT_R.NL1BEG_N3->>IMUX5 INT_R_X27Y100/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[6]_i_2_n_0 - 
wires: CLBLM_L_X28Y100/CLBLM_IMUX26 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y100/CLBLM_L_B4 CLBLM_L_X28Y100/CLBLM_L_DMUX INT_L_X28Y100/IMUX_L26 INT_L_X28Y100/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y100/INT_L.LOGIC_OUTS_L19->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[6] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN6D2 CLBLM_L_X28Y100/CLBLM_IMUX13 CLBLM_L_X28Y100/CLBLM_L_B6 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y95/CLBLM_L_CQ CLBLM_L_X28Y97/CLBLM_IMUX13 CLBLM_L_X28Y97/CLBLM_L_B6 INT_L_X28Y100/IMUX_L13 INT_L_X28Y100/NN6E2 INT_L_X28Y100/SR1END2 INT_L_X28Y101/NN6END2 INT_L_X28Y101/SR1BEG2 INT_L_X28Y95/LOGIC_OUTS_L2 INT_L_X28Y95/NN2BEG2 INT_L_X28Y95/NN6BEG2 INT_L_X28Y96/NN2A2 INT_L_X28Y96/NN6A2 INT_L_X28Y97/IMUX_L13 INT_L_X28Y97/NN2END2 INT_L_X28Y97/NN6B2 INT_L_X28Y98/NN6C2 INT_L_X28Y99/NN6D2 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X28Y100/INT_L.SR1END2->>IMUX_L13 INT_L_X28Y101/INT_L.NN6END2->>SR1BEG2 INT_L_X28Y95/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X28Y95/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X28Y97/INT_L.NN2END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[6] - 
wires: CLBLL_R_X27Y100/CLBLL_SE2A1 CLBLL_R_X27Y101/CLBLL_ER1BEG2 CLBLL_R_X27Y101/CLBLL_SW2A1 CLBLL_R_X29Y102/CLBLL_IMUX35 CLBLL_R_X29Y102/CLBLL_LL_C6 CLBLL_R_X29Y102/CLBLL_WR1END3 CLBLM_L_X28Y100/CLBLM_IMUX19 CLBLM_L_X28Y100/CLBLM_L_B2 CLBLM_L_X28Y100/CLBLM_SE2A1 CLBLM_L_X28Y101/CLBLM_ER1BEG2 CLBLM_L_X28Y101/CLBLM_SW2A1 CLBLM_L_X28Y102/CLBLM_IMUX12 CLBLM_L_X28Y102/CLBLM_IMUX13 CLBLM_L_X28Y102/CLBLM_L_B6 CLBLM_L_X28Y102/CLBLM_M_B6 CLBLM_L_X30Y101/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y101/CLBLM_L_AQ CLBLM_L_X30Y102/CLBLM_IMUX20 CLBLM_L_X30Y102/CLBLM_L_C2 CLBLM_L_X30Y102/CLBLM_WR1END3 INT_L_X28Y100/IMUX_L19 INT_L_X28Y100/SE2END1 INT_L_X28Y101/ER1END2 INT_L_X28Y101/NR1BEG2 INT_L_X28Y101/SW2A1 INT_L_X28Y102/IMUX_L12 INT_L_X28Y102/IMUX_L13 INT_L_X28Y102/NR1END2 INT_L_X28Y102/SW2BEG1 INT_L_X28Y102/WL1END1 INT_L_X30Y101/LOGIC_OUTS_L0 INT_L_X30Y101/NL1BEG2 INT_L_X30Y101/NL1BEG_N3 INT_L_X30Y102/IMUX_L20 INT_L_X30Y102/NL1END2 INT_L_X30Y102/WR1BEG3 INT_R_X27Y100/SE2A1 INT_R_X27Y101/ER1BEG2 INT_R_X27Y101/SE2BEG1 INT_R_X27Y101/SW2END1 INT_R_X29Y102/FAN_ALT3 INT_R_X29Y102/FAN_BOUNCE3 INT_R_X29Y102/IMUX35 INT_R_X29Y102/WL1BEG1 INT_R_X29Y102/WR1END3 VBRK_X73Y107/VBRK_WR1END3 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y100/INT_L.SE2END1->>IMUX_L19 INT_L_X28Y101/INT_L.ER1END2->>NR1BEG2 INT_L_X28Y102/INT_L.NR1END2->>IMUX_L13 INT_L_X28Y102/INT_L.WL1END1->>IMUX_L12 INT_L_X28Y102/INT_L.WL1END1->>SW2BEG1 INT_L_X30Y101/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X30Y101/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X30Y102/INT_L.NL1END2->>IMUX_L20 INT_L_X30Y102/INT_L.NL1END2->>WR1BEG3 INT_R_X27Y101/INT_R.SW2END1->>ER1BEG2 INT_R_X27Y101/INT_R.SW2END1->>SE2BEG1 INT_R_X29Y102/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y102/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X29Y102/INT_R.WR1END3->>FAN_ALT3 INT_R_X29Y102/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rdatahold[6] - 
wires: BRKH_INT_X20Y99/BRKH_INT_SS2END1 BRKH_INT_X22Y99/BRKH_INT_SS2A1 BRKH_INT_X23Y99/BRKH_INT_SE6D3 BRKH_INT_X28Y99/BRKH_INT_NN2A3 BRKH_INT_X28Y99/BRKH_INT_NN6A3 CLBLL_R_X21Y101/CLBLL_IMUX32 CLBLL_R_X21Y101/CLBLL_LL_C1 CLBLL_R_X21Y101/CLBLL_SW2A0 CLBLL_R_X21Y101/CLBLL_WW2A1 CLBLL_R_X21Y102/CLBLL_IMUX44 CLBLL_R_X21Y102/CLBLL_LL_D4 CLBLL_R_X21Y102/CLBLL_WW2A3 CLBLL_R_X21Y98/CLBLL_IMUX2 CLBLL_R_X21Y98/CLBLL_IMUX33 CLBLL_R_X21Y98/CLBLL_LL_A2 CLBLL_R_X21Y98/CLBLL_L_C1 CLBLL_R_X21Y98/CLBLL_WL1END0 CLBLL_R_X23Y102/CLBLL_EE2A3 CLBLL_R_X23Y98/CLBLL_SE4C3 CLBLL_R_X25Y106/CLBLL_IMUX14 CLBLL_R_X25Y106/CLBLL_L_B1 CLBLL_R_X25Y98/CLBLL_EE2A3 CLBLL_R_X27Y104/CLBLL_IMUX31 CLBLL_R_X27Y104/CLBLL_IMUX9 CLBLL_R_X27Y104/CLBLL_LL_C5 CLBLL_R_X27Y104/CLBLL_L_A5 CLBLL_R_X27Y105/CLBLL_WR1END0 CLBLL_R_X27Y98/CLBLL_EE2A3 CLBLL_R_X29Y106/CLBLL_IMUX7 CLBLL_R_X29Y106/CLBLL_LL_A1 CLBLM_L_X20Y101/CLBLM_IMUX12 CLBLM_L_X20Y101/CLBLM_IMUX43 CLBLM_L_X20Y101/CLBLM_M_B6 CLBLM_L_X20Y101/CLBLM_M_D6 CLBLM_L_X20Y103/CLBLM_IMUX0 CLBLM_L_X20Y103/CLBLM_L_A3 CLBLM_L_X20Y98/CLBLM_IMUX11 CLBLM_L_X20Y98/CLBLM_M_A4 CLBLM_L_X22Y101/CLBLM_SW2A0 CLBLM_L_X22Y101/CLBLM_WW2A1 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS3 CLBLM_L_X22Y102/CLBLM_L_DQ CLBLM_L_X22Y102/CLBLM_WW2A3 CLBLM_L_X22Y98/CLBLM_IMUX27 CLBLM_L_X22Y98/CLBLM_M_B4 CLBLM_L_X22Y98/CLBLM_WL1END0 CLBLM_L_X24Y102/CLBLM_EE2A3 CLBLM_L_X24Y102/CLBLM_IMUX2 CLBLM_L_X24Y102/CLBLM_M_A2 CLBLM_L_X24Y104/CLBLM_IMUX7 CLBLM_L_X24Y104/CLBLM_M_A1 CLBLM_L_X24Y98/CLBLM_SE4C3 CLBLM_L_X26Y98/CLBLM_EE2A3 CLBLM_L_X26Y98/CLBLM_IMUX7 CLBLM_L_X26Y98/CLBLM_M_A1 CLBLM_L_X28Y100/CLBLM_IMUX46 CLBLM_L_X28Y100/CLBLM_L_D5 CLBLM_L_X28Y105/CLBLM_WR1END0 CLBLM_L_X28Y98/CLBLM_EE2A3 INT_L_X20Y100/SS2A1 INT_L_X20Y101/ER1BEG2 INT_L_X20Y101/IMUX_L12 INT_L_X20Y101/IMUX_L43 INT_L_X20Y101/SS2BEG1 INT_L_X20Y101/WW2END1 INT_L_X20Y102/WW2END3 INT_L_X20Y103/IMUX_L0 INT_L_X20Y103/WW2END_N0_3 INT_L_X20Y98/IMUX_L11 INT_L_X20Y98/SL1END1 INT_L_X20Y99/SL1BEG1 INT_L_X20Y99/SS2END1 INT_L_X22Y100/SL1END1 INT_L_X22Y100/SS2BEG1 INT_L_X22Y101/SL1BEG1 INT_L_X22Y101/SR1END1 INT_L_X22Y101/SW2A0 INT_L_X22Y101/WW2BEG1 INT_L_X22Y102/EE2BEG3 INT_L_X22Y102/LOGIC_OUTS_L3 INT_L_X22Y102/SE6BEG3 INT_L_X22Y102/SR1BEG1 INT_L_X22Y102/SR1BEG_S0 INT_L_X22Y102/SW2BEG0 INT_L_X22Y102/WW2BEG3 INT_L_X22Y98/IMUX_L27 INT_L_X22Y98/SS2END1 INT_L_X22Y98/WL1BEG0 INT_L_X22Y99/SS2A1 INT_L_X24Y102/EE2END3 INT_L_X24Y102/FAN_ALT1 INT_L_X24Y102/FAN_BOUNCE1 INT_L_X24Y102/IMUX_L2 INT_L_X24Y102/NN2BEG3 INT_L_X24Y103/NN2A3 INT_L_X24Y104/IMUX_L7 INT_L_X24Y104/NN2END3 INT_L_X24Y104/NR1BEG3 INT_L_X24Y105/NE2BEG3 INT_L_X24Y105/NR1END3 INT_L_X24Y106/NE2A3 INT_L_X24Y98/EE2BEG3 INT_L_X24Y98/SE6END3 INT_L_X26Y98/EE2BEG3 INT_L_X26Y98/EE2END3 INT_L_X26Y98/IMUX_L7 INT_L_X28Y100/IMUX_L46 INT_L_X28Y100/NN2END3 INT_L_X28Y100/NN6B3 INT_L_X28Y101/NN6C3 INT_L_X28Y102/NN6D3 INT_L_X28Y103/NN6E3 INT_L_X28Y104/NN6END3 INT_L_X28Y104/NR1BEG3 INT_L_X28Y104/WR1BEG_S0 INT_L_X28Y105/NE2BEG3 INT_L_X28Y105/NR1END3 INT_L_X28Y105/WR1BEG0 INT_L_X28Y106/NE2A3 INT_L_X28Y98/EE2END3 INT_L_X28Y98/NN2BEG3 INT_L_X28Y98/NN6BEG3 INT_L_X28Y99/NN2A3 INT_L_X28Y99/NN6A3 INT_R_X21Y101/ER1END2 INT_R_X21Y101/IMUX32 INT_R_X21Y101/NR1BEG2 INT_R_X21Y101/SW2END0 INT_R_X21Y101/WW2A1 INT_R_X21Y102/IMUX44 INT_R_X21Y102/NR1END2 INT_R_X21Y102/WW2A3 INT_R_X21Y98/IMUX2 INT_R_X21Y98/IMUX33 INT_R_X21Y98/WL1END0 INT_R_X23Y100/SE6C3 INT_R_X23Y101/SE6B3 INT_R_X23Y102/EE2A3 INT_R_X23Y102/SE6A3 INT_R_X23Y98/SE6E3 INT_R_X23Y99/SE6D3 INT_R_X25Y106/IMUX14 INT_R_X25Y106/NE2END3 INT_R_X25Y98/EE2A3 INT_R_X27Y104/IMUX31 INT_R_X27Y104/IMUX9 INT_R_X27Y104/SR1BEG_S0 INT_R_X27Y104/WR1END_S1_0 INT_R_X27Y105/WR1END0 INT_R_X27Y98/EE2A3 INT_R_X29Y106/IMUX7 INT_R_X29Y106/NE2END3 VBRK_X60Y102/VBRK_SE4C3 VBRK_X60Y107/VBRK_EE2A3 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X20Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X20Y101/INT_L.WW2END1->>ER1BEG2 INT_L_X20Y101/INT_L.WW2END1->>IMUX_L12 INT_L_X20Y101/INT_L.WW2END1->>IMUX_L43 INT_L_X20Y101/INT_L.WW2END1->>SS2BEG1 INT_L_X20Y103/INT_L.WW2END_N0_3->>IMUX_L0 INT_L_X20Y98/INT_L.SL1END1->>IMUX_L11 INT_L_X20Y99/INT_L.SS2END1->>SL1BEG1 INT_L_X22Y100/INT_L.SL1END1->>SS2BEG1 INT_L_X22Y101/INT_L.SR1END1->>SL1BEG1 INT_L_X22Y101/INT_L.SR1END1->>WW2BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X22Y102/INT_L.LOGIC_OUTS_L3->>SE6BEG3 INT_L_X22Y102/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_L_X22Y102/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X22Y102/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X22Y98/INT_L.SS2END1->>IMUX_L27 INT_L_X22Y98/INT_L.SS2END1->>WL1BEG0 INT_L_X24Y102/INT_L.EE2END3->>FAN_ALT1 INT_L_X24Y102/INT_L.EE2END3->>NN2BEG3 INT_L_X24Y102/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y102/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X24Y104/INT_L.NN2END3->>IMUX_L7 INT_L_X24Y104/INT_L.NN2END3->>NR1BEG3 INT_L_X24Y105/INT_L.NR1END3->>NE2BEG3 INT_L_X24Y98/INT_L.SE6END3->>EE2BEG3 INT_L_X26Y98/INT_L.EE2END3->>EE2BEG3 INT_L_X26Y98/INT_L.EE2END3->>IMUX_L7 INT_L_X28Y100/INT_L.NN2END3->>IMUX_L46 INT_L_X28Y104/INT_L.NN6END3->>NR1BEG3 INT_L_X28Y104/INT_L.NN6END3->>WR1BEG_S0 INT_L_X28Y105/INT_L.NR1END3->>NE2BEG3 INT_L_X28Y98/INT_L.EE2END3->>NN2BEG3 INT_L_X28Y98/INT_L.EE2END3->>NN6BEG3 INT_R_X21Y101/INT_R.ER1END2->>NR1BEG2 INT_R_X21Y101/INT_R.SW2END0->>IMUX32 INT_R_X21Y102/INT_R.NR1END2->>IMUX44 INT_R_X21Y98/INT_R.WL1END0->>IMUX2 INT_R_X21Y98/INT_R.WL1END0->>IMUX33 INT_R_X25Y106/INT_R.NE2END3->>IMUX14 INT_R_X27Y104/INT_R.SR1BEG_S0->>IMUX9 INT_R_X27Y104/INT_R.WR1END_S1_0->>IMUX31 INT_R_X27Y104/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X29Y106/INT_R.NE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

raddrhold_reg_n_0_[6] - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX13 CLBLL_R_X27Y100/CLBLL_L_B6 CLBLL_R_X27Y101/CLBLL_NW2A0 CLBLM_L_X28Y100/CLBLM_IMUX41 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y100/CLBLM_L_D1 CLBLM_L_X28Y100/CLBLM_M_AQ CLBLM_L_X28Y101/CLBLM_NW2A0 INT_L_X28Y100/IMUX_L41 INT_L_X28Y100/LOGIC_OUTS_L4 INT_L_X28Y100/NW2BEG0 INT_L_X28Y101/NW2A0 INT_R_X27Y100/FAN_ALT3 INT_R_X27Y100/FAN_BOUNCE3 INT_R_X27Y100/IMUX13 INT_R_X27Y100/NW2END_S0_0 INT_R_X27Y101/NW2END0 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X28Y100/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X28Y100/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X27Y100/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y100/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X27Y100/INT_R.NW2END_S0_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

addr[7]_i_2_n_0 - 
wires: CLBLL_R_X29Y99/CLBLL_IMUX6 CLBLL_R_X29Y99/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y99/CLBLL_L_A1 CLBLL_R_X29Y99/CLBLL_L_BMUX INT_R_X29Y99/IMUX6 INT_R_X29Y99/LOGIC_OUTS17 
pips: CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y99/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X29Y99/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg_n_0_[7] - 
wires: CLBLL_R_X29Y96/CLBLL_LL_DQ CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y99/CLBLL_IMUX5 CLBLL_R_X29Y99/CLBLL_L_A6 CLBLM_L_X28Y97/CLBLM_IMUX34 CLBLM_L_X28Y97/CLBLM_L_C6 INT_L_X28Y97/FAN_ALT1 INT_L_X28Y97/FAN_BOUNCE1 INT_L_X28Y97/IMUX_L34 INT_L_X28Y97/NL1BEG2 INT_L_X28Y97/NW2END3 INT_L_X28Y98/NE2BEG2 INT_L_X28Y98/NL1END2 INT_L_X28Y99/NE2A2 INT_R_X29Y96/LOGIC_OUTS7 INT_R_X29Y96/NW2BEG3 INT_R_X29Y97/NW2A3 INT_R_X29Y99/IMUX5 INT_R_X29Y99/NE2END2 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X28Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y97/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X28Y97/INT_L.NW2END3->>FAN_ALT1 INT_L_X28Y97/INT_L.NW2END3->>NL1BEG2 INT_L_X28Y98/INT_L.NL1END2->>NE2BEG2 INT_R_X29Y96/INT_R.LOGIC_OUTS7->>NW2BEG3 INT_R_X29Y99/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[7] - 
wires: BRKH_INT_X29Y99/BRKH_INT_SW2A0 CLBLL_R_X29Y100/CLBLL_LL_AQ CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y102/CLBLL_IMUX43 CLBLL_R_X29Y102/CLBLL_LL_D6 CLBLL_R_X29Y99/CLBLL_IMUX3 CLBLL_R_X29Y99/CLBLL_IMUX35 CLBLL_R_X29Y99/CLBLL_LL_C6 CLBLL_R_X29Y99/CLBLL_L_A2 CLBLM_L_X28Y102/CLBLM_IMUX34 CLBLM_L_X28Y102/CLBLM_IMUX35 CLBLM_L_X28Y102/CLBLM_L_C6 CLBLM_L_X28Y102/CLBLM_M_C6 INT_L_X28Y102/IMUX_L34 INT_L_X28Y102/IMUX_L35 INT_L_X28Y102/NW2END2 INT_L_X28Y102/WR1END1 INT_L_X28Y99/ER1BEG1 INT_L_X28Y99/SW2END0 INT_R_X29Y100/LOGIC_OUTS4 INT_R_X29Y100/NL1BEG2 INT_R_X29Y100/NL1BEG_N3 INT_R_X29Y100/NN2BEG0 INT_R_X29Y100/SW2BEG0 INT_R_X29Y101/NL1END2 INT_R_X29Y101/NN2A0 INT_R_X29Y101/NN2END_S2_0 INT_R_X29Y101/NR1BEG2 INT_R_X29Y101/NW2BEG2 INT_R_X29Y102/FAN_ALT5 INT_R_X29Y102/FAN_BOUNCE5 INT_R_X29Y102/IMUX43 INT_R_X29Y102/NN2END0 INT_R_X29Y102/NR1END2 INT_R_X29Y102/NW2A2 INT_R_X29Y102/WR1BEG1 INT_R_X29Y99/ER1END1 INT_R_X29Y99/IMUX3 INT_R_X29Y99/IMUX35 INT_R_X29Y99/SW2A0 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X28Y102/INT_L.NW2END2->>IMUX_L35 INT_L_X28Y102/INT_L.WR1END1->>IMUX_L34 INT_L_X28Y99/INT_L.SW2END0->>ER1BEG1 INT_R_X29Y100/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X29Y100/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X29Y100/INT_R.LOGIC_OUTS4->>SW2BEG0 INT_R_X29Y100/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X29Y101/INT_R.NL1END2->>NR1BEG2 INT_R_X29Y101/INT_R.NL1END2->>NW2BEG2 INT_R_X29Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y102/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X29Y102/INT_R.NN2END0->>WR1BEG1 INT_R_X29Y102/INT_R.NR1END2->>FAN_ALT5 INT_R_X29Y99/INT_R.ER1END1->>IMUX3 INT_R_X29Y99/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rdatahold[7] - 
wires: BRKH_INT_X20Y99/BRKH_INT_SE2A2 BRKH_INT_X29Y99/BRKH_INT_SS6END2 CLBLL_R_X19Y102/CLBLL_ER1BEG3 CLBLL_R_X19Y102/CLBLL_WW2END2 CLBLL_R_X21Y101/CLBLL_IMUX45 CLBLL_R_X21Y101/CLBLL_LL_D2 CLBLL_R_X21Y103/CLBLL_IMUX37 CLBLL_R_X21Y103/CLBLL_L_D4 CLBLL_R_X21Y103/CLBLL_WL1END1 CLBLL_R_X21Y104/CLBLL_SE2A2 CLBLL_R_X21Y105/CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y105/CLBLL_L_CQ CLBLL_R_X21Y97/CLBLL_EL1BEG2 CLBLL_R_X21Y99/CLBLL_IMUX1 CLBLL_R_X21Y99/CLBLL_LL_A3 CLBLL_R_X23Y104/CLBLL_EE4A2 CLBLL_R_X23Y97/CLBLL_IMUX3 CLBLL_R_X23Y97/CLBLL_L_A2 CLBLL_R_X25Y104/CLBLL_EE4C2 CLBLL_R_X27Y105/CLBLL_EE2BEG2 CLBLL_R_X27Y105/CLBLL_IMUX35 CLBLL_R_X27Y105/CLBLL_LL_C6 CLBLL_R_X29Y104/CLBLL_IMUX6 CLBLL_R_X29Y104/CLBLL_L_A1 CLBLL_R_X29Y99/CLBLL_IMUX26 CLBLL_R_X29Y99/CLBLL_L_B4 CLBLM_L_X20Y102/CLBLM_ER1BEG3 CLBLM_L_X20Y102/CLBLM_IMUX39 CLBLM_L_X20Y102/CLBLM_L_D3 CLBLM_L_X20Y102/CLBLM_WW2END2 CLBLM_L_X20Y97/CLBLM_IMUX5 CLBLM_L_X20Y97/CLBLM_L_A6 CLBLM_L_X20Y98/CLBLM_IMUX14 CLBLM_L_X20Y98/CLBLM_L_B1 CLBLM_L_X22Y103/CLBLM_IMUX28 CLBLM_L_X22Y103/CLBLM_M_C4 CLBLM_L_X22Y103/CLBLM_WL1END1 CLBLM_L_X22Y104/CLBLM_IMUX13 CLBLM_L_X22Y104/CLBLM_IMUX18 CLBLM_L_X22Y104/CLBLM_L_B6 CLBLM_L_X22Y104/CLBLM_M_B2 CLBLM_L_X22Y104/CLBLM_SE2A2 CLBLM_L_X22Y97/CLBLM_EL1BEG2 CLBLM_L_X22Y97/CLBLM_IMUX27 CLBLM_L_X22Y97/CLBLM_IMUX28 CLBLM_L_X22Y97/CLBLM_M_B4 CLBLM_L_X22Y97/CLBLM_M_C4 CLBLM_L_X24Y104/CLBLM_EE4A2 CLBLM_L_X26Y104/CLBLM_EE4C2 CLBLM_L_X28Y105/CLBLM_EE2BEG2 CLBLM_L_X28Y105/CLBLM_IMUX29 CLBLM_L_X28Y105/CLBLM_M_C2 INT_L_X20Y100/SE2BEG2 INT_L_X20Y100/SW2END2 INT_L_X20Y102/ER1END3 INT_L_X20Y102/IMUX_L39 INT_L_X20Y102/WW2A2 INT_L_X20Y103/ER1END_N3_3 INT_L_X20Y97/ER1BEG3 INT_L_X20Y97/IMUX_L5 INT_L_X20Y97/SL1END2 INT_L_X20Y98/IMUX_L14 INT_L_X20Y98/SL1BEG2 INT_L_X20Y98/SW2END2 INT_L_X20Y99/SE2A2 INT_L_X22Y103/BYP_ALT3 INT_L_X22Y103/BYP_BOUNCE3 INT_L_X22Y103/IMUX_L28 INT_L_X22Y103/SL1END2 INT_L_X22Y103/WL1BEG1 INT_L_X22Y104/BYP_ALT0 INT_L_X22Y104/BYP_BOUNCE0 INT_L_X22Y104/BYP_BOUNCE_N3_3 INT_L_X22Y104/EE4BEG2 INT_L_X22Y104/IMUX_L13 INT_L_X22Y104/IMUX_L18 INT_L_X22Y104/SE2END2 INT_L_X22Y104/SL1BEG2 INT_L_X22Y97/EL1BEG1 INT_L_X22Y97/EL1END2 INT_L_X22Y97/IMUX_L27 INT_L_X22Y97/IMUX_L28 INT_L_X24Y104/EE4B2 INT_L_X26Y104/EE4END2 INT_L_X26Y104/NE2BEG2 INT_L_X26Y105/NE2A2 INT_L_X28Y105/EE2A2 INT_L_X28Y105/IMUX_L29 INT_L_X28Y105/WR1END3 INT_R_X19Y102/ER1BEG3 INT_R_X19Y102/WW2END2 INT_R_X21Y100/SW2A2 INT_R_X21Y101/IMUX45 INT_R_X21Y101/SL1END2 INT_R_X21Y101/SW2BEG2 INT_R_X21Y102/SL1BEG2 INT_R_X21Y102/SR1END2 INT_R_X21Y102/WW2BEG2 INT_R_X21Y103/IMUX37 INT_R_X21Y103/SR1BEG2 INT_R_X21Y103/SS2END2 INT_R_X21Y103/WL1END1 INT_R_X21Y104/SE2A2 INT_R_X21Y104/SS2A2 INT_R_X21Y105/LOGIC_OUTS2 INT_R_X21Y105/SE2BEG2 INT_R_X21Y105/SS2BEG2 INT_R_X21Y97/EL1BEG2 INT_R_X21Y97/ER1END3 INT_R_X21Y98/ER1END_N3_3 INT_R_X21Y98/SW2A2 INT_R_X21Y99/FAN_ALT5 INT_R_X21Y99/FAN_BOUNCE5 INT_R_X21Y99/IMUX1 INT_R_X21Y99/SE2END2 INT_R_X21Y99/SW2BEG2 INT_R_X23Y104/EE4A2 INT_R_X23Y97/EL1END1 INT_R_X23Y97/IMUX3 INT_R_X25Y104/EE4C2 INT_R_X27Y105/EE2BEG2 INT_R_X27Y105/IMUX35 INT_R_X27Y105/NE2END2 INT_R_X29Y100/SS6E2 INT_R_X29Y101/SS6D2 INT_R_X29Y102/SS6C2 INT_R_X29Y103/SS6B2 INT_R_X29Y104/BYP_ALT2 INT_R_X29Y104/BYP_BOUNCE2 INT_R_X29Y104/IMUX6 INT_R_X29Y104/SL1END2 INT_R_X29Y104/SS6A2 INT_R_X29Y105/BYP_BOUNCE_N3_2 INT_R_X29Y105/EE2END2 INT_R_X29Y105/SL1BEG2 INT_R_X29Y105/SS6BEG2 INT_R_X29Y105/WR1BEG3 INT_R_X29Y98/SR1END3 INT_R_X29Y99/BYP_ALT0 INT_R_X29Y99/BYP_BOUNCE0 INT_R_X29Y99/IMUX26 INT_R_X29Y99/SR1BEG3 INT_R_X29Y99/SR1END_N3_3 INT_R_X29Y99/SS6END2 VBRK_X60Y109/VBRK_EE4A2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y105/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X20Y100/INT_L.SW2END2->>SE2BEG2 INT_L_X20Y102/INT_L.ER1END3->>IMUX_L39 INT_L_X20Y97/INT_L.SL1END2->>ER1BEG3 INT_L_X20Y97/INT_L.SL1END2->>IMUX_L5 INT_L_X20Y98/INT_L.SW2END2->>IMUX_L14 INT_L_X20Y98/INT_L.SW2END2->>SL1BEG2 INT_L_X22Y103/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X22Y103/INT_L.SL1END2->>BYP_ALT3 INT_L_X22Y103/INT_L.SL1END2->>IMUX_L28 INT_L_X22Y103/INT_L.SL1END2->>WL1BEG1 INT_L_X22Y104/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y104/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X22Y104/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X22Y104/INT_L.SE2END2->>EE4BEG2 INT_L_X22Y104/INT_L.SE2END2->>IMUX_L13 INT_L_X22Y104/INT_L.SE2END2->>SL1BEG2 INT_L_X22Y97/INT_L.EL1END2->>EL1BEG1 INT_L_X22Y97/INT_L.EL1END2->>IMUX_L27 INT_L_X22Y97/INT_L.EL1END2->>IMUX_L28 INT_L_X26Y104/INT_L.EE4END2->>NE2BEG2 INT_L_X28Y105/INT_L.WR1END3->>IMUX_L29 INT_R_X19Y102/INT_R.WW2END2->>ER1BEG3 INT_R_X21Y101/INT_R.SL1END2->>IMUX45 INT_R_X21Y101/INT_R.SL1END2->>SW2BEG2 INT_R_X21Y102/INT_R.SR1END2->>SL1BEG2 INT_R_X21Y102/INT_R.SR1END2->>WW2BEG2 INT_R_X21Y103/INT_R.SS2END2->>IMUX37 INT_R_X21Y103/INT_R.WL1END1->>SR1BEG2 INT_R_X21Y105/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X21Y105/INT_R.LOGIC_OUTS2->>SS2BEG2 INT_R_X21Y97/INT_R.ER1END3->>EL1BEG2 INT_R_X21Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y99/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X21Y99/INT_R.SE2END2->>FAN_ALT5 INT_R_X21Y99/INT_R.SE2END2->>SW2BEG2 INT_R_X23Y97/INT_R.EL1END1->>IMUX3 INT_R_X27Y105/INT_R.NE2END2->>EE2BEG2 INT_R_X27Y105/INT_R.NE2END2->>IMUX35 INT_R_X29Y104/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X29Y104/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X29Y104/INT_R.SL1END2->>BYP_ALT2 INT_R_X29Y105/INT_R.EE2END2->>SL1BEG2 INT_R_X29Y105/INT_R.EE2END2->>SS6BEG2 INT_R_X29Y105/INT_R.EE2END2->>WR1BEG3 INT_R_X29Y99/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y99/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X29Y99/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X29Y99/INT_R.SS6END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

raddrhold_reg_n_0_[7] - 
wires: BRKH_INT_X27Y99/BRKH_INT_NW2BEG2 BRKH_INT_X28Y99/BRKH_INT_SE2A1 BRKH_INT_X28Y99/BRKH_INT_SW2A1 CLBLL_R_X27Y100/CLBLL_IMUX34 CLBLL_R_X27Y100/CLBLL_L_C6 CLBLL_R_X27Y99/CLBLL_SW2A1 CLBLL_R_X29Y99/CLBLL_IMUX19 CLBLL_R_X29Y99/CLBLL_L_B2 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y100/CLBLM_M_BQ CLBLM_L_X28Y99/CLBLM_SW2A1 INT_L_X26Y100/EL1BEG1 INT_L_X26Y100/NW2END2 INT_L_X28Y100/LOGIC_OUTS_L5 INT_L_X28Y100/SE2BEG1 INT_L_X28Y100/SW2BEG1 INT_L_X28Y99/SE2A1 INT_L_X28Y99/SW2A1 INT_R_X27Y100/EL1END1 INT_R_X27Y100/IMUX34 INT_R_X27Y100/NW2A2 INT_R_X27Y99/NW2BEG2 INT_R_X27Y99/SW2END1 INT_R_X29Y99/IMUX19 INT_R_X29Y99/SE2END1 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X28Y100/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y100/INT_L.NW2END2->>EL1BEG1 INT_L_X28Y100/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X28Y100/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X27Y100/INT_R.EL1END1->>IMUX34 INT_R_X27Y99/INT_R.SW2END1->>NW2BEG2 INT_R_X29Y99/INT_R.SE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

addr[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[8] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN2A0 BRKH_INT_X28Y99/BRKH_INT_NN2END_S2_0 CLBLL_R_X27Y100/CLBLL_IMUX42 CLBLL_R_X27Y100/CLBLL_L_D6 CLBLL_R_X27Y100/CLBLL_WR1END1 CLBLL_R_X27Y96/CLBLL_EL1BEG3 CLBLL_R_X27Y97/CLBLL_LL_AQ CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y97/CLBLL_IMUX14 CLBLL_R_X29Y97/CLBLL_L_B1 CLBLM_L_X28Y100/CLBLM_WR1END1 CLBLM_L_X28Y96/CLBLM_EL1BEG3 INT_L_X28Y100/NN2END0 INT_L_X28Y100/WR1BEG1 INT_L_X28Y96/EL1END3 INT_L_X28Y96/NE2BEG3 INT_L_X28Y97/NE2A3 INT_L_X28Y97/WR1END_S1_0 INT_L_X28Y98/NN2BEG0 INT_L_X28Y98/WR1END0 INT_L_X28Y99/NN2A0 INT_L_X28Y99/NN2END_S2_0 INT_R_X27Y100/IMUX42 INT_R_X27Y100/WR1END1 INT_R_X27Y96/EL1BEG3 INT_R_X27Y97/EL1BEG_N3 INT_R_X27Y97/LOGIC_OUTS4 INT_R_X29Y97/IMUX14 INT_R_X29Y97/NE2END3 INT_R_X29Y97/WR1BEG_S0 INT_R_X29Y98/WR1BEG0 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y97/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X28Y100/INT_L.NN2END0->>WR1BEG1 INT_L_X28Y96/INT_L.EL1END3->>NE2BEG3 INT_L_X28Y98/INT_L.WR1END0->>NN2BEG0 INT_R_X27Y100/INT_R.WR1END1->>IMUX42 INT_R_X27Y97/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X29Y97/INT_R.NE2END3->>IMUX14 INT_R_X29Y97/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[8] - 
wires: CLBLL_R_X29Y97/CLBLL_IMUX13 CLBLL_R_X29Y97/CLBLL_LL_AQ CLBLL_R_X29Y97/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y97/CLBLL_L_B6 CLBLM_L_X28Y97/CLBLM_IMUX42 CLBLM_L_X28Y97/CLBLM_L_D6 INT_L_X28Y97/IMUX_L42 INT_L_X28Y97/WR1END1 INT_R_X29Y97/IMUX13 INT_R_X29Y97/LOGIC_OUTS4 INT_R_X29Y97/NL1BEG_N3 INT_R_X29Y97/WR1BEG1 
pips: CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y97/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X28Y97/INT_L.WR1END1->>IMUX_L42 INT_R_X29Y97/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X29Y97/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X29Y97/INT_R.NL1BEG_N3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[8] - 
wires: BRKH_INT_X29Y99/BRKH_INT_NW6A0 CLBLL_R_X27Y101/CLBLL_WL1END3 CLBLL_R_X27Y102/CLBLL_EL1BEG2 CLBLL_R_X29Y103/CLBLL_IMUX4 CLBLL_R_X29Y103/CLBLL_LL_A6 CLBLL_R_X29Y97/CLBLL_IMUX26 CLBLL_R_X29Y97/CLBLL_L_B4 CLBLL_R_X29Y97/CLBLL_SW2A0 CLBLL_R_X29Y99/CLBLL_NW4A0 CLBLM_L_X28Y101/CLBLM_WL1END3 CLBLM_L_X28Y102/CLBLM_EL1BEG2 CLBLM_L_X28Y102/CLBLM_IMUX42 CLBLM_L_X28Y102/CLBLM_IMUX43 CLBLM_L_X28Y102/CLBLM_L_D6 CLBLM_L_X28Y102/CLBLM_M_D6 CLBLM_L_X28Y97/CLBLM_IMUX29 CLBLM_L_X28Y97/CLBLM_M_C2 CLBLM_L_X30Y97/CLBLM_SW2A0 CLBLM_L_X30Y99/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y99/CLBLM_L_AQ CLBLM_L_X30Y99/CLBLM_NW4A0 INT_L_X28Y101/WL1BEG3 INT_L_X28Y102/EL1END2 INT_L_X28Y102/IMUX_L42 INT_L_X28Y102/IMUX_L43 INT_L_X28Y102/NE2BEG2 INT_L_X28Y102/NW6END_S0_0 INT_L_X28Y102/SR1BEG_S0 INT_L_X28Y102/WL1BEG_N3 INT_L_X28Y103/NE2A2 INT_L_X28Y103/NW6END0 INT_L_X28Y96/WL1END3 INT_L_X28Y97/IMUX_L29 INT_L_X28Y97/NL1BEG_N3 INT_L_X28Y97/WL1END_N1_3 INT_L_X30Y97/SW2A0 INT_L_X30Y98/SL1END0 INT_L_X30Y98/SW2BEG0 INT_L_X30Y99/LOGIC_OUTS_L0 INT_L_X30Y99/NW6BEG0 INT_L_X30Y99/SL1BEG0 INT_R_X27Y101/WL1END3 INT_R_X27Y102/EL1BEG2 INT_R_X27Y102/NL1BEG_N3 INT_R_X27Y102/WL1END_N1_3 INT_R_X29Y100/NW6B0 INT_R_X29Y101/NW6C0 INT_R_X29Y102/NW6D0 INT_R_X29Y103/IMUX4 INT_R_X29Y103/NE2END2 INT_R_X29Y103/NW6E0 INT_R_X29Y96/WL1BEG3 INT_R_X29Y97/BYP_ALT0 INT_R_X29Y97/BYP_BOUNCE0 INT_R_X29Y97/IMUX26 INT_R_X29Y97/SW2END0 INT_R_X29Y97/WL1BEG_N3 INT_R_X29Y99/NW6A0 VBRK_X73Y101/VBRK_SW2A0 VBRK_X73Y103/VBRK_NW4A0 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y99/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y102/INT_L.EL1END2->>IMUX_L43 INT_L_X28Y102/INT_L.EL1END2->>NE2BEG2 INT_L_X28Y102/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X28Y102/INT_L.SR1BEG_S0->>IMUX_L42 INT_L_X28Y102/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_L_X28Y97/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X28Y97/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X30Y98/INT_L.SL1END0->>SW2BEG0 INT_L_X30Y99/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X30Y99/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_R_X27Y102/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X27Y102/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X29Y103/INT_R.NE2END2->>IMUX4 INT_R_X29Y97/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y97/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X29Y97/INT_R.SW2END0->>BYP_ALT0 INT_R_X29Y97/INT_R.SW2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

addr[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg_n_0_[9] - 
wires: CLBLL_R_X27Y100/CLBLL_SE2A2 CLBLL_R_X27Y101/CLBLL_IMUX5 CLBLL_R_X27Y101/CLBLL_LL_CQ CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS6 CLBLL_R_X27Y101/CLBLL_L_A6 CLBLL_R_X29Y100/CLBLL_EE2A2 CLBLM_L_X28Y100/CLBLM_SE2A2 CLBLM_L_X30Y100/CLBLM_EE2A2 CLBLM_L_X30Y101/CLBLM_IMUX4 CLBLM_L_X30Y101/CLBLM_M_A6 INT_L_X28Y100/EE2BEG2 INT_L_X28Y100/SE2END2 INT_L_X30Y100/EE2END2 INT_L_X30Y100/NR1BEG2 INT_L_X30Y101/IMUX_L4 INT_L_X30Y101/NR1END2 INT_R_X27Y100/SE2A2 INT_R_X27Y101/IMUX5 INT_R_X27Y101/LOGIC_OUTS6 INT_R_X27Y101/SE2BEG2 INT_R_X29Y100/EE2A2 VBRK_X73Y105/VBRK_EE2A2 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y101/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y100/INT_L.SE2END2->>EE2BEG2 INT_L_X30Y100/INT_L.EE2END2->>NR1BEG2 INT_L_X30Y101/INT_L.NR1END2->>IMUX_L4 INT_R_X27Y101/INT_R.LOGIC_OUTS6->>IMUX5 INT_R_X27Y101/INT_R.LOGIC_OUTS6->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold_reg_n_0_[9] - 
wires: BRKH_INT_X30Y99/BRKH_INT_NN2BEG1 CLBLL_R_X29Y97/CLBLL_LL_BQ CLBLL_R_X29Y97/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y99/CLBLL_NE2A1 CLBLM_L_X28Y98/CLBLM_IMUX5 CLBLM_L_X28Y98/CLBLM_L_A6 CLBLM_L_X30Y101/CLBLM_IMUX11 CLBLM_L_X30Y101/CLBLM_M_A4 CLBLM_L_X30Y99/CLBLM_NE2A1 INT_L_X28Y98/IMUX_L5 INT_L_X28Y98/WR1END2 INT_L_X30Y100/NN2A1 INT_L_X30Y101/IMUX_L11 INT_L_X30Y101/NN2END1 INT_L_X30Y99/NE2END1 INT_L_X30Y99/NN2BEG1 INT_R_X29Y97/LOGIC_OUTS5 INT_R_X29Y97/NR1BEG1 INT_R_X29Y98/NE2BEG1 INT_R_X29Y98/NR1END1 INT_R_X29Y98/WR1BEG2 INT_R_X29Y99/NE2A1 VBRK_X73Y103/VBRK_NE2A1 
pips: CLBLL_R_X29Y97/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y98/INT_L.WR1END2->>IMUX_L5 INT_L_X30Y101/INT_L.NN2END1->>IMUX_L11 INT_L_X30Y99/INT_L.NE2END1->>NN2BEG1 INT_R_X29Y97/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X29Y98/INT_R.NR1END1->>NE2BEG1 INT_R_X29Y98/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg_n_0_[9] - 
wires: CLBLL_R_X29Y102/CLBLL_IMUX23 CLBLL_R_X29Y102/CLBLL_L_C3 CLBLL_R_X29Y102/CLBLL_WL1END3 CLBLL_R_X29Y103/CLBLL_IMUX12 CLBLL_R_X29Y103/CLBLL_LL_B6 CLBLL_R_X29Y103/CLBLL_WR1END1 CLBLM_L_X28Y103/CLBLM_IMUX4 CLBLM_L_X28Y103/CLBLM_IMUX5 CLBLM_L_X28Y103/CLBLM_L_A6 CLBLM_L_X28Y103/CLBLM_M_A6 CLBLM_L_X30Y101/CLBLM_IMUX1 CLBLM_L_X30Y101/CLBLM_M_A3 CLBLM_L_X30Y102/CLBLM_WL1END3 CLBLM_L_X30Y103/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y103/CLBLM_M_AQ CLBLM_L_X30Y103/CLBLM_WR1END1 INT_L_X28Y103/IMUX_L4 INT_L_X28Y103/IMUX_L5 INT_L_X28Y103/WR1END2 INT_L_X30Y101/IMUX_L1 INT_L_X30Y101/SS2END0 INT_L_X30Y102/SS2A0 INT_L_X30Y102/WL1BEG3 INT_L_X30Y103/LOGIC_OUTS_L4 INT_L_X30Y103/SS2BEG0 INT_L_X30Y103/WL1BEG_N3 INT_L_X30Y103/WR1BEG1 INT_R_X29Y102/IMUX23 INT_R_X29Y102/WL1END3 INT_R_X29Y103/FAN_ALT1 INT_R_X29Y103/FAN_BOUNCE1 INT_R_X29Y103/IMUX12 INT_R_X29Y103/NL1BEG_N3 INT_R_X29Y103/WL1END_N1_3 INT_R_X29Y103/WR1BEG2 INT_R_X29Y103/WR1END1 VBRK_X73Y107/VBRK_WL1END3 VBRK_X73Y108/VBRK_WR1END1 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y103/INT_L.WR1END2->>IMUX_L4 INT_L_X28Y103/INT_L.WR1END2->>IMUX_L5 INT_L_X30Y101/INT_L.SS2END0->>IMUX_L1 INT_L_X30Y103/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X30Y103/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X30Y103/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X29Y102/INT_R.WL1END3->>IMUX23 INT_R_X29Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y103/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X29Y103/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X29Y103/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X29Y103/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 519, 

alu/resi0__16_carry_n_0 - 
wires: CLBLM_L_X20Y94/CLBLM_L_COUT CLBLM_L_X20Y94/CLBLM_L_COUT_N CLBLM_L_X20Y95/CLBLM_L_CIN 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry_n_4 - 
wires: CLBLL_R_X21Y94/CLBLL_EE2A1 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS19 CLBLM_L_X20Y94/CLBLM_L_DMUX CLBLM_L_X22Y94/CLBLM_EE2A1 CLBLM_L_X22Y94/CLBLM_IMUX27 CLBLM_L_X22Y94/CLBLM_M_B4 INT_L_X20Y94/EE2BEG1 INT_L_X20Y94/LOGIC_OUTS_L19 INT_L_X22Y94/EE2END1 INT_L_X22Y94/IMUX_L27 INT_R_X21Y94/EE2A1 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y94/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X22Y94/INT_L.EE2END1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry_n_5 - 
wires: CLBLL_R_X21Y94/CLBLL_EE2A0 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y94/CLBLM_L_CMUX CLBLM_L_X22Y94/CLBLM_EE2A0 CLBLM_L_X22Y94/CLBLM_IMUX16 CLBLM_L_X22Y94/CLBLM_L_B3 INT_L_X20Y94/EE2BEG0 INT_L_X20Y94/LOGIC_OUTS_L18 INT_L_X22Y94/EE2END0 INT_L_X22Y94/IMUX_L16 INT_R_X21Y94/EE2A0 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y94/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X22Y94/INT_L.EE2END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry_n_6 - 
wires: CLBLM_L_X20Y94/CLBLM_IMUX12 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y94/CLBLM_L_BMUX CLBLM_L_X20Y94/CLBLM_M_B6 INT_L_X20Y94/FAN_ALT1 INT_L_X20Y94/FAN_BOUNCE1 INT_L_X20Y94/IMUX_L12 INT_L_X20Y94/LOGIC_OUTS_L17 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y94/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X20Y94/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y94/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X20Y94/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry_n_7 - 
wires: CLBLL_R_X21Y93/CLBLL_SE2A1 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y94/CLBLM_L_AMUX CLBLM_L_X22Y93/CLBLM_IMUX18 CLBLM_L_X22Y93/CLBLM_M_B2 CLBLM_L_X22Y93/CLBLM_SE2A1 INT_L_X20Y94/EL1BEG1 INT_L_X20Y94/LOGIC_OUTS_L16 INT_L_X22Y93/IMUX_L18 INT_L_X22Y93/SE2END1 INT_R_X21Y93/SE2A1 INT_R_X21Y94/EL1END1 INT_R_X21Y94/SE2BEG1 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X20Y94/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X22Y93/INT_L.SE2END1->>IMUX_L18 INT_R_X21Y94/INT_R.EL1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/p_1_out[0] - 
wires: CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y93/CLBLL_L_D CLBLM_L_X20Y94/CLBLM_BYP0 CLBLM_L_X20Y94/CLBLM_L_AX INT_L_X20Y93/WR1END_S1_0 INT_L_X20Y94/BYP_ALT0 INT_L_X20Y94/BYP_L0 INT_L_X20Y94/WR1END0 INT_R_X21Y93/LOGIC_OUTS11 INT_R_X21Y93/WR1BEG_S0 INT_R_X21Y94/WR1BEG0 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X20Y94/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX INT_L_X20Y94/INT_L.BYP_ALT0->>BYP_L0 INT_L_X20Y94/INT_L.WR1END0->>BYP_ALT0 INT_R_X21Y93/INT_R.LOGIC_OUTS11->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra_reg_n_0_[3] - 
wires: CLBLL_R_X21Y94/CLBLL_BYP6 CLBLL_R_X21Y94/CLBLL_BYP7 CLBLL_R_X21Y94/CLBLL_EE2BEG3 CLBLL_R_X21Y94/CLBLL_ER1BEG1 CLBLL_R_X21Y94/CLBLL_IMUX38 CLBLL_R_X21Y94/CLBLL_IMUX39 CLBLL_R_X21Y94/CLBLL_LL_D3 CLBLL_R_X21Y94/CLBLL_LL_DX CLBLL_R_X21Y94/CLBLL_L_D3 CLBLL_R_X21Y94/CLBLL_L_DX CLBLL_R_X21Y97/CLBLL_IMUX2 CLBLL_R_X21Y97/CLBLL_IMUX45 CLBLL_R_X21Y97/CLBLL_LL_A2 CLBLL_R_X21Y97/CLBLL_LL_D2 CLBLL_R_X21Y97/CLBLL_WL1END2 CLBLL_R_X23Y94/CLBLL_EE2A1 CLBLL_R_X23Y94/CLBLL_IMUX37 CLBLL_R_X23Y94/CLBLL_L_D4 CLBLL_R_X23Y95/CLBLL_NE2A3 CLBLL_R_X23Y98/CLBLL_LL_AQ CLBLL_R_X23Y98/CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y94/CLBLM_BYP7 CLBLM_L_X20Y94/CLBLM_IMUX36 CLBLM_L_X20Y94/CLBLM_L_D2 CLBLM_L_X20Y94/CLBLM_L_DX CLBLM_L_X22Y94/CLBLM_EE2BEG3 CLBLM_L_X22Y94/CLBLM_ER1BEG1 CLBLM_L_X22Y94/CLBLM_IMUX4 CLBLM_L_X22Y94/CLBLM_M_A6 CLBLM_L_X22Y97/CLBLM_WL1END2 CLBLM_L_X24Y94/CLBLM_EE2A1 CLBLM_L_X24Y94/CLBLM_IMUX43 CLBLM_L_X24Y94/CLBLM_M_D6 CLBLM_L_X24Y95/CLBLM_IMUX23 CLBLM_L_X24Y95/CLBLM_L_C3 CLBLM_L_X24Y95/CLBLM_NE2A3 INT_L_X20Y94/BYP_ALT7 INT_L_X20Y94/BYP_L7 INT_L_X20Y94/IMUX_L36 INT_L_X20Y94/SW2END3 INT_L_X20Y94/WL1END2 INT_L_X20Y95/SW2END_N0_3 INT_L_X22Y94/EE2A3 INT_L_X22Y94/EE2BEG1 INT_L_X22Y94/ER1BEG2 INT_L_X22Y94/ER1END1 INT_L_X22Y94/IMUX_L4 INT_L_X22Y97/WL1BEG2 INT_L_X22Y97/WL1END3 INT_L_X22Y98/WL1END_N1_3 INT_L_X24Y94/EE2END1 INT_L_X24Y94/IMUX_L43 INT_L_X24Y95/IMUX_L23 INT_L_X24Y95/NE2END3 INT_R_X21Y94/BYP6 INT_R_X21Y94/BYP7 INT_R_X21Y94/BYP_ALT6 INT_R_X21Y94/BYP_ALT7 INT_R_X21Y94/EE2BEG3 INT_R_X21Y94/ER1BEG1 INT_R_X21Y94/IMUX38 INT_R_X21Y94/IMUX39 INT_R_X21Y94/SR1BEG_S0 INT_R_X21Y94/SS2END3 INT_R_X21Y94/SW2A3 INT_R_X21Y94/WL1BEG2 INT_R_X21Y95/SL1END3 INT_R_X21Y95/SS2A3 INT_R_X21Y95/SS2END_N0_3 INT_R_X21Y95/SW2BEG3 INT_R_X21Y96/SL1BEG3 INT_R_X21Y96/SR1END3 INT_R_X21Y96/SS2BEG3 INT_R_X21Y97/FAN_ALT1 INT_R_X21Y97/FAN_BOUNCE1 INT_R_X21Y97/IMUX2 INT_R_X21Y97/IMUX45 INT_R_X21Y97/SR1BEG3 INT_R_X21Y97/SR1END_N3_3 INT_R_X21Y97/WL1END2 INT_R_X23Y94/EE2A1 INT_R_X23Y94/EE2END3 INT_R_X23Y94/ER1END2 INT_R_X23Y94/IMUX37 INT_R_X23Y94/NE2BEG3 INT_R_X23Y95/NE2A3 INT_R_X23Y97/WL1BEG3 INT_R_X23Y98/LOGIC_OUTS4 INT_R_X23Y98/WL1BEG_N3 VBRK_X60Y98/VBRK_EE2A1 VBRK_X60Y99/VBRK_NE2A3 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y94/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X20Y94/INT_L.BYP_ALT7->>BYP_L7 INT_L_X20Y94/INT_L.SW2END3->>BYP_ALT7 INT_L_X20Y94/INT_L.WL1END2->>IMUX_L36 INT_L_X22Y94/INT_L.ER1END1->>EE2BEG1 INT_L_X22Y94/INT_L.ER1END1->>ER1BEG2 INT_L_X22Y94/INT_L.ER1END1->>IMUX_L4 INT_L_X22Y97/INT_L.WL1END3->>WL1BEG2 INT_L_X24Y94/INT_L.EE2END1->>IMUX_L43 INT_L_X24Y95/INT_L.NE2END3->>IMUX_L23 INT_R_X21Y94/INT_R.BYP_ALT6->>BYP6 INT_R_X21Y94/INT_R.BYP_ALT7->>BYP7 INT_R_X21Y94/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X21Y94/INT_R.SS2END3->>BYP_ALT6 INT_R_X21Y94/INT_R.SS2END3->>BYP_ALT7 INT_R_X21Y94/INT_R.SS2END3->>EE2BEG3 INT_R_X21Y94/INT_R.SS2END3->>IMUX38 INT_R_X21Y94/INT_R.SS2END3->>IMUX39 INT_R_X21Y94/INT_R.SS2END3->>SR1BEG_S0 INT_R_X21Y94/INT_R.SS2END3->>WL1BEG2 INT_R_X21Y95/INT_R.SL1END3->>SW2BEG3 INT_R_X21Y96/INT_R.SR1END3->>SL1BEG3 INT_R_X21Y96/INT_R.SR1END3->>SS2BEG3 INT_R_X21Y97/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y97/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X21Y97/INT_R.WL1END2->>FAN_ALT1 INT_R_X21Y97/INT_R.WL1END2->>IMUX45 INT_R_X21Y97/INT_R.WL1END2->>SR1BEG3 INT_R_X23Y94/INT_R.EE2END3->>NE2BEG3 INT_R_X23Y94/INT_R.ER1END2->>IMUX37 INT_R_X23Y98/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

aluopra_reg_n_0_[2] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN6E3 CLBLL_R_X19Y94/CLBLL_ER1BEG2 CLBLL_R_X19Y94/CLBLL_WW2END1 CLBLL_R_X21Y100/CLBLL_IMUX27 CLBLL_R_X21Y100/CLBLL_LL_B4 CLBLL_R_X21Y94/CLBLL_BYP2 CLBLL_R_X21Y94/CLBLL_BYP3 CLBLL_R_X21Y94/CLBLL_IMUX20 CLBLL_R_X21Y94/CLBLL_IMUX35 CLBLL_R_X21Y94/CLBLL_LL_C6 CLBLL_R_X21Y94/CLBLL_LL_CX CLBLL_R_X21Y94/CLBLL_L_C2 CLBLL_R_X21Y94/CLBLL_L_CX CLBLL_R_X21Y94/CLBLL_WL1END1 CLBLL_R_X21Y94/CLBLL_WW2A2 CLBLL_R_X21Y94/CLBLL_WW2END2 CLBLL_R_X23Y94/CLBLL_ER1BEG3 CLBLL_R_X23Y95/CLBLL_IMUX14 CLBLL_R_X23Y95/CLBLL_L_B1 CLBLL_R_X23Y96/CLBLL_LL_CQ CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS6 CLBLM_L_X20Y94/CLBLM_BYP2 CLBLM_L_X20Y94/CLBLM_ER1BEG2 CLBLM_L_X20Y94/CLBLM_IMUX21 CLBLM_L_X20Y94/CLBLM_L_C4 CLBLM_L_X20Y94/CLBLM_L_CX CLBLM_L_X20Y94/CLBLM_WW2END1 CLBLM_L_X20Y96/CLBLM_IMUX38 CLBLM_L_X20Y96/CLBLM_M_D3 CLBLM_L_X22Y94/CLBLM_IMUX5 CLBLM_L_X22Y94/CLBLM_L_A6 CLBLM_L_X22Y94/CLBLM_WL1END1 CLBLM_L_X22Y94/CLBLM_WW2A2 CLBLM_L_X22Y94/CLBLM_WW2END2 CLBLM_L_X24Y94/CLBLM_ER1BEG3 CLBLM_L_X24Y94/CLBLM_IMUX15 CLBLM_L_X24Y94/CLBLM_IMUX31 CLBLM_L_X24Y94/CLBLM_M_B1 CLBLM_L_X24Y94/CLBLM_M_C5 INT_L_X20Y100/EL1BEG2 INT_L_X20Y100/NN6END3 INT_L_X20Y94/BYP_ALT2 INT_L_X20Y94/BYP_L2 INT_L_X20Y94/ER1END2 INT_L_X20Y94/IMUX_L21 INT_L_X20Y94/NN2BEG3 INT_L_X20Y94/NN6BEG3 INT_L_X20Y94/WW2A1 INT_L_X20Y94/WW2END2 INT_L_X20Y95/NN2A3 INT_L_X20Y95/NN6A3 INT_L_X20Y96/IMUX_L38 INT_L_X20Y96/NN2END3 INT_L_X20Y96/NN6B3 INT_L_X20Y97/NN6C3 INT_L_X20Y98/NN6D3 INT_L_X20Y99/NN6E3 INT_L_X22Y94/IMUX_L5 INT_L_X22Y94/SW2END2 INT_L_X22Y94/WL1BEG1 INT_L_X22Y94/WW2A2 INT_L_X22Y94/WW2BEG2 INT_L_X24Y94/ER1END3 INT_L_X24Y94/IMUX_L15 INT_L_X24Y94/IMUX_L31 INT_L_X24Y95/ER1END_N3_3 INT_R_X19Y94/ER1BEG2 INT_R_X19Y94/WW2END1 INT_R_X21Y100/EL1END2 INT_R_X21Y100/IMUX27 INT_R_X21Y94/BYP2 INT_R_X21Y94/BYP3 INT_R_X21Y94/BYP_ALT2 INT_R_X21Y94/BYP_ALT3 INT_R_X21Y94/FAN_ALT1 INT_R_X21Y94/FAN_BOUNCE1 INT_R_X21Y94/IMUX20 INT_R_X21Y94/IMUX35 INT_R_X21Y94/WL1END1 INT_R_X21Y94/WW2A2 INT_R_X21Y94/WW2BEG1 INT_R_X21Y94/WW2END2 INT_R_X23Y94/ER1BEG3 INT_R_X23Y94/SL1END2 INT_R_X23Y94/SW2A2 INT_R_X23Y94/WW2BEG2 INT_R_X23Y95/BYP_ALT2 INT_R_X23Y95/BYP_BOUNCE2 INT_R_X23Y95/IMUX14 INT_R_X23Y95/SL1BEG2 INT_R_X23Y95/SL1END2 INT_R_X23Y95/SW2BEG2 INT_R_X23Y96/BYP_BOUNCE_N3_2 INT_R_X23Y96/LOGIC_OUTS6 INT_R_X23Y96/SL1BEG2 VBRK_X60Y98/VBRK_ER1BEG3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X20Y94/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X20Y100/INT_L.NN6END3->>EL1BEG2 INT_L_X20Y94/INT_L.BYP_ALT2->>BYP_L2 INT_L_X20Y94/INT_L.ER1END2->>BYP_ALT2 INT_L_X20Y94/INT_L.ER1END2->>IMUX_L21 INT_L_X20Y94/INT_L.WW2END2->>NN2BEG3 INT_L_X20Y94/INT_L.WW2END2->>NN6BEG3 INT_L_X20Y96/INT_L.NN2END3->>IMUX_L38 INT_L_X22Y94/INT_L.SW2END2->>IMUX_L5 INT_L_X22Y94/INT_L.SW2END2->>WL1BEG1 INT_L_X22Y94/INT_L.SW2END2->>WW2BEG2 INT_L_X24Y94/INT_L.ER1END3->>IMUX_L15 INT_L_X24Y94/INT_L.ER1END3->>IMUX_L31 INT_R_X19Y94/INT_R.WW2END1->>ER1BEG2 INT_R_X21Y100/INT_R.EL1END2->>IMUX27 INT_R_X21Y94/INT_R.BYP_ALT2->>BYP2 INT_R_X21Y94/INT_R.BYP_ALT3->>BYP3 INT_R_X21Y94/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y94/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X21Y94/INT_R.WL1END1->>IMUX20 INT_R_X21Y94/INT_R.WL1END1->>IMUX35 INT_R_X21Y94/INT_R.WL1END1->>WW2BEG1 INT_R_X21Y94/INT_R.WW2END2->>BYP_ALT3 INT_R_X21Y94/INT_R.WW2END2->>FAN_ALT1 INT_R_X23Y94/INT_R.SL1END2->>ER1BEG3 INT_R_X23Y94/INT_R.SL1END2->>WW2BEG2 INT_R_X23Y95/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y95/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X23Y95/INT_R.SL1END2->>BYP_ALT2 INT_R_X23Y95/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y95/INT_R.SL1END2->>SW2BEG2 INT_R_X23Y96/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

aluopra_reg_n_0_[1] - 
wires: CLBLL_R_X21Y94/CLBLL_BYP4 CLBLL_R_X21Y94/CLBLL_BYP5 CLBLL_R_X21Y94/CLBLL_IMUX17 CLBLL_R_X21Y94/CLBLL_IMUX25 CLBLL_R_X21Y94/CLBLL_LL_B3 CLBLL_R_X21Y94/CLBLL_LL_BX CLBLL_R_X21Y94/CLBLL_L_B5 CLBLL_R_X21Y94/CLBLL_L_BX CLBLL_R_X21Y94/CLBLL_WW2END0 CLBLL_R_X21Y97/CLBLL_IMUX26 CLBLL_R_X21Y97/CLBLL_IMUX42 CLBLL_R_X21Y97/CLBLL_L_B4 CLBLL_R_X21Y97/CLBLL_L_D6 CLBLL_R_X21Y98/CLBLL_NW4END0 CLBLL_R_X23Y94/CLBLL_LL_AQ CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y95/CLBLL_NE2A0 CLBLL_R_X25Y94/CLBLL_IMUX45 CLBLL_R_X25Y94/CLBLL_LL_D2 CLBLL_R_X25Y95/CLBLL_IMUX31 CLBLL_R_X25Y95/CLBLL_LL_C5 CLBLM_L_X20Y94/CLBLM_BYP5 CLBLM_L_X20Y94/CLBLM_IMUX16 CLBLM_L_X20Y94/CLBLM_IMUX4 CLBLM_L_X20Y94/CLBLM_L_B3 CLBLM_L_X20Y94/CLBLM_L_BX CLBLM_L_X20Y94/CLBLM_M_A6 CLBLM_L_X22Y94/CLBLM_WW2END0 CLBLM_L_X22Y98/CLBLM_NW4END0 CLBLM_L_X24Y95/CLBLM_IMUX16 CLBLM_L_X24Y95/CLBLM_L_B3 CLBLM_L_X24Y95/CLBLM_NE2A0 INT_L_X20Y93/WL1END3 INT_L_X20Y94/BYP_ALT5 INT_L_X20Y94/BYP_L5 INT_L_X20Y94/IMUX_L16 INT_L_X20Y94/IMUX_L4 INT_L_X20Y94/WL1END_N1_3 INT_L_X20Y94/WR1END2 INT_L_X22Y94/NW6A0 INT_L_X22Y94/WW2A0 INT_L_X22Y95/NW6B0 INT_L_X22Y96/NW6C0 INT_L_X22Y97/NW6D0 INT_L_X22Y98/NW6E0 INT_L_X24Y94/EL1BEG3 INT_L_X24Y94/NE2END_S3_0 INT_L_X24Y95/EL1BEG_N3 INT_L_X24Y95/IMUX_L16 INT_L_X24Y95/NE2BEG0 INT_L_X24Y95/NE2END0 INT_L_X24Y96/NE2A0 INT_R_X21Y93/WL1BEG3 INT_R_X21Y94/BYP4 INT_R_X21Y94/BYP5 INT_R_X21Y94/BYP_ALT4 INT_R_X21Y94/BYP_ALT5 INT_R_X21Y94/BYP_BOUNCE4 INT_R_X21Y94/IMUX17 INT_R_X21Y94/IMUX25 INT_R_X21Y94/WL1BEG_N3 INT_R_X21Y94/WR1BEG2 INT_R_X21Y94/WW2END0 INT_R_X21Y97/IMUX26 INT_R_X21Y97/IMUX42 INT_R_X21Y97/NW6END_S0_0 INT_R_X21Y97/SR1BEG_S0 INT_R_X21Y98/NW6END0 INT_R_X23Y94/LOGIC_OUTS4 INT_R_X23Y94/NE2BEG0 INT_R_X23Y94/NW6BEG0 INT_R_X23Y94/WW2BEG0 INT_R_X23Y95/NE2A0 INT_R_X25Y94/EL1END3 INT_R_X25Y94/IMUX45 INT_R_X25Y95/IMUX31 INT_R_X25Y95/NE2END_S3_0 INT_R_X25Y96/NE2END0 VBRK_X60Y99/VBRK_NE2A0 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y94/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X20Y94/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y94/INT_L.BYP_ALT5->>BYP_L5 INT_L_X20Y94/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X20Y94/INT_L.WR1END2->>BYP_ALT5 INT_L_X20Y94/INT_L.WR1END2->>IMUX_L4 INT_L_X24Y95/INT_L.NE2END0->>EL1BEG_N3 INT_L_X24Y95/INT_L.NE2END0->>IMUX_L16 INT_L_X24Y95/INT_L.NE2END0->>NE2BEG0 INT_R_X21Y94/INT_R.BYP_ALT4->>BYP4 INT_R_X21Y94/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y94/INT_R.BYP_ALT5->>BYP5 INT_R_X21Y94/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X21Y94/INT_R.WW2END0->>BYP_ALT4 INT_R_X21Y94/INT_R.WW2END0->>IMUX17 INT_R_X21Y94/INT_R.WW2END0->>IMUX25 INT_R_X21Y94/INT_R.WW2END0->>WL1BEG_N3 INT_R_X21Y94/INT_R.WW2END0->>WR1BEG2 INT_R_X21Y97/INT_R.NW6END_S0_0->>SR1BEG_S0 INT_R_X21Y97/INT_R.SR1BEG_S0->>IMUX26 INT_R_X21Y97/INT_R.SR1BEG_S0->>IMUX42 INT_R_X23Y94/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X23Y94/INT_R.LOGIC_OUTS4->>NW6BEG0 INT_R_X23Y94/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X25Y94/INT_R.EL1END3->>IMUX45 INT_R_X25Y95/INT_R.NE2END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

aluopra_reg_n_0_[0] - 
wires: CLBLL_R_X21Y94/CLBLL_BYP0 CLBLL_R_X21Y94/CLBLL_BYP1 CLBLL_R_X21Y94/CLBLL_IMUX11 CLBLL_R_X21Y94/CLBLL_IMUX3 CLBLL_R_X21Y94/CLBLL_LL_A4 CLBLL_R_X21Y94/CLBLL_LL_AX CLBLL_R_X21Y94/CLBLL_L_A2 CLBLL_R_X21Y94/CLBLL_L_AX CLBLL_R_X21Y94/CLBLL_WW2END1 CLBLL_R_X23Y94/CLBLL_LL_BQ CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS5 CLBLM_L_X20Y94/CLBLM_IMUX6 CLBLM_L_X20Y94/CLBLM_L_A1 CLBLM_L_X22Y93/CLBLM_IMUX11 CLBLM_L_X22Y93/CLBLM_IMUX35 CLBLM_L_X22Y93/CLBLM_M_A4 CLBLM_L_X22Y93/CLBLM_M_C6 CLBLM_L_X22Y94/CLBLM_WW2END1 INT_L_X20Y94/IMUX_L6 INT_L_X20Y94/WR1END3 INT_L_X22Y93/IMUX_L11 INT_L_X22Y93/IMUX_L35 INT_L_X22Y93/SW2END1 INT_L_X22Y94/WW2A1 INT_R_X21Y94/BYP0 INT_R_X21Y94/BYP1 INT_R_X21Y94/BYP_ALT0 INT_R_X21Y94/BYP_ALT1 INT_R_X21Y94/BYP_BOUNCE0 INT_R_X21Y94/FAN_ALT7 INT_R_X21Y94/FAN_BOUNCE7 INT_R_X21Y94/IMUX11 INT_R_X21Y94/IMUX3 INT_R_X21Y94/WR1BEG3 INT_R_X21Y94/WW2END1 INT_R_X23Y93/SW2A1 INT_R_X23Y94/LOGIC_OUTS5 INT_R_X23Y94/SW2BEG1 INT_R_X23Y94/WW2BEG1 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X21Y94/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y94/INT_L.WR1END3->>IMUX_L6 INT_L_X22Y93/INT_L.SW2END1->>IMUX_L11 INT_L_X22Y93/INT_L.SW2END1->>IMUX_L35 INT_R_X21Y94/INT_R.BYP_ALT0->>BYP0 INT_R_X21Y94/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y94/INT_R.BYP_ALT1->>BYP1 INT_R_X21Y94/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X21Y94/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y94/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X21Y94/INT_R.WW2END1->>FAN_ALT7 INT_R_X21Y94/INT_R.WW2END1->>IMUX11 INT_R_X21Y94/INT_R.WW2END1->>IMUX3 INT_R_X21Y94/INT_R.WW2END1->>WR1BEG3 INT_R_X23Y94/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_R_X23Y94/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

resi0__16_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0__16_carry_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0__16_carry_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0__16_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry__0_n_0 - 
wires: CLBLM_L_X20Y95/CLBLM_L_COUT CLBLM_L_X20Y95/CLBLM_L_COUT_N CLBLM_L_X20Y96/CLBLM_L_CIN 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry__0_n_4 - 
wires: CLBLL_R_X21Y95/CLBLL_EE2A1 CLBLM_L_X20Y95/CLBLM_LOGIC_OUTS19 CLBLM_L_X20Y95/CLBLM_L_DMUX CLBLM_L_X22Y95/CLBLM_EE2A1 CLBLM_L_X22Y95/CLBLM_IMUX10 CLBLM_L_X22Y95/CLBLM_L_A4 INT_L_X20Y95/EE2BEG1 INT_L_X20Y95/LOGIC_OUTS_L19 INT_L_X22Y95/EE2END1 INT_L_X22Y95/IMUX_L10 INT_R_X21Y95/EE2A1 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X20Y95/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X22Y95/INT_L.EE2END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry__0_n_5 - 
wires: CLBLL_R_X21Y95/CLBLL_EE2A0 CLBLM_L_X20Y95/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y95/CLBLM_L_CMUX CLBLM_L_X22Y95/CLBLM_EE2A0 CLBLM_L_X22Y95/CLBLM_IMUX0 CLBLM_L_X22Y95/CLBLM_L_A3 INT_L_X20Y95/EE2BEG0 INT_L_X20Y95/LOGIC_OUTS_L18 INT_L_X22Y95/EE2END0 INT_L_X22Y95/IMUX_L0 INT_R_X21Y95/EE2A0 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X20Y95/INT_L.LOGIC_OUTS_L18->>EE2BEG0 INT_L_X22Y95/INT_L.EE2END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry__0_n_6 - 
wires: CLBLL_R_X19Y96/CLBLL_EL1BEG2 CLBLL_R_X19Y96/CLBLL_NW2A3 CLBLM_L_X20Y95/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y95/CLBLM_L_BMUX CLBLM_L_X20Y96/CLBLM_EL1BEG2 CLBLM_L_X20Y96/CLBLM_IMUX27 CLBLM_L_X20Y96/CLBLM_M_B4 CLBLM_L_X20Y96/CLBLM_NW2A3 INT_L_X20Y95/LOGIC_OUTS_L17 INT_L_X20Y95/NW2BEG3 INT_L_X20Y96/EL1END2 INT_L_X20Y96/IMUX_L27 INT_L_X20Y96/NW2A3 INT_R_X19Y96/EL1BEG2 INT_R_X19Y96/NW2END3 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y95/INT_L.LOGIC_OUTS_L17->>NW2BEG3 INT_L_X20Y96/INT_L.EL1END2->>IMUX_L27 INT_R_X19Y96/INT_R.NW2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0__16_carry__0_n_7 - 
wires: CLBLL_R_X21Y95/CLBLL_EL1BEG0 CLBLM_L_X20Y95/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y95/CLBLM_L_AMUX CLBLM_L_X22Y95/CLBLM_EL1BEG0 CLBLM_L_X22Y95/CLBLM_IMUX17 CLBLM_L_X22Y95/CLBLM_M_B3 INT_L_X20Y95/EL1BEG1 INT_L_X20Y95/LOGIC_OUTS_L16 INT_L_X22Y94/EL1END_S3_0 INT_L_X22Y95/EL1END0 INT_L_X22Y95/IMUX_L17 INT_R_X21Y95/EL1BEG0 INT_R_X21Y95/EL1END1 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y95/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X22Y95/INT_L.EL1END0->>IMUX_L17 INT_R_X21Y95/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra_reg_n_0_[7] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2END3 BRKH_INT_X21Y99/BRKH_INT_SS2END_N0_3 BRKH_INT_X22Y99/BRKH_INT_SE6C3 CLBLL_R_X21Y101/CLBLL_LL_DQ CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS7 CLBLL_R_X21Y101/CLBLL_SE4BEG3 CLBLL_R_X21Y94/CLBLL_SE2A0 CLBLL_R_X21Y95/CLBLL_BYP6 CLBLL_R_X21Y95/CLBLL_BYP7 CLBLL_R_X21Y95/CLBLL_IMUX38 CLBLL_R_X21Y95/CLBLL_IMUX39 CLBLL_R_X21Y95/CLBLL_LL_D3 CLBLL_R_X21Y95/CLBLL_LL_DX CLBLL_R_X21Y95/CLBLL_L_D3 CLBLL_R_X21Y95/CLBLL_L_DX CLBLL_R_X21Y95/CLBLL_SE2A3 CLBLL_R_X21Y97/CLBLL_IMUX31 CLBLL_R_X21Y97/CLBLL_LL_C5 CLBLL_R_X21Y99/CLBLL_IMUX15 CLBLL_R_X21Y99/CLBLL_LL_B1 CLBLM_L_X20Y101/CLBLM_IMUX39 CLBLM_L_X20Y101/CLBLM_L_D3 CLBLM_L_X20Y95/CLBLM_BYP7 CLBLM_L_X20Y95/CLBLM_IMUX36 CLBLM_L_X20Y95/CLBLM_L_D2 CLBLM_L_X20Y95/CLBLM_L_DX CLBLM_L_X20Y98/CLBLM_IMUX23 CLBLM_L_X20Y98/CLBLM_L_C3 CLBLM_L_X22Y101/CLBLM_SE4BEG3 CLBLM_L_X22Y94/CLBLM_IMUX41 CLBLM_L_X22Y94/CLBLM_L_D1 CLBLM_L_X22Y94/CLBLM_SE2A0 CLBLM_L_X22Y95/CLBLM_IMUX38 CLBLM_L_X22Y95/CLBLM_M_D3 CLBLM_L_X22Y95/CLBLM_SE2A3 CLBLM_L_X22Y97/CLBLM_IMUX44 CLBLM_L_X22Y97/CLBLM_M_D4 INT_L_X20Y101/IMUX_L39 INT_L_X20Y101/WR1END_S1_0 INT_L_X20Y102/WR1END0 INT_L_X20Y95/BYP_ALT7 INT_L_X20Y95/BYP_L7 INT_L_X20Y95/IMUX_L36 INT_L_X20Y95/SW2END3 INT_L_X20Y95/WL1END2 INT_L_X20Y96/SW2END_N0_3 INT_L_X20Y98/IMUX_L23 INT_L_X20Y98/SW2END3 INT_L_X20Y99/SW2END_N0_3 INT_L_X22Y100/SE6B3 INT_L_X22Y101/SE6A3 INT_L_X22Y94/IMUX_L41 INT_L_X22Y94/SE2END0 INT_L_X22Y95/IMUX_L38 INT_L_X22Y95/SE2END3 INT_L_X22Y97/IMUX_L44 INT_L_X22Y97/SE6E3 INT_L_X22Y97/WL1END2 INT_L_X22Y98/SE6D3 INT_L_X22Y99/SE6C3 INT_R_X21Y100/SS2A3 INT_R_X21Y100/SS2END_N0_3 INT_R_X21Y101/LOGIC_OUTS7 INT_R_X21Y101/SE6BEG3 INT_R_X21Y101/SS2BEG3 INT_R_X21Y101/WR1BEG_S0 INT_R_X21Y102/WR1BEG0 INT_R_X21Y94/SE2A0 INT_R_X21Y95/BYP6 INT_R_X21Y95/BYP7 INT_R_X21Y95/BYP_ALT6 INT_R_X21Y95/BYP_ALT7 INT_R_X21Y95/IMUX38 INT_R_X21Y95/IMUX39 INT_R_X21Y95/SE2A3 INT_R_X21Y95/SE2BEG0 INT_R_X21Y95/SR1BEG_S0 INT_R_X21Y95/SS2END3 INT_R_X21Y95/SW2A3 INT_R_X21Y95/WL1BEG2 INT_R_X21Y96/SE2BEG3 INT_R_X21Y96/SL1END3 INT_R_X21Y96/SS2A3 INT_R_X21Y96/SS2END_N0_3 INT_R_X21Y96/SW2BEG3 INT_R_X21Y97/IMUX31 INT_R_X21Y97/SL1BEG3 INT_R_X21Y97/SS2BEG3 INT_R_X21Y97/SS2END3 INT_R_X21Y98/SS2A3 INT_R_X21Y98/SS2END_N0_3 INT_R_X21Y98/SW2A3 INT_R_X21Y99/IMUX15 INT_R_X21Y99/SS2BEG3 INT_R_X21Y99/SS2END3 INT_R_X21Y99/SW2BEG3 INT_R_X23Y97/SE6END3 INT_R_X23Y97/WL1BEG2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X20Y95/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X20Y101/INT_L.WR1END_S1_0->>IMUX_L39 INT_L_X20Y95/INT_L.BYP_ALT7->>BYP_L7 INT_L_X20Y95/INT_L.SW2END3->>BYP_ALT7 INT_L_X20Y95/INT_L.WL1END2->>IMUX_L36 INT_L_X20Y98/INT_L.SW2END3->>IMUX_L23 INT_L_X22Y94/INT_L.SE2END0->>IMUX_L41 INT_L_X22Y95/INT_L.SE2END3->>IMUX_L38 INT_L_X22Y97/INT_L.WL1END2->>IMUX_L44 INT_R_X21Y101/INT_R.LOGIC_OUTS7->>SE6BEG3 INT_R_X21Y101/INT_R.LOGIC_OUTS7->>SS2BEG3 INT_R_X21Y101/INT_R.LOGIC_OUTS7->>WR1BEG_S0 INT_R_X21Y95/INT_R.BYP_ALT6->>BYP6 INT_R_X21Y95/INT_R.BYP_ALT7->>BYP7 INT_R_X21Y95/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X21Y95/INT_R.SS2END3->>BYP_ALT6 INT_R_X21Y95/INT_R.SS2END3->>BYP_ALT7 INT_R_X21Y95/INT_R.SS2END3->>IMUX38 INT_R_X21Y95/INT_R.SS2END3->>IMUX39 INT_R_X21Y95/INT_R.SS2END3->>SR1BEG_S0 INT_R_X21Y95/INT_R.SS2END3->>WL1BEG2 INT_R_X21Y96/INT_R.SL1END3->>SE2BEG3 INT_R_X21Y96/INT_R.SL1END3->>SW2BEG3 INT_R_X21Y97/INT_R.SS2END3->>IMUX31 INT_R_X21Y97/INT_R.SS2END3->>SL1BEG3 INT_R_X21Y97/INT_R.SS2END3->>SS2BEG3 INT_R_X21Y99/INT_R.SS2END3->>IMUX15 INT_R_X21Y99/INT_R.SS2END3->>SS2BEG3 INT_R_X21Y99/INT_R.SS2END3->>SW2BEG3 INT_R_X23Y97/INT_R.SE6END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

aluopra_reg_n_0_[6] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2A2 BRKH_INT_X21Y99/BRKH_INT_SW2A2 CLBLL_R_X21Y101/CLBLL_LL_CQ CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS6 CLBLL_R_X21Y95/CLBLL_BYP2 CLBLL_R_X21Y95/CLBLL_BYP3 CLBLL_R_X21Y95/CLBLL_IMUX21 CLBLL_R_X21Y95/CLBLL_IMUX22 CLBLL_R_X21Y95/CLBLL_LL_C3 CLBLL_R_X21Y95/CLBLL_LL_CX CLBLL_R_X21Y95/CLBLL_L_C4 CLBLL_R_X21Y95/CLBLL_L_CX CLBLL_R_X21Y95/CLBLL_SW2A2 CLBLL_R_X21Y97/CLBLL_SE2A2 CLBLL_R_X21Y98/CLBLL_IMUX31 CLBLL_R_X21Y98/CLBLL_IMUX45 CLBLL_R_X21Y98/CLBLL_LL_C5 CLBLL_R_X21Y98/CLBLL_LL_D2 CLBLM_L_X20Y95/CLBLM_BYP2 CLBLM_L_X20Y95/CLBLM_IMUX20 CLBLM_L_X20Y95/CLBLM_L_C2 CLBLM_L_X20Y95/CLBLM_L_CX CLBLM_L_X20Y98/CLBLM_IMUX12 CLBLM_L_X20Y98/CLBLM_IMUX28 CLBLM_L_X20Y98/CLBLM_M_B6 CLBLM_L_X20Y98/CLBLM_M_C4 CLBLM_L_X22Y95/CLBLM_SW2A2 CLBLM_L_X22Y96/CLBLM_IMUX4 CLBLM_L_X22Y96/CLBLM_M_A6 CLBLM_L_X22Y97/CLBLM_SE2A2 INT_L_X20Y94/NL1BEG2 INT_L_X20Y94/SW2END2 INT_L_X20Y95/BYP_ALT2 INT_L_X20Y95/BYP_L2 INT_L_X20Y95/IMUX_L20 INT_L_X20Y95/NL1END2 INT_L_X20Y98/IMUX_L12 INT_L_X20Y98/IMUX_L28 INT_L_X20Y98/SL1END2 INT_L_X20Y99/SL1BEG2 INT_L_X20Y99/SW2END2 INT_L_X22Y95/SW2A2 INT_L_X22Y96/IMUX_L4 INT_L_X22Y96/SL1END2 INT_L_X22Y96/SW2BEG2 INT_L_X22Y97/SE2END2 INT_L_X22Y97/SL1BEG2 INT_R_X21Y100/SL1END2 INT_R_X21Y100/SS2BEG2 INT_R_X21Y100/SW2BEG2 INT_R_X21Y101/LOGIC_OUTS6 INT_R_X21Y101/SL1BEG2 INT_R_X21Y94/SW2A2 INT_R_X21Y95/BYP2 INT_R_X21Y95/BYP3 INT_R_X21Y95/BYP_ALT2 INT_R_X21Y95/BYP_ALT3 INT_R_X21Y95/IMUX21 INT_R_X21Y95/IMUX22 INT_R_X21Y95/SW2BEG2 INT_R_X21Y95/SW2END2 INT_R_X21Y97/SE2A2 INT_R_X21Y98/BYP_ALT3 INT_R_X21Y98/BYP_BOUNCE3 INT_R_X21Y98/IMUX31 INT_R_X21Y98/IMUX45 INT_R_X21Y98/SE2BEG2 INT_R_X21Y98/SS2END2 INT_R_X21Y99/BYP_BOUNCE_N3_3 INT_R_X21Y99/SS2A2 INT_R_X21Y99/SW2A2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X20Y95/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y94/INT_L.SW2END2->>NL1BEG2 INT_L_X20Y95/INT_L.BYP_ALT2->>BYP_L2 INT_L_X20Y95/INT_L.NL1END2->>BYP_ALT2 INT_L_X20Y95/INT_L.NL1END2->>IMUX_L20 INT_L_X20Y98/INT_L.SL1END2->>IMUX_L12 INT_L_X20Y98/INT_L.SL1END2->>IMUX_L28 INT_L_X20Y99/INT_L.SW2END2->>SL1BEG2 INT_L_X22Y96/INT_L.SL1END2->>IMUX_L4 INT_L_X22Y96/INT_L.SL1END2->>SW2BEG2 INT_L_X22Y97/INT_L.SE2END2->>SL1BEG2 INT_R_X21Y100/INT_R.SL1END2->>SS2BEG2 INT_R_X21Y100/INT_R.SL1END2->>SW2BEG2 INT_R_X21Y101/INT_R.LOGIC_OUTS6->>SL1BEG2 INT_R_X21Y95/INT_R.BYP_ALT2->>BYP2 INT_R_X21Y95/INT_R.BYP_ALT3->>BYP3 INT_R_X21Y95/INT_R.SW2END2->>BYP_ALT2 INT_R_X21Y95/INT_R.SW2END2->>BYP_ALT3 INT_R_X21Y95/INT_R.SW2END2->>IMUX21 INT_R_X21Y95/INT_R.SW2END2->>IMUX22 INT_R_X21Y95/INT_R.SW2END2->>SW2BEG2 INT_R_X21Y98/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X21Y98/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X21Y98/INT_R.SS2END2->>BYP_ALT3 INT_R_X21Y98/INT_R.SS2END2->>IMUX45 INT_R_X21Y98/INT_R.SS2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

aluopra_reg_n_0_[5] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2END1 CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y101/CLBLL_L_BQ CLBLL_R_X21Y95/CLBLL_BYP4 CLBLL_R_X21Y95/CLBLL_BYP5 CLBLL_R_X21Y95/CLBLL_IMUX14 CLBLL_R_X21Y95/CLBLL_IMUX15 CLBLL_R_X21Y95/CLBLL_LL_B1 CLBLL_R_X21Y95/CLBLL_LL_BX CLBLL_R_X21Y95/CLBLL_L_B1 CLBLL_R_X21Y95/CLBLL_L_BX CLBLL_R_X21Y98/CLBLL_ER1BEG0 CLBLL_R_X21Y98/CLBLL_IMUX36 CLBLL_R_X21Y98/CLBLL_L_D2 CLBLL_R_X21Y99/CLBLL_IMUX20 CLBLL_R_X21Y99/CLBLL_L_C2 CLBLM_L_X20Y100/CLBLM_IMUX18 CLBLM_L_X20Y100/CLBLM_M_B2 CLBLM_L_X20Y101/CLBLM_IMUX13 CLBLM_L_X20Y101/CLBLM_L_B6 CLBLM_L_X20Y95/CLBLM_BYP5 CLBLM_L_X20Y95/CLBLM_IMUX14 CLBLM_L_X20Y95/CLBLM_L_B1 CLBLM_L_X20Y95/CLBLM_L_BX CLBLM_L_X20Y96/CLBLM_IMUX7 CLBLM_L_X20Y96/CLBLM_M_A1 CLBLM_L_X22Y98/CLBLM_ER1BEG0 CLBLM_L_X22Y98/CLBLM_IMUX32 CLBLM_L_X22Y98/CLBLM_M_C1 INT_L_X20Y100/FAN_ALT1 INT_L_X20Y100/FAN_BOUNCE1 INT_L_X20Y100/IMUX_L18 INT_L_X20Y100/SR1END2 INT_L_X20Y101/IMUX_L13 INT_L_X20Y101/SR1BEG2 INT_L_X20Y101/WR1END2 INT_L_X20Y95/BYP_ALT5 INT_L_X20Y95/BYP_L5 INT_L_X20Y95/FAN_ALT3 INT_L_X20Y95/FAN_BOUNCE3 INT_L_X20Y95/IMUX_L14 INT_L_X20Y95/SE2A3 INT_L_X20Y95/SL1END3 INT_L_X20Y96/IMUX_L7 INT_L_X20Y96/SE2BEG3 INT_L_X20Y96/SL1BEG3 INT_L_X20Y96/SW2END3 INT_L_X20Y97/SW2END_N0_3 INT_L_X22Y98/ER1END0 INT_L_X22Y98/IMUX_L32 INT_R_X21Y100/SS2A1 INT_R_X21Y101/LOGIC_OUTS1 INT_R_X21Y101/SS2BEG1 INT_R_X21Y101/WR1BEG2 INT_R_X21Y95/BYP4 INT_R_X21Y95/BYP5 INT_R_X21Y95/BYP_ALT4 INT_R_X21Y95/BYP_ALT5 INT_R_X21Y95/FAN_ALT3 INT_R_X21Y95/FAN_ALT7 INT_R_X21Y95/FAN_BOUNCE3 INT_R_X21Y95/FAN_BOUNCE7 INT_R_X21Y95/IMUX14 INT_R_X21Y95/IMUX15 INT_R_X21Y95/SE2END3 INT_R_X21Y96/SW2A3 INT_R_X21Y97/ER1BEG_S0 INT_R_X21Y97/SR1END3 INT_R_X21Y97/SW2BEG3 INT_R_X21Y98/BYP_ALT0 INT_R_X21Y98/BYP_BOUNCE0 INT_R_X21Y98/ER1BEG0 INT_R_X21Y98/IMUX36 INT_R_X21Y98/SR1BEG3 INT_R_X21Y98/SR1END2 INT_R_X21Y98/SR1END_N3_3 INT_R_X21Y99/IMUX20 INT_R_X21Y99/SR1BEG2 INT_R_X21Y99/SS2END1 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y95/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X20Y100/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y100/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X20Y100/INT_L.SR1END2->>FAN_ALT1 INT_L_X20Y101/INT_L.WR1END2->>IMUX_L13 INT_L_X20Y101/INT_L.WR1END2->>SR1BEG2 INT_L_X20Y95/INT_L.BYP_ALT5->>BYP_L5 INT_L_X20Y95/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y95/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X20Y95/INT_L.SL1END3->>FAN_ALT3 INT_L_X20Y95/INT_L.SL1END3->>IMUX_L14 INT_L_X20Y96/INT_L.SW2END3->>IMUX_L7 INT_L_X20Y96/INT_L.SW2END3->>SE2BEG3 INT_L_X20Y96/INT_L.SW2END3->>SL1BEG3 INT_L_X22Y98/INT_L.ER1END0->>IMUX_L32 INT_R_X21Y101/INT_R.LOGIC_OUTS1->>SS2BEG1 INT_R_X21Y101/INT_R.LOGIC_OUTS1->>WR1BEG2 INT_R_X21Y95/INT_R.BYP_ALT4->>BYP4 INT_R_X21Y95/INT_R.BYP_ALT5->>BYP5 INT_R_X21Y95/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y95/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y95/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X21Y95/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X21Y95/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X21Y95/INT_R.SE2END3->>FAN_ALT3 INT_R_X21Y95/INT_R.SE2END3->>IMUX14 INT_R_X21Y95/INT_R.SE2END3->>IMUX15 INT_R_X21Y97/INT_R.SR1END3->>ER1BEG_S0 INT_R_X21Y97/INT_R.SR1END3->>SW2BEG3 INT_R_X21Y98/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y98/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X21Y98/INT_R.SR1END2->>SR1BEG3 INT_R_X21Y98/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X21Y99/INT_R.SS2END1->>IMUX20 INT_R_X21Y99/INT_R.SS2END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

aluopra_reg_n_0_[4] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2END0 CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y101/CLBLL_L_AQ CLBLL_R_X21Y95/CLBLL_BYP0 CLBLL_R_X21Y95/CLBLL_BYP1 CLBLL_R_X21Y95/CLBLL_IMUX1 CLBLL_R_X21Y95/CLBLL_IMUX10 CLBLL_R_X21Y95/CLBLL_LL_A3 CLBLL_R_X21Y95/CLBLL_LL_AX CLBLL_R_X21Y95/CLBLL_L_A4 CLBLL_R_X21Y95/CLBLL_L_AX CLBLL_R_X21Y95/CLBLL_SE2A0 CLBLL_R_X21Y96/CLBLL_ER1BEG1 CLBLL_R_X21Y99/CLBLL_IMUX25 CLBLL_R_X21Y99/CLBLL_L_B5 CLBLL_R_X23Y95/CLBLL_IMUX29 CLBLL_R_X23Y95/CLBLL_IMUX44 CLBLL_R_X23Y95/CLBLL_LL_C2 CLBLL_R_X23Y95/CLBLL_LL_D4 CLBLM_L_X20Y101/CLBLM_IMUX31 CLBLM_L_X20Y101/CLBLM_M_C5 CLBLM_L_X20Y95/CLBLM_BYP0 CLBLM_L_X20Y95/CLBLM_IMUX0 CLBLM_L_X20Y95/CLBLM_L_A3 CLBLM_L_X20Y95/CLBLM_L_AX CLBLM_L_X22Y95/CLBLM_IMUX1 CLBLM_L_X22Y95/CLBLM_M_A3 CLBLM_L_X22Y95/CLBLM_SE2A0 CLBLM_L_X22Y96/CLBLM_ER1BEG1 CLBLM_L_X22Y96/CLBLM_IMUX43 CLBLM_L_X22Y96/CLBLM_M_D6 INT_L_X20Y101/IMUX_L31 INT_L_X20Y101/NW2END_S0_0 INT_L_X20Y102/NW2END0 INT_L_X20Y94/WL1END3 INT_L_X20Y95/BYP_ALT0 INT_L_X20Y95/BYP_L0 INT_L_X20Y95/IMUX_L0 INT_L_X20Y95/SW2END0 INT_L_X20Y95/WL1END_N1_3 INT_L_X22Y95/ER1BEG2 INT_L_X22Y95/IMUX_L1 INT_L_X22Y95/SE2END0 INT_L_X22Y95/SL1END1 INT_L_X22Y96/ER1END1 INT_L_X22Y96/IMUX_L43 INT_L_X22Y96/SL1BEG1 INT_R_X21Y100/SS2A0 INT_R_X21Y101/LOGIC_OUTS0 INT_R_X21Y101/NW2BEG0 INT_R_X21Y101/SS2BEG0 INT_R_X21Y102/NW2A0 INT_R_X21Y94/WL1BEG3 INT_R_X21Y95/BYP0 INT_R_X21Y95/BYP1 INT_R_X21Y95/BYP_ALT0 INT_R_X21Y95/BYP_ALT1 INT_R_X21Y95/IMUX1 INT_R_X21Y95/IMUX10 INT_R_X21Y95/SE2A0 INT_R_X21Y95/SS2END0 INT_R_X21Y95/SW2A0 INT_R_X21Y95/WL1BEG_N3 INT_R_X21Y96/ER1BEG1 INT_R_X21Y96/SE2BEG0 INT_R_X21Y96/SL1END0 INT_R_X21Y96/SS2A0 INT_R_X21Y96/SW2BEG0 INT_R_X21Y97/SL1BEG0 INT_R_X21Y97/SS2BEG0 INT_R_X21Y97/SS2END0 INT_R_X21Y98/SS2A0 INT_R_X21Y99/IMUX25 INT_R_X21Y99/SS2BEG0 INT_R_X21Y99/SS2END0 INT_R_X23Y95/ER1END2 INT_R_X23Y95/IMUX29 INT_R_X23Y95/IMUX44 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X21Y95/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y95/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X20Y101/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X20Y95/INT_L.BYP_ALT0->>BYP_L0 INT_L_X20Y95/INT_L.SW2END0->>BYP_ALT0 INT_L_X20Y95/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X22Y95/INT_L.SE2END0->>IMUX_L1 INT_L_X22Y95/INT_L.SL1END1->>ER1BEG2 INT_L_X22Y96/INT_L.ER1END1->>IMUX_L43 INT_L_X22Y96/INT_L.ER1END1->>SL1BEG1 INT_R_X21Y101/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X21Y101/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X21Y95/INT_R.BYP_ALT0->>BYP0 INT_R_X21Y95/INT_R.BYP_ALT1->>BYP1 INT_R_X21Y95/INT_R.SS2END0->>BYP_ALT0 INT_R_X21Y95/INT_R.SS2END0->>BYP_ALT1 INT_R_X21Y95/INT_R.SS2END0->>IMUX1 INT_R_X21Y95/INT_R.SS2END0->>IMUX10 INT_R_X21Y95/INT_R.SS2END0->>WL1BEG_N3 INT_R_X21Y96/INT_R.SL1END0->>ER1BEG1 INT_R_X21Y96/INT_R.SL1END0->>SE2BEG0 INT_R_X21Y96/INT_R.SL1END0->>SW2BEG0 INT_R_X21Y97/INT_R.SS2END0->>SL1BEG0 INT_R_X21Y97/INT_R.SS2END0->>SS2BEG0 INT_R_X21Y99/INT_R.SS2END0->>IMUX25 INT_R_X21Y99/INT_R.SS2END0->>SS2BEG0 INT_R_X23Y95/INT_R.ER1END2->>IMUX29 INT_R_X23Y95/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

resi0__16_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0__16_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0__16_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0__16_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/data3 - 
wires: CLBLM_L_X20Y96/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y96/CLBLM_L_AMUX CLBLM_L_X20Y97/CLBLM_IMUX17 CLBLM_L_X20Y97/CLBLM_M_B3 INT_L_X20Y96/LOGIC_OUTS_L16 INT_L_X20Y96/NL1BEG1 INT_L_X20Y97/IMUX_L17 INT_L_X20Y97/NL1END1 
pips: CLBLM_L_X20Y96/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y96/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X20Y97/INT_L.NL1END1->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

alu/resi0_carry_n_0 - 
wires: CLBLL_R_X21Y94/CLBLL_LL_COUT CLBLL_R_X21Y94/CLBLL_LL_COUT_N CLBLL_R_X21Y95/CLBLL_LL_CIN 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0_carry_n_4 - 
wires: CLBLL_R_X21Y94/CLBLL_EL1BEG0 CLBLL_R_X21Y94/CLBLL_LL_DMUX CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y94/CLBLM_EL1BEG0 CLBLM_L_X22Y94/CLBLM_IMUX1 CLBLM_L_X22Y94/CLBLM_IMUX17 CLBLM_L_X22Y94/CLBLM_M_A3 CLBLM_L_X22Y94/CLBLM_M_B3 INT_L_X22Y93/EL1END_S3_0 INT_L_X22Y94/EL1END0 INT_L_X22Y94/IMUX_L1 INT_L_X22Y94/IMUX_L17 INT_R_X21Y94/EL1BEG0 INT_R_X21Y94/LOGIC_OUTS23 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X22Y94/INT_L.EL1END0->>IMUX_L1 INT_L_X22Y94/INT_L.EL1END0->>IMUX_L17 INT_R_X21Y94/INT_R.LOGIC_OUTS23->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/resi0_carry_n_5 - 
wires: CLBLL_R_X21Y94/CLBLL_EL1BEG3 CLBLL_R_X21Y94/CLBLL_LL_CMUX CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y94/CLBLM_EL1BEG3 CLBLM_L_X22Y94/CLBLM_IMUX14 CLBLM_L_X22Y94/CLBLM_IMUX6 CLBLM_L_X22Y94/CLBLM_L_A1 CLBLM_L_X22Y94/CLBLM_L_B1 INT_L_X22Y94/EL1END3 INT_L_X22Y94/IMUX_L14 INT_L_X22Y94/IMUX_L6 INT_R_X21Y94/EL1BEG3 INT_R_X21Y94/LOGIC_OUTS22 INT_R_X21Y94/NR1BEG0 INT_R_X21Y95/EL1BEG_N3 INT_R_X21Y95/NR1END0 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y94/INT_L.EL1END3->>IMUX_L14 INT_L_X22Y94/INT_L.EL1END3->>IMUX_L6 INT_R_X21Y94/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X21Y95/INT_R.NR1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/resi0_carry_n_6 - 
wires: CLBLL_R_X21Y94/CLBLL_LL_BMUX CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y94/CLBLM_IMUX1 CLBLM_L_X20Y94/CLBLM_IMUX27 CLBLM_L_X20Y94/CLBLM_M_A3 CLBLM_L_X20Y94/CLBLM_M_B4 INT_L_X20Y93/SW2END3 INT_L_X20Y94/FAN_ALT5 INT_L_X20Y94/FAN_BOUNCE5 INT_L_X20Y94/IMUX_L1 INT_L_X20Y94/IMUX_L27 INT_L_X20Y94/NL1BEG_N3 INT_L_X20Y94/SW2END_N0_3 INT_R_X21Y93/SW2A3 INT_R_X21Y94/LOGIC_OUTS21 INT_R_X21Y94/SW2BEG3 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y94/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X20Y94/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X20Y94/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X20Y94/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X21Y94/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/resi0_carry_n_7 - 
wires: CLBLL_R_X21Y93/CLBLL_SE2A2 CLBLL_R_X21Y94/CLBLL_LL_AMUX CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y93/CLBLM_IMUX12 CLBLM_L_X22Y93/CLBLM_IMUX4 CLBLM_L_X22Y93/CLBLM_M_A6 CLBLM_L_X22Y93/CLBLM_M_B6 CLBLM_L_X22Y93/CLBLM_SE2A2 INT_L_X22Y93/IMUX_L12 INT_L_X22Y93/IMUX_L4 INT_L_X22Y93/SE2END2 INT_R_X21Y93/SE2A2 INT_R_X21Y94/LOGIC_OUTS20 INT_R_X21Y94/SE2BEG2 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y93/INT_L.SE2END2->>IMUX_L12 INT_L_X22Y93/INT_L.SE2END2->>IMUX_L4 INT_R_X21Y94/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

resi0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0_carry__0_n_0 - 
wires: CLBLL_R_X21Y95/CLBLL_LL_COUT CLBLL_R_X21Y95/CLBLL_LL_COUT_N CLBLL_R_X21Y96/CLBLL_LL_CIN 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/resi0_carry__0_n_4 - 
wires: CLBLL_R_X21Y95/CLBLL_ER1BEG2 CLBLL_R_X21Y95/CLBLL_LL_DMUX CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y95/CLBLM_ER1BEG2 CLBLM_L_X22Y95/CLBLM_IMUX44 CLBLM_L_X22Y95/CLBLM_IMUX6 CLBLM_L_X22Y95/CLBLM_L_A1 CLBLM_L_X22Y95/CLBLM_M_D4 INT_L_X22Y95/ER1END2 INT_L_X22Y95/IMUX_L44 INT_L_X22Y95/IMUX_L6 INT_R_X21Y95/ER1BEG2 INT_R_X21Y95/LOGIC_OUTS23 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y95/INT_L.ER1END2->>IMUX_L44 INT_L_X22Y95/INT_L.ER1END2->>IMUX_L6 INT_R_X21Y95/INT_R.LOGIC_OUTS23->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/resi0_carry__0_n_5 - 
wires: CLBLL_R_X21Y95/CLBLL_ER1BEG1 CLBLL_R_X21Y95/CLBLL_LL_CMUX CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS22 CLBLL_R_X21Y96/CLBLL_NE2A0 CLBLM_L_X22Y95/CLBLM_ER1BEG1 CLBLM_L_X22Y95/CLBLM_IMUX3 CLBLM_L_X22Y95/CLBLM_L_A2 CLBLM_L_X22Y96/CLBLM_IMUX8 CLBLM_L_X22Y96/CLBLM_M_A5 CLBLM_L_X22Y96/CLBLM_NE2A0 INT_L_X22Y95/ER1END1 INT_L_X22Y95/IMUX_L3 INT_L_X22Y95/NE2END_S3_0 INT_L_X22Y96/IMUX_L8 INT_L_X22Y96/NE2END0 INT_R_X21Y95/ER1BEG1 INT_R_X21Y95/LOGIC_OUTS22 INT_R_X21Y95/NE2BEG0 INT_R_X21Y96/NE2A0 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y95/INT_L.ER1END1->>IMUX_L3 INT_L_X22Y96/INT_L.NE2END0->>IMUX_L8 INT_R_X21Y95/INT_R.LOGIC_OUTS22->>ER1BEG1 INT_R_X21Y95/INT_R.LOGIC_OUTS22->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/resi0_carry__0_n_6 - 
wires: CLBLL_R_X21Y95/CLBLL_LL_BMUX CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y96/CLBLM_IMUX17 CLBLM_L_X20Y96/CLBLM_IMUX8 CLBLM_L_X20Y96/CLBLM_M_A5 CLBLM_L_X20Y96/CLBLM_M_B3 INT_L_X20Y95/WR1END_S1_0 INT_L_X20Y96/IMUX_L17 INT_L_X20Y96/IMUX_L8 INT_L_X20Y96/WR1END0 INT_R_X21Y95/LOGIC_OUTS21 INT_R_X21Y95/WR1BEG_S0 INT_R_X21Y96/WR1BEG0 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y96/INT_L.WR1END0->>IMUX_L17 INT_L_X20Y96/INT_L.WR1END0->>IMUX_L8 INT_R_X21Y95/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/resi0_carry__0_n_7 - 
wires: CLBLL_R_X21Y95/CLBLL_EL1BEG1 CLBLL_R_X21Y95/CLBLL_LL_AMUX CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y95/CLBLM_EL1BEG1 CLBLM_L_X22Y95/CLBLM_IMUX18 CLBLM_L_X22Y95/CLBLM_IMUX2 CLBLM_L_X22Y95/CLBLM_M_A2 CLBLM_L_X22Y95/CLBLM_M_B2 INT_L_X22Y95/EL1END1 INT_L_X22Y95/IMUX_L18 INT_L_X22Y95/IMUX_L2 INT_R_X21Y95/EL1BEG1 INT_R_X21Y95/LOGIC_OUTS20 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y95/INT_L.EL1END1->>IMUX_L18 INT_L_X22Y95/INT_L.EL1END1->>IMUX_L2 INT_R_X21Y95/INT_R.LOGIC_OUTS20->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

resi0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

resi0_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/data2 - 
wires: CLBLL_R_X21Y96/CLBLL_LL_AMUX CLBLL_R_X21Y96/CLBLL_LOGIC_OUTS20 CLBLM_L_X20Y97/CLBLM_IMUX12 CLBLM_L_X20Y97/CLBLM_M_B6 INT_L_X20Y97/IMUX_L12 INT_L_X20Y97/NW2END2 INT_R_X21Y96/LOGIC_OUTS20 INT_R_X21Y96/NW2BEG2 INT_R_X21Y97/NW2A2 
pips: CLBLL_R_X21Y96/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X20Y97/INT_L.NW2END2->>IMUX_L12 INT_R_X21Y96/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alucin_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_reg_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_EL1BEG3 BRKH_INT_X21Y99/BRKH_INT_NN6E0 BRKH_INT_X21Y99/BRKH_INT_NN6END_S1_0 BRKH_INT_X22Y99/BRKH_INT_ER1BEG_S0 CLBLL_R_X19Y101/CLBLL_IMUX9 CLBLL_R_X19Y101/CLBLL_L_A5 CLBLL_R_X19Y101/CLBLL_NW2A1 CLBLL_R_X21Y101/CLBLL_IMUX33 CLBLL_R_X21Y101/CLBLL_L_C1 CLBLL_R_X21Y92/CLBLL_IMUX6 CLBLL_R_X21Y92/CLBLL_L_A1 CLBLL_R_X21Y93/CLBLL_ER1BEG0 CLBLL_R_X21Y99/CLBLL_EL1BEG3 CLBLL_R_X23Y100/CLBLL_ER1BEG1 CLBLL_R_X23Y93/CLBLL_EE2A0 CLBLL_R_X25Y92/CLBLL_IMUX0 CLBLL_R_X25Y92/CLBLL_L_A3 CLBLL_R_X25Y93/CLBLL_IMUX39 CLBLL_R_X25Y93/CLBLL_L_D3 CLBLM_L_X20Y101/CLBLM_NW2A1 CLBLM_L_X20Y93/CLBLM_IMUX1 CLBLM_L_X20Y93/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y93/CLBLM_M_A3 CLBLM_L_X20Y93/CLBLM_M_AQ CLBLM_L_X22Y93/CLBLM_ER1BEG0 CLBLM_L_X22Y93/CLBLM_IMUX9 CLBLM_L_X22Y93/CLBLM_L_A5 CLBLM_L_X22Y99/CLBLM_EL1BEG3 CLBLM_L_X24Y100/CLBLM_ER1BEG1 CLBLM_L_X24Y100/CLBLM_IMUX35 CLBLM_L_X24Y100/CLBLM_M_C6 CLBLM_L_X24Y93/CLBLM_EE2A0 INT_L_X20Y100/NW2BEG1 INT_L_X20Y100/WR1END1 INT_L_X20Y101/NW2A1 INT_L_X20Y92/EL1BEG3 INT_L_X20Y93/EL1BEG_N3 INT_L_X20Y93/IMUX_L1 INT_L_X20Y93/LOGIC_OUTS_L4 INT_L_X20Y93/NE2BEG0 INT_L_X20Y94/NE2A0 INT_L_X22Y100/ER1BEG0 INT_L_X22Y93/EE2BEG0 INT_L_X22Y93/ER1END0 INT_L_X22Y93/IMUX_L9 INT_L_X22Y99/EL1END3 INT_L_X22Y99/ER1BEG_S0 INT_L_X24Y100/ER1END1 INT_L_X24Y100/IMUX_L35 INT_L_X24Y92/EL1BEG3 INT_L_X24Y92/SE2A0 INT_L_X24Y93/EE2END0 INT_L_X24Y93/EL1BEG_N3 INT_L_X24Y93/SE2BEG0 INT_R_X19Y101/IMUX9 INT_R_X19Y101/NW2END1 INT_R_X21Y100/EL1BEG_N3 INT_R_X21Y100/NN6END0 INT_R_X21Y100/NR1BEG0 INT_R_X21Y100/WR1BEG1 INT_R_X21Y101/IMUX33 INT_R_X21Y101/NR1END0 INT_R_X21Y92/EL1END3 INT_R_X21Y92/ER1BEG_S0 INT_R_X21Y92/IMUX6 INT_R_X21Y93/ER1BEG0 INT_R_X21Y93/NE2END_S3_0 INT_R_X21Y94/NE2END0 INT_R_X21Y94/NN6BEG0 INT_R_X21Y95/NN6A0 INT_R_X21Y96/NN6B0 INT_R_X21Y97/NN6C0 INT_R_X21Y98/NN6D0 INT_R_X21Y99/EL1BEG3 INT_R_X21Y99/NN6E0 INT_R_X21Y99/NN6END_S1_0 INT_R_X23Y100/ER1BEG1 INT_R_X23Y100/ER1END0 INT_R_X23Y93/EE2A0 INT_R_X25Y92/EL1END3 INT_R_X25Y92/IMUX0 INT_R_X25Y92/NR1BEG3 INT_R_X25Y92/SE2END0 INT_R_X25Y93/IMUX39 INT_R_X25Y93/NR1END3 VBRK_X60Y105/VBRK_ER1BEG1 VBRK_X60Y97/VBRK_EE2A0 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y93/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y100/INT_L.WR1END1->>NW2BEG1 INT_L_X20Y93/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X20Y93/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y93/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X22Y93/INT_L.ER1END0->>EE2BEG0 INT_L_X22Y93/INT_L.ER1END0->>IMUX_L9 INT_L_X22Y99/INT_L.EL1END3->>ER1BEG_S0 INT_L_X24Y100/INT_L.ER1END1->>IMUX_L35 INT_L_X24Y93/INT_L.EE2END0->>EL1BEG_N3 INT_L_X24Y93/INT_L.EE2END0->>SE2BEG0 INT_R_X19Y101/INT_R.NW2END1->>IMUX9 INT_R_X21Y100/INT_R.NN6END0->>EL1BEG_N3 INT_R_X21Y100/INT_R.NN6END0->>NR1BEG0 INT_R_X21Y100/INT_R.NN6END0->>WR1BEG1 INT_R_X21Y101/INT_R.NR1END0->>IMUX33 INT_R_X21Y92/INT_R.EL1END3->>ER1BEG_S0 INT_R_X21Y92/INT_R.EL1END3->>IMUX6 INT_R_X21Y94/INT_R.NE2END0->>NN6BEG0 INT_R_X23Y100/INT_R.ER1END0->>ER1BEG1 INT_R_X25Y92/INT_R.EL1END3->>NR1BEG3 INT_R_X25Y92/INT_R.SE2END0->>IMUX0 INT_R_X25Y93/INT_R.NR1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

alucin_i_2_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y90/CLBLL_L_B CLBLL_R_X21Y92/CLBLL_IMUX10 CLBLL_R_X21Y92/CLBLL_L_A4 INT_R_X21Y90/LOGIC_OUTS9 INT_R_X21Y90/NN2BEG1 INT_R_X21Y91/NN2A1 INT_R_X21Y92/IMUX10 INT_R_X21Y92/NN2END1 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X21Y90/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X21Y92/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_4_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX41 CLBLL_R_X21Y92/CLBLL_IMUX9 CLBLL_R_X21Y92/CLBLL_L_A5 CLBLL_R_X21Y92/CLBLL_L_D1 CLBLL_R_X21Y92/CLBLL_WR1END0 CLBLL_R_X23Y90/CLBLL_WW2END2 CLBLL_R_X25Y90/CLBLL_IMUX8 CLBLL_R_X25Y90/CLBLL_LL_A5 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y90/CLBLL_L_AMUX CLBLM_L_X22Y91/CLBLM_IMUX2 CLBLM_L_X22Y91/CLBLM_IMUX22 CLBLM_L_X22Y91/CLBLM_M_A2 CLBLM_L_X22Y91/CLBLM_M_C3 CLBLM_L_X22Y92/CLBLM_WR1END0 CLBLM_L_X24Y90/CLBLM_WW2END2 INT_L_X22Y91/FAN_ALT1 INT_L_X22Y91/FAN_BOUNCE1 INT_L_X22Y91/IMUX_L2 INT_L_X22Y91/IMUX_L22 INT_L_X22Y91/NW2END3 INT_L_X22Y91/WR1BEG_S0 INT_L_X22Y92/WR1BEG0 INT_L_X24Y90/WW2A2 INT_R_X21Y91/WR1END_S1_0 INT_R_X21Y92/FAN_ALT5 INT_R_X21Y92/FAN_BOUNCE5 INT_R_X21Y92/IMUX41 INT_R_X21Y92/IMUX9 INT_R_X21Y92/NL1BEG_N3 INT_R_X21Y92/WR1END0 INT_R_X23Y90/NW2BEG3 INT_R_X23Y90/WW2END2 INT_R_X23Y91/NW2A3 INT_R_X25Y89/SR1END3 INT_R_X25Y90/IMUX8 INT_R_X25Y90/LOGIC_OUTS16 INT_R_X25Y90/SR1BEG3 INT_R_X25Y90/SR1END_N3_3 INT_R_X25Y90/WW2BEG2 VBRK_X60Y94/VBRK_WW2END2 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X22Y91/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y91/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X22Y91/INT_L.NW2END3->>FAN_ALT1 INT_L_X22Y91/INT_L.NW2END3->>IMUX_L22 INT_L_X22Y91/INT_L.NW2END3->>WR1BEG_S0 INT_R_X21Y92/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y92/INT_R.FAN_BOUNCE5->>IMUX41 INT_R_X21Y92/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X21Y92/INT_R.WR1END0->>IMUX9 INT_R_X21Y92/INT_R.WR1END0->>NL1BEG_N3 INT_R_X23Y90/INT_R.WW2END2->>NW2BEG3 INT_R_X25Y90/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X25Y90/INT_R.LOGIC_OUTS16->>WW2BEG2 INT_R_X25Y90/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

alucin_reg_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX0 CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y92/CLBLL_L_A3 CLBLL_R_X21Y92/CLBLL_L_AQ CLBLL_R_X21Y93/CLBLL_NE2A0 CLBLL_R_X21Y94/CLBLL_NE2A0 CLBLM_L_X20Y94/CLBLM_IMUX0 CLBLM_L_X20Y94/CLBLM_IMUX32 CLBLM_L_X20Y94/CLBLM_L_A3 CLBLM_L_X20Y94/CLBLM_M_C1 CLBLM_L_X22Y93/CLBLM_IMUX17 CLBLM_L_X22Y93/CLBLM_M_B3 CLBLM_L_X22Y93/CLBLM_NE2A0 CLBLM_L_X22Y94/CLBLM_IMUX29 CLBLM_L_X22Y94/CLBLM_IMUX40 CLBLM_L_X22Y94/CLBLM_M_C2 CLBLM_L_X22Y94/CLBLM_M_D1 CLBLM_L_X22Y94/CLBLM_NE2A0 INT_L_X20Y93/NW2END_S0_0 INT_L_X20Y94/IMUX_L0 INT_L_X20Y94/IMUX_L32 INT_L_X20Y94/NW2END0 INT_L_X22Y92/NE2END_S3_0 INT_L_X22Y93/IMUX_L17 INT_L_X22Y93/NE2END0 INT_L_X22Y93/NE2END_S3_0 INT_L_X22Y94/IMUX_L29 INT_L_X22Y94/IMUX_L40 INT_L_X22Y94/NE2END0 INT_L_X22Y94/NL1BEG_N3 INT_R_X21Y92/IMUX0 INT_R_X21Y92/LOGIC_OUTS0 INT_R_X21Y92/NE2BEG0 INT_R_X21Y92/NR1BEG0 INT_R_X21Y93/NE2A0 INT_R_X21Y93/NE2BEG0 INT_R_X21Y93/NR1END0 INT_R_X21Y93/NW2BEG0 INT_R_X21Y94/NE2A0 INT_R_X21Y94/NW2A0 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y92/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X20Y94/INT_L.NW2END0->>IMUX_L0 INT_L_X20Y94/INT_L.NW2END0->>IMUX_L32 INT_L_X22Y93/INT_L.NE2END0->>IMUX_L17 INT_L_X22Y94/INT_L.NE2END0->>IMUX_L40 INT_L_X22Y94/INT_L.NE2END0->>NL1BEG_N3 INT_L_X22Y94/INT_L.NL1BEG_N3->>IMUX_L29 INT_R_X21Y92/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X21Y92/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X21Y92/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X21Y93/INT_R.NR1END0->>NE2BEG0 INT_R_X21Y93/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_8_in[1] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SS2END0 BRKH_INT_X29Y99/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X30Y99/BRKH_INT_NN2A0 BRKH_INT_X30Y99/BRKH_INT_NN2END_S2_0 CLBLL_R_X21Y101/CLBLL_IMUX10 CLBLL_R_X21Y101/CLBLL_IMUX25 CLBLL_R_X21Y101/CLBLL_IMUX31 CLBLL_R_X21Y101/CLBLL_IMUX38 CLBLL_R_X21Y101/CLBLL_LL_C5 CLBLL_R_X21Y101/CLBLL_LL_D3 CLBLL_R_X21Y101/CLBLL_L_A4 CLBLL_R_X21Y101/CLBLL_L_B5 CLBLL_R_X21Y101/CLBLL_SW2A3 CLBLL_R_X21Y88/CLBLL_IMUX26 CLBLL_R_X21Y88/CLBLL_IMUX3 CLBLL_R_X21Y88/CLBLL_L_A2 CLBLL_R_X21Y88/CLBLL_L_B4 CLBLL_R_X21Y88/CLBLL_WL1END1 CLBLL_R_X21Y90/CLBLL_IMUX15 CLBLL_R_X21Y90/CLBLL_IMUX26 CLBLL_R_X21Y90/CLBLL_IMUX31 CLBLL_R_X21Y90/CLBLL_LL_B1 CLBLL_R_X21Y90/CLBLL_LL_C5 CLBLL_R_X21Y90/CLBLL_L_B4 CLBLL_R_X21Y91/CLBLL_IMUX14 CLBLL_R_X21Y91/CLBLL_L_B1 CLBLL_R_X21Y91/CLBLL_WR1END3 CLBLL_R_X21Y92/CLBLL_IMUX14 CLBLL_R_X21Y92/CLBLL_L_B1 CLBLL_R_X21Y93/CLBLL_IMUX5 CLBLL_R_X21Y93/CLBLL_L_A6 CLBLL_R_X21Y93/CLBLL_WR1END2 CLBLL_R_X21Y97/CLBLL_IMUX17 CLBLL_R_X21Y97/CLBLL_IMUX6 CLBLL_R_X21Y97/CLBLL_LL_B3 CLBLL_R_X21Y97/CLBLL_L_A1 CLBLL_R_X21Y97/CLBLL_NW2A1 CLBLL_R_X21Y98/CLBLL_IMUX14 CLBLL_R_X21Y98/CLBLL_IMUX27 CLBLL_R_X21Y98/CLBLL_LL_B4 CLBLL_R_X21Y98/CLBLL_L_B1 CLBLL_R_X21Y98/CLBLL_WL1END1 CLBLL_R_X23Y102/CLBLL_EL1BEG3 CLBLL_R_X23Y102/CLBLL_SE2A0 CLBLL_R_X23Y103/CLBLL_IMUX1 CLBLL_R_X23Y103/CLBLL_IMUX25 CLBLL_R_X23Y103/CLBLL_IMUX32 CLBLL_R_X23Y103/CLBLL_IMUX39 CLBLL_R_X23Y103/CLBLL_IMUX45 CLBLL_R_X23Y103/CLBLL_LL_A3 CLBLL_R_X23Y103/CLBLL_LL_C1 CLBLL_R_X23Y103/CLBLL_LL_D2 CLBLL_R_X23Y103/CLBLL_L_B5 CLBLL_R_X23Y103/CLBLL_L_D3 CLBLL_R_X23Y104/CLBLL_IMUX16 CLBLL_R_X23Y104/CLBLL_L_B3 CLBLL_R_X23Y104/CLBLL_NW2A0 CLBLL_R_X23Y105/CLBLL_IMUX31 CLBLL_R_X23Y105/CLBLL_LL_C5 CLBLL_R_X23Y106/CLBLL_NW2A0 CLBLL_R_X23Y88/CLBLL_EL1BEG2 CLBLL_R_X23Y88/CLBLL_IMUX12 CLBLL_R_X23Y88/CLBLL_IMUX20 CLBLL_R_X23Y88/CLBLL_IMUX45 CLBLL_R_X23Y88/CLBLL_IMUX5 CLBLL_R_X23Y88/CLBLL_LL_B6 CLBLL_R_X23Y88/CLBLL_LL_D2 CLBLL_R_X23Y88/CLBLL_L_A6 CLBLL_R_X23Y88/CLBLL_L_C2 CLBLL_R_X23Y89/CLBLL_IMUX36 CLBLL_R_X23Y89/CLBLL_L_D2 CLBLL_R_X23Y90/CLBLL_IMUX12 CLBLL_R_X23Y90/CLBLL_IMUX44 CLBLL_R_X23Y90/CLBLL_LL_B6 CLBLL_R_X23Y90/CLBLL_LL_D4 CLBLL_R_X23Y91/CLBLL_ER1BEG3 CLBLL_R_X23Y91/CLBLL_IMUX21 CLBLL_R_X23Y91/CLBLL_L_C4 CLBLL_R_X23Y92/CLBLL_IMUX14 CLBLL_R_X23Y92/CLBLL_L_B1 CLBLL_R_X23Y93/CLBLL_IMUX35 CLBLL_R_X23Y93/CLBLL_LL_C6 CLBLL_R_X23Y93/CLBLL_WW2END1 CLBLL_R_X23Y94/CLBLL_IMUX18 CLBLL_R_X23Y94/CLBLL_IMUX32 CLBLL_R_X23Y94/CLBLL_IMUX8 CLBLL_R_X23Y94/CLBLL_LL_A5 CLBLL_R_X23Y94/CLBLL_LL_B2 CLBLL_R_X23Y94/CLBLL_LL_C1 CLBLL_R_X23Y95/CLBLL_IMUX23 CLBLL_R_X23Y95/CLBLL_IMUX39 CLBLL_R_X23Y95/CLBLL_L_C3 CLBLL_R_X23Y95/CLBLL_L_D3 CLBLL_R_X23Y95/CLBLL_WL1END3 CLBLL_R_X23Y96/CLBLL_IMUX31 CLBLL_R_X23Y96/CLBLL_LL_C5 CLBLL_R_X23Y96/CLBLL_WW2A0 CLBLL_R_X23Y97/CLBLL_IMUX1 CLBLL_R_X23Y97/CLBLL_IMUX24 CLBLL_R_X23Y97/CLBLL_IMUX40 CLBLL_R_X23Y97/CLBLL_LL_A3 CLBLL_R_X23Y97/CLBLL_LL_B5 CLBLL_R_X23Y97/CLBLL_LL_D1 CLBLL_R_X23Y97/CLBLL_SW2A0 CLBLL_R_X23Y98/CLBLL_IMUX31 CLBLL_R_X23Y98/CLBLL_IMUX38 CLBLL_R_X23Y98/CLBLL_IMUX7 CLBLL_R_X23Y98/CLBLL_LL_A1 CLBLL_R_X23Y98/CLBLL_LL_C5 CLBLL_R_X23Y98/CLBLL_LL_D3 CLBLL_R_X23Y98/CLBLL_WL1END3 CLBLL_R_X25Y105/CLBLL_EE2A3 CLBLL_R_X25Y105/CLBLL_IMUX36 CLBLL_R_X25Y105/CLBLL_L_D2 CLBLL_R_X25Y106/CLBLL_IMUX36 CLBLL_R_X25Y106/CLBLL_IMUX4 CLBLL_R_X25Y106/CLBLL_IMUX5 CLBLL_R_X25Y106/CLBLL_LL_A6 CLBLL_R_X25Y106/CLBLL_L_A6 CLBLL_R_X25Y106/CLBLL_L_D2 CLBLL_R_X25Y88/CLBLL_IMUX18 CLBLL_R_X25Y88/CLBLL_LL_B2 CLBLL_R_X25Y88/CLBLL_SW2A0 CLBLL_R_X25Y89/CLBLL_IMUX17 CLBLL_R_X25Y89/CLBLL_IMUX33 CLBLL_R_X25Y89/CLBLL_LL_B3 CLBLL_R_X25Y89/CLBLL_L_C1 CLBLL_R_X25Y89/CLBLL_SE2A0 CLBLL_R_X25Y90/CLBLL_IMUX17 CLBLL_R_X25Y90/CLBLL_IMUX40 CLBLL_R_X25Y90/CLBLL_LL_B3 CLBLL_R_X25Y90/CLBLL_LL_D1 CLBLL_R_X25Y91/CLBLL_IMUX33 CLBLL_R_X25Y91/CLBLL_L_C1 CLBLL_R_X25Y91/CLBLL_SW2A0 CLBLL_R_X25Y93/CLBLL_IMUX27 CLBLL_R_X25Y93/CLBLL_IMUX43 CLBLL_R_X25Y93/CLBLL_IMUX5 CLBLL_R_X25Y93/CLBLL_LL_B4 CLBLL_R_X25Y93/CLBLL_LL_D6 CLBLL_R_X25Y93/CLBLL_L_A6 CLBLL_R_X25Y93/CLBLL_SW2A2 CLBLL_R_X25Y94/CLBLL_SE2A1 CLBLL_R_X25Y95/CLBLL_IMUX44 CLBLL_R_X25Y95/CLBLL_LL_D4 CLBLL_R_X25Y95/CLBLL_SE2A0 CLBLL_R_X25Y96/CLBLL_EL1BEG3 CLBLL_R_X25Y96/CLBLL_IMUX33 CLBLL_R_X25Y96/CLBLL_IMUX40 CLBLL_R_X25Y96/CLBLL_IMUX41 CLBLL_R_X25Y96/CLBLL_LL_D1 CLBLL_R_X25Y96/CLBLL_L_C1 CLBLL_R_X25Y96/CLBLL_L_D1 CLBLL_R_X25Y97/CLBLL_IMUX16 CLBLL_R_X25Y97/CLBLL_IMUX33 CLBLL_R_X25Y97/CLBLL_IMUX41 CLBLL_R_X25Y97/CLBLL_L_B3 CLBLL_R_X25Y97/CLBLL_L_C1 CLBLL_R_X25Y97/CLBLL_L_D1 CLBLL_R_X25Y99/CLBLL_EE2A0 CLBLL_R_X27Y100/CLBLL_IMUX40 CLBLL_R_X27Y100/CLBLL_LL_D1 CLBLL_R_X27Y101/CLBLL_IMUX40 CLBLL_R_X27Y101/CLBLL_LL_D1 CLBLL_R_X27Y102/CLBLL_IMUX24 CLBLL_R_X27Y102/CLBLL_IMUX40 CLBLL_R_X27Y102/CLBLL_LL_B5 CLBLL_R_X27Y102/CLBLL_LL_D1 CLBLL_R_X27Y103/CLBLL_IMUX28 CLBLL_R_X27Y103/CLBLL_IMUX36 CLBLL_R_X27Y103/CLBLL_IMUX44 CLBLL_R_X27Y103/CLBLL_LL_C4 CLBLL_R_X27Y103/CLBLL_LL_D4 CLBLL_R_X27Y103/CLBLL_L_D2 CLBLL_R_X27Y104/CLBLL_IMUX24 CLBLL_R_X27Y104/CLBLL_IMUX32 CLBLL_R_X27Y104/CLBLL_IMUX40 CLBLL_R_X27Y104/CLBLL_IMUX41 CLBLL_R_X27Y104/CLBLL_LL_B5 CLBLL_R_X27Y104/CLBLL_LL_C1 CLBLL_R_X27Y104/CLBLL_LL_D1 CLBLL_R_X27Y104/CLBLL_L_D1 CLBLL_R_X27Y105/CLBLL_EL1BEG3 CLBLL_R_X27Y105/CLBLL_IMUX17 CLBLL_R_X27Y105/CLBLL_IMUX25 CLBLL_R_X27Y105/CLBLL_IMUX32 CLBLL_R_X27Y105/CLBLL_IMUX33 CLBLL_R_X27Y105/CLBLL_IMUX41 CLBLL_R_X27Y105/CLBLL_LL_B3 CLBLL_R_X27Y105/CLBLL_LL_C1 CLBLL_R_X27Y105/CLBLL_L_B5 CLBLL_R_X27Y105/CLBLL_L_C1 CLBLL_R_X27Y105/CLBLL_L_D1 CLBLL_R_X27Y106/CLBLL_ER1BEG1 CLBLL_R_X27Y106/CLBLL_IMUX33 CLBLL_R_X27Y106/CLBLL_IMUX40 CLBLL_R_X27Y106/CLBLL_IMUX9 CLBLL_R_X27Y106/CLBLL_LL_D1 CLBLL_R_X27Y106/CLBLL_L_A5 CLBLL_R_X27Y106/CLBLL_L_C1 CLBLL_R_X27Y89/CLBLL_EL1BEG0 CLBLL_R_X27Y92/CLBLL_IMUX19 CLBLL_R_X27Y92/CLBLL_IMUX2 CLBLL_R_X27Y92/CLBLL_IMUX20 CLBLL_R_X27Y92/CLBLL_LL_A2 CLBLL_R_X27Y92/CLBLL_L_B2 CLBLL_R_X27Y92/CLBLL_L_C2 CLBLL_R_X27Y93/CLBLL_IMUX25 CLBLL_R_X27Y93/CLBLL_IMUX33 CLBLL_R_X27Y93/CLBLL_IMUX39 CLBLL_R_X27Y93/CLBLL_IMUX47 CLBLL_R_X27Y93/CLBLL_LL_D5 CLBLL_R_X27Y93/CLBLL_L_B5 CLBLL_R_X27Y93/CLBLL_L_C1 CLBLL_R_X27Y93/CLBLL_L_D3 CLBLL_R_X27Y93/CLBLL_WL1END0 CLBLL_R_X27Y94/CLBLL_EL1BEG2 CLBLL_R_X27Y94/CLBLL_ER1BEG1 CLBLL_R_X27Y94/CLBLL_IMUX16 CLBLL_R_X27Y94/CLBLL_IMUX17 CLBLL_R_X27Y94/CLBLL_IMUX23 CLBLL_R_X27Y94/CLBLL_IMUX32 CLBLL_R_X27Y94/CLBLL_IMUX38 CLBLL_R_X27Y94/CLBLL_IMUX39 CLBLL_R_X27Y94/CLBLL_LL_B3 CLBLL_R_X27Y94/CLBLL_LL_C1 CLBLL_R_X27Y94/CLBLL_LL_D3 CLBLL_R_X27Y94/CLBLL_L_B3 CLBLL_R_X27Y94/CLBLL_L_C3 CLBLL_R_X27Y94/CLBLL_L_D3 CLBLL_R_X27Y95/CLBLL_NE2A3 CLBLL_R_X27Y98/CLBLL_SE2A1 CLBLL_R_X27Y99/CLBLL_IMUX12 CLBLL_R_X27Y99/CLBLL_IMUX35 CLBLL_R_X27Y99/CLBLL_IMUX43 CLBLL_R_X27Y99/CLBLL_LL_B6 CLBLL_R_X27Y99/CLBLL_LL_C6 CLBLL_R_X27Y99/CLBLL_LL_D6 CLBLL_R_X29Y100/CLBLL_IMUX18 CLBLL_R_X29Y100/CLBLL_IMUX25 CLBLL_R_X29Y100/CLBLL_IMUX32 CLBLL_R_X29Y100/CLBLL_IMUX41 CLBLL_R_X29Y100/CLBLL_LL_B2 CLBLL_R_X29Y100/CLBLL_LL_C1 CLBLL_R_X29Y100/CLBLL_L_B5 CLBLL_R_X29Y100/CLBLL_L_D1 CLBLL_R_X29Y100/CLBLL_WR1END1 CLBLL_R_X29Y104/CLBLL_IMUX25 CLBLL_R_X29Y104/CLBLL_IMUX30 CLBLL_R_X29Y104/CLBLL_L_B5 CLBLL_R_X29Y104/CLBLL_L_C5 CLBLL_R_X29Y105/CLBLL_EL1BEG0 CLBLL_R_X29Y105/CLBLL_IMUX19 CLBLL_R_X29Y105/CLBLL_L_B2 CLBLL_R_X29Y106/CLBLL_IMUX24 CLBLL_R_X29Y106/CLBLL_IMUX32 CLBLL_R_X29Y106/CLBLL_LL_B5 CLBLL_R_X29Y106/CLBLL_LL_C1 CLBLL_R_X29Y88/CLBLL_IMUX17 CLBLL_R_X29Y88/CLBLL_LL_B3 CLBLL_R_X29Y93/CLBLL_IMUX13 CLBLL_R_X29Y93/CLBLL_IMUX28 CLBLL_R_X29Y93/CLBLL_LL_C4 CLBLL_R_X29Y93/CLBLL_L_B6 CLBLL_R_X29Y94/CLBLL_IMUX15 CLBLL_R_X29Y94/CLBLL_LL_B1 CLBLL_R_X29Y95/CLBLL_ER1BEG0 CLBLM_L_X20Y90/CLBLM_IMUX13 CLBLM_L_X20Y90/CLBLM_IMUX37 CLBLM_L_X20Y90/CLBLM_IMUX4 CLBLM_L_X20Y90/CLBLM_L_B6 CLBLM_L_X20Y90/CLBLM_L_D4 CLBLM_L_X20Y90/CLBLM_M_A6 CLBLM_L_X20Y92/CLBLM_IMUX27 CLBLM_L_X20Y92/CLBLM_M_B4 CLBLM_L_X20Y93/CLBLM_IMUX25 CLBLM_L_X20Y93/CLBLM_L_B5 CLBLM_L_X22Y101/CLBLM_SW2A3 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS7 CLBLM_L_X22Y102/CLBLM_M_DQ CLBLM_L_X22Y103/CLBLM_IMUX38 CLBLM_L_X22Y103/CLBLM_M_D3 CLBLM_L_X22Y104/CLBLM_IMUX30 CLBLM_L_X22Y104/CLBLM_IMUX39 CLBLM_L_X22Y104/CLBLM_IMUX47 CLBLM_L_X22Y104/CLBLM_L_C5 CLBLM_L_X22Y104/CLBLM_L_D3 CLBLM_L_X22Y104/CLBLM_M_D5 CLBLM_L_X22Y88/CLBLM_IMUX38 CLBLM_L_X22Y88/CLBLM_M_D3 CLBLM_L_X22Y88/CLBLM_WL1END1 CLBLM_L_X22Y89/CLBLM_IMUX26 CLBLM_L_X22Y89/CLBLM_IMUX35 CLBLM_L_X22Y89/CLBLM_L_B4 CLBLM_L_X22Y89/CLBLM_M_C6 CLBLM_L_X22Y91/CLBLM_IMUX27 CLBLM_L_X22Y91/CLBLM_IMUX35 CLBLM_L_X22Y91/CLBLM_IMUX46 CLBLM_L_X22Y91/CLBLM_L_D5 CLBLM_L_X22Y91/CLBLM_M_B4 CLBLM_L_X22Y91/CLBLM_M_C6 CLBLM_L_X22Y91/CLBLM_WR1END3 CLBLM_L_X22Y92/CLBLM_IMUX0 CLBLM_L_X22Y92/CLBLM_IMUX11 CLBLM_L_X22Y92/CLBLM_IMUX27 CLBLM_L_X22Y92/CLBLM_IMUX28 CLBLM_L_X22Y92/CLBLM_L_A3 CLBLM_L_X22Y92/CLBLM_M_A4 CLBLM_L_X22Y92/CLBLM_M_B4 CLBLM_L_X22Y92/CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_IMUX33 CLBLM_L_X22Y93/CLBLM_L_C1 CLBLM_L_X22Y93/CLBLM_WR1END2 CLBLM_L_X22Y96/CLBLM_IMUX42 CLBLM_L_X22Y96/CLBLM_L_D6 CLBLM_L_X22Y97/CLBLM_IMUX15 CLBLM_L_X22Y97/CLBLM_M_B1 CLBLM_L_X22Y97/CLBLM_NW2A1 CLBLM_L_X22Y98/CLBLM_IMUX24 CLBLM_L_X22Y98/CLBLM_IMUX44 CLBLM_L_X22Y98/CLBLM_M_B5 CLBLM_L_X22Y98/CLBLM_M_D4 CLBLM_L_X22Y98/CLBLM_WL1END1 CLBLM_L_X24Y100/CLBLM_IMUX47 CLBLM_L_X24Y100/CLBLM_M_D5 CLBLM_L_X24Y101/CLBLM_IMUX1 CLBLM_L_X24Y101/CLBLM_IMUX24 CLBLM_L_X24Y101/CLBLM_M_A3 CLBLM_L_X24Y101/CLBLM_M_B5 CLBLM_L_X24Y102/CLBLM_EL1BEG3 CLBLM_L_X24Y102/CLBLM_IMUX17 CLBLM_L_X24Y102/CLBLM_IMUX32 CLBLM_L_X24Y102/CLBLM_IMUX38 CLBLM_L_X24Y102/CLBLM_M_B3 CLBLM_L_X24Y102/CLBLM_M_C1 CLBLM_L_X24Y102/CLBLM_M_D3 CLBLM_L_X24Y102/CLBLM_SE2A0 CLBLM_L_X24Y103/CLBLM_IMUX24 CLBLM_L_X24Y103/CLBLM_IMUX32 CLBLM_L_X24Y103/CLBLM_IMUX40 CLBLM_L_X24Y103/CLBLM_M_B5 CLBLM_L_X24Y103/CLBLM_M_C1 CLBLM_L_X24Y103/CLBLM_M_D1 CLBLM_L_X24Y104/CLBLM_IMUX31 CLBLM_L_X24Y104/CLBLM_IMUX47 CLBLM_L_X24Y104/CLBLM_M_C5 CLBLM_L_X24Y104/CLBLM_M_D5 CLBLM_L_X24Y104/CLBLM_NW2A0 CLBLM_L_X24Y106/CLBLM_NW2A0 CLBLM_L_X24Y88/CLBLM_EL1BEG2 CLBLM_L_X24Y88/CLBLM_IMUX27 CLBLM_L_X24Y88/CLBLM_M_B4 CLBLM_L_X24Y89/CLBLM_IMUX10 CLBLM_L_X24Y89/CLBLM_IMUX25 CLBLM_L_X24Y89/CLBLM_L_A4 CLBLM_L_X24Y89/CLBLM_L_B5 CLBLM_L_X24Y90/CLBLM_IMUX17 CLBLM_L_X24Y90/CLBLM_M_B3 CLBLM_L_X24Y91/CLBLM_ER1BEG3 CLBLM_L_X24Y91/CLBLM_IMUX39 CLBLM_L_X24Y91/CLBLM_L_D3 CLBLM_L_X24Y93/CLBLM_IMUX32 CLBLM_L_X24Y93/CLBLM_M_C1 CLBLM_L_X24Y93/CLBLM_WW2END1 CLBLM_L_X24Y95/CLBLM_IMUX24 CLBLM_L_X24Y95/CLBLM_IMUX32 CLBLM_L_X24Y95/CLBLM_IMUX40 CLBLM_L_X24Y95/CLBLM_IMUX41 CLBLM_L_X24Y95/CLBLM_L_D1 CLBLM_L_X24Y95/CLBLM_M_B5 CLBLM_L_X24Y95/CLBLM_M_C1 CLBLM_L_X24Y95/CLBLM_M_D1 CLBLM_L_X24Y95/CLBLM_WL1END3 CLBLM_L_X24Y96/CLBLM_IMUX33 CLBLM_L_X24Y96/CLBLM_IMUX41 CLBLM_L_X24Y96/CLBLM_L_C1 CLBLM_L_X24Y96/CLBLM_L_D1 CLBLM_L_X24Y96/CLBLM_WW2A0 CLBLM_L_X24Y97/CLBLM_SW2A0 CLBLM_L_X24Y98/CLBLM_IMUX32 CLBLM_L_X24Y98/CLBLM_M_C1 CLBLM_L_X24Y98/CLBLM_WL1END3 CLBLM_L_X24Y99/CLBLM_IMUX40 CLBLM_L_X24Y99/CLBLM_M_D1 CLBLM_L_X26Y102/CLBLM_IMUX20 CLBLM_L_X26Y102/CLBLM_IMUX27 CLBLM_L_X26Y102/CLBLM_IMUX42 CLBLM_L_X26Y102/CLBLM_L_C2 CLBLM_L_X26Y102/CLBLM_L_D6 CLBLM_L_X26Y102/CLBLM_M_B4 CLBLM_L_X26Y104/CLBLM_IMUX39 CLBLM_L_X26Y104/CLBLM_IMUX6 CLBLM_L_X26Y104/CLBLM_IMUX7 CLBLM_L_X26Y104/CLBLM_L_A1 CLBLM_L_X26Y104/CLBLM_L_D3 CLBLM_L_X26Y104/CLBLM_M_A1 CLBLM_L_X26Y105/CLBLM_EE2A3 CLBLM_L_X26Y105/CLBLM_IMUX15 CLBLM_L_X26Y105/CLBLM_IMUX39 CLBLM_L_X26Y105/CLBLM_L_D3 CLBLM_L_X26Y105/CLBLM_M_B1 CLBLM_L_X26Y88/CLBLM_SW2A0 CLBLM_L_X26Y89/CLBLM_IMUX1 CLBLM_L_X26Y89/CLBLM_IMUX17 CLBLM_L_X26Y89/CLBLM_M_A3 CLBLM_L_X26Y89/CLBLM_M_B3 CLBLM_L_X26Y89/CLBLM_SE2A0 CLBLM_L_X26Y91/CLBLM_SW2A0 CLBLM_L_X26Y92/CLBLM_IMUX32 CLBLM_L_X26Y92/CLBLM_IMUX40 CLBLM_L_X26Y92/CLBLM_M_C1 CLBLM_L_X26Y92/CLBLM_M_D1 CLBLM_L_X26Y93/CLBLM_IMUX40 CLBLM_L_X26Y93/CLBLM_M_D1 CLBLM_L_X26Y93/CLBLM_SW2A2 CLBLM_L_X26Y94/CLBLM_IMUX18 CLBLM_L_X26Y94/CLBLM_IMUX26 CLBLM_L_X26Y94/CLBLM_IMUX34 CLBLM_L_X26Y94/CLBLM_IMUX35 CLBLM_L_X26Y94/CLBLM_IMUX36 CLBLM_L_X26Y94/CLBLM_IMUX43 CLBLM_L_X26Y94/CLBLM_L_B4 CLBLM_L_X26Y94/CLBLM_L_C6 CLBLM_L_X26Y94/CLBLM_L_D2 CLBLM_L_X26Y94/CLBLM_M_B2 CLBLM_L_X26Y94/CLBLM_M_C6 CLBLM_L_X26Y94/CLBLM_M_D6 CLBLM_L_X26Y94/CLBLM_SE2A1 CLBLM_L_X26Y95/CLBLM_IMUX16 CLBLM_L_X26Y95/CLBLM_IMUX39 CLBLM_L_X26Y95/CLBLM_L_B3 CLBLM_L_X26Y95/CLBLM_L_D3 CLBLM_L_X26Y95/CLBLM_SE2A0 CLBLM_L_X26Y96/CLBLM_EL1BEG3 CLBLM_L_X26Y96/CLBLM_IMUX23 CLBLM_L_X26Y96/CLBLM_IMUX46 CLBLM_L_X26Y96/CLBLM_L_C3 CLBLM_L_X26Y96/CLBLM_L_D5 CLBLM_L_X26Y99/CLBLM_EE2A0 CLBLM_L_X26Y99/CLBLM_IMUX40 CLBLM_L_X26Y99/CLBLM_M_D1 CLBLM_L_X28Y105/CLBLM_EL1BEG3 CLBLM_L_X28Y106/CLBLM_ER1BEG1 CLBLM_L_X28Y106/CLBLM_IMUX12 CLBLM_L_X28Y106/CLBLM_M_B6 CLBLM_L_X28Y107/CLBLM_IMUX2 CLBLM_L_X28Y107/CLBLM_M_A2 CLBLM_L_X28Y89/CLBLM_EL1BEG0 CLBLM_L_X28Y89/CLBLM_IMUX1 CLBLM_L_X28Y89/CLBLM_M_A3 CLBLM_L_X28Y93/CLBLM_IMUX35 CLBLM_L_X28Y93/CLBLM_IMUX42 CLBLM_L_X28Y93/CLBLM_L_D6 CLBLM_L_X28Y93/CLBLM_M_C6 CLBLM_L_X28Y93/CLBLM_WL1END0 CLBLM_L_X28Y94/CLBLM_EL1BEG2 CLBLM_L_X28Y94/CLBLM_ER1BEG1 CLBLM_L_X28Y94/CLBLM_IMUX28 CLBLM_L_X28Y94/CLBLM_IMUX43 CLBLM_L_X28Y94/CLBLM_M_C4 CLBLM_L_X28Y94/CLBLM_M_D6 CLBLM_L_X28Y95/CLBLM_IMUX29 CLBLM_L_X28Y95/CLBLM_IMUX38 CLBLM_L_X28Y95/CLBLM_M_C2 CLBLM_L_X28Y95/CLBLM_M_D3 CLBLM_L_X28Y95/CLBLM_NE2A3 CLBLM_L_X28Y96/CLBLM_IMUX38 CLBLM_L_X28Y96/CLBLM_M_D3 CLBLM_L_X28Y98/CLBLM_IMUX43 CLBLM_L_X28Y98/CLBLM_M_D6 CLBLM_L_X28Y98/CLBLM_SE2A1 CLBLM_L_X30Y100/CLBLM_IMUX32 CLBLM_L_X30Y100/CLBLM_IMUX8 CLBLM_L_X30Y100/CLBLM_IMUX9 CLBLM_L_X30Y100/CLBLM_L_A5 CLBLM_L_X30Y100/CLBLM_M_A5 CLBLM_L_X30Y100/CLBLM_M_C1 CLBLM_L_X30Y100/CLBLM_WR1END1 CLBLM_L_X30Y101/CLBLM_IMUX19 CLBLM_L_X30Y101/CLBLM_L_B2 CLBLM_L_X30Y102/CLBLM_IMUX26 CLBLM_L_X30Y102/CLBLM_L_B4 CLBLM_L_X30Y103/CLBLM_IMUX12 CLBLM_L_X30Y103/CLBLM_IMUX19 CLBLM_L_X30Y103/CLBLM_IMUX28 CLBLM_L_X30Y103/CLBLM_IMUX3 CLBLM_L_X30Y103/CLBLM_L_A2 CLBLM_L_X30Y103/CLBLM_L_B2 CLBLM_L_X30Y103/CLBLM_M_B6 CLBLM_L_X30Y103/CLBLM_M_C4 CLBLM_L_X30Y104/CLBLM_IMUX17 CLBLM_L_X30Y104/CLBLM_IMUX3 CLBLM_L_X30Y104/CLBLM_L_A2 CLBLM_L_X30Y104/CLBLM_M_B3 CLBLM_L_X30Y105/CLBLM_EL1BEG0 CLBLM_L_X30Y105/CLBLM_IMUX17 CLBLM_L_X30Y105/CLBLM_M_B3 CLBLM_L_X30Y95/CLBLM_ER1BEG0 CLBLM_L_X30Y96/CLBLM_IMUX24 CLBLM_L_X30Y96/CLBLM_M_B5 CLBLM_L_X30Y97/CLBLM_IMUX17 CLBLM_L_X30Y97/CLBLM_IMUX8 CLBLM_L_X30Y97/CLBLM_M_A5 CLBLM_L_X30Y97/CLBLM_M_B3 CLBLM_L_X30Y98/CLBLM_IMUX17 CLBLM_L_X30Y98/CLBLM_M_B3 CLBLM_L_X30Y99/CLBLM_IMUX16 CLBLM_L_X30Y99/CLBLM_L_B3 INT_L_X20Y90/IMUX_L13 INT_L_X20Y90/IMUX_L37 INT_L_X20Y90/IMUX_L4 INT_L_X20Y90/SS2END1 INT_L_X20Y90/WL1END2 INT_L_X20Y91/SS2A1 INT_L_X20Y92/IMUX_L27 INT_L_X20Y92/SR1END1 INT_L_X20Y92/SS2BEG1 INT_L_X20Y93/IMUX_L25 INT_L_X20Y93/SR1BEG1 INT_L_X20Y93/WL1END0 INT_L_X22Y101/SW2A3 INT_L_X22Y102/ER1BEG_S0 INT_L_X22Y102/LOGIC_OUTS_L7 INT_L_X22Y102/NE2BEG3 INT_L_X22Y102/SW2BEG3 INT_L_X22Y103/ER1BEG0 INT_L_X22Y103/IMUX_L38 INT_L_X22Y103/NE2A3 INT_L_X22Y103/SL1END3 INT_L_X22Y104/IMUX_L30 INT_L_X22Y104/IMUX_L39 INT_L_X22Y104/IMUX_L47 INT_L_X22Y104/SL1BEG3 INT_L_X22Y104/SW2END3 INT_L_X22Y105/SW2END_N0_3 INT_L_X22Y88/ER1BEG3 INT_L_X22Y88/IMUX_L38 INT_L_X22Y88/SR1END2 INT_L_X22Y88/WL1BEG1 INT_L_X22Y89/IMUX_L26 INT_L_X22Y89/IMUX_L35 INT_L_X22Y89/SR1BEG2 INT_L_X22Y89/WL1END1 INT_L_X22Y91/IMUX_L27 INT_L_X22Y91/IMUX_L35 INT_L_X22Y91/IMUX_L46 INT_L_X22Y91/SR1END2 INT_L_X22Y91/WL1END1 INT_L_X22Y91/WR1BEG3 INT_L_X22Y92/FAN_ALT7 INT_L_X22Y92/FAN_BOUNCE7 INT_L_X22Y92/IMUX_L0 INT_L_X22Y92/IMUX_L11 INT_L_X22Y92/IMUX_L27 INT_L_X22Y92/IMUX_L28 INT_L_X22Y92/SR1BEG2 INT_L_X22Y92/SR1END1 INT_L_X22Y92/WL1END1 INT_L_X22Y93/IMUX_L33 INT_L_X22Y93/SR1BEG1 INT_L_X22Y93/WL1END0 INT_L_X22Y93/WR1BEG2 INT_L_X22Y96/IMUX_L42 INT_L_X22Y96/NW2BEG1 INT_L_X22Y96/SE2A3 INT_L_X22Y96/WW2END0 INT_L_X22Y97/IMUX_L15 INT_L_X22Y97/NW2A1 INT_L_X22Y97/SE2BEG3 INT_L_X22Y97/SR1END3 INT_L_X22Y98/IMUX_L24 INT_L_X22Y98/IMUX_L44 INT_L_X22Y98/SR1BEG3 INT_L_X22Y98/SR1END_N3_3 INT_L_X22Y98/WL1BEG1 INT_L_X22Y98/WL1END2 INT_L_X24Y100/IMUX_L47 INT_L_X24Y100/SS2A0 INT_L_X24Y100/SS2END3 INT_L_X24Y101/IMUX_L1 INT_L_X24Y101/IMUX_L24 INT_L_X24Y101/SL1END0 INT_L_X24Y101/SS2A3 INT_L_X24Y101/SS2BEG0 INT_L_X24Y101/SS2END_N0_3 INT_L_X24Y102/EL1END3 INT_L_X24Y102/IMUX_L17 INT_L_X24Y102/IMUX_L32 INT_L_X24Y102/IMUX_L38 INT_L_X24Y102/NR1BEG0 INT_L_X24Y102/SE2END0 INT_L_X24Y102/SL1BEG0 INT_L_X24Y102/SS2BEG3 INT_L_X24Y103/IMUX_L24 INT_L_X24Y103/IMUX_L32 INT_L_X24Y103/IMUX_L40 INT_L_X24Y103/NN2BEG0 INT_L_X24Y103/NR1END0 INT_L_X24Y103/NW2BEG0 INT_L_X24Y104/IMUX_L31 INT_L_X24Y104/IMUX_L47 INT_L_X24Y104/NN2A0 INT_L_X24Y104/NN2END_S2_0 INT_L_X24Y104/NW2A0 INT_L_X24Y105/EE2BEG3 INT_L_X24Y105/EL1BEG2 INT_L_X24Y105/NL1BEG_N3 INT_L_X24Y105/NN2END0 INT_L_X24Y105/NW2BEG0 INT_L_X24Y106/NW2A0 INT_L_X24Y88/EL1END2 INT_L_X24Y88/IMUX_L27 INT_L_X24Y89/IMUX_L10 INT_L_X24Y89/IMUX_L25 INT_L_X24Y89/SW2END0 INT_L_X24Y90/IMUX_L17 INT_L_X24Y90/SW2END0 INT_L_X24Y91/ER1END3 INT_L_X24Y91/IMUX_L39 INT_L_X24Y92/ER1END_N3_3 INT_L_X24Y93/IMUX_L32 INT_L_X24Y93/SS2END0 INT_L_X24Y93/WW2A1 INT_L_X24Y94/SS2A0 INT_L_X24Y95/IMUX_L24 INT_L_X24Y95/IMUX_L32 INT_L_X24Y95/IMUX_L40 INT_L_X24Y95/IMUX_L41 INT_L_X24Y95/SL1END0 INT_L_X24Y95/SS2BEG0 INT_L_X24Y95/WL1BEG3 INT_L_X24Y96/IMUX_L33 INT_L_X24Y96/IMUX_L41 INT_L_X24Y96/SL1BEG0 INT_L_X24Y96/SS2END0 INT_L_X24Y96/WL1BEG_N3 INT_L_X24Y96/WW2BEG0 INT_L_X24Y97/SE2A0 INT_L_X24Y97/SS2A0 INT_L_X24Y97/SW2A0 INT_L_X24Y98/IMUX_L32 INT_L_X24Y98/SE2BEG0 INT_L_X24Y98/SL1END0 INT_L_X24Y98/SS2BEG0 INT_L_X24Y98/SW2BEG0 INT_L_X24Y98/WL1BEG3 INT_L_X24Y99/EE2BEG0 INT_L_X24Y99/IMUX_L40 INT_L_X24Y99/SL1BEG0 INT_L_X24Y99/SS2END0 INT_L_X24Y99/WL1BEG_N3 INT_L_X26Y102/IMUX_L20 INT_L_X26Y102/IMUX_L27 INT_L_X26Y102/IMUX_L42 INT_L_X26Y102/SW2END1 INT_L_X26Y104/ER1BEG_S0 INT_L_X26Y104/IMUX_L39 INT_L_X26Y104/IMUX_L6 INT_L_X26Y104/IMUX_L7 INT_L_X26Y104/SL1END3 INT_L_X26Y105/EE2END3 INT_L_X26Y105/ER1BEG0 INT_L_X26Y105/ER1BEG_S0 INT_L_X26Y105/IMUX_L15 INT_L_X26Y105/IMUX_L39 INT_L_X26Y105/SL1BEG3 INT_L_X26Y106/ER1BEG0 INT_L_X26Y88/SW2A0 INT_L_X26Y89/ER1BEG1 INT_L_X26Y89/IMUX_L1 INT_L_X26Y89/IMUX_L17 INT_L_X26Y89/SE2END0 INT_L_X26Y89/SW2BEG0 INT_L_X26Y91/SW2A0 INT_L_X26Y92/IMUX_L32 INT_L_X26Y92/IMUX_L40 INT_L_X26Y92/NL1BEG0 INT_L_X26Y92/NL1END_S3_0 INT_L_X26Y92/SW2BEG0 INT_L_X26Y92/WL1END0 INT_L_X26Y93/IMUX_L40 INT_L_X26Y93/NL1END0 INT_L_X26Y93/SW2A2 INT_L_X26Y94/EL1BEG0 INT_L_X26Y94/IMUX_L18 INT_L_X26Y94/IMUX_L26 INT_L_X26Y94/IMUX_L34 INT_L_X26Y94/IMUX_L35 INT_L_X26Y94/IMUX_L36 INT_L_X26Y94/IMUX_L43 INT_L_X26Y94/SE2A3 INT_L_X26Y94/SE2END1 INT_L_X26Y94/SW2BEG2 INT_L_X26Y94/WL1END2 INT_L_X26Y95/IMUX_L16 INT_L_X26Y95/IMUX_L39 INT_L_X26Y95/SE2BEG3 INT_L_X26Y95/SE2END0 INT_L_X26Y95/SL1END3 INT_L_X26Y96/EL1END3 INT_L_X26Y96/IMUX_L23 INT_L_X26Y96/IMUX_L46 INT_L_X26Y96/SL1BEG3 INT_L_X26Y99/EE2END0 INT_L_X26Y99/ER1BEG1 INT_L_X26Y99/IMUX_L40 INT_L_X28Y103/ER1BEG_S0 INT_L_X28Y103/SS2END3 INT_L_X28Y104/ER1BEG0 INT_L_X28Y104/SE2A3 INT_L_X28Y104/SS2A3 INT_L_X28Y104/SS2END_N0_3 INT_L_X28Y105/EL1END3 INT_L_X28Y105/SE2A1 INT_L_X28Y105/SE2BEG3 INT_L_X28Y105/SS2BEG3 INT_L_X28Y106/EL1BEG0 INT_L_X28Y106/ER1END1 INT_L_X28Y106/IMUX_L12 INT_L_X28Y106/NR1BEG1 INT_L_X28Y106/SE2BEG1 INT_L_X28Y107/IMUX_L2 INT_L_X28Y107/NR1END1 INT_L_X28Y88/EL1END_S3_0 INT_L_X28Y88/SE2A0 INT_L_X28Y89/EL1END0 INT_L_X28Y89/IMUX_L1 INT_L_X28Y89/SE2BEG0 INT_L_X28Y93/ER1BEG2 INT_L_X28Y93/IMUX_L35 INT_L_X28Y93/IMUX_L42 INT_L_X28Y93/SL1END1 INT_L_X28Y93/WL1BEG0 INT_L_X28Y94/EL1END2 INT_L_X28Y94/ER1BEG3 INT_L_X28Y94/ER1END1 INT_L_X28Y94/IMUX_L28 INT_L_X28Y94/IMUX_L43 INT_L_X28Y94/SL1BEG1 INT_L_X28Y95/IMUX_L29 INT_L_X28Y95/IMUX_L38 INT_L_X28Y95/NE2END3 INT_L_X28Y95/NR1BEG3 INT_L_X28Y96/IMUX_L38 INT_L_X28Y96/NR1END3 INT_L_X28Y98/IMUX_L43 INT_L_X28Y98/SE2END1 INT_L_X30Y100/IMUX_L32 INT_L_X30Y100/IMUX_L8 INT_L_X30Y100/IMUX_L9 INT_L_X30Y100/NL1BEG2 INT_L_X30Y100/NL1BEG_N3 INT_L_X30Y100/NN2END0 INT_L_X30Y100/WR1BEG1 INT_L_X30Y101/IMUX_L19 INT_L_X30Y101/NL1BEG1 INT_L_X30Y101/NL1END2 INT_L_X30Y102/IMUX_L26 INT_L_X30Y102/NL1END1 INT_L_X30Y102/NN2BEG1 INT_L_X30Y103/IMUX_L12 INT_L_X30Y103/IMUX_L19 INT_L_X30Y103/IMUX_L28 INT_L_X30Y103/IMUX_L3 INT_L_X30Y103/NN2A1 INT_L_X30Y103/SR1END1 INT_L_X30Y104/EL1END_S3_0 INT_L_X30Y104/IMUX_L17 INT_L_X30Y104/IMUX_L3 INT_L_X30Y104/NN2END1 INT_L_X30Y104/SL1END0 INT_L_X30Y104/SR1BEG1 INT_L_X30Y105/EL1END0 INT_L_X30Y105/IMUX_L17 INT_L_X30Y105/SL1BEG0 INT_L_X30Y95/ER1END0 INT_L_X30Y95/NR1BEG0 INT_L_X30Y96/IMUX_L24 INT_L_X30Y96/NR1BEG0 INT_L_X30Y96/NR1END0 INT_L_X30Y97/IMUX_L17 INT_L_X30Y97/IMUX_L8 INT_L_X30Y97/NN2BEG0 INT_L_X30Y97/NR1BEG0 INT_L_X30Y97/NR1END0 INT_L_X30Y98/IMUX_L17 INT_L_X30Y98/NN2A0 INT_L_X30Y98/NN2BEG0 INT_L_X30Y98/NN2END_S2_0 INT_L_X30Y98/NR1END0 INT_L_X30Y99/IMUX_L16 INT_L_X30Y99/NN2A0 INT_L_X30Y99/NN2END0 INT_L_X30Y99/NN2END_S2_0 INT_R_X21Y101/IMUX10 INT_R_X21Y101/IMUX25 INT_R_X21Y101/IMUX31 INT_R_X21Y101/IMUX38 INT_R_X21Y101/SR1BEG_S0 INT_R_X21Y101/SW2END3 INT_R_X21Y102/SW2END_N0_3 INT_R_X21Y88/IMUX26 INT_R_X21Y88/IMUX3 INT_R_X21Y88/WL1END1 INT_R_X21Y90/IMUX15 INT_R_X21Y90/IMUX26 INT_R_X21Y90/IMUX31 INT_R_X21Y90/SR1BEG_S0 INT_R_X21Y90/SR1END3 INT_R_X21Y90/WL1BEG2 INT_R_X21Y91/IMUX14 INT_R_X21Y91/SR1BEG3 INT_R_X21Y91/SR1END_N3_3 INT_R_X21Y91/WR1END3 INT_R_X21Y92/IMUX14 INT_R_X21Y92/SR1END2 INT_R_X21Y93/IMUX5 INT_R_X21Y93/SR1BEG2 INT_R_X21Y93/WL1BEG0 INT_R_X21Y93/WR1END2 INT_R_X21Y97/IMUX17 INT_R_X21Y97/IMUX6 INT_R_X21Y97/NW2END1 INT_R_X21Y97/SR1END2 INT_R_X21Y98/BYP_ALT4 INT_R_X21Y98/BYP_BOUNCE4 INT_R_X21Y98/IMUX14 INT_R_X21Y98/IMUX27 INT_R_X21Y98/SR1BEG2 INT_R_X21Y98/WL1END1 INT_R_X23Y102/EL1BEG3 INT_R_X23Y102/SE2A0 INT_R_X23Y103/EL1BEG_N3 INT_R_X23Y103/ER1END0 INT_R_X23Y103/IMUX1 INT_R_X23Y103/IMUX25 INT_R_X23Y103/IMUX32 INT_R_X23Y103/IMUX39 INT_R_X23Y103/IMUX45 INT_R_X23Y103/NE2END3 INT_R_X23Y103/NW2END_S0_0 INT_R_X23Y103/SE2BEG0 INT_R_X23Y104/IMUX16 INT_R_X23Y104/NW2END0 INT_R_X23Y104/SW2A3 INT_R_X23Y105/IMUX31 INT_R_X23Y105/NW2END_S0_0 INT_R_X23Y105/SW2BEG3 INT_R_X23Y106/NW2END0 INT_R_X23Y88/EL1BEG2 INT_R_X23Y88/ER1END3 INT_R_X23Y88/IMUX12 INT_R_X23Y88/IMUX20 INT_R_X23Y88/IMUX45 INT_R_X23Y88/IMUX5 INT_R_X23Y88/SL1END2 INT_R_X23Y89/ER1END_N3_3 INT_R_X23Y89/IMUX36 INT_R_X23Y89/SL1BEG2 INT_R_X23Y89/SL1END2 INT_R_X23Y89/WL1BEG1 INT_R_X23Y90/IMUX12 INT_R_X23Y90/IMUX44 INT_R_X23Y90/SL1BEG2 INT_R_X23Y90/SL1END2 INT_R_X23Y91/ER1BEG3 INT_R_X23Y91/IMUX21 INT_R_X23Y91/SL1BEG2 INT_R_X23Y91/SL1END2 INT_R_X23Y91/WL1BEG1 INT_R_X23Y92/IMUX14 INT_R_X23Y92/SL1BEG2 INT_R_X23Y92/SR1END2 INT_R_X23Y92/WL1BEG1 INT_R_X23Y93/FAN_BOUNCE_S3_2 INT_R_X23Y93/IMUX35 INT_R_X23Y93/NL1BEG1 INT_R_X23Y93/SR1BEG2 INT_R_X23Y93/WL1BEG0 INT_R_X23Y93/WW2END1 INT_R_X23Y94/FAN_ALT2 INT_R_X23Y94/FAN_BOUNCE2 INT_R_X23Y94/IMUX18 INT_R_X23Y94/IMUX32 INT_R_X23Y94/IMUX8 INT_R_X23Y94/NL1END1 INT_R_X23Y95/IMUX23 INT_R_X23Y95/IMUX39 INT_R_X23Y95/WL1END3 INT_R_X23Y96/IMUX31 INT_R_X23Y96/SE2END3 INT_R_X23Y96/WL1END_N1_3 INT_R_X23Y96/WW2A0 INT_R_X23Y97/IMUX1 INT_R_X23Y97/IMUX24 INT_R_X23Y97/IMUX40 INT_R_X23Y97/SW2END0 INT_R_X23Y98/IMUX31 INT_R_X23Y98/IMUX38 INT_R_X23Y98/IMUX7 INT_R_X23Y98/WL1BEG2 INT_R_X23Y98/WL1END3 INT_R_X23Y99/WL1END_N1_3 INT_R_X25Y105/EE2A3 INT_R_X25Y105/EL1END2 INT_R_X25Y105/IMUX36 INT_R_X25Y105/NR1BEG2 INT_R_X25Y106/IMUX36 INT_R_X25Y106/IMUX4 INT_R_X25Y106/IMUX5 INT_R_X25Y106/NR1END2 INT_R_X25Y88/IMUX18 INT_R_X25Y88/SW2END0 INT_R_X25Y89/IMUX17 INT_R_X25Y89/IMUX33 INT_R_X25Y89/SE2A0 INT_R_X25Y89/SL1END0 INT_R_X25Y89/SW2A0 INT_R_X25Y90/IMUX17 INT_R_X25Y90/IMUX40 INT_R_X25Y90/SE2BEG0 INT_R_X25Y90/SL1BEG0 INT_R_X25Y90/SL1END0 INT_R_X25Y90/SW2A0 INT_R_X25Y90/SW2BEG0 INT_R_X25Y91/IMUX33 INT_R_X25Y91/SL1BEG0 INT_R_X25Y91/SW2BEG0 INT_R_X25Y91/SW2END0 INT_R_X25Y93/IMUX27 INT_R_X25Y93/IMUX43 INT_R_X25Y93/IMUX5 INT_R_X25Y93/SS2END1 INT_R_X25Y93/SW2END2 INT_R_X25Y93/WW2BEG1 INT_R_X25Y94/SE2A1 INT_R_X25Y94/SS2A1 INT_R_X25Y95/IMUX44 INT_R_X25Y95/SE2A0 INT_R_X25Y95/SE2BEG1 INT_R_X25Y95/SR1END1 INT_R_X25Y95/SS2BEG1 INT_R_X25Y96/EL1BEG3 INT_R_X25Y96/IMUX33 INT_R_X25Y96/IMUX40 INT_R_X25Y96/IMUX41 INT_R_X25Y96/SE2BEG0 INT_R_X25Y96/SL1END0 INT_R_X25Y96/SR1BEG1 INT_R_X25Y97/EL1BEG_N3 INT_R_X25Y97/IMUX16 INT_R_X25Y97/IMUX33 INT_R_X25Y97/IMUX41 INT_R_X25Y97/SE2END0 INT_R_X25Y97/SL1BEG0 INT_R_X25Y99/EE2A0 INT_R_X27Y100/IMUX40 INT_R_X27Y100/SL1END0 INT_R_X27Y101/IMUX40 INT_R_X27Y101/SL1BEG0 INT_R_X27Y101/SL1END0 INT_R_X27Y102/IMUX24 INT_R_X27Y102/IMUX40 INT_R_X27Y102/SL1BEG0 INT_R_X27Y102/SS2END0 INT_R_X27Y102/SW2A1 INT_R_X27Y103/IMUX28 INT_R_X27Y103/IMUX36 INT_R_X27Y103/IMUX44 INT_R_X27Y103/SR1END1 INT_R_X27Y103/SS2A0 INT_R_X27Y103/SW2BEG1 INT_R_X27Y104/IMUX24 INT_R_X27Y104/IMUX32 INT_R_X27Y104/IMUX40 INT_R_X27Y104/IMUX41 INT_R_X27Y104/SL1END0 INT_R_X27Y104/SR1BEG1 INT_R_X27Y104/SS2BEG0 INT_R_X27Y105/EL1BEG3 INT_R_X27Y105/ER1END0 INT_R_X27Y105/IMUX17 INT_R_X27Y105/IMUX25 INT_R_X27Y105/IMUX32 INT_R_X27Y105/IMUX33 INT_R_X27Y105/IMUX41 INT_R_X27Y105/SL1BEG0 INT_R_X27Y106/EL1BEG_N3 INT_R_X27Y106/ER1BEG1 INT_R_X27Y106/ER1END0 INT_R_X27Y106/IMUX33 INT_R_X27Y106/IMUX40 INT_R_X27Y106/IMUX9 INT_R_X27Y89/EL1BEG0 INT_R_X27Y89/ER1END1 INT_R_X27Y92/FAN_ALT7 INT_R_X27Y92/FAN_BOUNCE7 INT_R_X27Y92/IMUX19 INT_R_X27Y92/IMUX2 INT_R_X27Y92/IMUX20 INT_R_X27Y92/SR1END1 INT_R_X27Y92/WL1BEG0 INT_R_X27Y93/EL1END_S3_0 INT_R_X27Y93/IMUX25 INT_R_X27Y93/IMUX33 INT_R_X27Y93/IMUX39 INT_R_X27Y93/IMUX47 INT_R_X27Y93/SR1BEG1 INT_R_X27Y93/WL1END0 INT_R_X27Y94/EL1BEG2 INT_R_X27Y94/EL1END0 INT_R_X27Y94/ER1BEG1 INT_R_X27Y94/IMUX16 INT_R_X27Y94/IMUX17 INT_R_X27Y94/IMUX23 INT_R_X27Y94/IMUX32 INT_R_X27Y94/IMUX38 INT_R_X27Y94/IMUX39 INT_R_X27Y94/NE2BEG3 INT_R_X27Y94/SE2END3 INT_R_X27Y94/WL1BEG2 INT_R_X27Y95/NE2A3 INT_R_X27Y98/SE2A1 INT_R_X27Y99/ER1END1 INT_R_X27Y99/IMUX12 INT_R_X27Y99/IMUX35 INT_R_X27Y99/IMUX43 INT_R_X27Y99/SE2BEG1 INT_R_X29Y100/FAN_ALT2 INT_R_X29Y100/FAN_BOUNCE2 INT_R_X29Y100/IMUX18 INT_R_X29Y100/IMUX25 INT_R_X29Y100/IMUX32 INT_R_X29Y100/IMUX41 INT_R_X29Y100/WR1END1 INT_R_X29Y104/ER1END0 INT_R_X29Y104/IMUX25 INT_R_X29Y104/IMUX30 INT_R_X29Y104/SE2END3 INT_R_X29Y105/EL1BEG0 INT_R_X29Y105/EL1END_S3_0 INT_R_X29Y105/IMUX19 INT_R_X29Y105/SE2END1 INT_R_X29Y106/EL1END0 INT_R_X29Y106/IMUX24 INT_R_X29Y106/IMUX32 INT_R_X29Y88/IMUX17 INT_R_X29Y88/SE2END0 INT_R_X29Y93/ER1END2 INT_R_X29Y93/IMUX13 INT_R_X29Y93/IMUX28 INT_R_X29Y94/ER1BEG_S0 INT_R_X29Y94/ER1END3 INT_R_X29Y94/IMUX15 INT_R_X29Y95/ER1BEG0 INT_R_X29Y95/ER1END_N3_3 INT_R_X29Y99/FAN_BOUNCE_S3_2 VBRK_X60Y100/VBRK_WW2A0 VBRK_X60Y101/VBRK_SW2A0 VBRK_X60Y102/VBRK_WL1END3 VBRK_X60Y107/VBRK_EL1BEG3 VBRK_X60Y107/VBRK_SE2A0 VBRK_X60Y109/VBRK_NW2A0 VBRK_X60Y111/VBRK_NW2A0 VBRK_X60Y92/VBRK_EL1BEG2 VBRK_X60Y95/VBRK_ER1BEG3 VBRK_X60Y97/VBRK_WW2END1 VBRK_X60Y99/VBRK_WL1END3 VBRK_X73Y105/VBRK_WR1END1 VBRK_X73Y110/VBRK_EL1BEG0 VBRK_X73Y99/VBRK_ER1BEG0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y107/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y90/INT_L.SS2END1->>IMUX_L4 INT_L_X20Y90/INT_L.WL1END2->>IMUX_L13 INT_L_X20Y90/INT_L.WL1END2->>IMUX_L37 INT_L_X20Y92/INT_L.SR1END1->>IMUX_L27 INT_L_X20Y92/INT_L.SR1END1->>SS2BEG1 INT_L_X20Y93/INT_L.WL1END0->>IMUX_L25 INT_L_X20Y93/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_L_X22Y102/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_L_X22Y103/INT_L.SL1END3->>IMUX_L38 INT_L_X22Y104/INT_L.SW2END3->>IMUX_L30 INT_L_X22Y104/INT_L.SW2END3->>IMUX_L39 INT_L_X22Y104/INT_L.SW2END3->>IMUX_L47 INT_L_X22Y104/INT_L.SW2END3->>SL1BEG3 INT_L_X22Y88/INT_L.SR1END2->>ER1BEG3 INT_L_X22Y88/INT_L.SR1END2->>IMUX_L38 INT_L_X22Y88/INT_L.SR1END2->>WL1BEG1 INT_L_X22Y89/INT_L.WL1END1->>IMUX_L26 INT_L_X22Y89/INT_L.WL1END1->>IMUX_L35 INT_L_X22Y89/INT_L.WL1END1->>SR1BEG2 INT_L_X22Y91/INT_L.SR1END2->>IMUX_L46 INT_L_X22Y91/INT_L.WL1END1->>IMUX_L27 INT_L_X22Y91/INT_L.WL1END1->>IMUX_L35 INT_L_X22Y91/INT_L.WL1END1->>WR1BEG3 INT_L_X22Y92/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y92/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X22Y92/INT_L.SR1END1->>IMUX_L28 INT_L_X22Y92/INT_L.WL1END1->>FAN_ALT7 INT_L_X22Y92/INT_L.WL1END1->>IMUX_L11 INT_L_X22Y92/INT_L.WL1END1->>IMUX_L27 INT_L_X22Y92/INT_L.WL1END1->>SR1BEG2 INT_L_X22Y93/INT_L.WL1END0->>IMUX_L33 INT_L_X22Y93/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y93/INT_L.WL1END0->>WR1BEG2 INT_L_X22Y96/INT_L.WW2END0->>IMUX_L42 INT_L_X22Y96/INT_L.WW2END0->>NW2BEG1 INT_L_X22Y97/INT_L.SR1END3->>IMUX_L15 INT_L_X22Y97/INT_L.SR1END3->>SE2BEG3 INT_L_X22Y98/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X22Y98/INT_L.WL1END2->>IMUX_L44 INT_L_X22Y98/INT_L.WL1END2->>SR1BEG3 INT_L_X22Y98/INT_L.WL1END2->>WL1BEG1 INT_L_X24Y100/INT_L.SS2END3->>IMUX_L47 INT_L_X24Y101/INT_L.SL1END0->>IMUX_L1 INT_L_X24Y101/INT_L.SL1END0->>IMUX_L24 INT_L_X24Y101/INT_L.SL1END0->>SS2BEG0 INT_L_X24Y102/INT_L.EL1END3->>IMUX_L38 INT_L_X24Y102/INT_L.EL1END3->>SS2BEG3 INT_L_X24Y102/INT_L.SE2END0->>IMUX_L17 INT_L_X24Y102/INT_L.SE2END0->>IMUX_L32 INT_L_X24Y102/INT_L.SE2END0->>NR1BEG0 INT_L_X24Y102/INT_L.SE2END0->>SL1BEG0 INT_L_X24Y103/INT_L.NR1END0->>IMUX_L24 INT_L_X24Y103/INT_L.NR1END0->>IMUX_L32 INT_L_X24Y103/INT_L.NR1END0->>IMUX_L40 INT_L_X24Y103/INT_L.NR1END0->>NN2BEG0 INT_L_X24Y103/INT_L.NR1END0->>NW2BEG0 INT_L_X24Y104/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X24Y104/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X24Y105/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X24Y105/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X24Y105/INT_L.NN2END0->>NL1BEG_N3 INT_L_X24Y105/INT_L.NN2END0->>NW2BEG0 INT_L_X24Y88/INT_L.EL1END2->>IMUX_L27 INT_L_X24Y89/INT_L.SW2END0->>IMUX_L10 INT_L_X24Y89/INT_L.SW2END0->>IMUX_L25 INT_L_X24Y90/INT_L.SW2END0->>IMUX_L17 INT_L_X24Y91/INT_L.ER1END3->>IMUX_L39 INT_L_X24Y93/INT_L.SS2END0->>IMUX_L32 INT_L_X24Y95/INT_L.SL1END0->>IMUX_L24 INT_L_X24Y95/INT_L.SL1END0->>IMUX_L32 INT_L_X24Y95/INT_L.SL1END0->>IMUX_L40 INT_L_X24Y95/INT_L.SL1END0->>IMUX_L41 INT_L_X24Y95/INT_L.SL1END0->>SS2BEG0 INT_L_X24Y96/INT_L.SS2END0->>IMUX_L33 INT_L_X24Y96/INT_L.SS2END0->>IMUX_L41 INT_L_X24Y96/INT_L.SS2END0->>SL1BEG0 INT_L_X24Y96/INT_L.SS2END0->>WL1BEG_N3 INT_L_X24Y96/INT_L.SS2END0->>WW2BEG0 INT_L_X24Y98/INT_L.SL1END0->>IMUX_L32 INT_L_X24Y98/INT_L.SL1END0->>SE2BEG0 INT_L_X24Y98/INT_L.SL1END0->>SS2BEG0 INT_L_X24Y98/INT_L.SL1END0->>SW2BEG0 INT_L_X24Y99/INT_L.SS2END0->>EE2BEG0 INT_L_X24Y99/INT_L.SS2END0->>IMUX_L40 INT_L_X24Y99/INT_L.SS2END0->>SL1BEG0 INT_L_X24Y99/INT_L.SS2END0->>WL1BEG_N3 INT_L_X26Y102/INT_L.SW2END1->>IMUX_L20 INT_L_X26Y102/INT_L.SW2END1->>IMUX_L27 INT_L_X26Y102/INT_L.SW2END1->>IMUX_L42 INT_L_X26Y104/INT_L.SL1END3->>ER1BEG_S0 INT_L_X26Y104/INT_L.SL1END3->>IMUX_L39 INT_L_X26Y104/INT_L.SL1END3->>IMUX_L6 INT_L_X26Y104/INT_L.SL1END3->>IMUX_L7 INT_L_X26Y105/INT_L.EE2END3->>ER1BEG_S0 INT_L_X26Y105/INT_L.EE2END3->>IMUX_L15 INT_L_X26Y105/INT_L.EE2END3->>IMUX_L39 INT_L_X26Y105/INT_L.EE2END3->>SL1BEG3 INT_L_X26Y89/INT_L.SE2END0->>ER1BEG1 INT_L_X26Y89/INT_L.SE2END0->>IMUX_L1 INT_L_X26Y89/INT_L.SE2END0->>IMUX_L17 INT_L_X26Y89/INT_L.SE2END0->>SW2BEG0 INT_L_X26Y92/INT_L.WL1END0->>IMUX_L32 INT_L_X26Y92/INT_L.WL1END0->>IMUX_L40 INT_L_X26Y92/INT_L.WL1END0->>NL1BEG0 INT_L_X26Y92/INT_L.WL1END0->>SW2BEG0 INT_L_X26Y93/INT_L.NL1END0->>IMUX_L40 INT_L_X26Y94/INT_L.SE2END1->>EL1BEG0 INT_L_X26Y94/INT_L.SE2END1->>IMUX_L18 INT_L_X26Y94/INT_L.SE2END1->>IMUX_L26 INT_L_X26Y94/INT_L.SE2END1->>IMUX_L34 INT_L_X26Y94/INT_L.SE2END1->>IMUX_L35 INT_L_X26Y94/INT_L.SE2END1->>IMUX_L43 INT_L_X26Y94/INT_L.WL1END2->>IMUX_L36 INT_L_X26Y94/INT_L.WL1END2->>SW2BEG2 INT_L_X26Y95/INT_L.SE2END0->>IMUX_L16 INT_L_X26Y95/INT_L.SL1END3->>IMUX_L39 INT_L_X26Y95/INT_L.SL1END3->>SE2BEG3 INT_L_X26Y96/INT_L.EL1END3->>IMUX_L23 INT_L_X26Y96/INT_L.EL1END3->>IMUX_L46 INT_L_X26Y96/INT_L.EL1END3->>SL1BEG3 INT_L_X26Y99/INT_L.EE2END0->>ER1BEG1 INT_L_X26Y99/INT_L.EE2END0->>IMUX_L40 INT_L_X28Y103/INT_L.SS2END3->>ER1BEG_S0 INT_L_X28Y105/INT_L.EL1END3->>SE2BEG3 INT_L_X28Y105/INT_L.EL1END3->>SS2BEG3 INT_L_X28Y106/INT_L.ER1END1->>EL1BEG0 INT_L_X28Y106/INT_L.ER1END1->>IMUX_L12 INT_L_X28Y106/INT_L.ER1END1->>NR1BEG1 INT_L_X28Y106/INT_L.ER1END1->>SE2BEG1 INT_L_X28Y107/INT_L.NR1END1->>IMUX_L2 INT_L_X28Y89/INT_L.EL1END0->>IMUX_L1 INT_L_X28Y89/INT_L.EL1END0->>SE2BEG0 INT_L_X28Y93/INT_L.SL1END1->>ER1BEG2 INT_L_X28Y93/INT_L.SL1END1->>IMUX_L35 INT_L_X28Y93/INT_L.SL1END1->>IMUX_L42 INT_L_X28Y93/INT_L.SL1END1->>WL1BEG0 INT_L_X28Y94/INT_L.EL1END2->>ER1BEG3 INT_L_X28Y94/INT_L.EL1END2->>IMUX_L28 INT_L_X28Y94/INT_L.ER1END1->>IMUX_L43 INT_L_X28Y94/INT_L.ER1END1->>SL1BEG1 INT_L_X28Y95/INT_L.NE2END3->>IMUX_L29 INT_L_X28Y95/INT_L.NE2END3->>IMUX_L38 INT_L_X28Y95/INT_L.NE2END3->>NR1BEG3 INT_L_X28Y96/INT_L.NR1END3->>IMUX_L38 INT_L_X28Y98/INT_L.SE2END1->>IMUX_L43 INT_L_X30Y100/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X30Y100/INT_L.NN2END0->>IMUX_L32 INT_L_X30Y100/INT_L.NN2END0->>IMUX_L8 INT_L_X30Y100/INT_L.NN2END0->>IMUX_L9 INT_L_X30Y100/INT_L.NN2END0->>NL1BEG_N3 INT_L_X30Y100/INT_L.NN2END0->>WR1BEG1 INT_L_X30Y101/INT_L.NL1END2->>IMUX_L19 INT_L_X30Y101/INT_L.NL1END2->>NL1BEG1 INT_L_X30Y102/INT_L.NL1END1->>IMUX_L26 INT_L_X30Y102/INT_L.NL1END1->>NN2BEG1 INT_L_X30Y103/INT_L.SR1END1->>IMUX_L12 INT_L_X30Y103/INT_L.SR1END1->>IMUX_L19 INT_L_X30Y103/INT_L.SR1END1->>IMUX_L28 INT_L_X30Y103/INT_L.SR1END1->>IMUX_L3 INT_L_X30Y104/INT_L.NN2END1->>IMUX_L3 INT_L_X30Y104/INT_L.SL1END0->>IMUX_L17 INT_L_X30Y104/INT_L.SL1END0->>SR1BEG1 INT_L_X30Y105/INT_L.EL1END0->>IMUX_L17 INT_L_X30Y105/INT_L.EL1END0->>SL1BEG0 INT_L_X30Y95/INT_L.ER1END0->>NR1BEG0 INT_L_X30Y96/INT_L.NR1END0->>IMUX_L24 INT_L_X30Y96/INT_L.NR1END0->>NR1BEG0 INT_L_X30Y97/INT_L.NR1END0->>IMUX_L17 INT_L_X30Y97/INT_L.NR1END0->>IMUX_L8 INT_L_X30Y97/INT_L.NR1END0->>NN2BEG0 INT_L_X30Y97/INT_L.NR1END0->>NR1BEG0 INT_L_X30Y98/INT_L.NR1END0->>IMUX_L17 INT_L_X30Y98/INT_L.NR1END0->>NN2BEG0 INT_L_X30Y99/INT_L.NN2END0->>IMUX_L16 INT_R_X21Y101/INT_R.SR1BEG_S0->>IMUX10 INT_R_X21Y101/INT_R.SR1BEG_S0->>IMUX25 INT_R_X21Y101/INT_R.SW2END3->>IMUX31 INT_R_X21Y101/INT_R.SW2END3->>IMUX38 INT_R_X21Y101/INT_R.SW2END3->>SR1BEG_S0 INT_R_X21Y88/INT_R.WL1END1->>IMUX26 INT_R_X21Y88/INT_R.WL1END1->>IMUX3 INT_R_X21Y90/INT_R.SR1BEG_S0->>IMUX26 INT_R_X21Y90/INT_R.SR1END3->>IMUX15 INT_R_X21Y90/INT_R.SR1END3->>IMUX31 INT_R_X21Y90/INT_R.SR1END3->>SR1BEG_S0 INT_R_X21Y90/INT_R.SR1END3->>WL1BEG2 INT_R_X21Y91/INT_R.WR1END3->>IMUX14 INT_R_X21Y91/INT_R.WR1END3->>SR1BEG3 INT_R_X21Y92/INT_R.SR1END2->>IMUX14 INT_R_X21Y93/INT_R.WR1END2->>IMUX5 INT_R_X21Y93/INT_R.WR1END2->>SR1BEG2 INT_R_X21Y93/INT_R.WR1END2->>WL1BEG0 INT_R_X21Y97/INT_R.NW2END1->>IMUX17 INT_R_X21Y97/INT_R.SR1END2->>IMUX6 INT_R_X21Y98/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y98/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X21Y98/INT_R.WL1END1->>BYP_ALT4 INT_R_X21Y98/INT_R.WL1END1->>IMUX27 INT_R_X21Y98/INT_R.WL1END1->>SR1BEG2 INT_R_X23Y103/INT_R.ER1END0->>EL1BEG_N3 INT_R_X23Y103/INT_R.ER1END0->>IMUX1 INT_R_X23Y103/INT_R.ER1END0->>IMUX25 INT_R_X23Y103/INT_R.ER1END0->>IMUX32 INT_R_X23Y103/INT_R.ER1END0->>SE2BEG0 INT_R_X23Y103/INT_R.NE2END3->>IMUX45 INT_R_X23Y103/INT_R.NW2END_S0_0->>IMUX39 INT_R_X23Y104/INT_R.NW2END0->>IMUX16 INT_R_X23Y105/INT_R.NW2END_S0_0->>IMUX31 INT_R_X23Y105/INT_R.NW2END_S0_0->>SW2BEG3 INT_R_X23Y88/INT_R.ER1END3->>EL1BEG2 INT_R_X23Y88/INT_R.SL1END2->>IMUX12 INT_R_X23Y88/INT_R.SL1END2->>IMUX20 INT_R_X23Y88/INT_R.SL1END2->>IMUX45 INT_R_X23Y88/INT_R.SL1END2->>IMUX5 INT_R_X23Y89/INT_R.SL1END2->>IMUX36 INT_R_X23Y89/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y89/INT_R.SL1END2->>WL1BEG1 INT_R_X23Y90/INT_R.SL1END2->>IMUX12 INT_R_X23Y90/INT_R.SL1END2->>IMUX44 INT_R_X23Y90/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y91/INT_R.SL1END2->>ER1BEG3 INT_R_X23Y91/INT_R.SL1END2->>IMUX21 INT_R_X23Y91/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y91/INT_R.SL1END2->>WL1BEG1 INT_R_X23Y92/INT_R.SR1END2->>IMUX14 INT_R_X23Y92/INT_R.SR1END2->>SL1BEG2 INT_R_X23Y92/INT_R.SR1END2->>WL1BEG1 INT_R_X23Y93/INT_R.WW2END1->>IMUX35 INT_R_X23Y93/INT_R.WW2END1->>NL1BEG1 INT_R_X23Y93/INT_R.WW2END1->>SR1BEG2 INT_R_X23Y93/INT_R.WW2END1->>WL1BEG0 INT_R_X23Y94/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y94/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X23Y94/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X23Y94/INT_R.NL1END1->>FAN_ALT2 INT_R_X23Y94/INT_R.NL1END1->>IMUX18 INT_R_X23Y95/INT_R.WL1END3->>IMUX23 INT_R_X23Y95/INT_R.WL1END3->>IMUX39 INT_R_X23Y96/INT_R.SE2END3->>IMUX31 INT_R_X23Y97/INT_R.SW2END0->>IMUX1 INT_R_X23Y97/INT_R.SW2END0->>IMUX24 INT_R_X23Y97/INT_R.SW2END0->>IMUX40 INT_R_X23Y98/INT_R.WL1END3->>IMUX31 INT_R_X23Y98/INT_R.WL1END3->>IMUX38 INT_R_X23Y98/INT_R.WL1END3->>IMUX7 INT_R_X23Y98/INT_R.WL1END3->>WL1BEG2 INT_R_X25Y105/INT_R.EL1END2->>IMUX36 INT_R_X25Y105/INT_R.EL1END2->>NR1BEG2 INT_R_X25Y106/INT_R.NR1END2->>IMUX36 INT_R_X25Y106/INT_R.NR1END2->>IMUX4 INT_R_X25Y106/INT_R.NR1END2->>IMUX5 INT_R_X25Y88/INT_R.SW2END0->>IMUX18 INT_R_X25Y89/INT_R.SL1END0->>IMUX17 INT_R_X25Y89/INT_R.SL1END0->>IMUX33 INT_R_X25Y90/INT_R.SL1END0->>IMUX17 INT_R_X25Y90/INT_R.SL1END0->>IMUX40 INT_R_X25Y90/INT_R.SL1END0->>SE2BEG0 INT_R_X25Y90/INT_R.SL1END0->>SL1BEG0 INT_R_X25Y90/INT_R.SL1END0->>SW2BEG0 INT_R_X25Y91/INT_R.SW2END0->>IMUX33 INT_R_X25Y91/INT_R.SW2END0->>SL1BEG0 INT_R_X25Y91/INT_R.SW2END0->>SW2BEG0 INT_R_X25Y93/INT_R.SS2END1->>IMUX27 INT_R_X25Y93/INT_R.SS2END1->>IMUX43 INT_R_X25Y93/INT_R.SS2END1->>WW2BEG1 INT_R_X25Y93/INT_R.SW2END2->>IMUX5 INT_R_X25Y95/INT_R.SR1END1->>IMUX44 INT_R_X25Y95/INT_R.SR1END1->>SE2BEG1 INT_R_X25Y95/INT_R.SR1END1->>SS2BEG1 INT_R_X25Y96/INT_R.SL1END0->>IMUX33 INT_R_X25Y96/INT_R.SL1END0->>IMUX40 INT_R_X25Y96/INT_R.SL1END0->>IMUX41 INT_R_X25Y96/INT_R.SL1END0->>SE2BEG0 INT_R_X25Y96/INT_R.SL1END0->>SR1BEG1 INT_R_X25Y97/INT_R.SE2END0->>EL1BEG_N3 INT_R_X25Y97/INT_R.SE2END0->>IMUX16 INT_R_X25Y97/INT_R.SE2END0->>IMUX33 INT_R_X25Y97/INT_R.SE2END0->>IMUX41 INT_R_X25Y97/INT_R.SE2END0->>SL1BEG0 INT_R_X27Y100/INT_R.SL1END0->>IMUX40 INT_R_X27Y101/INT_R.SL1END0->>IMUX40 INT_R_X27Y101/INT_R.SL1END0->>SL1BEG0 INT_R_X27Y102/INT_R.SS2END0->>IMUX24 INT_R_X27Y102/INT_R.SS2END0->>IMUX40 INT_R_X27Y102/INT_R.SS2END0->>SL1BEG0 INT_R_X27Y103/INT_R.SR1END1->>IMUX28 INT_R_X27Y103/INT_R.SR1END1->>IMUX36 INT_R_X27Y103/INT_R.SR1END1->>IMUX44 INT_R_X27Y103/INT_R.SR1END1->>SW2BEG1 INT_R_X27Y104/INT_R.SL1END0->>IMUX24 INT_R_X27Y104/INT_R.SL1END0->>IMUX32 INT_R_X27Y104/INT_R.SL1END0->>IMUX40 INT_R_X27Y104/INT_R.SL1END0->>IMUX41 INT_R_X27Y104/INT_R.SL1END0->>SR1BEG1 INT_R_X27Y104/INT_R.SL1END0->>SS2BEG0 INT_R_X27Y105/INT_R.ER1END0->>IMUX17 INT_R_X27Y105/INT_R.ER1END0->>IMUX25 INT_R_X27Y105/INT_R.ER1END0->>IMUX32 INT_R_X27Y105/INT_R.ER1END0->>IMUX33 INT_R_X27Y105/INT_R.ER1END0->>IMUX41 INT_R_X27Y105/INT_R.ER1END0->>SL1BEG0 INT_R_X27Y106/INT_R.ER1END0->>EL1BEG_N3 INT_R_X27Y106/INT_R.ER1END0->>ER1BEG1 INT_R_X27Y106/INT_R.ER1END0->>IMUX33 INT_R_X27Y106/INT_R.ER1END0->>IMUX40 INT_R_X27Y106/INT_R.ER1END0->>IMUX9 INT_R_X27Y89/INT_R.ER1END1->>EL1BEG0 INT_R_X27Y92/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X27Y92/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X27Y92/INT_R.SR1END1->>FAN_ALT7 INT_R_X27Y92/INT_R.SR1END1->>IMUX19 INT_R_X27Y92/INT_R.SR1END1->>IMUX20 INT_R_X27Y92/INT_R.SR1END1->>WL1BEG0 INT_R_X27Y93/INT_R.EL1END_S3_0->>IMUX39 INT_R_X27Y93/INT_R.EL1END_S3_0->>IMUX47 INT_R_X27Y93/INT_R.WL1END0->>IMUX25 INT_R_X27Y93/INT_R.WL1END0->>IMUX33 INT_R_X27Y93/INT_R.WL1END0->>SR1BEG1 INT_R_X27Y94/INT_R.EL1END0->>ER1BEG1 INT_R_X27Y94/INT_R.EL1END0->>IMUX16 INT_R_X27Y94/INT_R.EL1END0->>IMUX17 INT_R_X27Y94/INT_R.EL1END0->>IMUX32 INT_R_X27Y94/INT_R.SE2END3->>EL1BEG2 INT_R_X27Y94/INT_R.SE2END3->>IMUX23 INT_R_X27Y94/INT_R.SE2END3->>IMUX38 INT_R_X27Y94/INT_R.SE2END3->>IMUX39 INT_R_X27Y94/INT_R.SE2END3->>NE2BEG3 INT_R_X27Y94/INT_R.SE2END3->>WL1BEG2 INT_R_X27Y99/INT_R.ER1END1->>IMUX12 INT_R_X27Y99/INT_R.ER1END1->>IMUX35 INT_R_X27Y99/INT_R.ER1END1->>IMUX43 INT_R_X27Y99/INT_R.ER1END1->>SE2BEG1 INT_R_X29Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y100/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X29Y100/INT_R.WR1END1->>FAN_ALT2 INT_R_X29Y100/INT_R.WR1END1->>IMUX18 INT_R_X29Y100/INT_R.WR1END1->>IMUX25 INT_R_X29Y100/INT_R.WR1END1->>IMUX41 INT_R_X29Y104/INT_R.ER1END0->>IMUX25 INT_R_X29Y104/INT_R.SE2END3->>IMUX30 INT_R_X29Y105/INT_R.SE2END1->>EL1BEG0 INT_R_X29Y105/INT_R.SE2END1->>IMUX19 INT_R_X29Y106/INT_R.EL1END0->>IMUX24 INT_R_X29Y106/INT_R.EL1END0->>IMUX32 INT_R_X29Y88/INT_R.SE2END0->>IMUX17 INT_R_X29Y93/INT_R.ER1END2->>IMUX13 INT_R_X29Y93/INT_R.ER1END2->>IMUX28 INT_R_X29Y94/INT_R.ER1END3->>ER1BEG_S0 INT_R_X29Y94/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 225, 

statesel[1]_i_4_n_0 - 
wires: CLBLL_R_X21Y88/CLBLL_ER1BEG2 CLBLL_R_X21Y88/CLBLL_SW2A1 CLBLL_R_X21Y90/CLBLL_IMUX19 CLBLL_R_X21Y90/CLBLL_L_B2 CLBLL_R_X23Y89/CLBLL_ER1BEG3 CLBLL_R_X23Y89/CLBLL_IMUX14 CLBLL_R_X23Y89/CLBLL_IMUX37 CLBLL_R_X23Y89/CLBLL_L_B1 CLBLL_R_X23Y89/CLBLL_L_D4 CLBLL_R_X23Y89/CLBLL_SE2A0 CLBLL_R_X25Y89/CLBLL_EL1BEG1 CLBLL_R_X25Y89/CLBLL_IMUX20 CLBLL_R_X25Y89/CLBLL_IMUX27 CLBLL_R_X25Y89/CLBLL_IMUX8 CLBLL_R_X25Y89/CLBLL_LL_A5 CLBLL_R_X25Y89/CLBLL_LL_B4 CLBLL_R_X25Y89/CLBLL_L_C2 CLBLM_L_X22Y88/CLBLM_ER1BEG2 CLBLM_L_X22Y88/CLBLM_IMUX45 CLBLM_L_X22Y88/CLBLM_M_D2 CLBLM_L_X22Y88/CLBLM_SW2A1 CLBLM_L_X22Y89/CLBLM_IMUX19 CLBLM_L_X22Y89/CLBLM_L_B2 CLBLM_L_X22Y90/CLBLM_IMUX19 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y90/CLBLM_L_B2 CLBLM_L_X22Y90/CLBLM_M_B CLBLM_L_X24Y89/CLBLM_ER1BEG3 CLBLM_L_X24Y89/CLBLM_IMUX0 CLBLM_L_X24Y89/CLBLM_L_A3 CLBLM_L_X24Y89/CLBLM_SE2A0 CLBLM_L_X26Y89/CLBLM_EL1BEG1 CLBLM_L_X26Y89/CLBLM_IMUX18 CLBLM_L_X26Y89/CLBLM_M_B2 INT_L_X22Y88/ER1END2 INT_L_X22Y88/IMUX_L45 INT_L_X22Y88/SW2A1 INT_L_X22Y89/ER1BEG2 INT_L_X22Y89/IMUX_L19 INT_L_X22Y89/SL1END1 INT_L_X22Y89/SW2BEG1 INT_L_X22Y90/EL1BEG0 INT_L_X22Y90/IMUX_L19 INT_L_X22Y90/LOGIC_OUTS_L13 INT_L_X22Y90/SL1BEG1 INT_L_X24Y89/EL1BEG2 INT_L_X24Y89/ER1END3 INT_L_X24Y89/IMUX_L0 INT_L_X24Y89/SE2END0 INT_L_X24Y90/ER1END_N3_3 INT_L_X26Y89/EL1END1 INT_L_X26Y89/IMUX_L18 INT_R_X21Y88/ER1BEG2 INT_R_X21Y88/NL1BEG1 INT_R_X21Y88/SW2END1 INT_R_X21Y89/NL1END1 INT_R_X21Y89/NR1BEG1 INT_R_X21Y90/IMUX19 INT_R_X21Y90/NR1END1 INT_R_X23Y89/EL1END_S3_0 INT_R_X23Y89/ER1BEG3 INT_R_X23Y89/ER1END2 INT_R_X23Y89/IMUX14 INT_R_X23Y89/IMUX37 INT_R_X23Y89/SE2A0 INT_R_X23Y90/EL1END0 INT_R_X23Y90/SE2BEG0 INT_R_X25Y89/EL1BEG1 INT_R_X25Y89/EL1END2 INT_R_X25Y89/FAN_ALT7 INT_R_X25Y89/FAN_BOUNCE7 INT_R_X25Y89/IMUX20 INT_R_X25Y89/IMUX27 INT_R_X25Y89/IMUX8 VBRK_X60Y93/VBRK_ER1BEG3 VBRK_X60Y93/VBRK_SE2A0 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X22Y88/INT_L.ER1END2->>IMUX_L45 INT_L_X22Y89/INT_L.SL1END1->>ER1BEG2 INT_L_X22Y89/INT_L.SL1END1->>IMUX_L19 INT_L_X22Y89/INT_L.SL1END1->>SW2BEG1 INT_L_X22Y90/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X22Y90/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X22Y90/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X24Y89/INT_L.ER1END3->>EL1BEG2 INT_L_X24Y89/INT_L.SE2END0->>IMUX_L0 INT_L_X26Y89/INT_L.EL1END1->>IMUX_L18 INT_R_X21Y88/INT_R.SW2END1->>ER1BEG2 INT_R_X21Y88/INT_R.SW2END1->>NL1BEG1 INT_R_X21Y89/INT_R.NL1END1->>NR1BEG1 INT_R_X21Y90/INT_R.NR1END1->>IMUX19 INT_R_X23Y89/INT_R.ER1END2->>ER1BEG3 INT_R_X23Y89/INT_R.ER1END2->>IMUX14 INT_R_X23Y89/INT_R.ER1END2->>IMUX37 INT_R_X23Y90/INT_R.EL1END0->>SE2BEG0 INT_R_X25Y89/INT_R.EL1END2->>EL1BEG1 INT_R_X25Y89/INT_R.EL1END2->>FAN_ALT7 INT_R_X25Y89/INT_R.EL1END2->>IMUX20 INT_R_X25Y89/INT_R.EL1END2->>IMUX27 INT_R_X25Y89/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y89/INT_R.FAN_BOUNCE7->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_8_in[0] - 
wires: BRKH_INT_X20Y99/BRKH_INT_WL1END3 BRKH_INT_X21Y99/BRKH_INT_WL1BEG3 BRKH_INT_X26Y99/BRKH_INT_NE2BEG3 BRKH_INT_X26Y99/BRKH_INT_NN2BEG3 BRKH_INT_X29Y99/BRKH_INT_SE2A3 CLBLL_R_X19Y101/CLBLL_IMUX15 CLBLL_R_X19Y101/CLBLL_IMUX23 CLBLL_R_X19Y101/CLBLL_LL_B1 CLBLL_R_X19Y101/CLBLL_L_C3 CLBLL_R_X19Y101/CLBLL_WR1END3 CLBLL_R_X21Y100/CLBLL_IMUX25 CLBLL_R_X21Y100/CLBLL_IMUX31 CLBLL_R_X21Y100/CLBLL_IMUX41 CLBLL_R_X21Y100/CLBLL_IMUX47 CLBLL_R_X21Y100/CLBLL_LL_C5 CLBLL_R_X21Y100/CLBLL_LL_D5 CLBLL_R_X21Y100/CLBLL_L_B5 CLBLL_R_X21Y100/CLBLL_L_D1 CLBLL_R_X21Y101/CLBLL_IMUX37 CLBLL_R_X21Y101/CLBLL_L_D4 CLBLL_R_X21Y102/CLBLL_IMUX3 CLBLL_R_X21Y102/CLBLL_IMUX42 CLBLL_R_X21Y102/CLBLL_L_A2 CLBLL_R_X21Y102/CLBLL_L_D6 CLBLL_R_X21Y102/CLBLL_WL1END1 CLBLL_R_X21Y103/CLBLL_IMUX21 CLBLL_R_X21Y103/CLBLL_L_C4 CLBLL_R_X21Y103/CLBLL_WR1END2 CLBLL_R_X21Y88/CLBLL_IMUX9 CLBLL_R_X21Y88/CLBLL_L_A5 CLBLL_R_X21Y88/CLBLL_SW2A0 CLBLL_R_X21Y90/CLBLL_IMUX13 CLBLL_R_X21Y90/CLBLL_IMUX21 CLBLL_R_X21Y90/CLBLL_L_B6 CLBLL_R_X21Y90/CLBLL_L_C4 CLBLL_R_X21Y90/CLBLL_WR1END2 CLBLL_R_X21Y91/CLBLL_WR1END2 CLBLL_R_X21Y92/CLBLL_EL1BEG2 CLBLL_R_X21Y92/CLBLL_IMUX25 CLBLL_R_X21Y92/CLBLL_L_B5 CLBLL_R_X21Y93/CLBLL_IMUX35 CLBLL_R_X21Y93/CLBLL_LL_C6 CLBLL_R_X21Y97/CLBLL_IMUX27 CLBLL_R_X21Y97/CLBLL_IMUX34 CLBLL_R_X21Y97/CLBLL_LL_B4 CLBLL_R_X21Y97/CLBLL_L_C6 CLBLL_R_X21Y98/CLBLL_ER1BEG2 CLBLL_R_X23Y103/CLBLL_EE2A1 CLBLL_R_X23Y103/CLBLL_IMUX28 CLBLL_R_X23Y103/CLBLL_IMUX36 CLBLL_R_X23Y103/CLBLL_IMUX43 CLBLL_R_X23Y103/CLBLL_LL_C4 CLBLL_R_X23Y103/CLBLL_LL_D6 CLBLL_R_X23Y103/CLBLL_L_D2 CLBLL_R_X23Y104/CLBLL_EE2A1 CLBLL_R_X23Y104/CLBLL_IMUX25 CLBLL_R_X23Y104/CLBLL_L_B5 CLBLL_R_X23Y105/CLBLL_IMUX16 CLBLL_R_X23Y105/CLBLL_IMUX32 CLBLL_R_X23Y105/CLBLL_LL_C1 CLBLL_R_X23Y105/CLBLL_L_B3 CLBLL_R_X23Y88/CLBLL_ER1BEG3 CLBLL_R_X23Y88/CLBLL_IMUX0 CLBLL_R_X23Y88/CLBLL_IMUX21 CLBLL_R_X23Y88/CLBLL_IMUX44 CLBLL_R_X23Y88/CLBLL_LL_D4 CLBLL_R_X23Y88/CLBLL_L_A3 CLBLL_R_X23Y88/CLBLL_L_C4 CLBLL_R_X23Y89/CLBLL_IMUX39 CLBLL_R_X23Y89/CLBLL_L_D3 CLBLL_R_X23Y89/CLBLL_NE2A0 CLBLL_R_X23Y90/CLBLL_IMUX18 CLBLL_R_X23Y90/CLBLL_IMUX40 CLBLL_R_X23Y90/CLBLL_LL_B2 CLBLL_R_X23Y90/CLBLL_LL_D1 CLBLL_R_X23Y90/CLBLL_WL1END0 CLBLL_R_X23Y91/CLBLL_ER1BEG2 CLBLL_R_X23Y91/CLBLL_IMUX20 CLBLL_R_X23Y91/CLBLL_L_C2 CLBLL_R_X23Y92/CLBLL_IMUX25 CLBLL_R_X23Y92/CLBLL_L_B5 CLBLL_R_X23Y92/CLBLL_SW2A0 CLBLL_R_X23Y93/CLBLL_IMUX28 CLBLL_R_X23Y93/CLBLL_LL_C4 CLBLL_R_X23Y93/CLBLL_WL1END2 CLBLL_R_X23Y95/CLBLL_IMUX15 CLBLL_R_X23Y95/CLBLL_IMUX21 CLBLL_R_X23Y95/CLBLL_IMUX5 CLBLL_R_X23Y95/CLBLL_LL_B1 CLBLL_R_X23Y95/CLBLL_L_A6 CLBLL_R_X23Y95/CLBLL_L_C4 CLBLL_R_X23Y95/CLBLL_WL1END2 CLBLL_R_X23Y96/CLBLL_IMUX38 CLBLL_R_X23Y96/CLBLL_LL_D3 CLBLL_R_X23Y96/CLBLL_SE2A3 CLBLL_R_X23Y97/CLBLL_IMUX47 CLBLL_R_X23Y97/CLBLL_LL_D5 CLBLL_R_X23Y97/CLBLL_SE2A3 CLBLL_R_X23Y98/CLBLL_EL1BEG2 CLBLL_R_X23Y98/CLBLL_IMUX29 CLBLL_R_X23Y98/CLBLL_IMUX47 CLBLL_R_X23Y98/CLBLL_LL_C2 CLBLL_R_X23Y98/CLBLL_LL_D5 CLBLL_R_X25Y102/CLBLL_ER1BEG3 CLBLL_R_X25Y104/CLBLL_EE2A1 CLBLL_R_X25Y105/CLBLL_EE2A1 CLBLL_R_X25Y106/CLBLL_IMUX20 CLBLL_R_X25Y106/CLBLL_L_C2 CLBLL_R_X25Y106/CLBLL_WR1END2 CLBLL_R_X25Y88/CLBLL_IMUX27 CLBLL_R_X25Y88/CLBLL_LL_B4 CLBLL_R_X25Y89/CLBLL_EE2A0 CLBLL_R_X25Y89/CLBLL_IMUX15 CLBLL_R_X25Y89/CLBLL_IMUX23 CLBLL_R_X25Y89/CLBLL_LL_B1 CLBLL_R_X25Y89/CLBLL_L_C3 CLBLL_R_X25Y90/CLBLL_IMUX18 CLBLL_R_X25Y90/CLBLL_IMUX38 CLBLL_R_X25Y90/CLBLL_LL_B2 CLBLL_R_X25Y90/CLBLL_LL_D3 CLBLL_R_X25Y91/CLBLL_IMUX34 CLBLL_R_X25Y91/CLBLL_L_C6 CLBLL_R_X25Y91/CLBLL_WL1END1 CLBLL_R_X25Y93/CLBLL_EE2A3 CLBLL_R_X25Y93/CLBLL_ER1BEG3 CLBLL_R_X25Y93/CLBLL_IMUX12 CLBLL_R_X25Y93/CLBLL_IMUX44 CLBLL_R_X25Y93/CLBLL_LL_B6 CLBLL_R_X25Y93/CLBLL_LL_D4 CLBLL_R_X25Y93/CLBLL_SE2A2 CLBLL_R_X25Y94/CLBLL_IMUX28 CLBLL_R_X25Y94/CLBLL_IMUX37 CLBLL_R_X25Y94/CLBLL_LL_C4 CLBLL_R_X25Y94/CLBLL_L_D4 CLBLL_R_X25Y95/CLBLL_ER1BEG3 CLBLL_R_X25Y95/CLBLL_IMUX13 CLBLL_R_X25Y95/CLBLL_IMUX45 CLBLL_R_X25Y95/CLBLL_LL_D2 CLBLL_R_X25Y95/CLBLL_L_B6 CLBLL_R_X25Y96/CLBLL_IMUX28 CLBLL_R_X25Y96/CLBLL_LL_C4 CLBLL_R_X25Y98/CLBLL_IMUX19 CLBLL_R_X25Y98/CLBLL_IMUX23 CLBLL_R_X25Y98/CLBLL_L_B2 CLBLL_R_X25Y98/CLBLL_L_C3 CLBLL_R_X25Y99/CLBLL_NE2A3 CLBLL_R_X27Y100/CLBLL_EE2BEG3 CLBLL_R_X27Y100/CLBLL_IMUX38 CLBLL_R_X27Y100/CLBLL_LL_D3 CLBLL_R_X27Y103/CLBLL_EL1BEG2 CLBLL_R_X27Y103/CLBLL_IMUX29 CLBLL_R_X27Y103/CLBLL_IMUX46 CLBLL_R_X27Y103/CLBLL_LL_C2 CLBLL_R_X27Y103/CLBLL_L_D5 CLBLL_R_X27Y104/CLBLL_IMUX42 CLBLL_R_X27Y104/CLBLL_L_D6 CLBLL_R_X27Y105/CLBLL_NE4C3 CLBLL_R_X27Y106/CLBLL_IMUX30 CLBLL_R_X27Y106/CLBLL_IMUX38 CLBLL_R_X27Y106/CLBLL_LL_D3 CLBLL_R_X27Y106/CLBLL_L_C5 CLBLL_R_X27Y106/CLBLL_NW2A3 CLBLL_R_X27Y90/CLBLL_EE2A3 CLBLL_R_X27Y92/CLBLL_IMUX1 CLBLL_R_X27Y92/CLBLL_LL_A3 CLBLL_R_X27Y93/CLBLL_ER1BEG3 CLBLL_R_X27Y93/CLBLL_IMUX38 CLBLL_R_X27Y93/CLBLL_LL_D3 CLBLL_R_X29Y100/CLBLL_IMUX39 CLBLL_R_X29Y100/CLBLL_IMUX7 CLBLL_R_X29Y100/CLBLL_LL_A1 CLBLL_R_X29Y100/CLBLL_L_D3 CLBLL_R_X29Y101/CLBLL_ER1BEG0 CLBLL_R_X29Y103/CLBLL_IMUX10 CLBLL_R_X29Y103/CLBLL_L_A4 CLBLL_R_X29Y104/CLBLL_IMUX0 CLBLL_R_X29Y104/CLBLL_L_A3 CLBLL_R_X29Y105/CLBLL_EE2A3 CLBLL_R_X29Y106/CLBLL_IMUX8 CLBLL_R_X29Y106/CLBLL_LL_A5 CLBLL_R_X29Y106/CLBLL_WR1END0 CLBLL_R_X29Y88/CLBLL_IMUX15 CLBLL_R_X29Y88/CLBLL_IMUX7 CLBLL_R_X29Y88/CLBLL_LL_A1 CLBLL_R_X29Y88/CLBLL_LL_B1 CLBLL_R_X29Y93/CLBLL_IMUX31 CLBLL_R_X29Y93/CLBLL_LL_C5 CLBLL_R_X29Y94/CLBLL_IMUX12 CLBLL_R_X29Y94/CLBLL_LL_B6 CLBLL_R_X29Y95/CLBLL_SW2A3 CLBLL_R_X29Y96/CLBLL_WW2A3 CLBLL_R_X29Y98/CLBLL_WW2A3 CLBLL_R_X29Y99/CLBLL_SE2A3 CLBLM_L_X20Y100/CLBLM_IMUX8 CLBLM_L_X20Y100/CLBLM_M_A5 CLBLM_L_X20Y101/CLBLM_IMUX34 CLBLM_L_X20Y101/CLBLM_L_C6 CLBLM_L_X20Y101/CLBLM_WR1END3 CLBLM_L_X20Y90/CLBLM_IMUX33 CLBLM_L_X20Y90/CLBLM_IMUX9 CLBLM_L_X20Y90/CLBLM_L_A5 CLBLM_L_X20Y90/CLBLM_L_C1 CLBLM_L_X20Y91/CLBLM_IMUX0 CLBLM_L_X20Y91/CLBLM_IMUX16 CLBLM_L_X20Y91/CLBLM_IMUX23 CLBLM_L_X20Y91/CLBLM_L_A3 CLBLM_L_X20Y91/CLBLM_L_B3 CLBLM_L_X20Y91/CLBLM_L_C3 CLBLM_L_X20Y92/CLBLM_IMUX12 CLBLM_L_X20Y92/CLBLM_M_B6 CLBLM_L_X20Y93/CLBLM_IMUX16 CLBLM_L_X20Y93/CLBLM_L_B3 CLBLM_L_X20Y98/CLBLM_IMUX0 CLBLM_L_X20Y98/CLBLM_L_A3 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y102/CLBLM_M_CQ CLBLM_L_X22Y102/CLBLM_WL1END1 CLBLM_L_X22Y103/CLBLM_IMUX2 CLBLM_L_X22Y103/CLBLM_M_A2 CLBLM_L_X22Y103/CLBLM_WR1END2 CLBLM_L_X22Y104/CLBLM_IMUX34 CLBLM_L_X22Y104/CLBLM_IMUX35 CLBLM_L_X22Y104/CLBLM_IMUX42 CLBLM_L_X22Y104/CLBLM_L_C6 CLBLM_L_X22Y104/CLBLM_L_D6 CLBLM_L_X22Y104/CLBLM_M_C6 CLBLM_L_X22Y88/CLBLM_IMUX31 CLBLM_L_X22Y88/CLBLM_IMUX43 CLBLM_L_X22Y88/CLBLM_M_C5 CLBLM_L_X22Y88/CLBLM_M_D6 CLBLM_L_X22Y88/CLBLM_SW2A0 CLBLM_L_X22Y89/CLBLM_IMUX25 CLBLM_L_X22Y89/CLBLM_IMUX28 CLBLM_L_X22Y89/CLBLM_L_B5 CLBLM_L_X22Y89/CLBLM_M_C4 CLBLM_L_X22Y90/CLBLM_IMUX25 CLBLM_L_X22Y90/CLBLM_IMUX32 CLBLM_L_X22Y90/CLBLM_L_B5 CLBLM_L_X22Y90/CLBLM_M_C1 CLBLM_L_X22Y90/CLBLM_WR1END2 CLBLM_L_X22Y91/CLBLM_IMUX18 CLBLM_L_X22Y91/CLBLM_IMUX25 CLBLM_L_X22Y91/CLBLM_IMUX33 CLBLM_L_X22Y91/CLBLM_L_B5 CLBLM_L_X22Y91/CLBLM_L_C1 CLBLM_L_X22Y91/CLBLM_M_B2 CLBLM_L_X22Y91/CLBLM_WR1END2 CLBLM_L_X22Y92/CLBLM_EL1BEG2 CLBLM_L_X22Y92/CLBLM_IMUX43 CLBLM_L_X22Y92/CLBLM_M_D6 CLBLM_L_X22Y93/CLBLM_IMUX21 CLBLM_L_X22Y93/CLBLM_L_C4 CLBLM_L_X22Y96/CLBLM_IMUX37 CLBLM_L_X22Y96/CLBLM_L_D4 CLBLM_L_X22Y97/CLBLM_IMUX11 CLBLM_L_X22Y97/CLBLM_M_A4 CLBLM_L_X22Y98/CLBLM_ER1BEG2 CLBLM_L_X22Y98/CLBLM_IMUX45 CLBLM_L_X22Y98/CLBLM_M_D2 CLBLM_L_X24Y100/CLBLM_IMUX38 CLBLM_L_X24Y100/CLBLM_M_D3 CLBLM_L_X24Y101/CLBLM_IMUX18 CLBLM_L_X24Y101/CLBLM_M_B2 CLBLM_L_X24Y102/CLBLM_IMUX18 CLBLM_L_X24Y102/CLBLM_IMUX35 CLBLM_L_X24Y102/CLBLM_IMUX43 CLBLM_L_X24Y102/CLBLM_M_B2 CLBLM_L_X24Y102/CLBLM_M_C6 CLBLM_L_X24Y102/CLBLM_M_D6 CLBLM_L_X24Y103/CLBLM_EE2A1 CLBLM_L_X24Y103/CLBLM_IMUX35 CLBLM_L_X24Y103/CLBLM_IMUX43 CLBLM_L_X24Y103/CLBLM_M_C6 CLBLM_L_X24Y103/CLBLM_M_D6 CLBLM_L_X24Y104/CLBLM_EE2A1 CLBLM_L_X24Y104/CLBLM_IMUX18 CLBLM_L_X24Y104/CLBLM_IMUX19 CLBLM_L_X24Y104/CLBLM_IMUX35 CLBLM_L_X24Y104/CLBLM_L_B2 CLBLM_L_X24Y104/CLBLM_M_B2 CLBLM_L_X24Y104/CLBLM_M_C6 CLBLM_L_X24Y88/CLBLM_ER1BEG3 CLBLM_L_X24Y88/CLBLM_IMUX32 CLBLM_L_X24Y88/CLBLM_IMUX33 CLBLM_L_X24Y88/CLBLM_L_C1 CLBLM_L_X24Y88/CLBLM_M_C1 CLBLM_L_X24Y89/CLBLM_BYP0 CLBLM_L_X24Y89/CLBLM_L_AX CLBLM_L_X24Y89/CLBLM_NE2A0 CLBLM_L_X24Y90/CLBLM_IMUX12 CLBLM_L_X24Y90/CLBLM_M_B6 CLBLM_L_X24Y90/CLBLM_WL1END0 CLBLM_L_X24Y91/CLBLM_ER1BEG2 CLBLM_L_X24Y91/CLBLM_IMUX36 CLBLM_L_X24Y91/CLBLM_L_D2 CLBLM_L_X24Y92/CLBLM_SW2A0 CLBLM_L_X24Y93/CLBLM_IMUX15 CLBLM_L_X24Y93/CLBLM_IMUX23 CLBLM_L_X24Y93/CLBLM_IMUX26 CLBLM_L_X24Y93/CLBLM_L_B4 CLBLM_L_X24Y93/CLBLM_L_C3 CLBLM_L_X24Y93/CLBLM_M_B1 CLBLM_L_X24Y93/CLBLM_WL1END2 CLBLM_L_X24Y95/CLBLM_IMUX22 CLBLM_L_X24Y95/CLBLM_IMUX38 CLBLM_L_X24Y95/CLBLM_IMUX46 CLBLM_L_X24Y95/CLBLM_L_D5 CLBLM_L_X24Y95/CLBLM_M_C3 CLBLM_L_X24Y95/CLBLM_M_D3 CLBLM_L_X24Y95/CLBLM_WL1END2 CLBLM_L_X24Y96/CLBLM_IMUX23 CLBLM_L_X24Y96/CLBLM_IMUX46 CLBLM_L_X24Y96/CLBLM_L_C3 CLBLM_L_X24Y96/CLBLM_L_D5 CLBLM_L_X24Y96/CLBLM_SE2A3 CLBLM_L_X24Y97/CLBLM_IMUX23 CLBLM_L_X24Y97/CLBLM_L_C3 CLBLM_L_X24Y97/CLBLM_SE2A3 CLBLM_L_X24Y98/CLBLM_EL1BEG2 CLBLM_L_X24Y98/CLBLM_IMUX35 CLBLM_L_X24Y98/CLBLM_M_C6 CLBLM_L_X24Y99/CLBLM_IMUX45 CLBLM_L_X24Y99/CLBLM_M_D2 CLBLM_L_X26Y101/CLBLM_IMUX38 CLBLM_L_X26Y101/CLBLM_M_D3 CLBLM_L_X26Y102/CLBLM_ER1BEG3 CLBLM_L_X26Y102/CLBLM_IMUX23 CLBLM_L_X26Y102/CLBLM_IMUX39 CLBLM_L_X26Y102/CLBLM_L_C3 CLBLM_L_X26Y102/CLBLM_L_D3 CLBLM_L_X26Y103/CLBLM_IMUX0 CLBLM_L_X26Y103/CLBLM_L_A3 CLBLM_L_X26Y104/CLBLM_EE2A1 CLBLM_L_X26Y104/CLBLM_IMUX42 CLBLM_L_X26Y104/CLBLM_L_D6 CLBLM_L_X26Y105/CLBLM_EE2A1 CLBLM_L_X26Y105/CLBLM_IMUX35 CLBLM_L_X26Y105/CLBLM_IMUX42 CLBLM_L_X26Y105/CLBLM_L_D6 CLBLM_L_X26Y105/CLBLM_M_C6 CLBLM_L_X26Y106/CLBLM_WR1END2 CLBLM_L_X26Y89/CLBLM_EE2A0 CLBLM_L_X26Y89/CLBLM_IMUX15 CLBLM_L_X26Y89/CLBLM_IMUX8 CLBLM_L_X26Y89/CLBLM_M_A5 CLBLM_L_X26Y89/CLBLM_M_B1 CLBLM_L_X26Y90/CLBLM_IMUX31 CLBLM_L_X26Y90/CLBLM_M_C5 CLBLM_L_X26Y91/CLBLM_WL1END1 CLBLM_L_X26Y92/CLBLM_IMUX15 CLBLM_L_X26Y92/CLBLM_M_B1 CLBLM_L_X26Y93/CLBLM_EE2A3 CLBLM_L_X26Y93/CLBLM_ER1BEG3 CLBLM_L_X26Y93/CLBLM_IMUX31 CLBLM_L_X26Y93/CLBLM_IMUX5 CLBLM_L_X26Y93/CLBLM_L_A6 CLBLM_L_X26Y93/CLBLM_M_C5 CLBLM_L_X26Y93/CLBLM_SE2A2 CLBLM_L_X26Y95/CLBLM_ER1BEG3 CLBLM_L_X26Y95/CLBLM_IMUX23 CLBLM_L_X26Y95/CLBLM_L_C3 CLBLM_L_X26Y99/CLBLM_IMUX27 CLBLM_L_X26Y99/CLBLM_IMUX29 CLBLM_L_X26Y99/CLBLM_M_B4 CLBLM_L_X26Y99/CLBLM_M_C2 CLBLM_L_X26Y99/CLBLM_NE2A3 CLBLM_L_X28Y100/CLBLM_EE2BEG3 CLBLM_L_X28Y103/CLBLM_EL1BEG2 CLBLM_L_X28Y105/CLBLM_NE4C3 CLBLM_L_X28Y106/CLBLM_IMUX7 CLBLM_L_X28Y106/CLBLM_M_A1 CLBLM_L_X28Y106/CLBLM_NW2A3 CLBLM_L_X28Y89/CLBLM_IMUX7 CLBLM_L_X28Y89/CLBLM_M_A1 CLBLM_L_X28Y90/CLBLM_EE2A3 CLBLM_L_X28Y93/CLBLM_ER1BEG3 CLBLM_L_X28Y93/CLBLM_IMUX31 CLBLM_L_X28Y93/CLBLM_M_C5 CLBLM_L_X28Y95/CLBLM_IMUX28 CLBLM_L_X28Y95/CLBLM_M_C4 CLBLM_L_X28Y96/CLBLM_IMUX47 CLBLM_L_X28Y96/CLBLM_M_D5 CLBLM_L_X28Y98/CLBLM_IMUX31 CLBLM_L_X28Y98/CLBLM_M_C5 CLBLM_L_X30Y101/CLBLM_ER1BEG0 CLBLM_L_X30Y101/CLBLM_IMUX10 CLBLM_L_X30Y101/CLBLM_L_A4 CLBLM_L_X30Y103/CLBLM_IMUX7 CLBLM_L_X30Y103/CLBLM_M_A1 CLBLM_L_X30Y104/CLBLM_IMUX7 CLBLM_L_X30Y104/CLBLM_M_A1 CLBLM_L_X30Y105/CLBLM_EE2A3 CLBLM_L_X30Y105/CLBLM_IMUX7 CLBLM_L_X30Y105/CLBLM_M_A1 CLBLM_L_X30Y106/CLBLM_WR1END0 CLBLM_L_X30Y95/CLBLM_SW2A3 CLBLM_L_X30Y96/CLBLM_IMUX7 CLBLM_L_X30Y96/CLBLM_M_A1 CLBLM_L_X30Y96/CLBLM_WW2A3 CLBLM_L_X30Y97/CLBLM_IMUX15 CLBLM_L_X30Y97/CLBLM_M_B1 CLBLM_L_X30Y98/CLBLM_IMUX7 CLBLM_L_X30Y98/CLBLM_M_A1 CLBLM_L_X30Y98/CLBLM_WW2A3 CLBLM_L_X30Y99/CLBLM_IMUX6 CLBLM_L_X30Y99/CLBLM_L_A1 CLBLM_L_X30Y99/CLBLM_SE2A3 INT_L_X20Y100/IMUX_L8 INT_L_X20Y100/WL1END_N1_3 INT_L_X20Y101/IMUX_L34 INT_L_X20Y101/WL1END1 INT_L_X20Y101/WR1BEG3 INT_L_X20Y90/IMUX_L33 INT_L_X20Y90/IMUX_L9 INT_L_X20Y90/NL1BEG0 INT_L_X20Y90/NL1END_S3_0 INT_L_X20Y90/WL1END0 INT_L_X20Y91/IMUX_L0 INT_L_X20Y91/IMUX_L16 INT_L_X20Y91/IMUX_L23 INT_L_X20Y91/NE2BEG3 INT_L_X20Y91/NL1BEG2 INT_L_X20Y91/NL1BEG_N3 INT_L_X20Y91/NL1END0 INT_L_X20Y91/NN2BEG0 INT_L_X20Y91/WR1END3 INT_L_X20Y92/EL1BEG1 INT_L_X20Y92/IMUX_L12 INT_L_X20Y92/NE2A3 INT_L_X20Y92/NL1END2 INT_L_X20Y92/NN2A0 INT_L_X20Y92/NN2END_S2_0 INT_L_X20Y93/IMUX_L16 INT_L_X20Y93/NN2END0 INT_L_X20Y98/ER1BEG1 INT_L_X20Y98/IMUX_L0 INT_L_X20Y98/SL1END0 INT_L_X20Y99/SL1BEG0 INT_L_X20Y99/SR1BEG_S0 INT_L_X20Y99/WL1END3 INT_L_X22Y102/LOGIC_OUTS_L6 INT_L_X22Y102/NE2BEG2 INT_L_X22Y102/NL1BEG1 INT_L_X22Y102/WL1BEG1 INT_L_X22Y103/EE2BEG1 INT_L_X22Y103/IMUX_L2 INT_L_X22Y103/NE2A2 INT_L_X22Y103/NL1END1 INT_L_X22Y103/NR1BEG1 INT_L_X22Y103/WR1BEG2 INT_L_X22Y104/EE2BEG1 INT_L_X22Y104/IMUX_L34 INT_L_X22Y104/IMUX_L35 INT_L_X22Y104/IMUX_L42 INT_L_X22Y104/NR1END1 INT_L_X22Y88/ER1BEG2 INT_L_X22Y88/IMUX_L31 INT_L_X22Y88/IMUX_L43 INT_L_X22Y88/SE2A0 INT_L_X22Y88/SL1END1 INT_L_X22Y88/SW2A0 INT_L_X22Y88/SW2END3 INT_L_X22Y89/IMUX_L25 INT_L_X22Y89/IMUX_L28 INT_L_X22Y89/SE2BEG0 INT_L_X22Y89/SL1BEG1 INT_L_X22Y89/SR1END1 INT_L_X22Y89/SW2BEG0 INT_L_X22Y89/SW2END0 INT_L_X22Y89/SW2END_N0_3 INT_L_X22Y90/IMUX_L25 INT_L_X22Y90/IMUX_L32 INT_L_X22Y90/SR1BEG1 INT_L_X22Y90/WL1END0 INT_L_X22Y90/WR1BEG2 INT_L_X22Y91/IMUX_L18 INT_L_X22Y91/IMUX_L25 INT_L_X22Y91/IMUX_L33 INT_L_X22Y91/NW2END1 INT_L_X22Y91/WL1END0 INT_L_X22Y91/WR1BEG2 INT_L_X22Y92/EL1END2 INT_L_X22Y92/IMUX_L43 INT_L_X22Y92/NR1BEG2 INT_L_X22Y93/IMUX_L21 INT_L_X22Y93/NR1END2 INT_L_X22Y96/IMUX_L37 INT_L_X22Y96/NL1BEG2 INT_L_X22Y96/WL1END2 INT_L_X22Y97/IMUX_L11 INT_L_X22Y97/NL1END2 INT_L_X22Y98/ER1BEG3 INT_L_X22Y98/ER1END2 INT_L_X22Y98/IMUX_L45 INT_L_X24Y100/IMUX_L38 INT_L_X24Y100/SR1END2 INT_L_X24Y101/IMUX_L18 INT_L_X24Y101/SL1END1 INT_L_X24Y101/SR1BEG2 INT_L_X24Y102/ER1BEG2 INT_L_X24Y102/IMUX_L18 INT_L_X24Y102/IMUX_L35 INT_L_X24Y102/IMUX_L43 INT_L_X24Y102/SL1BEG1 INT_L_X24Y102/SL1END1 INT_L_X24Y103/EE2END1 INT_L_X24Y103/IMUX_L35 INT_L_X24Y103/IMUX_L43 INT_L_X24Y103/NN2BEG1 INT_L_X24Y103/SL1BEG1 INT_L_X24Y104/EE2BEG1 INT_L_X24Y104/EE2END1 INT_L_X24Y104/IMUX_L18 INT_L_X24Y104/IMUX_L19 INT_L_X24Y104/IMUX_L35 INT_L_X24Y104/NN2A1 INT_L_X24Y105/EE2BEG1 INT_L_X24Y105/NN2END1 INT_L_X24Y88/EL1BEG2 INT_L_X24Y88/ER1END3 INT_L_X24Y88/IMUX_L32 INT_L_X24Y88/IMUX_L33 INT_L_X24Y88/NE2END_S3_0 INT_L_X24Y88/SL1END0 INT_L_X24Y89/BYP_ALT0 INT_L_X24Y89/BYP_L0 INT_L_X24Y89/EE2BEG0 INT_L_X24Y89/ER1END_N3_3 INT_L_X24Y89/NE2END0 INT_L_X24Y89/SL1BEG0 INT_L_X24Y90/IMUX_L12 INT_L_X24Y90/WL1BEG0 INT_L_X24Y90/WL1END1 INT_L_X24Y91/ER1BEG3 INT_L_X24Y91/ER1END2 INT_L_X24Y91/IMUX_L36 INT_L_X24Y92/SW2A0 INT_L_X24Y93/EE2BEG3 INT_L_X24Y93/IMUX_L15 INT_L_X24Y93/IMUX_L23 INT_L_X24Y93/IMUX_L26 INT_L_X24Y93/SR1BEG_S0 INT_L_X24Y93/SS2END3 INT_L_X24Y93/SW2BEG0 INT_L_X24Y93/WL1BEG2 INT_L_X24Y94/SS2A3 INT_L_X24Y94/SS2END_N0_3 INT_L_X24Y95/IMUX_L22 INT_L_X24Y95/IMUX_L38 INT_L_X24Y95/IMUX_L46 INT_L_X24Y95/SL1END3 INT_L_X24Y95/SS2BEG3 INT_L_X24Y95/WL1BEG2 INT_L_X24Y96/EL1BEG2 INT_L_X24Y96/IMUX_L23 INT_L_X24Y96/IMUX_L46 INT_L_X24Y96/SE2END3 INT_L_X24Y96/SL1BEG3 INT_L_X24Y97/IMUX_L23 INT_L_X24Y97/SE2END3 INT_L_X24Y98/EL1BEG1 INT_L_X24Y98/EL1END2 INT_L_X24Y98/ER1BEG3 INT_L_X24Y98/IMUX_L35 INT_L_X24Y98/NR1BEG2 INT_L_X24Y99/IMUX_L45 INT_L_X24Y99/NR1END2 INT_L_X26Y100/NE2A3 INT_L_X26Y100/NN2A3 INT_L_X26Y101/IMUX_L38 INT_L_X26Y101/NE6BEG3 INT_L_X26Y101/NN2END3 INT_L_X26Y102/ER1END3 INT_L_X26Y102/IMUX_L23 INT_L_X26Y102/IMUX_L39 INT_L_X26Y102/NE2BEG3 INT_L_X26Y103/ER1END_N3_3 INT_L_X26Y103/IMUX_L0 INT_L_X26Y103/NE2A3 INT_L_X26Y104/EE2END1 INT_L_X26Y104/IMUX_L42 INT_L_X26Y104/SE2A1 INT_L_X26Y105/EE2END1 INT_L_X26Y105/IMUX_L35 INT_L_X26Y105/IMUX_L42 INT_L_X26Y105/NR1BEG1 INT_L_X26Y105/SE2BEG1 INT_L_X26Y106/NR1END1 INT_L_X26Y106/WR1BEG2 INT_L_X26Y89/EE2END0 INT_L_X26Y89/IMUX_L15 INT_L_X26Y89/IMUX_L8 INT_L_X26Y89/SL1END3 INT_L_X26Y90/EE2BEG3 INT_L_X26Y90/IMUX_L31 INT_L_X26Y90/SL1BEG3 INT_L_X26Y90/SS2END3 INT_L_X26Y91/SS2A3 INT_L_X26Y91/SS2END2 INT_L_X26Y91/SS2END_N0_3 INT_L_X26Y91/WL1BEG1 INT_L_X26Y92/IMUX_L15 INT_L_X26Y92/SL1END3 INT_L_X26Y92/SS2A2 INT_L_X26Y92/SS2BEG3 INT_L_X26Y93/EE2END3 INT_L_X26Y93/EL1BEG2 INT_L_X26Y93/ER1BEG3 INT_L_X26Y93/ER1END3 INT_L_X26Y93/IMUX_L31 INT_L_X26Y93/IMUX_L5 INT_L_X26Y93/SE2END2 INT_L_X26Y93/SL1BEG3 INT_L_X26Y93/SS2BEG2 INT_L_X26Y94/ER1END_N3_3 INT_L_X26Y95/ER1END3 INT_L_X26Y95/IMUX_L23 INT_L_X26Y96/ER1END_N3_3 INT_L_X26Y99/FAN_ALT3 INT_L_X26Y99/FAN_BOUNCE3 INT_L_X26Y99/IMUX_L27 INT_L_X26Y99/IMUX_L29 INT_L_X26Y99/NE2BEG3 INT_L_X26Y99/NE2END3 INT_L_X26Y99/NN2BEG3 INT_L_X28Y100/EE2A3 INT_L_X28Y103/EL1BEG1 INT_L_X28Y103/EL1END2 INT_L_X28Y103/ER1BEG3 INT_L_X28Y105/EE2BEG3 INT_L_X28Y105/NE6END3 INT_L_X28Y105/NR1BEG3 INT_L_X28Y105/NW2BEG3 INT_L_X28Y106/IMUX_L7 INT_L_X28Y106/NR1END3 INT_L_X28Y106/NW2A3 INT_L_X28Y88/SE2A3 INT_L_X28Y89/IMUX_L7 INT_L_X28Y89/SE2BEG3 INT_L_X28Y89/SL1END3 INT_L_X28Y90/EE2END3 INT_L_X28Y90/SL1BEG3 INT_L_X28Y93/EL1BEG2 INT_L_X28Y93/ER1END3 INT_L_X28Y93/IMUX_L31 INT_L_X28Y94/ER1END_N3_3 INT_L_X28Y95/IMUX_L28 INT_L_X28Y95/NW2END2 INT_L_X28Y96/IMUX_L47 INT_L_X28Y96/WW2END3 INT_L_X28Y97/WW2END_N0_3 INT_L_X28Y98/IMUX_L31 INT_L_X28Y98/WW2END3 INT_L_X28Y99/WW2END_N0_3 INT_L_X30Y101/ER1END0 INT_L_X30Y101/IMUX_L10 INT_L_X30Y103/IMUX_L7 INT_L_X30Y103/SL1END3 INT_L_X30Y104/IMUX_L7 INT_L_X30Y104/SL1BEG3 INT_L_X30Y104/SL1END3 INT_L_X30Y105/EE2END3 INT_L_X30Y105/IMUX_L7 INT_L_X30Y105/SL1BEG3 INT_L_X30Y105/WR1BEG_S0 INT_L_X30Y106/WR1BEG0 INT_L_X30Y95/SW2A3 INT_L_X30Y96/IMUX_L7 INT_L_X30Y96/SS2END3 INT_L_X30Y96/SW2BEG3 INT_L_X30Y96/WW2BEG3 INT_L_X30Y97/IMUX_L15 INT_L_X30Y97/SL1END3 INT_L_X30Y97/SS2A3 INT_L_X30Y97/SS2END_N0_3 INT_L_X30Y98/IMUX_L7 INT_L_X30Y98/SL1BEG3 INT_L_X30Y98/SL1END3 INT_L_X30Y98/SS2BEG3 INT_L_X30Y98/WW2BEG3 INT_L_X30Y99/IMUX_L6 INT_L_X30Y99/SE2END3 INT_L_X30Y99/SL1BEG3 INT_R_X19Y101/IMUX15 INT_R_X19Y101/IMUX23 INT_R_X19Y101/WR1END3 INT_R_X21Y100/IMUX25 INT_R_X21Y100/IMUX31 INT_R_X21Y100/IMUX41 INT_R_X21Y100/IMUX47 INT_R_X21Y100/SR1BEG_S0 INT_R_X21Y100/SR1END3 INT_R_X21Y100/WL1BEG_N3 INT_R_X21Y101/IMUX37 INT_R_X21Y101/SR1BEG3 INT_R_X21Y101/SR1END2 INT_R_X21Y101/SR1END_N3_3 INT_R_X21Y101/WL1BEG1 INT_R_X21Y102/IMUX3 INT_R_X21Y102/IMUX42 INT_R_X21Y102/SR1BEG2 INT_R_X21Y102/WL1END1 INT_R_X21Y103/IMUX21 INT_R_X21Y103/WR1END2 INT_R_X21Y88/IMUX9 INT_R_X21Y88/SW2END0 INT_R_X21Y90/IMUX13 INT_R_X21Y90/IMUX21 INT_R_X21Y90/WL1BEG0 INT_R_X21Y90/WR1END2 INT_R_X21Y91/WR1BEG3 INT_R_X21Y91/WR1END2 INT_R_X21Y92/EL1BEG2 INT_R_X21Y92/EL1END1 INT_R_X21Y92/IMUX25 INT_R_X21Y92/NE2END3 INT_R_X21Y92/NL1BEG2 INT_R_X21Y93/IMUX35 INT_R_X21Y93/NL1END2 INT_R_X21Y97/IMUX27 INT_R_X21Y97/IMUX34 INT_R_X21Y97/SL1END1 INT_R_X21Y98/ER1BEG2 INT_R_X21Y98/ER1END1 INT_R_X21Y98/SL1BEG1 INT_R_X21Y99/WL1BEG3 INT_R_X23Y103/EE2A1 INT_R_X23Y103/IMUX28 INT_R_X23Y103/IMUX36 INT_R_X23Y103/IMUX43 INT_R_X23Y103/NE2END2 INT_R_X23Y103/NL1BEG1 INT_R_X23Y104/EE2A1 INT_R_X23Y104/IMUX25 INT_R_X23Y104/NL1BEG0 INT_R_X23Y104/NL1END1 INT_R_X23Y104/NL1END_S3_0 INT_R_X23Y105/IMUX16 INT_R_X23Y105/IMUX32 INT_R_X23Y105/NL1END0 INT_R_X23Y88/ER1BEG3 INT_R_X23Y88/ER1END2 INT_R_X23Y88/IMUX0 INT_R_X23Y88/IMUX21 INT_R_X23Y88/IMUX44 INT_R_X23Y88/NE2BEG0 INT_R_X23Y88/SE2END0 INT_R_X23Y88/SW2A3 INT_R_X23Y89/IMUX39 INT_R_X23Y89/NE2A0 INT_R_X23Y89/SR1END3 INT_R_X23Y89/SW2A0 INT_R_X23Y89/SW2BEG3 INT_R_X23Y90/IMUX18 INT_R_X23Y90/IMUX40 INT_R_X23Y90/NW2BEG1 INT_R_X23Y90/SL1END1 INT_R_X23Y90/SR1BEG3 INT_R_X23Y90/SR1END2 INT_R_X23Y90/SR1END_N3_3 INT_R_X23Y90/SW2BEG0 INT_R_X23Y90/WL1BEG0 INT_R_X23Y90/WL1END0 INT_R_X23Y91/ER1BEG2 INT_R_X23Y91/IMUX20 INT_R_X23Y91/NW2A1 INT_R_X23Y91/SL1BEG1 INT_R_X23Y91/SR1BEG2 INT_R_X23Y91/SR1END1 INT_R_X23Y91/WL1BEG0 INT_R_X23Y92/IMUX25 INT_R_X23Y92/SR1BEG1 INT_R_X23Y92/SW2END0 INT_R_X23Y93/IMUX28 INT_R_X23Y93/WL1END2 INT_R_X23Y95/IMUX15 INT_R_X23Y95/IMUX21 INT_R_X23Y95/IMUX5 INT_R_X23Y95/SS2END3 INT_R_X23Y95/WL1END2 INT_R_X23Y96/IMUX38 INT_R_X23Y96/SE2A3 INT_R_X23Y96/SL1END3 INT_R_X23Y96/SS2A3 INT_R_X23Y96/SS2END_N0_3 INT_R_X23Y96/WL1BEG2 INT_R_X23Y97/IMUX47 INT_R_X23Y97/SE2A3 INT_R_X23Y97/SE2BEG3 INT_R_X23Y97/SL1BEG3 INT_R_X23Y97/SL1END3 INT_R_X23Y97/SS2BEG3 INT_R_X23Y98/EL1BEG2 INT_R_X23Y98/ER1END3 INT_R_X23Y98/FAN_ALT3 INT_R_X23Y98/FAN_BOUNCE3 INT_R_X23Y98/IMUX29 INT_R_X23Y98/IMUX47 INT_R_X23Y98/SE2BEG3 INT_R_X23Y98/SL1BEG3 INT_R_X23Y99/ER1END_N3_3 INT_R_X25Y102/ER1BEG3 INT_R_X25Y102/ER1END2 INT_R_X25Y104/EE2A1 INT_R_X25Y105/EE2A1 INT_R_X25Y106/IMUX20 INT_R_X25Y106/WR1END2 INT_R_X25Y88/EL1END2 INT_R_X25Y88/IMUX27 INT_R_X25Y89/EE2A0 INT_R_X25Y89/IMUX15 INT_R_X25Y89/IMUX23 INT_R_X25Y89/SS2END3 INT_R_X25Y90/FAN_ALT1 INT_R_X25Y90/FAN_BOUNCE1 INT_R_X25Y90/IMUX18 INT_R_X25Y90/IMUX38 INT_R_X25Y90/SR1END2 INT_R_X25Y90/SS2A3 INT_R_X25Y90/SS2END_N0_3 INT_R_X25Y90/WL1BEG1 INT_R_X25Y91/ER1END3 INT_R_X25Y91/IMUX34 INT_R_X25Y91/SR1BEG2 INT_R_X25Y91/SS2BEG3 INT_R_X25Y91/WL1END1 INT_R_X25Y92/ER1END_N3_3 INT_R_X25Y93/EE2A3 INT_R_X25Y93/ER1BEG3 INT_R_X25Y93/IMUX12 INT_R_X25Y93/IMUX44 INT_R_X25Y93/SE2A2 INT_R_X25Y93/SL1END2 INT_R_X25Y94/IMUX28 INT_R_X25Y94/IMUX37 INT_R_X25Y94/SE2BEG2 INT_R_X25Y94/SL1BEG2 INT_R_X25Y94/SL1END2 INT_R_X25Y94/SS2END2 INT_R_X25Y95/ER1BEG3 INT_R_X25Y95/IMUX13 INT_R_X25Y95/IMUX45 INT_R_X25Y95/SL1BEG2 INT_R_X25Y95/SL1END2 INT_R_X25Y95/SS2A2 INT_R_X25Y96/EL1END2 INT_R_X25Y96/IMUX28 INT_R_X25Y96/SL1BEG2 INT_R_X25Y96/SS2BEG2 INT_R_X25Y98/EL1END1 INT_R_X25Y98/ER1END3 INT_R_X25Y98/IMUX19 INT_R_X25Y98/IMUX23 INT_R_X25Y98/NE2BEG3 INT_R_X25Y99/ER1END_N3_3 INT_R_X25Y99/NE2A3 INT_R_X27Y100/EE2BEG3 INT_R_X27Y100/IMUX38 INT_R_X27Y100/NE2END3 INT_R_X27Y101/NE6A3 INT_R_X27Y102/NE6B3 INT_R_X27Y103/EL1BEG2 INT_R_X27Y103/IMUX29 INT_R_X27Y103/IMUX46 INT_R_X27Y103/NE2END3 INT_R_X27Y103/NE6C3 INT_R_X27Y104/IMUX42 INT_R_X27Y104/NE6D3 INT_R_X27Y104/SE2END1 INT_R_X27Y105/NE6E3 INT_R_X27Y106/IMUX30 INT_R_X27Y106/IMUX38 INT_R_X27Y106/NW2END3 INT_R_X27Y90/EE2A3 INT_R_X27Y92/IMUX1 INT_R_X27Y92/SL1END3 INT_R_X27Y92/SR1BEG_S0 INT_R_X27Y93/EL1END2 INT_R_X27Y93/ER1BEG3 INT_R_X27Y93/ER1END3 INT_R_X27Y93/IMUX38 INT_R_X27Y93/SL1BEG3 INT_R_X27Y94/ER1END_N3_3 INT_R_X29Y100/EE2END3 INT_R_X29Y100/ER1BEG_S0 INT_R_X29Y100/IMUX39 INT_R_X29Y100/IMUX7 INT_R_X29Y100/SE2BEG3 INT_R_X29Y101/ER1BEG0 INT_R_X29Y103/EL1END1 INT_R_X29Y103/ER1END3 INT_R_X29Y103/IMUX10 INT_R_X29Y104/ER1END_N3_3 INT_R_X29Y104/IMUX0 INT_R_X29Y105/EE2A3 INT_R_X29Y105/WR1END_S1_0 INT_R_X29Y106/IMUX8 INT_R_X29Y106/WR1END0 INT_R_X29Y88/IMUX15 INT_R_X29Y88/IMUX7 INT_R_X29Y88/SE2END3 INT_R_X29Y93/EL1END2 INT_R_X29Y93/IMUX31 INT_R_X29Y93/NR1BEG2 INT_R_X29Y93/SS2END3 INT_R_X29Y94/IMUX12 INT_R_X29Y94/NR1END2 INT_R_X29Y94/NW2BEG2 INT_R_X29Y94/SS2A3 INT_R_X29Y94/SS2END_N0_3 INT_R_X29Y95/NW2A2 INT_R_X29Y95/SS2BEG3 INT_R_X29Y95/SW2END3 INT_R_X29Y96/SW2END_N0_3 INT_R_X29Y96/WW2A3 INT_R_X29Y98/WW2A3 INT_R_X29Y99/SE2A3 VBRK_X60Y100/VBRK_SE2A3 VBRK_X60Y101/VBRK_SE2A3 VBRK_X60Y102/VBRK_EL1BEG2 VBRK_X60Y108/VBRK_EE2A1 VBRK_X60Y109/VBRK_EE2A1 VBRK_X60Y92/VBRK_ER1BEG3 VBRK_X60Y93/VBRK_NE2A0 VBRK_X60Y94/VBRK_WL1END0 VBRK_X60Y95/VBRK_ER1BEG2 VBRK_X60Y96/VBRK_SW2A0 VBRK_X60Y97/VBRK_WL1END2 VBRK_X60Y99/VBRK_WL1END2 VBRK_X73Y100/VBRK_WW2A3 VBRK_X73Y102/VBRK_WW2A3 VBRK_X73Y103/VBRK_SE2A3 VBRK_X73Y106/VBRK_ER1BEG0 VBRK_X73Y110/VBRK_EE2A3 VBRK_X73Y111/VBRK_WR1END0 VBRK_X73Y99/VBRK_SW2A3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y100/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X20Y101/INT_L.WL1END1->>IMUX_L34 INT_L_X20Y101/INT_L.WL1END1->>WR1BEG3 INT_L_X20Y90/INT_L.WL1END0->>IMUX_L33 INT_L_X20Y90/INT_L.WL1END0->>IMUX_L9 INT_L_X20Y90/INT_L.WL1END0->>NL1BEG0 INT_L_X20Y91/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X20Y91/INT_L.NL1END0->>IMUX_L0 INT_L_X20Y91/INT_L.NL1END0->>IMUX_L16 INT_L_X20Y91/INT_L.NL1END0->>NL1BEG_N3 INT_L_X20Y91/INT_L.NL1END0->>NN2BEG0 INT_L_X20Y91/INT_L.WR1END3->>IMUX_L23 INT_L_X20Y91/INT_L.WR1END3->>NL1BEG2 INT_L_X20Y92/INT_L.NL1END2->>EL1BEG1 INT_L_X20Y92/INT_L.NL1END2->>IMUX_L12 INT_L_X20Y93/INT_L.NN2END0->>IMUX_L16 INT_L_X20Y98/INT_L.SL1END0->>ER1BEG1 INT_L_X20Y98/INT_L.SL1END0->>IMUX_L0 INT_L_X20Y99/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X20Y99/INT_L.WL1END3->>SR1BEG_S0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X22Y102/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X22Y102/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X22Y103/INT_L.NL1END1->>EE2BEG1 INT_L_X22Y103/INT_L.NL1END1->>IMUX_L2 INT_L_X22Y103/INT_L.NL1END1->>NR1BEG1 INT_L_X22Y103/INT_L.NL1END1->>WR1BEG2 INT_L_X22Y104/INT_L.NR1END1->>EE2BEG1 INT_L_X22Y104/INT_L.NR1END1->>IMUX_L34 INT_L_X22Y104/INT_L.NR1END1->>IMUX_L35 INT_L_X22Y104/INT_L.NR1END1->>IMUX_L42 INT_L_X22Y88/INT_L.SL1END1->>ER1BEG2 INT_L_X22Y88/INT_L.SL1END1->>IMUX_L43 INT_L_X22Y88/INT_L.SW2END3->>IMUX_L31 INT_L_X22Y89/INT_L.SR1END1->>IMUX_L28 INT_L_X22Y89/INT_L.SR1END1->>SL1BEG1 INT_L_X22Y89/INT_L.SW2END0->>IMUX_L25 INT_L_X22Y89/INT_L.SW2END0->>SE2BEG0 INT_L_X22Y89/INT_L.SW2END0->>SW2BEG0 INT_L_X22Y90/INT_L.WL1END0->>IMUX_L25 INT_L_X22Y90/INT_L.WL1END0->>IMUX_L32 INT_L_X22Y90/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y90/INT_L.WL1END0->>WR1BEG2 INT_L_X22Y91/INT_L.NW2END1->>IMUX_L18 INT_L_X22Y91/INT_L.NW2END1->>WR1BEG2 INT_L_X22Y91/INT_L.WL1END0->>IMUX_L25 INT_L_X22Y91/INT_L.WL1END0->>IMUX_L33 INT_L_X22Y92/INT_L.EL1END2->>IMUX_L43 INT_L_X22Y92/INT_L.EL1END2->>NR1BEG2 INT_L_X22Y93/INT_L.NR1END2->>IMUX_L21 INT_L_X22Y96/INT_L.WL1END2->>IMUX_L37 INT_L_X22Y96/INT_L.WL1END2->>NL1BEG2 INT_L_X22Y97/INT_L.NL1END2->>IMUX_L11 INT_L_X22Y98/INT_L.ER1END2->>ER1BEG3 INT_L_X22Y98/INT_L.ER1END2->>IMUX_L45 INT_L_X24Y100/INT_L.SR1END2->>IMUX_L38 INT_L_X24Y101/INT_L.SL1END1->>IMUX_L18 INT_L_X24Y101/INT_L.SL1END1->>SR1BEG2 INT_L_X24Y102/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y102/INT_L.SL1END1->>IMUX_L18 INT_L_X24Y102/INT_L.SL1END1->>IMUX_L35 INT_L_X24Y102/INT_L.SL1END1->>IMUX_L43 INT_L_X24Y102/INT_L.SL1END1->>SL1BEG1 INT_L_X24Y103/INT_L.EE2END1->>IMUX_L35 INT_L_X24Y103/INT_L.EE2END1->>IMUX_L43 INT_L_X24Y103/INT_L.EE2END1->>NN2BEG1 INT_L_X24Y103/INT_L.EE2END1->>SL1BEG1 INT_L_X24Y104/INT_L.EE2END1->>EE2BEG1 INT_L_X24Y104/INT_L.EE2END1->>IMUX_L18 INT_L_X24Y104/INT_L.EE2END1->>IMUX_L19 INT_L_X24Y104/INT_L.EE2END1->>IMUX_L35 INT_L_X24Y105/INT_L.NN2END1->>EE2BEG1 INT_L_X24Y88/INT_L.ER1END3->>EL1BEG2 INT_L_X24Y88/INT_L.SL1END0->>IMUX_L32 INT_L_X24Y88/INT_L.SL1END0->>IMUX_L33 INT_L_X24Y89/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y89/INT_L.NE2END0->>BYP_ALT0 INT_L_X24Y89/INT_L.NE2END0->>EE2BEG0 INT_L_X24Y89/INT_L.NE2END0->>SL1BEG0 INT_L_X24Y90/INT_L.WL1END1->>IMUX_L12 INT_L_X24Y90/INT_L.WL1END1->>WL1BEG0 INT_L_X24Y91/INT_L.ER1END2->>ER1BEG3 INT_L_X24Y91/INT_L.ER1END2->>IMUX_L36 INT_L_X24Y93/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X24Y93/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X24Y93/INT_L.SS2END3->>EE2BEG3 INT_L_X24Y93/INT_L.SS2END3->>IMUX_L15 INT_L_X24Y93/INT_L.SS2END3->>IMUX_L23 INT_L_X24Y93/INT_L.SS2END3->>SR1BEG_S0 INT_L_X24Y93/INT_L.SS2END3->>WL1BEG2 INT_L_X24Y95/INT_L.SL1END3->>IMUX_L22 INT_L_X24Y95/INT_L.SL1END3->>IMUX_L38 INT_L_X24Y95/INT_L.SL1END3->>IMUX_L46 INT_L_X24Y95/INT_L.SL1END3->>SS2BEG3 INT_L_X24Y95/INT_L.SL1END3->>WL1BEG2 INT_L_X24Y96/INT_L.SE2END3->>EL1BEG2 INT_L_X24Y96/INT_L.SE2END3->>IMUX_L23 INT_L_X24Y96/INT_L.SE2END3->>IMUX_L46 INT_L_X24Y96/INT_L.SE2END3->>SL1BEG3 INT_L_X24Y97/INT_L.SE2END3->>IMUX_L23 INT_L_X24Y98/INT_L.EL1END2->>EL1BEG1 INT_L_X24Y98/INT_L.EL1END2->>ER1BEG3 INT_L_X24Y98/INT_L.EL1END2->>IMUX_L35 INT_L_X24Y98/INT_L.EL1END2->>NR1BEG2 INT_L_X24Y99/INT_L.NR1END2->>IMUX_L45 INT_L_X26Y101/INT_L.NN2END3->>IMUX_L38 INT_L_X26Y101/INT_L.NN2END3->>NE6BEG3 INT_L_X26Y102/INT_L.ER1END3->>IMUX_L23 INT_L_X26Y102/INT_L.ER1END3->>IMUX_L39 INT_L_X26Y102/INT_L.ER1END3->>NE2BEG3 INT_L_X26Y103/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X26Y104/INT_L.EE2END1->>IMUX_L42 INT_L_X26Y105/INT_L.EE2END1->>IMUX_L35 INT_L_X26Y105/INT_L.EE2END1->>IMUX_L42 INT_L_X26Y105/INT_L.EE2END1->>NR1BEG1 INT_L_X26Y105/INT_L.EE2END1->>SE2BEG1 INT_L_X26Y106/INT_L.NR1END1->>WR1BEG2 INT_L_X26Y89/INT_L.EE2END0->>IMUX_L8 INT_L_X26Y89/INT_L.SL1END3->>IMUX_L15 INT_L_X26Y90/INT_L.SS2END3->>EE2BEG3 INT_L_X26Y90/INT_L.SS2END3->>IMUX_L31 INT_L_X26Y90/INT_L.SS2END3->>SL1BEG3 INT_L_X26Y91/INT_L.SS2END2->>WL1BEG1 INT_L_X26Y92/INT_L.SL1END3->>IMUX_L15 INT_L_X26Y92/INT_L.SL1END3->>SS2BEG3 INT_L_X26Y93/INT_L.EE2END3->>EL1BEG2 INT_L_X26Y93/INT_L.EE2END3->>SL1BEG3 INT_L_X26Y93/INT_L.ER1END3->>IMUX_L31 INT_L_X26Y93/INT_L.SE2END2->>ER1BEG3 INT_L_X26Y93/INT_L.SE2END2->>IMUX_L5 INT_L_X26Y93/INT_L.SE2END2->>SS2BEG2 INT_L_X26Y95/INT_L.ER1END3->>IMUX_L23 INT_L_X26Y99/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y99/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X26Y99/INT_L.NE2END3->>FAN_ALT3 INT_L_X26Y99/INT_L.NE2END3->>IMUX_L29 INT_L_X26Y99/INT_L.NE2END3->>NE2BEG3 INT_L_X26Y99/INT_L.NE2END3->>NN2BEG3 INT_L_X28Y103/INT_L.EL1END2->>EL1BEG1 INT_L_X28Y103/INT_L.EL1END2->>ER1BEG3 INT_L_X28Y105/INT_L.NE6END3->>EE2BEG3 INT_L_X28Y105/INT_L.NE6END3->>NR1BEG3 INT_L_X28Y105/INT_L.NE6END3->>NW2BEG3 INT_L_X28Y106/INT_L.NR1END3->>IMUX_L7 INT_L_X28Y89/INT_L.SL1END3->>IMUX_L7 INT_L_X28Y89/INT_L.SL1END3->>SE2BEG3 INT_L_X28Y90/INT_L.EE2END3->>SL1BEG3 INT_L_X28Y93/INT_L.ER1END3->>EL1BEG2 INT_L_X28Y93/INT_L.ER1END3->>IMUX_L31 INT_L_X28Y95/INT_L.NW2END2->>IMUX_L28 INT_L_X28Y96/INT_L.WW2END3->>IMUX_L47 INT_L_X28Y98/INT_L.WW2END3->>IMUX_L31 INT_L_X30Y101/INT_L.ER1END0->>IMUX_L10 INT_L_X30Y103/INT_L.SL1END3->>IMUX_L7 INT_L_X30Y104/INT_L.SL1END3->>IMUX_L7 INT_L_X30Y104/INT_L.SL1END3->>SL1BEG3 INT_L_X30Y105/INT_L.EE2END3->>IMUX_L7 INT_L_X30Y105/INT_L.EE2END3->>SL1BEG3 INT_L_X30Y105/INT_L.EE2END3->>WR1BEG_S0 INT_L_X30Y96/INT_L.SS2END3->>IMUX_L7 INT_L_X30Y96/INT_L.SS2END3->>SW2BEG3 INT_L_X30Y96/INT_L.SS2END3->>WW2BEG3 INT_L_X30Y97/INT_L.SL1END3->>IMUX_L15 INT_L_X30Y98/INT_L.SL1END3->>IMUX_L7 INT_L_X30Y98/INT_L.SL1END3->>SL1BEG3 INT_L_X30Y98/INT_L.SL1END3->>SS2BEG3 INT_L_X30Y98/INT_L.SL1END3->>WW2BEG3 INT_L_X30Y99/INT_L.SE2END3->>IMUX_L6 INT_L_X30Y99/INT_L.SE2END3->>SL1BEG3 INT_R_X19Y101/INT_R.WR1END3->>IMUX15 INT_R_X19Y101/INT_R.WR1END3->>IMUX23 INT_R_X21Y100/INT_R.SR1BEG_S0->>IMUX25 INT_R_X21Y100/INT_R.SR1BEG_S0->>IMUX41 INT_R_X21Y100/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X21Y100/INT_R.SR1END3->>IMUX31 INT_R_X21Y100/INT_R.SR1END3->>IMUX47 INT_R_X21Y100/INT_R.SR1END3->>SR1BEG_S0 INT_R_X21Y101/INT_R.SR1END2->>IMUX37 INT_R_X21Y101/INT_R.SR1END2->>SR1BEG3 INT_R_X21Y101/INT_R.SR1END2->>WL1BEG1 INT_R_X21Y102/INT_R.WL1END1->>IMUX3 INT_R_X21Y102/INT_R.WL1END1->>IMUX42 INT_R_X21Y102/INT_R.WL1END1->>SR1BEG2 INT_R_X21Y103/INT_R.WR1END2->>IMUX21 INT_R_X21Y88/INT_R.SW2END0->>IMUX9 INT_R_X21Y90/INT_R.WR1END2->>IMUX13 INT_R_X21Y90/INT_R.WR1END2->>IMUX21 INT_R_X21Y90/INT_R.WR1END2->>WL1BEG0 INT_R_X21Y91/INT_R.WR1END2->>WR1BEG3 INT_R_X21Y92/INT_R.EL1END1->>IMUX25 INT_R_X21Y92/INT_R.NE2END3->>EL1BEG2 INT_R_X21Y92/INT_R.NE2END3->>NL1BEG2 INT_R_X21Y93/INT_R.NL1END2->>IMUX35 INT_R_X21Y97/INT_R.SL1END1->>IMUX27 INT_R_X21Y97/INT_R.SL1END1->>IMUX34 INT_R_X21Y98/INT_R.ER1END1->>ER1BEG2 INT_R_X21Y98/INT_R.ER1END1->>SL1BEG1 INT_R_X23Y103/INT_R.NE2END2->>IMUX28 INT_R_X23Y103/INT_R.NE2END2->>IMUX36 INT_R_X23Y103/INT_R.NE2END2->>IMUX43 INT_R_X23Y103/INT_R.NE2END2->>NL1BEG1 INT_R_X23Y104/INT_R.NL1END1->>IMUX25 INT_R_X23Y104/INT_R.NL1END1->>NL1BEG0 INT_R_X23Y105/INT_R.NL1END0->>IMUX16 INT_R_X23Y105/INT_R.NL1END0->>IMUX32 INT_R_X23Y88/INT_R.ER1END2->>ER1BEG3 INT_R_X23Y88/INT_R.ER1END2->>IMUX21 INT_R_X23Y88/INT_R.ER1END2->>IMUX44 INT_R_X23Y88/INT_R.SE2END0->>IMUX0 INT_R_X23Y88/INT_R.SE2END0->>NE2BEG0 INT_R_X23Y89/INT_R.SR1END3->>IMUX39 INT_R_X23Y89/INT_R.SR1END3->>SW2BEG3 INT_R_X23Y90/INT_R.SL1END1->>IMUX18 INT_R_X23Y90/INT_R.SL1END1->>WL1BEG0 INT_R_X23Y90/INT_R.SR1END2->>SR1BEG3 INT_R_X23Y90/INT_R.WL1END0->>IMUX40 INT_R_X23Y90/INT_R.WL1END0->>NW2BEG1 INT_R_X23Y90/INT_R.WL1END0->>SW2BEG0 INT_R_X23Y91/INT_R.SR1END1->>ER1BEG2 INT_R_X23Y91/INT_R.SR1END1->>IMUX20 INT_R_X23Y91/INT_R.SR1END1->>SL1BEG1 INT_R_X23Y91/INT_R.SR1END1->>SR1BEG2 INT_R_X23Y91/INT_R.SR1END1->>WL1BEG0 INT_R_X23Y92/INT_R.SW2END0->>IMUX25 INT_R_X23Y92/INT_R.SW2END0->>SR1BEG1 INT_R_X23Y93/INT_R.WL1END2->>IMUX28 INT_R_X23Y95/INT_R.SS2END3->>IMUX15 INT_R_X23Y95/INT_R.WL1END2->>IMUX21 INT_R_X23Y95/INT_R.WL1END2->>IMUX5 INT_R_X23Y96/INT_R.SL1END3->>IMUX38 INT_R_X23Y96/INT_R.SL1END3->>WL1BEG2 INT_R_X23Y97/INT_R.SL1END3->>IMUX47 INT_R_X23Y97/INT_R.SL1END3->>SE2BEG3 INT_R_X23Y97/INT_R.SL1END3->>SL1BEG3 INT_R_X23Y97/INT_R.SL1END3->>SS2BEG3 INT_R_X23Y98/INT_R.ER1END3->>EL1BEG2 INT_R_X23Y98/INT_R.ER1END3->>FAN_ALT3 INT_R_X23Y98/INT_R.ER1END3->>IMUX47 INT_R_X23Y98/INT_R.ER1END3->>SE2BEG3 INT_R_X23Y98/INT_R.ER1END3->>SL1BEG3 INT_R_X23Y98/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y98/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X25Y102/INT_R.ER1END2->>ER1BEG3 INT_R_X25Y106/INT_R.WR1END2->>IMUX20 INT_R_X25Y88/INT_R.EL1END2->>IMUX27 INT_R_X25Y89/INT_R.SS2END3->>IMUX15 INT_R_X25Y89/INT_R.SS2END3->>IMUX23 INT_R_X25Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y90/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X25Y90/INT_R.SR1END2->>FAN_ALT1 INT_R_X25Y90/INT_R.SR1END2->>IMUX38 INT_R_X25Y90/INT_R.SR1END2->>WL1BEG1 INT_R_X25Y91/INT_R.ER1END3->>SS2BEG3 INT_R_X25Y91/INT_R.WL1END1->>IMUX34 INT_R_X25Y91/INT_R.WL1END1->>SR1BEG2 INT_R_X25Y93/INT_R.SL1END2->>ER1BEG3 INT_R_X25Y93/INT_R.SL1END2->>IMUX12 INT_R_X25Y93/INT_R.SL1END2->>IMUX44 INT_R_X25Y94/INT_R.SL1END2->>IMUX28 INT_R_X25Y94/INT_R.SL1END2->>SL1BEG2 INT_R_X25Y94/INT_R.SS2END2->>IMUX37 INT_R_X25Y94/INT_R.SS2END2->>SE2BEG2 INT_R_X25Y95/INT_R.SL1END2->>ER1BEG3 INT_R_X25Y95/INT_R.SL1END2->>IMUX13 INT_R_X25Y95/INT_R.SL1END2->>IMUX45 INT_R_X25Y95/INT_R.SL1END2->>SL1BEG2 INT_R_X25Y96/INT_R.EL1END2->>IMUX28 INT_R_X25Y96/INT_R.EL1END2->>SL1BEG2 INT_R_X25Y96/INT_R.EL1END2->>SS2BEG2 INT_R_X25Y98/INT_R.EL1END1->>IMUX19 INT_R_X25Y98/INT_R.ER1END3->>IMUX23 INT_R_X25Y98/INT_R.ER1END3->>NE2BEG3 INT_R_X27Y100/INT_R.NE2END3->>EE2BEG3 INT_R_X27Y100/INT_R.NE2END3->>IMUX38 INT_R_X27Y103/INT_R.NE2END3->>EL1BEG2 INT_R_X27Y103/INT_R.NE2END3->>IMUX29 INT_R_X27Y103/INT_R.NE2END3->>IMUX46 INT_R_X27Y104/INT_R.SE2END1->>IMUX42 INT_R_X27Y106/INT_R.NW2END3->>IMUX30 INT_R_X27Y106/INT_R.NW2END3->>IMUX38 INT_R_X27Y92/INT_R.SL1END3->>SR1BEG_S0 INT_R_X27Y92/INT_R.SR1BEG_S0->>IMUX1 INT_R_X27Y93/INT_R.EL1END2->>ER1BEG3 INT_R_X27Y93/INT_R.ER1END3->>IMUX38 INT_R_X27Y93/INT_R.ER1END3->>SL1BEG3 INT_R_X29Y100/INT_R.EE2END3->>ER1BEG_S0 INT_R_X29Y100/INT_R.EE2END3->>IMUX39 INT_R_X29Y100/INT_R.EE2END3->>IMUX7 INT_R_X29Y100/INT_R.EE2END3->>SE2BEG3 INT_R_X29Y103/INT_R.EL1END1->>IMUX10 INT_R_X29Y104/INT_R.ER1END_N3_3->>IMUX0 INT_R_X29Y106/INT_R.WR1END0->>IMUX8 INT_R_X29Y88/INT_R.SE2END3->>IMUX15 INT_R_X29Y88/INT_R.SE2END3->>IMUX7 INT_R_X29Y93/INT_R.EL1END2->>NR1BEG2 INT_R_X29Y93/INT_R.SS2END3->>IMUX31 INT_R_X29Y94/INT_R.NR1END2->>IMUX12 INT_R_X29Y94/INT_R.NR1END2->>NW2BEG2 INT_R_X29Y95/INT_R.SW2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 167, 

aluopra[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][0] - 
wires: BRKH_INT_X23Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X23Y99/BRKH_INT_NN2BEG3 CLBLL_R_X21Y101/CLBLL_IMUX21 CLBLL_R_X21Y101/CLBLL_L_C4 CLBLL_R_X21Y101/CLBLL_WW2END2 CLBLL_R_X21Y93/CLBLL_EE2BEG0 CLBLL_R_X21Y93/CLBLL_IMUX1 CLBLL_R_X21Y93/CLBLL_IMUX29 CLBLL_R_X21Y93/CLBLL_LL_A3 CLBLL_R_X21Y93/CLBLL_LL_AQ CLBLL_R_X21Y93/CLBLL_LL_C2 CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y95/CLBLL_EL1BEG2 CLBLL_R_X21Y97/CLBLL_IMUX30 CLBLL_R_X21Y97/CLBLL_L_C5 CLBLL_R_X21Y99/CLBLL_EE2BEG3 CLBLL_R_X23Y100/CLBLL_ER1BEG0 CLBLL_R_X23Y93/CLBLL_ER1BEG1 CLBLL_R_X23Y93/CLBLL_IMUX0 CLBLL_R_X23Y93/CLBLL_L_A3 CLBLL_R_X23Y94/CLBLL_IMUX12 CLBLL_R_X23Y94/CLBLL_IMUX5 CLBLL_R_X23Y94/CLBLL_LL_B6 CLBLL_R_X23Y94/CLBLL_L_A6 CLBLM_L_X22Y101/CLBLM_WW2END2 CLBLM_L_X22Y104/CLBLM_IMUX17 CLBLM_L_X22Y104/CLBLM_M_B3 CLBLM_L_X22Y93/CLBLM_EE2BEG0 CLBLM_L_X22Y95/CLBLM_EL1BEG2 CLBLM_L_X22Y99/CLBLM_EE2BEG3 CLBLM_L_X24Y100/CLBLM_ER1BEG0 CLBLM_L_X24Y100/CLBLM_IMUX32 CLBLM_L_X24Y100/CLBLM_M_C1 CLBLM_L_X24Y93/CLBLM_ER1BEG1 CLBLM_L_X24Y93/CLBLM_IMUX24 CLBLM_L_X24Y93/CLBLM_IMUX4 CLBLM_L_X24Y93/CLBLM_M_A6 CLBLM_L_X24Y93/CLBLM_M_B5 INT_L_X22Y101/WW2A2 INT_L_X22Y103/WR1END_S1_0 INT_L_X22Y104/IMUX_L17 INT_L_X22Y104/WR1END0 INT_L_X22Y93/EE2A0 INT_L_X22Y94/SE2A2 INT_L_X22Y95/EL1END2 INT_L_X22Y95/SE2BEG2 INT_L_X22Y99/EE2A3 INT_L_X24Y100/ER1END0 INT_L_X24Y100/IMUX_L32 INT_L_X24Y93/ER1END1 INT_L_X24Y93/FAN_ALT7 INT_L_X24Y93/FAN_BOUNCE7 INT_L_X24Y93/IMUX_L24 INT_L_X24Y93/IMUX_L4 INT_R_X21Y101/IMUX21 INT_R_X21Y101/WW2END2 INT_R_X21Y93/EE2BEG0 INT_R_X21Y93/IMUX1 INT_R_X21Y93/IMUX29 INT_R_X21Y93/LOGIC_OUTS4 INT_R_X21Y93/NL1BEG_N3 INT_R_X21Y93/NN2BEG3 INT_R_X21Y94/NN2A3 INT_R_X21Y95/EL1BEG2 INT_R_X21Y95/NN2BEG3 INT_R_X21Y95/NN2END3 INT_R_X21Y96/NN2A3 INT_R_X21Y97/IMUX30 INT_R_X21Y97/NN2BEG3 INT_R_X21Y97/NN2END3 INT_R_X21Y98/NN2A3 INT_R_X21Y99/EE2BEG3 INT_R_X21Y99/NN2END3 INT_R_X23Y100/ER1BEG0 INT_R_X23Y100/NN2A3 INT_R_X23Y101/NN2BEG3 INT_R_X23Y101/NN2END3 INT_R_X23Y101/WW2BEG2 INT_R_X23Y102/NN2A3 INT_R_X23Y103/NN2END3 INT_R_X23Y103/WR1BEG_S0 INT_R_X23Y104/WR1BEG0 INT_R_X23Y93/EE2END0 INT_R_X23Y93/ER1BEG1 INT_R_X23Y93/IMUX0 INT_R_X23Y94/IMUX12 INT_R_X23Y94/IMUX5 INT_R_X23Y94/SE2END2 INT_R_X23Y99/EE2END3 INT_R_X23Y99/ER1BEG_S0 INT_R_X23Y99/NN2BEG3 VBRK_X60Y105/VBRK_ER1BEG0 VBRK_X60Y97/VBRK_ER1BEG1 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y104/INT_L.WR1END0->>IMUX_L17 INT_L_X22Y95/INT_L.EL1END2->>SE2BEG2 INT_L_X24Y100/INT_L.ER1END0->>IMUX_L32 INT_L_X24Y93/INT_L.ER1END1->>FAN_ALT7 INT_L_X24Y93/INT_L.ER1END1->>IMUX_L4 INT_L_X24Y93/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y93/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_R_X21Y101/INT_R.WW2END2->>IMUX21 INT_R_X21Y93/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X21Y93/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X21Y93/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X21Y93/INT_R.NL1BEG_N3->>IMUX29 INT_R_X21Y93/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X21Y95/INT_R.NN2END3->>EL1BEG2 INT_R_X21Y95/INT_R.NN2END3->>NN2BEG3 INT_R_X21Y97/INT_R.NN2END3->>IMUX30 INT_R_X21Y97/INT_R.NN2END3->>NN2BEG3 INT_R_X21Y99/INT_R.NN2END3->>EE2BEG3 INT_R_X23Y101/INT_R.NN2END3->>NN2BEG3 INT_R_X23Y101/INT_R.NN2END3->>WW2BEG2 INT_R_X23Y103/INT_R.NN2END3->>WR1BEG_S0 INT_R_X23Y93/INT_R.EE2END0->>ER1BEG1 INT_R_X23Y93/INT_R.EE2END0->>IMUX0 INT_R_X23Y94/INT_R.SE2END2->>IMUX12 INT_R_X23Y94/INT_R.SE2END2->>IMUX5 INT_R_X23Y99/INT_R.EE2END3->>ER1BEG_S0 INT_R_X23Y99/INT_R.EE2END3->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

aluopra_reg[0]_i_2_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_IMUX24 CLBLL_R_X23Y94/CLBLL_LL_B5 CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y94/CLBLL_L_AMUX INT_R_X23Y93/SR1END3 INT_R_X23Y94/IMUX24 INT_R_X23Y94/LOGIC_OUTS16 INT_R_X23Y94/SR1BEG3 INT_R_X23Y94/SR1END_N3_3 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y94/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X23Y94/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X23Y94/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][0] - 
wires: CLBLL_R_X21Y99/CLBLL_ER1BEG1 CLBLL_R_X21Y99/CLBLL_WW2END0 CLBLL_R_X23Y93/CLBLL_EE2BEG0 CLBLL_R_X23Y93/CLBLL_EE2BEG3 CLBLL_R_X23Y93/CLBLL_IMUX22 CLBLL_R_X23Y93/CLBLL_IMUX25 CLBLL_R_X23Y93/CLBLL_LL_AQ CLBLL_R_X23Y93/CLBLL_LL_C3 CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y93/CLBLL_L_B5 CLBLL_R_X23Y94/CLBLL_IMUX14 CLBLL_R_X23Y94/CLBLL_L_B1 CLBLL_R_X23Y96/CLBLL_BYP0 CLBLL_R_X23Y96/CLBLL_L_AX CLBLL_R_X23Y99/CLBLL_BYP0 CLBLL_R_X23Y99/CLBLL_BYP1 CLBLL_R_X23Y99/CLBLL_LL_AX CLBLL_R_X23Y99/CLBLL_L_AX CLBLL_R_X23Y99/CLBLL_NW2A1 CLBLL_R_X25Y93/CLBLL_EL1BEG2 CLBLL_R_X25Y93/CLBLL_IMUX46 CLBLL_R_X25Y93/CLBLL_L_D5 CLBLL_R_X25Y96/CLBLL_IMUX0 CLBLL_R_X25Y96/CLBLL_L_A3 CLBLM_L_X22Y99/CLBLM_ER1BEG1 CLBLM_L_X22Y99/CLBLM_WW2END0 CLBLM_L_X24Y93/CLBLM_EE2BEG0 CLBLM_L_X24Y93/CLBLM_EE2BEG3 CLBLM_L_X24Y98/CLBLM_IMUX10 CLBLM_L_X24Y98/CLBLM_L_A4 CLBLM_L_X24Y99/CLBLM_NW2A1 CLBLM_L_X26Y93/CLBLM_EL1BEG2 CLBLM_L_X26Y93/CLBLM_IMUX28 CLBLM_L_X26Y93/CLBLM_IMUX38 CLBLM_L_X26Y93/CLBLM_M_C4 CLBLM_L_X26Y93/CLBLM_M_D3 INT_L_X22Y99/EL1BEG0 INT_L_X22Y99/ER1END1 INT_L_X22Y99/WW2A0 INT_L_X24Y93/EE2A0 INT_L_X24Y93/EE2A3 INT_L_X24Y98/IMUX_L10 INT_L_X24Y98/NW2BEG1 INT_L_X24Y98/WR1END1 INT_L_X24Y99/NW2A1 INT_L_X26Y93/BYP_ALT2 INT_L_X26Y93/BYP_BOUNCE2 INT_L_X26Y93/EL1END2 INT_L_X26Y93/IMUX_L28 INT_L_X26Y93/IMUX_L38 INT_L_X26Y94/BYP_BOUNCE_N3_2 INT_R_X21Y99/ER1BEG1 INT_R_X21Y99/WW2END0 INT_R_X23Y93/EE2BEG0 INT_R_X23Y93/EE2BEG3 INT_R_X23Y93/IMUX22 INT_R_X23Y93/IMUX25 INT_R_X23Y93/LOGIC_OUTS4 INT_R_X23Y93/NL1BEG_N3 INT_R_X23Y93/NR1BEG3 INT_R_X23Y94/IMUX14 INT_R_X23Y94/NR1END3 INT_R_X23Y96/BYP0 INT_R_X23Y96/BYP_ALT0 INT_R_X23Y96/SL1END0 INT_R_X23Y97/SL1BEG0 INT_R_X23Y97/SS2END0 INT_R_X23Y98/EL1END_S3_0 INT_R_X23Y98/SS2A0 INT_R_X23Y99/BYP0 INT_R_X23Y99/BYP1 INT_R_X23Y99/BYP_ALT0 INT_R_X23Y99/BYP_ALT1 INT_R_X23Y99/EL1END0 INT_R_X23Y99/NW2END1 INT_R_X23Y99/SS2BEG0 INT_R_X23Y99/WW2BEG0 INT_R_X25Y93/EE2END0 INT_R_X25Y93/EE2END3 INT_R_X25Y93/EL1BEG2 INT_R_X25Y93/IMUX46 INT_R_X25Y93/NN2BEG0 INT_R_X25Y94/NN2A0 INT_R_X25Y94/NN2END_S2_0 INT_R_X25Y95/NN2END0 INT_R_X25Y95/NR1BEG0 INT_R_X25Y96/IMUX0 INT_R_X25Y96/NN2BEG0 INT_R_X25Y96/NR1END0 INT_R_X25Y97/NN2A0 INT_R_X25Y97/NN2END_S2_0 INT_R_X25Y98/NN2END0 INT_R_X25Y98/WR1BEG1 VBRK_X60Y103/VBRK_NW2A1 VBRK_X60Y97/VBRK_EE2BEG0 VBRK_X60Y97/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y93/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y99/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y99/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X22Y99/INT_L.ER1END1->>EL1BEG0 INT_L_X24Y98/INT_L.WR1END1->>IMUX_L10 INT_L_X24Y98/INT_L.WR1END1->>NW2BEG1 INT_L_X26Y93/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y93/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X26Y93/INT_L.EL1END2->>BYP_ALT2 INT_L_X26Y93/INT_L.EL1END2->>IMUX_L28 INT_R_X21Y99/INT_R.WW2END0->>ER1BEG1 INT_R_X23Y93/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X23Y93/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X23Y93/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X23Y93/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X23Y93/INT_R.NL1BEG_N3->>IMUX22 INT_R_X23Y93/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X23Y94/INT_R.NR1END3->>IMUX14 INT_R_X23Y96/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y96/INT_R.SL1END0->>BYP_ALT0 INT_R_X23Y97/INT_R.SS2END0->>SL1BEG0 INT_R_X23Y99/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y99/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y99/INT_R.EL1END0->>BYP_ALT0 INT_R_X23Y99/INT_R.EL1END0->>SS2BEG0 INT_R_X23Y99/INT_R.NW2END1->>BYP_ALT1 INT_R_X23Y99/INT_R.NW2END1->>WW2BEG0 INT_R_X25Y93/INT_R.EE2END0->>NN2BEG0 INT_R_X25Y93/INT_R.EE2END3->>EL1BEG2 INT_R_X25Y93/INT_R.EE2END3->>IMUX46 INT_R_X25Y95/INT_R.NN2END0->>NR1BEG0 INT_R_X25Y96/INT_R.NR1END0->>IMUX0 INT_R_X25Y96/INT_R.NR1END0->>NN2BEG0 INT_R_X25Y98/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

carry20_in[8] - 
wires: BRKH_INT_X23Y99/BRKH_INT_NN2A0 BRKH_INT_X23Y99/BRKH_INT_NN2A3 BRKH_INT_X23Y99/BRKH_INT_NN2END_S2_0 CLBLL_R_X23Y100/CLBLL_BYP6 CLBLL_R_X23Y100/CLBLL_EL1BEG2 CLBLL_R_X23Y100/CLBLL_IMUX40 CLBLL_R_X23Y100/CLBLL_IMUX42 CLBLL_R_X23Y100/CLBLL_LL_D1 CLBLL_R_X23Y100/CLBLL_LL_DX CLBLL_R_X23Y100/CLBLL_L_D6 CLBLL_R_X23Y93/CLBLL_ER1BEG3 CLBLL_R_X23Y93/CLBLL_IMUX13 CLBLL_R_X23Y93/CLBLL_IMUX30 CLBLL_R_X23Y93/CLBLL_L_B6 CLBLL_R_X23Y93/CLBLL_L_C5 CLBLL_R_X23Y94/CLBLL_IMUX19 CLBLL_R_X23Y94/CLBLL_L_B2 CLBLL_R_X23Y97/CLBLL_LL_BQ CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y93/CLBLL_IMUX40 CLBLL_R_X25Y93/CLBLL_LL_D1 CLBLM_L_X24Y100/CLBLM_EL1BEG2 CLBLM_L_X24Y100/CLBLM_IMUX5 CLBLM_L_X24Y100/CLBLM_L_A6 CLBLM_L_X24Y93/CLBLM_ER1BEG3 CLBLM_L_X24Y93/CLBLM_IMUX13 CLBLM_L_X24Y93/CLBLM_IMUX7 CLBLM_L_X24Y93/CLBLM_L_B6 CLBLM_L_X24Y93/CLBLM_M_A1 INT_L_X24Y100/EL1END2 INT_L_X24Y100/IMUX_L5 INT_L_X24Y92/ER1BEG_S0 INT_L_X24Y92/SL1END3 INT_L_X24Y93/ER1BEG0 INT_L_X24Y93/ER1END3 INT_L_X24Y93/FAN_ALT3 INT_L_X24Y93/FAN_BOUNCE3 INT_L_X24Y93/IMUX_L13 INT_L_X24Y93/IMUX_L7 INT_L_X24Y93/SL1BEG3 INT_L_X24Y94/ER1END_N3_3 INT_R_X23Y100/BYP6 INT_R_X23Y100/BYP_ALT6 INT_R_X23Y100/EL1BEG2 INT_R_X23Y100/FAN_ALT1 INT_R_X23Y100/FAN_BOUNCE1 INT_R_X23Y100/IMUX40 INT_R_X23Y100/IMUX42 INT_R_X23Y100/NN2END0 INT_R_X23Y100/NN2END3 INT_R_X23Y93/ER1BEG3 INT_R_X23Y93/IMUX13 INT_R_X23Y93/IMUX30 INT_R_X23Y93/SR1END2 INT_R_X23Y94/IMUX19 INT_R_X23Y94/SR1BEG2 INT_R_X23Y94/SS2END1 INT_R_X23Y95/SS2A1 INT_R_X23Y96/SL1END1 INT_R_X23Y96/SS2BEG1 INT_R_X23Y97/LOGIC_OUTS5 INT_R_X23Y97/NL1BEG0 INT_R_X23Y97/NL1END_S3_0 INT_R_X23Y97/SL1BEG1 INT_R_X23Y98/NL1BEG_N3 INT_R_X23Y98/NL1END0 INT_R_X23Y98/NN2BEG0 INT_R_X23Y98/NN2BEG3 INT_R_X23Y99/NN2A0 INT_R_X23Y99/NN2A3 INT_R_X23Y99/NN2END_S2_0 INT_R_X25Y93/ER1END0 INT_R_X25Y93/IMUX40 VBRK_X60Y105/VBRK_EL1BEG2 VBRK_X60Y97/VBRK_ER1BEG3 
pips: CLBLL_R_X23Y100/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y100/INT_L.EL1END2->>IMUX_L5 INT_L_X24Y92/INT_L.SL1END3->>ER1BEG_S0 INT_L_X24Y93/INT_L.ER1END3->>FAN_ALT3 INT_L_X24Y93/INT_L.ER1END3->>IMUX_L7 INT_L_X24Y93/INT_L.ER1END3->>SL1BEG3 INT_L_X24Y93/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y93/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_R_X23Y100/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y100/INT_R.FAN_BOUNCE1->>IMUX42 INT_R_X23Y100/INT_R.NN2END0->>IMUX40 INT_R_X23Y100/INT_R.NN2END3->>BYP_ALT6 INT_R_X23Y100/INT_R.NN2END3->>EL1BEG2 INT_R_X23Y100/INT_R.NN2END3->>FAN_ALT1 INT_R_X23Y93/INT_R.SR1END2->>ER1BEG3 INT_R_X23Y93/INT_R.SR1END2->>IMUX13 INT_R_X23Y93/INT_R.SR1END2->>IMUX30 INT_R_X23Y94/INT_R.SS2END1->>IMUX19 INT_R_X23Y94/INT_R.SS2END1->>SR1BEG2 INT_R_X23Y96/INT_R.SL1END1->>SS2BEG1 INT_R_X23Y97/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X23Y97/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X23Y98/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X23Y98/INT_R.NL1END0->>NL1BEG_N3 INT_R_X23Y98/INT_R.NL1END0->>NN2BEG0 INT_R_X25Y93/INT_R.ER1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_0_in[1] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SS2A0 BRKH_INT_X25Y99/BRKH_INT_WL1END3 BRKH_INT_X26Y99/BRKH_INT_SS2END0 BRKH_INT_X26Y99/BRKH_INT_WL1BEG3 CLBLL_R_X21Y101/CLBLL_IMUX12 CLBLL_R_X21Y101/CLBLL_IMUX20 CLBLL_R_X21Y101/CLBLL_IMUX4 CLBLL_R_X21Y101/CLBLL_LL_A6 CLBLL_R_X21Y101/CLBLL_LL_B6 CLBLL_R_X21Y101/CLBLL_L_C2 CLBLL_R_X21Y101/CLBLL_SW2A1 CLBLL_R_X21Y88/CLBLL_IMUX19 CLBLL_R_X21Y88/CLBLL_L_B2 CLBLL_R_X21Y88/CLBLL_WW2END1 CLBLL_R_X21Y89/CLBLL_SE2A1 CLBLL_R_X21Y90/CLBLL_ER1BEG2 CLBLL_R_X21Y90/CLBLL_IMUX11 CLBLL_R_X21Y90/CLBLL_IMUX27 CLBLL_R_X21Y90/CLBLL_IMUX3 CLBLL_R_X21Y90/CLBLL_IMUX34 CLBLL_R_X21Y90/CLBLL_IMUX35 CLBLL_R_X21Y90/CLBLL_LL_A4 CLBLL_R_X21Y90/CLBLL_LL_B4 CLBLL_R_X21Y90/CLBLL_LL_C6 CLBLL_R_X21Y90/CLBLL_L_A2 CLBLL_R_X21Y90/CLBLL_L_C6 CLBLL_R_X21Y90/CLBLL_SW2A1 CLBLL_R_X21Y91/CLBLL_WW2A1 CLBLL_R_X23Y103/CLBLL_EE2A0 CLBLL_R_X23Y104/CLBLL_IMUX1 CLBLL_R_X23Y104/CLBLL_IMUX17 CLBLL_R_X23Y104/CLBLL_LL_A3 CLBLL_R_X23Y104/CLBLL_LL_B3 CLBLL_R_X23Y105/CLBLL_IMUX0 CLBLL_R_X23Y105/CLBLL_IMUX14 CLBLL_R_X23Y105/CLBLL_L_A3 CLBLL_R_X23Y105/CLBLL_L_B1 CLBLL_R_X23Y105/CLBLL_NW2A0 CLBLL_R_X23Y88/CLBLL_IMUX34 CLBLL_R_X23Y88/CLBLL_L_C6 CLBLL_R_X23Y88/CLBLL_SW2A1 CLBLL_R_X23Y89/CLBLL_IMUX20 CLBLL_R_X23Y89/CLBLL_IMUX26 CLBLL_R_X23Y89/CLBLL_L_B4 CLBLL_R_X23Y89/CLBLL_L_C2 CLBLL_R_X23Y89/CLBLL_SW2A1 CLBLL_R_X23Y91/CLBLL_WW2A1 CLBLL_R_X23Y92/CLBLL_ER1BEG1 CLBLL_R_X23Y92/CLBLL_IMUX33 CLBLL_R_X23Y92/CLBLL_L_C1 CLBLL_R_X23Y93/CLBLL_IMUX33 CLBLL_R_X23Y93/CLBLL_L_C1 CLBLL_R_X23Y93/CLBLL_SE2A0 CLBLL_R_X23Y94/CLBLL_IMUX0 CLBLL_R_X23Y94/CLBLL_IMUX16 CLBLL_R_X23Y94/CLBLL_L_A3 CLBLL_R_X23Y94/CLBLL_L_B3 CLBLL_R_X23Y95/CLBLL_IMUX10 CLBLL_R_X23Y95/CLBLL_L_A4 CLBLL_R_X23Y95/CLBLL_SW2A0 CLBLL_R_X23Y96/CLBLL_IMUX15 CLBLL_R_X23Y96/CLBLL_IMUX7 CLBLL_R_X23Y96/CLBLL_LL_A1 CLBLL_R_X23Y96/CLBLL_LL_B1 CLBLL_R_X23Y96/CLBLL_WL1END3 CLBLL_R_X23Y97/CLBLL_IMUX8 CLBLL_R_X23Y97/CLBLL_LL_A5 CLBLL_R_X23Y98/CLBLL_IMUX10 CLBLL_R_X23Y98/CLBLL_IMUX15 CLBLL_R_X23Y98/CLBLL_IMUX26 CLBLL_R_X23Y98/CLBLL_LL_B1 CLBLL_R_X23Y98/CLBLL_L_A4 CLBLL_R_X23Y98/CLBLL_L_B4 CLBLL_R_X23Y98/CLBLL_WW2END3 CLBLL_R_X25Y100/CLBLL_IMUX23 CLBLL_R_X25Y100/CLBLL_IMUX26 CLBLL_R_X25Y100/CLBLL_IMUX9 CLBLL_R_X25Y100/CLBLL_L_A5 CLBLL_R_X25Y100/CLBLL_L_B4 CLBLL_R_X25Y100/CLBLL_L_C3 CLBLL_R_X25Y100/CLBLL_WL1END3 CLBLL_R_X25Y103/CLBLL_EE2A0 CLBLL_R_X25Y106/CLBLL_EE2BEG3 CLBLL_R_X25Y106/CLBLL_IMUX24 CLBLL_R_X25Y106/CLBLL_IMUX30 CLBLL_R_X25Y106/CLBLL_LL_B5 CLBLL_R_X25Y106/CLBLL_L_C5 CLBLL_R_X25Y106/CLBLL_NW2A0 CLBLL_R_X25Y88/CLBLL_IMUX35 CLBLL_R_X25Y88/CLBLL_LL_C6 CLBLL_R_X25Y89/CLBLL_EL1BEG0 CLBLL_R_X25Y89/CLBLL_IMUX13 CLBLL_R_X25Y89/CLBLL_IMUX2 CLBLL_R_X25Y89/CLBLL_IMUX28 CLBLL_R_X25Y89/CLBLL_IMUX37 CLBLL_R_X25Y89/CLBLL_IMUX6 CLBLL_R_X25Y89/CLBLL_LL_A2 CLBLL_R_X25Y89/CLBLL_LL_C4 CLBLL_R_X25Y89/CLBLL_L_A1 CLBLL_R_X25Y89/CLBLL_L_B6 CLBLL_R_X25Y89/CLBLL_L_D4 CLBLL_R_X25Y90/CLBLL_IMUX35 CLBLL_R_X25Y90/CLBLL_LL_C6 CLBLL_R_X25Y90/CLBLL_SE2A1 CLBLL_R_X25Y91/CLBLL_IMUX11 CLBLL_R_X25Y91/CLBLL_IMUX27 CLBLL_R_X25Y91/CLBLL_IMUX42 CLBLL_R_X25Y91/CLBLL_LL_A4 CLBLL_R_X25Y91/CLBLL_LL_B4 CLBLL_R_X25Y91/CLBLL_L_D6 CLBLL_R_X25Y92/CLBLL_IMUX9 CLBLL_R_X25Y92/CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_IMUX35 CLBLL_R_X25Y93/CLBLL_IMUX42 CLBLL_R_X25Y93/CLBLL_LL_C6 CLBLL_R_X25Y93/CLBLL_L_D6 CLBLL_R_X25Y93/CLBLL_NE2A0 CLBLL_R_X25Y94/CLBLL_IMUX21 CLBLL_R_X25Y94/CLBLL_IMUX29 CLBLL_R_X25Y94/CLBLL_IMUX42 CLBLL_R_X25Y94/CLBLL_LL_C2 CLBLL_R_X25Y94/CLBLL_L_C4 CLBLL_R_X25Y94/CLBLL_L_D6 CLBLL_R_X25Y95/CLBLL_ER1BEG1 CLBLL_R_X25Y95/CLBLL_IMUX1 CLBLL_R_X25Y95/CLBLL_IMUX25 CLBLL_R_X25Y95/CLBLL_IMUX41 CLBLL_R_X25Y95/CLBLL_LL_A3 CLBLL_R_X25Y95/CLBLL_L_B5 CLBLL_R_X25Y95/CLBLL_L_D1 CLBLL_R_X25Y96/CLBLL_IMUX11 CLBLL_R_X25Y96/CLBLL_IMUX12 CLBLL_R_X25Y96/CLBLL_IMUX19 CLBLL_R_X25Y96/CLBLL_IMUX3 CLBLL_R_X25Y96/CLBLL_IMUX35 CLBLL_R_X25Y96/CLBLL_LL_A4 CLBLL_R_X25Y96/CLBLL_LL_B6 CLBLL_R_X25Y96/CLBLL_LL_C6 CLBLL_R_X25Y96/CLBLL_L_A2 CLBLL_R_X25Y96/CLBLL_L_B2 CLBLL_R_X25Y98/CLBLL_ER1BEG1 CLBLL_R_X25Y98/CLBLL_IMUX25 CLBLL_R_X25Y98/CLBLL_IMUX30 CLBLL_R_X25Y98/CLBLL_IMUX41 CLBLL_R_X25Y98/CLBLL_IMUX9 CLBLL_R_X25Y98/CLBLL_L_A5 CLBLL_R_X25Y98/CLBLL_L_B5 CLBLL_R_X25Y98/CLBLL_L_C5 CLBLL_R_X25Y98/CLBLL_L_D1 CLBLL_R_X25Y98/CLBLL_SW2A0 CLBLL_R_X25Y98/CLBLL_WL1END3 CLBLL_R_X25Y99/CLBLL_IMUX30 CLBLL_R_X25Y99/CLBLL_L_C5 CLBLL_R_X25Y99/CLBLL_WL1END3 CLBLL_R_X27Y106/CLBLL_EE2A0 CLBLL_R_X27Y106/CLBLL_IMUX7 CLBLL_R_X27Y106/CLBLL_LL_A1 CLBLL_R_X27Y106/CLBLL_SE4BEG3 CLBLL_R_X27Y89/CLBLL_EE2A0 CLBLL_R_X27Y98/CLBLL_EE2A1 CLBLL_R_X29Y102/CLBLL_EL1BEG2 CLBLL_R_X29Y95/CLBLL_IMUX3 CLBLL_R_X29Y95/CLBLL_L_A2 CLBLM_L_X20Y100/CLBLM_IMUX19 CLBLM_L_X20Y100/CLBLM_IMUX3 CLBLM_L_X20Y100/CLBLM_L_A2 CLBLM_L_X20Y100/CLBLM_L_B2 CLBLM_L_X20Y90/CLBLM_IMUX1 CLBLM_L_X20Y90/CLBLM_IMUX14 CLBLM_L_X20Y90/CLBLM_IMUX46 CLBLM_L_X20Y90/CLBLM_L_B1 CLBLM_L_X20Y90/CLBLM_L_D5 CLBLM_L_X20Y90/CLBLM_M_A3 CLBLM_L_X20Y91/CLBLM_IMUX19 CLBLM_L_X20Y91/CLBLM_L_B2 CLBLM_L_X20Y92/CLBLM_IMUX45 CLBLM_L_X20Y92/CLBLM_M_D2 CLBLM_L_X20Y93/CLBLM_IMUX14 CLBLM_L_X20Y93/CLBLM_L_B1 CLBLM_L_X22Y101/CLBLM_SW2A1 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y102/CLBLM_M_BQ CLBLM_L_X22Y103/CLBLM_IMUX0 CLBLM_L_X22Y103/CLBLM_IMUX16 CLBLM_L_X22Y103/CLBLM_L_A3 CLBLM_L_X22Y103/CLBLM_L_B3 CLBLM_L_X22Y104/CLBLM_IMUX32 CLBLM_L_X22Y104/CLBLM_M_C1 CLBLM_L_X22Y88/CLBLM_IMUX27 CLBLM_L_X22Y88/CLBLM_IMUX29 CLBLM_L_X22Y88/CLBLM_IMUX8 CLBLM_L_X22Y88/CLBLM_M_A5 CLBLM_L_X22Y88/CLBLM_M_B4 CLBLM_L_X22Y88/CLBLM_M_C2 CLBLM_L_X22Y88/CLBLM_WW2END1 CLBLM_L_X22Y89/CLBLM_IMUX43 CLBLM_L_X22Y89/CLBLM_M_D6 CLBLM_L_X22Y89/CLBLM_SE2A1 CLBLM_L_X22Y90/CLBLM_ER1BEG2 CLBLM_L_X22Y90/CLBLM_IMUX44 CLBLM_L_X22Y90/CLBLM_M_D4 CLBLM_L_X22Y90/CLBLM_SW2A1 CLBLM_L_X22Y91/CLBLM_IMUX3 CLBLM_L_X22Y91/CLBLM_L_A2 CLBLM_L_X22Y91/CLBLM_WW2A1 CLBLM_L_X22Y92/CLBLM_IMUX15 CLBLM_L_X22Y92/CLBLM_IMUX31 CLBLM_L_X22Y92/CLBLM_M_B1 CLBLM_L_X22Y92/CLBLM_M_C5 CLBLM_L_X22Y93/CLBLM_IMUX0 CLBLM_L_X22Y93/CLBLM_L_A3 CLBLM_L_X24Y100/CLBLM_IMUX24 CLBLM_L_X24Y100/CLBLM_M_B5 CLBLM_L_X24Y101/CLBLM_IMUX32 CLBLM_L_X24Y101/CLBLM_M_C1 CLBLM_L_X24Y103/CLBLM_EE2A0 CLBLM_L_X24Y103/CLBLM_IMUX33 CLBLM_L_X24Y103/CLBLM_L_C1 CLBLM_L_X24Y104/CLBLM_IMUX24 CLBLM_L_X24Y104/CLBLM_IMUX25 CLBLM_L_X24Y104/CLBLM_IMUX9 CLBLM_L_X24Y104/CLBLM_L_A5 CLBLM_L_X24Y104/CLBLM_L_B5 CLBLM_L_X24Y104/CLBLM_M_B5 CLBLM_L_X24Y105/CLBLM_NW2A0 CLBLM_L_X24Y88/CLBLM_IMUX22 CLBLM_L_X24Y88/CLBLM_IMUX30 CLBLM_L_X24Y88/CLBLM_L_C5 CLBLM_L_X24Y88/CLBLM_M_C3 CLBLM_L_X24Y88/CLBLM_SW2A1 CLBLM_L_X24Y89/CLBLM_IMUX34 CLBLM_L_X24Y89/CLBLM_L_C6 CLBLM_L_X24Y89/CLBLM_SW2A1 CLBLM_L_X24Y90/CLBLM_IMUX18 CLBLM_L_X24Y90/CLBLM_M_B2 CLBLM_L_X24Y91/CLBLM_IMUX3 CLBLM_L_X24Y91/CLBLM_L_A2 CLBLM_L_X24Y91/CLBLM_WW2A1 CLBLM_L_X24Y92/CLBLM_ER1BEG1 CLBLM_L_X24Y92/CLBLM_IMUX27 CLBLM_L_X24Y92/CLBLM_M_B4 CLBLM_L_X24Y93/CLBLM_IMUX16 CLBLM_L_X24Y93/CLBLM_IMUX17 CLBLM_L_X24Y93/CLBLM_IMUX8 CLBLM_L_X24Y93/CLBLM_L_B3 CLBLM_L_X24Y93/CLBLM_M_A5 CLBLM_L_X24Y93/CLBLM_M_B3 CLBLM_L_X24Y93/CLBLM_SE2A0 CLBLM_L_X24Y95/CLBLM_SW2A0 CLBLM_L_X24Y96/CLBLM_IMUX0 CLBLM_L_X24Y96/CLBLM_IMUX16 CLBLM_L_X24Y96/CLBLM_L_A3 CLBLM_L_X24Y96/CLBLM_L_B3 CLBLM_L_X24Y96/CLBLM_WL1END3 CLBLM_L_X24Y97/CLBLM_IMUX20 CLBLM_L_X24Y97/CLBLM_IMUX25 CLBLM_L_X24Y97/CLBLM_IMUX41 CLBLM_L_X24Y97/CLBLM_L_B5 CLBLM_L_X24Y97/CLBLM_L_C2 CLBLM_L_X24Y97/CLBLM_L_D1 CLBLM_L_X24Y98/CLBLM_IMUX1 CLBLM_L_X24Y98/CLBLM_IMUX17 CLBLM_L_X24Y98/CLBLM_IMUX44 CLBLM_L_X24Y98/CLBLM_M_A3 CLBLM_L_X24Y98/CLBLM_M_B3 CLBLM_L_X24Y98/CLBLM_M_D4 CLBLM_L_X24Y98/CLBLM_WW2END3 CLBLM_L_X26Y100/CLBLM_IMUX1 CLBLM_L_X26Y100/CLBLM_IMUX17 CLBLM_L_X26Y100/CLBLM_IMUX32 CLBLM_L_X26Y100/CLBLM_IMUX40 CLBLM_L_X26Y100/CLBLM_M_A3 CLBLM_L_X26Y100/CLBLM_M_B3 CLBLM_L_X26Y100/CLBLM_M_C1 CLBLM_L_X26Y100/CLBLM_M_D1 CLBLM_L_X26Y100/CLBLM_WL1END3 CLBLM_L_X26Y101/CLBLM_IMUX17 CLBLM_L_X26Y101/CLBLM_IMUX32 CLBLM_L_X26Y101/CLBLM_IMUX40 CLBLM_L_X26Y101/CLBLM_M_B3 CLBLM_L_X26Y101/CLBLM_M_C1 CLBLM_L_X26Y101/CLBLM_M_D1 CLBLM_L_X26Y102/CLBLM_IMUX1 CLBLM_L_X26Y102/CLBLM_IMUX32 CLBLM_L_X26Y102/CLBLM_M_A3 CLBLM_L_X26Y102/CLBLM_M_C1 CLBLM_L_X26Y103/CLBLM_EE2A0 CLBLM_L_X26Y103/CLBLM_IMUX25 CLBLM_L_X26Y103/CLBLM_IMUX9 CLBLM_L_X26Y103/CLBLM_L_A5 CLBLM_L_X26Y103/CLBLM_L_B5 CLBLM_L_X26Y104/CLBLM_IMUX32 CLBLM_L_X26Y104/CLBLM_IMUX33 CLBLM_L_X26Y104/CLBLM_L_C1 CLBLM_L_X26Y104/CLBLM_M_C1 CLBLM_L_X26Y105/CLBLM_IMUX32 CLBLM_L_X26Y105/CLBLM_IMUX45 CLBLM_L_X26Y105/CLBLM_IMUX8 CLBLM_L_X26Y105/CLBLM_M_A5 CLBLM_L_X26Y105/CLBLM_M_C1 CLBLM_L_X26Y105/CLBLM_M_D2 CLBLM_L_X26Y106/CLBLM_EE2BEG3 CLBLM_L_X26Y106/CLBLM_NW2A0 CLBLM_L_X26Y89/CLBLM_EL1BEG0 CLBLM_L_X26Y89/CLBLM_IMUX24 CLBLM_L_X26Y89/CLBLM_M_B5 CLBLM_L_X26Y90/CLBLM_IMUX2 CLBLM_L_X26Y90/CLBLM_IMUX27 CLBLM_L_X26Y90/CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_M_B4 CLBLM_L_X26Y90/CLBLM_SE2A1 CLBLM_L_X26Y92/CLBLM_IMUX47 CLBLM_L_X26Y92/CLBLM_M_D5 CLBLM_L_X26Y93/CLBLM_IMUX0 CLBLM_L_X26Y93/CLBLM_IMUX32 CLBLM_L_X26Y93/CLBLM_L_A3 CLBLM_L_X26Y93/CLBLM_M_C1 CLBLM_L_X26Y93/CLBLM_NE2A0 CLBLM_L_X26Y95/CLBLM_ER1BEG1 CLBLM_L_X26Y95/CLBLM_IMUX20 CLBLM_L_X26Y95/CLBLM_L_C2 CLBLM_L_X26Y98/CLBLM_ER1BEG1 CLBLM_L_X26Y98/CLBLM_SW2A0 CLBLM_L_X26Y98/CLBLM_WL1END3 CLBLM_L_X26Y99/CLBLM_IMUX1 CLBLM_L_X26Y99/CLBLM_IMUX24 CLBLM_L_X26Y99/CLBLM_IMUX32 CLBLM_L_X26Y99/CLBLM_M_A3 CLBLM_L_X26Y99/CLBLM_M_B5 CLBLM_L_X26Y99/CLBLM_M_C1 CLBLM_L_X26Y99/CLBLM_WL1END3 CLBLM_L_X28Y106/CLBLM_EE2A0 CLBLM_L_X28Y106/CLBLM_IMUX0 CLBLM_L_X28Y106/CLBLM_L_A3 CLBLM_L_X28Y106/CLBLM_SE4BEG3 CLBLM_L_X28Y89/CLBLM_EE2A0 CLBLM_L_X28Y89/CLBLM_IMUX8 CLBLM_L_X28Y89/CLBLM_M_A5 CLBLM_L_X28Y98/CLBLM_EE2A1 CLBLM_L_X28Y98/CLBLM_IMUX35 CLBLM_L_X28Y98/CLBLM_M_C6 CLBLM_L_X30Y101/CLBLM_IMUX12 CLBLM_L_X30Y101/CLBLM_M_B6 CLBLM_L_X30Y102/CLBLM_EL1BEG2 CLBLM_L_X30Y102/CLBLM_IMUX4 CLBLM_L_X30Y102/CLBLM_M_A6 INT_L_X20Y100/IMUX_L19 INT_L_X20Y100/IMUX_L3 INT_L_X20Y100/SW2END1 INT_L_X20Y90/FAN_ALT5 INT_L_X20Y90/FAN_BOUNCE5 INT_L_X20Y90/IMUX_L1 INT_L_X20Y90/IMUX_L14 INT_L_X20Y90/IMUX_L46 INT_L_X20Y90/SR1END2 INT_L_X20Y91/IMUX_L19 INT_L_X20Y91/NN2BEG2 INT_L_X20Y91/SR1BEG2 INT_L_X20Y91/WW2END1 INT_L_X20Y92/IMUX_L45 INT_L_X20Y92/NN2A2 INT_L_X20Y92/SR1END2 INT_L_X20Y93/BYP_ALT2 INT_L_X20Y93/BYP_BOUNCE2 INT_L_X20Y93/IMUX_L14 INT_L_X20Y93/NN2END2 INT_L_X20Y93/SR1BEG2 INT_L_X20Y94/BYP_BOUNCE_N3_2 INT_L_X22Y101/SW2A1 INT_L_X22Y102/LOGIC_OUTS_L5 INT_L_X22Y102/NL1BEG0 INT_L_X22Y102/NL1END_S3_0 INT_L_X22Y102/SW2BEG1 INT_L_X22Y103/EE2BEG0 INT_L_X22Y103/IMUX_L0 INT_L_X22Y103/IMUX_L16 INT_L_X22Y103/NE2BEG0 INT_L_X22Y103/NL1END0 INT_L_X22Y103/NR1BEG0 INT_L_X22Y104/IMUX_L32 INT_L_X22Y104/NE2A0 INT_L_X22Y104/NR1END0 INT_L_X22Y88/BYP_ALT5 INT_L_X22Y88/BYP_BOUNCE5 INT_L_X22Y88/FAN_ALT7 INT_L_X22Y88/FAN_BOUNCE7 INT_L_X22Y88/IMUX_L27 INT_L_X22Y88/IMUX_L29 INT_L_X22Y88/IMUX_L8 INT_L_X22Y88/SW2END1 INT_L_X22Y88/WW2A1 INT_L_X22Y89/IMUX_L43 INT_L_X22Y89/SE2END1 INT_L_X22Y90/ER1END2 INT_L_X22Y90/IMUX_L44 INT_L_X22Y90/SW2A1 INT_L_X22Y91/IMUX_L3 INT_L_X22Y91/SW2BEG1 INT_L_X22Y91/WW2BEG1 INT_L_X22Y91/WW2END1 INT_L_X22Y92/IMUX_L15 INT_L_X22Y92/IMUX_L31 INT_L_X22Y92/WL1END3 INT_L_X22Y93/IMUX_L0 INT_L_X22Y93/WL1END_N1_3 INT_L_X24Y100/IMUX_L24 INT_L_X24Y100/SL1END0 INT_L_X24Y100/SS2BEG0 INT_L_X24Y101/IMUX_L32 INT_L_X24Y101/SL1BEG0 INT_L_X24Y101/SS2END0 INT_L_X24Y102/SS2A0 INT_L_X24Y103/EE2BEG0 INT_L_X24Y103/EE2END0 INT_L_X24Y103/IMUX_L33 INT_L_X24Y103/NR1BEG0 INT_L_X24Y103/SS2BEG0 INT_L_X24Y104/IMUX_L24 INT_L_X24Y104/IMUX_L25 INT_L_X24Y104/IMUX_L9 INT_L_X24Y104/NR1END0 INT_L_X24Y104/NW2BEG0 INT_L_X24Y105/NW2A0 INT_L_X24Y88/IMUX_L22 INT_L_X24Y88/IMUX_L30 INT_L_X24Y88/SE2A1 INT_L_X24Y88/SR1END2 INT_L_X24Y88/SW2A1 INT_L_X24Y89/ER1BEG2 INT_L_X24Y89/IMUX_L34 INT_L_X24Y89/SE2BEG1 INT_L_X24Y89/SL1END1 INT_L_X24Y89/SR1BEG2 INT_L_X24Y89/SW2A1 INT_L_X24Y89/SW2BEG1 INT_L_X24Y90/IMUX_L18 INT_L_X24Y90/SL1BEG1 INT_L_X24Y90/SL1END1 INT_L_X24Y90/SW2BEG1 INT_L_X24Y91/IMUX_L3 INT_L_X24Y91/SE2A1 INT_L_X24Y91/SL1BEG1 INT_L_X24Y91/SL1END1 INT_L_X24Y91/WW2BEG1 INT_L_X24Y92/EL1BEG0 INT_L_X24Y92/ER1END1 INT_L_X24Y92/IMUX_L27 INT_L_X24Y92/SE2BEG1 INT_L_X24Y92/SL1BEG1 INT_L_X24Y93/IMUX_L16 INT_L_X24Y93/IMUX_L17 INT_L_X24Y93/IMUX_L8 INT_L_X24Y93/SE2END0 INT_L_X24Y95/SE2A0 INT_L_X24Y95/SW2A0 INT_L_X24Y96/ER1BEG1 INT_L_X24Y96/IMUX_L0 INT_L_X24Y96/IMUX_L16 INT_L_X24Y96/SE2BEG0 INT_L_X24Y96/SL1END0 INT_L_X24Y96/SW2BEG0 INT_L_X24Y96/WL1BEG3 INT_L_X24Y97/IMUX_L20 INT_L_X24Y97/IMUX_L25 INT_L_X24Y97/IMUX_L41 INT_L_X24Y97/SL1BEG0 INT_L_X24Y97/SL1END0 INT_L_X24Y97/SR1END1 INT_L_X24Y97/WL1BEG_N3 INT_L_X24Y98/IMUX_L1 INT_L_X24Y98/IMUX_L17 INT_L_X24Y98/IMUX_L44 INT_L_X24Y98/SL1BEG0 INT_L_X24Y98/SR1BEG1 INT_L_X24Y98/SS2END0 INT_L_X24Y98/WL1END2 INT_L_X24Y98/WW2A3 INT_L_X24Y99/SS2A0 INT_L_X26Y100/IMUX_L1 INT_L_X26Y100/IMUX_L17 INT_L_X26Y100/IMUX_L32 INT_L_X26Y100/IMUX_L40 INT_L_X26Y100/SL1END0 INT_L_X26Y100/SS2A0 INT_L_X26Y100/WL1BEG3 INT_L_X26Y100/WL1BEG_N3 INT_L_X26Y101/IMUX_L17 INT_L_X26Y101/IMUX_L32 INT_L_X26Y101/IMUX_L40 INT_L_X26Y101/SL1BEG0 INT_L_X26Y101/SL1END0 INT_L_X26Y101/SS2BEG0 INT_L_X26Y101/WL1BEG_N3 INT_L_X26Y102/IMUX_L1 INT_L_X26Y102/IMUX_L32 INT_L_X26Y102/SL1BEG0 INT_L_X26Y102/SL1END0 INT_L_X26Y103/EE2END0 INT_L_X26Y103/IMUX_L25 INT_L_X26Y103/IMUX_L9 INT_L_X26Y103/NR1BEG0 INT_L_X26Y103/SL1BEG0 INT_L_X26Y104/IMUX_L32 INT_L_X26Y104/IMUX_L33 INT_L_X26Y104/NR1BEG0 INT_L_X26Y104/NR1END0 INT_L_X26Y105/IMUX_L32 INT_L_X26Y105/IMUX_L45 INT_L_X26Y105/IMUX_L8 INT_L_X26Y105/NL1BEG_N3 INT_L_X26Y105/NR1BEG0 INT_L_X26Y105/NR1END0 INT_L_X26Y105/NW2BEG0 INT_L_X26Y106/EE2A3 INT_L_X26Y106/EE2BEG0 INT_L_X26Y106/NR1END0 INT_L_X26Y106/NW2A0 INT_L_X26Y88/EL1END_S3_0 INT_L_X26Y89/EE2BEG0 INT_L_X26Y89/EL1END0 INT_L_X26Y89/IMUX_L24 INT_L_X26Y90/IMUX_L2 INT_L_X26Y90/IMUX_L27 INT_L_X26Y90/SE2END1 INT_L_X26Y92/IMUX_L47 INT_L_X26Y92/NE2END_S3_0 INT_L_X26Y93/IMUX_L0 INT_L_X26Y93/IMUX_L32 INT_L_X26Y93/NE2END0 INT_L_X26Y95/ER1END1 INT_L_X26Y95/IMUX_L20 INT_L_X26Y98/EE2BEG1 INT_L_X26Y98/ER1END1 INT_L_X26Y98/SW2A0 INT_L_X26Y98/WL1BEG3 INT_L_X26Y99/IMUX_L1 INT_L_X26Y99/IMUX_L24 INT_L_X26Y99/IMUX_L32 INT_L_X26Y99/SS2END0 INT_L_X26Y99/SW2BEG0 INT_L_X26Y99/WL1BEG3 INT_L_X26Y99/WL1BEG_N3 INT_L_X28Y102/SE6E3 INT_L_X28Y103/SE6D3 INT_L_X28Y104/SE6C3 INT_L_X28Y105/SE6B3 INT_L_X28Y106/EE2END0 INT_L_X28Y106/IMUX_L0 INT_L_X28Y106/SE6A3 INT_L_X28Y89/EE2END0 INT_L_X28Y89/IMUX_L8 INT_L_X28Y97/SE2A1 INT_L_X28Y98/EE2END1 INT_L_X28Y98/IMUX_L35 INT_L_X28Y98/SE2BEG1 INT_L_X30Y101/IMUX_L12 INT_L_X30Y101/SL1END2 INT_L_X30Y102/EL1END2 INT_L_X30Y102/IMUX_L4 INT_L_X30Y102/SL1BEG2 INT_R_X21Y100/SW2A1 INT_R_X21Y101/IMUX12 INT_R_X21Y101/IMUX20 INT_R_X21Y101/IMUX4 INT_R_X21Y101/SW2BEG1 INT_R_X21Y101/SW2END1 INT_R_X21Y88/IMUX19 INT_R_X21Y88/WW2END1 INT_R_X21Y89/SE2A1 INT_R_X21Y90/ER1BEG2 INT_R_X21Y90/IMUX11 INT_R_X21Y90/IMUX27 INT_R_X21Y90/IMUX3 INT_R_X21Y90/IMUX34 INT_R_X21Y90/IMUX35 INT_R_X21Y90/SE2BEG1 INT_R_X21Y90/SW2END1 INT_R_X21Y91/WW2A1 INT_R_X23Y103/EE2A0 INT_R_X23Y103/NE2END_S3_0 INT_R_X23Y104/IMUX1 INT_R_X23Y104/IMUX17 INT_R_X23Y104/NE2END0 INT_R_X23Y104/NW2END_S0_0 INT_R_X23Y105/IMUX0 INT_R_X23Y105/IMUX14 INT_R_X23Y105/NL1BEG_N3 INT_R_X23Y105/NW2END0 INT_R_X23Y88/IMUX34 INT_R_X23Y88/SW2A1 INT_R_X23Y88/SW2END1 INT_R_X23Y88/WW2BEG1 INT_R_X23Y89/IMUX20 INT_R_X23Y89/IMUX26 INT_R_X23Y89/SW2BEG1 INT_R_X23Y89/SW2END1 INT_R_X23Y91/WW2A1 INT_R_X23Y92/ER1BEG1 INT_R_X23Y92/IMUX33 INT_R_X23Y92/SL1END0 INT_R_X23Y92/WL1BEG3 INT_R_X23Y93/IMUX33 INT_R_X23Y93/SE2A0 INT_R_X23Y93/SL1BEG0 INT_R_X23Y93/SS2END0 INT_R_X23Y93/WL1BEG_N3 INT_R_X23Y94/IMUX0 INT_R_X23Y94/IMUX16 INT_R_X23Y94/SE2BEG0 INT_R_X23Y94/SL1END0 INT_R_X23Y94/SS2A0 INT_R_X23Y95/IMUX10 INT_R_X23Y95/SL1BEG0 INT_R_X23Y95/SS2BEG0 INT_R_X23Y95/SW2END0 INT_R_X23Y96/IMUX15 INT_R_X23Y96/IMUX7 INT_R_X23Y96/WL1END3 INT_R_X23Y97/IMUX8 INT_R_X23Y97/WL1END_N1_3 INT_R_X23Y98/IMUX10 INT_R_X23Y98/IMUX15 INT_R_X23Y98/IMUX26 INT_R_X23Y98/SR1BEG_S0 INT_R_X23Y98/WW2END3 INT_R_X23Y99/WW2END_N0_3 INT_R_X25Y100/IMUX23 INT_R_X25Y100/IMUX26 INT_R_X25Y100/IMUX9 INT_R_X25Y100/SR1BEG_S0 INT_R_X25Y100/WL1END3 INT_R_X25Y100/WL1END_N1_3 INT_R_X25Y101/WL1END_N1_3 INT_R_X25Y103/EE2A0 INT_R_X25Y105/NW2END_S0_0 INT_R_X25Y106/EE2BEG3 INT_R_X25Y106/IMUX24 INT_R_X25Y106/IMUX30 INT_R_X25Y106/NL1BEG_N3 INT_R_X25Y106/NW2END0 INT_R_X25Y88/IMUX35 INT_R_X25Y88/NR1BEG1 INT_R_X25Y88/SE2END1 INT_R_X25Y89/EL1BEG0 INT_R_X25Y89/ER1END2 INT_R_X25Y89/IMUX13 INT_R_X25Y89/IMUX2 INT_R_X25Y89/IMUX28 INT_R_X25Y89/IMUX37 INT_R_X25Y89/IMUX6 INT_R_X25Y89/NR1END1 INT_R_X25Y90/IMUX35 INT_R_X25Y90/SE2A1 INT_R_X25Y90/SL1END1 INT_R_X25Y91/EL1END_S3_0 INT_R_X25Y91/IMUX11 INT_R_X25Y91/IMUX27 INT_R_X25Y91/IMUX42 INT_R_X25Y91/NR1BEG1 INT_R_X25Y91/SE2BEG1 INT_R_X25Y91/SE2END1 INT_R_X25Y91/SL1BEG1 INT_R_X25Y92/EL1END0 INT_R_X25Y92/IMUX9 INT_R_X25Y92/NE2BEG0 INT_R_X25Y92/NN2BEG1 INT_R_X25Y92/NR1BEG1 INT_R_X25Y92/NR1END1 INT_R_X25Y93/IMUX35 INT_R_X25Y93/IMUX42 INT_R_X25Y93/NE2A0 INT_R_X25Y93/NN2A1 INT_R_X25Y93/NR1END1 INT_R_X25Y94/BYP_ALT1 INT_R_X25Y94/BYP_BOUNCE1 INT_R_X25Y94/IMUX21 INT_R_X25Y94/IMUX29 INT_R_X25Y94/IMUX42 INT_R_X25Y94/NN2END1 INT_R_X25Y95/ER1BEG1 INT_R_X25Y95/IMUX1 INT_R_X25Y95/IMUX25 INT_R_X25Y95/IMUX41 INT_R_X25Y95/SE2END0 INT_R_X25Y96/ER1END1 INT_R_X25Y96/IMUX11 INT_R_X25Y96/IMUX12 INT_R_X25Y96/IMUX19 INT_R_X25Y96/IMUX3 INT_R_X25Y96/IMUX35 INT_R_X25Y98/ER1BEG1 INT_R_X25Y98/IMUX25 INT_R_X25Y98/IMUX30 INT_R_X25Y98/IMUX41 INT_R_X25Y98/IMUX9 INT_R_X25Y98/SW2END0 INT_R_X25Y98/WL1BEG2 INT_R_X25Y98/WL1END3 INT_R_X25Y98/WW2BEG3 INT_R_X25Y99/IMUX30 INT_R_X25Y99/WL1END3 INT_R_X25Y99/WL1END_N1_3 INT_R_X27Y106/EE2A0 INT_R_X27Y106/EE2END3 INT_R_X27Y106/IMUX7 INT_R_X27Y106/SE6BEG3 INT_R_X27Y89/EE2A0 INT_R_X27Y98/EE2A1 INT_R_X29Y102/EL1BEG2 INT_R_X29Y102/SE6END3 INT_R_X29Y95/IMUX3 INT_R_X29Y95/SS2END1 INT_R_X29Y96/SS2A1 INT_R_X29Y97/SE2END1 INT_R_X29Y97/SS2BEG1 VBRK_X60Y100/VBRK_WL1END3 VBRK_X60Y102/VBRK_WW2END3 VBRK_X60Y108/VBRK_EE2A0 VBRK_X60Y110/VBRK_NW2A0 VBRK_X60Y92/VBRK_SW2A1 VBRK_X60Y93/VBRK_SW2A1 VBRK_X60Y95/VBRK_WW2A1 VBRK_X60Y96/VBRK_ER1BEG1 VBRK_X60Y97/VBRK_SE2A0 VBRK_X60Y99/VBRK_SW2A0 VBRK_X73Y107/VBRK_EL1BEG2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y100/INT_L.SW2END1->>IMUX_L19 INT_L_X20Y100/INT_L.SW2END1->>IMUX_L3 INT_L_X20Y90/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X20Y90/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X20Y90/INT_L.SR1END2->>FAN_ALT5 INT_L_X20Y90/INT_L.SR1END2->>IMUX_L14 INT_L_X20Y90/INT_L.SR1END2->>IMUX_L46 INT_L_X20Y91/INT_L.WW2END1->>IMUX_L19 INT_L_X20Y91/INT_L.WW2END1->>NN2BEG2 INT_L_X20Y91/INT_L.WW2END1->>SR1BEG2 INT_L_X20Y92/INT_L.SR1END2->>IMUX_L45 INT_L_X20Y93/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X20Y93/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X20Y93/INT_L.NN2END2->>BYP_ALT2 INT_L_X20Y93/INT_L.NN2END2->>SR1BEG2 INT_L_X22Y102/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X22Y102/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X22Y103/INT_L.NL1END0->>EE2BEG0 INT_L_X22Y103/INT_L.NL1END0->>IMUX_L0 INT_L_X22Y103/INT_L.NL1END0->>IMUX_L16 INT_L_X22Y103/INT_L.NL1END0->>NE2BEG0 INT_L_X22Y103/INT_L.NL1END0->>NR1BEG0 INT_L_X22Y104/INT_L.NR1END0->>IMUX_L32 INT_L_X22Y88/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y88/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X22Y88/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y88/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X22Y88/INT_L.SW2END1->>BYP_ALT5 INT_L_X22Y88/INT_L.SW2END1->>FAN_ALT7 INT_L_X22Y88/INT_L.SW2END1->>IMUX_L27 INT_L_X22Y89/INT_L.SE2END1->>IMUX_L43 INT_L_X22Y90/INT_L.ER1END2->>IMUX_L44 INT_L_X22Y91/INT_L.WW2END1->>IMUX_L3 INT_L_X22Y91/INT_L.WW2END1->>SW2BEG1 INT_L_X22Y91/INT_L.WW2END1->>WW2BEG1 INT_L_X22Y92/INT_L.WL1END3->>IMUX_L15 INT_L_X22Y92/INT_L.WL1END3->>IMUX_L31 INT_L_X22Y93/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X24Y100/INT_L.SL1END0->>IMUX_L24 INT_L_X24Y100/INT_L.SL1END0->>SS2BEG0 INT_L_X24Y101/INT_L.SS2END0->>IMUX_L32 INT_L_X24Y101/INT_L.SS2END0->>SL1BEG0 INT_L_X24Y103/INT_L.EE2END0->>EE2BEG0 INT_L_X24Y103/INT_L.EE2END0->>IMUX_L33 INT_L_X24Y103/INT_L.EE2END0->>NR1BEG0 INT_L_X24Y103/INT_L.EE2END0->>SS2BEG0 INT_L_X24Y104/INT_L.NR1END0->>IMUX_L24 INT_L_X24Y104/INT_L.NR1END0->>IMUX_L25 INT_L_X24Y104/INT_L.NR1END0->>IMUX_L9 INT_L_X24Y104/INT_L.NR1END0->>NW2BEG0 INT_L_X24Y88/INT_L.SR1END2->>IMUX_L22 INT_L_X24Y88/INT_L.SR1END2->>IMUX_L30 INT_L_X24Y89/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y89/INT_L.SL1END1->>IMUX_L34 INT_L_X24Y89/INT_L.SL1END1->>SE2BEG1 INT_L_X24Y89/INT_L.SL1END1->>SR1BEG2 INT_L_X24Y89/INT_L.SL1END1->>SW2BEG1 INT_L_X24Y90/INT_L.SL1END1->>IMUX_L18 INT_L_X24Y90/INT_L.SL1END1->>SL1BEG1 INT_L_X24Y90/INT_L.SL1END1->>SW2BEG1 INT_L_X24Y91/INT_L.SL1END1->>IMUX_L3 INT_L_X24Y91/INT_L.SL1END1->>SL1BEG1 INT_L_X24Y91/INT_L.SL1END1->>WW2BEG1 INT_L_X24Y92/INT_L.ER1END1->>EL1BEG0 INT_L_X24Y92/INT_L.ER1END1->>IMUX_L27 INT_L_X24Y92/INT_L.ER1END1->>SE2BEG1 INT_L_X24Y92/INT_L.ER1END1->>SL1BEG1 INT_L_X24Y93/INT_L.SE2END0->>IMUX_L16 INT_L_X24Y93/INT_L.SE2END0->>IMUX_L17 INT_L_X24Y93/INT_L.SE2END0->>IMUX_L8 INT_L_X24Y96/INT_L.SL1END0->>ER1BEG1 INT_L_X24Y96/INT_L.SL1END0->>IMUX_L0 INT_L_X24Y96/INT_L.SL1END0->>IMUX_L16 INT_L_X24Y96/INT_L.SL1END0->>SE2BEG0 INT_L_X24Y96/INT_L.SL1END0->>SW2BEG0 INT_L_X24Y97/INT_L.SL1END0->>IMUX_L25 INT_L_X24Y97/INT_L.SL1END0->>IMUX_L41 INT_L_X24Y97/INT_L.SL1END0->>SL1BEG0 INT_L_X24Y97/INT_L.SL1END0->>WL1BEG_N3 INT_L_X24Y97/INT_L.SR1END1->>IMUX_L20 INT_L_X24Y98/INT_L.SS2END0->>IMUX_L1 INT_L_X24Y98/INT_L.SS2END0->>IMUX_L17 INT_L_X24Y98/INT_L.SS2END0->>SL1BEG0 INT_L_X24Y98/INT_L.SS2END0->>SR1BEG1 INT_L_X24Y98/INT_L.WL1END2->>IMUX_L44 INT_L_X26Y100/INT_L.SL1END0->>IMUX_L1 INT_L_X26Y100/INT_L.SL1END0->>IMUX_L17 INT_L_X26Y100/INT_L.SL1END0->>IMUX_L32 INT_L_X26Y100/INT_L.SL1END0->>IMUX_L40 INT_L_X26Y100/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y101/INT_L.SL1END0->>IMUX_L17 INT_L_X26Y101/INT_L.SL1END0->>IMUX_L32 INT_L_X26Y101/INT_L.SL1END0->>IMUX_L40 INT_L_X26Y101/INT_L.SL1END0->>SL1BEG0 INT_L_X26Y101/INT_L.SL1END0->>SS2BEG0 INT_L_X26Y101/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y102/INT_L.SL1END0->>IMUX_L1 INT_L_X26Y102/INT_L.SL1END0->>IMUX_L32 INT_L_X26Y102/INT_L.SL1END0->>SL1BEG0 INT_L_X26Y103/INT_L.EE2END0->>IMUX_L25 INT_L_X26Y103/INT_L.EE2END0->>IMUX_L9 INT_L_X26Y103/INT_L.EE2END0->>NR1BEG0 INT_L_X26Y103/INT_L.EE2END0->>SL1BEG0 INT_L_X26Y104/INT_L.NR1END0->>IMUX_L32 INT_L_X26Y104/INT_L.NR1END0->>IMUX_L33 INT_L_X26Y104/INT_L.NR1END0->>NR1BEG0 INT_L_X26Y105/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X26Y105/INT_L.NR1END0->>IMUX_L32 INT_L_X26Y105/INT_L.NR1END0->>IMUX_L8 INT_L_X26Y105/INT_L.NR1END0->>NL1BEG_N3 INT_L_X26Y105/INT_L.NR1END0->>NR1BEG0 INT_L_X26Y105/INT_L.NR1END0->>NW2BEG0 INT_L_X26Y106/INT_L.NR1END0->>EE2BEG0 INT_L_X26Y89/INT_L.EL1END0->>EE2BEG0 INT_L_X26Y89/INT_L.EL1END0->>IMUX_L24 INT_L_X26Y90/INT_L.SE2END1->>IMUX_L2 INT_L_X26Y90/INT_L.SE2END1->>IMUX_L27 INT_L_X26Y92/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X26Y93/INT_L.NE2END0->>IMUX_L0 INT_L_X26Y93/INT_L.NE2END0->>IMUX_L32 INT_L_X26Y95/INT_L.ER1END1->>IMUX_L20 INT_L_X26Y98/INT_L.ER1END1->>EE2BEG1 INT_L_X26Y99/INT_L.SS2END0->>IMUX_L1 INT_L_X26Y99/INT_L.SS2END0->>IMUX_L24 INT_L_X26Y99/INT_L.SS2END0->>IMUX_L32 INT_L_X26Y99/INT_L.SS2END0->>SW2BEG0 INT_L_X26Y99/INT_L.SS2END0->>WL1BEG_N3 INT_L_X28Y106/INT_L.EE2END0->>IMUX_L0 INT_L_X28Y89/INT_L.EE2END0->>IMUX_L8 INT_L_X28Y98/INT_L.EE2END1->>IMUX_L35 INT_L_X28Y98/INT_L.EE2END1->>SE2BEG1 INT_L_X30Y101/INT_L.SL1END2->>IMUX_L12 INT_L_X30Y102/INT_L.EL1END2->>IMUX_L4 INT_L_X30Y102/INT_L.EL1END2->>SL1BEG2 INT_R_X21Y101/INT_R.SW2END1->>IMUX12 INT_R_X21Y101/INT_R.SW2END1->>IMUX20 INT_R_X21Y101/INT_R.SW2END1->>IMUX4 INT_R_X21Y101/INT_R.SW2END1->>SW2BEG1 INT_R_X21Y88/INT_R.WW2END1->>IMUX19 INT_R_X21Y90/INT_R.SW2END1->>ER1BEG2 INT_R_X21Y90/INT_R.SW2END1->>IMUX11 INT_R_X21Y90/INT_R.SW2END1->>IMUX27 INT_R_X21Y90/INT_R.SW2END1->>IMUX3 INT_R_X21Y90/INT_R.SW2END1->>IMUX34 INT_R_X21Y90/INT_R.SW2END1->>IMUX35 INT_R_X21Y90/INT_R.SW2END1->>SE2BEG1 INT_R_X23Y104/INT_R.NE2END0->>IMUX1 INT_R_X23Y104/INT_R.NE2END0->>IMUX17 INT_R_X23Y105/INT_R.NL1BEG_N3->>IMUX14 INT_R_X23Y105/INT_R.NW2END0->>IMUX0 INT_R_X23Y105/INT_R.NW2END0->>NL1BEG_N3 INT_R_X23Y88/INT_R.SW2END1->>IMUX34 INT_R_X23Y88/INT_R.SW2END1->>WW2BEG1 INT_R_X23Y89/INT_R.SW2END1->>IMUX20 INT_R_X23Y89/INT_R.SW2END1->>IMUX26 INT_R_X23Y89/INT_R.SW2END1->>SW2BEG1 INT_R_X23Y92/INT_R.SL1END0->>ER1BEG1 INT_R_X23Y92/INT_R.SL1END0->>IMUX33 INT_R_X23Y93/INT_R.SS2END0->>IMUX33 INT_R_X23Y93/INT_R.SS2END0->>SL1BEG0 INT_R_X23Y93/INT_R.SS2END0->>WL1BEG_N3 INT_R_X23Y94/INT_R.SL1END0->>IMUX0 INT_R_X23Y94/INT_R.SL1END0->>IMUX16 INT_R_X23Y94/INT_R.SL1END0->>SE2BEG0 INT_R_X23Y95/INT_R.SW2END0->>IMUX10 INT_R_X23Y95/INT_R.SW2END0->>SL1BEG0 INT_R_X23Y95/INT_R.SW2END0->>SS2BEG0 INT_R_X23Y96/INT_R.WL1END3->>IMUX15 INT_R_X23Y96/INT_R.WL1END3->>IMUX7 INT_R_X23Y97/INT_R.WL1END_N1_3->>IMUX8 INT_R_X23Y98/INT_R.SR1BEG_S0->>IMUX10 INT_R_X23Y98/INT_R.SR1BEG_S0->>IMUX26 INT_R_X23Y98/INT_R.WW2END3->>IMUX15 INT_R_X23Y98/INT_R.WW2END3->>SR1BEG_S0 INT_R_X25Y100/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y100/INT_R.SR1BEG_S0->>IMUX9 INT_R_X25Y100/INT_R.WL1END3->>IMUX23 INT_R_X25Y100/INT_R.WL1END3->>SR1BEG_S0 INT_R_X25Y106/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X25Y106/INT_R.NL1BEG_N3->>IMUX30 INT_R_X25Y106/INT_R.NW2END0->>IMUX24 INT_R_X25Y106/INT_R.NW2END0->>NL1BEG_N3 INT_R_X25Y88/INT_R.SE2END1->>IMUX35 INT_R_X25Y88/INT_R.SE2END1->>NR1BEG1 INT_R_X25Y89/INT_R.ER1END2->>IMUX13 INT_R_X25Y89/INT_R.ER1END2->>IMUX28 INT_R_X25Y89/INT_R.ER1END2->>IMUX37 INT_R_X25Y89/INT_R.ER1END2->>IMUX6 INT_R_X25Y89/INT_R.NR1END1->>EL1BEG0 INT_R_X25Y89/INT_R.NR1END1->>IMUX2 INT_R_X25Y90/INT_R.SL1END1->>IMUX35 INT_R_X25Y91/INT_R.SE2END1->>IMUX11 INT_R_X25Y91/INT_R.SE2END1->>IMUX27 INT_R_X25Y91/INT_R.SE2END1->>IMUX42 INT_R_X25Y91/INT_R.SE2END1->>NR1BEG1 INT_R_X25Y91/INT_R.SE2END1->>SE2BEG1 INT_R_X25Y91/INT_R.SE2END1->>SL1BEG1 INT_R_X25Y92/INT_R.EL1END0->>IMUX9 INT_R_X25Y92/INT_R.EL1END0->>NE2BEG0 INT_R_X25Y92/INT_R.NR1END1->>NN2BEG1 INT_R_X25Y92/INT_R.NR1END1->>NR1BEG1 INT_R_X25Y93/INT_R.NR1END1->>IMUX35 INT_R_X25Y93/INT_R.NR1END1->>IMUX42 INT_R_X25Y94/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y94/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X25Y94/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X25Y94/INT_R.NN2END1->>BYP_ALT1 INT_R_X25Y94/INT_R.NN2END1->>IMUX42 INT_R_X25Y95/INT_R.SE2END0->>ER1BEG1 INT_R_X25Y95/INT_R.SE2END0->>IMUX1 INT_R_X25Y95/INT_R.SE2END0->>IMUX25 INT_R_X25Y95/INT_R.SE2END0->>IMUX41 INT_R_X25Y96/INT_R.ER1END1->>IMUX11 INT_R_X25Y96/INT_R.ER1END1->>IMUX12 INT_R_X25Y96/INT_R.ER1END1->>IMUX19 INT_R_X25Y96/INT_R.ER1END1->>IMUX3 INT_R_X25Y96/INT_R.ER1END1->>IMUX35 INT_R_X25Y98/INT_R.SW2END0->>ER1BEG1 INT_R_X25Y98/INT_R.SW2END0->>IMUX25 INT_R_X25Y98/INT_R.SW2END0->>IMUX41 INT_R_X25Y98/INT_R.SW2END0->>IMUX9 INT_R_X25Y98/INT_R.WL1END3->>IMUX30 INT_R_X25Y98/INT_R.WL1END3->>WL1BEG2 INT_R_X25Y98/INT_R.WL1END3->>WW2BEG3 INT_R_X25Y99/INT_R.WL1END3->>IMUX30 INT_R_X27Y106/INT_R.EE2END3->>IMUX7 INT_R_X27Y106/INT_R.EE2END3->>SE6BEG3 INT_R_X29Y102/INT_R.SE6END3->>EL1BEG2 INT_R_X29Y95/INT_R.SS2END1->>IMUX3 INT_R_X29Y97/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 157, 

regfil_reg_n_0_[1][0] - 
wires: CLBLL_R_X23Y93/CLBLL_IMUX26 CLBLL_R_X23Y93/CLBLL_L_B4 CLBLL_R_X23Y93/CLBLL_WR1END1 CLBLL_R_X23Y94/CLBLL_IMUX13 CLBLL_R_X23Y94/CLBLL_L_B6 CLBLL_R_X23Y94/CLBLL_WR1END0 CLBLL_R_X23Y96/CLBLL_EE2BEG0 CLBLL_R_X25Y93/CLBLL_EL1BEG1 CLBLL_R_X25Y93/CLBLL_IMUX36 CLBLL_R_X25Y93/CLBLL_L_D2 CLBLL_R_X25Y96/CLBLL_IMUX9 CLBLL_R_X25Y96/CLBLL_L_A5 CLBLL_R_X25Y97/CLBLL_IMUX1 CLBLL_R_X25Y97/CLBLL_LL_A3 CLBLM_L_X22Y97/CLBLM_BYP0 CLBLM_L_X22Y97/CLBLM_L_AX CLBLM_L_X22Y99/CLBLM_BYP0 CLBLM_L_X22Y99/CLBLM_BYP1 CLBLM_L_X22Y99/CLBLM_L_AX CLBLM_L_X22Y99/CLBLM_M_AX CLBLM_L_X24Y93/CLBLM_IMUX30 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y93/CLBLM_L_AQ CLBLM_L_X24Y93/CLBLM_L_C5 CLBLM_L_X24Y93/CLBLM_WR1END1 CLBLM_L_X24Y94/CLBLM_WR1END0 CLBLM_L_X24Y96/CLBLM_EE2BEG0 CLBLM_L_X26Y93/CLBLM_EL1BEG1 CLBLM_L_X26Y93/CLBLM_IMUX29 CLBLM_L_X26Y93/CLBLM_M_C2 INT_L_X22Y96/NW2END_S0_0 INT_L_X22Y97/BYP_ALT0 INT_L_X22Y97/BYP_L0 INT_L_X22Y97/NN2BEG0 INT_L_X22Y97/NW2END0 INT_L_X22Y98/NN2A0 INT_L_X22Y98/NN2END_S2_0 INT_L_X22Y99/BYP_ALT0 INT_L_X22Y99/BYP_ALT1 INT_L_X22Y99/BYP_BOUNCE0 INT_L_X22Y99/BYP_L0 INT_L_X22Y99/BYP_L1 INT_L_X22Y99/NN2END0 INT_L_X24Y93/EL1BEG2 INT_L_X24Y93/IMUX_L30 INT_L_X24Y93/LOGIC_OUTS_L0 INT_L_X24Y93/NL1BEG_N3 INT_L_X24Y93/WR1BEG1 INT_L_X24Y93/WR1BEG_S0 INT_L_X24Y94/WR1BEG0 INT_L_X24Y96/EE2A0 INT_L_X26Y93/BYP_ALT1 INT_L_X26Y93/BYP_BOUNCE1 INT_L_X26Y93/EL1END1 INT_L_X26Y93/IMUX_L29 INT_R_X23Y93/IMUX26 INT_R_X23Y93/WR1END1 INT_R_X23Y93/WR1END_S1_0 INT_R_X23Y94/IMUX13 INT_R_X23Y94/NL1BEG_N3 INT_R_X23Y94/NN2BEG0 INT_R_X23Y94/WR1END0 INT_R_X23Y95/NN2A0 INT_R_X23Y95/NN2END_S2_0 INT_R_X23Y96/EE2BEG0 INT_R_X23Y96/NN2END0 INT_R_X23Y96/NW2BEG0 INT_R_X23Y97/NW2A0 INT_R_X25Y93/EL1BEG1 INT_R_X25Y93/EL1END2 INT_R_X25Y93/IMUX36 INT_R_X25Y96/EE2END0 INT_R_X25Y96/IMUX9 INT_R_X25Y96/NR1BEG0 INT_R_X25Y97/IMUX1 INT_R_X25Y97/NR1END0 VBRK_X60Y100/VBRK_EE2BEG0 VBRK_X60Y97/VBRK_WR1END1 VBRK_X60Y98/VBRK_WR1END0 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X22Y97/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y99/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y99/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y93/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X22Y97/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y97/INT_L.NW2END0->>BYP_ALT0 INT_L_X22Y97/INT_L.NW2END0->>NN2BEG0 INT_L_X22Y99/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y99/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y99/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y99/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y99/INT_L.NN2END0->>BYP_ALT0 INT_L_X24Y93/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X24Y93/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X24Y93/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X24Y93/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X24Y93/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X26Y93/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X26Y93/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X26Y93/INT_L.EL1END1->>BYP_ALT1 INT_R_X23Y93/INT_R.WR1END1->>IMUX26 INT_R_X23Y94/INT_R.NL1BEG_N3->>IMUX13 INT_R_X23Y94/INT_R.WR1END0->>NL1BEG_N3 INT_R_X23Y94/INT_R.WR1END0->>NN2BEG0 INT_R_X23Y96/INT_R.NN2END0->>EE2BEG0 INT_R_X23Y96/INT_R.NN2END0->>NW2BEG0 INT_R_X25Y93/INT_R.EL1END2->>EL1BEG1 INT_R_X25Y93/INT_R.EL1END2->>IMUX36 INT_R_X25Y96/INT_R.EE2END0->>IMUX9 INT_R_X25Y96/INT_R.EE2END0->>NR1BEG0 INT_R_X25Y97/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_0_in[0] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SS2END1 BRKH_INT_X27Y99/BRKH_INT_NE6D3 BRKH_INT_X29Y99/BRKH_INT_NN6D1 CLBLL_R_X19Y101/CLBLL_IMUX12 CLBLL_R_X19Y101/CLBLL_IMUX20 CLBLL_R_X19Y101/CLBLL_LL_B6 CLBLL_R_X19Y101/CLBLL_L_C2 CLBLL_R_X19Y101/CLBLL_WR1END2 CLBLL_R_X19Y102/CLBLL_IMUX11 CLBLL_R_X19Y102/CLBLL_IMUX19 CLBLL_R_X19Y102/CLBLL_IMUX20 CLBLL_R_X19Y102/CLBLL_LL_A4 CLBLL_R_X19Y102/CLBLL_L_B2 CLBLL_R_X19Y102/CLBLL_L_C2 CLBLL_R_X19Y102/CLBLL_WW2END1 CLBLL_R_X21Y100/CLBLL_IMUX26 CLBLL_R_X21Y100/CLBLL_IMUX29 CLBLL_R_X21Y100/CLBLL_IMUX37 CLBLL_R_X21Y100/CLBLL_IMUX38 CLBLL_R_X21Y100/CLBLL_LL_C2 CLBLL_R_X21Y100/CLBLL_LL_D3 CLBLL_R_X21Y100/CLBLL_L_B4 CLBLL_R_X21Y100/CLBLL_L_D4 CLBLL_R_X21Y101/CLBLL_IMUX11 CLBLL_R_X21Y101/CLBLL_IMUX18 CLBLL_R_X21Y101/CLBLL_IMUX30 CLBLL_R_X21Y101/CLBLL_IMUX42 CLBLL_R_X21Y101/CLBLL_LL_A4 CLBLL_R_X21Y101/CLBLL_LL_B2 CLBLL_R_X21Y101/CLBLL_L_C5 CLBLL_R_X21Y101/CLBLL_L_D6 CLBLL_R_X21Y102/CLBLL_ER1BEG2 CLBLL_R_X21Y102/CLBLL_IMUX10 CLBLL_R_X21Y102/CLBLL_IMUX36 CLBLL_R_X21Y102/CLBLL_L_A4 CLBLL_R_X21Y102/CLBLL_L_D2 CLBLL_R_X21Y102/CLBLL_WL1END0 CLBLL_R_X21Y103/CLBLL_IMUX33 CLBLL_R_X21Y103/CLBLL_L_C1 CLBLL_R_X21Y103/CLBLL_WL1END0 CLBLL_R_X21Y88/CLBLL_IMUX16 CLBLL_R_X21Y88/CLBLL_L_B3 CLBLL_R_X21Y89/CLBLL_SE2A2 CLBLL_R_X21Y89/CLBLL_SW2A0 CLBLL_R_X21Y90/CLBLL_IMUX10 CLBLL_R_X21Y90/CLBLL_IMUX18 CLBLL_R_X21Y90/CLBLL_IMUX2 CLBLL_R_X21Y90/CLBLL_IMUX22 CLBLL_R_X21Y90/CLBLL_IMUX33 CLBLL_R_X21Y90/CLBLL_LL_A2 CLBLL_R_X21Y90/CLBLL_LL_B2 CLBLL_R_X21Y90/CLBLL_LL_C3 CLBLL_R_X21Y90/CLBLL_L_A4 CLBLL_R_X21Y90/CLBLL_L_C1 CLBLL_R_X21Y90/CLBLL_WW2END0 CLBLL_R_X21Y91/CLBLL_WW2A0 CLBLL_R_X21Y93/CLBLL_IMUX32 CLBLL_R_X21Y93/CLBLL_LL_C1 CLBLL_R_X21Y97/CLBLL_IMUX21 CLBLL_R_X21Y97/CLBLL_L_C4 CLBLL_R_X21Y97/CLBLL_WR1END2 CLBLL_R_X23Y100/CLBLL_EE2A2 CLBLL_R_X23Y101/CLBLL_SE2A1 CLBLL_R_X23Y102/CLBLL_EE2A2 CLBLL_R_X23Y103/CLBLL_ER1BEG3 CLBLL_R_X23Y103/CLBLL_IMUX22 CLBLL_R_X23Y103/CLBLL_IMUX37 CLBLL_R_X23Y103/CLBLL_IMUX44 CLBLL_R_X23Y103/CLBLL_LL_C3 CLBLL_R_X23Y103/CLBLL_LL_D4 CLBLL_R_X23Y103/CLBLL_L_D4 CLBLL_R_X23Y104/CLBLL_IMUX12 CLBLL_R_X23Y104/CLBLL_IMUX4 CLBLL_R_X23Y104/CLBLL_LL_A6 CLBLL_R_X23Y104/CLBLL_LL_B6 CLBLL_R_X23Y88/CLBLL_IMUX25 CLBLL_R_X23Y88/CLBLL_IMUX40 CLBLL_R_X23Y88/CLBLL_LL_D1 CLBLL_R_X23Y88/CLBLL_L_B5 CLBLL_R_X23Y89/CLBLL_EE2A2 CLBLL_R_X23Y89/CLBLL_IMUX19 CLBLL_R_X23Y89/CLBLL_IMUX33 CLBLL_R_X23Y89/CLBLL_L_B2 CLBLL_R_X23Y89/CLBLL_L_C1 CLBLL_R_X23Y90/CLBLL_IMUX24 CLBLL_R_X23Y90/CLBLL_LL_B5 CLBLL_R_X23Y91/CLBLL_EE2BEG0 CLBLL_R_X23Y91/CLBLL_IMUX33 CLBLL_R_X23Y91/CLBLL_L_C1 CLBLL_R_X23Y92/CLBLL_IMUX20 CLBLL_R_X23Y92/CLBLL_L_C2 CLBLL_R_X23Y92/CLBLL_SW2A1 CLBLL_R_X23Y94/CLBLL_IMUX25 CLBLL_R_X23Y94/CLBLL_IMUX9 CLBLL_R_X23Y94/CLBLL_L_A5 CLBLL_R_X23Y94/CLBLL_L_B5 CLBLL_R_X23Y94/CLBLL_WL1END0 CLBLL_R_X23Y96/CLBLL_ER1BEG3 CLBLL_R_X23Y96/CLBLL_IMUX12 CLBLL_R_X23Y96/CLBLL_IMUX2 CLBLL_R_X23Y96/CLBLL_IMUX6 CLBLL_R_X23Y96/CLBLL_LL_A2 CLBLL_R_X23Y96/CLBLL_LL_B6 CLBLL_R_X23Y96/CLBLL_L_A1 CLBLL_R_X23Y96/CLBLL_SE2A1 CLBLL_R_X23Y98/CLBLL_IMUX19 CLBLL_R_X23Y98/CLBLL_IMUX27 CLBLL_R_X23Y98/CLBLL_IMUX3 CLBLL_R_X23Y98/CLBLL_LL_B4 CLBLL_R_X23Y98/CLBLL_L_A2 CLBLL_R_X23Y98/CLBLL_L_B2 CLBLL_R_X23Y98/CLBLL_SW2A1 CLBLL_R_X25Y100/CLBLL_IMUX39 CLBLL_R_X25Y100/CLBLL_L_D3 CLBLL_R_X25Y103/CLBLL_ER1BEG3 CLBLL_R_X25Y104/CLBLL_EL1BEG2 CLBLL_R_X25Y105/CLBLL_IMUX19 CLBLL_R_X25Y105/CLBLL_IMUX20 CLBLL_R_X25Y105/CLBLL_L_B2 CLBLL_R_X25Y105/CLBLL_L_C2 CLBLL_R_X25Y88/CLBLL_IMUX2 CLBLL_R_X25Y88/CLBLL_IMUX31 CLBLL_R_X25Y88/CLBLL_LL_A2 CLBLL_R_X25Y88/CLBLL_LL_C5 CLBLL_R_X25Y89/CLBLL_EL1BEG2 CLBLL_R_X25Y89/CLBLL_IMUX10 CLBLL_R_X25Y89/CLBLL_IMUX11 CLBLL_R_X25Y89/CLBLL_IMUX16 CLBLL_R_X25Y89/CLBLL_IMUX22 CLBLL_R_X25Y89/CLBLL_IMUX42 CLBLL_R_X25Y89/CLBLL_LL_A4 CLBLL_R_X25Y89/CLBLL_LL_C3 CLBLL_R_X25Y89/CLBLL_L_A4 CLBLL_R_X25Y89/CLBLL_L_B3 CLBLL_R_X25Y89/CLBLL_L_D6 CLBLL_R_X25Y90/CLBLL_IMUX22 CLBLL_R_X25Y90/CLBLL_LL_C3 CLBLL_R_X25Y91/CLBLL_IMUX17 CLBLL_R_X25Y91/CLBLL_IMUX41 CLBLL_R_X25Y91/CLBLL_IMUX8 CLBLL_R_X25Y91/CLBLL_LL_A5 CLBLL_R_X25Y91/CLBLL_LL_B3 CLBLL_R_X25Y91/CLBLL_L_D1 CLBLL_R_X25Y92/CLBLL_EE2BEG1 CLBLL_R_X25Y92/CLBLL_ER1BEG2 CLBLL_R_X25Y92/CLBLL_IMUX10 CLBLL_R_X25Y92/CLBLL_L_A4 CLBLL_R_X25Y96/CLBLL_EE2A3 CLBLL_R_X25Y97/CLBLL_IMUX25 CLBLL_R_X25Y97/CLBLL_L_B5 CLBLL_R_X27Y100/CLBLL_NE4C3 CLBLL_R_X27Y102/CLBLL_IMUX27 CLBLL_R_X27Y102/CLBLL_LL_B4 CLBLL_R_X27Y102/CLBLL_NW2A2 CLBLL_R_X27Y104/CLBLL_IMUX27 CLBLL_R_X27Y104/CLBLL_LL_B4 CLBLL_R_X27Y105/CLBLL_IMUX13 CLBLL_R_X27Y105/CLBLL_IMUX24 CLBLL_R_X27Y105/CLBLL_LL_B5 CLBLL_R_X27Y105/CLBLL_L_B6 CLBLL_R_X27Y106/CLBLL_IMUX2 CLBLL_R_X27Y106/CLBLL_LL_A2 CLBLL_R_X27Y106/CLBLL_NE2A0 CLBLL_R_X27Y106/CLBLL_WR1END1 CLBLL_R_X27Y92/CLBLL_EE2BEG1 CLBLL_R_X27Y92/CLBLL_IMUX26 CLBLL_R_X27Y92/CLBLL_L_B4 CLBLL_R_X27Y93/CLBLL_IMUX19 CLBLL_R_X27Y93/CLBLL_L_B2 CLBLL_R_X27Y94/CLBLL_EL1BEG0 CLBLL_R_X27Y94/CLBLL_IMUX18 CLBLL_R_X27Y94/CLBLL_IMUX19 CLBLL_R_X27Y94/CLBLL_LL_B2 CLBLL_R_X27Y94/CLBLL_L_B2 CLBLL_R_X27Y99/CLBLL_IMUX24 CLBLL_R_X27Y99/CLBLL_LL_B5 CLBLL_R_X29Y100/CLBLL_IMUX5 CLBLL_R_X29Y100/CLBLL_L_A6 CLBLL_R_X29Y102/CLBLL_NE2A1 CLBLL_R_X29Y88/CLBLL_IMUX18 CLBLL_R_X29Y88/CLBLL_IMUX2 CLBLL_R_X29Y88/CLBLL_LL_A2 CLBLL_R_X29Y88/CLBLL_LL_B2 CLBLL_R_X29Y89/CLBLL_IMUX11 CLBLL_R_X29Y89/CLBLL_LL_A4 CLBLL_R_X29Y93/CLBLL_IMUX19 CLBLL_R_X29Y93/CLBLL_L_B2 CLBLL_R_X29Y95/CLBLL_IMUX0 CLBLL_R_X29Y95/CLBLL_L_A3 CLBLM_L_X20Y100/CLBLM_IMUX13 CLBLM_L_X20Y100/CLBLM_IMUX5 CLBLM_L_X20Y100/CLBLM_L_A6 CLBLM_L_X20Y100/CLBLM_L_B6 CLBLM_L_X20Y101/CLBLM_IMUX33 CLBLM_L_X20Y101/CLBLM_L_C1 CLBLM_L_X20Y101/CLBLM_WR1END2 CLBLM_L_X20Y102/CLBLM_IMUX31 CLBLM_L_X20Y102/CLBLM_M_C5 CLBLM_L_X20Y102/CLBLM_WW2END1 CLBLM_L_X20Y90/CLBLM_IMUX19 CLBLM_L_X20Y90/CLBLM_IMUX36 CLBLM_L_X20Y90/CLBLM_L_B2 CLBLM_L_X20Y90/CLBLM_L_D2 CLBLM_L_X20Y91/CLBLM_IMUX9 CLBLM_L_X20Y91/CLBLM_L_A5 CLBLM_L_X20Y92/CLBLM_IMUX40 CLBLM_L_X20Y92/CLBLM_M_D1 CLBLM_L_X20Y93/CLBLM_IMUX26 CLBLM_L_X20Y93/CLBLM_L_B4 CLBLM_L_X22Y102/CLBLM_ER1BEG2 CLBLM_L_X22Y102/CLBLM_WL1END0 CLBLM_L_X22Y103/CLBLM_IMUX11 CLBLM_L_X22Y103/CLBLM_IMUX19 CLBLM_L_X22Y103/CLBLM_IMUX3 CLBLM_L_X22Y103/CLBLM_L_A2 CLBLM_L_X22Y103/CLBLM_L_B2 CLBLM_L_X22Y103/CLBLM_M_A4 CLBLM_L_X22Y103/CLBLM_WL1END0 CLBLM_L_X22Y105/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y105/CLBLM_M_BQ CLBLM_L_X22Y88/CLBLM_IMUX1 CLBLM_L_X22Y88/CLBLM_IMUX24 CLBLM_L_X22Y88/CLBLM_IMUX32 CLBLM_L_X22Y88/CLBLM_M_A3 CLBLM_L_X22Y88/CLBLM_M_B5 CLBLM_L_X22Y88/CLBLM_M_C1 CLBLM_L_X22Y89/CLBLM_IMUX44 CLBLM_L_X22Y89/CLBLM_M_D4 CLBLM_L_X22Y89/CLBLM_SE2A2 CLBLM_L_X22Y89/CLBLM_SW2A0 CLBLM_L_X22Y90/CLBLM_IMUX40 CLBLM_L_X22Y90/CLBLM_M_D1 CLBLM_L_X22Y90/CLBLM_WW2END0 CLBLM_L_X22Y91/CLBLM_IMUX24 CLBLM_L_X22Y91/CLBLM_IMUX41 CLBLM_L_X22Y91/CLBLM_L_D1 CLBLM_L_X22Y91/CLBLM_M_B5 CLBLM_L_X22Y91/CLBLM_WW2A0 CLBLM_L_X22Y92/CLBLM_IMUX40 CLBLM_L_X22Y92/CLBLM_IMUX8 CLBLM_L_X22Y92/CLBLM_M_A5 CLBLM_L_X22Y92/CLBLM_M_D1 CLBLM_L_X22Y93/CLBLM_IMUX10 CLBLM_L_X22Y93/CLBLM_L_A4 CLBLM_L_X22Y97/CLBLM_IMUX10 CLBLM_L_X22Y97/CLBLM_L_A4 CLBLM_L_X22Y97/CLBLM_WR1END2 CLBLM_L_X24Y100/CLBLM_EE2A2 CLBLM_L_X24Y100/CLBLM_IMUX28 CLBLM_L_X24Y100/CLBLM_IMUX44 CLBLM_L_X24Y100/CLBLM_M_C4 CLBLM_L_X24Y100/CLBLM_M_D4 CLBLM_L_X24Y101/CLBLM_IMUX27 CLBLM_L_X24Y101/CLBLM_M_B4 CLBLM_L_X24Y101/CLBLM_SE2A1 CLBLM_L_X24Y102/CLBLM_EE2A2 CLBLM_L_X24Y102/CLBLM_IMUX12 CLBLM_L_X24Y102/CLBLM_IMUX29 CLBLM_L_X24Y102/CLBLM_IMUX45 CLBLM_L_X24Y102/CLBLM_M_B6 CLBLM_L_X24Y102/CLBLM_M_C2 CLBLM_L_X24Y102/CLBLM_M_D2 CLBLM_L_X24Y103/CLBLM_ER1BEG3 CLBLM_L_X24Y103/CLBLM_IMUX39 CLBLM_L_X24Y103/CLBLM_L_D3 CLBLM_L_X24Y88/CLBLM_IMUX20 CLBLM_L_X24Y88/CLBLM_IMUX29 CLBLM_L_X24Y88/CLBLM_L_C2 CLBLM_L_X24Y88/CLBLM_M_C2 CLBLM_L_X24Y89/CLBLM_EE2A2 CLBLM_L_X24Y89/CLBLM_IMUX13 CLBLM_L_X24Y89/CLBLM_IMUX21 CLBLM_L_X24Y89/CLBLM_IMUX5 CLBLM_L_X24Y89/CLBLM_L_A6 CLBLM_L_X24Y89/CLBLM_L_B6 CLBLM_L_X24Y89/CLBLM_L_C4 CLBLM_L_X24Y91/CLBLM_EE2BEG0 CLBLM_L_X24Y92/CLBLM_IMUX18 CLBLM_L_X24Y92/CLBLM_M_B2 CLBLM_L_X24Y92/CLBLM_SW2A1 CLBLM_L_X24Y94/CLBLM_WL1END0 CLBLM_L_X24Y96/CLBLM_ER1BEG3 CLBLM_L_X24Y96/CLBLM_IMUX10 CLBLM_L_X24Y96/CLBLM_IMUX19 CLBLM_L_X24Y96/CLBLM_IMUX7 CLBLM_L_X24Y96/CLBLM_L_A4 CLBLM_L_X24Y96/CLBLM_L_B2 CLBLM_L_X24Y96/CLBLM_M_A1 CLBLM_L_X24Y96/CLBLM_SE2A1 CLBLM_L_X24Y98/CLBLM_SW2A1 CLBLM_L_X26Y103/CLBLM_ER1BEG3 CLBLM_L_X26Y103/CLBLM_IMUX15 CLBLM_L_X26Y103/CLBLM_IMUX31 CLBLM_L_X26Y103/CLBLM_IMUX7 CLBLM_L_X26Y103/CLBLM_M_A1 CLBLM_L_X26Y103/CLBLM_M_B1 CLBLM_L_X26Y103/CLBLM_M_C5 CLBLM_L_X26Y104/CLBLM_EL1BEG2 CLBLM_L_X26Y104/CLBLM_IMUX20 CLBLM_L_X26Y104/CLBLM_IMUX44 CLBLM_L_X26Y104/CLBLM_L_C2 CLBLM_L_X26Y104/CLBLM_M_D4 CLBLM_L_X26Y89/CLBLM_EL1BEG2 CLBLM_L_X26Y89/CLBLM_IMUX12 CLBLM_L_X26Y89/CLBLM_M_B6 CLBLM_L_X26Y90/CLBLM_IMUX15 CLBLM_L_X26Y90/CLBLM_IMUX7 CLBLM_L_X26Y90/CLBLM_M_A1 CLBLM_L_X26Y90/CLBLM_M_B1 CLBLM_L_X26Y91/CLBLM_IMUX4 CLBLM_L_X26Y91/CLBLM_M_A6 CLBLM_L_X26Y92/CLBLM_EE2BEG1 CLBLM_L_X26Y92/CLBLM_ER1BEG2 CLBLM_L_X26Y92/CLBLM_IMUX28 CLBLM_L_X26Y92/CLBLM_M_C4 CLBLM_L_X26Y94/CLBLM_IMUX12 CLBLM_L_X26Y94/CLBLM_IMUX13 CLBLM_L_X26Y94/CLBLM_L_B6 CLBLM_L_X26Y94/CLBLM_M_B6 CLBLM_L_X26Y95/CLBLM_IMUX11 CLBLM_L_X26Y95/CLBLM_IMUX25 CLBLM_L_X26Y95/CLBLM_L_B5 CLBLM_L_X26Y95/CLBLM_M_A4 CLBLM_L_X26Y96/CLBLM_EE2A3 CLBLM_L_X26Y96/CLBLM_IMUX30 CLBLM_L_X26Y96/CLBLM_L_C5 CLBLM_L_X28Y100/CLBLM_NE4C3 CLBLM_L_X28Y102/CLBLM_NW2A2 CLBLM_L_X28Y106/CLBLM_IMUX9 CLBLM_L_X28Y106/CLBLM_L_A5 CLBLM_L_X28Y106/CLBLM_NE2A0 CLBLM_L_X28Y106/CLBLM_WR1END1 CLBLM_L_X28Y89/CLBLM_IMUX4 CLBLM_L_X28Y89/CLBLM_M_A6 CLBLM_L_X28Y92/CLBLM_EE2BEG1 CLBLM_L_X28Y94/CLBLM_EL1BEG0 CLBLM_L_X28Y94/CLBLM_IMUX32 CLBLM_L_X28Y94/CLBLM_M_C1 CLBLM_L_X30Y102/CLBLM_IMUX11 CLBLM_L_X30Y102/CLBLM_M_A4 CLBLM_L_X30Y102/CLBLM_NE2A1 INT_L_X20Y100/BYP_ALT5 INT_L_X20Y100/BYP_BOUNCE5 INT_L_X20Y100/IMUX_L13 INT_L_X20Y100/IMUX_L5 INT_L_X20Y100/WL1END1 INT_L_X20Y101/IMUX_L33 INT_L_X20Y101/WL1END0 INT_L_X20Y101/WR1BEG2 INT_L_X20Y102/IMUX_L31 INT_L_X20Y102/WL1END3 INT_L_X20Y102/WW2A1 INT_L_X20Y103/WL1END_N1_3 INT_L_X20Y90/ER1BEG2 INT_L_X20Y90/IMUX_L19 INT_L_X20Y90/IMUX_L36 INT_L_X20Y90/SR1END1 INT_L_X20Y91/IMUX_L9 INT_L_X20Y91/NL1BEG0 INT_L_X20Y91/NL1END_S3_0 INT_L_X20Y91/NN2BEG1 INT_L_X20Y91/SR1BEG1 INT_L_X20Y91/WW2END0 INT_L_X20Y92/IMUX_L40 INT_L_X20Y92/NL1END0 INT_L_X20Y92/NN2A1 INT_L_X20Y93/EL1BEG0 INT_L_X20Y93/IMUX_L26 INT_L_X20Y93/NN2END1 INT_L_X22Y100/EE2BEG2 INT_L_X22Y100/SS2END2 INT_L_X22Y101/SS2A2 INT_L_X22Y102/EE2BEG2 INT_L_X22Y102/EL1BEG1 INT_L_X22Y102/ER1END2 INT_L_X22Y102/SL1END1 INT_L_X22Y102/SS2BEG2 INT_L_X22Y102/WL1BEG0 INT_L_X22Y103/ER1BEG2 INT_L_X22Y103/IMUX_L11 INT_L_X22Y103/IMUX_L19 INT_L_X22Y103/IMUX_L3 INT_L_X22Y103/SL1BEG1 INT_L_X22Y103/SS2END1 INT_L_X22Y103/WL1BEG0 INT_L_X22Y104/SS2A1 INT_L_X22Y105/LOGIC_OUTS_L5 INT_L_X22Y105/SS2BEG1 INT_L_X22Y88/IMUX_L1 INT_L_X22Y88/IMUX_L24 INT_L_X22Y88/IMUX_L32 INT_L_X22Y88/SS2END0 INT_L_X22Y89/EE2BEG2 INT_L_X22Y89/IMUX_L44 INT_L_X22Y89/SE2END2 INT_L_X22Y89/SS2A0 INT_L_X22Y89/SW2A0 INT_L_X22Y90/IMUX_L40 INT_L_X22Y90/SL1END0 INT_L_X22Y90/SS2BEG0 INT_L_X22Y90/SW2BEG0 INT_L_X22Y90/WW2A0 INT_L_X22Y91/IMUX_L24 INT_L_X22Y91/IMUX_L41 INT_L_X22Y91/SE2A0 INT_L_X22Y91/SL1BEG0 INT_L_X22Y91/SL1END0 INT_L_X22Y91/WW2BEG0 INT_L_X22Y92/IMUX_L40 INT_L_X22Y92/IMUX_L8 INT_L_X22Y92/SE2BEG0 INT_L_X22Y92/SL1BEG0 INT_L_X22Y92/SL1END0 INT_L_X22Y93/IMUX_L10 INT_L_X22Y93/SL1BEG0 INT_L_X22Y93/SW2END0 INT_L_X22Y97/IMUX_L10 INT_L_X22Y97/WL1END0 INT_L_X22Y97/WR1BEG2 INT_L_X24Y100/EE2END2 INT_L_X24Y100/ER1BEG3 INT_L_X24Y100/IMUX_L28 INT_L_X24Y100/IMUX_L44 INT_L_X24Y100/SS2A1 INT_L_X24Y101/IMUX_L27 INT_L_X24Y101/SE2END1 INT_L_X24Y101/SS2BEG1 INT_L_X24Y102/EE2END2 INT_L_X24Y102/IMUX_L12 INT_L_X24Y102/IMUX_L29 INT_L_X24Y102/IMUX_L45 INT_L_X24Y103/EL1BEG2 INT_L_X24Y103/ER1END3 INT_L_X24Y103/IMUX_L39 INT_L_X24Y103/NE2BEG3 INT_L_X24Y104/ER1END_N3_3 INT_L_X24Y104/NE2A3 INT_L_X24Y88/ER1BEG3 INT_L_X24Y88/IMUX_L20 INT_L_X24Y88/IMUX_L29 INT_L_X24Y88/SL1END2 INT_L_X24Y89/EE2END2 INT_L_X24Y89/EL1BEG1 INT_L_X24Y89/IMUX_L13 INT_L_X24Y89/IMUX_L21 INT_L_X24Y89/IMUX_L5 INT_L_X24Y89/SL1BEG2 INT_L_X24Y91/EE2A0 INT_L_X24Y92/IMUX_L18 INT_L_X24Y92/SE2A1 INT_L_X24Y92/SW2A1 INT_L_X24Y92/WL1END0 INT_L_X24Y93/SE2BEG1 INT_L_X24Y93/SL1END1 INT_L_X24Y93/SW2BEG1 INT_L_X24Y94/SL1BEG1 INT_L_X24Y94/SS2END1 INT_L_X24Y94/WL1BEG0 INT_L_X24Y95/SS2A1 INT_L_X24Y96/EE2BEG3 INT_L_X24Y96/ER1BEG_S0 INT_L_X24Y96/ER1END3 INT_L_X24Y96/IMUX_L10 INT_L_X24Y96/IMUX_L19 INT_L_X24Y96/IMUX_L7 INT_L_X24Y96/SE2END1 INT_L_X24Y96/SS2BEG1 INT_L_X24Y97/ER1BEG0 INT_L_X24Y97/ER1END_N3_3 INT_L_X24Y98/SW2A1 INT_L_X24Y99/SS2END1 INT_L_X24Y99/SW2BEG1 INT_L_X26Y103/ER1BEG_S0 INT_L_X26Y103/ER1END3 INT_L_X26Y103/IMUX_L15 INT_L_X26Y103/IMUX_L31 INT_L_X26Y103/IMUX_L7 INT_L_X26Y104/EL1END2 INT_L_X26Y104/ER1BEG0 INT_L_X26Y104/ER1END_N3_3 INT_L_X26Y104/IMUX_L20 INT_L_X26Y104/IMUX_L44 INT_L_X26Y89/EL1END2 INT_L_X26Y89/IMUX_L12 INT_L_X26Y90/IMUX_L15 INT_L_X26Y90/IMUX_L7 INT_L_X26Y90/SR1END3 INT_L_X26Y91/IMUX_L4 INT_L_X26Y91/SL1END2 INT_L_X26Y91/SR1BEG3 INT_L_X26Y91/SR1END_N3_3 INT_L_X26Y92/EE2A1 INT_L_X26Y92/ER1END2 INT_L_X26Y92/IMUX_L28 INT_L_X26Y92/NR1BEG2 INT_L_X26Y92/SL1BEG2 INT_L_X26Y93/EL1BEG1 INT_L_X26Y93/NN2BEG2 INT_L_X26Y93/NR1END2 INT_L_X26Y94/IMUX_L12 INT_L_X26Y94/IMUX_L13 INT_L_X26Y94/NN2A2 INT_L_X26Y94/WR1END2 INT_L_X26Y95/FAN_ALT5 INT_L_X26Y95/FAN_BOUNCE5 INT_L_X26Y95/IMUX_L11 INT_L_X26Y95/IMUX_L25 INT_L_X26Y95/NN2END2 INT_L_X26Y96/EE2END3 INT_L_X26Y96/IMUX_L30 INT_L_X26Y96/NE6BEG3 INT_L_X28Y100/EL1BEG2 INT_L_X28Y100/NE6END3 INT_L_X28Y101/NW2BEG2 INT_L_X28Y101/WR1END2 INT_L_X28Y102/NW2A2 INT_L_X28Y105/NE2END_S3_0 INT_L_X28Y106/IMUX_L9 INT_L_X28Y106/NE2END0 INT_L_X28Y106/WR1BEG1 INT_L_X28Y89/IMUX_L4 INT_L_X28Y89/SW2END1 INT_L_X28Y92/EE2A1 INT_L_X28Y93/EL1END_S3_0 INT_L_X28Y94/EL1END0 INT_L_X28Y94/IMUX_L32 INT_L_X28Y94/NE2BEG0 INT_L_X28Y95/NE2A0 INT_L_X30Y102/IMUX_L11 INT_L_X30Y102/NE2END1 INT_R_X19Y101/IMUX12 INT_R_X19Y101/IMUX20 INT_R_X19Y101/WR1END2 INT_R_X19Y102/IMUX11 INT_R_X19Y102/IMUX19 INT_R_X19Y102/IMUX20 INT_R_X19Y102/WW2END1 INT_R_X21Y100/IMUX26 INT_R_X21Y100/IMUX29 INT_R_X21Y100/IMUX37 INT_R_X21Y100/IMUX38 INT_R_X21Y100/SL1END1 INT_R_X21Y100/SR1END2 INT_R_X21Y100/WL1BEG1 INT_R_X21Y101/BYP_ALT4 INT_R_X21Y101/BYP_BOUNCE4 INT_R_X21Y101/IMUX11 INT_R_X21Y101/IMUX18 INT_R_X21Y101/IMUX30 INT_R_X21Y101/IMUX42 INT_R_X21Y101/SL1BEG1 INT_R_X21Y101/SL1END1 INT_R_X21Y101/SR1BEG2 INT_R_X21Y101/WL1BEG0 INT_R_X21Y102/ER1BEG2 INT_R_X21Y102/IMUX10 INT_R_X21Y102/IMUX36 INT_R_X21Y102/SL1BEG1 INT_R_X21Y102/SR1END1 INT_R_X21Y102/WL1BEG3 INT_R_X21Y102/WL1END0 INT_R_X21Y102/WW2BEG1 INT_R_X21Y103/IMUX33 INT_R_X21Y103/SR1BEG1 INT_R_X21Y103/WL1BEG_N3 INT_R_X21Y103/WL1END0 INT_R_X21Y88/IMUX16 INT_R_X21Y88/SL1END0 INT_R_X21Y89/SE2A2 INT_R_X21Y89/SL1BEG0 INT_R_X21Y89/SW2END0 INT_R_X21Y90/ER1END2 INT_R_X21Y90/IMUX10 INT_R_X21Y90/IMUX18 INT_R_X21Y90/IMUX2 INT_R_X21Y90/IMUX22 INT_R_X21Y90/IMUX33 INT_R_X21Y90/SE2BEG2 INT_R_X21Y90/WW2END0 INT_R_X21Y91/WW2A0 INT_R_X21Y92/EL1END_S3_0 INT_R_X21Y93/EL1END0 INT_R_X21Y93/IMUX32 INT_R_X21Y97/IMUX21 INT_R_X21Y97/WR1END2 INT_R_X23Y100/EE2A2 INT_R_X23Y101/SE2A1 INT_R_X23Y102/EE2A2 INT_R_X23Y102/EL1END1 INT_R_X23Y102/SE2BEG1 INT_R_X23Y103/ER1BEG3 INT_R_X23Y103/ER1END2 INT_R_X23Y103/IMUX22 INT_R_X23Y103/IMUX37 INT_R_X23Y103/IMUX44 INT_R_X23Y103/NR1BEG2 INT_R_X23Y104/IMUX12 INT_R_X23Y104/IMUX4 INT_R_X23Y104/NR1END2 INT_R_X23Y88/IMUX25 INT_R_X23Y88/IMUX40 INT_R_X23Y88/NR1BEG0 INT_R_X23Y88/SS2END0 INT_R_X23Y89/EE2A2 INT_R_X23Y89/IMUX19 INT_R_X23Y89/IMUX33 INT_R_X23Y89/NR1END0 INT_R_X23Y89/SR1END1 INT_R_X23Y89/SS2A0 INT_R_X23Y90/IMUX24 INT_R_X23Y90/SL1END0 INT_R_X23Y90/SR1BEG1 INT_R_X23Y90/SS2BEG0 INT_R_X23Y90/WW2BEG0 INT_R_X23Y91/EE2BEG0 INT_R_X23Y91/IMUX33 INT_R_X23Y91/SE2END0 INT_R_X23Y91/SL1BEG0 INT_R_X23Y92/IMUX20 INT_R_X23Y92/SW2END1 INT_R_X23Y93/SW2A0 INT_R_X23Y94/IMUX25 INT_R_X23Y94/IMUX9 INT_R_X23Y94/SW2BEG0 INT_R_X23Y94/WL1END0 INT_R_X23Y96/ER1BEG3 INT_R_X23Y96/FAN_ALT1 INT_R_X23Y96/FAN_BOUNCE1 INT_R_X23Y96/IMUX12 INT_R_X23Y96/IMUX2 INT_R_X23Y96/IMUX6 INT_R_X23Y96/SE2A1 INT_R_X23Y96/SR1END2 INT_R_X23Y97/SE2BEG1 INT_R_X23Y97/SL1END1 INT_R_X23Y97/SR1BEG2 INT_R_X23Y97/WL1BEG0 INT_R_X23Y98/IMUX19 INT_R_X23Y98/IMUX27 INT_R_X23Y98/IMUX3 INT_R_X23Y98/SL1BEG1 INT_R_X23Y98/SW2END1 INT_R_X25Y100/ER1END3 INT_R_X25Y100/IMUX39 INT_R_X25Y101/ER1END_N3_3 INT_R_X25Y103/EL1END2 INT_R_X25Y103/ER1BEG3 INT_R_X25Y104/EL1BEG2 INT_R_X25Y104/NE2END3 INT_R_X25Y104/NL1BEG2 INT_R_X25Y105/IMUX19 INT_R_X25Y105/IMUX20 INT_R_X25Y105/NL1END2 INT_R_X25Y88/ER1END3 INT_R_X25Y88/IMUX2 INT_R_X25Y88/IMUX31 INT_R_X25Y88/NR1BEG3 INT_R_X25Y88/SL1END1 INT_R_X25Y89/EL1BEG2 INT_R_X25Y89/EL1END1 INT_R_X25Y89/ER1END_N3_3 INT_R_X25Y89/IMUX10 INT_R_X25Y89/IMUX11 INT_R_X25Y89/IMUX16 INT_R_X25Y89/IMUX22 INT_R_X25Y89/IMUX42 INT_R_X25Y89/NR1BEG3 INT_R_X25Y89/NR1END3 INT_R_X25Y89/SL1BEG1 INT_R_X25Y90/IMUX22 INT_R_X25Y90/NR1END3 INT_R_X25Y91/EE2END0 INT_R_X25Y91/IMUX17 INT_R_X25Y91/IMUX41 INT_R_X25Y91/IMUX8 INT_R_X25Y92/EE2BEG1 INT_R_X25Y92/ER1BEG2 INT_R_X25Y92/IMUX10 INT_R_X25Y92/SE2END1 INT_R_X25Y92/WL1BEG0 INT_R_X25Y96/EE2A3 INT_R_X25Y97/ER1END0 INT_R_X25Y97/IMUX25 INT_R_X27Y100/NE6E3 INT_R_X27Y102/IMUX27 INT_R_X27Y102/NN2BEG2 INT_R_X27Y102/NW2END2 INT_R_X27Y103/NN2A2 INT_R_X27Y104/ER1END0 INT_R_X27Y104/IMUX27 INT_R_X27Y104/NN2END2 INT_R_X27Y104/NR1BEG0 INT_R_X27Y105/BYP_ALT1 INT_R_X27Y105/BYP_BOUNCE1 INT_R_X27Y105/IMUX13 INT_R_X27Y105/IMUX24 INT_R_X27Y105/NE2BEG0 INT_R_X27Y105/NR1END0 INT_R_X27Y106/IMUX2 INT_R_X27Y106/NE2A0 INT_R_X27Y106/WR1END1 INT_R_X27Y92/EE2BEG1 INT_R_X27Y92/EE2END1 INT_R_X27Y92/IMUX26 INT_R_X27Y92/NN6BEG1 INT_R_X27Y93/EL1END1 INT_R_X27Y93/IMUX19 INT_R_X27Y93/NN6A1 INT_R_X27Y93/NR1BEG1 INT_R_X27Y94/EL1BEG0 INT_R_X27Y94/IMUX18 INT_R_X27Y94/IMUX19 INT_R_X27Y94/NN6B1 INT_R_X27Y94/NR1END1 INT_R_X27Y94/WR1BEG2 INT_R_X27Y95/NN6C1 INT_R_X27Y96/NE6A3 INT_R_X27Y96/NN6D1 INT_R_X27Y97/NE6B3 INT_R_X27Y97/NN6E1 INT_R_X27Y98/NE6C3 INT_R_X27Y98/NL1BEG0 INT_R_X27Y98/NL1END_S3_0 INT_R_X27Y98/NN6END1 INT_R_X27Y99/IMUX24 INT_R_X27Y99/NE6D3 INT_R_X27Y99/NL1END0 INT_R_X29Y100/EL1END2 INT_R_X29Y100/IMUX5 INT_R_X29Y100/NN6E1 INT_R_X29Y101/NE2BEG1 INT_R_X29Y101/NN6END1 INT_R_X29Y101/WR1BEG2 INT_R_X29Y102/NE2A1 INT_R_X29Y88/IMUX18 INT_R_X29Y88/IMUX2 INT_R_X29Y88/SL1END1 INT_R_X29Y89/IMUX11 INT_R_X29Y89/SL1BEG1 INT_R_X29Y89/SL1END1 INT_R_X29Y89/SW2A1 INT_R_X29Y90/SL1BEG1 INT_R_X29Y90/SS2END1 INT_R_X29Y90/SW2BEG1 INT_R_X29Y91/SS2A1 INT_R_X29Y92/EE2END1 INT_R_X29Y92/NR1BEG1 INT_R_X29Y92/SS2BEG1 INT_R_X29Y93/IMUX19 INT_R_X29Y93/NN2BEG1 INT_R_X29Y93/NR1END1 INT_R_X29Y94/NE2END_S3_0 INT_R_X29Y94/NN2A1 INT_R_X29Y95/IMUX0 INT_R_X29Y95/NE2END0 INT_R_X29Y95/NN2END1 INT_R_X29Y95/NN6BEG1 INT_R_X29Y96/NN6A1 INT_R_X29Y97/NN6B1 INT_R_X29Y98/NN6C1 INT_R_X29Y99/NN6D1 VBRK_X60Y100/VBRK_ER1BEG3 VBRK_X60Y100/VBRK_SE2A1 VBRK_X60Y102/VBRK_SW2A1 VBRK_X60Y105/VBRK_EE2A2 VBRK_X60Y106/VBRK_SE2A1 VBRK_X60Y107/VBRK_EE2A2 VBRK_X60Y108/VBRK_ER1BEG3 VBRK_X60Y93/VBRK_EE2A2 VBRK_X60Y95/VBRK_EE2BEG0 VBRK_X60Y96/VBRK_SW2A1 VBRK_X60Y98/VBRK_WL1END0 VBRK_X73Y107/VBRK_NE2A1 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y89/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y105/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y100/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X20Y100/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X20Y100/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X20Y100/INT_L.WL1END1->>BYP_ALT5 INT_L_X20Y101/INT_L.WL1END0->>IMUX_L33 INT_L_X20Y101/INT_L.WL1END0->>WR1BEG2 INT_L_X20Y102/INT_L.WL1END3->>IMUX_L31 INT_L_X20Y90/INT_L.SR1END1->>ER1BEG2 INT_L_X20Y90/INT_L.SR1END1->>IMUX_L19 INT_L_X20Y90/INT_L.SR1END1->>IMUX_L36 INT_L_X20Y91/INT_L.WW2END0->>IMUX_L9 INT_L_X20Y91/INT_L.WW2END0->>NL1BEG0 INT_L_X20Y91/INT_L.WW2END0->>NN2BEG1 INT_L_X20Y91/INT_L.WW2END0->>SR1BEG1 INT_L_X20Y92/INT_L.NL1END0->>IMUX_L40 INT_L_X20Y93/INT_L.NN2END1->>EL1BEG0 INT_L_X20Y93/INT_L.NN2END1->>IMUX_L26 INT_L_X22Y100/INT_L.SS2END2->>EE2BEG2 INT_L_X22Y102/INT_L.ER1END2->>EE2BEG2 INT_L_X22Y102/INT_L.ER1END2->>EL1BEG1 INT_L_X22Y102/INT_L.ER1END2->>SS2BEG2 INT_L_X22Y102/INT_L.SL1END1->>WL1BEG0 INT_L_X22Y103/INT_L.SS2END1->>ER1BEG2 INT_L_X22Y103/INT_L.SS2END1->>IMUX_L11 INT_L_X22Y103/INT_L.SS2END1->>IMUX_L19 INT_L_X22Y103/INT_L.SS2END1->>IMUX_L3 INT_L_X22Y103/INT_L.SS2END1->>SL1BEG1 INT_L_X22Y103/INT_L.SS2END1->>WL1BEG0 INT_L_X22Y105/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X22Y88/INT_L.SS2END0->>IMUX_L1 INT_L_X22Y88/INT_L.SS2END0->>IMUX_L24 INT_L_X22Y88/INT_L.SS2END0->>IMUX_L32 INT_L_X22Y89/INT_L.SE2END2->>EE2BEG2 INT_L_X22Y89/INT_L.SE2END2->>IMUX_L44 INT_L_X22Y90/INT_L.SL1END0->>IMUX_L40 INT_L_X22Y90/INT_L.SL1END0->>SS2BEG0 INT_L_X22Y90/INT_L.SL1END0->>SW2BEG0 INT_L_X22Y91/INT_L.SL1END0->>IMUX_L24 INT_L_X22Y91/INT_L.SL1END0->>IMUX_L41 INT_L_X22Y91/INT_L.SL1END0->>SL1BEG0 INT_L_X22Y91/INT_L.SL1END0->>WW2BEG0 INT_L_X22Y92/INT_L.SL1END0->>IMUX_L40 INT_L_X22Y92/INT_L.SL1END0->>IMUX_L8 INT_L_X22Y92/INT_L.SL1END0->>SE2BEG0 INT_L_X22Y92/INT_L.SL1END0->>SL1BEG0 INT_L_X22Y93/INT_L.SW2END0->>IMUX_L10 INT_L_X22Y93/INT_L.SW2END0->>SL1BEG0 INT_L_X22Y97/INT_L.WL1END0->>IMUX_L10 INT_L_X22Y97/INT_L.WL1END0->>WR1BEG2 INT_L_X24Y100/INT_L.EE2END2->>ER1BEG3 INT_L_X24Y100/INT_L.EE2END2->>IMUX_L28 INT_L_X24Y100/INT_L.EE2END2->>IMUX_L44 INT_L_X24Y101/INT_L.SE2END1->>IMUX_L27 INT_L_X24Y101/INT_L.SE2END1->>SS2BEG1 INT_L_X24Y102/INT_L.EE2END2->>IMUX_L12 INT_L_X24Y102/INT_L.EE2END2->>IMUX_L29 INT_L_X24Y102/INT_L.EE2END2->>IMUX_L45 INT_L_X24Y103/INT_L.ER1END3->>EL1BEG2 INT_L_X24Y103/INT_L.ER1END3->>IMUX_L39 INT_L_X24Y103/INT_L.ER1END3->>NE2BEG3 INT_L_X24Y88/INT_L.SL1END2->>ER1BEG3 INT_L_X24Y88/INT_L.SL1END2->>IMUX_L20 INT_L_X24Y88/INT_L.SL1END2->>IMUX_L29 INT_L_X24Y89/INT_L.EE2END2->>EL1BEG1 INT_L_X24Y89/INT_L.EE2END2->>IMUX_L13 INT_L_X24Y89/INT_L.EE2END2->>IMUX_L21 INT_L_X24Y89/INT_L.EE2END2->>IMUX_L5 INT_L_X24Y89/INT_L.EE2END2->>SL1BEG2 INT_L_X24Y92/INT_L.WL1END0->>IMUX_L18 INT_L_X24Y93/INT_L.SL1END1->>SE2BEG1 INT_L_X24Y93/INT_L.SL1END1->>SW2BEG1 INT_L_X24Y94/INT_L.SS2END1->>SL1BEG1 INT_L_X24Y94/INT_L.SS2END1->>WL1BEG0 INT_L_X24Y96/INT_L.ER1END3->>EE2BEG3 INT_L_X24Y96/INT_L.ER1END3->>ER1BEG_S0 INT_L_X24Y96/INT_L.ER1END3->>IMUX_L7 INT_L_X24Y96/INT_L.SE2END1->>IMUX_L10 INT_L_X24Y96/INT_L.SE2END1->>IMUX_L19 INT_L_X24Y96/INT_L.SE2END1->>SS2BEG1 INT_L_X24Y99/INT_L.SS2END1->>SW2BEG1 INT_L_X26Y103/INT_L.ER1END3->>ER1BEG_S0 INT_L_X26Y103/INT_L.ER1END3->>IMUX_L15 INT_L_X26Y103/INT_L.ER1END3->>IMUX_L31 INT_L_X26Y103/INT_L.ER1END3->>IMUX_L7 INT_L_X26Y104/INT_L.EL1END2->>IMUX_L20 INT_L_X26Y104/INT_L.EL1END2->>IMUX_L44 INT_L_X26Y89/INT_L.EL1END2->>IMUX_L12 INT_L_X26Y90/INT_L.SR1END3->>IMUX_L15 INT_L_X26Y90/INT_L.SR1END3->>IMUX_L7 INT_L_X26Y91/INT_L.SL1END2->>IMUX_L4 INT_L_X26Y91/INT_L.SL1END2->>SR1BEG3 INT_L_X26Y92/INT_L.ER1END2->>IMUX_L28 INT_L_X26Y92/INT_L.ER1END2->>NR1BEG2 INT_L_X26Y92/INT_L.ER1END2->>SL1BEG2 INT_L_X26Y93/INT_L.NR1END2->>EL1BEG1 INT_L_X26Y93/INT_L.NR1END2->>NN2BEG2 INT_L_X26Y94/INT_L.WR1END2->>IMUX_L12 INT_L_X26Y94/INT_L.WR1END2->>IMUX_L13 INT_L_X26Y95/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y95/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X26Y95/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X26Y95/INT_L.NN2END2->>FAN_ALT5 INT_L_X26Y96/INT_L.EE2END3->>IMUX_L30 INT_L_X26Y96/INT_L.EE2END3->>NE6BEG3 INT_L_X28Y100/INT_L.NE6END3->>EL1BEG2 INT_L_X28Y101/INT_L.WR1END2->>NW2BEG2 INT_L_X28Y106/INT_L.NE2END0->>IMUX_L9 INT_L_X28Y106/INT_L.NE2END0->>WR1BEG1 INT_L_X28Y89/INT_L.SW2END1->>IMUX_L4 INT_L_X28Y94/INT_L.EL1END0->>IMUX_L32 INT_L_X28Y94/INT_L.EL1END0->>NE2BEG0 INT_L_X30Y102/INT_L.NE2END1->>IMUX_L11 INT_R_X19Y101/INT_R.WR1END2->>IMUX12 INT_R_X19Y101/INT_R.WR1END2->>IMUX20 INT_R_X19Y102/INT_R.WW2END1->>IMUX11 INT_R_X19Y102/INT_R.WW2END1->>IMUX19 INT_R_X19Y102/INT_R.WW2END1->>IMUX20 INT_R_X21Y100/INT_R.SL1END1->>IMUX26 INT_R_X21Y100/INT_R.SR1END2->>IMUX29 INT_R_X21Y100/INT_R.SR1END2->>IMUX37 INT_R_X21Y100/INT_R.SR1END2->>IMUX38 INT_R_X21Y100/INT_R.SR1END2->>WL1BEG1 INT_R_X21Y101/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y101/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X21Y101/INT_R.SL1END1->>BYP_ALT4 INT_R_X21Y101/INT_R.SL1END1->>IMUX11 INT_R_X21Y101/INT_R.SL1END1->>IMUX18 INT_R_X21Y101/INT_R.SL1END1->>IMUX42 INT_R_X21Y101/INT_R.SL1END1->>SL1BEG1 INT_R_X21Y101/INT_R.SL1END1->>SR1BEG2 INT_R_X21Y101/INT_R.SL1END1->>WL1BEG0 INT_R_X21Y102/INT_R.SR1END1->>ER1BEG2 INT_R_X21Y102/INT_R.SR1END1->>IMUX36 INT_R_X21Y102/INT_R.SR1END1->>SL1BEG1 INT_R_X21Y102/INT_R.SR1END1->>WW2BEG1 INT_R_X21Y102/INT_R.WL1END0->>IMUX10 INT_R_X21Y103/INT_R.WL1END0->>IMUX33 INT_R_X21Y103/INT_R.WL1END0->>SR1BEG1 INT_R_X21Y103/INT_R.WL1END0->>WL1BEG_N3 INT_R_X21Y88/INT_R.SL1END0->>IMUX16 INT_R_X21Y89/INT_R.SW2END0->>SL1BEG0 INT_R_X21Y90/INT_R.ER1END2->>IMUX22 INT_R_X21Y90/INT_R.ER1END2->>SE2BEG2 INT_R_X21Y90/INT_R.WW2END0->>IMUX10 INT_R_X21Y90/INT_R.WW2END0->>IMUX18 INT_R_X21Y90/INT_R.WW2END0->>IMUX2 INT_R_X21Y90/INT_R.WW2END0->>IMUX33 INT_R_X21Y93/INT_R.EL1END0->>IMUX32 INT_R_X21Y97/INT_R.WR1END2->>IMUX21 INT_R_X23Y102/INT_R.EL1END1->>SE2BEG1 INT_R_X23Y103/INT_R.ER1END2->>ER1BEG3 INT_R_X23Y103/INT_R.ER1END2->>IMUX22 INT_R_X23Y103/INT_R.ER1END2->>IMUX37 INT_R_X23Y103/INT_R.ER1END2->>IMUX44 INT_R_X23Y103/INT_R.ER1END2->>NR1BEG2 INT_R_X23Y104/INT_R.NR1END2->>IMUX12 INT_R_X23Y104/INT_R.NR1END2->>IMUX4 INT_R_X23Y88/INT_R.SS2END0->>IMUX25 INT_R_X23Y88/INT_R.SS2END0->>IMUX40 INT_R_X23Y88/INT_R.SS2END0->>NR1BEG0 INT_R_X23Y89/INT_R.NR1END0->>IMUX33 INT_R_X23Y89/INT_R.SR1END1->>IMUX19 INT_R_X23Y90/INT_R.SL1END0->>IMUX24 INT_R_X23Y90/INT_R.SL1END0->>SR1BEG1 INT_R_X23Y90/INT_R.SL1END0->>SS2BEG0 INT_R_X23Y90/INT_R.SL1END0->>WW2BEG0 INT_R_X23Y91/INT_R.SE2END0->>EE2BEG0 INT_R_X23Y91/INT_R.SE2END0->>IMUX33 INT_R_X23Y91/INT_R.SE2END0->>SL1BEG0 INT_R_X23Y92/INT_R.SW2END1->>IMUX20 INT_R_X23Y94/INT_R.WL1END0->>IMUX25 INT_R_X23Y94/INT_R.WL1END0->>IMUX9 INT_R_X23Y94/INT_R.WL1END0->>SW2BEG0 INT_R_X23Y96/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y96/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X23Y96/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X23Y96/INT_R.SR1END2->>ER1BEG3 INT_R_X23Y96/INT_R.SR1END2->>FAN_ALT1 INT_R_X23Y96/INT_R.SR1END2->>IMUX6 INT_R_X23Y97/INT_R.SL1END1->>SE2BEG1 INT_R_X23Y97/INT_R.SL1END1->>SR1BEG2 INT_R_X23Y97/INT_R.SL1END1->>WL1BEG0 INT_R_X23Y98/INT_R.SW2END1->>IMUX19 INT_R_X23Y98/INT_R.SW2END1->>IMUX27 INT_R_X23Y98/INT_R.SW2END1->>IMUX3 INT_R_X23Y98/INT_R.SW2END1->>SL1BEG1 INT_R_X25Y100/INT_R.ER1END3->>IMUX39 INT_R_X25Y103/INT_R.EL1END2->>ER1BEG3 INT_R_X25Y104/INT_R.NE2END3->>EL1BEG2 INT_R_X25Y104/INT_R.NE2END3->>NL1BEG2 INT_R_X25Y105/INT_R.NL1END2->>IMUX19 INT_R_X25Y105/INT_R.NL1END2->>IMUX20 INT_R_X25Y88/INT_R.ER1END3->>IMUX31 INT_R_X25Y88/INT_R.ER1END3->>NR1BEG3 INT_R_X25Y88/INT_R.SL1END1->>IMUX2 INT_R_X25Y89/INT_R.EL1END1->>IMUX10 INT_R_X25Y89/INT_R.EL1END1->>IMUX11 INT_R_X25Y89/INT_R.EL1END1->>IMUX42 INT_R_X25Y89/INT_R.EL1END1->>SL1BEG1 INT_R_X25Y89/INT_R.ER1END_N3_3->>IMUX16 INT_R_X25Y89/INT_R.NR1END3->>EL1BEG2 INT_R_X25Y89/INT_R.NR1END3->>IMUX22 INT_R_X25Y89/INT_R.NR1END3->>NR1BEG3 INT_R_X25Y90/INT_R.NR1END3->>IMUX22 INT_R_X25Y91/INT_R.EE2END0->>IMUX17 INT_R_X25Y91/INT_R.EE2END0->>IMUX41 INT_R_X25Y91/INT_R.EE2END0->>IMUX8 INT_R_X25Y92/INT_R.SE2END1->>EE2BEG1 INT_R_X25Y92/INT_R.SE2END1->>ER1BEG2 INT_R_X25Y92/INT_R.SE2END1->>IMUX10 INT_R_X25Y92/INT_R.SE2END1->>WL1BEG0 INT_R_X25Y97/INT_R.ER1END0->>IMUX25 INT_R_X27Y102/INT_R.NW2END2->>IMUX27 INT_R_X27Y102/INT_R.NW2END2->>NN2BEG2 INT_R_X27Y104/INT_R.ER1END0->>NR1BEG0 INT_R_X27Y104/INT_R.NN2END2->>IMUX27 INT_R_X27Y105/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y105/INT_R.BYP_BOUNCE1->>IMUX13 INT_R_X27Y105/INT_R.NR1END0->>BYP_ALT1 INT_R_X27Y105/INT_R.NR1END0->>IMUX24 INT_R_X27Y105/INT_R.NR1END0->>NE2BEG0 INT_R_X27Y106/INT_R.WR1END1->>IMUX2 INT_R_X27Y92/INT_R.EE2END1->>EE2BEG1 INT_R_X27Y92/INT_R.EE2END1->>IMUX26 INT_R_X27Y92/INT_R.EE2END1->>NN6BEG1 INT_R_X27Y93/INT_R.EL1END1->>IMUX19 INT_R_X27Y93/INT_R.EL1END1->>NR1BEG1 INT_R_X27Y94/INT_R.NR1END1->>EL1BEG0 INT_R_X27Y94/INT_R.NR1END1->>IMUX18 INT_R_X27Y94/INT_R.NR1END1->>IMUX19 INT_R_X27Y94/INT_R.NR1END1->>WR1BEG2 INT_R_X27Y98/INT_R.NN6END1->>NL1BEG0 INT_R_X27Y99/INT_R.NL1END0->>IMUX24 INT_R_X29Y100/INT_R.EL1END2->>IMUX5 INT_R_X29Y101/INT_R.NN6END1->>NE2BEG1 INT_R_X29Y101/INT_R.NN6END1->>WR1BEG2 INT_R_X29Y88/INT_R.SL1END1->>IMUX18 INT_R_X29Y88/INT_R.SL1END1->>IMUX2 INT_R_X29Y89/INT_R.SL1END1->>IMUX11 INT_R_X29Y89/INT_R.SL1END1->>SL1BEG1 INT_R_X29Y90/INT_R.SS2END1->>SL1BEG1 INT_R_X29Y90/INT_R.SS2END1->>SW2BEG1 INT_R_X29Y92/INT_R.EE2END1->>NR1BEG1 INT_R_X29Y92/INT_R.EE2END1->>SS2BEG1 INT_R_X29Y93/INT_R.NR1END1->>IMUX19 INT_R_X29Y93/INT_R.NR1END1->>NN2BEG1 INT_R_X29Y95/INT_R.NE2END0->>IMUX0 INT_R_X29Y95/INT_R.NN2END1->>NN6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 146, 

carry2[8] - 
wires: BRKH_INT_X22Y99/BRKH_INT_SE2A1 CLBLL_R_X21Y100/CLBLL_ER1BEG1 CLBLL_R_X21Y100/CLBLL_LL_AQ CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y101/CLBLL_NE2A3 CLBLL_R_X23Y93/CLBLL_ER1BEG2 CLBLL_R_X23Y93/CLBLL_IMUX19 CLBLL_R_X23Y93/CLBLL_IMUX20 CLBLL_R_X23Y93/CLBLL_L_B2 CLBLL_R_X23Y93/CLBLL_L_C2 CLBLL_R_X23Y94/CLBLL_IMUX26 CLBLL_R_X23Y94/CLBLL_L_B4 CLBLL_R_X23Y95/CLBLL_SW4END1 CLBLL_R_X23Y99/CLBLL_EE2BEG1 CLBLL_R_X25Y99/CLBLL_IMUX11 CLBLL_R_X25Y99/CLBLL_LL_A4 CLBLM_L_X22Y100/CLBLM_BYP7 CLBLM_L_X22Y100/CLBLM_ER1BEG1 CLBLM_L_X22Y100/CLBLM_IMUX42 CLBLM_L_X22Y100/CLBLM_IMUX43 CLBLM_L_X22Y100/CLBLM_L_D6 CLBLM_L_X22Y100/CLBLM_L_DX CLBLM_L_X22Y100/CLBLM_M_D6 CLBLM_L_X22Y101/CLBLM_NE2A3 CLBLM_L_X24Y93/CLBLM_ER1BEG2 CLBLM_L_X24Y93/CLBLM_IMUX1 CLBLM_L_X24Y93/CLBLM_IMUX14 CLBLM_L_X24Y93/CLBLM_L_B1 CLBLM_L_X24Y93/CLBLM_M_A3 CLBLM_L_X24Y95/CLBLM_SW4END1 CLBLM_L_X24Y99/CLBLM_EE2BEG1 INT_L_X22Y100/BYP_ALT7 INT_L_X22Y100/BYP_L7 INT_L_X22Y100/ER1END1 INT_L_X22Y100/IMUX_L42 INT_L_X22Y100/IMUX_L43 INT_L_X22Y100/SE2BEG1 INT_L_X22Y100/SL1END3 INT_L_X22Y101/NE2END3 INT_L_X22Y101/SL1BEG3 INT_L_X22Y99/SE2A1 INT_L_X24Y93/ER1END2 INT_L_X24Y93/FAN_ALT5 INT_L_X24Y93/FAN_BOUNCE5 INT_L_X24Y93/IMUX_L1 INT_L_X24Y93/IMUX_L14 INT_L_X24Y95/SW6E1 INT_L_X24Y96/SW6D1 INT_L_X24Y97/SW6C1 INT_L_X24Y98/SW6B1 INT_L_X24Y99/EE2A1 INT_L_X24Y99/SW6A1 INT_R_X21Y100/ER1BEG1 INT_R_X21Y100/LOGIC_OUTS4 INT_R_X21Y100/NE2BEG3 INT_R_X21Y100/NL1BEG_N3 INT_R_X21Y101/NE2A3 INT_R_X23Y93/ER1BEG2 INT_R_X23Y93/IMUX19 INT_R_X23Y93/IMUX20 INT_R_X23Y93/SS2END1 INT_R_X23Y93/SS6END1 INT_R_X23Y94/IMUX26 INT_R_X23Y94/SL1END1 INT_R_X23Y94/SS2A1 INT_R_X23Y94/SS6E1 INT_R_X23Y95/SL1BEG1 INT_R_X23Y95/SS2BEG1 INT_R_X23Y95/SS6D1 INT_R_X23Y95/SW6END1 INT_R_X23Y96/SS6C1 INT_R_X23Y97/SS6B1 INT_R_X23Y98/SS6A1 INT_R_X23Y99/EE2BEG1 INT_R_X23Y99/SE2END1 INT_R_X23Y99/SS6BEG1 INT_R_X25Y99/EE2END1 INT_R_X25Y99/IMUX11 INT_R_X25Y99/SW6BEG1 VBRK_X60Y103/VBRK_EE2BEG1 VBRK_X60Y97/VBRK_ER1BEG2 VBRK_X60Y99/VBRK_SW4END1 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X22Y100/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X22Y100/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y100/INT_L.ER1END1->>IMUX_L42 INT_L_X22Y100/INT_L.ER1END1->>IMUX_L43 INT_L_X22Y100/INT_L.ER1END1->>SE2BEG1 INT_L_X22Y100/INT_L.SL1END3->>BYP_ALT7 INT_L_X22Y101/INT_L.NE2END3->>SL1BEG3 INT_L_X24Y93/INT_L.ER1END2->>FAN_ALT5 INT_L_X24Y93/INT_L.ER1END2->>IMUX_L14 INT_L_X24Y93/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y93/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_R_X21Y100/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X21Y100/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X21Y100/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X23Y93/INT_R.SS2END1->>IMUX19 INT_R_X23Y93/INT_R.SS2END1->>IMUX20 INT_R_X23Y93/INT_R.SS6END1->>ER1BEG2 INT_R_X23Y94/INT_R.SL1END1->>IMUX26 INT_R_X23Y95/INT_R.SW6END1->>SL1BEG1 INT_R_X23Y95/INT_R.SW6END1->>SS2BEG1 INT_R_X23Y99/INT_R.SE2END1->>EE2BEG1 INT_R_X23Y99/INT_R.SE2END1->>SS6BEG1 INT_R_X25Y99/INT_R.EE2END1->>IMUX11 INT_R_X25Y99/INT_R.EE2END1->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[0]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][0] - 
wires: CLBLL_R_X23Y93/CLBLL_IMUX3 CLBLL_R_X23Y93/CLBLL_L_A2 CLBLL_R_X23Y94/CLBLL_IMUX3 CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y94/CLBLL_L_A2 CLBLL_R_X23Y94/CLBLL_L_BQ INT_R_X23Y93/IMUX3 INT_R_X23Y93/SL1END1 INT_R_X23Y94/IMUX3 INT_R_X23Y94/LOGIC_OUTS1 INT_R_X23Y94/SL1BEG1 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X23Y93/INT_R.SL1END1->>IMUX3 INT_R_X23Y94/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X23Y94/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][0] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN2BEG0 CLBLL_R_X23Y93/CLBLL_IMUX29 CLBLL_R_X23Y93/CLBLL_IMUX6 CLBLL_R_X23Y93/CLBLL_LL_C2 CLBLL_R_X23Y93/CLBLL_L_A1 CLBLL_R_X23Y93/CLBLL_WR1END3 CLBLL_R_X23Y94/CLBLL_IMUX6 CLBLL_R_X23Y94/CLBLL_L_A1 CLBLL_R_X23Y94/CLBLL_WW4END1 CLBLL_R_X25Y101/CLBLL_BYP0 CLBLL_R_X25Y101/CLBLL_EE2BEG0 CLBLL_R_X25Y101/CLBLL_L_AX CLBLL_R_X25Y102/CLBLL_BYP1 CLBLL_R_X25Y102/CLBLL_LL_AX CLBLL_R_X25Y93/CLBLL_IMUX24 CLBLL_R_X25Y93/CLBLL_IMUX33 CLBLL_R_X25Y93/CLBLL_IMUX41 CLBLL_R_X25Y93/CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_L_C1 CLBLL_R_X25Y93/CLBLL_L_D1 CLBLL_R_X25Y93/CLBLL_WL1END0 CLBLL_R_X25Y93/CLBLL_WW2A1 CLBLL_R_X25Y94/CLBLL_WW4B1 CLBLL_R_X25Y97/CLBLL_BYP1 CLBLL_R_X25Y97/CLBLL_EL1BEG0 CLBLL_R_X25Y97/CLBLL_IMUX11 CLBLL_R_X25Y97/CLBLL_LL_A4 CLBLL_R_X25Y97/CLBLL_LL_AX CLBLL_R_X27Y100/CLBLL_EL1BEG3 CLBLL_R_X27Y93/CLBLL_SE2A1 CLBLL_R_X29Y93/CLBLL_IMUX14 CLBLL_R_X29Y93/CLBLL_IMUX32 CLBLL_R_X29Y93/CLBLL_LL_C1 CLBLL_R_X29Y93/CLBLL_L_B1 CLBLM_L_X24Y93/CLBLM_IMUX27 CLBLM_L_X24Y93/CLBLM_M_B4 CLBLM_L_X24Y93/CLBLM_WR1END3 CLBLM_L_X24Y94/CLBLM_WW4END1 CLBLM_L_X24Y96/CLBLM_BYP1 CLBLM_L_X24Y96/CLBLM_M_AX CLBLM_L_X24Y97/CLBLM_IMUX16 CLBLM_L_X24Y97/CLBLM_L_B3 CLBLM_L_X24Y98/CLBLM_BYP0 CLBLM_L_X24Y98/CLBLM_IMUX0 CLBLM_L_X24Y98/CLBLM_L_A3 CLBLM_L_X24Y98/CLBLM_L_AX CLBLM_L_X26Y101/CLBLM_EE2BEG0 CLBLM_L_X26Y93/CLBLM_IMUX22 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y93/CLBLM_M_BQ CLBLM_L_X26Y93/CLBLM_M_C3 CLBLM_L_X26Y93/CLBLM_WL1END0 CLBLM_L_X26Y93/CLBLM_WW2A1 CLBLM_L_X26Y94/CLBLM_WW4B1 CLBLM_L_X26Y97/CLBLM_BYP0 CLBLM_L_X26Y97/CLBLM_EL1BEG0 CLBLM_L_X26Y97/CLBLM_IMUX0 CLBLM_L_X26Y97/CLBLM_L_A3 CLBLM_L_X26Y97/CLBLM_L_AX CLBLM_L_X28Y100/CLBLM_EL1BEG3 CLBLM_L_X28Y100/CLBLM_IMUX22 CLBLM_L_X28Y100/CLBLM_M_C3 CLBLM_L_X28Y93/CLBLM_IMUX18 CLBLM_L_X28Y93/CLBLM_IMUX34 CLBLM_L_X28Y93/CLBLM_L_C6 CLBLM_L_X28Y93/CLBLM_M_B2 CLBLM_L_X28Y93/CLBLM_SE2A1 INT_L_X24Y93/IMUX_L27 INT_L_X24Y93/NL1BEG1 INT_L_X24Y93/WR1BEG3 INT_L_X24Y93/WW2END1 INT_L_X24Y94/NL1END1 INT_L_X24Y94/NN2BEG1 INT_L_X24Y94/WW4C1 INT_L_X24Y95/NN2A1 INT_L_X24Y96/BYP_ALT1 INT_L_X24Y96/BYP_L1 INT_L_X24Y96/NE2BEG1 INT_L_X24Y96/NL1BEG0 INT_L_X24Y96/NL1END_S3_0 INT_L_X24Y96/NN2END1 INT_L_X24Y97/IMUX_L16 INT_L_X24Y97/NE2A1 INT_L_X24Y97/NL1END0 INT_L_X24Y97/NR1BEG0 INT_L_X24Y98/BYP_ALT0 INT_L_X24Y98/BYP_L0 INT_L_X24Y98/IMUX_L0 INT_L_X24Y98/NE2BEG0 INT_L_X24Y98/NR1END0 INT_L_X24Y99/NE2A0 INT_L_X26Y101/EE2A0 INT_L_X26Y93/BYP_ALT4 INT_L_X26Y93/BYP_BOUNCE4 INT_L_X26Y93/IMUX_L22 INT_L_X26Y93/LOGIC_OUTS_L5 INT_L_X26Y93/NE2BEG1 INT_L_X26Y93/WL1BEG0 INT_L_X26Y93/WW2BEG1 INT_L_X26Y94/NE2A1 INT_L_X26Y94/WW4A1 INT_L_X26Y96/EL1END_S3_0 INT_L_X26Y97/BYP_ALT0 INT_L_X26Y97/BYP_L0 INT_L_X26Y97/EL1END0 INT_L_X26Y97/IMUX_L0 INT_L_X28Y100/EL1END3 INT_L_X28Y100/IMUX_L22 INT_L_X28Y93/EL1BEG0 INT_L_X28Y93/IMUX_L18 INT_L_X28Y93/IMUX_L34 INT_L_X28Y93/SE2END1 INT_R_X23Y93/IMUX29 INT_R_X23Y93/IMUX6 INT_R_X23Y93/WR1END3 INT_R_X23Y94/GFAN1 INT_R_X23Y94/IMUX6 INT_R_X23Y94/WW4END1 INT_R_X25Y100/NN2A0 INT_R_X25Y100/NN2END_S2_0 INT_R_X25Y101/BYP0 INT_R_X25Y101/BYP_ALT0 INT_R_X25Y101/EE2BEG0 INT_R_X25Y101/NN2END0 INT_R_X25Y101/NR1BEG0 INT_R_X25Y102/BYP1 INT_R_X25Y102/BYP_ALT1 INT_R_X25Y102/NR1END0 INT_R_X25Y93/IMUX24 INT_R_X25Y93/IMUX33 INT_R_X25Y93/IMUX41 INT_R_X25Y93/WL1END0 INT_R_X25Y93/WW2A1 INT_R_X25Y94/WW4B1 INT_R_X25Y97/BYP1 INT_R_X25Y97/BYP_ALT1 INT_R_X25Y97/EL1BEG0 INT_R_X25Y97/IMUX11 INT_R_X25Y97/NE2END1 INT_R_X25Y98/NE2END_S3_0 INT_R_X25Y99/NE2END0 INT_R_X25Y99/NN2BEG0 INT_R_X27Y100/EL1BEG3 INT_R_X27Y101/EE2END0 INT_R_X27Y101/EL1BEG_N3 INT_R_X27Y93/SE2A1 INT_R_X27Y94/NE2END1 INT_R_X27Y94/SE2BEG1 INT_R_X27Y94/WW4BEG1 INT_R_X29Y92/BYP_ALT7 INT_R_X29Y92/BYP_BOUNCE7 INT_R_X29Y92/EL1END_S3_0 INT_R_X29Y93/BYP_ALT4 INT_R_X29Y93/BYP_BOUNCE4 INT_R_X29Y93/BYP_BOUNCE_N3_7 INT_R_X29Y93/EL1END0 INT_R_X29Y93/IMUX14 INT_R_X29Y93/IMUX32 VBRK_X60Y97/VBRK_WR1END3 VBRK_X60Y98/VBRK_WW4END1 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y101/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X25Y102/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y97/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y93/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X24Y93/INT_L.WW2END1->>IMUX_L27 INT_L_X24Y93/INT_L.WW2END1->>NL1BEG1 INT_L_X24Y93/INT_L.WW2END1->>WR1BEG3 INT_L_X24Y94/INT_L.NL1END1->>NN2BEG1 INT_L_X24Y96/INT_L.BYP_ALT1->>BYP_L1 INT_L_X24Y96/INT_L.NN2END1->>BYP_ALT1 INT_L_X24Y96/INT_L.NN2END1->>NE2BEG1 INT_L_X24Y96/INT_L.NN2END1->>NL1BEG0 INT_L_X24Y97/INT_L.NL1END0->>IMUX_L16 INT_L_X24Y97/INT_L.NL1END0->>NR1BEG0 INT_L_X24Y98/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y98/INT_L.NR1END0->>BYP_ALT0 INT_L_X24Y98/INT_L.NR1END0->>IMUX_L0 INT_L_X24Y98/INT_L.NR1END0->>NE2BEG0 INT_L_X26Y93/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y93/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X26Y93/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X26Y93/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X26Y93/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X26Y93/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X26Y97/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y97/INT_L.EL1END0->>BYP_ALT0 INT_L_X26Y97/INT_L.EL1END0->>IMUX_L0 INT_L_X28Y100/INT_L.EL1END3->>IMUX_L22 INT_L_X28Y93/INT_L.SE2END1->>EL1BEG0 INT_L_X28Y93/INT_L.SE2END1->>IMUX_L18 INT_L_X28Y93/INT_L.SE2END1->>IMUX_L34 INT_R_X23Y93/INT_R.WR1END3->>IMUX29 INT_R_X23Y93/INT_R.WR1END3->>IMUX6 INT_R_X23Y94/INT_R.GFAN1->>IMUX6 INT_R_X23Y94/INT_R.WW4END1->>GFAN1 INT_R_X25Y101/INT_R.BYP_ALT0->>BYP0 INT_R_X25Y101/INT_R.NN2END0->>BYP_ALT0 INT_R_X25Y101/INT_R.NN2END0->>EE2BEG0 INT_R_X25Y101/INT_R.NN2END0->>NR1BEG0 INT_R_X25Y102/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y102/INT_R.NR1END0->>BYP_ALT1 INT_R_X25Y93/INT_R.WL1END0->>IMUX24 INT_R_X25Y93/INT_R.WL1END0->>IMUX33 INT_R_X25Y93/INT_R.WL1END0->>IMUX41 INT_R_X25Y97/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y97/INT_R.NE2END1->>BYP_ALT1 INT_R_X25Y97/INT_R.NE2END1->>EL1BEG0 INT_R_X25Y97/INT_R.NE2END1->>IMUX11 INT_R_X25Y99/INT_R.NE2END0->>NN2BEG0 INT_R_X27Y101/INT_R.EE2END0->>EL1BEG_N3 INT_R_X27Y94/INT_R.NE2END1->>SE2BEG1 INT_R_X27Y94/INT_R.NE2END1->>WW4BEG1 INT_R_X29Y92/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X29Y92/INT_R.EL1END_S3_0->>BYP_ALT7 INT_R_X29Y93/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y93/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X29Y93/INT_R.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_R_X29Y93/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

carry3[8] - 
wires: BRKH_INT_X24Y99/BRKH_INT_EL1BEG3 BRKH_INT_X24Y99/BRKH_INT_NN2A0 BRKH_INT_X24Y99/BRKH_INT_NN2END_S2_0 BRKH_INT_X26Y99/BRKH_INT_EL1BEG3 BRKH_INT_X26Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X27Y99/BRKH_INT_NE2BEG3 BRKH_INT_X27Y99/BRKH_INT_NW2BEG0 CLBLL_R_X23Y93/CLBLL_IMUX9 CLBLL_R_X23Y93/CLBLL_L_A5 CLBLL_R_X23Y93/CLBLL_WW2END0 CLBLL_R_X23Y94/CLBLL_IMUX10 CLBLL_R_X23Y94/CLBLL_L_A4 CLBLL_R_X23Y94/CLBLL_NW2A1 CLBLL_R_X23Y97/CLBLL_IMUX27 CLBLL_R_X23Y97/CLBLL_LL_B4 CLBLL_R_X23Y98/CLBLL_WR1END1 CLBLL_R_X25Y102/CLBLL_IMUX42 CLBLL_R_X25Y102/CLBLL_L_D6 CLBLL_R_X25Y102/CLBLL_WR1END1 CLBLL_R_X25Y103/CLBLL_BYP6 CLBLL_R_X25Y103/CLBLL_IMUX40 CLBLL_R_X25Y103/CLBLL_LL_D1 CLBLL_R_X25Y103/CLBLL_LL_DX CLBLL_R_X25Y93/CLBLL_EE2BEG0 CLBLL_R_X25Y93/CLBLL_IMUX9 CLBLL_R_X25Y93/CLBLL_LL_AQ CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y93/CLBLL_L_A5 CLBLL_R_X25Y94/CLBLL_NE2A0 CLBLL_R_X25Y94/CLBLL_NW4A0 CLBLL_R_X25Y99/CLBLL_BYP1 CLBLL_R_X25Y99/CLBLL_IMUX7 CLBLL_R_X25Y99/CLBLL_LL_A1 CLBLL_R_X25Y99/CLBLL_LL_AX CLBLL_R_X25Y99/CLBLL_WL1END2 CLBLL_R_X27Y100/CLBLL_NE2A3 CLBLL_R_X27Y93/CLBLL_IMUX32 CLBLL_R_X27Y93/CLBLL_IMUX40 CLBLL_R_X27Y93/CLBLL_LL_C1 CLBLL_R_X27Y93/CLBLL_LL_D1 CLBLL_R_X27Y94/CLBLL_EE2A0 CLBLL_R_X27Y99/CLBLL_IMUX15 CLBLL_R_X27Y99/CLBLL_LL_B1 CLBLL_R_X29Y100/CLBLL_EE2A3 CLBLM_L_X24Y100/CLBLM_BYP0 CLBLM_L_X24Y100/CLBLM_IMUX0 CLBLM_L_X24Y100/CLBLM_L_A3 CLBLM_L_X24Y100/CLBLM_L_AX CLBLM_L_X24Y93/CLBLM_IMUX19 CLBLM_L_X24Y93/CLBLM_IMUX2 CLBLM_L_X24Y93/CLBLM_L_B2 CLBLM_L_X24Y93/CLBLM_M_A2 CLBLM_L_X24Y93/CLBLM_WW2END0 CLBLM_L_X24Y94/CLBLM_NW2A1 CLBLM_L_X24Y98/CLBLM_WR1END1 CLBLM_L_X26Y100/CLBLM_IMUX24 CLBLM_L_X26Y100/CLBLM_M_B5 CLBLM_L_X26Y102/CLBLM_WR1END1 CLBLM_L_X26Y93/CLBLM_EE2BEG0 CLBLM_L_X26Y94/CLBLM_NE2A0 CLBLM_L_X26Y94/CLBLM_NW4A0 CLBLM_L_X26Y99/CLBLM_BYP0 CLBLM_L_X26Y99/CLBLM_IMUX10 CLBLM_L_X26Y99/CLBLM_L_A4 CLBLM_L_X26Y99/CLBLM_L_AX CLBLM_L_X26Y99/CLBLM_WL1END2 CLBLM_L_X28Y100/CLBLM_NE2A3 CLBLM_L_X28Y94/CLBLM_EE2A0 CLBLM_L_X28Y94/CLBLM_IMUX33 CLBLM_L_X28Y94/CLBLM_L_C1 CLBLM_L_X30Y100/CLBLM_EE2A3 CLBLM_L_X30Y100/CLBLM_IMUX23 CLBLM_L_X30Y100/CLBLM_L_C3 INT_L_X24Y100/BYP_ALT0 INT_L_X24Y100/BYP_L0 INT_L_X24Y100/EL1BEG_N3 INT_L_X24Y100/IMUX_L0 INT_L_X24Y100/NN2END0 INT_L_X24Y93/IMUX_L19 INT_L_X24Y93/IMUX_L2 INT_L_X24Y93/NW2BEG1 INT_L_X24Y93/WR1END1 INT_L_X24Y93/WW2A0 INT_L_X24Y94/NW2A1 INT_L_X24Y97/NW6END_S0_0 INT_L_X24Y98/NN2BEG0 INT_L_X24Y98/NW6END0 INT_L_X24Y98/WR1BEG1 INT_L_X24Y99/EL1BEG3 INT_L_X24Y99/NN2A0 INT_L_X24Y99/NN2END_S2_0 INT_L_X26Y100/EL1BEG_N3 INT_L_X26Y100/IMUX_L24 INT_L_X26Y100/NN2BEG0 INT_L_X26Y100/NW2END0 INT_L_X26Y101/NN2A0 INT_L_X26Y101/NN2END_S2_0 INT_L_X26Y102/NN2END0 INT_L_X26Y102/WR1BEG1 INT_L_X26Y93/EE2A0 INT_L_X26Y93/NE2END_S3_0 INT_L_X26Y94/EE2BEG0 INT_L_X26Y94/NE2END0 INT_L_X26Y94/NW6BEG0 INT_L_X26Y98/FAN_BOUNCE_S3_2 INT_L_X26Y99/BYP_ALT0 INT_L_X26Y99/BYP_L0 INT_L_X26Y99/EL1BEG3 INT_L_X26Y99/FAN_ALT2 INT_L_X26Y99/FAN_BOUNCE2 INT_L_X26Y99/IMUX_L10 INT_L_X26Y99/NW2END_S0_0 INT_L_X26Y99/SR1BEG_S0 INT_L_X26Y99/WL1BEG2 INT_L_X28Y100/EE2BEG3 INT_L_X28Y100/NE2END3 INT_L_X28Y94/EE2END0 INT_L_X28Y94/IMUX_L33 INT_L_X30Y100/EE2END3 INT_L_X30Y100/IMUX_L23 INT_R_X23Y93/IMUX9 INT_R_X23Y93/WW2END0 INT_R_X23Y94/IMUX10 INT_R_X23Y94/NW2END1 INT_R_X23Y97/IMUX27 INT_R_X23Y97/SR1END1 INT_R_X23Y98/SR1BEG1 INT_R_X23Y98/WR1END1 INT_R_X25Y102/IMUX42 INT_R_X25Y102/NL1BEG0 INT_R_X25Y102/NL1END_S3_0 INT_R_X25Y102/WR1END1 INT_R_X25Y103/BYP6 INT_R_X25Y103/BYP_ALT6 INT_R_X25Y103/IMUX40 INT_R_X25Y103/NL1BEG_N3 INT_R_X25Y103/NL1END0 INT_R_X25Y93/EE2BEG0 INT_R_X25Y93/IMUX9 INT_R_X25Y93/LOGIC_OUTS4 INT_R_X25Y93/NE2BEG0 INT_R_X25Y93/WR1BEG1 INT_R_X25Y93/WW2BEG0 INT_R_X25Y94/NE2A0 INT_R_X25Y94/NW6A0 INT_R_X25Y95/NW6B0 INT_R_X25Y96/NW6C0 INT_R_X25Y97/NW6D0 INT_R_X25Y98/NW6E0 INT_R_X25Y99/BYP1 INT_R_X25Y99/BYP_ALT1 INT_R_X25Y99/EL1END3 INT_R_X25Y99/FAN_ALT5 INT_R_X25Y99/FAN_BOUNCE5 INT_R_X25Y99/IMUX7 INT_R_X25Y99/WL1END2 INT_R_X27Y100/NE2A3 INT_R_X27Y100/NW2A0 INT_R_X27Y93/EE2END0 INT_R_X27Y93/IMUX32 INT_R_X27Y93/IMUX40 INT_R_X27Y93/NN6BEG0 INT_R_X27Y94/EE2A0 INT_R_X27Y94/NN6A0 INT_R_X27Y95/NN6B0 INT_R_X27Y96/NN6C0 INT_R_X27Y97/NN6D0 INT_R_X27Y98/NN6E0 INT_R_X27Y98/NN6END_S1_0 INT_R_X27Y99/EL1END3 INT_R_X27Y99/IMUX15 INT_R_X27Y99/NE2BEG3 INT_R_X27Y99/NN6END0 INT_R_X27Y99/NW2BEG0 INT_R_X29Y100/EE2A3 VBRK_X60Y102/VBRK_WR1END1 VBRK_X60Y97/VBRK_WW2END0 VBRK_X60Y98/VBRK_NW2A1 VBRK_X73Y105/VBRK_EE2A3 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y103/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X24Y100/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X24Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y100/INT_L.NN2END0->>BYP_ALT0 INT_L_X24Y100/INT_L.NN2END0->>EL1BEG_N3 INT_L_X24Y100/INT_L.NN2END0->>IMUX_L0 INT_L_X24Y93/INT_L.WR1END1->>IMUX_L19 INT_L_X24Y93/INT_L.WR1END1->>IMUX_L2 INT_L_X24Y93/INT_L.WR1END1->>NW2BEG1 INT_L_X24Y98/INT_L.NW6END0->>NN2BEG0 INT_L_X24Y98/INT_L.NW6END0->>WR1BEG1 INT_L_X26Y100/INT_L.NW2END0->>EL1BEG_N3 INT_L_X26Y100/INT_L.NW2END0->>IMUX_L24 INT_L_X26Y100/INT_L.NW2END0->>NN2BEG0 INT_L_X26Y102/INT_L.NN2END0->>WR1BEG1 INT_L_X26Y94/INT_L.NE2END0->>EE2BEG0 INT_L_X26Y94/INT_L.NE2END0->>NW6BEG0 INT_L_X26Y99/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y99/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y99/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X26Y99/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X26Y99/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X26Y99/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X26Y99/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X28Y100/INT_L.NE2END3->>EE2BEG3 INT_L_X28Y94/INT_L.EE2END0->>IMUX_L33 INT_L_X30Y100/INT_L.EE2END3->>IMUX_L23 INT_R_X23Y93/INT_R.WW2END0->>IMUX9 INT_R_X23Y94/INT_R.NW2END1->>IMUX10 INT_R_X23Y97/INT_R.SR1END1->>IMUX27 INT_R_X23Y98/INT_R.WR1END1->>SR1BEG1 INT_R_X25Y102/INT_R.WR1END1->>IMUX42 INT_R_X25Y102/INT_R.WR1END1->>NL1BEG0 INT_R_X25Y103/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y103/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X25Y103/INT_R.NL1END0->>IMUX40 INT_R_X25Y103/INT_R.NL1END0->>NL1BEG_N3 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X25Y93/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X25Y99/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y99/INT_R.EL1END3->>IMUX7 INT_R_X25Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y99/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X25Y99/INT_R.WL1END2->>FAN_ALT5 INT_R_X27Y93/INT_R.EE2END0->>IMUX32 INT_R_X27Y93/INT_R.EE2END0->>IMUX40 INT_R_X27Y93/INT_R.EE2END0->>NN6BEG0 INT_R_X27Y99/INT_R.EL1END3->>IMUX15 INT_R_X27Y99/INT_R.EL1END3->>NE2BEG3 INT_R_X27Y99/INT_R.NN6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][1] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2A0 CLBLL_R_X19Y101/CLBLL_IMUX4 CLBLL_R_X19Y101/CLBLL_LL_A6 CLBLL_R_X19Y101/CLBLL_SW2A1 CLBLL_R_X19Y102/CLBLL_IMUX1 CLBLL_R_X19Y102/CLBLL_IMUX13 CLBLL_R_X19Y102/CLBLL_IMUX41 CLBLL_R_X19Y102/CLBLL_LL_A3 CLBLL_R_X19Y102/CLBLL_L_B6 CLBLL_R_X19Y102/CLBLL_L_D1 CLBLL_R_X19Y102/CLBLL_WL1END0 CLBLL_R_X19Y102/CLBLL_WR1END2 CLBLL_R_X21Y100/CLBLL_IMUX28 CLBLL_R_X21Y100/CLBLL_LL_C4 CLBLL_R_X21Y101/CLBLL_EL1BEG3 CLBLL_R_X21Y103/CLBLL_IMUX11 CLBLL_R_X21Y103/CLBLL_LL_A4 CLBLL_R_X21Y93/CLBLL_ER1BEG2 CLBLL_R_X21Y93/CLBLL_WW2END1 CLBLL_R_X21Y97/CLBLL_IMUX20 CLBLL_R_X21Y97/CLBLL_L_C2 CLBLL_R_X21Y98/CLBLL_EE2BEG0 CLBLL_R_X23Y101/CLBLL_EE2A3 CLBLL_R_X23Y93/CLBLL_IMUX36 CLBLL_R_X23Y93/CLBLL_L_D2 CLBLL_R_X23Y94/CLBLL_IMUX2 CLBLL_R_X23Y94/CLBLL_LL_A2 CLBLL_R_X23Y94/CLBLL_WW2END3 CLBLL_R_X23Y97/CLBLL_EL1BEG3 CLBLL_R_X23Y98/CLBLL_IMUX33 CLBLL_R_X23Y98/CLBLL_L_C1 CLBLL_R_X25Y96/CLBLL_IMUX22 CLBLL_R_X25Y96/CLBLL_LL_C3 CLBLM_L_X20Y101/CLBLM_SW2A1 CLBLM_L_X20Y102/CLBLM_IMUX13 CLBLM_L_X20Y102/CLBLM_IMUX35 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS1 CLBLM_L_X20Y102/CLBLM_L_B6 CLBLM_L_X20Y102/CLBLM_L_BQ CLBLM_L_X20Y102/CLBLM_M_C6 CLBLM_L_X20Y102/CLBLM_WL1END0 CLBLM_L_X20Y102/CLBLM_WR1END2 CLBLM_L_X20Y93/CLBLM_IMUX23 CLBLM_L_X20Y93/CLBLM_L_C3 CLBLM_L_X22Y101/CLBLM_EL1BEG3 CLBLM_L_X22Y93/CLBLM_ER1BEG2 CLBLM_L_X22Y93/CLBLM_IMUX6 CLBLM_L_X22Y93/CLBLM_L_A1 CLBLM_L_X22Y93/CLBLM_WW2END1 CLBLM_L_X22Y98/CLBLM_EE2BEG0 CLBLM_L_X24Y101/CLBLM_EE2A3 CLBLM_L_X24Y101/CLBLM_IMUX22 CLBLM_L_X24Y101/CLBLM_M_C3 CLBLM_L_X24Y94/CLBLM_WW2END3 CLBLM_L_X24Y96/CLBLM_IMUX6 CLBLM_L_X24Y96/CLBLM_L_A1 CLBLM_L_X24Y97/CLBLM_EL1BEG3 INT_L_X20Y101/SW2A1 INT_L_X20Y102/BYP_ALT5 INT_L_X20Y102/BYP_BOUNCE5 INT_L_X20Y102/EL1BEG0 INT_L_X20Y102/IMUX_L13 INT_L_X20Y102/IMUX_L35 INT_L_X20Y102/LOGIC_OUTS_L1 INT_L_X20Y102/NE2BEG1 INT_L_X20Y102/SW2BEG1 INT_L_X20Y102/WL1BEG0 INT_L_X20Y102/WR1BEG2 INT_L_X20Y103/NE2A1 INT_L_X20Y93/IMUX_L23 INT_L_X20Y93/WR1END3 INT_L_X22Y101/EE2BEG3 INT_L_X22Y101/EL1END3 INT_L_X22Y93/ER1END2 INT_L_X22Y93/IMUX_L6 INT_L_X22Y93/WW2A1 INT_L_X22Y98/EE2A0 INT_L_X24Y101/EE2END3 INT_L_X24Y101/IMUX_L22 INT_L_X24Y94/WW2A3 INT_L_X24Y96/IMUX_L6 INT_L_X24Y96/SE2A3 INT_L_X24Y96/SL1END3 INT_L_X24Y97/EL1END3 INT_L_X24Y97/SE2BEG3 INT_L_X24Y97/SL1BEG3 INT_R_X19Y101/IMUX4 INT_R_X19Y101/SW2END1 INT_R_X19Y102/IMUX1 INT_R_X19Y102/IMUX13 INT_R_X19Y102/IMUX41 INT_R_X19Y102/WL1END0 INT_R_X19Y102/WR1END2 INT_R_X21Y100/BYP_ALT0 INT_R_X21Y100/BYP_BOUNCE0 INT_R_X21Y100/IMUX28 INT_R_X21Y100/SS2BEG0 INT_R_X21Y100/SS2END0 INT_R_X21Y101/EL1BEG3 INT_R_X21Y101/EL1END_S3_0 INT_R_X21Y101/SS2A0 INT_R_X21Y102/EL1BEG_N3 INT_R_X21Y102/EL1END0 INT_R_X21Y102/SS2BEG0 INT_R_X21Y103/IMUX11 INT_R_X21Y103/NE2END1 INT_R_X21Y93/ER1BEG2 INT_R_X21Y93/WR1BEG3 INT_R_X21Y93/WW2END1 INT_R_X21Y97/IMUX20 INT_R_X21Y97/SR1END1 INT_R_X21Y98/EE2BEG0 INT_R_X21Y98/SR1BEG1 INT_R_X21Y98/SS2END0 INT_R_X21Y99/SS2A0 INT_R_X23Y101/EE2A3 INT_R_X23Y93/IMUX36 INT_R_X23Y93/SR1END1 INT_R_X23Y93/WW2BEG1 INT_R_X23Y94/IMUX2 INT_R_X23Y94/SR1BEG1 INT_R_X23Y94/SR1BEG_S0 INT_R_X23Y94/WW2END3 INT_R_X23Y95/WW2END_N0_3 INT_R_X23Y97/EL1BEG3 INT_R_X23Y98/EE2END0 INT_R_X23Y98/EL1BEG_N3 INT_R_X23Y98/IMUX33 INT_R_X25Y94/SS2END3 INT_R_X25Y94/WW2BEG3 INT_R_X25Y95/SS2A3 INT_R_X25Y95/SS2END_N0_3 INT_R_X25Y96/IMUX22 INT_R_X25Y96/SE2END3 INT_R_X25Y96/SS2BEG3 VBRK_X60Y101/VBRK_EL1BEG3 VBRK_X60Y106/VBRK_EE2A3 VBRK_X60Y98/VBRK_WW2END3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y102/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X20Y102/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>IMUX_L35 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X20Y102/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_L_X20Y93/INT_L.WR1END3->>IMUX_L23 INT_L_X22Y101/INT_L.EL1END3->>EE2BEG3 INT_L_X22Y93/INT_L.ER1END2->>IMUX_L6 INT_L_X24Y101/INT_L.EE2END3->>IMUX_L22 INT_L_X24Y96/INT_L.SL1END3->>IMUX_L6 INT_L_X24Y97/INT_L.EL1END3->>SE2BEG3 INT_L_X24Y97/INT_L.EL1END3->>SL1BEG3 INT_R_X19Y101/INT_R.SW2END1->>IMUX4 INT_R_X19Y102/INT_R.WL1END0->>IMUX1 INT_R_X19Y102/INT_R.WL1END0->>IMUX41 INT_R_X19Y102/INT_R.WR1END2->>IMUX13 INT_R_X21Y100/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y100/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X21Y100/INT_R.SS2END0->>BYP_ALT0 INT_R_X21Y100/INT_R.SS2END0->>SS2BEG0 INT_R_X21Y102/INT_R.EL1END0->>EL1BEG_N3 INT_R_X21Y102/INT_R.EL1END0->>SS2BEG0 INT_R_X21Y103/INT_R.NE2END1->>IMUX11 INT_R_X21Y93/INT_R.WW2END1->>ER1BEG2 INT_R_X21Y93/INT_R.WW2END1->>WR1BEG3 INT_R_X21Y97/INT_R.SR1END1->>IMUX20 INT_R_X21Y98/INT_R.SS2END0->>EE2BEG0 INT_R_X21Y98/INT_R.SS2END0->>SR1BEG1 INT_R_X23Y93/INT_R.SR1END1->>IMUX36 INT_R_X23Y93/INT_R.SR1END1->>WW2BEG1 INT_R_X23Y94/INT_R.SR1BEG_S0->>IMUX2 INT_R_X23Y94/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X23Y94/INT_R.WW2END3->>SR1BEG_S0 INT_R_X23Y98/INT_R.EE2END0->>EL1BEG_N3 INT_R_X23Y98/INT_R.EE2END0->>IMUX33 INT_R_X25Y94/INT_R.SS2END3->>WW2BEG3 INT_R_X25Y96/INT_R.SE2END3->>IMUX22 INT_R_X25Y96/INT_R.SE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

aluopra_reg[1]_i_2_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_IMUX11 CLBLL_R_X23Y94/CLBLL_LL_A4 CLBLL_R_X23Y94/CLBLL_WL1END1 CLBLM_L_X24Y94/CLBLM_WL1END1 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y96/CLBLM_L_AMUX INT_L_X24Y94/SS2END2 INT_L_X24Y94/WL1BEG1 INT_L_X24Y95/SS2A2 INT_L_X24Y96/LOGIC_OUTS_L16 INT_L_X24Y96/SS2BEG2 INT_R_X23Y94/IMUX11 INT_R_X23Y94/WL1END1 VBRK_X60Y98/VBRK_WL1END1 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y94/INT_L.SS2END2->>WL1BEG1 INT_L_X24Y96/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_R_X23Y94/INT_R.WL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[1]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][1] - 
wires: CLBLL_R_X23Y96/CLBLL_BYP5 CLBLL_R_X23Y96/CLBLL_IMUX14 CLBLL_R_X23Y96/CLBLL_IMUX3 CLBLL_R_X23Y96/CLBLL_L_A2 CLBLL_R_X23Y96/CLBLL_L_B1 CLBLL_R_X23Y96/CLBLL_L_BX CLBLL_R_X23Y96/CLBLL_WR1END3 CLBLL_R_X23Y98/CLBLL_IMUX37 CLBLL_R_X23Y98/CLBLL_L_D4 CLBLL_R_X23Y98/CLBLL_WR1END3 CLBLL_R_X23Y99/CLBLL_IMUX11 CLBLL_R_X23Y99/CLBLL_IMUX3 CLBLL_R_X23Y99/CLBLL_LL_A4 CLBLL_R_X23Y99/CLBLL_L_A2 CLBLL_R_X23Y99/CLBLL_NW2A2 CLBLL_R_X25Y94/CLBLL_LL_BQ CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y95/CLBLL_NE2A1 CLBLL_R_X25Y96/CLBLL_IMUX25 CLBLL_R_X25Y96/CLBLL_L_B5 CLBLL_R_X25Y99/CLBLL_NE2A1 CLBLM_L_X24Y95/CLBLM_IMUX18 CLBLM_L_X24Y95/CLBLM_M_B2 CLBLM_L_X24Y96/CLBLM_IMUX13 CLBLM_L_X24Y96/CLBLM_L_B6 CLBLM_L_X24Y96/CLBLM_WR1END3 CLBLM_L_X24Y98/CLBLM_IMUX13 CLBLM_L_X24Y98/CLBLM_L_B6 CLBLM_L_X24Y98/CLBLM_WR1END3 CLBLM_L_X24Y99/CLBLM_NW2A2 CLBLM_L_X26Y95/CLBLM_IMUX33 CLBLM_L_X26Y95/CLBLM_L_C1 CLBLM_L_X26Y95/CLBLM_NE2A1 CLBLM_L_X26Y99/CLBLM_IMUX11 CLBLM_L_X26Y99/CLBLM_M_A4 CLBLM_L_X26Y99/CLBLM_NE2A1 INT_L_X24Y95/IMUX_L18 INT_L_X24Y95/NW2END1 INT_L_X24Y96/IMUX_L13 INT_L_X24Y96/WR1BEG3 INT_L_X24Y96/WR1END2 INT_L_X24Y98/IMUX_L13 INT_L_X24Y98/NW2BEG2 INT_L_X24Y98/WR1BEG3 INT_L_X24Y98/WR1END2 INT_L_X24Y99/NW2A2 INT_L_X26Y95/IMUX_L33 INT_L_X26Y95/NE2END1 INT_L_X26Y99/IMUX_L11 INT_L_X26Y99/NE2END1 INT_R_X23Y96/BYP5 INT_R_X23Y96/BYP_ALT5 INT_R_X23Y96/FAN_ALT3 INT_R_X23Y96/FAN_BOUNCE3 INT_R_X23Y96/IMUX14 INT_R_X23Y96/IMUX3 INT_R_X23Y96/WR1END3 INT_R_X23Y98/IMUX37 INT_R_X23Y98/WR1END3 INT_R_X23Y99/IMUX11 INT_R_X23Y99/IMUX3 INT_R_X23Y99/NW2END2 INT_R_X25Y94/LOGIC_OUTS5 INT_R_X25Y94/NE2BEG1 INT_R_X25Y94/NN2BEG1 INT_R_X25Y94/NW2BEG1 INT_R_X25Y95/NE2A1 INT_R_X25Y95/NN2A1 INT_R_X25Y95/NW2A1 INT_R_X25Y96/IMUX25 INT_R_X25Y96/NN2BEG1 INT_R_X25Y96/NN2END1 INT_R_X25Y96/WR1BEG2 INT_R_X25Y97/NN2A1 INT_R_X25Y98/NE2BEG1 INT_R_X25Y98/NN2END1 INT_R_X25Y98/WR1BEG2 INT_R_X25Y99/NE2A1 VBRK_X60Y100/VBRK_WR1END3 VBRK_X60Y102/VBRK_WR1END3 VBRK_X60Y103/VBRK_NW2A2 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y95/INT_L.NW2END1->>IMUX_L18 INT_L_X24Y96/INT_L.WR1END2->>IMUX_L13 INT_L_X24Y96/INT_L.WR1END2->>WR1BEG3 INT_L_X24Y98/INT_L.WR1END2->>IMUX_L13 INT_L_X24Y98/INT_L.WR1END2->>NW2BEG2 INT_L_X24Y98/INT_L.WR1END2->>WR1BEG3 INT_L_X26Y95/INT_L.NE2END1->>IMUX_L33 INT_L_X26Y99/INT_L.NE2END1->>IMUX_L11 INT_R_X23Y96/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y96/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y96/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X23Y96/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X23Y96/INT_R.WR1END3->>FAN_ALT3 INT_R_X23Y96/INT_R.WR1END3->>IMUX14 INT_R_X23Y98/INT_R.WR1END3->>IMUX37 INT_R_X23Y99/INT_R.NW2END2->>IMUX11 INT_R_X23Y99/INT_R.NW2END2->>IMUX3 INT_R_X25Y94/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X25Y94/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X25Y94/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X25Y96/INT_R.NN2END1->>IMUX25 INT_R_X25Y96/INT_R.NN2END1->>NN2BEG1 INT_R_X25Y96/INT_R.NN2END1->>WR1BEG2 INT_R_X25Y98/INT_R.NN2END1->>NE2BEG1 INT_R_X25Y98/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

carry20_in[9] - 
wires: BRKH_INT_X24Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X25Y99/BRKH_INT_NW2BEG0 CLBLL_R_X23Y101/CLBLL_BYP1 CLBLL_R_X23Y101/CLBLL_IMUX5 CLBLL_R_X23Y101/CLBLL_IMUX7 CLBLL_R_X23Y101/CLBLL_LL_A1 CLBLL_R_X23Y101/CLBLL_LL_AX CLBLL_R_X23Y101/CLBLL_L_A6 CLBLL_R_X23Y101/CLBLL_NW2A3 CLBLL_R_X23Y101/CLBLL_WR1END3 CLBLL_R_X23Y96/CLBLL_EL1BEG3 CLBLL_R_X23Y97/CLBLL_LL_AQ CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y98/CLBLL_EE2BEG0 CLBLL_R_X23Y98/CLBLL_IMUX41 CLBLL_R_X23Y98/CLBLL_L_D1 CLBLL_R_X25Y96/CLBLL_IMUX10 CLBLL_R_X25Y96/CLBLL_L_A4 CLBLL_R_X25Y98/CLBLL_IMUX20 CLBLL_R_X25Y98/CLBLL_L_C2 CLBLM_L_X24Y100/CLBLM_IMUX16 CLBLM_L_X24Y100/CLBLM_L_B3 CLBLM_L_X24Y101/CLBLM_IMUX28 CLBLM_L_X24Y101/CLBLM_M_C4 CLBLM_L_X24Y101/CLBLM_NW2A3 CLBLM_L_X24Y101/CLBLM_WR1END3 CLBLM_L_X24Y103/CLBLM_IMUX28 CLBLM_L_X24Y103/CLBLM_M_C4 CLBLM_L_X24Y96/CLBLM_EL1BEG3 CLBLM_L_X24Y96/CLBLM_IMUX14 CLBLM_L_X24Y96/CLBLM_L_B1 CLBLM_L_X24Y98/CLBLM_EE2BEG0 INT_L_X24Y100/IMUX_L16 INT_L_X24Y100/NL1BEG2 INT_L_X24Y100/NL1BEG_N3 INT_L_X24Y100/NW2BEG3 INT_L_X24Y100/NW2END0 INT_L_X24Y101/IMUX_L28 INT_L_X24Y101/NL1END2 INT_L_X24Y101/NN2BEG2 INT_L_X24Y101/NW2A3 INT_L_X24Y101/WR1BEG3 INT_L_X24Y102/NN2A2 INT_L_X24Y103/IMUX_L28 INT_L_X24Y103/NN2END2 INT_L_X24Y96/EL1END3 INT_L_X24Y96/IMUX_L14 INT_L_X24Y98/EE2A0 INT_L_X24Y99/NW2END_S0_0 INT_R_X23Y101/BYP1 INT_R_X23Y101/BYP_ALT1 INT_R_X23Y101/FAN_ALT5 INT_R_X23Y101/FAN_BOUNCE5 INT_R_X23Y101/IMUX5 INT_R_X23Y101/IMUX7 INT_R_X23Y101/NW2END3 INT_R_X23Y101/WR1END3 INT_R_X23Y96/EL1BEG3 INT_R_X23Y97/EL1BEG_N3 INT_R_X23Y97/LOGIC_OUTS4 INT_R_X23Y97/NR1BEG0 INT_R_X23Y98/EE2BEG0 INT_R_X23Y98/IMUX41 INT_R_X23Y98/NR1END0 INT_R_X25Y100/NW2A0 INT_R_X25Y96/IMUX10 INT_R_X25Y96/SS2END0 INT_R_X25Y97/SS2A0 INT_R_X25Y98/BYP_ALT0 INT_R_X25Y98/BYP_BOUNCE0 INT_R_X25Y98/EE2END0 INT_R_X25Y98/IMUX20 INT_R_X25Y98/NR1BEG0 INT_R_X25Y98/SS2BEG0 INT_R_X25Y99/NR1END0 INT_R_X25Y99/NW2BEG0 VBRK_X60Y100/VBRK_EL1BEG3 VBRK_X60Y102/VBRK_EE2BEG0 VBRK_X60Y106/VBRK_NW2A3 VBRK_X60Y106/VBRK_WR1END3 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X24Y100/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X24Y100/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X24Y100/INT_L.NW2END0->>IMUX_L16 INT_L_X24Y100/INT_L.NW2END0->>NL1BEG_N3 INT_L_X24Y101/INT_L.NL1END2->>IMUX_L28 INT_L_X24Y101/INT_L.NL1END2->>NN2BEG2 INT_L_X24Y101/INT_L.NL1END2->>WR1BEG3 INT_L_X24Y103/INT_L.NN2END2->>IMUX_L28 INT_L_X24Y96/INT_L.EL1END3->>IMUX_L14 INT_R_X23Y101/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y101/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y101/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X23Y101/INT_R.NW2END3->>FAN_ALT5 INT_R_X23Y101/INT_R.NW2END3->>IMUX5 INT_R_X23Y101/INT_R.WR1END3->>IMUX7 INT_R_X23Y97/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X23Y97/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X23Y98/INT_R.NR1END0->>EE2BEG0 INT_R_X23Y98/INT_R.NR1END0->>IMUX41 INT_R_X25Y96/INT_R.SS2END0->>IMUX10 INT_R_X25Y98/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y98/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X25Y98/INT_R.EE2END0->>BYP_ALT0 INT_R_X25Y98/INT_R.EE2END0->>NR1BEG0 INT_R_X25Y98/INT_R.EE2END0->>SS2BEG0 INT_R_X25Y99/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regfil_reg_n_0_[1][1] - 
wires: BRKH_INT_X24Y99/BRKH_INT_NE2BEG3 BRKH_INT_X25Y99/BRKH_INT_SE2A3 CLBLL_R_X23Y97/CLBLL_WW2END0 CLBLL_R_X23Y98/CLBLL_IMUX46 CLBLL_R_X23Y98/CLBLL_L_D5 CLBLL_R_X23Y99/CLBLL_NE2A3 CLBLL_R_X25Y95/CLBLL_EL1BEG3 CLBLL_R_X25Y95/CLBLL_LL_BQ CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y96/CLBLL_IMUX16 CLBLL_R_X25Y96/CLBLL_L_B3 CLBLL_R_X25Y97/CLBLL_IMUX18 CLBLL_R_X25Y97/CLBLL_LL_B2 CLBLL_R_X25Y99/CLBLL_SE2A3 CLBLM_L_X22Y97/CLBLM_BYP5 CLBLM_L_X22Y97/CLBLM_IMUX13 CLBLM_L_X22Y97/CLBLM_IMUX3 CLBLM_L_X22Y97/CLBLM_L_A2 CLBLM_L_X22Y97/CLBLM_L_B6 CLBLM_L_X22Y97/CLBLM_L_BX CLBLM_L_X22Y99/CLBLM_IMUX0 CLBLM_L_X22Y99/CLBLM_IMUX8 CLBLM_L_X22Y99/CLBLM_L_A3 CLBLM_L_X22Y99/CLBLM_M_A5 CLBLM_L_X24Y96/CLBLM_IMUX25 CLBLM_L_X24Y96/CLBLM_L_B5 CLBLM_L_X24Y97/CLBLM_WW2END0 CLBLM_L_X24Y99/CLBLM_NE2A3 CLBLM_L_X26Y95/CLBLM_EL1BEG3 CLBLM_L_X26Y95/CLBLM_IMUX30 CLBLM_L_X26Y95/CLBLM_L_C5 CLBLM_L_X26Y99/CLBLM_IMUX7 CLBLM_L_X26Y99/CLBLM_M_A1 CLBLM_L_X26Y99/CLBLM_SE2A3 INT_L_X22Y97/BYP_ALT5 INT_L_X22Y97/BYP_L5 INT_L_X22Y97/FAN_ALT5 INT_L_X22Y97/FAN_BOUNCE5 INT_L_X22Y97/IMUX_L13 INT_L_X22Y97/IMUX_L3 INT_L_X22Y97/NL1BEG1 INT_L_X22Y97/WR1END2 INT_L_X22Y98/EL1BEG3 INT_L_X22Y98/NL1BEG0 INT_L_X22Y98/NL1END1 INT_L_X22Y98/NL1END_S3_0 INT_L_X22Y99/EL1BEG_N3 INT_L_X22Y99/IMUX_L0 INT_L_X22Y99/IMUX_L8 INT_L_X22Y99/NL1END0 INT_L_X24Y100/NE2A3 INT_L_X24Y96/IMUX_L25 INT_L_X24Y96/NW2END1 INT_L_X24Y97/WW2A0 INT_L_X24Y99/NE2BEG3 INT_L_X24Y99/NE2END3 INT_L_X26Y95/EL1END3 INT_L_X26Y95/IMUX_L30 INT_L_X26Y99/IMUX_L7 INT_L_X26Y99/SE2END3 INT_R_X23Y97/WR1BEG2 INT_R_X23Y97/WW2END0 INT_R_X23Y98/EL1END3 INT_R_X23Y98/IMUX46 INT_R_X23Y98/NE2BEG3 INT_R_X23Y99/NE2A3 INT_R_X25Y100/NE2END3 INT_R_X25Y100/SE2BEG3 INT_R_X25Y95/EL1BEG3 INT_R_X25Y95/LOGIC_OUTS5 INT_R_X25Y95/NL1BEG0 INT_R_X25Y95/NL1END_S3_0 INT_R_X25Y95/NN2BEG1 INT_R_X25Y95/NW2BEG1 INT_R_X25Y96/EL1BEG_N3 INT_R_X25Y96/IMUX16 INT_R_X25Y96/NL1END0 INT_R_X25Y96/NN2A1 INT_R_X25Y96/NW2A1 INT_R_X25Y97/IMUX18 INT_R_X25Y97/NN2END1 INT_R_X25Y97/WW2BEG0 INT_R_X25Y99/SE2A3 VBRK_X60Y101/VBRK_WW2END0 VBRK_X60Y103/VBRK_NE2A3 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y95/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y97/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y97/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y97/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X22Y97/INT_L.WR1END2->>BYP_ALT5 INT_L_X22Y97/INT_L.WR1END2->>FAN_ALT5 INT_L_X22Y97/INT_L.WR1END2->>IMUX_L13 INT_L_X22Y97/INT_L.WR1END2->>NL1BEG1 INT_L_X22Y98/INT_L.NL1END1->>NL1BEG0 INT_L_X22Y99/INT_L.NL1END0->>EL1BEG_N3 INT_L_X22Y99/INT_L.NL1END0->>IMUX_L0 INT_L_X22Y99/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y96/INT_L.NW2END1->>IMUX_L25 INT_L_X24Y99/INT_L.NE2END3->>NE2BEG3 INT_L_X26Y95/INT_L.EL1END3->>IMUX_L30 INT_L_X26Y99/INT_L.SE2END3->>IMUX_L7 INT_R_X23Y97/INT_R.WW2END0->>WR1BEG2 INT_R_X23Y98/INT_R.EL1END3->>IMUX46 INT_R_X23Y98/INT_R.EL1END3->>NE2BEG3 INT_R_X25Y100/INT_R.NE2END3->>SE2BEG3 INT_R_X25Y95/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X25Y95/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X25Y95/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X25Y96/INT_R.NL1END0->>EL1BEG_N3 INT_R_X25Y96/INT_R.NL1END0->>IMUX16 INT_R_X25Y97/INT_R.NN2END1->>IMUX18 INT_R_X25Y97/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

carry2[9] - 
wires: BRKH_INT_X22Y99/BRKH_INT_SE6B0 BRKH_INT_X23Y99/BRKH_INT_SS2A3 CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y100/CLBLL_L_AQ CLBLL_R_X21Y100/CLBLL_SE4BEG0 CLBLL_R_X21Y101/CLBLL_NE2A0 CLBLL_R_X23Y101/CLBLL_EL1BEG3 CLBLL_R_X23Y96/CLBLL_ER1BEG1 CLBLL_R_X23Y98/CLBLL_EE2BEG3 CLBLL_R_X23Y98/CLBLL_IMUX39 CLBLL_R_X23Y98/CLBLL_L_D3 CLBLL_R_X25Y96/CLBLL_IMUX6 CLBLL_R_X25Y96/CLBLL_L_A1 CLBLL_R_X25Y98/CLBLL_IMUX21 CLBLL_R_X25Y98/CLBLL_L_C4 CLBLL_R_X25Y99/CLBLL_IMUX15 CLBLL_R_X25Y99/CLBLL_LL_B1 CLBLM_L_X22Y100/CLBLM_SE4BEG0 CLBLM_L_X22Y101/CLBLM_BYP0 CLBLM_L_X22Y101/CLBLM_IMUX0 CLBLM_L_X22Y101/CLBLM_IMUX4 CLBLM_L_X22Y101/CLBLM_L_A3 CLBLM_L_X22Y101/CLBLM_L_AX CLBLM_L_X22Y101/CLBLM_M_A6 CLBLM_L_X22Y101/CLBLM_NE2A0 CLBLM_L_X24Y101/CLBLM_EL1BEG3 CLBLM_L_X24Y101/CLBLM_IMUX29 CLBLM_L_X24Y101/CLBLM_M_C2 CLBLM_L_X24Y96/CLBLM_ER1BEG1 CLBLM_L_X24Y96/CLBLM_IMUX26 CLBLM_L_X24Y96/CLBLM_L_B4 CLBLM_L_X24Y98/CLBLM_EE2BEG3 INT_L_X22Y100/EL1BEG3 INT_L_X22Y100/NE2END_S3_0 INT_L_X22Y100/SE6A0 INT_L_X22Y101/BYP_ALT0 INT_L_X22Y101/BYP_BOUNCE0 INT_L_X22Y101/BYP_L0 INT_L_X22Y101/EL1BEG_N3 INT_L_X22Y101/IMUX_L0 INT_L_X22Y101/IMUX_L4 INT_L_X22Y101/NE2BEG0 INT_L_X22Y101/NE2END0 INT_L_X22Y102/NE2A0 INT_L_X22Y96/SE6E0 INT_L_X22Y97/SE6D0 INT_L_X22Y98/SE6C0 INT_L_X22Y99/SE6B0 INT_L_X24Y101/EL1END3 INT_L_X24Y101/IMUX_L29 INT_L_X24Y96/ER1BEG2 INT_L_X24Y96/ER1END1 INT_L_X24Y96/IMUX_L26 INT_L_X24Y98/EE2A3 INT_R_X21Y100/LOGIC_OUTS0 INT_R_X21Y100/NE2BEG0 INT_R_X21Y100/SE6BEG0 INT_R_X21Y101/NE2A0 INT_R_X23Y100/EL1END3 INT_R_X23Y100/SS2BEG3 INT_R_X23Y101/EL1BEG3 INT_R_X23Y101/NE2END_S3_0 INT_R_X23Y102/EL1BEG_N3 INT_R_X23Y102/NE2END0 INT_R_X23Y96/ER1BEG1 INT_R_X23Y96/SE6END0 INT_R_X23Y98/EE2BEG3 INT_R_X23Y98/IMUX39 INT_R_X23Y98/SS2END3 INT_R_X23Y99/SS2A3 INT_R_X23Y99/SS2END_N0_3 INT_R_X25Y96/ER1END2 INT_R_X25Y96/IMUX6 INT_R_X25Y98/EE2END3 INT_R_X25Y98/FAN_ALT3 INT_R_X25Y98/FAN_BOUNCE3 INT_R_X25Y98/IMUX21 INT_R_X25Y98/NR1BEG3 INT_R_X25Y99/IMUX15 INT_R_X25Y99/NR1END3 VBRK_X60Y100/VBRK_ER1BEG1 VBRK_X60Y102/VBRK_EE2BEG3 VBRK_X60Y106/VBRK_EL1BEG3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X22Y101/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X22Y101/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y101/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y101/INT_L.BYP_BOUNCE0->>IMUX_L4 INT_L_X22Y101/INT_L.NE2END0->>BYP_ALT0 INT_L_X22Y101/INT_L.NE2END0->>EL1BEG_N3 INT_L_X22Y101/INT_L.NE2END0->>IMUX_L0 INT_L_X22Y101/INT_L.NE2END0->>NE2BEG0 INT_L_X24Y101/INT_L.EL1END3->>IMUX_L29 INT_L_X24Y96/INT_L.ER1END1->>ER1BEG2 INT_L_X24Y96/INT_L.ER1END1->>IMUX_L26 INT_R_X21Y100/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X21Y100/INT_R.LOGIC_OUTS0->>SE6BEG0 INT_R_X23Y100/INT_R.EL1END3->>SS2BEG3 INT_R_X23Y102/INT_R.NE2END0->>EL1BEG_N3 INT_R_X23Y96/INT_R.SE6END0->>ER1BEG1 INT_R_X23Y98/INT_R.SS2END3->>EE2BEG3 INT_R_X23Y98/INT_R.SS2END3->>IMUX39 INT_R_X25Y96/INT_R.ER1END2->>IMUX6 INT_R_X25Y98/INT_R.EE2END3->>FAN_ALT3 INT_R_X25Y98/INT_R.EE2END3->>NR1BEG3 INT_R_X25Y98/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y98/INT_R.FAN_BOUNCE3->>IMUX21 INT_R_X25Y99/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[1]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][1] - 
wires: CLBLL_R_X23Y98/CLBLL_IMUX21 CLBLL_R_X23Y98/CLBLL_L_C4 CLBLL_R_X23Y98/CLBLL_NW2A3 CLBLM_L_X24Y96/CLBLM_IMUX3 CLBLM_L_X24Y96/CLBLM_L_A2 CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y97/CLBLM_L_AQ CLBLM_L_X24Y98/CLBLM_NW2A3 INT_L_X24Y96/IMUX_L3 INT_L_X24Y96/SR1END1 INT_L_X24Y97/LOGIC_OUTS_L0 INT_L_X24Y97/NL1BEG_N3 INT_L_X24Y97/NW2BEG3 INT_L_X24Y97/SR1BEG1 INT_L_X24Y98/NW2A3 INT_R_X23Y98/IMUX21 INT_R_X23Y98/NW2END3 VBRK_X60Y102/VBRK_NW2A3 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X24Y97/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y96/INT_L.SR1END1->>IMUX_L3 INT_L_X24Y97/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X24Y97/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X24Y97/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X23Y98/INT_R.NW2END3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][1] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6D0 CLBLL_R_X23Y98/CLBLL_IMUX23 CLBLL_R_X23Y98/CLBLL_L_C3 CLBLL_R_X23Y99/CLBLL_NW2A0 CLBLL_R_X25Y101/CLBLL_IMUX10 CLBLL_R_X25Y101/CLBLL_L_A4 CLBLL_R_X25Y101/CLBLL_WR1END1 CLBLL_R_X25Y102/CLBLL_IMUX8 CLBLL_R_X25Y102/CLBLL_LL_A5 CLBLL_R_X25Y102/CLBLL_NW2A0 CLBLL_R_X25Y95/CLBLL_EE2A0 CLBLL_R_X25Y95/CLBLL_IMUX43 CLBLL_R_X25Y95/CLBLL_LL_D6 CLBLL_R_X25Y96/CLBLL_IMUX13 CLBLL_R_X25Y96/CLBLL_IMUX29 CLBLL_R_X25Y96/CLBLL_IMUX8 CLBLL_R_X25Y96/CLBLL_LL_A5 CLBLL_R_X25Y96/CLBLL_LL_C2 CLBLL_R_X25Y96/CLBLL_L_B6 CLBLL_R_X25Y96/CLBLL_WL1END2 CLBLL_R_X25Y96/CLBLL_WR1END0 CLBLL_R_X25Y96/CLBLL_WW2A0 CLBLL_R_X25Y97/CLBLL_BYP4 CLBLL_R_X25Y97/CLBLL_EL1BEG3 CLBLL_R_X25Y97/CLBLL_IMUX15 CLBLL_R_X25Y97/CLBLL_LL_B1 CLBLL_R_X25Y97/CLBLL_LL_BX CLBLL_R_X25Y98/CLBLL_NW2A0 CLBLL_R_X27Y101/CLBLL_EE2A0 CLBLL_R_X27Y93/CLBLL_IMUX16 CLBLL_R_X27Y93/CLBLL_L_B3 CLBLL_R_X27Y95/CLBLL_ER1BEG2 CLBLL_R_X27Y96/CLBLL_NE2A3 CLBLL_R_X29Y102/CLBLL_IMUX16 CLBLL_R_X29Y102/CLBLL_L_B3 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y95/CLBLM_L_AQ CLBLM_L_X24Y96/CLBLM_BYP4 CLBLM_L_X24Y96/CLBLM_IMUX1 CLBLM_L_X24Y96/CLBLM_IMUX17 CLBLM_L_X24Y96/CLBLM_IMUX9 CLBLM_L_X24Y96/CLBLM_L_A5 CLBLM_L_X24Y96/CLBLM_M_A3 CLBLM_L_X24Y96/CLBLM_M_B3 CLBLM_L_X24Y96/CLBLM_M_BX CLBLM_L_X24Y98/CLBLM_BYP5 CLBLM_L_X24Y98/CLBLM_IMUX16 CLBLM_L_X24Y98/CLBLM_L_B3 CLBLM_L_X24Y98/CLBLM_L_BX CLBLM_L_X24Y99/CLBLM_NW2A0 CLBLM_L_X26Y101/CLBLM_WR1END1 CLBLM_L_X26Y102/CLBLM_NW2A0 CLBLM_L_X26Y95/CLBLM_EE2A0 CLBLM_L_X26Y95/CLBLM_IMUX21 CLBLM_L_X26Y95/CLBLM_L_C4 CLBLM_L_X26Y96/CLBLM_IMUX25 CLBLM_L_X26Y96/CLBLM_L_B5 CLBLM_L_X26Y96/CLBLM_WL1END2 CLBLM_L_X26Y96/CLBLM_WR1END0 CLBLM_L_X26Y96/CLBLM_WW2A0 CLBLM_L_X26Y97/CLBLM_BYP5 CLBLM_L_X26Y97/CLBLM_EL1BEG3 CLBLM_L_X26Y97/CLBLM_IMUX16 CLBLM_L_X26Y97/CLBLM_L_B3 CLBLM_L_X26Y97/CLBLM_L_BX CLBLM_L_X26Y98/CLBLM_NW2A0 CLBLM_L_X28Y101/CLBLM_EE2A0 CLBLM_L_X28Y95/CLBLM_ER1BEG2 CLBLM_L_X28Y95/CLBLM_IMUX14 CLBLM_L_X28Y95/CLBLM_L_B1 CLBLM_L_X28Y96/CLBLM_IMUX45 CLBLM_L_X28Y96/CLBLM_M_D2 CLBLM_L_X28Y96/CLBLM_NE2A3 INT_L_X24Y95/EE2BEG0 INT_L_X24Y95/ER1BEG1 INT_L_X24Y95/LOGIC_OUTS_L0 INT_L_X24Y95/NR1BEG0 INT_L_X24Y96/BYP_ALT4 INT_L_X24Y96/BYP_L4 INT_L_X24Y96/IMUX_L1 INT_L_X24Y96/IMUX_L17 INT_L_X24Y96/IMUX_L9 INT_L_X24Y96/NN2BEG0 INT_L_X24Y96/NR1END0 INT_L_X24Y96/WW2END0 INT_L_X24Y97/NN2A0 INT_L_X24Y97/NN2END_S2_0 INT_L_X24Y98/BYP_ALT5 INT_L_X24Y98/BYP_L5 INT_L_X24Y98/FAN_ALT5 INT_L_X24Y98/FAN_BOUNCE5 INT_L_X24Y98/IMUX_L16 INT_L_X24Y98/NL1BEG_N3 INT_L_X24Y98/NN2END0 INT_L_X24Y98/NW2BEG0 INT_L_X24Y99/NW2A0 INT_L_X26Y100/NN6E0 INT_L_X26Y100/NN6END_S1_0 INT_L_X26Y101/EE2BEG0 INT_L_X26Y101/NN6END0 INT_L_X26Y101/NW2BEG0 INT_L_X26Y101/WR1BEG1 INT_L_X26Y102/NW2A0 INT_L_X26Y95/EE2END0 INT_L_X26Y95/ER1BEG1 INT_L_X26Y95/IMUX_L21 INT_L_X26Y95/NN2BEG0 INT_L_X26Y95/NN6BEG0 INT_L_X26Y95/SE2A3 INT_L_X26Y95/WL1END2 INT_L_X26Y95/WR1BEG_S0 INT_L_X26Y96/IMUX_L25 INT_L_X26Y96/NN2A0 INT_L_X26Y96/NN2END_S2_0 INT_L_X26Y96/NN6A0 INT_L_X26Y96/SE2BEG3 INT_L_X26Y96/SL1END3 INT_L_X26Y96/SR1BEG_S0 INT_L_X26Y96/WL1BEG2 INT_L_X26Y96/WR1BEG0 INT_L_X26Y96/WW2BEG0 INT_L_X26Y97/BYP_ALT5 INT_L_X26Y97/BYP_L5 INT_L_X26Y97/EL1END3 INT_L_X26Y97/FAN_ALT3 INT_L_X26Y97/FAN_BOUNCE3 INT_L_X26Y97/IMUX_L16 INT_L_X26Y97/NN2END0 INT_L_X26Y97/NN6B0 INT_L_X26Y97/NW2BEG0 INT_L_X26Y97/SL1BEG3 INT_L_X26Y98/NN6C0 INT_L_X26Y98/NW2A0 INT_L_X26Y99/NN6D0 INT_L_X28Y101/EE2END0 INT_L_X28Y101/NE2BEG0 INT_L_X28Y102/NE2A0 INT_L_X28Y95/ER1END2 INT_L_X28Y95/IMUX_L14 INT_L_X28Y96/IMUX_L45 INT_L_X28Y96/NE2END3 INT_R_X23Y98/IMUX23 INT_R_X23Y98/NW2END_S0_0 INT_R_X23Y99/NW2END0 INT_R_X25Y101/IMUX10 INT_R_X25Y101/NW2END_S0_0 INT_R_X25Y101/WR1END1 INT_R_X25Y102/IMUX8 INT_R_X25Y102/NW2END0 INT_R_X25Y95/EE2A0 INT_R_X25Y95/ER1END1 INT_R_X25Y95/IMUX43 INT_R_X25Y95/WR1END_S1_0 INT_R_X25Y96/IMUX13 INT_R_X25Y96/IMUX29 INT_R_X25Y96/IMUX8 INT_R_X25Y96/WL1END2 INT_R_X25Y96/WR1END0 INT_R_X25Y96/WW2A0 INT_R_X25Y97/BYP4 INT_R_X25Y97/BYP_ALT4 INT_R_X25Y97/EL1BEG3 INT_R_X25Y97/IMUX15 INT_R_X25Y97/NW2END_S0_0 INT_R_X25Y97/SR1BEG_S0 INT_R_X25Y98/EL1BEG_N3 INT_R_X25Y98/NW2END0 INT_R_X27Y101/EE2A0 INT_R_X27Y93/FAN_ALT7 INT_R_X27Y93/FAN_BOUNCE7 INT_R_X27Y93/IMUX16 INT_R_X27Y93/SS2END1 INT_R_X27Y94/SS2A1 INT_R_X27Y95/ER1BEG2 INT_R_X27Y95/ER1END1 INT_R_X27Y95/NE2BEG3 INT_R_X27Y95/SE2END3 INT_R_X27Y95/SS2BEG1 INT_R_X27Y95/WL1BEG2 INT_R_X27Y96/NE2A3 INT_R_X29Y101/NE2END_S3_0 INT_R_X29Y102/IMUX16 INT_R_X29Y102/NE2END0 VBRK_X60Y103/VBRK_NW2A0 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y101/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y97/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y96/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y98/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X24Y95/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X24Y95/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X24Y95/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X24Y96/INT_L.BYP_ALT4->>BYP_L4 INT_L_X24Y96/INT_L.NR1END0->>IMUX_L1 INT_L_X24Y96/INT_L.NR1END0->>IMUX_L17 INT_L_X24Y96/INT_L.NR1END0->>IMUX_L9 INT_L_X24Y96/INT_L.NR1END0->>NN2BEG0 INT_L_X24Y96/INT_L.WW2END0->>BYP_ALT4 INT_L_X24Y98/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y98/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y98/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X24Y98/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X24Y98/INT_L.NN2END0->>IMUX_L16 INT_L_X24Y98/INT_L.NN2END0->>NL1BEG_N3 INT_L_X24Y98/INT_L.NN2END0->>NW2BEG0 INT_L_X26Y101/INT_L.NN6END0->>EE2BEG0 INT_L_X26Y101/INT_L.NN6END0->>NW2BEG0 INT_L_X26Y101/INT_L.NN6END0->>WR1BEG1 INT_L_X26Y95/INT_L.EE2END0->>ER1BEG1 INT_L_X26Y95/INT_L.EE2END0->>NN2BEG0 INT_L_X26Y95/INT_L.EE2END0->>NN6BEG0 INT_L_X26Y95/INT_L.WL1END2->>IMUX_L21 INT_L_X26Y95/INT_L.WL1END2->>WR1BEG_S0 INT_L_X26Y96/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X26Y96/INT_L.SL1END3->>SE2BEG3 INT_L_X26Y96/INT_L.SL1END3->>WL1BEG2 INT_L_X26Y96/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X26Y96/INT_L.SR1BEG_S0->>WW2BEG0 INT_L_X26Y97/INT_L.BYP_ALT5->>BYP_L5 INT_L_X26Y97/INT_L.EL1END3->>FAN_ALT3 INT_L_X26Y97/INT_L.EL1END3->>SL1BEG3 INT_L_X26Y97/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y97/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X26Y97/INT_L.NN2END0->>IMUX_L16 INT_L_X26Y97/INT_L.NN2END0->>NW2BEG0 INT_L_X28Y101/INT_L.EE2END0->>NE2BEG0 INT_L_X28Y95/INT_L.ER1END2->>IMUX_L14 INT_L_X28Y96/INT_L.NE2END3->>IMUX_L45 INT_R_X23Y98/INT_R.NW2END_S0_0->>IMUX23 INT_R_X25Y101/INT_R.WR1END1->>IMUX10 INT_R_X25Y102/INT_R.NW2END0->>IMUX8 INT_R_X25Y95/INT_R.ER1END1->>IMUX43 INT_R_X25Y96/INT_R.WL1END2->>IMUX13 INT_R_X25Y96/INT_R.WL1END2->>IMUX29 INT_R_X25Y96/INT_R.WR1END0->>IMUX8 INT_R_X25Y97/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y97/INT_R.NW2END_S0_0->>IMUX15 INT_R_X25Y97/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X25Y97/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X25Y98/INT_R.NW2END0->>EL1BEG_N3 INT_R_X27Y93/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X27Y93/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X27Y93/INT_R.SS2END1->>FAN_ALT7 INT_R_X27Y95/INT_R.ER1END1->>ER1BEG2 INT_R_X27Y95/INT_R.ER1END1->>SS2BEG1 INT_R_X27Y95/INT_R.SE2END3->>NE2BEG3 INT_R_X27Y95/INT_R.SE2END3->>WL1BEG2 INT_R_X29Y102/INT_R.NE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

carry3[9] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SE2A1 BRKH_INT_X24Y99/BRKH_INT_SW2A1 BRKH_INT_X27Y99/BRKH_INT_SW2A0 BRKH_INT_X29Y99/BRKH_INT_SE6C0 CLBLL_R_X23Y103/CLBLL_IMUX11 CLBLL_R_X23Y103/CLBLL_LL_A4 CLBLL_R_X23Y103/CLBLL_WR1END1 CLBLL_R_X23Y98/CLBLL_IMUX30 CLBLL_R_X23Y98/CLBLL_L_C5 CLBLL_R_X23Y99/CLBLL_SW2A1 CLBLL_R_X25Y101/CLBLL_WW2A0 CLBLL_R_X25Y103/CLBLL_EE4A0 CLBLL_R_X25Y103/CLBLL_IMUX5 CLBLL_R_X25Y103/CLBLL_L_A6 CLBLL_R_X25Y104/CLBLL_BYP1 CLBLL_R_X25Y104/CLBLL_IMUX1 CLBLL_R_X25Y104/CLBLL_LL_A3 CLBLL_R_X25Y104/CLBLL_LL_AX CLBLL_R_X25Y97/CLBLL_IMUX14 CLBLL_R_X25Y97/CLBLL_L_B1 CLBLL_R_X25Y98/CLBLL_IMUX34 CLBLL_R_X25Y98/CLBLL_L_C6 CLBLL_R_X25Y99/CLBLL_BYP4 CLBLL_R_X25Y99/CLBLL_ER1BEG2 CLBLL_R_X25Y99/CLBLL_IMUX18 CLBLL_R_X25Y99/CLBLL_LL_B2 CLBLL_R_X25Y99/CLBLL_LL_BX CLBLL_R_X27Y100/CLBLL_IMUX31 CLBLL_R_X27Y100/CLBLL_IMUX47 CLBLL_R_X27Y100/CLBLL_LL_C5 CLBLL_R_X27Y100/CLBLL_LL_D5 CLBLL_R_X27Y100/CLBLL_SW2A0 CLBLL_R_X27Y100/CLBLL_WL1END3 CLBLL_R_X27Y103/CLBLL_EE4C0 CLBLL_R_X29Y103/CLBLL_IMUX30 CLBLL_R_X29Y103/CLBLL_L_C5 CLBLL_R_X29Y96/CLBLL_IMUX46 CLBLL_R_X29Y96/CLBLL_L_D5 CLBLL_R_X29Y96/CLBLL_WL1END3 CLBLL_R_X29Y97/CLBLL_SE4C0 CLBLM_L_X24Y100/CLBLM_BYP5 CLBLM_L_X24Y100/CLBLM_IMUX19 CLBLM_L_X24Y100/CLBLM_L_B2 CLBLM_L_X24Y100/CLBLM_L_BX CLBLM_L_X24Y101/CLBLM_IMUX2 CLBLM_L_X24Y101/CLBLM_IMUX35 CLBLM_L_X24Y101/CLBLM_M_A2 CLBLM_L_X24Y101/CLBLM_M_C6 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y103/CLBLM_L_AQ CLBLM_L_X24Y103/CLBLM_WR1END1 CLBLM_L_X24Y96/CLBLM_IMUX5 CLBLM_L_X24Y96/CLBLM_L_A6 CLBLM_L_X24Y99/CLBLM_SW2A1 CLBLM_L_X26Y100/CLBLM_IMUX28 CLBLM_L_X26Y100/CLBLM_M_C4 CLBLM_L_X26Y101/CLBLM_WW2A0 CLBLM_L_X26Y103/CLBLM_EE4A0 CLBLM_L_X26Y99/CLBLM_BYP5 CLBLM_L_X26Y99/CLBLM_ER1BEG2 CLBLM_L_X26Y99/CLBLM_IMUX25 CLBLM_L_X26Y99/CLBLM_L_B5 CLBLM_L_X26Y99/CLBLM_L_BX CLBLM_L_X28Y100/CLBLM_SW2A0 CLBLM_L_X28Y100/CLBLM_WL1END3 CLBLM_L_X28Y103/CLBLM_EE4C0 CLBLM_L_X30Y96/CLBLM_WL1END3 CLBLM_L_X30Y97/CLBLM_SE4C0 INT_L_X24Y100/BYP_ALT5 INT_L_X24Y100/BYP_L5 INT_L_X24Y100/IMUX_L19 INT_L_X24Y100/SE2BEG1 INT_L_X24Y100/SR1END1 INT_L_X24Y100/SW2BEG1 INT_L_X24Y101/BYP_ALT1 INT_L_X24Y101/BYP_BOUNCE1 INT_L_X24Y101/IMUX_L2 INT_L_X24Y101/IMUX_L35 INT_L_X24Y101/SR1BEG1 INT_L_X24Y101/WW2END0 INT_L_X24Y103/EE4BEG0 INT_L_X24Y103/LOGIC_OUTS_L0 INT_L_X24Y103/NE2BEG0 INT_L_X24Y103/WR1BEG1 INT_L_X24Y104/NE2A0 INT_L_X24Y96/IMUX_L5 INT_L_X24Y96/SW2END2 INT_L_X24Y99/SE2A1 INT_L_X24Y99/SW2A1 INT_L_X26Y100/IMUX_L28 INT_L_X26Y100/WL1END2 INT_L_X26Y101/WR1END1 INT_L_X26Y101/WW2BEG0 INT_L_X26Y103/EE4B0 INT_L_X26Y99/BYP_ALT5 INT_L_X26Y99/BYP_L5 INT_L_X26Y99/ER1END2 INT_L_X26Y99/FAN_ALT5 INT_L_X26Y99/FAN_BOUNCE5 INT_L_X26Y99/IMUX_L25 INT_L_X26Y99/SW2END0 INT_L_X28Y100/SW2A0 INT_L_X28Y100/WL1BEG3 INT_L_X28Y101/SE6BEG0 INT_L_X28Y101/SS2END0 INT_L_X28Y101/SW2BEG0 INT_L_X28Y101/WL1BEG_N3 INT_L_X28Y102/EL1BEG3 INT_L_X28Y102/SS2A0 INT_L_X28Y103/EE4END0 INT_L_X28Y103/EL1BEG_N3 INT_L_X28Y103/SS2BEG0 INT_L_X30Y96/WL1BEG3 INT_L_X30Y97/SE6END0 INT_L_X30Y97/WL1BEG_N3 INT_R_X23Y103/IMUX11 INT_R_X23Y103/WR1END1 INT_R_X23Y98/IMUX30 INT_R_X23Y98/SR1END2 INT_R_X23Y99/SR1BEG2 INT_R_X23Y99/SW2END1 INT_R_X25Y101/WW2A0 INT_R_X25Y103/EE4A0 INT_R_X25Y103/FAN_BOUNCE_S3_4 INT_R_X25Y103/IMUX5 INT_R_X25Y103/NE2END_S3_0 INT_R_X25Y104/BYP1 INT_R_X25Y104/BYP_ALT1 INT_R_X25Y104/FAN_ALT4 INT_R_X25Y104/FAN_ALT5 INT_R_X25Y104/FAN_BOUNCE4 INT_R_X25Y104/FAN_BOUNCE5 INT_R_X25Y104/IMUX1 INT_R_X25Y104/NE2END0 INT_R_X25Y104/NL1BEG_N3 INT_R_X25Y96/SW2A2 INT_R_X25Y97/IMUX14 INT_R_X25Y97/SR1END2 INT_R_X25Y97/SW2BEG2 INT_R_X25Y98/IMUX34 INT_R_X25Y98/SL1END1 INT_R_X25Y98/SR1BEG2 INT_R_X25Y99/BYP4 INT_R_X25Y99/BYP_ALT4 INT_R_X25Y99/ER1BEG2 INT_R_X25Y99/IMUX18 INT_R_X25Y99/SE2END1 INT_R_X25Y99/SL1BEG1 INT_R_X27Y100/IMUX31 INT_R_X27Y100/IMUX47 INT_R_X27Y100/SW2BEG0 INT_R_X27Y100/SW2END0 INT_R_X27Y100/WL1BEG2 INT_R_X27Y100/WL1END3 INT_R_X27Y101/WL1END_N1_3 INT_R_X27Y101/WR1BEG1 INT_R_X27Y103/EE4C0 INT_R_X27Y99/SW2A0 INT_R_X29Y100/SE6B0 INT_R_X29Y101/SE6A0 INT_R_X29Y102/EL1END3 INT_R_X29Y102/NR1BEG3 INT_R_X29Y103/IMUX30 INT_R_X29Y103/NR1END3 INT_R_X29Y96/IMUX46 INT_R_X29Y96/WL1END3 INT_R_X29Y97/SE6E0 INT_R_X29Y97/WL1END_N1_3 INT_R_X29Y98/SE6D0 INT_R_X29Y99/SE6C0 VBRK_X60Y103/VBRK_SW2A1 VBRK_X60Y108/VBRK_WR1END1 VBRK_X73Y100/VBRK_WL1END3 VBRK_X73Y101/VBRK_SE4C0 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y104/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y99/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X24Y100/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X24Y100/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y100/INT_L.SR1END1->>BYP_ALT5 INT_L_X24Y100/INT_L.SR1END1->>IMUX_L19 INT_L_X24Y100/INT_L.SR1END1->>SE2BEG1 INT_L_X24Y100/INT_L.SR1END1->>SW2BEG1 INT_L_X24Y101/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y101/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X24Y101/INT_L.WW2END0->>BYP_ALT1 INT_L_X24Y101/INT_L.WW2END0->>IMUX_L2 INT_L_X24Y101/INT_L.WW2END0->>SR1BEG1 INT_L_X24Y103/INT_L.LOGIC_OUTS_L0->>EE4BEG0 INT_L_X24Y103/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X24Y103/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X24Y96/INT_L.SW2END2->>IMUX_L5 INT_L_X26Y100/INT_L.WL1END2->>IMUX_L28 INT_L_X26Y101/INT_L.WR1END1->>WW2BEG0 INT_L_X26Y99/INT_L.BYP_ALT5->>BYP_L5 INT_L_X26Y99/INT_L.ER1END2->>FAN_ALT5 INT_L_X26Y99/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y99/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X26Y99/INT_L.SW2END0->>IMUX_L25 INT_L_X28Y101/INT_L.SS2END0->>SE6BEG0 INT_L_X28Y101/INT_L.SS2END0->>SW2BEG0 INT_L_X28Y101/INT_L.SS2END0->>WL1BEG_N3 INT_L_X28Y103/INT_L.EE4END0->>EL1BEG_N3 INT_L_X28Y103/INT_L.EE4END0->>SS2BEG0 INT_L_X30Y97/INT_L.SE6END0->>WL1BEG_N3 INT_R_X23Y103/INT_R.WR1END1->>IMUX11 INT_R_X23Y98/INT_R.SR1END2->>IMUX30 INT_R_X23Y99/INT_R.SW2END1->>SR1BEG2 INT_R_X25Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X25Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X25Y104/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y104/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X25Y104/INT_R.NE2END0->>FAN_ALT4 INT_R_X25Y104/INT_R.NE2END0->>IMUX1 INT_R_X25Y104/INT_R.NE2END0->>NL1BEG_N3 INT_R_X25Y104/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X25Y97/INT_R.SR1END2->>IMUX14 INT_R_X25Y97/INT_R.SR1END2->>SW2BEG2 INT_R_X25Y98/INT_R.SL1END1->>IMUX34 INT_R_X25Y98/INT_R.SL1END1->>SR1BEG2 INT_R_X25Y99/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y99/INT_R.SE2END1->>BYP_ALT4 INT_R_X25Y99/INT_R.SE2END1->>ER1BEG2 INT_R_X25Y99/INT_R.SE2END1->>IMUX18 INT_R_X25Y99/INT_R.SE2END1->>SL1BEG1 INT_R_X27Y100/INT_R.SW2END0->>SW2BEG0 INT_R_X27Y100/INT_R.WL1END3->>IMUX31 INT_R_X27Y100/INT_R.WL1END3->>IMUX47 INT_R_X27Y100/INT_R.WL1END3->>WL1BEG2 INT_R_X27Y101/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X29Y102/INT_R.EL1END3->>NR1BEG3 INT_R_X29Y103/INT_R.NR1END3->>IMUX30 INT_R_X29Y96/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][2] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2A3 CLBLL_R_X19Y101/CLBLL_IMUX1 CLBLL_R_X19Y101/CLBLL_LL_A3 CLBLL_R_X19Y102/CLBLL_IMUX25 CLBLL_R_X19Y102/CLBLL_IMUX39 CLBLL_R_X19Y102/CLBLL_IMUX7 CLBLL_R_X19Y102/CLBLL_LL_A1 CLBLL_R_X19Y102/CLBLL_L_B5 CLBLL_R_X19Y102/CLBLL_L_D3 CLBLL_R_X19Y103/CLBLL_NW2A0 CLBLL_R_X21Y100/CLBLL_IMUX22 CLBLL_R_X21Y100/CLBLL_LL_C3 CLBLL_R_X21Y103/CLBLL_EE4BEG0 CLBLL_R_X21Y103/CLBLL_IMUX8 CLBLL_R_X21Y103/CLBLL_LL_A5 CLBLL_R_X21Y93/CLBLL_WW2A2 CLBLL_R_X21Y96/CLBLL_SE2A3 CLBLL_R_X21Y97/CLBLL_IMUX23 CLBLL_R_X21Y97/CLBLL_L_C3 CLBLL_R_X23Y103/CLBLL_EE4B0 CLBLL_R_X23Y93/CLBLL_IMUX39 CLBLL_R_X23Y93/CLBLL_L_D3 CLBLL_R_X23Y95/CLBLL_IMUX6 CLBLL_R_X23Y95/CLBLL_L_A1 CLBLL_R_X23Y96/CLBLL_IMUX35 CLBLL_R_X23Y96/CLBLL_IMUX4 CLBLL_R_X23Y96/CLBLL_LL_A6 CLBLL_R_X23Y96/CLBLL_LL_C6 CLBLL_R_X25Y102/CLBLL_EL1BEG3 CLBLM_L_X20Y102/CLBLM_IMUX0 CLBLM_L_X20Y102/CLBLM_IMUX32 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y102/CLBLM_L_A3 CLBLM_L_X20Y102/CLBLM_L_AQ CLBLM_L_X20Y102/CLBLM_M_C1 CLBLM_L_X20Y103/CLBLM_NW2A0 CLBLM_L_X20Y93/CLBLM_IMUX30 CLBLM_L_X20Y93/CLBLM_L_C5 CLBLM_L_X22Y103/CLBLM_EE4BEG0 CLBLM_L_X22Y93/CLBLM_WW2A2 CLBLM_L_X22Y96/CLBLM_IMUX6 CLBLM_L_X22Y96/CLBLM_L_A1 CLBLM_L_X22Y96/CLBLM_SE2A3 CLBLM_L_X24Y103/CLBLM_EE4B0 CLBLM_L_X26Y102/CLBLM_EL1BEG3 CLBLM_L_X26Y102/CLBLM_IMUX22 CLBLM_L_X26Y102/CLBLM_M_C3 INT_L_X20Y101/EL1BEG3 INT_L_X20Y102/EL1BEG_N3 INT_L_X20Y102/IMUX_L0 INT_L_X20Y102/IMUX_L32 INT_L_X20Y102/LOGIC_OUTS_L0 INT_L_X20Y102/NE2BEG0 INT_L_X20Y102/NW2BEG0 INT_L_X20Y103/NE2A0 INT_L_X20Y103/NW2A0 INT_L_X20Y93/IMUX_L30 INT_L_X20Y93/WW2END2 INT_L_X22Y103/EE4A0 INT_L_X22Y93/WL1END2 INT_L_X22Y93/WW2BEG2 INT_L_X22Y95/SE2A3 INT_L_X22Y96/EL1BEG2 INT_L_X22Y96/IMUX_L6 INT_L_X22Y96/SE2BEG3 INT_L_X22Y96/SE2END3 INT_L_X24Y103/EE4C0 INT_L_X26Y102/EL1END3 INT_L_X26Y102/IMUX_L22 INT_R_X19Y101/IMUX1 INT_R_X19Y101/SL1END0 INT_R_X19Y102/IMUX25 INT_R_X19Y102/IMUX39 INT_R_X19Y102/IMUX7 INT_R_X19Y102/NW2END_S0_0 INT_R_X19Y102/SL1BEG0 INT_R_X19Y102/SR1BEG_S0 INT_R_X19Y103/NW2END0 INT_R_X21Y100/IMUX22 INT_R_X21Y100/SL1END3 INT_R_X21Y100/SS2BEG3 INT_R_X21Y101/EL1END3 INT_R_X21Y101/SL1BEG3 INT_R_X21Y102/NE2END_S3_0 INT_R_X21Y103/EE4BEG0 INT_R_X21Y103/IMUX8 INT_R_X21Y103/NE2END0 INT_R_X21Y93/WW2A2 INT_R_X21Y96/SE2A3 INT_R_X21Y97/IMUX23 INT_R_X21Y97/SE2BEG3 INT_R_X21Y97/SL1END3 INT_R_X21Y98/SL1BEG3 INT_R_X21Y98/SS2END3 INT_R_X21Y99/SS2A3 INT_R_X21Y99/SS2END_N0_3 INT_R_X23Y103/EE4B0 INT_R_X23Y93/IMUX39 INT_R_X23Y93/SS2END3 INT_R_X23Y93/WL1BEG2 INT_R_X23Y94/SS2A3 INT_R_X23Y94/SS2END_N0_3 INT_R_X23Y95/IMUX6 INT_R_X23Y95/SE2END3 INT_R_X23Y95/SS2BEG3 INT_R_X23Y96/EL1END2 INT_R_X23Y96/IMUX35 INT_R_X23Y96/IMUX4 INT_R_X25Y102/EL1BEG3 INT_R_X25Y103/EE4END0 INT_R_X25Y103/EL1BEG_N3 VBRK_X60Y108/VBRK_EE4B0 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X20Y102/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X20Y102/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X20Y102/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X20Y102/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X20Y102/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X20Y93/INT_L.WW2END2->>IMUX_L30 INT_L_X22Y93/INT_L.WL1END2->>WW2BEG2 INT_L_X22Y96/INT_L.SE2END3->>EL1BEG2 INT_L_X22Y96/INT_L.SE2END3->>IMUX_L6 INT_L_X22Y96/INT_L.SE2END3->>SE2BEG3 INT_L_X26Y102/INT_L.EL1END3->>IMUX_L22 INT_R_X19Y101/INT_R.SL1END0->>IMUX1 INT_R_X19Y102/INT_R.NW2END_S0_0->>IMUX39 INT_R_X19Y102/INT_R.NW2END_S0_0->>IMUX7 INT_R_X19Y102/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X19Y102/INT_R.SR1BEG_S0->>IMUX25 INT_R_X19Y102/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X21Y100/INT_R.SL1END3->>IMUX22 INT_R_X21Y100/INT_R.SL1END3->>SS2BEG3 INT_R_X21Y101/INT_R.EL1END3->>SL1BEG3 INT_R_X21Y103/INT_R.NE2END0->>EE4BEG0 INT_R_X21Y103/INT_R.NE2END0->>IMUX8 INT_R_X21Y97/INT_R.SL1END3->>IMUX23 INT_R_X21Y97/INT_R.SL1END3->>SE2BEG3 INT_R_X21Y98/INT_R.SS2END3->>SL1BEG3 INT_R_X23Y93/INT_R.SS2END3->>IMUX39 INT_R_X23Y93/INT_R.SS2END3->>WL1BEG2 INT_R_X23Y95/INT_R.SE2END3->>IMUX6 INT_R_X23Y95/INT_R.SE2END3->>SS2BEG3 INT_R_X23Y96/INT_R.EL1END2->>IMUX35 INT_R_X23Y96/INT_R.EL1END2->>IMUX4 INT_R_X25Y103/INT_R.EE4END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

aluopra_reg[2]_i_2_n_0 - 
wires: CLBLL_R_X23Y96/CLBLL_IMUX28 CLBLL_R_X23Y96/CLBLL_LL_AMUX CLBLL_R_X23Y96/CLBLL_LL_C4 CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS20 INT_R_X23Y96/IMUX28 INT_R_X23Y96/LOGIC_OUTS20 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y96/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X23Y96/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[2]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][2] - 
wires: BRKH_INT_X26Y99/BRKH_INT_ER1END3 CLBLL_R_X23Y94/CLBLL_IMUX31 CLBLL_R_X23Y94/CLBLL_LL_C5 CLBLL_R_X23Y95/CLBLL_NW2A0 CLBLL_R_X23Y96/CLBLL_BYP2 CLBLL_R_X23Y96/CLBLL_IMUX19 CLBLL_R_X23Y96/CLBLL_IMUX20 CLBLL_R_X23Y96/CLBLL_IMUX27 CLBLL_R_X23Y96/CLBLL_LL_B4 CLBLL_R_X23Y96/CLBLL_L_B2 CLBLL_R_X23Y96/CLBLL_L_C2 CLBLL_R_X23Y96/CLBLL_L_CX CLBLL_R_X23Y98/CLBLL_NE2A2 CLBLL_R_X23Y99/CLBLL_BYP4 CLBLL_R_X23Y99/CLBLL_EE2BEG2 CLBLL_R_X23Y99/CLBLL_IMUX12 CLBLL_R_X23Y99/CLBLL_IMUX13 CLBLL_R_X23Y99/CLBLL_LL_B6 CLBLL_R_X23Y99/CLBLL_LL_BX CLBLL_R_X23Y99/CLBLL_L_B6 CLBLL_R_X25Y93/CLBLL_ER1BEG0 CLBLL_R_X25Y93/CLBLL_IMUX31 CLBLL_R_X25Y93/CLBLL_LL_C5 CLBLL_R_X25Y99/CLBLL_ER1BEG3 CLBLM_L_X22Y96/CLBLM_IMUX14 CLBLM_L_X22Y96/CLBLM_L_B1 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y94/CLBLM_M_AQ CLBLM_L_X24Y95/CLBLM_NW2A0 CLBLM_L_X24Y98/CLBLM_IMUX21 CLBLM_L_X24Y98/CLBLM_L_C4 CLBLM_L_X24Y98/CLBLM_NE2A2 CLBLM_L_X24Y99/CLBLM_EE2BEG2 CLBLM_L_X26Y100/CLBLM_IMUX8 CLBLM_L_X26Y100/CLBLM_M_A5 CLBLM_L_X26Y93/CLBLM_ER1BEG0 CLBLM_L_X26Y93/CLBLM_IMUX10 CLBLM_L_X26Y93/CLBLM_L_A4 CLBLM_L_X26Y99/CLBLM_ER1BEG3 INT_L_X22Y96/IMUX_L14 INT_L_X22Y96/NW2END3 INT_L_X24Y93/EL1BEG3 INT_L_X24Y94/EL1BEG_N3 INT_L_X24Y94/LOGIC_OUTS_L4 INT_L_X24Y94/NW2BEG0 INT_L_X24Y95/NW2A0 INT_L_X24Y98/IMUX_L21 INT_L_X24Y98/NE2END2 INT_L_X24Y99/EE2A2 INT_L_X26Y100/ER1END_N3_3 INT_L_X26Y100/IMUX_L8 INT_L_X26Y93/ER1END0 INT_L_X26Y93/IMUX_L10 INT_L_X26Y99/ER1END3 INT_R_X23Y94/IMUX31 INT_R_X23Y94/NW2END_S0_0 INT_R_X23Y95/NL1BEG2 INT_R_X23Y95/NL1BEG_N3 INT_R_X23Y95/NW2BEG3 INT_R_X23Y95/NW2END0 INT_R_X23Y96/BYP2 INT_R_X23Y96/BYP_ALT2 INT_R_X23Y96/IMUX19 INT_R_X23Y96/IMUX20 INT_R_X23Y96/IMUX27 INT_R_X23Y96/NL1END2 INT_R_X23Y96/NR1BEG2 INT_R_X23Y96/NW2A3 INT_R_X23Y97/NE2BEG2 INT_R_X23Y97/NN2BEG2 INT_R_X23Y97/NR1END2 INT_R_X23Y98/NE2A2 INT_R_X23Y98/NN2A2 INT_R_X23Y99/BYP4 INT_R_X23Y99/BYP_ALT4 INT_R_X23Y99/EE2BEG2 INT_R_X23Y99/FAN_ALT7 INT_R_X23Y99/FAN_BOUNCE7 INT_R_X23Y99/IMUX12 INT_R_X23Y99/IMUX13 INT_R_X23Y99/NN2END2 INT_R_X25Y92/ER1BEG_S0 INT_R_X25Y92/SL1END3 INT_R_X25Y93/BYP_ALT3 INT_R_X25Y93/BYP_BOUNCE3 INT_R_X25Y93/EL1END3 INT_R_X25Y93/ER1BEG0 INT_R_X25Y93/IMUX31 INT_R_X25Y93/SL1BEG3 INT_R_X25Y94/BYP_BOUNCE_N3_3 INT_R_X25Y99/EE2END2 INT_R_X25Y99/ER1BEG3 VBRK_X60Y102/VBRK_NE2A2 VBRK_X60Y103/VBRK_EE2BEG2 VBRK_X60Y99/VBRK_NW2A0 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y96/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y99/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y96/INT_L.NW2END3->>IMUX_L14 INT_L_X24Y94/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X24Y94/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X24Y98/INT_L.NE2END2->>IMUX_L21 INT_L_X26Y100/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X26Y93/INT_L.ER1END0->>IMUX_L10 INT_R_X23Y94/INT_R.NW2END_S0_0->>IMUX31 INT_R_X23Y95/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X23Y95/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X23Y95/INT_R.NW2END0->>NL1BEG_N3 INT_R_X23Y96/INT_R.BYP_ALT2->>BYP2 INT_R_X23Y96/INT_R.NL1END2->>BYP_ALT2 INT_R_X23Y96/INT_R.NL1END2->>IMUX19 INT_R_X23Y96/INT_R.NL1END2->>IMUX20 INT_R_X23Y96/INT_R.NL1END2->>IMUX27 INT_R_X23Y96/INT_R.NL1END2->>NR1BEG2 INT_R_X23Y97/INT_R.NR1END2->>NE2BEG2 INT_R_X23Y97/INT_R.NR1END2->>NN2BEG2 INT_R_X23Y99/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y99/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y99/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X23Y99/INT_R.NN2END2->>EE2BEG2 INT_R_X23Y99/INT_R.NN2END2->>FAN_ALT7 INT_R_X23Y99/INT_R.NN2END2->>IMUX12 INT_R_X23Y99/INT_R.NN2END2->>IMUX13 INT_R_X25Y92/INT_R.SL1END3->>ER1BEG_S0 INT_R_X25Y93/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y93/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X25Y93/INT_R.EL1END3->>BYP_ALT3 INT_R_X25Y93/INT_R.EL1END3->>SL1BEG3 INT_R_X25Y99/INT_R.EE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

carry20_in[10] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SS6D0 CLBLL_R_X23Y100/CLBLL_SE2A1 CLBLL_R_X23Y101/CLBLL_BYP4 CLBLL_R_X23Y101/CLBLL_IMUX13 CLBLL_R_X23Y101/CLBLL_IMUX17 CLBLL_R_X23Y101/CLBLL_LL_B3 CLBLL_R_X23Y101/CLBLL_LL_BX CLBLL_R_X23Y101/CLBLL_L_B6 CLBLL_R_X23Y102/CLBLL_SW2A0 CLBLL_R_X23Y96/CLBLL_IMUX18 CLBLL_R_X23Y96/CLBLL_LL_B2 CLBLL_R_X23Y96/CLBLL_SW2A0 CLBLL_R_X25Y102/CLBLL_EL1BEG2 CLBLL_R_X25Y97/CLBLL_EE2A0 CLBLM_L_X22Y96/CLBLM_IMUX16 CLBLM_L_X22Y96/CLBLM_L_B3 CLBLM_L_X24Y100/CLBLM_IMUX34 CLBLM_L_X24Y100/CLBLM_L_C6 CLBLM_L_X24Y100/CLBLM_SE2A1 CLBLM_L_X24Y102/CLBLM_SW2A0 CLBLM_L_X24Y103/CLBLM_IMUX45 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y103/CLBLM_M_AQ CLBLM_L_X24Y103/CLBLM_M_D2 CLBLM_L_X24Y96/CLBLM_SW2A0 CLBLM_L_X26Y102/CLBLM_EL1BEG2 CLBLM_L_X26Y102/CLBLM_IMUX35 CLBLM_L_X26Y102/CLBLM_M_C6 CLBLM_L_X26Y97/CLBLM_EE2A0 CLBLM_L_X26Y99/CLBLM_IMUX17 CLBLM_L_X26Y99/CLBLM_IMUX8 CLBLM_L_X26Y99/CLBLM_M_A5 CLBLM_L_X26Y99/CLBLM_M_B3 INT_L_X22Y101/ER1BEG1 INT_L_X22Y101/SW2END0 INT_L_X22Y95/WL1END3 INT_L_X22Y96/IMUX_L16 INT_L_X22Y96/WL1END_N1_3 INT_L_X24Y100/IMUX_L34 INT_L_X24Y100/SE2END1 INT_L_X24Y100/SS6C0 INT_L_X24Y101/SS6B0 INT_L_X24Y102/EL1BEG3 INT_L_X24Y102/SS6A0 INT_L_X24Y102/SW2A0 INT_L_X24Y103/BYP_ALT1 INT_L_X24Y103/BYP_BOUNCE1 INT_L_X24Y103/EL1BEG_N3 INT_L_X24Y103/IMUX_L45 INT_L_X24Y103/LOGIC_OUTS_L4 INT_L_X24Y103/SS6BEG0 INT_L_X24Y103/SW2BEG0 INT_L_X24Y96/SW2A0 INT_L_X24Y97/EE2BEG0 INT_L_X24Y97/SS6END0 INT_L_X24Y97/SW2BEG0 INT_L_X24Y98/SS6E0 INT_L_X24Y99/SS6D0 INT_L_X26Y102/EL1END2 INT_L_X26Y102/IMUX_L35 INT_L_X26Y97/EE2END0 INT_L_X26Y97/NR1BEG0 INT_L_X26Y98/NR1BEG0 INT_L_X26Y98/NR1END0 INT_L_X26Y99/IMUX_L17 INT_L_X26Y99/IMUX_L8 INT_L_X26Y99/NR1END0 INT_R_X23Y100/SE2A1 INT_R_X23Y101/BYP4 INT_R_X23Y101/BYP_ALT4 INT_R_X23Y101/ER1END1 INT_R_X23Y101/FAN_BOUNCE_S3_4 INT_R_X23Y101/IMUX13 INT_R_X23Y101/IMUX17 INT_R_X23Y101/SE2BEG1 INT_R_X23Y101/SL1END0 INT_R_X23Y101/SW2A0 INT_R_X23Y102/FAN_ALT4 INT_R_X23Y102/FAN_BOUNCE4 INT_R_X23Y102/SL1BEG0 INT_R_X23Y102/SW2BEG0 INT_R_X23Y102/SW2END0 INT_R_X23Y95/WL1BEG3 INT_R_X23Y96/IMUX18 INT_R_X23Y96/SW2END0 INT_R_X23Y96/WL1BEG_N3 INT_R_X25Y102/EL1BEG2 INT_R_X25Y102/EL1END3 INT_R_X25Y97/EE2A0 VBRK_X60Y100/VBRK_SW2A0 VBRK_X60Y105/VBRK_SE2A1 VBRK_X60Y107/VBRK_SW2A0 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y103/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y101/INT_L.SW2END0->>ER1BEG1 INT_L_X22Y96/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X24Y100/INT_L.SE2END1->>IMUX_L34 INT_L_X24Y103/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y103/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X24Y103/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X24Y103/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X24Y103/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_L_X24Y103/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X24Y97/INT_L.SS6END0->>EE2BEG0 INT_L_X24Y97/INT_L.SS6END0->>SW2BEG0 INT_L_X26Y102/INT_L.EL1END2->>IMUX_L35 INT_L_X26Y97/INT_L.EE2END0->>NR1BEG0 INT_L_X26Y98/INT_L.NR1END0->>NR1BEG0 INT_L_X26Y99/INT_L.NR1END0->>IMUX_L17 INT_L_X26Y99/INT_L.NR1END0->>IMUX_L8 INT_R_X23Y101/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y101/INT_R.ER1END1->>BYP_ALT4 INT_R_X23Y101/INT_R.ER1END1->>SE2BEG1 INT_R_X23Y101/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X23Y101/INT_R.SL1END0->>IMUX17 INT_R_X23Y102/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X23Y102/INT_R.SW2END0->>FAN_ALT4 INT_R_X23Y102/INT_R.SW2END0->>SL1BEG0 INT_R_X23Y102/INT_R.SW2END0->>SW2BEG0 INT_R_X23Y96/INT_R.SW2END0->>IMUX18 INT_R_X23Y96/INT_R.SW2END0->>WL1BEG_N3 INT_R_X25Y102/INT_R.EL1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regfil_reg_n_0_[1][2] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN2A3 CLBLL_R_X23Y96/CLBLL_EE2BEG3 CLBLL_R_X23Y96/CLBLL_IMUX24 CLBLL_R_X23Y96/CLBLL_LL_B5 CLBLL_R_X23Y96/CLBLL_NW2A0 CLBLL_R_X25Y93/CLBLL_EL1BEG3 CLBLL_R_X25Y93/CLBLL_IMUX28 CLBLL_R_X25Y93/CLBLL_LL_C4 CLBLL_R_X25Y97/CLBLL_IMUX22 CLBLL_R_X25Y97/CLBLL_LL_C3 CLBLL_R_X25Y98/CLBLL_NE2A3 CLBLM_L_X22Y96/CLBLM_IMUX25 CLBLM_L_X22Y96/CLBLM_L_B5 CLBLM_L_X22Y97/CLBLM_BYP2 CLBLM_L_X22Y97/CLBLM_IMUX21 CLBLM_L_X22Y97/CLBLM_IMUX26 CLBLM_L_X22Y97/CLBLM_L_B4 CLBLM_L_X22Y97/CLBLM_L_C4 CLBLM_L_X22Y97/CLBLM_L_CX CLBLM_L_X22Y99/CLBLM_BYP5 CLBLM_L_X22Y99/CLBLM_IMUX14 CLBLM_L_X22Y99/CLBLM_IMUX27 CLBLM_L_X22Y99/CLBLM_L_B1 CLBLM_L_X22Y99/CLBLM_L_BX CLBLM_L_X22Y99/CLBLM_M_B4 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y95/CLBLM_M_AQ CLBLM_L_X24Y96/CLBLM_EE2BEG3 CLBLM_L_X24Y96/CLBLM_NW2A0 CLBLM_L_X26Y100/CLBLM_IMUX7 CLBLM_L_X26Y100/CLBLM_M_A1 CLBLM_L_X26Y93/CLBLM_EL1BEG3 CLBLM_L_X26Y93/CLBLM_IMUX6 CLBLM_L_X26Y93/CLBLM_L_A1 CLBLM_L_X26Y98/CLBLM_NE2A3 INT_L_X22Y96/IMUX_L25 INT_L_X22Y96/WR1END1 INT_L_X22Y97/BYP_ALT2 INT_L_X22Y97/BYP_L2 INT_L_X22Y97/FAN_ALT1 INT_L_X22Y97/FAN_BOUNCE1 INT_L_X22Y97/IMUX_L21 INT_L_X22Y97/IMUX_L26 INT_L_X22Y97/NN2BEG3 INT_L_X22Y97/NW2END3 INT_L_X22Y98/NN2A3 INT_L_X22Y99/BYP_ALT5 INT_L_X22Y99/BYP_L5 INT_L_X22Y99/FAN_ALT3 INT_L_X22Y99/FAN_BOUNCE3 INT_L_X22Y99/IMUX_L14 INT_L_X22Y99/IMUX_L27 INT_L_X22Y99/NN2END3 INT_L_X24Y94/SE2A0 INT_L_X24Y95/LOGIC_OUTS_L4 INT_L_X24Y95/NW2BEG0 INT_L_X24Y95/SE2BEG0 INT_L_X24Y96/EE2A3 INT_L_X24Y96/NW2A0 INT_L_X26Y100/IMUX_L7 INT_L_X26Y100/NN2END3 INT_L_X26Y93/EL1END3 INT_L_X26Y93/IMUX_L6 INT_L_X26Y98/NE2END3 INT_L_X26Y98/NN2BEG3 INT_L_X26Y99/NN2A3 INT_R_X23Y95/NW2END_S0_0 INT_R_X23Y96/EE2BEG3 INT_R_X23Y96/IMUX24 INT_R_X23Y96/NL1BEG_N3 INT_R_X23Y96/NW2BEG3 INT_R_X23Y96/NW2END0 INT_R_X23Y96/WR1BEG1 INT_R_X23Y97/NW2A3 INT_R_X25Y93/BYP_ALT0 INT_R_X25Y93/BYP_BOUNCE0 INT_R_X25Y93/EL1BEG3 INT_R_X25Y93/IMUX28 INT_R_X25Y93/SL1END0 INT_R_X25Y94/EL1BEG_N3 INT_R_X25Y94/SE2END0 INT_R_X25Y94/SL1BEG0 INT_R_X25Y96/EE2END3 INT_R_X25Y96/NR1BEG3 INT_R_X25Y97/IMUX22 INT_R_X25Y97/NE2BEG3 INT_R_X25Y97/NR1END3 INT_R_X25Y98/NE2A3 VBRK_X60Y100/VBRK_EE2BEG3 VBRK_X60Y100/VBRK_NW2A0 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y97/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y99/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y96/INT_L.WR1END1->>IMUX_L25 INT_L_X22Y97/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y97/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y97/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X22Y97/INT_L.NW2END3->>FAN_ALT1 INT_L_X22Y97/INT_L.NW2END3->>IMUX_L21 INT_L_X22Y97/INT_L.NW2END3->>NN2BEG3 INT_L_X22Y99/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y99/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y99/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X22Y99/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X22Y99/INT_L.NN2END3->>FAN_ALT3 INT_L_X22Y99/INT_L.NN2END3->>IMUX_L14 INT_L_X24Y95/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X24Y95/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X26Y100/INT_L.NN2END3->>IMUX_L7 INT_L_X26Y93/INT_L.EL1END3->>IMUX_L6 INT_L_X26Y98/INT_L.NE2END3->>NN2BEG3 INT_R_X23Y96/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X23Y96/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X23Y96/INT_R.NW2END0->>IMUX24 INT_R_X23Y96/INT_R.NW2END0->>NL1BEG_N3 INT_R_X23Y96/INT_R.NW2END0->>WR1BEG1 INT_R_X25Y93/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y93/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X25Y93/INT_R.SL1END0->>BYP_ALT0 INT_R_X25Y94/INT_R.SE2END0->>EL1BEG_N3 INT_R_X25Y94/INT_R.SE2END0->>SL1BEG0 INT_R_X25Y96/INT_R.EE2END3->>NR1BEG3 INT_R_X25Y97/INT_R.NR1END3->>IMUX22 INT_R_X25Y97/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

carry2[10] - 
wires: BRKH_INT_X22Y99/BRKH_INT_SE6B2 BRKH_INT_X26Y99/BRKH_INT_SS2END2 CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y100/CLBLL_L_CQ CLBLL_R_X21Y100/CLBLL_SE4BEG2 CLBLL_R_X21Y101/CLBLL_NE2A2 CLBLL_R_X23Y101/CLBLL_EE4A2 CLBLL_R_X23Y96/CLBLL_IMUX17 CLBLL_R_X23Y96/CLBLL_LL_B3 CLBLL_R_X25Y101/CLBLL_EE4C2 CLBLL_R_X25Y98/CLBLL_SW2A2 CLBLL_R_X25Y99/CLBLL_IMUX35 CLBLL_R_X25Y99/CLBLL_LL_C6 CLBLM_L_X22Y100/CLBLM_SE4BEG2 CLBLM_L_X22Y101/CLBLM_BYP5 CLBLM_L_X22Y101/CLBLM_IMUX12 CLBLM_L_X22Y101/CLBLM_IMUX13 CLBLM_L_X22Y101/CLBLM_L_B6 CLBLM_L_X22Y101/CLBLM_L_BX CLBLM_L_X22Y101/CLBLM_M_B6 CLBLM_L_X22Y101/CLBLM_NE2A2 CLBLM_L_X22Y96/CLBLM_IMUX26 CLBLM_L_X22Y96/CLBLM_L_B4 CLBLM_L_X24Y101/CLBLM_EE4A2 CLBLM_L_X26Y101/CLBLM_EE4C2 CLBLM_L_X26Y102/CLBLM_IMUX28 CLBLM_L_X26Y102/CLBLM_M_C4 CLBLM_L_X26Y98/CLBLM_SW2A2 CLBLM_L_X26Y99/CLBLM_IMUX12 CLBLM_L_X26Y99/CLBLM_IMUX2 CLBLM_L_X26Y99/CLBLM_M_A2 CLBLM_L_X26Y99/CLBLM_M_B6 INT_L_X22Y100/SE6A2 INT_L_X22Y101/BYP_ALT5 INT_L_X22Y101/BYP_L5 INT_L_X22Y101/EE4BEG2 INT_L_X22Y101/IMUX_L12 INT_L_X22Y101/IMUX_L13 INT_L_X22Y101/NE2END2 INT_L_X22Y96/IMUX_L26 INT_L_X22Y96/SE6E2 INT_L_X22Y96/WL1END1 INT_L_X22Y97/SE6D2 INT_L_X22Y98/SE6C2 INT_L_X22Y99/SE6B2 INT_L_X24Y101/EE4B2 INT_L_X26Y100/SS2A2 INT_L_X26Y101/EE4END2 INT_L_X26Y101/NR1BEG2 INT_L_X26Y101/SS2BEG2 INT_L_X26Y102/IMUX_L28 INT_L_X26Y102/NR1END2 INT_L_X26Y98/SW2A2 INT_L_X26Y99/FAN_ALT1 INT_L_X26Y99/FAN_BOUNCE1 INT_L_X26Y99/IMUX_L12 INT_L_X26Y99/IMUX_L2 INT_L_X26Y99/SS2END2 INT_L_X26Y99/SW2BEG2 INT_R_X21Y100/LOGIC_OUTS2 INT_R_X21Y100/NE2BEG2 INT_R_X21Y100/SE6BEG2 INT_R_X21Y101/NE2A2 INT_R_X23Y101/EE4A2 INT_R_X23Y94/NR1BEG2 INT_R_X23Y94/SS2END2 INT_R_X23Y95/NL1BEG1 INT_R_X23Y95/NR1END2 INT_R_X23Y95/SS2A2 INT_R_X23Y96/IMUX17 INT_R_X23Y96/NL1END1 INT_R_X23Y96/SE6END2 INT_R_X23Y96/SS2BEG2 INT_R_X23Y96/WL1BEG1 INT_R_X25Y101/EE4C2 INT_R_X25Y98/NL1BEG2 INT_R_X25Y98/SW2END2 INT_R_X25Y99/IMUX35 INT_R_X25Y99/NL1END2 VBRK_X60Y106/VBRK_EE4A2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X22Y101/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y101/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y101/INT_L.NE2END2->>BYP_ALT5 INT_L_X22Y101/INT_L.NE2END2->>EE4BEG2 INT_L_X22Y101/INT_L.NE2END2->>IMUX_L12 INT_L_X22Y101/INT_L.NE2END2->>IMUX_L13 INT_L_X22Y96/INT_L.WL1END1->>IMUX_L26 INT_L_X26Y101/INT_L.EE4END2->>NR1BEG2 INT_L_X26Y101/INT_L.EE4END2->>SS2BEG2 INT_L_X26Y102/INT_L.NR1END2->>IMUX_L28 INT_L_X26Y99/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y99/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X26Y99/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X26Y99/INT_L.SS2END2->>FAN_ALT1 INT_L_X26Y99/INT_L.SS2END2->>SW2BEG2 INT_R_X21Y100/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X21Y100/INT_R.LOGIC_OUTS2->>SE6BEG2 INT_R_X23Y94/INT_R.SS2END2->>NR1BEG2 INT_R_X23Y95/INT_R.NR1END2->>NL1BEG1 INT_R_X23Y96/INT_R.NL1END1->>IMUX17 INT_R_X23Y96/INT_R.SE6END2->>SS2BEG2 INT_R_X23Y96/INT_R.SE6END2->>WL1BEG1 INT_R_X25Y98/INT_R.SW2END2->>NL1BEG2 INT_R_X25Y99/INT_R.NL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[2]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][2] - 
wires: CLBLL_R_X23Y96/CLBLL_IMUX1 CLBLL_R_X23Y96/CLBLL_LL_A3 CLBLM_L_X22Y96/CLBLM_IMUX0 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS2 CLBLM_L_X22Y96/CLBLM_L_A3 CLBLM_L_X22Y96/CLBLM_L_CQ INT_L_X22Y95/ER1BEG_S0 INT_L_X22Y95/SR1END3 INT_L_X22Y96/ER1BEG0 INT_L_X22Y96/IMUX_L0 INT_L_X22Y96/LOGIC_OUTS_L2 INT_L_X22Y96/SR1BEG3 INT_L_X22Y96/SR1END_N3_3 INT_R_X23Y96/ER1END0 INT_R_X23Y96/IMUX1 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X22Y95/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y96/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X22Y96/INT_L.SR1END_N3_3->>IMUX_L0 INT_R_X23Y96/INT_R.ER1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][2] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN6C3 BRKH_INT_X29Y99/BRKH_INT_NN6C3 CLBLL_R_X23Y95/CLBLL_EL1BEG3 CLBLL_R_X23Y95/CLBLL_IMUX0 CLBLL_R_X23Y95/CLBLL_L_A3 CLBLL_R_X23Y95/CLBLL_WR1END1 CLBLL_R_X23Y96/CLBLL_IMUX8 CLBLL_R_X23Y96/CLBLL_LL_A5 CLBLL_R_X25Y101/CLBLL_IMUX13 CLBLL_R_X25Y101/CLBLL_L_B6 CLBLL_R_X25Y102/CLBLL_BYP4 CLBLL_R_X25Y102/CLBLL_IMUX24 CLBLL_R_X25Y102/CLBLL_LL_B5 CLBLL_R_X25Y102/CLBLL_LL_BX CLBLL_R_X25Y92/CLBLL_WL1END3 CLBLL_R_X25Y93/CLBLL_IMUX29 CLBLL_R_X25Y93/CLBLL_LL_C2 CLBLL_R_X25Y94/CLBLL_IMUX14 CLBLL_R_X25Y94/CLBLL_L_B1 CLBLL_R_X25Y96/CLBLL_EE2BEG3 CLBLL_R_X25Y96/CLBLL_IMUX15 CLBLL_R_X25Y96/CLBLL_LL_B1 CLBLL_R_X25Y97/CLBLL_BYP3 CLBLL_R_X25Y97/CLBLL_EL1BEG1 CLBLL_R_X25Y97/CLBLL_IMUX28 CLBLL_R_X25Y97/CLBLL_LL_C4 CLBLL_R_X25Y97/CLBLL_LL_CX CLBLL_R_X25Y98/CLBLL_NE2A2 CLBLL_R_X27Y92/CLBLL_IMUX14 CLBLL_R_X27Y92/CLBLL_IMUX29 CLBLL_R_X27Y92/CLBLL_IMUX7 CLBLL_R_X27Y92/CLBLL_LL_A1 CLBLL_R_X27Y92/CLBLL_LL_C2 CLBLL_R_X27Y92/CLBLL_L_B1 CLBLL_R_X27Y96/CLBLL_EE2BEG3 CLBLL_R_X29Y101/CLBLL_IMUX39 CLBLL_R_X29Y101/CLBLL_L_D3 CLBLL_R_X29Y96/CLBLL_IMUX15 CLBLL_R_X29Y96/CLBLL_LL_B1 CLBLM_L_X22Y96/CLBLM_IMUX10 CLBLM_L_X22Y96/CLBLM_L_A4 CLBLM_L_X24Y95/CLBLM_EL1BEG3 CLBLM_L_X24Y95/CLBLM_IMUX29 CLBLM_L_X24Y95/CLBLM_M_C2 CLBLM_L_X24Y95/CLBLM_WR1END1 CLBLM_L_X24Y96/CLBLM_BYP3 CLBLM_L_X24Y96/CLBLM_IMUX12 CLBLM_L_X24Y96/CLBLM_IMUX31 CLBLM_L_X24Y96/CLBLM_M_B6 CLBLM_L_X24Y96/CLBLM_M_C5 CLBLM_L_X24Y96/CLBLM_M_CX CLBLM_L_X24Y98/CLBLM_BYP2 CLBLM_L_X24Y98/CLBLM_IMUX20 CLBLM_L_X24Y98/CLBLM_L_C2 CLBLM_L_X24Y98/CLBLM_L_CX CLBLM_L_X26Y92/CLBLM_WL1END3 CLBLM_L_X26Y93/CLBLM_IMUX9 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y93/CLBLM_L_A5 CLBLM_L_X26Y93/CLBLM_M_AQ CLBLM_L_X26Y96/CLBLM_EE2BEG3 CLBLM_L_X26Y97/CLBLM_BYP2 CLBLM_L_X26Y97/CLBLM_EL1BEG1 CLBLM_L_X26Y97/CLBLM_IMUX33 CLBLM_L_X26Y97/CLBLM_L_C1 CLBLM_L_X26Y97/CLBLM_L_CX CLBLM_L_X26Y98/CLBLM_NE2A2 CLBLM_L_X28Y96/CLBLM_EE2BEG3 INT_L_X22Y96/IMUX_L10 INT_L_X22Y96/NW2END1 INT_L_X24Y101/NL1BEG2 INT_L_X24Y101/WL1END2 INT_L_X24Y102/EL1BEG1 INT_L_X24Y102/NL1END2 INT_L_X24Y94/WR1END_S1_0 INT_L_X24Y95/EL1END3 INT_L_X24Y95/IMUX_L29 INT_L_X24Y95/WR1BEG1 INT_L_X24Y95/WR1END0 INT_L_X24Y96/BYP_ALT3 INT_L_X24Y96/BYP_L3 INT_L_X24Y96/IMUX_L12 INT_L_X24Y96/IMUX_L31 INT_L_X24Y96/SL1END2 INT_L_X24Y96/WR1END_S1_0 INT_L_X24Y97/SL1BEG2 INT_L_X24Y97/SR1END2 INT_L_X24Y97/WR1END0 INT_L_X24Y98/BYP_ALT2 INT_L_X24Y98/BYP_L2 INT_L_X24Y98/IMUX_L20 INT_L_X24Y98/NW2END2 INT_L_X24Y98/SR1BEG2 INT_L_X26Y92/EL1BEG3 INT_L_X26Y92/WL1BEG3 INT_L_X26Y93/EL1BEG_N3 INT_L_X26Y93/IMUX_L9 INT_L_X26Y93/LOGIC_OUTS_L4 INT_L_X26Y93/WL1BEG_N3 INT_L_X26Y96/EE2A3 INT_L_X26Y97/BYP_ALT2 INT_L_X26Y97/BYP_L2 INT_L_X26Y97/EL1END1 INT_L_X26Y97/IMUX_L33 INT_L_X26Y97/SL1END2 INT_L_X26Y98/NE2END2 INT_L_X26Y98/SL1BEG2 INT_L_X28Y96/EE2A3 INT_R_X23Y94/FAN_BOUNCE_S3_2 INT_R_X23Y95/EL1BEG3 INT_R_X23Y95/FAN_ALT2 INT_R_X23Y95/FAN_BOUNCE2 INT_R_X23Y95/IMUX0 INT_R_X23Y95/NL1BEG0 INT_R_X23Y95/NL1END_S3_0 INT_R_X23Y95/NW2BEG1 INT_R_X23Y95/WR1END1 INT_R_X23Y96/EL1BEG_N3 INT_R_X23Y96/IMUX8 INT_R_X23Y96/NL1END0 INT_R_X23Y96/NW2A1 INT_R_X25Y100/NN6D3 INT_R_X25Y101/FAN_ALT3 INT_R_X25Y101/FAN_BOUNCE3 INT_R_X25Y101/IMUX13 INT_R_X25Y101/NN6E3 INT_R_X25Y101/SR1END3 INT_R_X25Y101/WL1BEG2 INT_R_X25Y102/BYP4 INT_R_X25Y102/BYP_ALT4 INT_R_X25Y102/EL1END1 INT_R_X25Y102/IMUX24 INT_R_X25Y102/NN6END3 INT_R_X25Y102/SR1BEG3 INT_R_X25Y102/SR1END_N3_3 INT_R_X25Y92/WL1END3 INT_R_X25Y93/IMUX29 INT_R_X25Y93/NL1BEG_N3 INT_R_X25Y93/NR1BEG3 INT_R_X25Y93/WL1END_N1_3 INT_R_X25Y94/IMUX14 INT_R_X25Y94/NN2BEG3 INT_R_X25Y94/NR1END3 INT_R_X25Y94/WR1BEG_S0 INT_R_X25Y95/NN2A3 INT_R_X25Y95/WR1BEG0 INT_R_X25Y96/EE2BEG3 INT_R_X25Y96/IMUX15 INT_R_X25Y96/NL1BEG2 INT_R_X25Y96/NN2END3 INT_R_X25Y96/NN6BEG3 INT_R_X25Y96/WR1BEG_S0 INT_R_X25Y97/BYP3 INT_R_X25Y97/BYP_ALT2 INT_R_X25Y97/BYP_ALT3 INT_R_X25Y97/BYP_BOUNCE2 INT_R_X25Y97/EL1BEG1 INT_R_X25Y97/IMUX28 INT_R_X25Y97/NE2BEG2 INT_R_X25Y97/NL1END2 INT_R_X25Y97/NN6A3 INT_R_X25Y97/NW2BEG2 INT_R_X25Y97/WR1BEG0 INT_R_X25Y98/BYP_BOUNCE_N3_2 INT_R_X25Y98/NE2A2 INT_R_X25Y98/NN6B3 INT_R_X25Y98/NW2A2 INT_R_X25Y99/NN6C3 INT_R_X27Y92/EL1END3 INT_R_X27Y92/IMUX14 INT_R_X27Y92/IMUX29 INT_R_X27Y92/IMUX7 INT_R_X27Y96/EE2BEG3 INT_R_X27Y96/EE2END3 INT_R_X29Y100/NN6D3 INT_R_X29Y101/IMUX39 INT_R_X29Y101/NN6E3 INT_R_X29Y101/SR1END3 INT_R_X29Y102/NN6END3 INT_R_X29Y102/SR1BEG3 INT_R_X29Y102/SR1END_N3_3 INT_R_X29Y96/EE2END3 INT_R_X29Y96/IMUX15 INT_R_X29Y96/NN6BEG3 INT_R_X29Y97/NN6A3 INT_R_X29Y98/NN6B3 INT_R_X29Y99/NN6C3 VBRK_X60Y99/VBRK_EL1BEG3 VBRK_X60Y99/VBRK_WR1END1 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y102/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y97/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y98/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y93/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X22Y96/INT_L.NW2END1->>IMUX_L10 INT_L_X24Y101/INT_L.WL1END2->>NL1BEG2 INT_L_X24Y102/INT_L.NL1END2->>EL1BEG1 INT_L_X24Y95/INT_L.EL1END3->>IMUX_L29 INT_L_X24Y95/INT_L.WR1END0->>WR1BEG1 INT_L_X24Y96/INT_L.BYP_ALT3->>BYP_L3 INT_L_X24Y96/INT_L.SL1END2->>BYP_ALT3 INT_L_X24Y96/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y96/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X24Y97/INT_L.SR1END2->>SL1BEG2 INT_L_X24Y98/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y98/INT_L.NW2END2->>BYP_ALT2 INT_L_X24Y98/INT_L.NW2END2->>IMUX_L20 INT_L_X24Y98/INT_L.NW2END2->>SR1BEG2 INT_L_X26Y93/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X26Y93/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X26Y93/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X26Y97/INT_L.BYP_ALT2->>BYP_L2 INT_L_X26Y97/INT_L.EL1END1->>IMUX_L33 INT_L_X26Y97/INT_L.SL1END2->>BYP_ALT2 INT_L_X26Y98/INT_L.NE2END2->>SL1BEG2 INT_R_X23Y95/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y95/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X23Y95/INT_R.WR1END1->>FAN_ALT2 INT_R_X23Y95/INT_R.WR1END1->>NL1BEG0 INT_R_X23Y95/INT_R.WR1END1->>NW2BEG1 INT_R_X23Y96/INT_R.NL1END0->>EL1BEG_N3 INT_R_X23Y96/INT_R.NL1END0->>IMUX8 INT_R_X25Y101/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y101/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X25Y101/INT_R.SR1END3->>FAN_ALT3 INT_R_X25Y101/INT_R.SR1END3->>WL1BEG2 INT_R_X25Y102/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y102/INT_R.EL1END1->>BYP_ALT4 INT_R_X25Y102/INT_R.NN6END3->>SR1BEG3 INT_R_X25Y102/INT_R.SR1END_N3_3->>IMUX24 INT_R_X25Y93/INT_R.NL1BEG_N3->>IMUX29 INT_R_X25Y93/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X25Y93/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X25Y94/INT_R.NR1END3->>IMUX14 INT_R_X25Y94/INT_R.NR1END3->>NN2BEG3 INT_R_X25Y94/INT_R.NR1END3->>WR1BEG_S0 INT_R_X25Y96/INT_R.NN2END3->>EE2BEG3 INT_R_X25Y96/INT_R.NN2END3->>IMUX15 INT_R_X25Y96/INT_R.NN2END3->>NL1BEG2 INT_R_X25Y96/INT_R.NN2END3->>NN6BEG3 INT_R_X25Y96/INT_R.NN2END3->>WR1BEG_S0 INT_R_X25Y97/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y97/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y97/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X25Y97/INT_R.NL1END2->>BYP_ALT2 INT_R_X25Y97/INT_R.NL1END2->>EL1BEG1 INT_R_X25Y97/INT_R.NL1END2->>IMUX28 INT_R_X25Y97/INT_R.NL1END2->>NE2BEG2 INT_R_X25Y97/INT_R.NL1END2->>NW2BEG2 INT_R_X27Y92/INT_R.EL1END3->>IMUX14 INT_R_X27Y92/INT_R.EL1END3->>IMUX29 INT_R_X27Y92/INT_R.EL1END3->>IMUX7 INT_R_X27Y96/INT_R.EE2END3->>EE2BEG3 INT_R_X29Y101/INT_R.SR1END3->>IMUX39 INT_R_X29Y102/INT_R.NN6END3->>SR1BEG3 INT_R_X29Y96/INT_R.EE2END3->>IMUX15 INT_R_X29Y96/INT_R.EE2END3->>NN6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

carry3[10] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SE2A2 BRKH_INT_X24Y99/BRKH_INT_SS6D1 CLBLL_R_X23Y96/CLBLL_IMUX11 CLBLL_R_X23Y96/CLBLL_LL_A4 CLBLL_R_X23Y96/CLBLL_SW2A1 CLBLL_R_X23Y97/CLBLL_WL1END0 CLBLL_R_X25Y102/CLBLL_SE2A2 CLBLL_R_X25Y103/CLBLL_IMUX13 CLBLL_R_X25Y103/CLBLL_L_B6 CLBLL_R_X25Y104/CLBLL_BYP4 CLBLL_R_X25Y104/CLBLL_IMUX18 CLBLL_R_X25Y104/CLBLL_LL_B2 CLBLL_R_X25Y104/CLBLL_LL_BX CLBLL_R_X25Y104/CLBLL_NE2A2 CLBLL_R_X25Y99/CLBLL_BYP3 CLBLL_R_X25Y99/CLBLL_EL1BEG1 CLBLL_R_X25Y99/CLBLL_IMUX28 CLBLL_R_X25Y99/CLBLL_LL_C4 CLBLL_R_X25Y99/CLBLL_LL_CX CLBLL_R_X27Y102/CLBLL_EE2A2 CLBLL_R_X27Y94/CLBLL_IMUX24 CLBLL_R_X27Y94/CLBLL_LL_B5 CLBLL_R_X27Y94/CLBLL_SE2A1 CLBLL_R_X27Y94/CLBLL_WL1END0 CLBLL_R_X27Y98/CLBLL_EE2BEG1 CLBLL_R_X29Y102/CLBLL_ER1BEG2 CLBLL_R_X29Y98/CLBLL_IMUX11 CLBLL_R_X29Y98/CLBLL_LL_A4 CLBLM_L_X22Y96/CLBLM_IMUX9 CLBLM_L_X22Y96/CLBLM_L_A5 CLBLM_L_X24Y100/CLBLM_BYP2 CLBLM_L_X24Y100/CLBLM_IMUX21 CLBLM_L_X24Y100/CLBLM_L_C4 CLBLM_L_X24Y100/CLBLM_L_CX CLBLM_L_X24Y103/CLBLM_IMUX21 CLBLM_L_X24Y103/CLBLM_IMUX27 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y103/CLBLM_L_BQ CLBLM_L_X24Y103/CLBLM_L_C4 CLBLM_L_X24Y103/CLBLM_M_B4 CLBLM_L_X24Y96/CLBLM_SW2A1 CLBLM_L_X24Y97/CLBLM_WL1END0 CLBLM_L_X26Y102/CLBLM_IMUX17 CLBLM_L_X26Y102/CLBLM_IMUX29 CLBLM_L_X26Y102/CLBLM_M_B3 CLBLM_L_X26Y102/CLBLM_M_C2 CLBLM_L_X26Y102/CLBLM_SE2A2 CLBLM_L_X26Y104/CLBLM_IMUX27 CLBLM_L_X26Y104/CLBLM_IMUX36 CLBLM_L_X26Y104/CLBLM_L_D2 CLBLM_L_X26Y104/CLBLM_M_B4 CLBLM_L_X26Y104/CLBLM_NE2A2 CLBLM_L_X26Y99/CLBLM_BYP2 CLBLM_L_X26Y99/CLBLM_EL1BEG1 CLBLM_L_X26Y99/CLBLM_IMUX18 CLBLM_L_X26Y99/CLBLM_IMUX33 CLBLM_L_X26Y99/CLBLM_L_C1 CLBLM_L_X26Y99/CLBLM_L_CX CLBLM_L_X26Y99/CLBLM_M_B2 CLBLM_L_X28Y102/CLBLM_EE2A2 CLBLM_L_X28Y94/CLBLM_SE2A1 CLBLM_L_X28Y94/CLBLM_WL1END0 CLBLM_L_X28Y98/CLBLM_EE2BEG1 CLBLM_L_X30Y102/CLBLM_ER1BEG2 CLBLM_L_X30Y102/CLBLM_IMUX6 CLBLM_L_X30Y102/CLBLM_L_A1 INT_L_X22Y96/IMUX_L9 INT_L_X22Y96/SW2END0 INT_L_X24Y100/BYP_ALT2 INT_L_X24Y100/BYP_L2 INT_L_X24Y100/IMUX_L21 INT_L_X24Y100/SE2BEG2 INT_L_X24Y100/SS2END2 INT_L_X24Y100/SS6C1 INT_L_X24Y101/SS2A2 INT_L_X24Y101/SS6B1 INT_L_X24Y102/SR1END2 INT_L_X24Y102/SS2BEG2 INT_L_X24Y102/SS6A1 INT_L_X24Y103/BYP_ALT5 INT_L_X24Y103/BYP_BOUNCE5 INT_L_X24Y103/ER1BEG2 INT_L_X24Y103/IMUX_L21 INT_L_X24Y103/IMUX_L27 INT_L_X24Y103/LOGIC_OUTS_L1 INT_L_X24Y103/NE2BEG1 INT_L_X24Y103/SR1BEG2 INT_L_X24Y103/SS6BEG1 INT_L_X24Y104/NE2A1 INT_L_X24Y96/SW2A1 INT_L_X24Y97/SS6END1 INT_L_X24Y97/SW2BEG1 INT_L_X24Y97/WL1BEG0 INT_L_X24Y98/SS6E1 INT_L_X24Y99/SE2A2 INT_L_X24Y99/SS6D1 INT_L_X26Y102/EE2BEG2 INT_L_X26Y102/FAN_ALT5 INT_L_X26Y102/FAN_BOUNCE5 INT_L_X26Y102/IMUX_L17 INT_L_X26Y102/IMUX_L29 INT_L_X26Y102/SE2END2 INT_L_X26Y104/IMUX_L27 INT_L_X26Y104/IMUX_L36 INT_L_X26Y104/NE2END2 INT_L_X26Y98/SE2A1 INT_L_X26Y99/BYP_ALT1 INT_L_X26Y99/BYP_ALT2 INT_L_X26Y99/BYP_BOUNCE1 INT_L_X26Y99/BYP_L2 INT_L_X26Y99/EL1END1 INT_L_X26Y99/IMUX_L18 INT_L_X26Y99/IMUX_L33 INT_L_X26Y99/SE2BEG1 INT_L_X28Y102/EE2END2 INT_L_X28Y102/EL1BEG1 INT_L_X28Y94/SE2END1 INT_L_X28Y94/WL1BEG0 INT_L_X28Y98/EE2A1 INT_L_X30Y102/ER1END2 INT_L_X30Y102/IMUX_L6 INT_R_X23Y96/IMUX11 INT_R_X23Y96/SW2A0 INT_R_X23Y96/SW2END1 INT_R_X23Y97/SW2BEG0 INT_R_X23Y97/WL1END0 INT_R_X25Y102/SE2A2 INT_R_X25Y103/ER1END2 INT_R_X25Y103/IMUX13 INT_R_X25Y103/NE2BEG2 INT_R_X25Y103/SE2BEG2 INT_R_X25Y104/BYP4 INT_R_X25Y104/BYP_ALT4 INT_R_X25Y104/IMUX18 INT_R_X25Y104/NE2A2 INT_R_X25Y104/NE2END1 INT_R_X25Y99/BYP3 INT_R_X25Y99/BYP_ALT3 INT_R_X25Y99/EL1BEG1 INT_R_X25Y99/IMUX28 INT_R_X25Y99/SE2END2 INT_R_X27Y102/EE2A2 INT_R_X27Y94/IMUX24 INT_R_X27Y94/SE2A1 INT_R_X27Y94/WL1END0 INT_R_X27Y95/SE2BEG1 INT_R_X27Y95/SL1END1 INT_R_X27Y96/SL1BEG1 INT_R_X27Y96/SS2END1 INT_R_X27Y97/SS2A1 INT_R_X27Y98/EE2BEG1 INT_R_X27Y98/SE2END1 INT_R_X27Y98/SS2BEG1 INT_R_X29Y102/EL1END1 INT_R_X29Y102/ER1BEG2 INT_R_X29Y98/EE2END1 INT_R_X29Y98/IMUX11 VBRK_X60Y100/VBRK_SW2A1 VBRK_X60Y101/VBRK_WL1END0 VBRK_X73Y107/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y104/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y99/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y100/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y99/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y96/INT_L.SW2END0->>IMUX_L9 INT_L_X24Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y100/INT_L.SS2END2->>BYP_ALT2 INT_L_X24Y100/INT_L.SS2END2->>IMUX_L21 INT_L_X24Y100/INT_L.SS2END2->>SE2BEG2 INT_L_X24Y102/INT_L.SR1END2->>SS2BEG2 INT_L_X24Y103/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y103/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X24Y103/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X24Y103/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X24Y103/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X24Y103/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X24Y103/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_L_X24Y103/INT_L.LOGIC_OUTS_L1->>SS6BEG1 INT_L_X24Y97/INT_L.SS6END1->>SW2BEG1 INT_L_X24Y97/INT_L.SS6END1->>WL1BEG0 INT_L_X26Y102/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y102/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y102/INT_L.SE2END2->>EE2BEG2 INT_L_X26Y102/INT_L.SE2END2->>FAN_ALT5 INT_L_X26Y102/INT_L.SE2END2->>IMUX_L29 INT_L_X26Y104/INT_L.NE2END2->>IMUX_L27 INT_L_X26Y104/INT_L.NE2END2->>IMUX_L36 INT_L_X26Y99/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X26Y99/INT_L.BYP_ALT2->>BYP_L2 INT_L_X26Y99/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X26Y99/INT_L.EL1END1->>BYP_ALT1 INT_L_X26Y99/INT_L.EL1END1->>IMUX_L18 INT_L_X26Y99/INT_L.EL1END1->>IMUX_L33 INT_L_X26Y99/INT_L.EL1END1->>SE2BEG1 INT_L_X28Y102/INT_L.EE2END2->>EL1BEG1 INT_L_X28Y94/INT_L.SE2END1->>WL1BEG0 INT_L_X30Y102/INT_L.ER1END2->>IMUX_L6 INT_R_X23Y96/INT_R.SW2END1->>IMUX11 INT_R_X23Y97/INT_R.WL1END0->>SW2BEG0 INT_R_X25Y103/INT_R.ER1END2->>IMUX13 INT_R_X25Y103/INT_R.ER1END2->>NE2BEG2 INT_R_X25Y103/INT_R.ER1END2->>SE2BEG2 INT_R_X25Y104/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y104/INT_R.NE2END1->>BYP_ALT4 INT_R_X25Y104/INT_R.NE2END1->>IMUX18 INT_R_X25Y99/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y99/INT_R.SE2END2->>BYP_ALT3 INT_R_X25Y99/INT_R.SE2END2->>EL1BEG1 INT_R_X25Y99/INT_R.SE2END2->>IMUX28 INT_R_X27Y94/INT_R.WL1END0->>IMUX24 INT_R_X27Y95/INT_R.SL1END1->>SE2BEG1 INT_R_X27Y96/INT_R.SS2END1->>SL1BEG1 INT_R_X27Y98/INT_R.SE2END1->>EE2BEG1 INT_R_X27Y98/INT_R.SE2END1->>SS2BEG1 INT_R_X29Y102/INT_R.EL1END1->>ER1BEG2 INT_R_X29Y98/INT_R.EE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][3] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS6A1 BRKH_INT_X23Y99/BRKH_INT_SS2A1 BRKH_INT_X25Y99/BRKH_INT_NN6A1 CLBLL_R_X19Y101/CLBLL_IMUX11 CLBLL_R_X19Y101/CLBLL_IMUX24 CLBLL_R_X19Y101/CLBLL_LL_A4 CLBLL_R_X19Y101/CLBLL_LL_B5 CLBLL_R_X19Y101/CLBLL_WL1END3 CLBLL_R_X19Y102/CLBLL_IMUX16 CLBLL_R_X19Y102/CLBLL_IMUX42 CLBLL_R_X19Y102/CLBLL_IMUX8 CLBLL_R_X19Y102/CLBLL_LL_A5 CLBLL_R_X19Y102/CLBLL_L_B3 CLBLL_R_X19Y102/CLBLL_L_D6 CLBLL_R_X19Y102/CLBLL_WR1END1 CLBLL_R_X21Y100/CLBLL_EE2BEG1 CLBLL_R_X21Y100/CLBLL_IMUX35 CLBLL_R_X21Y100/CLBLL_LL_C6 CLBLL_R_X21Y104/CLBLL_IMUX11 CLBLL_R_X21Y104/CLBLL_LL_A4 CLBLL_R_X21Y104/CLBLL_WW4END1 CLBLL_R_X23Y104/CLBLL_WW4B1 CLBLL_R_X23Y93/CLBLL_IMUX46 CLBLL_R_X23Y93/CLBLL_L_D5 CLBLL_R_X23Y93/CLBLL_WL1END3 CLBLL_R_X23Y98/CLBLL_EE2BEG1 CLBLL_R_X23Y98/CLBLL_IMUX11 CLBLL_R_X23Y98/CLBLL_IMUX9 CLBLL_R_X23Y98/CLBLL_LL_A4 CLBLL_R_X23Y98/CLBLL_L_A5 CLBLL_R_X25Y104/CLBLL_EE2BEG1 CLBLL_R_X25Y94/CLBLL_IMUX46 CLBLL_R_X25Y94/CLBLL_L_D5 CLBLL_R_X25Y99/CLBLL_IMUX3 CLBLL_R_X25Y99/CLBLL_L_A2 CLBLM_L_X20Y101/CLBLM_WL1END3 CLBLM_L_X20Y102/CLBLM_IMUX1 CLBLM_L_X20Y102/CLBLM_IMUX29 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y102/CLBLM_M_A3 CLBLM_L_X20Y102/CLBLM_M_AQ CLBLM_L_X20Y102/CLBLM_M_C2 CLBLM_L_X20Y102/CLBLM_WR1END1 CLBLM_L_X20Y93/CLBLM_IMUX34 CLBLM_L_X20Y93/CLBLM_L_C6 CLBLM_L_X22Y100/CLBLM_EE2BEG1 CLBLM_L_X22Y104/CLBLM_WW4END1 CLBLM_L_X24Y104/CLBLM_WW4B1 CLBLM_L_X24Y93/CLBLM_WL1END3 CLBLM_L_X24Y98/CLBLM_EE2BEG1 CLBLM_L_X26Y104/CLBLM_EE2BEG1 CLBLM_L_X26Y104/CLBLM_IMUX28 CLBLM_L_X26Y104/CLBLM_M_C4 INT_L_X20Y101/WL1BEG3 INT_L_X20Y102/BYP_ALT1 INT_L_X20Y102/BYP_BOUNCE1 INT_L_X20Y102/ER1BEG1 INT_L_X20Y102/IMUX_L1 INT_L_X20Y102/IMUX_L29 INT_L_X20Y102/LOGIC_OUTS_L4 INT_L_X20Y102/WL1BEG_N3 INT_L_X20Y102/WR1BEG1 INT_L_X20Y93/IMUX_L34 INT_L_X20Y93/SW2END1 INT_L_X22Y100/EE2A1 INT_L_X22Y104/WW4C1 INT_L_X24Y104/WW4A1 INT_L_X24Y93/WL1BEG3 INT_L_X24Y94/WL1BEG_N3 INT_L_X24Y94/WL1END0 INT_L_X24Y98/EE2A1 INT_L_X26Y104/EE2A1 INT_L_X26Y104/IMUX_L28 INT_L_X26Y104/WR1END2 INT_R_X19Y101/FAN_ALT3 INT_R_X19Y101/FAN_ALT7 INT_R_X19Y101/FAN_BOUNCE3 INT_R_X19Y101/FAN_BOUNCE7 INT_R_X19Y101/IMUX11 INT_R_X19Y101/IMUX24 INT_R_X19Y101/WL1END3 INT_R_X19Y102/IMUX16 INT_R_X19Y102/IMUX42 INT_R_X19Y102/IMUX8 INT_R_X19Y102/WL1END_N1_3 INT_R_X19Y102/WR1END1 INT_R_X21Y100/EE2BEG1 INT_R_X21Y100/IMUX35 INT_R_X21Y100/SS2END1 INT_R_X21Y100/SS6BEG1 INT_R_X21Y101/SS2A1 INT_R_X21Y102/ER1END1 INT_R_X21Y102/SS2BEG1 INT_R_X21Y104/GFAN0 INT_R_X21Y104/IMUX11 INT_R_X21Y104/WW4END1 INT_R_X21Y93/SW2A1 INT_R_X21Y94/SS6END1 INT_R_X21Y94/SW2BEG1 INT_R_X21Y95/SS6E1 INT_R_X21Y96/SS6D1 INT_R_X21Y97/SS6C1 INT_R_X21Y98/SS6B1 INT_R_X21Y99/SS6A1 INT_R_X23Y100/EE2END1 INT_R_X23Y100/SS2BEG1 INT_R_X23Y104/WW4B1 INT_R_X23Y93/IMUX46 INT_R_X23Y93/WL1END3 INT_R_X23Y94/WL1END_N1_3 INT_R_X23Y97/FAN_BOUNCE_S3_6 INT_R_X23Y98/EE2BEG1 INT_R_X23Y98/FAN_ALT6 INT_R_X23Y98/FAN_BOUNCE6 INT_R_X23Y98/IMUX11 INT_R_X23Y98/IMUX9 INT_R_X23Y98/SS2END1 INT_R_X23Y99/SS2A1 INT_R_X25Y100/NN6B1 INT_R_X25Y101/NN6C1 INT_R_X25Y102/NN6D1 INT_R_X25Y103/NN6E1 INT_R_X25Y104/EE2BEG1 INT_R_X25Y104/NN6END1 INT_R_X25Y104/WW4BEG1 INT_R_X25Y94/BYP_ALT4 INT_R_X25Y94/BYP_BOUNCE4 INT_R_X25Y94/IMUX46 INT_R_X25Y94/SS2END1 INT_R_X25Y94/WL1BEG0 INT_R_X25Y95/SS2A1 INT_R_X25Y96/SS2BEG1 INT_R_X25Y96/SS2END1 INT_R_X25Y97/SS2A1 INT_R_X25Y98/EE2END1 INT_R_X25Y98/NN6BEG1 INT_R_X25Y98/NR1BEG1 INT_R_X25Y98/SS2BEG1 INT_R_X25Y99/IMUX3 INT_R_X25Y99/NN6A1 INT_R_X25Y99/NR1END1 INT_R_X27Y104/EE2END1 INT_R_X27Y104/WR1BEG2 VBRK_X60Y102/VBRK_EE2BEG1 VBRK_X60Y109/VBRK_WW4B1 VBRK_X60Y97/VBRK_WL1END3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X20Y102/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X20Y102/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X20Y102/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X20Y102/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X20Y102/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X20Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y102/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X20Y102/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X20Y93/INT_L.SW2END1->>IMUX_L34 INT_L_X24Y94/INT_L.WL1END0->>WL1BEG_N3 INT_L_X26Y104/INT_L.WR1END2->>IMUX_L28 INT_R_X19Y101/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X19Y101/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X19Y101/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X19Y101/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X19Y101/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X19Y101/INT_R.WL1END3->>FAN_ALT3 INT_R_X19Y102/INT_R.WL1END_N1_3->>IMUX16 INT_R_X19Y102/INT_R.WL1END_N1_3->>IMUX8 INT_R_X19Y102/INT_R.WR1END1->>IMUX42 INT_R_X21Y100/INT_R.SS2END1->>EE2BEG1 INT_R_X21Y100/INT_R.SS2END1->>IMUX35 INT_R_X21Y100/INT_R.SS2END1->>SS6BEG1 INT_R_X21Y102/INT_R.ER1END1->>SS2BEG1 INT_R_X21Y104/INT_R.GFAN0->>IMUX11 INT_R_X21Y104/INT_R.WW4END1->>GFAN0 INT_R_X21Y94/INT_R.SS6END1->>SW2BEG1 INT_R_X23Y100/INT_R.EE2END1->>SS2BEG1 INT_R_X23Y93/INT_R.WL1END3->>IMUX46 INT_R_X23Y98/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X23Y98/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X23Y98/INT_R.SS2END1->>EE2BEG1 INT_R_X23Y98/INT_R.SS2END1->>FAN_ALT6 INT_R_X23Y98/INT_R.SS2END1->>IMUX11 INT_R_X25Y104/INT_R.NN6END1->>EE2BEG1 INT_R_X25Y104/INT_R.NN6END1->>WW4BEG1 INT_R_X25Y94/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y94/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X25Y94/INT_R.SS2END1->>BYP_ALT4 INT_R_X25Y94/INT_R.SS2END1->>WL1BEG0 INT_R_X25Y96/INT_R.SS2END1->>SS2BEG1 INT_R_X25Y98/INT_R.EE2END1->>NN6BEG1 INT_R_X25Y98/INT_R.EE2END1->>NR1BEG1 INT_R_X25Y98/INT_R.EE2END1->>SS2BEG1 INT_R_X25Y99/INT_R.NR1END1->>IMUX3 INT_R_X27Y104/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

aluopra_reg[3]_i_2_n_0 - 
wires: CLBLL_R_X23Y98/CLBLL_IMUX1 CLBLL_R_X23Y98/CLBLL_LL_A3 CLBLL_R_X23Y98/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y98/CLBLL_L_AMUX INT_R_X23Y98/FAN_ALT5 INT_R_X23Y98/FAN_BOUNCE5 INT_R_X23Y98/IMUX1 INT_R_X23Y98/LOGIC_OUTS16 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y98/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X23Y98/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y98/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X23Y98/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[3]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][3] - 
wires: CLBLL_R_X23Y94/CLBLL_WW2END0 CLBLL_R_X23Y96/CLBLL_BYP7 CLBLL_R_X23Y96/CLBLL_IMUX33 CLBLL_R_X23Y96/CLBLL_IMUX41 CLBLL_R_X23Y96/CLBLL_L_C1 CLBLL_R_X23Y96/CLBLL_L_D1 CLBLL_R_X23Y96/CLBLL_L_DX CLBLL_R_X23Y98/CLBLL_EL1BEG3 CLBLL_R_X23Y98/CLBLL_IMUX25 CLBLL_R_X23Y98/CLBLL_L_B5 CLBLL_R_X23Y99/CLBLL_BYP3 CLBLL_R_X23Y99/CLBLL_EE2BEG3 CLBLL_R_X23Y99/CLBLL_IMUX32 CLBLL_R_X23Y99/CLBLL_IMUX34 CLBLL_R_X23Y99/CLBLL_LL_C1 CLBLL_R_X23Y99/CLBLL_LL_CX CLBLL_R_X23Y99/CLBLL_L_C6 CLBLL_R_X25Y94/CLBLL_IMUX22 CLBLL_R_X25Y94/CLBLL_IMUX30 CLBLL_R_X25Y94/CLBLL_LL_AQ CLBLL_R_X25Y94/CLBLL_LL_C3 CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y94/CLBLL_L_C5 CLBLL_R_X25Y99/CLBLL_IMUX14 CLBLL_R_X25Y99/CLBLL_IMUX20 CLBLL_R_X25Y99/CLBLL_L_B1 CLBLL_R_X25Y99/CLBLL_L_C2 CLBLM_L_X22Y97/CLBLM_IMUX18 CLBLM_L_X22Y97/CLBLM_M_B2 CLBLM_L_X24Y94/CLBLM_WW2END0 CLBLM_L_X24Y98/CLBLM_EL1BEG3 CLBLM_L_X24Y98/CLBLM_IMUX37 CLBLM_L_X24Y98/CLBLM_L_D4 CLBLM_L_X24Y99/CLBLM_EE2BEG3 INT_L_X22Y97/IMUX_L18 INT_L_X22Y97/NE2BEG1 INT_L_X22Y97/NW2END1 INT_L_X22Y97/WR1END1 INT_L_X22Y98/NE2A1 INT_L_X24Y94/WW2A0 INT_L_X24Y98/EL1END3 INT_L_X24Y98/IMUX_L37 INT_L_X24Y99/EE2A3 INT_R_X23Y94/NN2BEG1 INT_R_X23Y94/WW2END0 INT_R_X23Y95/NN2A1 INT_R_X23Y96/BYP7 INT_R_X23Y96/BYP_ALT7 INT_R_X23Y96/IMUX33 INT_R_X23Y96/IMUX41 INT_R_X23Y96/NL1BEG0 INT_R_X23Y96/NL1END_S3_0 INT_R_X23Y96/NN2END1 INT_R_X23Y96/NW2BEG1 INT_R_X23Y97/NL1END0 INT_R_X23Y97/NW2A1 INT_R_X23Y97/WR1BEG1 INT_R_X23Y98/EL1BEG3 INT_R_X23Y98/IMUX25 INT_R_X23Y98/NE2END1 INT_R_X23Y98/NL1BEG0 INT_R_X23Y98/NL1END_S3_0 INT_R_X23Y98/NR1BEG1 INT_R_X23Y99/BYP3 INT_R_X23Y99/BYP_ALT3 INT_R_X23Y99/EE2BEG3 INT_R_X23Y99/EL1BEG_N3 INT_R_X23Y99/IMUX32 INT_R_X23Y99/IMUX34 INT_R_X23Y99/NL1BEG_N3 INT_R_X23Y99/NL1END0 INT_R_X23Y99/NR1END1 INT_R_X25Y94/IMUX22 INT_R_X25Y94/IMUX30 INT_R_X25Y94/LOGIC_OUTS4 INT_R_X25Y94/NL1BEG_N3 INT_R_X25Y94/WW2BEG0 INT_R_X25Y99/EE2END3 INT_R_X25Y99/FAN_ALT1 INT_R_X25Y99/FAN_BOUNCE1 INT_R_X25Y99/IMUX14 INT_R_X25Y99/IMUX20 VBRK_X60Y102/VBRK_EL1BEG3 VBRK_X60Y103/VBRK_EE2BEG3 VBRK_X60Y98/VBRK_WW2END0 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y99/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y94/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y97/INT_L.NW2END1->>NE2BEG1 INT_L_X22Y97/INT_L.WR1END1->>IMUX_L18 INT_L_X24Y98/INT_L.EL1END3->>IMUX_L37 INT_R_X23Y94/INT_R.WW2END0->>NN2BEG1 INT_R_X23Y96/INT_R.BYP_ALT7->>BYP7 INT_R_X23Y96/INT_R.NL1END_S3_0->>BYP_ALT7 INT_R_X23Y96/INT_R.NN2END1->>IMUX33 INT_R_X23Y96/INT_R.NN2END1->>IMUX41 INT_R_X23Y96/INT_R.NN2END1->>NL1BEG0 INT_R_X23Y96/INT_R.NN2END1->>NW2BEG1 INT_R_X23Y97/INT_R.NL1END0->>WR1BEG1 INT_R_X23Y98/INT_R.NE2END1->>IMUX25 INT_R_X23Y98/INT_R.NE2END1->>NL1BEG0 INT_R_X23Y98/INT_R.NE2END1->>NR1BEG1 INT_R_X23Y99/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y99/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X23Y99/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X23Y99/INT_R.NL1END0->>EL1BEG_N3 INT_R_X23Y99/INT_R.NL1END0->>IMUX32 INT_R_X23Y99/INT_R.NL1END0->>NL1BEG_N3 INT_R_X23Y99/INT_R.NR1END1->>IMUX34 INT_R_X25Y94/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X25Y94/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X25Y94/INT_R.NL1BEG_N3->>IMUX22 INT_R_X25Y94/INT_R.NL1BEG_N3->>IMUX30 INT_R_X25Y99/INT_R.EE2END3->>FAN_ALT1 INT_R_X25Y99/INT_R.EE2END3->>IMUX14 INT_R_X25Y99/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y99/INT_R.FAN_BOUNCE1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

carry20_in[11] - 
wires: BRKH_INT_X23Y99/BRKH_INT_SS2END0 CLBLL_R_X21Y101/CLBLL_ER1BEG1 CLBLL_R_X21Y101/CLBLL_WW2END0 CLBLL_R_X23Y100/CLBLL_SE2A2 CLBLL_R_X23Y101/CLBLL_BYP3 CLBLL_R_X23Y101/CLBLL_EL1BEG1 CLBLL_R_X23Y101/CLBLL_IMUX32 CLBLL_R_X23Y101/CLBLL_IMUX34 CLBLL_R_X23Y101/CLBLL_LL_C1 CLBLL_R_X23Y101/CLBLL_LL_CX CLBLL_R_X23Y101/CLBLL_L_C6 CLBLL_R_X23Y103/CLBLL_EE2BEG3 CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y103/CLBLL_L_AQ CLBLL_R_X23Y104/CLBLL_IMUX14 CLBLL_R_X23Y104/CLBLL_L_B1 CLBLL_R_X23Y98/CLBLL_IMUX16 CLBLL_R_X23Y98/CLBLL_L_B3 CLBLL_R_X23Y99/CLBLL_EE2BEG0 CLBLL_R_X25Y100/CLBLL_IMUX10 CLBLL_R_X25Y100/CLBLL_L_A4 CLBLL_R_X25Y104/CLBLL_NE2A3 CLBLL_R_X25Y99/CLBLL_ER1BEG1 CLBLL_R_X25Y99/CLBLL_IMUX16 CLBLL_R_X25Y99/CLBLL_L_B3 CLBLM_L_X22Y101/CLBLM_ER1BEG1 CLBLM_L_X22Y101/CLBLM_WW2END0 CLBLM_L_X24Y100/CLBLM_IMUX36 CLBLM_L_X24Y100/CLBLM_L_D2 CLBLM_L_X24Y100/CLBLM_SE2A2 CLBLM_L_X24Y101/CLBLM_EL1BEG1 CLBLM_L_X24Y103/CLBLM_EE2BEG3 CLBLM_L_X24Y99/CLBLM_EE2BEG0 CLBLM_L_X26Y104/CLBLM_IMUX29 CLBLM_L_X26Y104/CLBLM_M_C2 CLBLM_L_X26Y104/CLBLM_NE2A3 CLBLM_L_X26Y99/CLBLM_ER1BEG1 CLBLM_L_X26Y99/CLBLM_IMUX35 CLBLM_L_X26Y99/CLBLM_M_C6 INT_L_X22Y101/ER1BEG2 INT_L_X22Y101/ER1END1 INT_L_X22Y101/WW2A0 INT_L_X24Y100/IMUX_L36 INT_L_X24Y100/SE2A1 INT_L_X24Y100/SE2END2 INT_L_X24Y101/EL1END1 INT_L_X24Y101/SE2BEG1 INT_L_X24Y103/EE2A3 INT_L_X24Y99/EE2A0 INT_L_X26Y104/IMUX_L29 INT_L_X26Y104/NE2END3 INT_L_X26Y99/ER1END1 INT_L_X26Y99/IMUX_L35 INT_R_X21Y101/ER1BEG1 INT_R_X21Y101/WW2END0 INT_R_X23Y100/SE2A2 INT_R_X23Y100/SS2A0 INT_R_X23Y101/BYP3 INT_R_X23Y101/BYP_ALT3 INT_R_X23Y101/EL1BEG1 INT_R_X23Y101/ER1END2 INT_R_X23Y101/FAN_ALT1 INT_R_X23Y101/FAN_BOUNCE1 INT_R_X23Y101/IMUX32 INT_R_X23Y101/IMUX34 INT_R_X23Y101/SE2BEG2 INT_R_X23Y101/SS2BEG0 INT_R_X23Y101/SS2END0 INT_R_X23Y101/WW2BEG0 INT_R_X23Y102/SS2A0 INT_R_X23Y103/EE2BEG3 INT_R_X23Y103/LOGIC_OUTS0 INT_R_X23Y103/NL1BEG_N3 INT_R_X23Y103/NR1BEG3 INT_R_X23Y103/SS2BEG0 INT_R_X23Y104/IMUX14 INT_R_X23Y104/NR1END3 INT_R_X23Y98/IMUX16 INT_R_X23Y98/SL1END0 INT_R_X23Y99/EE2BEG0 INT_R_X23Y99/SL1BEG0 INT_R_X23Y99/SS2END0 INT_R_X25Y100/IMUX10 INT_R_X25Y100/SE2END1 INT_R_X25Y103/EE2END3 INT_R_X25Y103/NE2BEG3 INT_R_X25Y104/NE2A3 INT_R_X25Y99/EE2END0 INT_R_X25Y99/ER1BEG1 INT_R_X25Y99/IMUX16 VBRK_X60Y103/VBRK_EE2BEG0 VBRK_X60Y105/VBRK_SE2A2 VBRK_X60Y106/VBRK_EL1BEG1 VBRK_X60Y108/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y103/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y101/INT_L.ER1END1->>ER1BEG2 INT_L_X24Y100/INT_L.SE2END2->>IMUX_L36 INT_L_X24Y101/INT_L.EL1END1->>SE2BEG1 INT_L_X26Y104/INT_L.NE2END3->>IMUX_L29 INT_L_X26Y99/INT_L.ER1END1->>IMUX_L35 INT_R_X21Y101/INT_R.WW2END0->>ER1BEG1 INT_R_X23Y101/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y101/INT_R.ER1END2->>BYP_ALT3 INT_R_X23Y101/INT_R.ER1END2->>EL1BEG1 INT_R_X23Y101/INT_R.ER1END2->>FAN_ALT1 INT_R_X23Y101/INT_R.ER1END2->>SE2BEG2 INT_R_X23Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y101/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X23Y101/INT_R.SS2END0->>IMUX32 INT_R_X23Y101/INT_R.SS2END0->>SS2BEG0 INT_R_X23Y101/INT_R.SS2END0->>WW2BEG0 INT_R_X23Y103/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y103/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X23Y103/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X23Y103/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X23Y104/INT_R.NR1END3->>IMUX14 INT_R_X23Y98/INT_R.SL1END0->>IMUX16 INT_R_X23Y99/INT_R.SS2END0->>EE2BEG0 INT_R_X23Y99/INT_R.SS2END0->>SL1BEG0 INT_R_X25Y100/INT_R.SE2END1->>IMUX10 INT_R_X25Y103/INT_R.EE2END3->>NE2BEG3 INT_R_X25Y99/INT_R.EE2END0->>ER1BEG1 INT_R_X25Y99/INT_R.EE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regfil_reg_n_0_[1][3] - 
wires: BRKH_INT_X23Y99/BRKH_INT_WW2END3 BRKH_INT_X25Y99/BRKH_INT_NN6E0 BRKH_INT_X25Y99/BRKH_INT_NN6END_S1_0 CLBLL_R_X23Y98/CLBLL_IMUX13 CLBLL_R_X23Y98/CLBLL_L_B6 CLBLL_R_X23Y98/CLBLL_WW2END1 CLBLL_R_X23Y99/CLBLL_WW2END3 CLBLL_R_X25Y94/CLBLL_IMUX23 CLBLL_R_X25Y94/CLBLL_IMUX31 CLBLL_R_X25Y94/CLBLL_LL_C5 CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y94/CLBLL_L_AQ CLBLL_R_X25Y94/CLBLL_L_C3 CLBLL_R_X25Y97/CLBLL_IMUX40 CLBLL_R_X25Y97/CLBLL_LL_D1 CLBLL_R_X25Y99/CLBLL_IMUX26 CLBLL_R_X25Y99/CLBLL_IMUX33 CLBLL_R_X25Y99/CLBLL_L_B4 CLBLL_R_X25Y99/CLBLL_L_C1 CLBLM_L_X22Y97/CLBLM_BYP7 CLBLM_L_X22Y97/CLBLM_IMUX20 CLBLM_L_X22Y97/CLBLM_IMUX36 CLBLM_L_X22Y97/CLBLM_L_C2 CLBLM_L_X22Y97/CLBLM_L_D2 CLBLM_L_X22Y97/CLBLM_L_DX CLBLM_L_X22Y99/CLBLM_BYP2 CLBLM_L_X22Y99/CLBLM_IMUX21 CLBLM_L_X22Y99/CLBLM_IMUX35 CLBLM_L_X22Y99/CLBLM_L_C4 CLBLM_L_X22Y99/CLBLM_L_CX CLBLM_L_X22Y99/CLBLM_M_C6 CLBLM_L_X24Y98/CLBLM_WW2END1 CLBLM_L_X24Y99/CLBLM_WW2END3 INT_L_X22Y97/BYP_ALT7 INT_L_X22Y97/BYP_L7 INT_L_X22Y97/IMUX_L20 INT_L_X22Y97/IMUX_L36 INT_L_X22Y97/SL1END3 INT_L_X22Y97/SR1END1 INT_L_X22Y98/SL1BEG3 INT_L_X22Y98/SR1BEG1 INT_L_X22Y98/SW2END3 INT_L_X22Y98/WL1END0 INT_L_X22Y99/BYP_ALT2 INT_L_X22Y99/BYP_L2 INT_L_X22Y99/FAN_ALT5 INT_L_X22Y99/FAN_BOUNCE5 INT_L_X22Y99/IMUX_L21 INT_L_X22Y99/IMUX_L35 INT_L_X22Y99/SW2END_N0_3 INT_L_X22Y99/WL1END2 INT_L_X24Y98/WW2A1 INT_L_X24Y99/WW2A3 INT_R_X23Y100/WW2END_N0_3 INT_R_X23Y98/BYP_ALT5 INT_R_X23Y98/BYP_BOUNCE5 INT_R_X23Y98/IMUX13 INT_R_X23Y98/SW2A3 INT_R_X23Y98/WL1BEG0 INT_R_X23Y98/WW2END1 INT_R_X23Y99/SW2BEG3 INT_R_X23Y99/WL1BEG2 INT_R_X23Y99/WW2END3 INT_R_X25Y100/NN6END0 INT_R_X25Y94/BYP_ALT0 INT_R_X25Y94/BYP_ALT5 INT_R_X25Y94/BYP_BOUNCE0 INT_R_X25Y94/BYP_BOUNCE5 INT_R_X25Y94/IMUX23 INT_R_X25Y94/IMUX31 INT_R_X25Y94/LOGIC_OUTS0 INT_R_X25Y94/NN6BEG0 INT_R_X25Y95/NN6A0 INT_R_X25Y96/NN6B0 INT_R_X25Y97/IMUX40 INT_R_X25Y97/NN6C0 INT_R_X25Y97/SS2END0 INT_R_X25Y98/NN6D0 INT_R_X25Y98/SR1END1 INT_R_X25Y98/SS2A0 INT_R_X25Y98/WW2BEG1 INT_R_X25Y99/IMUX26 INT_R_X25Y99/IMUX33 INT_R_X25Y99/NN6E0 INT_R_X25Y99/NN6END_S1_0 INT_R_X25Y99/SR1BEG1 INT_R_X25Y99/SR1BEG_S0 INT_R_X25Y99/SS2BEG0 INT_R_X25Y99/WW2BEG3 VBRK_X60Y102/VBRK_WW2END1 VBRK_X60Y103/VBRK_WW2END3 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y94/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X22Y97/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y99/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y97/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y97/INT_L.SL1END3->>BYP_ALT7 INT_L_X22Y97/INT_L.SR1END1->>IMUX_L20 INT_L_X22Y97/INT_L.SR1END1->>IMUX_L36 INT_L_X22Y98/INT_L.SW2END3->>SL1BEG3 INT_L_X22Y98/INT_L.WL1END0->>SR1BEG1 INT_L_X22Y99/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y99/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y99/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y99/INT_L.WL1END2->>BYP_ALT2 INT_L_X22Y99/INT_L.WL1END2->>FAN_ALT5 INT_L_X22Y99/INT_L.WL1END2->>IMUX_L21 INT_R_X23Y98/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y98/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X23Y98/INT_R.WW2END1->>BYP_ALT5 INT_R_X23Y98/INT_R.WW2END1->>WL1BEG0 INT_R_X23Y99/INT_R.WW2END3->>SW2BEG3 INT_R_X23Y99/INT_R.WW2END3->>WL1BEG2 INT_R_X25Y94/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y94/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y94/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X25Y94/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X25Y94/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X25Y94/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X25Y94/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X25Y97/INT_R.SS2END0->>IMUX40 INT_R_X25Y98/INT_R.SR1END1->>WW2BEG1 INT_R_X25Y99/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X25Y99/INT_R.NN6END_S1_0->>WW2BEG3 INT_R_X25Y99/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y99/INT_R.SR1BEG_S0->>IMUX33 INT_R_X25Y99/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X25Y99/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

carry2[11] - 
wires: BRKH_INT_X23Y99/BRKH_INT_SS2A2 BRKH_INT_X25Y99/BRKH_INT_SE2A2 CLBLL_R_X21Y101/CLBLL_SE2A2 CLBLL_R_X21Y102/CLBLL_LL_CQ CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS6 CLBLL_R_X23Y100/CLBLL_EE2BEG2 CLBLL_R_X23Y98/CLBLL_IMUX14 CLBLL_R_X23Y98/CLBLL_L_B1 CLBLL_R_X25Y100/CLBLL_IMUX0 CLBLL_R_X25Y100/CLBLL_L_A3 CLBLL_R_X25Y106/CLBLL_EL1BEG1 CLBLL_R_X25Y99/CLBLL_IMUX19 CLBLL_R_X25Y99/CLBLL_IMUX43 CLBLL_R_X25Y99/CLBLL_LL_D6 CLBLL_R_X25Y99/CLBLL_L_B2 CLBLL_R_X25Y99/CLBLL_SE2A2 CLBLL_R_X25Y99/CLBLL_WL1END1 CLBLM_L_X22Y101/CLBLM_BYP2 CLBLM_L_X22Y101/CLBLM_IMUX20 CLBLM_L_X22Y101/CLBLM_IMUX35 CLBLM_L_X22Y101/CLBLM_L_C2 CLBLM_L_X22Y101/CLBLM_L_CX CLBLM_L_X22Y101/CLBLM_M_C6 CLBLM_L_X22Y101/CLBLM_SE2A2 CLBLM_L_X24Y100/CLBLM_EE2BEG2 CLBLM_L_X26Y104/CLBLM_IMUX35 CLBLM_L_X26Y104/CLBLM_M_C6 CLBLM_L_X26Y106/CLBLM_EL1BEG1 CLBLM_L_X26Y99/CLBLM_IMUX28 CLBLM_L_X26Y99/CLBLM_M_C4 CLBLM_L_X26Y99/CLBLM_SE2A2 CLBLM_L_X26Y99/CLBLM_WL1END1 INT_L_X22Y100/SE2A2 INT_L_X22Y101/BYP_ALT2 INT_L_X22Y101/BYP_L2 INT_L_X22Y101/FAN_ALT5 INT_L_X22Y101/FAN_BOUNCE5 INT_L_X22Y101/IMUX_L20 INT_L_X22Y101/IMUX_L35 INT_L_X22Y101/SE2BEG2 INT_L_X22Y101/SE2END2 INT_L_X24Y100/EE2A2 INT_L_X26Y104/IMUX_L35 INT_L_X26Y104/SS2END1 INT_L_X26Y105/SS2A1 INT_L_X26Y106/EL1END1 INT_L_X26Y106/SS2BEG1 INT_L_X26Y99/IMUX_L28 INT_L_X26Y99/SE2END2 INT_L_X26Y99/WL1BEG1 INT_R_X21Y101/SE2A2 INT_R_X21Y102/LOGIC_OUTS6 INT_R_X21Y102/SE2BEG2 INT_R_X23Y100/EE2BEG2 INT_R_X23Y100/SE2END2 INT_R_X23Y100/SS2BEG2 INT_R_X23Y98/IMUX14 INT_R_X23Y98/SS2END2 INT_R_X23Y99/SS2A2 INT_R_X25Y100/EE2END2 INT_R_X25Y100/FAN_ALT7 INT_R_X25Y100/FAN_BOUNCE7 INT_R_X25Y100/IMUX0 INT_R_X25Y100/NN6BEG2 INT_R_X25Y100/SE2BEG2 INT_R_X25Y101/NN6A2 INT_R_X25Y102/NN6B2 INT_R_X25Y103/NN6C2 INT_R_X25Y104/NN6D2 INT_R_X25Y105/NN6E2 INT_R_X25Y106/EL1BEG1 INT_R_X25Y106/NN6END2 INT_R_X25Y99/IMUX19 INT_R_X25Y99/IMUX43 INT_R_X25Y99/SE2A2 INT_R_X25Y99/WL1END1 VBRK_X60Y105/VBRK_EE2BEG2 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X22Y101/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y101/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y101/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y101/INT_L.SE2END2->>BYP_ALT2 INT_L_X22Y101/INT_L.SE2END2->>FAN_ALT5 INT_L_X22Y101/INT_L.SE2END2->>IMUX_L20 INT_L_X22Y101/INT_L.SE2END2->>SE2BEG2 INT_L_X26Y104/INT_L.SS2END1->>IMUX_L35 INT_L_X26Y106/INT_L.EL1END1->>SS2BEG1 INT_L_X26Y99/INT_L.SE2END2->>IMUX_L28 INT_L_X26Y99/INT_L.SE2END2->>WL1BEG1 INT_R_X21Y102/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X23Y100/INT_R.SE2END2->>EE2BEG2 INT_R_X23Y100/INT_R.SE2END2->>SS2BEG2 INT_R_X23Y98/INT_R.SS2END2->>IMUX14 INT_R_X25Y100/INT_R.EE2END2->>FAN_ALT7 INT_R_X25Y100/INT_R.EE2END2->>NN6BEG2 INT_R_X25Y100/INT_R.EE2END2->>SE2BEG2 INT_R_X25Y100/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y100/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X25Y106/INT_R.NN6END2->>EL1BEG1 INT_R_X25Y99/INT_R.WL1END1->>IMUX19 INT_R_X25Y99/INT_R.WL1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[3]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][3] - 
wires: CLBLL_R_X21Y98/CLBLL_EL1BEG3 CLBLL_R_X21Y99/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y99/CLBLL_L_AQ CLBLL_R_X23Y98/CLBLL_EE2BEG2 CLBLL_R_X23Y98/CLBLL_IMUX5 CLBLL_R_X23Y98/CLBLL_L_A6 CLBLL_R_X25Y99/CLBLL_IMUX5 CLBLL_R_X25Y99/CLBLL_L_A6 CLBLM_L_X22Y98/CLBLM_EL1BEG3 CLBLM_L_X24Y98/CLBLM_EE2BEG2 INT_L_X22Y98/EL1BEG2 INT_L_X22Y98/EL1END3 INT_L_X24Y98/EE2A2 INT_R_X21Y98/EL1BEG3 INT_R_X21Y99/EL1BEG_N3 INT_R_X21Y99/LOGIC_OUTS0 INT_R_X23Y98/EE2BEG2 INT_R_X23Y98/EL1END2 INT_R_X23Y98/IMUX5 INT_R_X25Y98/EE2END2 INT_R_X25Y98/NR1BEG2 INT_R_X25Y99/IMUX5 INT_R_X25Y99/NR1END2 VBRK_X60Y102/VBRK_EE2BEG2 
pips: CLBLL_R_X21Y99/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X22Y98/INT_L.EL1END3->>EL1BEG2 INT_R_X21Y99/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X23Y98/INT_R.EL1END2->>EE2BEG2 INT_R_X23Y98/INT_R.EL1END2->>IMUX5 INT_R_X25Y98/INT_R.EE2END2->>NR1BEG2 INT_R_X25Y99/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][3] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN2BEG3 BRKH_INT_X27Y99/BRKH_INT_NN6D0 CLBLL_R_X23Y98/CLBLL_IMUX0 CLBLL_R_X23Y98/CLBLL_L_A3 CLBLL_R_X23Y98/CLBLL_WR1END0 CLBLL_R_X25Y101/CLBLL_IMUX34 CLBLL_R_X25Y101/CLBLL_L_C6 CLBLL_R_X25Y102/CLBLL_BYP3 CLBLL_R_X25Y102/CLBLL_IMUX28 CLBLL_R_X25Y102/CLBLL_LL_C4 CLBLL_R_X25Y102/CLBLL_LL_CX CLBLL_R_X25Y94/CLBLL_IMUX32 CLBLL_R_X25Y94/CLBLL_IMUX33 CLBLL_R_X25Y94/CLBLL_IMUX41 CLBLL_R_X25Y94/CLBLL_LL_C1 CLBLL_R_X25Y94/CLBLL_L_C1 CLBLL_R_X25Y94/CLBLL_L_D1 CLBLL_R_X25Y95/CLBLL_EE2BEG0 CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y95/CLBLL_L_AQ CLBLL_R_X25Y97/CLBLL_BYP6 CLBLL_R_X25Y97/CLBLL_EE2A3 CLBLL_R_X25Y97/CLBLL_EL1BEG2 CLBLL_R_X25Y97/CLBLL_IMUX45 CLBLL_R_X25Y97/CLBLL_LL_D2 CLBLL_R_X25Y97/CLBLL_LL_DX CLBLL_R_X25Y99/CLBLL_IMUX0 CLBLL_R_X25Y99/CLBLL_L_A3 CLBLL_R_X27Y101/CLBLL_EE2BEG0 CLBLL_R_X27Y94/CLBLL_IMUX25 CLBLL_R_X27Y94/CLBLL_L_B5 CLBLL_R_X27Y94/CLBLL_WW2END0 CLBLL_R_X27Y95/CLBLL_EE2BEG0 CLBLL_R_X29Y101/CLBLL_IMUX33 CLBLL_R_X29Y101/CLBLL_L_C1 CLBLL_R_X29Y94/CLBLL_IMUX17 CLBLL_R_X29Y94/CLBLL_LL_B3 CLBLL_R_X29Y95/CLBLL_IMUX24 CLBLL_R_X29Y95/CLBLL_LL_B5 CLBLM_L_X24Y95/CLBLM_IMUX45 CLBLM_L_X24Y95/CLBLM_M_D2 CLBLM_L_X24Y96/CLBLM_BYP6 CLBLM_L_X24Y96/CLBLM_IMUX28 CLBLM_L_X24Y96/CLBLM_IMUX44 CLBLM_L_X24Y96/CLBLM_M_C4 CLBLM_L_X24Y96/CLBLM_M_D4 CLBLM_L_X24Y96/CLBLM_M_DX CLBLM_L_X24Y98/CLBLM_BYP7 CLBLM_L_X24Y98/CLBLM_IMUX39 CLBLM_L_X24Y98/CLBLM_IMUX8 CLBLM_L_X24Y98/CLBLM_L_D3 CLBLM_L_X24Y98/CLBLM_L_DX CLBLM_L_X24Y98/CLBLM_M_A5 CLBLM_L_X24Y98/CLBLM_WR1END0 CLBLM_L_X26Y95/CLBLM_EE2BEG0 CLBLM_L_X26Y97/CLBLM_BYP7 CLBLM_L_X26Y97/CLBLM_EE2A3 CLBLM_L_X26Y97/CLBLM_EL1BEG2 CLBLM_L_X26Y97/CLBLM_IMUX36 CLBLM_L_X26Y97/CLBLM_L_D2 CLBLM_L_X26Y97/CLBLM_L_DX CLBLM_L_X28Y101/CLBLM_EE2BEG0 CLBLM_L_X28Y94/CLBLM_IMUX16 CLBLM_L_X28Y94/CLBLM_L_B3 CLBLM_L_X28Y94/CLBLM_WW2END0 CLBLM_L_X28Y95/CLBLM_EE2BEG0 INT_L_X24Y94/WL1END3 INT_L_X24Y95/IMUX_L45 INT_L_X24Y95/NL1BEG2 INT_L_X24Y95/NL1BEG_N3 INT_L_X24Y95/NR1BEG3 INT_L_X24Y95/WL1END_N1_3 INT_L_X24Y96/BYP_ALT6 INT_L_X24Y96/BYP_L6 INT_L_X24Y96/IMUX_L28 INT_L_X24Y96/IMUX_L44 INT_L_X24Y96/NL1END2 INT_L_X24Y96/NR1BEG3 INT_L_X24Y96/NR1END3 INT_L_X24Y97/EE2BEG3 INT_L_X24Y97/NR1BEG3 INT_L_X24Y97/NR1END3 INT_L_X24Y97/WR1BEG_S0 INT_L_X24Y97/WR1END_S1_0 INT_L_X24Y98/BYP_ALT7 INT_L_X24Y98/BYP_L7 INT_L_X24Y98/IMUX_L39 INT_L_X24Y98/IMUX_L8 INT_L_X24Y98/NE2BEG3 INT_L_X24Y98/NR1END3 INT_L_X24Y98/WR1BEG0 INT_L_X24Y98/WR1END0 INT_L_X24Y99/NE2A3 INT_L_X26Y95/EE2A0 INT_L_X26Y97/BYP_ALT7 INT_L_X26Y97/BYP_L7 INT_L_X26Y97/EE2END3 INT_L_X26Y97/EL1END2 INT_L_X26Y97/IMUX_L36 INT_L_X28Y101/EE2A0 INT_L_X28Y93/WL1END3 INT_L_X28Y94/IMUX_L16 INT_L_X28Y94/WL1END_N1_3 INT_L_X28Y94/WW2A0 INT_L_X28Y95/EE2A0 INT_R_X23Y97/WR1END_S1_0 INT_R_X23Y98/IMUX0 INT_R_X23Y98/WR1END0 INT_R_X25Y100/NN2A3 INT_R_X25Y101/FAN_ALT1 INT_R_X25Y101/FAN_BOUNCE1 INT_R_X25Y101/IMUX34 INT_R_X25Y101/NL1BEG2 INT_R_X25Y101/NN2END3 INT_R_X25Y101/NR1BEG3 INT_R_X25Y102/BYP3 INT_R_X25Y102/BYP_ALT3 INT_R_X25Y102/FAN_ALT3 INT_R_X25Y102/FAN_BOUNCE3 INT_R_X25Y102/IMUX28 INT_R_X25Y102/NL1END2 INT_R_X25Y102/NR1END3 INT_R_X25Y94/IMUX32 INT_R_X25Y94/IMUX33 INT_R_X25Y94/IMUX41 INT_R_X25Y94/SL1END0 INT_R_X25Y94/WL1BEG3 INT_R_X25Y95/EE2BEG0 INT_R_X25Y95/LOGIC_OUTS0 INT_R_X25Y95/NN2BEG0 INT_R_X25Y95/SL1BEG0 INT_R_X25Y95/WL1BEG_N3 INT_R_X25Y96/NN2A0 INT_R_X25Y96/NN2END_S2_0 INT_R_X25Y97/BYP6 INT_R_X25Y97/BYP_ALT6 INT_R_X25Y97/EE2A3 INT_R_X25Y97/EL1BEG2 INT_R_X25Y97/IMUX45 INT_R_X25Y97/NL1BEG_N3 INT_R_X25Y97/NN2BEG0 INT_R_X25Y97/NN2END0 INT_R_X25Y97/WR1BEG_S0 INT_R_X25Y98/NN2A0 INT_R_X25Y98/NN2END_S2_0 INT_R_X25Y98/WR1BEG0 INT_R_X25Y99/IMUX0 INT_R_X25Y99/NE2END3 INT_R_X25Y99/NN2BEG3 INT_R_X25Y99/NN2END0 INT_R_X27Y100/NN6E0 INT_R_X27Y100/NN6END_S1_0 INT_R_X27Y101/EE2BEG0 INT_R_X27Y101/NN6END0 INT_R_X27Y94/IMUX25 INT_R_X27Y94/WW2END0 INT_R_X27Y95/EE2BEG0 INT_R_X27Y95/EE2END0 INT_R_X27Y95/NN6BEG0 INT_R_X27Y96/NN6A0 INT_R_X27Y97/NN6B0 INT_R_X27Y98/NN6C0 INT_R_X27Y99/NN6D0 INT_R_X29Y101/EE2END0 INT_R_X29Y101/IMUX33 INT_R_X29Y93/WL1BEG3 INT_R_X29Y94/IMUX17 INT_R_X29Y94/SL1END0 INT_R_X29Y94/WL1BEG_N3 INT_R_X29Y94/WW2BEG0 INT_R_X29Y95/EE2END0 INT_R_X29Y95/IMUX24 INT_R_X29Y95/SL1BEG0 VBRK_X60Y102/VBRK_WR1END0 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y101/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y102/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y97/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y98/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X24Y95/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X24Y95/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X24Y95/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X24Y95/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X24Y96/INT_L.BYP_ALT6->>BYP_L6 INT_L_X24Y96/INT_L.NL1END2->>IMUX_L28 INT_L_X24Y96/INT_L.NL1END2->>IMUX_L44 INT_L_X24Y96/INT_L.NR1END3->>BYP_ALT6 INT_L_X24Y96/INT_L.NR1END3->>NR1BEG3 INT_L_X24Y97/INT_L.NR1END3->>EE2BEG3 INT_L_X24Y97/INT_L.NR1END3->>NR1BEG3 INT_L_X24Y97/INT_L.NR1END3->>WR1BEG_S0 INT_L_X24Y98/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y98/INT_L.NR1END3->>BYP_ALT7 INT_L_X24Y98/INT_L.NR1END3->>IMUX_L39 INT_L_X24Y98/INT_L.NR1END3->>NE2BEG3 INT_L_X24Y98/INT_L.WR1END0->>IMUX_L8 INT_L_X26Y97/INT_L.BYP_ALT7->>BYP_L7 INT_L_X26Y97/INT_L.EE2END3->>BYP_ALT7 INT_L_X26Y97/INT_L.EL1END2->>IMUX_L36 INT_L_X28Y94/INT_L.WL1END_N1_3->>IMUX_L16 INT_R_X23Y98/INT_R.WR1END0->>IMUX0 INT_R_X25Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y101/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X25Y101/INT_R.NN2END3->>FAN_ALT1 INT_R_X25Y101/INT_R.NN2END3->>NL1BEG2 INT_R_X25Y101/INT_R.NN2END3->>NR1BEG3 INT_R_X25Y102/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y102/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y102/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X25Y102/INT_R.NL1END2->>IMUX28 INT_R_X25Y102/INT_R.NR1END3->>FAN_ALT3 INT_R_X25Y94/INT_R.SL1END0->>IMUX32 INT_R_X25Y94/INT_R.SL1END0->>IMUX33 INT_R_X25Y94/INT_R.SL1END0->>IMUX41 INT_R_X25Y95/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X25Y95/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X25Y95/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X25Y95/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X25Y97/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y97/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X25Y97/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X25Y97/INT_R.NL1BEG_N3->>IMUX45 INT_R_X25Y97/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X25Y97/INT_R.NN2END0->>NL1BEG_N3 INT_R_X25Y97/INT_R.NN2END0->>NN2BEG0 INT_R_X25Y99/INT_R.NE2END3->>NN2BEG3 INT_R_X25Y99/INT_R.NN2END0->>IMUX0 INT_R_X27Y101/INT_R.NN6END0->>EE2BEG0 INT_R_X27Y94/INT_R.WW2END0->>IMUX25 INT_R_X27Y95/INT_R.EE2END0->>EE2BEG0 INT_R_X27Y95/INT_R.EE2END0->>NN6BEG0 INT_R_X29Y101/INT_R.EE2END0->>IMUX33 INT_R_X29Y94/INT_R.SL1END0->>IMUX17 INT_R_X29Y94/INT_R.SL1END0->>WL1BEG_N3 INT_R_X29Y94/INT_R.SL1END0->>WW2BEG0 INT_R_X29Y95/INT_R.EE2END0->>IMUX24 INT_R_X29Y95/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

carry3[11] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SE2A3 BRKH_INT_X25Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X26Y99/BRKH_INT_WR1BEG_S0 CLBLL_R_X23Y103/CLBLL_IMUX26 CLBLL_R_X23Y103/CLBLL_L_B4 CLBLL_R_X23Y103/CLBLL_WL1END1 CLBLL_R_X23Y105/CLBLL_ER1BEG1 CLBLL_R_X23Y105/CLBLL_LL_AQ CLBLL_R_X23Y105/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y98/CLBLL_IMUX6 CLBLL_R_X23Y98/CLBLL_L_A1 CLBLL_R_X23Y98/CLBLL_SW2A2 CLBLL_R_X25Y100/CLBLL_IMUX20 CLBLL_R_X25Y100/CLBLL_L_C2 CLBLL_R_X25Y100/CLBLL_WR1END0 CLBLL_R_X25Y103/CLBLL_IMUX34 CLBLL_R_X25Y103/CLBLL_L_C6 CLBLL_R_X25Y104/CLBLL_BYP3 CLBLL_R_X25Y104/CLBLL_EL1BEG0 CLBLL_R_X25Y104/CLBLL_ER1BEG3 CLBLL_R_X25Y104/CLBLL_IMUX35 CLBLL_R_X25Y104/CLBLL_LL_C6 CLBLL_R_X25Y104/CLBLL_LL_CX CLBLL_R_X25Y94/CLBLL_ER1BEG0 CLBLL_R_X25Y98/CLBLL_SE2A3 CLBLL_R_X25Y99/CLBLL_BYP6 CLBLL_R_X25Y99/CLBLL_EL1BEG2 CLBLL_R_X25Y99/CLBLL_IMUX38 CLBLL_R_X25Y99/CLBLL_IMUX6 CLBLL_R_X25Y99/CLBLL_LL_D3 CLBLL_R_X25Y99/CLBLL_LL_DX CLBLL_R_X25Y99/CLBLL_L_A1 CLBLL_R_X27Y103/CLBLL_IMUX33 CLBLL_R_X27Y103/CLBLL_IMUX41 CLBLL_R_X27Y103/CLBLL_L_C1 CLBLL_R_X27Y103/CLBLL_L_D1 CLBLL_R_X27Y105/CLBLL_EE2A3 CLBLL_R_X27Y99/CLBLL_EE2BEG0 CLBLL_R_X29Y99/CLBLL_IMUX17 CLBLL_R_X29Y99/CLBLL_LL_B3 CLBLM_L_X24Y100/CLBLM_BYP7 CLBLM_L_X24Y100/CLBLM_IMUX39 CLBLM_L_X24Y100/CLBLM_L_D3 CLBLM_L_X24Y100/CLBLM_L_DX CLBLM_L_X24Y103/CLBLM_WL1END1 CLBLM_L_X24Y105/CLBLM_ER1BEG1 CLBLM_L_X24Y98/CLBLM_SW2A2 CLBLM_L_X26Y100/CLBLM_WR1END0 CLBLM_L_X26Y104/CLBLM_EL1BEG0 CLBLM_L_X26Y104/CLBLM_ER1BEG3 CLBLM_L_X26Y104/CLBLM_IMUX31 CLBLM_L_X26Y104/CLBLM_IMUX8 CLBLM_L_X26Y104/CLBLM_M_A5 CLBLM_L_X26Y104/CLBLM_M_C5 CLBLM_L_X26Y94/CLBLM_ER1BEG0 CLBLM_L_X26Y94/CLBLM_IMUX17 CLBLM_L_X26Y94/CLBLM_M_B3 CLBLM_L_X26Y98/CLBLM_SE2A3 CLBLM_L_X26Y99/CLBLM_BYP7 CLBLM_L_X26Y99/CLBLM_EL1BEG2 CLBLM_L_X26Y99/CLBLM_IMUX31 CLBLM_L_X26Y99/CLBLM_IMUX36 CLBLM_L_X26Y99/CLBLM_L_D2 CLBLM_L_X26Y99/CLBLM_L_DX CLBLM_L_X26Y99/CLBLM_M_C5 CLBLM_L_X28Y105/CLBLM_EE2A3 CLBLM_L_X28Y105/CLBLM_IMUX7 CLBLM_L_X28Y105/CLBLM_M_A1 CLBLM_L_X28Y99/CLBLM_EE2BEG0 INT_L_X24Y100/BYP_ALT7 INT_L_X24Y100/BYP_L7 INT_L_X24Y100/IMUX_L39 INT_L_X24Y100/SE2BEG3 INT_L_X24Y100/SW2END3 INT_L_X24Y101/SW2END_N0_3 INT_L_X24Y103/WL1BEG1 INT_L_X24Y103/WL1END2 INT_L_X24Y104/SE2A1 INT_L_X24Y105/ER1BEG2 INT_L_X24Y105/ER1END1 INT_L_X24Y105/SE2BEG1 INT_L_X24Y98/SW2A2 INT_L_X24Y99/SE2A3 INT_L_X24Y99/SW2BEG2 INT_L_X24Y99/WL1END2 INT_L_X26Y100/WR1BEG0 INT_L_X26Y103/EL1END_S3_0 INT_L_X26Y103/SE2A0 INT_L_X26Y104/EL1END0 INT_L_X26Y104/ER1END3 INT_L_X26Y104/IMUX_L31 INT_L_X26Y104/IMUX_L8 INT_L_X26Y104/NR1BEG3 INT_L_X26Y104/SE2BEG0 INT_L_X26Y105/EE2BEG3 INT_L_X26Y105/ER1END_N3_3 INT_L_X26Y105/NR1END3 INT_L_X26Y94/ER1END0 INT_L_X26Y94/IMUX_L17 INT_L_X26Y98/ER1BEG_S0 INT_L_X26Y98/NR1BEG3 INT_L_X26Y98/SE2END3 INT_L_X26Y99/BYP_ALT7 INT_L_X26Y99/BYP_L7 INT_L_X26Y99/EL1END2 INT_L_X26Y99/ER1BEG0 INT_L_X26Y99/IMUX_L31 INT_L_X26Y99/IMUX_L36 INT_L_X26Y99/NR1END3 INT_L_X26Y99/WR1BEG_S0 INT_L_X28Y105/EE2END3 INT_L_X28Y105/IMUX_L7 INT_L_X28Y99/EE2A0 INT_R_X23Y103/IMUX26 INT_R_X23Y103/WL1END1 INT_R_X23Y105/ER1BEG1 INT_R_X23Y105/LOGIC_OUTS4 INT_R_X23Y98/IMUX6 INT_R_X23Y98/SW2END2 INT_R_X25Y100/BYP_ALT0 INT_R_X25Y100/BYP_BOUNCE0 INT_R_X25Y100/IMUX20 INT_R_X25Y100/SW2A3 INT_R_X25Y100/WR1END0 INT_R_X25Y101/SS2END3 INT_R_X25Y101/SW2BEG3 INT_R_X25Y102/SS2A3 INT_R_X25Y102/SS2END_N0_3 INT_R_X25Y103/IMUX34 INT_R_X25Y103/SR1BEG_S0 INT_R_X25Y103/SR1END3 INT_R_X25Y103/SS2BEG3 INT_R_X25Y103/WL1BEG2 INT_R_X25Y104/BYP3 INT_R_X25Y104/BYP_ALT3 INT_R_X25Y104/EL1BEG0 INT_R_X25Y104/ER1BEG3 INT_R_X25Y104/IMUX35 INT_R_X25Y104/SE2END1 INT_R_X25Y104/SL1END2 INT_R_X25Y104/SR1BEG3 INT_R_X25Y104/SR1END_N3_3 INT_R_X25Y105/ER1END2 INT_R_X25Y105/SL1BEG2 INT_R_X25Y93/ER1BEG_S0 INT_R_X25Y93/SS6END3 INT_R_X25Y94/ER1BEG0 INT_R_X25Y94/SS6E3 INT_R_X25Y94/SS6END_N0_3 INT_R_X25Y95/SS6D3 INT_R_X25Y96/SS6C3 INT_R_X25Y97/SS6B3 INT_R_X25Y98/SE2A3 INT_R_X25Y98/SS6A3 INT_R_X25Y99/BYP6 INT_R_X25Y99/BYP_ALT6 INT_R_X25Y99/EL1BEG2 INT_R_X25Y99/IMUX38 INT_R_X25Y99/IMUX6 INT_R_X25Y99/SE2BEG3 INT_R_X25Y99/SE2END3 INT_R_X25Y99/SS6BEG3 INT_R_X25Y99/WL1BEG2 INT_R_X25Y99/WR1END_S1_0 INT_R_X27Y103/IMUX33 INT_R_X27Y103/IMUX41 INT_R_X27Y103/SE2END0 INT_R_X27Y105/EE2A3 INT_R_X27Y99/EE2BEG0 INT_R_X27Y99/ER1END0 INT_R_X29Y99/EE2END0 INT_R_X29Y99/IMUX17 VBRK_X60Y102/VBRK_SW2A2 VBRK_X60Y108/VBRK_WL1END1 VBRK_X60Y110/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y105/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y104/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y99/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X24Y100/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y100/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y100/INT_L.SW2END3->>BYP_ALT7 INT_L_X24Y100/INT_L.SW2END3->>IMUX_L39 INT_L_X24Y100/INT_L.SW2END3->>SE2BEG3 INT_L_X24Y103/INT_L.WL1END2->>WL1BEG1 INT_L_X24Y105/INT_L.ER1END1->>ER1BEG2 INT_L_X24Y105/INT_L.ER1END1->>SE2BEG1 INT_L_X24Y99/INT_L.WL1END2->>SW2BEG2 INT_L_X26Y104/INT_L.EL1END0->>IMUX_L8 INT_L_X26Y104/INT_L.EL1END0->>SE2BEG0 INT_L_X26Y104/INT_L.ER1END3->>IMUX_L31 INT_L_X26Y104/INT_L.ER1END3->>NR1BEG3 INT_L_X26Y105/INT_L.NR1END3->>EE2BEG3 INT_L_X26Y94/INT_L.ER1END0->>IMUX_L17 INT_L_X26Y98/INT_L.SE2END3->>ER1BEG_S0 INT_L_X26Y98/INT_L.SE2END3->>NR1BEG3 INT_L_X26Y99/INT_L.BYP_ALT7->>BYP_L7 INT_L_X26Y99/INT_L.EL1END2->>IMUX_L36 INT_L_X26Y99/INT_L.NR1END3->>BYP_ALT7 INT_L_X26Y99/INT_L.NR1END3->>IMUX_L31 INT_L_X26Y99/INT_L.NR1END3->>WR1BEG_S0 INT_L_X28Y105/INT_L.EE2END3->>IMUX_L7 INT_R_X23Y103/INT_R.WL1END1->>IMUX26 INT_R_X23Y105/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X23Y98/INT_R.SW2END2->>IMUX6 INT_R_X25Y100/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y100/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X25Y100/INT_R.WR1END0->>BYP_ALT0 INT_R_X25Y101/INT_R.SS2END3->>SW2BEG3 INT_R_X25Y103/INT_R.SR1BEG_S0->>IMUX34 INT_R_X25Y103/INT_R.SR1END3->>SR1BEG_S0 INT_R_X25Y103/INT_R.SR1END3->>SS2BEG3 INT_R_X25Y103/INT_R.SR1END3->>WL1BEG2 INT_R_X25Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y104/INT_R.SE2END1->>EL1BEG0 INT_R_X25Y104/INT_R.SE2END1->>IMUX35 INT_R_X25Y104/INT_R.SL1END2->>BYP_ALT3 INT_R_X25Y104/INT_R.SL1END2->>ER1BEG3 INT_R_X25Y104/INT_R.SL1END2->>SR1BEG3 INT_R_X25Y105/INT_R.ER1END2->>SL1BEG2 INT_R_X25Y93/INT_R.SS6END3->>ER1BEG_S0 INT_R_X25Y99/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y99/INT_R.SE2END3->>BYP_ALT6 INT_R_X25Y99/INT_R.SE2END3->>EL1BEG2 INT_R_X25Y99/INT_R.SE2END3->>IMUX38 INT_R_X25Y99/INT_R.SE2END3->>IMUX6 INT_R_X25Y99/INT_R.SE2END3->>SE2BEG3 INT_R_X25Y99/INT_R.SE2END3->>SS6BEG3 INT_R_X25Y99/INT_R.SE2END3->>WL1BEG2 INT_R_X27Y103/INT_R.SE2END0->>IMUX33 INT_R_X27Y103/INT_R.SE2END0->>IMUX41 INT_R_X27Y99/INT_R.ER1END0->>EE2BEG0 INT_R_X29Y99/INT_R.EE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][4] - 
wires: CLBLL_R_X19Y101/CLBLL_EE2BEG0 CLBLL_R_X19Y101/CLBLL_IMUX33 CLBLL_R_X19Y101/CLBLL_IMUX8 CLBLL_R_X19Y101/CLBLL_LL_A5 CLBLL_R_X19Y101/CLBLL_L_C1 CLBLL_R_X19Y102/CLBLL_EL1BEG2 CLBLL_R_X19Y102/CLBLL_IMUX0 CLBLL_R_X19Y102/CLBLL_IMUX14 CLBLL_R_X19Y102/CLBLL_IMUX2 CLBLL_R_X19Y102/CLBLL_IMUX46 CLBLL_R_X19Y102/CLBLL_LL_A2 CLBLL_R_X19Y102/CLBLL_LOGIC_OUTS0 CLBLL_R_X19Y102/CLBLL_L_A3 CLBLL_R_X19Y102/CLBLL_L_AQ CLBLL_R_X19Y102/CLBLL_L_B1 CLBLL_R_X19Y102/CLBLL_L_D5 CLBLL_R_X19Y103/CLBLL_NE2A3 CLBLL_R_X21Y101/CLBLL_IMUX0 CLBLL_R_X21Y101/CLBLL_L_A3 CLBLL_R_X21Y103/CLBLL_NE2A1 CLBLL_R_X21Y104/CLBLL_IMUX7 CLBLL_R_X21Y104/CLBLL_LL_A1 CLBLL_R_X23Y104/CLBLL_NE2A0 CLBLM_L_X20Y101/CLBLM_EE2BEG0 CLBLM_L_X20Y102/CLBLM_EL1BEG2 CLBLM_L_X20Y102/CLBLM_IMUX28 CLBLM_L_X20Y102/CLBLM_M_C4 CLBLM_L_X20Y103/CLBLM_NE2A3 CLBLM_L_X22Y103/CLBLM_IMUX10 CLBLM_L_X22Y103/CLBLM_IMUX20 CLBLM_L_X22Y103/CLBLM_L_A4 CLBLM_L_X22Y103/CLBLM_L_C2 CLBLM_L_X22Y103/CLBLM_NE2A1 CLBLM_L_X24Y104/CLBLM_IMUX0 CLBLM_L_X24Y104/CLBLM_IMUX16 CLBLM_L_X24Y104/CLBLM_L_A3 CLBLM_L_X24Y104/CLBLM_L_B3 CLBLM_L_X24Y104/CLBLM_NE2A0 INT_L_X20Y101/EE2A0 INT_L_X20Y102/EL1BEG1 INT_L_X20Y102/EL1END2 INT_L_X20Y102/IMUX_L28 INT_L_X20Y103/NE2BEG3 INT_L_X20Y103/NE2END3 INT_L_X20Y104/NE2A3 INT_L_X22Y103/BYP_ALT4 INT_L_X22Y103/BYP_BOUNCE4 INT_L_X22Y103/EL1BEG0 INT_L_X22Y103/IMUX_L10 INT_L_X22Y103/IMUX_L20 INT_L_X22Y103/NE2END1 INT_L_X24Y103/NE2END_S3_0 INT_L_X24Y104/IMUX_L0 INT_L_X24Y104/IMUX_L16 INT_L_X24Y104/NE2END0 INT_R_X19Y100/NR1BEG0 INT_R_X19Y100/SS2END0 INT_R_X19Y101/EE2BEG0 INT_R_X19Y101/IMUX33 INT_R_X19Y101/IMUX8 INT_R_X19Y101/NR1END0 INT_R_X19Y101/SS2A0 INT_R_X19Y102/EL1BEG2 INT_R_X19Y102/FAN_ALT1 INT_R_X19Y102/FAN_BOUNCE1 INT_R_X19Y102/IMUX0 INT_R_X19Y102/IMUX14 INT_R_X19Y102/IMUX2 INT_R_X19Y102/IMUX46 INT_R_X19Y102/LOGIC_OUTS0 INT_R_X19Y102/NE2BEG3 INT_R_X19Y102/NL1BEG_N3 INT_R_X19Y102/SS2BEG0 INT_R_X19Y103/NE2A3 INT_R_X21Y101/EE2END0 INT_R_X21Y101/IMUX0 INT_R_X21Y102/EL1END1 INT_R_X21Y102/NE2BEG1 INT_R_X21Y103/NE2A1 INT_R_X21Y104/IMUX7 INT_R_X21Y104/NE2END3 INT_R_X23Y102/EL1END_S3_0 INT_R_X23Y103/EL1END0 INT_R_X23Y103/NE2BEG0 INT_R_X23Y104/NE2A0 VBRK_X60Y109/VBRK_NE2A0 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y102/INT_L.EL1END2->>EL1BEG1 INT_L_X20Y102/INT_L.EL1END2->>IMUX_L28 INT_L_X20Y103/INT_L.NE2END3->>NE2BEG3 INT_L_X22Y103/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y103/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X22Y103/INT_L.NE2END1->>BYP_ALT4 INT_L_X22Y103/INT_L.NE2END1->>EL1BEG0 INT_L_X22Y103/INT_L.NE2END1->>IMUX_L10 INT_L_X24Y104/INT_L.NE2END0->>IMUX_L0 INT_L_X24Y104/INT_L.NE2END0->>IMUX_L16 INT_R_X19Y100/INT_R.SS2END0->>NR1BEG0 INT_R_X19Y101/INT_R.NR1END0->>EE2BEG0 INT_R_X19Y101/INT_R.NR1END0->>IMUX33 INT_R_X19Y101/INT_R.NR1END0->>IMUX8 INT_R_X19Y102/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X19Y102/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X19Y102/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X19Y102/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X19Y102/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X19Y102/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X19Y102/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X19Y102/INT_R.NL1BEG_N3->>IMUX14 INT_R_X19Y102/INT_R.NL1BEG_N3->>IMUX46 INT_R_X19Y102/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X21Y101/INT_R.EE2END0->>IMUX0 INT_R_X21Y102/INT_R.EL1END1->>NE2BEG1 INT_R_X21Y104/INT_R.NE2END3->>IMUX7 INT_R_X23Y103/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

aluopra_reg[4]_i_2_n_0 - 
wires: CLBLL_R_X21Y101/CLBLL_IMUX6 CLBLL_R_X21Y101/CLBLL_L_A1 CLBLL_R_X21Y101/CLBLL_SW2A2 CLBLM_L_X22Y101/CLBLM_SW2A2 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y103/CLBLM_L_AMUX INT_L_X22Y101/SW2A2 INT_L_X22Y102/SL1END2 INT_L_X22Y102/SW2BEG2 INT_L_X22Y103/LOGIC_OUTS_L16 INT_L_X22Y103/SL1BEG2 INT_R_X21Y101/IMUX6 INT_R_X21Y101/SW2END2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y102/INT_L.SL1END2->>SW2BEG2 INT_L_X22Y103/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_R_X21Y101/INT_R.SW2END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][4] - 
wires: BRKH_INT_X23Y99/BRKH_INT_WL1END3 BRKH_INT_X24Y99/BRKH_INT_WL1BEG3 BRKH_INT_X25Y99/BRKH_INT_NN6D1 CLBLL_R_X23Y95/CLBLL_EE2BEG1 CLBLL_R_X23Y96/CLBLL_IMUX36 CLBLL_R_X23Y96/CLBLL_L_D2 CLBLL_R_X23Y97/CLBLL_BYP0 CLBLL_R_X23Y97/CLBLL_IMUX10 CLBLL_R_X23Y97/CLBLL_L_A4 CLBLL_R_X23Y97/CLBLL_L_AX CLBLL_R_X23Y99/CLBLL_BYP6 CLBLL_R_X23Y99/CLBLL_EL1BEG0 CLBLL_R_X23Y99/CLBLL_IMUX40 CLBLL_R_X23Y99/CLBLL_IMUX42 CLBLL_R_X23Y99/CLBLL_LL_D1 CLBLL_R_X23Y99/CLBLL_LL_DX CLBLL_R_X23Y99/CLBLL_L_D6 CLBLL_R_X23Y99/CLBLL_WL1END3 CLBLL_R_X25Y100/CLBLL_IMUX3 CLBLL_R_X25Y100/CLBLL_L_A2 CLBLL_R_X25Y95/CLBLL_IMUX26 CLBLL_R_X25Y95/CLBLL_IMUX42 CLBLL_R_X25Y95/CLBLL_L_B4 CLBLL_R_X25Y95/CLBLL_L_D6 CLBLM_L_X22Y103/CLBLM_IMUX25 CLBLM_L_X22Y103/CLBLM_IMUX46 CLBLM_L_X22Y103/CLBLM_L_B5 CLBLM_L_X22Y103/CLBLM_L_D5 CLBLM_L_X22Y95/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y95/CLBLM_M_CQ CLBLM_L_X22Y98/CLBLM_IMUX18 CLBLM_L_X22Y98/CLBLM_M_B2 CLBLM_L_X24Y95/CLBLM_EE2BEG1 CLBLM_L_X24Y99/CLBLM_EL1BEG0 CLBLM_L_X24Y99/CLBLM_IMUX0 CLBLM_L_X24Y99/CLBLM_L_A3 CLBLM_L_X24Y99/CLBLM_WL1END3 INT_L_X22Y100/NW2END_S0_0 INT_L_X22Y101/NN2BEG0 INT_L_X22Y101/NW2END0 INT_L_X22Y102/NN2A0 INT_L_X22Y102/NN2END_S2_0 INT_L_X22Y103/FAN_ALT5 INT_L_X22Y103/FAN_BOUNCE5 INT_L_X22Y103/IMUX_L25 INT_L_X22Y103/IMUX_L46 INT_L_X22Y103/NL1BEG_N3 INT_L_X22Y103/NN2END0 INT_L_X22Y95/EL1BEG1 INT_L_X22Y95/LOGIC_OUTS_L6 INT_L_X22Y95/NE2BEG2 INT_L_X22Y96/NE2A2 INT_L_X22Y98/IMUX_L18 INT_L_X22Y98/NW2END1 INT_L_X24Y100/WL1BEG_N3 INT_L_X24Y100/WL1END0 INT_L_X24Y95/EE2A1 INT_L_X24Y98/EL1END_S3_0 INT_L_X24Y99/EL1END0 INT_L_X24Y99/IMUX_L0 INT_L_X24Y99/WL1BEG3 INT_R_X23Y100/NW2BEG0 INT_R_X23Y100/WL1END_N1_3 INT_R_X23Y101/NW2A0 INT_R_X23Y95/EE2BEG1 INT_R_X23Y95/EL1END1 INT_R_X23Y96/FAN_BOUNCE_S3_2 INT_R_X23Y96/IMUX36 INT_R_X23Y96/NE2END2 INT_R_X23Y96/NL1BEG1 INT_R_X23Y97/BYP0 INT_R_X23Y97/BYP_ALT0 INT_R_X23Y97/FAN_ALT2 INT_R_X23Y97/FAN_BOUNCE2 INT_R_X23Y97/IMUX10 INT_R_X23Y97/NL1END1 INT_R_X23Y97/NN2BEG1 INT_R_X23Y97/NW2BEG1 INT_R_X23Y98/FAN_BOUNCE_S3_2 INT_R_X23Y98/NN2A1 INT_R_X23Y98/NW2A1 INT_R_X23Y99/BYP6 INT_R_X23Y99/BYP_ALT6 INT_R_X23Y99/EL1BEG0 INT_R_X23Y99/FAN_ALT2 INT_R_X23Y99/FAN_BOUNCE2 INT_R_X23Y99/IMUX40 INT_R_X23Y99/IMUX42 INT_R_X23Y99/NN2END1 INT_R_X23Y99/WL1END3 INT_R_X25Y100/IMUX3 INT_R_X25Y100/NN6E1 INT_R_X25Y100/SR1END1 INT_R_X25Y100/WL1BEG0 INT_R_X25Y101/NN6END1 INT_R_X25Y101/SR1BEG1 INT_R_X25Y95/EE2END1 INT_R_X25Y95/IMUX26 INT_R_X25Y95/IMUX42 INT_R_X25Y95/NN6BEG1 INT_R_X25Y96/NN6A1 INT_R_X25Y97/NN6B1 INT_R_X25Y98/NN6C1 INT_R_X25Y99/NN6D1 VBRK_X60Y103/VBRK_EL1BEG0 VBRK_X60Y103/VBRK_WL1END3 VBRK_X60Y99/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y97/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y99/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y99/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y95/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X22Y101/INT_L.NW2END0->>NN2BEG0 INT_L_X22Y103/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y103/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X22Y103/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y103/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X22Y103/INT_L.NN2END0->>NL1BEG_N3 INT_L_X22Y95/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X22Y95/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X22Y98/INT_L.NW2END1->>IMUX_L18 INT_L_X24Y100/INT_L.WL1END0->>WL1BEG_N3 INT_L_X24Y99/INT_L.EL1END0->>IMUX_L0 INT_R_X23Y100/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X23Y95/INT_R.EL1END1->>EE2BEG1 INT_R_X23Y96/INT_R.NE2END2->>IMUX36 INT_R_X23Y96/INT_R.NE2END2->>NL1BEG1 INT_R_X23Y97/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y97/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y97/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X23Y97/INT_R.NL1END1->>FAN_ALT2 INT_R_X23Y97/INT_R.NL1END1->>IMUX10 INT_R_X23Y97/INT_R.NL1END1->>NN2BEG1 INT_R_X23Y97/INT_R.NL1END1->>NW2BEG1 INT_R_X23Y99/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y99/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y99/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X23Y99/INT_R.NN2END1->>EL1BEG0 INT_R_X23Y99/INT_R.NN2END1->>FAN_ALT2 INT_R_X23Y99/INT_R.NN2END1->>IMUX42 INT_R_X23Y99/INT_R.WL1END3->>BYP_ALT6 INT_R_X25Y100/INT_R.SR1END1->>IMUX3 INT_R_X25Y100/INT_R.SR1END1->>WL1BEG0 INT_R_X25Y101/INT_R.NN6END1->>SR1BEG1 INT_R_X25Y95/INT_R.EE2END1->>IMUX26 INT_R_X25Y95/INT_R.EE2END1->>IMUX42 INT_R_X25Y95/INT_R.EE2END1->>NN6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

carry20_in[12] - 
wires: CLBLL_R_X23Y101/CLBLL_BYP6 CLBLL_R_X23Y101/CLBLL_ER1BEG2 CLBLL_R_X23Y101/CLBLL_IMUX42 CLBLL_R_X23Y101/CLBLL_IMUX43 CLBLL_R_X23Y101/CLBLL_LL_D6 CLBLL_R_X23Y101/CLBLL_LL_DX CLBLL_R_X23Y101/CLBLL_L_D6 CLBLL_R_X23Y105/CLBLL_NE2A1 CLBLL_R_X25Y101/CLBLL_EE2A2 CLBLM_L_X22Y103/CLBLM_IMUX26 CLBLM_L_X22Y103/CLBLM_IMUX42 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y103/CLBLM_L_B4 CLBLM_L_X22Y103/CLBLM_L_D6 CLBLM_L_X22Y103/CLBLM_M_BQ CLBLM_L_X22Y104/CLBLM_IMUX20 CLBLM_L_X22Y104/CLBLM_L_C2 CLBLM_L_X24Y101/CLBLM_ER1BEG2 CLBLM_L_X24Y101/CLBLM_IMUX5 CLBLM_L_X24Y101/CLBLM_L_A6 CLBLM_L_X24Y104/CLBLM_IMUX10 CLBLM_L_X24Y104/CLBLM_L_A4 CLBLM_L_X24Y105/CLBLM_NE2A1 CLBLM_L_X26Y100/CLBLM_IMUX11 CLBLM_L_X26Y100/CLBLM_M_A4 CLBLM_L_X26Y101/CLBLM_EE2A2 CLBLM_L_X26Y101/CLBLM_IMUX44 CLBLM_L_X26Y101/CLBLM_M_D4 INT_L_X22Y102/SE2A1 INT_L_X22Y103/IMUX_L26 INT_L_X22Y103/IMUX_L42 INT_L_X22Y103/LOGIC_OUTS_L5 INT_L_X22Y103/NE2BEG1 INT_L_X22Y103/SE2BEG1 INT_L_X22Y104/IMUX_L20 INT_L_X22Y104/NE2A1 INT_L_X22Y104/WR1END2 INT_L_X24Y101/EE2BEG2 INT_L_X24Y101/ER1END2 INT_L_X24Y101/IMUX_L5 INT_L_X24Y104/IMUX_L10 INT_L_X24Y104/SL1END1 INT_L_X24Y105/NE2END1 INT_L_X24Y105/SL1BEG1 INT_L_X26Y100/IMUX_L11 INT_L_X26Y100/SE2A2 INT_L_X26Y100/WL1END1 INT_L_X26Y101/EE2END2 INT_L_X26Y101/IMUX_L44 INT_L_X26Y101/SE2BEG2 INT_R_X23Y101/BYP6 INT_R_X23Y101/BYP_ALT6 INT_R_X23Y101/ER1BEG2 INT_R_X23Y101/FAN_BOUNCE_S3_2 INT_R_X23Y101/IMUX42 INT_R_X23Y101/IMUX43 INT_R_X23Y101/SL1END1 INT_R_X23Y102/FAN_ALT2 INT_R_X23Y102/FAN_BOUNCE2 INT_R_X23Y102/SE2END1 INT_R_X23Y102/SL1BEG1 INT_R_X23Y104/NE2BEG1 INT_R_X23Y104/NE2END1 INT_R_X23Y104/WR1BEG2 INT_R_X23Y105/NE2A1 INT_R_X25Y101/EE2A2 INT_R_X27Y100/SE2END2 INT_R_X27Y100/WL1BEG1 VBRK_X60Y106/VBRK_ER1BEG2 VBRK_X60Y110/VBRK_NE2A1 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y101/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X22Y103/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X22Y103/INT_L.LOGIC_OUTS_L5->>IMUX_L42 INT_L_X22Y103/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X22Y103/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X22Y104/INT_L.WR1END2->>IMUX_L20 INT_L_X24Y101/INT_L.ER1END2->>EE2BEG2 INT_L_X24Y101/INT_L.ER1END2->>IMUX_L5 INT_L_X24Y104/INT_L.SL1END1->>IMUX_L10 INT_L_X24Y105/INT_L.NE2END1->>SL1BEG1 INT_L_X26Y100/INT_L.WL1END1->>IMUX_L11 INT_L_X26Y101/INT_L.EE2END2->>IMUX_L44 INT_L_X26Y101/INT_L.EE2END2->>SE2BEG2 INT_R_X23Y101/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y101/INT_R.FAN_BOUNCE_S3_2->>BYP_ALT6 INT_R_X23Y101/INT_R.SL1END1->>ER1BEG2 INT_R_X23Y101/INT_R.SL1END1->>IMUX42 INT_R_X23Y101/INT_R.SL1END1->>IMUX43 INT_R_X23Y102/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y102/INT_R.SE2END1->>FAN_ALT2 INT_R_X23Y102/INT_R.SE2END1->>SL1BEG1 INT_R_X23Y104/INT_R.NE2END1->>NE2BEG1 INT_R_X23Y104/INT_R.NE2END1->>WR1BEG2 INT_R_X27Y100/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regfil_reg_n_0_[1][4] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN2A3 CLBLL_R_X23Y104/CLBLL_NW4END3 CLBLL_R_X23Y94/CLBLL_SE2A0 CLBLL_R_X23Y95/CLBLL_LL_AQ CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y100/CLBLL_IMUX6 CLBLL_R_X25Y100/CLBLL_L_A1 CLBLL_R_X25Y95/CLBLL_IMUX16 CLBLL_R_X25Y95/CLBLL_IMUX46 CLBLL_R_X25Y95/CLBLL_L_B3 CLBLL_R_X25Y95/CLBLL_L_D5 CLBLL_R_X25Y98/CLBLL_IMUX4 CLBLL_R_X25Y98/CLBLL_LL_A6 CLBLM_L_X22Y103/CLBLM_IMUX13 CLBLM_L_X22Y103/CLBLM_IMUX36 CLBLM_L_X22Y103/CLBLM_L_B6 CLBLM_L_X22Y103/CLBLM_L_D2 CLBLM_L_X22Y97/CLBLM_IMUX42 CLBLM_L_X22Y97/CLBLM_L_D6 CLBLM_L_X22Y98/CLBLM_BYP0 CLBLM_L_X22Y98/CLBLM_IMUX3 CLBLM_L_X22Y98/CLBLM_L_A2 CLBLM_L_X22Y98/CLBLM_L_AX CLBLM_L_X22Y99/CLBLM_BYP7 CLBLM_L_X22Y99/CLBLM_IMUX41 CLBLM_L_X22Y99/CLBLM_IMUX43 CLBLM_L_X22Y99/CLBLM_L_D1 CLBLM_L_X22Y99/CLBLM_L_DX CLBLM_L_X22Y99/CLBLM_M_D6 CLBLM_L_X24Y104/CLBLM_NW4END3 CLBLM_L_X24Y94/CLBLM_SE2A0 INT_L_X22Y103/IMUX_L13 INT_L_X22Y103/IMUX_L36 INT_L_X22Y103/SW2END2 INT_L_X22Y95/NN2BEG1 INT_L_X22Y95/WR1END1 INT_L_X22Y96/NN2A1 INT_L_X22Y97/FAN_BOUNCE_S3_2 INT_L_X22Y97/IMUX_L42 INT_L_X22Y97/NN2BEG1 INT_L_X22Y97/NN2END1 INT_L_X22Y97/NR1BEG1 INT_L_X22Y98/BYP_ALT0 INT_L_X22Y98/BYP_L0 INT_L_X22Y98/FAN_ALT2 INT_L_X22Y98/FAN_BOUNCE2 INT_L_X22Y98/IMUX_L3 INT_L_X22Y98/NN2A1 INT_L_X22Y98/NR1BEG1 INT_L_X22Y98/NR1END1 INT_L_X22Y99/BYP_ALT7 INT_L_X22Y99/BYP_L7 INT_L_X22Y99/GFAN1 INT_L_X22Y99/IMUX_L41 INT_L_X22Y99/IMUX_L43 INT_L_X22Y99/NN2END1 INT_L_X22Y99/NR1END1 INT_L_X24Y100/NW6A3 INT_L_X24Y101/NW6B3 INT_L_X24Y102/NW6C3 INT_L_X24Y103/NW6D3 INT_L_X24Y104/NW6E3 INT_L_X24Y94/NE2BEG0 INT_L_X24Y94/SE2END0 INT_L_X24Y95/NE2A0 INT_R_X23Y103/SW2A2 INT_R_X23Y104/NW6END3 INT_R_X23Y104/SW2BEG2 INT_R_X23Y94/SE2A0 INT_R_X23Y95/LOGIC_OUTS4 INT_R_X23Y95/SE2BEG0 INT_R_X23Y95/WR1BEG1 INT_R_X25Y100/IMUX6 INT_R_X25Y100/NN2END3 INT_R_X25Y100/NW6BEG3 INT_R_X25Y94/NE2END_S3_0 INT_R_X25Y95/IMUX16 INT_R_X25Y95/IMUX46 INT_R_X25Y95/NE2END0 INT_R_X25Y95/NL1BEG_N3 INT_R_X25Y95/NN2BEG3 INT_R_X25Y96/NN2A3 INT_R_X25Y97/NL1BEG2 INT_R_X25Y97/NN2END3 INT_R_X25Y97/NR1BEG3 INT_R_X25Y98/IMUX4 INT_R_X25Y98/NL1END2 INT_R_X25Y98/NN2BEG3 INT_R_X25Y98/NR1END3 INT_R_X25Y99/NN2A3 VBRK_X60Y109/VBRK_NW4END3 VBRK_X60Y98/VBRK_SE2A0 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y98/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y99/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y99/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y103/INT_L.SW2END2->>IMUX_L13 INT_L_X22Y103/INT_L.SW2END2->>IMUX_L36 INT_L_X22Y95/INT_L.WR1END1->>NN2BEG1 INT_L_X22Y97/INT_L.NN2END1->>IMUX_L42 INT_L_X22Y97/INT_L.NN2END1->>NN2BEG1 INT_L_X22Y97/INT_L.NN2END1->>NR1BEG1 INT_L_X22Y98/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y98/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y98/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X22Y98/INT_L.NR1END1->>FAN_ALT2 INT_L_X22Y98/INT_L.NR1END1->>IMUX_L3 INT_L_X22Y98/INT_L.NR1END1->>NR1BEG1 INT_L_X22Y99/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y99/INT_L.GFAN1->>BYP_ALT7 INT_L_X22Y99/INT_L.NN2END1->>IMUX_L41 INT_L_X22Y99/INT_L.NR1END1->>GFAN1 INT_L_X22Y99/INT_L.NR1END1->>IMUX_L43 INT_L_X24Y94/INT_L.SE2END0->>NE2BEG0 INT_R_X23Y104/INT_R.NW6END3->>SW2BEG2 INT_R_X23Y95/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X23Y95/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X25Y100/INT_R.NN2END3->>IMUX6 INT_R_X25Y100/INT_R.NN2END3->>NW6BEG3 INT_R_X25Y95/INT_R.NE2END0->>IMUX16 INT_R_X25Y95/INT_R.NE2END0->>NL1BEG_N3 INT_R_X25Y95/INT_R.NL1BEG_N3->>IMUX46 INT_R_X25Y95/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X25Y97/INT_R.NN2END3->>NL1BEG2 INT_R_X25Y97/INT_R.NN2END3->>NR1BEG3 INT_R_X25Y98/INT_R.NL1END2->>IMUX4 INT_R_X25Y98/INT_R.NR1END3->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

carry2[12] - 
wires: CLBLL_R_X21Y102/CLBLL_EL1BEG3 CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y103/CLBLL_L_AQ CLBLL_R_X23Y100/CLBLL_EE2BEG3 CLBLL_R_X23Y104/CLBLL_EE2A2 CLBLL_R_X25Y100/CLBLL_EE2BEG3 CLBLL_R_X25Y100/CLBLL_IMUX7 CLBLL_R_X25Y100/CLBLL_LL_A1 CLBLL_R_X25Y101/CLBLL_NE2A3 CLBLM_L_X22Y101/CLBLM_BYP7 CLBLM_L_X22Y101/CLBLM_IMUX39 CLBLM_L_X22Y101/CLBLM_IMUX43 CLBLM_L_X22Y101/CLBLM_L_D3 CLBLM_L_X22Y101/CLBLM_L_DX CLBLM_L_X22Y101/CLBLM_M_D6 CLBLM_L_X22Y102/CLBLM_EL1BEG3 CLBLM_L_X22Y103/CLBLM_IMUX14 CLBLM_L_X22Y103/CLBLM_IMUX39 CLBLM_L_X22Y103/CLBLM_L_B1 CLBLM_L_X22Y103/CLBLM_L_D3 CLBLM_L_X24Y100/CLBLM_EE2BEG3 CLBLM_L_X24Y104/CLBLM_EE2A2 CLBLM_L_X24Y104/CLBLM_IMUX5 CLBLM_L_X24Y104/CLBLM_L_A6 CLBLM_L_X26Y100/CLBLM_EE2BEG3 CLBLM_L_X26Y100/CLBLM_IMUX2 CLBLM_L_X26Y100/CLBLM_M_A2 CLBLM_L_X26Y101/CLBLM_IMUX43 CLBLM_L_X26Y101/CLBLM_M_D6 CLBLM_L_X26Y101/CLBLM_NE2A3 INT_L_X22Y100/SE2A3 INT_L_X22Y101/BYP_ALT7 INT_L_X22Y101/BYP_L7 INT_L_X22Y101/FAN_ALT3 INT_L_X22Y101/FAN_BOUNCE3 INT_L_X22Y101/IMUX_L39 INT_L_X22Y101/IMUX_L43 INT_L_X22Y101/SE2BEG3 INT_L_X22Y101/SL1END3 INT_L_X22Y102/EL1END3 INT_L_X22Y102/NR1BEG3 INT_L_X22Y102/SL1BEG3 INT_L_X22Y103/IMUX_L14 INT_L_X22Y103/IMUX_L39 INT_L_X22Y103/NL1BEG2 INT_L_X22Y103/NR1END3 INT_L_X22Y104/EE2BEG2 INT_L_X22Y104/NL1END2 INT_L_X24Y100/EE2A3 INT_L_X24Y104/EE2END2 INT_L_X24Y104/IMUX_L5 INT_L_X26Y100/EE2A3 INT_L_X26Y100/IMUX_L2 INT_L_X26Y100/SR1BEG_S0 INT_L_X26Y100/WR1END_S1_0 INT_L_X26Y101/FAN_ALT3 INT_L_X26Y101/FAN_BOUNCE3 INT_L_X26Y101/IMUX_L43 INT_L_X26Y101/NE2END3 INT_L_X26Y101/WR1END0 INT_R_X21Y102/EL1BEG3 INT_R_X21Y103/EL1BEG_N3 INT_R_X21Y103/LOGIC_OUTS0 INT_R_X23Y100/EE2BEG3 INT_R_X23Y100/SE2END3 INT_R_X23Y104/EE2A2 INT_R_X25Y100/EE2BEG3 INT_R_X25Y100/EE2END3 INT_R_X25Y100/IMUX7 INT_R_X25Y100/NE2BEG3 INT_R_X25Y101/NE2A3 INT_R_X27Y100/EE2END3 INT_R_X27Y100/WR1BEG_S0 INT_R_X27Y101/WR1BEG0 VBRK_X60Y105/VBRK_EE2BEG3 VBRK_X60Y109/VBRK_EE2A2 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X22Y101/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y101/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y101/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y101/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y101/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X22Y101/INT_L.SL1END3->>BYP_ALT7 INT_L_X22Y101/INT_L.SL1END3->>FAN_ALT3 INT_L_X22Y101/INT_L.SL1END3->>IMUX_L39 INT_L_X22Y101/INT_L.SL1END3->>SE2BEG3 INT_L_X22Y102/INT_L.EL1END3->>NR1BEG3 INT_L_X22Y102/INT_L.EL1END3->>SL1BEG3 INT_L_X22Y103/INT_L.NR1END3->>IMUX_L14 INT_L_X22Y103/INT_L.NR1END3->>IMUX_L39 INT_L_X22Y103/INT_L.NR1END3->>NL1BEG2 INT_L_X22Y104/INT_L.NL1END2->>EE2BEG2 INT_L_X24Y104/INT_L.EE2END2->>IMUX_L5 INT_L_X26Y100/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X26Y100/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X26Y101/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y101/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X26Y101/INT_L.NE2END3->>FAN_ALT3 INT_R_X21Y103/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X23Y100/INT_R.SE2END3->>EE2BEG3 INT_R_X25Y100/INT_R.EE2END3->>EE2BEG3 INT_R_X25Y100/INT_R.EE2END3->>IMUX7 INT_R_X25Y100/INT_R.EE2END3->>NE2BEG3 INT_R_X27Y100/INT_R.EE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][4] - 
wires: CLBLL_R_X23Y104/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y104/CLBLL_L_AQ CLBLM_L_X22Y103/CLBLM_IMUX23 CLBLM_L_X22Y103/CLBLM_IMUX9 CLBLM_L_X22Y103/CLBLM_L_A5 CLBLM_L_X22Y103/CLBLM_L_C3 INT_L_X22Y103/IMUX_L23 INT_L_X22Y103/IMUX_L9 INT_L_X22Y103/SR1BEG_S0 INT_L_X22Y103/WL1END3 INT_L_X22Y104/WL1END_N1_3 INT_R_X23Y103/WL1BEG3 INT_R_X23Y104/LOGIC_OUTS0 INT_R_X23Y104/WL1BEG_N3 
pips: CLBLL_R_X23Y104/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y103/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X22Y103/INT_L.WL1END3->>IMUX_L23 INT_L_X22Y103/INT_L.WL1END3->>SR1BEG_S0 INT_R_X23Y104/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][4] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN2A1 CLBLL_R_X23Y103/CLBLL_WW2END3 CLBLL_R_X23Y95/CLBLL_EE2BEG2 CLBLL_R_X23Y95/CLBLL_IMUX20 CLBLL_R_X23Y95/CLBLL_L_C2 CLBLL_R_X23Y96/CLBLL_NE2A2 CLBLL_R_X25Y101/CLBLL_IMUX42 CLBLL_R_X25Y101/CLBLL_L_D6 CLBLL_R_X25Y102/CLBLL_BYP6 CLBLL_R_X25Y102/CLBLL_IMUX40 CLBLL_R_X25Y102/CLBLL_LL_D1 CLBLL_R_X25Y102/CLBLL_LL_DX CLBLL_R_X25Y104/CLBLL_EE4BEG0 CLBLL_R_X25Y95/CLBLL_EE2BEG2 CLBLL_R_X25Y95/CLBLL_IMUX14 CLBLL_R_X25Y95/CLBLL_IMUX20 CLBLL_R_X25Y95/CLBLL_IMUX36 CLBLL_R_X25Y95/CLBLL_L_B1 CLBLL_R_X25Y95/CLBLL_L_C2 CLBLL_R_X25Y95/CLBLL_L_D2 CLBLL_R_X25Y98/CLBLL_BYP1 CLBLL_R_X25Y98/CLBLL_EL1BEG0 CLBLL_R_X25Y98/CLBLL_IMUX11 CLBLL_R_X25Y98/CLBLL_LL_A4 CLBLL_R_X25Y98/CLBLL_LL_AX CLBLL_R_X27Y104/CLBLL_EE4B0 CLBLL_R_X27Y94/CLBLL_SE2A2 CLBLL_R_X27Y95/CLBLL_ER1BEG3 CLBLL_R_X29Y103/CLBLL_IMUX16 CLBLL_R_X29Y103/CLBLL_L_B3 CLBLL_R_X29Y95/CLBLL_IMUX7 CLBLL_R_X29Y95/CLBLL_LL_A1 CLBLM_L_X22Y103/CLBLM_IMUX21 CLBLM_L_X22Y103/CLBLM_IMUX5 CLBLM_L_X22Y103/CLBLM_L_A6 CLBLM_L_X22Y103/CLBLM_L_C4 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS2 CLBLM_L_X22Y94/CLBLM_L_CQ CLBLM_L_X24Y103/CLBLM_WW2END3 CLBLM_L_X24Y104/CLBLM_IMUX26 CLBLM_L_X24Y104/CLBLM_L_B4 CLBLM_L_X24Y95/CLBLM_EE2BEG2 CLBLM_L_X24Y96/CLBLM_IMUX43 CLBLM_L_X24Y96/CLBLM_M_D6 CLBLM_L_X24Y96/CLBLM_NE2A2 CLBLM_L_X24Y97/CLBLM_BYP1 CLBLM_L_X24Y97/CLBLM_IMUX1 CLBLM_L_X24Y97/CLBLM_M_A3 CLBLM_L_X24Y97/CLBLM_M_AX CLBLM_L_X24Y98/CLBLM_IMUX24 CLBLM_L_X24Y98/CLBLM_M_B5 CLBLM_L_X24Y99/CLBLM_BYP0 CLBLM_L_X24Y99/CLBLM_IMUX9 CLBLM_L_X24Y99/CLBLM_L_A5 CLBLM_L_X24Y99/CLBLM_L_AX CLBLM_L_X26Y104/CLBLM_EE4BEG0 CLBLM_L_X26Y95/CLBLM_EE2BEG2 CLBLM_L_X26Y98/CLBLM_BYP0 CLBLM_L_X26Y98/CLBLM_EL1BEG0 CLBLM_L_X26Y98/CLBLM_IMUX9 CLBLM_L_X26Y98/CLBLM_L_A5 CLBLM_L_X26Y98/CLBLM_L_AX CLBLM_L_X28Y104/CLBLM_EE4B0 CLBLM_L_X28Y94/CLBLM_IMUX29 CLBLM_L_X28Y94/CLBLM_M_C2 CLBLM_L_X28Y94/CLBLM_SE2A2 CLBLM_L_X28Y95/CLBLM_ER1BEG3 CLBLM_L_X28Y95/CLBLM_IMUX15 CLBLM_L_X28Y95/CLBLM_IMUX31 CLBLM_L_X28Y95/CLBLM_M_B1 CLBLM_L_X28Y95/CLBLM_M_C5 INT_L_X22Y103/IMUX_L21 INT_L_X22Y103/IMUX_L5 INT_L_X22Y103/WL1END2 INT_L_X22Y94/LOGIC_OUTS_L2 INT_L_X22Y94/NE2BEG2 INT_L_X22Y95/NE2A2 INT_L_X24Y103/WW2A3 INT_L_X24Y104/IMUX_L26 INT_L_X24Y104/WR1END1 INT_L_X24Y95/EE2A2 INT_L_X24Y96/IMUX_L43 INT_L_X24Y96/NE2END2 INT_L_X24Y96/NL1BEG1 INT_L_X24Y97/BYP_ALT1 INT_L_X24Y97/BYP_L1 INT_L_X24Y97/IMUX_L1 INT_L_X24Y97/NE2BEG1 INT_L_X24Y97/NL1BEG0 INT_L_X24Y97/NL1END1 INT_L_X24Y97/NL1END_S3_0 INT_L_X24Y98/IMUX_L24 INT_L_X24Y98/NE2A1 INT_L_X24Y98/NL1END0 INT_L_X24Y98/NR1BEG0 INT_L_X24Y99/BYP_ALT0 INT_L_X24Y99/BYP_L0 INT_L_X24Y99/IMUX_L9 INT_L_X24Y99/NR1END0 INT_L_X26Y104/EE4A0 INT_L_X26Y95/EE2A2 INT_L_X26Y97/EL1END_S3_0 INT_L_X26Y98/BYP_ALT0 INT_L_X26Y98/BYP_L0 INT_L_X26Y98/EL1END0 INT_L_X26Y98/IMUX_L9 INT_L_X28Y104/EE4C0 INT_L_X28Y94/IMUX_L29 INT_L_X28Y94/SE2END2 INT_L_X28Y95/ER1END3 INT_L_X28Y95/IMUX_L15 INT_L_X28Y95/IMUX_L31 INT_L_X28Y95/NE2BEG3 INT_L_X28Y96/ER1END_N3_3 INT_L_X28Y96/NE2A3 INT_R_X23Y103/WL1BEG2 INT_R_X23Y103/WW2END3 INT_R_X23Y104/WW2END_N0_3 INT_R_X23Y95/EE2BEG2 INT_R_X23Y95/IMUX20 INT_R_X23Y95/NE2BEG2 INT_R_X23Y95/NE2END2 INT_R_X23Y96/NE2A2 INT_R_X25Y100/NN2END1 INT_R_X25Y100/NR1BEG1 INT_R_X25Y101/IMUX42 INT_R_X25Y101/NL1BEG0 INT_R_X25Y101/NL1END_S3_0 INT_R_X25Y101/NR1END1 INT_R_X25Y102/BYP6 INT_R_X25Y102/BYP_ALT6 INT_R_X25Y102/IMUX40 INT_R_X25Y102/NL1BEG_N3 INT_R_X25Y102/NL1END0 INT_R_X25Y102/NN2BEG0 INT_R_X25Y103/NN2A0 INT_R_X25Y103/NN2END_S2_0 INT_R_X25Y103/WW2BEG3 INT_R_X25Y104/EE4BEG0 INT_R_X25Y104/NN2END0 INT_R_X25Y104/WR1BEG1 INT_R_X25Y95/BYP_ALT2 INT_R_X25Y95/BYP_BOUNCE2 INT_R_X25Y95/EE2BEG2 INT_R_X25Y95/EE2END2 INT_R_X25Y95/IMUX14 INT_R_X25Y95/IMUX20 INT_R_X25Y95/IMUX36 INT_R_X25Y96/BYP_BOUNCE_N3_2 INT_R_X25Y98/BYP1 INT_R_X25Y98/BYP_ALT1 INT_R_X25Y98/EL1BEG0 INT_R_X25Y98/IMUX11 INT_R_X25Y98/NE2END1 INT_R_X25Y98/NN2BEG1 INT_R_X25Y99/NN2A1 INT_R_X27Y104/EE4B0 INT_R_X27Y94/SE2A2 INT_R_X27Y95/EE2END2 INT_R_X27Y95/ER1BEG3 INT_R_X27Y95/SE2BEG2 INT_R_X29Y103/IMUX16 INT_R_X29Y103/SL1END0 INT_R_X29Y104/EE4END0 INT_R_X29Y104/SL1BEG0 INT_R_X29Y95/IMUX7 INT_R_X29Y95/SL1END3 INT_R_X29Y96/NE2END3 INT_R_X29Y96/SL1BEG3 VBRK_X60Y100/VBRK_NE2A2 VBRK_X60Y108/VBRK_WW2END3 VBRK_X60Y99/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y101/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y102/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y98/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y94/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y99/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y98/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X22Y103/INT_L.WL1END2->>IMUX_L21 INT_L_X22Y103/INT_L.WL1END2->>IMUX_L5 INT_L_X22Y94/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X24Y104/INT_L.WR1END1->>IMUX_L26 INT_L_X24Y96/INT_L.NE2END2->>IMUX_L43 INT_L_X24Y96/INT_L.NE2END2->>NL1BEG1 INT_L_X24Y97/INT_L.BYP_ALT1->>BYP_L1 INT_L_X24Y97/INT_L.NL1END1->>BYP_ALT1 INT_L_X24Y97/INT_L.NL1END1->>IMUX_L1 INT_L_X24Y97/INT_L.NL1END1->>NE2BEG1 INT_L_X24Y97/INT_L.NL1END1->>NL1BEG0 INT_L_X24Y98/INT_L.NL1END0->>IMUX_L24 INT_L_X24Y98/INT_L.NL1END0->>NR1BEG0 INT_L_X24Y99/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y99/INT_L.NR1END0->>BYP_ALT0 INT_L_X24Y99/INT_L.NR1END0->>IMUX_L9 INT_L_X26Y98/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y98/INT_L.EL1END0->>BYP_ALT0 INT_L_X26Y98/INT_L.EL1END0->>IMUX_L9 INT_L_X28Y94/INT_L.SE2END2->>IMUX_L29 INT_L_X28Y95/INT_L.ER1END3->>IMUX_L15 INT_L_X28Y95/INT_L.ER1END3->>IMUX_L31 INT_L_X28Y95/INT_L.ER1END3->>NE2BEG3 INT_R_X23Y103/INT_R.WW2END3->>WL1BEG2 INT_R_X23Y95/INT_R.NE2END2->>EE2BEG2 INT_R_X23Y95/INT_R.NE2END2->>IMUX20 INT_R_X23Y95/INT_R.NE2END2->>NE2BEG2 INT_R_X25Y100/INT_R.NN2END1->>NR1BEG1 INT_R_X25Y101/INT_R.NR1END1->>IMUX42 INT_R_X25Y101/INT_R.NR1END1->>NL1BEG0 INT_R_X25Y102/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y102/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X25Y102/INT_R.NL1END0->>IMUX40 INT_R_X25Y102/INT_R.NL1END0->>NL1BEG_N3 INT_R_X25Y102/INT_R.NL1END0->>NN2BEG0 INT_R_X25Y103/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X25Y104/INT_R.NN2END0->>EE4BEG0 INT_R_X25Y104/INT_R.NN2END0->>WR1BEG1 INT_R_X25Y95/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y95/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X25Y95/INT_R.EE2END2->>BYP_ALT2 INT_R_X25Y95/INT_R.EE2END2->>EE2BEG2 INT_R_X25Y95/INT_R.EE2END2->>IMUX20 INT_R_X25Y95/INT_R.EE2END2->>IMUX36 INT_R_X25Y98/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y98/INT_R.NE2END1->>BYP_ALT1 INT_R_X25Y98/INT_R.NE2END1->>EL1BEG0 INT_R_X25Y98/INT_R.NE2END1->>IMUX11 INT_R_X25Y98/INT_R.NE2END1->>NN2BEG1 INT_R_X27Y95/INT_R.EE2END2->>ER1BEG3 INT_R_X27Y95/INT_R.EE2END2->>SE2BEG2 INT_R_X29Y103/INT_R.SL1END0->>IMUX16 INT_R_X29Y104/INT_R.EE4END0->>SL1BEG0 INT_R_X29Y95/INT_R.SL1END3->>IMUX7 INT_R_X29Y96/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

carry3[12] - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS6D3 CLBLL_R_X23Y104/CLBLL_EE2A0 CLBLL_R_X25Y100/CLBLL_BYP1 CLBLL_R_X25Y100/CLBLL_IMUX1 CLBLL_R_X25Y100/CLBLL_LL_A3 CLBLL_R_X25Y100/CLBLL_LL_AX CLBLL_R_X25Y100/CLBLL_SW2A0 CLBLL_R_X25Y103/CLBLL_EE2BEG3 CLBLL_R_X25Y103/CLBLL_IMUX42 CLBLL_R_X25Y103/CLBLL_L_D6 CLBLL_R_X25Y104/CLBLL_BYP6 CLBLL_R_X25Y104/CLBLL_IMUX43 CLBLL_R_X25Y104/CLBLL_LL_D6 CLBLL_R_X25Y104/CLBLL_LL_DX CLBLL_R_X25Y106/CLBLL_IMUX6 CLBLL_R_X25Y106/CLBLL_L_A1 CLBLL_R_X27Y102/CLBLL_IMUX15 CLBLL_R_X27Y102/CLBLL_LL_B1 CLBLL_R_X27Y103/CLBLL_EE2BEG3 CLBLL_R_X27Y103/CLBLL_IMUX22 CLBLL_R_X27Y103/CLBLL_IMUX27 CLBLL_R_X27Y103/CLBLL_LL_B4 CLBLL_R_X27Y103/CLBLL_LL_C3 CLBLL_R_X29Y103/CLBLL_IMUX14 CLBLL_R_X29Y103/CLBLL_L_B1 CLBLL_R_X29Y98/CLBLL_IMUX31 CLBLL_R_X29Y98/CLBLL_LL_C5 CLBLM_L_X22Y103/CLBLM_IMUX30 CLBLM_L_X22Y103/CLBLM_IMUX43 CLBLM_L_X22Y103/CLBLM_IMUX6 CLBLM_L_X22Y103/CLBLM_L_A1 CLBLM_L_X22Y103/CLBLM_L_C5 CLBLM_L_X22Y103/CLBLM_M_D6 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y104/CLBLM_L_AQ CLBLM_L_X24Y101/CLBLM_BYP0 CLBLM_L_X24Y101/CLBLM_IMUX10 CLBLM_L_X24Y101/CLBLM_L_A4 CLBLM_L_X24Y101/CLBLM_L_AX CLBLM_L_X24Y104/CLBLM_EE2A0 CLBLM_L_X24Y104/CLBLM_IMUX3 CLBLM_L_X24Y104/CLBLM_L_A2 CLBLM_L_X26Y100/CLBLM_BYP0 CLBLM_L_X26Y100/CLBLM_IMUX3 CLBLM_L_X26Y100/CLBLM_L_A2 CLBLM_L_X26Y100/CLBLM_L_AX CLBLM_L_X26Y100/CLBLM_SW2A0 CLBLM_L_X26Y101/CLBLM_IMUX18 CLBLM_L_X26Y101/CLBLM_IMUX47 CLBLM_L_X26Y101/CLBLM_M_B2 CLBLM_L_X26Y101/CLBLM_M_D5 CLBLM_L_X26Y103/CLBLM_EE2BEG3 CLBLM_L_X28Y103/CLBLM_EE2BEG3 INT_L_X22Y103/BYP_ALT1 INT_L_X22Y103/BYP_BOUNCE1 INT_L_X22Y103/GFAN1 INT_L_X22Y103/IMUX_L30 INT_L_X22Y103/IMUX_L43 INT_L_X22Y103/IMUX_L6 INT_L_X22Y103/SL1END0 INT_L_X22Y104/EE2BEG0 INT_L_X22Y104/LOGIC_OUTS_L0 INT_L_X22Y104/SL1BEG0 INT_L_X24Y101/BYP_ALT0 INT_L_X24Y101/BYP_L0 INT_L_X24Y101/IMUX_L10 INT_L_X24Y101/WL1END0 INT_L_X24Y103/EL1BEG3 INT_L_X24Y104/BYP_ALT1 INT_L_X24Y104/BYP_BOUNCE1 INT_L_X24Y104/EE2END0 INT_L_X24Y104/EL1BEG_N3 INT_L_X24Y104/ER1BEG1 INT_L_X24Y104/IMUX_L3 INT_L_X26Y100/BYP_ALT0 INT_L_X26Y100/BYP_L0 INT_L_X26Y100/FAN_ALT7 INT_L_X26Y100/FAN_BOUNCE7 INT_L_X26Y100/IMUX_L3 INT_L_X26Y100/SR1END1 INT_L_X26Y100/SW2A0 INT_L_X26Y101/IMUX_L18 INT_L_X26Y101/IMUX_L47 INT_L_X26Y101/SR1BEG1 INT_L_X26Y101/SR1BEG_S0 INT_L_X26Y101/SW2BEG0 INT_L_X26Y101/SW2END3 INT_L_X26Y102/SW2END_N0_3 INT_L_X26Y103/EE2A3 INT_L_X28Y103/EE2A3 INT_R_X23Y104/EE2A0 INT_R_X25Y100/BYP1 INT_R_X25Y100/BYP_ALT1 INT_R_X25Y100/IMUX1 INT_R_X25Y100/SW2END0 INT_R_X25Y101/SL1END1 INT_R_X25Y101/WL1BEG0 INT_R_X25Y102/SL1BEG1 INT_R_X25Y102/SL1END1 INT_R_X25Y103/EE2BEG3 INT_R_X25Y103/EL1END3 INT_R_X25Y103/IMUX42 INT_R_X25Y103/NR1BEG3 INT_R_X25Y103/SL1BEG1 INT_R_X25Y103/SL1END1 INT_R_X25Y104/BYP6 INT_R_X25Y104/BYP_ALT6 INT_R_X25Y104/ER1END1 INT_R_X25Y104/IMUX43 INT_R_X25Y104/NN2BEG3 INT_R_X25Y104/NR1END3 INT_R_X25Y104/SL1BEG1 INT_R_X25Y105/NN2A3 INT_R_X25Y106/IMUX6 INT_R_X25Y106/NN2END3 INT_R_X27Y101/SW2A3 INT_R_X27Y102/IMUX15 INT_R_X27Y102/SL1END3 INT_R_X27Y102/SW2BEG3 INT_R_X27Y103/EE2BEG3 INT_R_X27Y103/EE2END3 INT_R_X27Y103/FAN_ALT3 INT_R_X27Y103/FAN_BOUNCE3 INT_R_X27Y103/IMUX22 INT_R_X27Y103/IMUX27 INT_R_X27Y103/SL1BEG3 INT_R_X29Y100/SS6C3 INT_R_X29Y101/SS6B3 INT_R_X29Y102/SS6A3 INT_R_X29Y103/EE2END3 INT_R_X29Y103/IMUX14 INT_R_X29Y103/SS6BEG3 INT_R_X29Y97/NR1BEG3 INT_R_X29Y97/SS6END3 INT_R_X29Y98/IMUX31 INT_R_X29Y98/NR1END3 INT_R_X29Y98/SS6E3 INT_R_X29Y98/SS6END_N0_3 INT_R_X29Y99/SS6D3 VBRK_X60Y109/VBRK_EE2A0 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y104/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y104/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y101/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y100/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y103/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X22Y103/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X22Y103/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X22Y103/INT_L.GFAN1->>IMUX_L30 INT_L_X22Y103/INT_L.GFAN1->>IMUX_L6 INT_L_X22Y103/INT_L.SL1END0->>BYP_ALT1 INT_L_X22Y104/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X22Y104/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X24Y101/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y101/INT_L.WL1END0->>BYP_ALT0 INT_L_X24Y101/INT_L.WL1END0->>IMUX_L10 INT_L_X24Y104/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y104/INT_L.BYP_BOUNCE1->>IMUX_L3 INT_L_X24Y104/INT_L.EE2END0->>BYP_ALT1 INT_L_X24Y104/INT_L.EE2END0->>EL1BEG_N3 INT_L_X24Y104/INT_L.EE2END0->>ER1BEG1 INT_L_X26Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y100/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y100/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X26Y100/INT_L.SR1END1->>FAN_ALT7 INT_L_X26Y100/INT_L.SR1END1->>IMUX_L3 INT_L_X26Y101/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X26Y101/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X26Y101/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X26Y101/INT_L.SW2END3->>IMUX_L47 INT_L_X26Y101/INT_L.SW2END3->>SR1BEG_S0 INT_R_X25Y100/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y100/INT_R.SW2END0->>BYP_ALT1 INT_R_X25Y100/INT_R.SW2END0->>IMUX1 INT_R_X25Y101/INT_R.SL1END1->>WL1BEG0 INT_R_X25Y102/INT_R.SL1END1->>SL1BEG1 INT_R_X25Y103/INT_R.EL1END3->>EE2BEG3 INT_R_X25Y103/INT_R.EL1END3->>NR1BEG3 INT_R_X25Y103/INT_R.SL1END1->>IMUX42 INT_R_X25Y103/INT_R.SL1END1->>SL1BEG1 INT_R_X25Y104/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y104/INT_R.ER1END1->>IMUX43 INT_R_X25Y104/INT_R.ER1END1->>SL1BEG1 INT_R_X25Y104/INT_R.NR1END3->>BYP_ALT6 INT_R_X25Y104/INT_R.NR1END3->>NN2BEG3 INT_R_X25Y106/INT_R.NN2END3->>IMUX6 INT_R_X27Y102/INT_R.SL1END3->>IMUX15 INT_R_X27Y102/INT_R.SL1END3->>SW2BEG3 INT_R_X27Y103/INT_R.EE2END3->>EE2BEG3 INT_R_X27Y103/INT_R.EE2END3->>FAN_ALT3 INT_R_X27Y103/INT_R.EE2END3->>IMUX22 INT_R_X27Y103/INT_R.EE2END3->>SL1BEG3 INT_R_X27Y103/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y103/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X29Y103/INT_R.EE2END3->>IMUX14 INT_R_X29Y103/INT_R.EE2END3->>SS6BEG3 INT_R_X29Y97/INT_R.SS6END3->>NR1BEG3 INT_R_X29Y98/INT_R.NR1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][5] - 
wires: CLBLL_R_X19Y101/CLBLL_IMUX10 CLBLL_R_X19Y101/CLBLL_IMUX18 CLBLL_R_X19Y101/CLBLL_IMUX2 CLBLL_R_X19Y101/CLBLL_LL_A2 CLBLL_R_X19Y101/CLBLL_LL_B2 CLBLL_R_X19Y101/CLBLL_L_A4 CLBLL_R_X19Y101/CLBLL_WR1END1 CLBLL_R_X19Y102/CLBLL_IMUX21 CLBLL_R_X19Y102/CLBLL_IMUX26 CLBLL_R_X19Y102/CLBLL_IMUX37 CLBLL_R_X19Y102/CLBLL_L_B4 CLBLL_R_X19Y102/CLBLL_L_C4 CLBLL_R_X19Y102/CLBLL_L_D4 CLBLL_R_X19Y102/CLBLL_NW2A0 CLBLL_R_X21Y101/CLBLL_IMUX14 CLBLL_R_X21Y101/CLBLL_L_B1 CLBLL_R_X21Y104/CLBLL_EE2BEG2 CLBLL_R_X21Y104/CLBLL_IMUX3 CLBLL_R_X21Y104/CLBLL_L_A2 CLBLL_R_X23Y104/CLBLL_IMUX29 CLBLL_R_X23Y104/CLBLL_IMUX7 CLBLL_R_X23Y104/CLBLL_LL_A1 CLBLL_R_X23Y104/CLBLL_LL_C2 CLBLL_R_X23Y105/CLBLL_IMUX13 CLBLL_R_X23Y105/CLBLL_IMUX9 CLBLL_R_X23Y105/CLBLL_L_A5 CLBLL_R_X23Y105/CLBLL_L_B6 CLBLM_L_X20Y101/CLBLM_IMUX0 CLBLM_L_X20Y101/CLBLM_IMUX8 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y101/CLBLM_L_A3 CLBLM_L_X20Y101/CLBLM_L_AQ CLBLM_L_X20Y101/CLBLM_M_A5 CLBLM_L_X20Y101/CLBLM_WR1END1 CLBLM_L_X20Y102/CLBLM_NW2A0 CLBLM_L_X22Y104/CLBLM_EE2BEG2 INT_L_X20Y100/EL1BEG3 INT_L_X20Y101/EL1BEG_N3 INT_L_X20Y101/IMUX_L0 INT_L_X20Y101/IMUX_L8 INT_L_X20Y101/LOGIC_OUTS_L0 INT_L_X20Y101/NW2BEG0 INT_L_X20Y101/WR1BEG1 INT_L_X20Y102/NW2A0 INT_L_X22Y104/EE2A2 INT_R_X19Y101/IMUX10 INT_R_X19Y101/IMUX18 INT_R_X19Y101/IMUX2 INT_R_X19Y101/NW2END_S0_0 INT_R_X19Y101/WR1END1 INT_R_X19Y102/BYP_ALT0 INT_R_X19Y102/BYP_ALT5 INT_R_X19Y102/BYP_BOUNCE0 INT_R_X19Y102/BYP_BOUNCE5 INT_R_X19Y102/IMUX21 INT_R_X19Y102/IMUX26 INT_R_X19Y102/IMUX37 INT_R_X19Y102/NW2END0 INT_R_X21Y100/EL1END3 INT_R_X21Y100/NR1BEG3 INT_R_X21Y101/IMUX14 INT_R_X21Y101/NN2BEG3 INT_R_X21Y101/NR1END3 INT_R_X21Y102/NN2A3 INT_R_X21Y103/NL1BEG2 INT_R_X21Y103/NN2END3 INT_R_X21Y104/EE2BEG2 INT_R_X21Y104/IMUX3 INT_R_X21Y104/NL1END2 INT_R_X23Y104/EE2END2 INT_R_X23Y104/IMUX29 INT_R_X23Y104/IMUX7 INT_R_X23Y104/NN2BEG2 INT_R_X23Y104/NR1BEG2 INT_R_X23Y104/SR1END3 INT_R_X23Y105/FAN_ALT5 INT_R_X23Y105/FAN_BOUNCE5 INT_R_X23Y105/IMUX13 INT_R_X23Y105/IMUX9 INT_R_X23Y105/NN2A2 INT_R_X23Y105/NR1END2 INT_R_X23Y105/SR1BEG3 INT_R_X23Y105/SR1END2 INT_R_X23Y105/SR1END_N3_3 INT_R_X23Y106/NN2END2 INT_R_X23Y106/SR1BEG2 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X20Y101/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X20Y101/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X20Y101/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X20Y101/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X20Y101/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X20Y101/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X19Y101/INT_R.WR1END1->>IMUX10 INT_R_X19Y101/INT_R.WR1END1->>IMUX18 INT_R_X19Y101/INT_R.WR1END1->>IMUX2 INT_R_X19Y102/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X19Y102/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X19Y102/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X19Y102/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X19Y102/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X19Y102/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X19Y102/INT_R.NW2END0->>BYP_ALT0 INT_R_X21Y100/INT_R.EL1END3->>NR1BEG3 INT_R_X21Y101/INT_R.NR1END3->>IMUX14 INT_R_X21Y101/INT_R.NR1END3->>NN2BEG3 INT_R_X21Y103/INT_R.NN2END3->>NL1BEG2 INT_R_X21Y104/INT_R.NL1END2->>EE2BEG2 INT_R_X21Y104/INT_R.NL1END2->>IMUX3 INT_R_X23Y104/INT_R.EE2END2->>IMUX29 INT_R_X23Y104/INT_R.EE2END2->>NN2BEG2 INT_R_X23Y104/INT_R.EE2END2->>NR1BEG2 INT_R_X23Y104/INT_R.SR1END3->>IMUX7 INT_R_X23Y105/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y105/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X23Y105/INT_R.NR1END2->>FAN_ALT5 INT_R_X23Y105/INT_R.NR1END2->>IMUX13 INT_R_X23Y105/INT_R.SR1END2->>SR1BEG3 INT_R_X23Y106/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

aluopra_reg[5]_i_2_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_SW4END2 CLBLL_R_X21Y101/CLBLL_IMUX19 CLBLL_R_X21Y101/CLBLL_L_B2 CLBLL_R_X23Y104/CLBLL_LL_AMUX CLBLL_R_X23Y104/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y100/CLBLM_SW4END2 INT_L_X22Y100/SW6E2 INT_L_X22Y101/SW6D2 INT_L_X22Y102/SW6C2 INT_L_X22Y103/SW6B2 INT_L_X22Y104/SW6A2 INT_R_X21Y100/NL1BEG2 INT_R_X21Y100/SW6END2 INT_R_X21Y101/IMUX19 INT_R_X21Y101/NL1END2 INT_R_X23Y104/LOGIC_OUTS20 INT_R_X23Y104/SW6BEG2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y100/INT_R.SW6END2->>NL1BEG2 INT_R_X21Y101/INT_R.NL1END2->>IMUX19 INT_R_X23Y104/INT_R.LOGIC_OUTS20->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[5]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][5] - 
wires: BRKH_INT_X22Y99/BRKH_INT_NE2BEG0 BRKH_INT_X23Y99/BRKH_INT_EL1BEG3 BRKH_INT_X23Y99/BRKH_INT_NE2END_S3_0 CLBLL_R_X21Y97/CLBLL_WL1END3 CLBLL_R_X21Y98/CLBLL_IMUX16 CLBLL_R_X21Y98/CLBLL_L_B3 CLBLL_R_X23Y100/CLBLL_BYP1 CLBLL_R_X23Y100/CLBLL_IMUX1 CLBLL_R_X23Y100/CLBLL_IMUX5 CLBLL_R_X23Y100/CLBLL_LL_A3 CLBLL_R_X23Y100/CLBLL_LL_AX CLBLL_R_X23Y100/CLBLL_L_A6 CLBLL_R_X23Y104/CLBLL_EE2BEG3 CLBLL_R_X23Y104/CLBLL_IMUX15 CLBLL_R_X23Y104/CLBLL_IMUX45 CLBLL_R_X23Y104/CLBLL_LL_B1 CLBLL_R_X23Y104/CLBLL_LL_D2 CLBLL_R_X23Y97/CLBLL_BYP5 CLBLL_R_X23Y97/CLBLL_IMUX14 CLBLL_R_X23Y97/CLBLL_IMUX6 CLBLL_R_X23Y97/CLBLL_L_A1 CLBLL_R_X23Y97/CLBLL_L_B1 CLBLL_R_X23Y97/CLBLL_L_BX CLBLL_R_X23Y98/CLBLL_EE4A0 CLBLL_R_X23Y99/CLBLL_EL1BEG3 CLBLL_R_X25Y105/CLBLL_ER1BEG0 CLBLL_R_X25Y98/CLBLL_EE4C0 CLBLL_R_X27Y98/CLBLL_EE2A0 CLBLM_L_X22Y97/CLBLM_WL1END3 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y98/CLBLM_M_AQ CLBLM_L_X24Y104/CLBLM_EE2BEG3 CLBLM_L_X24Y98/CLBLM_EE4A0 CLBLM_L_X24Y99/CLBLM_EL1BEG3 CLBLM_L_X24Y99/CLBLM_IMUX14 CLBLM_L_X24Y99/CLBLM_L_B1 CLBLM_L_X26Y105/CLBLM_ER1BEG0 CLBLM_L_X26Y105/CLBLM_IMUX2 CLBLM_L_X26Y105/CLBLM_IMUX40 CLBLM_L_X26Y105/CLBLM_M_A2 CLBLM_L_X26Y105/CLBLM_M_D1 CLBLM_L_X26Y98/CLBLM_EE4C0 CLBLM_L_X28Y98/CLBLM_EE2A0 CLBLM_L_X28Y98/CLBLM_IMUX32 CLBLM_L_X28Y98/CLBLM_M_C1 INT_L_X22Y100/NE2A0 INT_L_X22Y97/EL1BEG3 INT_L_X22Y97/WL1BEG3 INT_L_X22Y98/EE4BEG0 INT_L_X22Y98/EL1BEG_N3 INT_L_X22Y98/LOGIC_OUTS_L4 INT_L_X22Y98/NR1BEG0 INT_L_X22Y98/WL1BEG_N3 INT_L_X22Y99/NE2BEG0 INT_L_X22Y99/NR1END0 INT_L_X24Y104/EE2A3 INT_L_X24Y98/EE4B0 INT_L_X24Y99/EL1END3 INT_L_X24Y99/IMUX_L14 INT_L_X26Y105/ER1END0 INT_L_X26Y105/IMUX_L2 INT_L_X26Y105/IMUX_L40 INT_L_X26Y98/EE2BEG0 INT_L_X26Y98/EE4END0 INT_L_X28Y98/EE2END0 INT_L_X28Y98/IMUX_L32 INT_R_X21Y97/WL1END3 INT_R_X21Y98/IMUX16 INT_R_X21Y98/WL1END_N1_3 INT_R_X23Y100/BYP1 INT_R_X23Y100/BYP_ALT1 INT_R_X23Y100/EL1BEG_N3 INT_R_X23Y100/FAN_ALT5 INT_R_X23Y100/FAN_BOUNCE5 INT_R_X23Y100/IMUX1 INT_R_X23Y100/IMUX5 INT_R_X23Y100/NE2END0 INT_R_X23Y100/NL1BEG_N3 INT_R_X23Y100/NN2BEG3 INT_R_X23Y101/NN2A3 INT_R_X23Y102/NN2BEG3 INT_R_X23Y102/NN2END3 INT_R_X23Y103/NN2A3 INT_R_X23Y104/EE2BEG3 INT_R_X23Y104/IMUX15 INT_R_X23Y104/IMUX45 INT_R_X23Y104/NN2END3 INT_R_X23Y97/BYP5 INT_R_X23Y97/BYP_ALT5 INT_R_X23Y97/EL1END3 INT_R_X23Y97/FAN_ALT3 INT_R_X23Y97/FAN_BOUNCE3 INT_R_X23Y97/IMUX14 INT_R_X23Y97/IMUX6 INT_R_X23Y98/EE4A0 INT_R_X23Y99/EL1BEG3 INT_R_X23Y99/NE2END_S3_0 INT_R_X25Y104/EE2END3 INT_R_X25Y104/ER1BEG_S0 INT_R_X25Y105/ER1BEG0 INT_R_X25Y98/EE4C0 INT_R_X27Y98/EE2A0 VBRK_X60Y102/VBRK_EE4A0 VBRK_X60Y103/VBRK_EL1BEG3 VBRK_X60Y109/VBRK_EE2BEG3 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y100/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y97/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y98/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X22Y98/INT_L.LOGIC_OUTS_L4->>EE4BEG0 INT_L_X22Y98/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X22Y98/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X22Y98/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X22Y99/INT_L.NR1END0->>NE2BEG0 INT_L_X24Y99/INT_L.EL1END3->>IMUX_L14 INT_L_X26Y105/INT_L.ER1END0->>IMUX_L2 INT_L_X26Y105/INT_L.ER1END0->>IMUX_L40 INT_L_X26Y98/INT_L.EE4END0->>EE2BEG0 INT_L_X28Y98/INT_L.EE2END0->>IMUX_L32 INT_R_X21Y98/INT_R.WL1END_N1_3->>IMUX16 INT_R_X23Y100/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y100/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y100/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X23Y100/INT_R.NE2END0->>EL1BEG_N3 INT_R_X23Y100/INT_R.NE2END0->>IMUX1 INT_R_X23Y100/INT_R.NE2END0->>NL1BEG_N3 INT_R_X23Y100/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X23Y100/INT_R.NL1BEG_N3->>IMUX5 INT_R_X23Y100/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X23Y102/INT_R.NN2END3->>NN2BEG3 INT_R_X23Y104/INT_R.NN2END3->>EE2BEG3 INT_R_X23Y104/INT_R.NN2END3->>IMUX15 INT_R_X23Y104/INT_R.NN2END3->>IMUX45 INT_R_X23Y97/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y97/INT_R.EL1END3->>FAN_ALT3 INT_R_X23Y97/INT_R.EL1END3->>IMUX14 INT_R_X23Y97/INT_R.EL1END3->>IMUX6 INT_R_X23Y97/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y97/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X25Y104/INT_R.EE2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

carry20_in[13] - 
wires: CLBLL_R_X23Y101/CLBLL_SE2A2 CLBLL_R_X23Y102/CLBLL_BYP1 CLBLL_R_X23Y102/CLBLL_IMUX4 CLBLL_R_X23Y102/CLBLL_IMUX5 CLBLL_R_X23Y102/CLBLL_LL_A6 CLBLL_R_X23Y102/CLBLL_LL_AX CLBLL_R_X23Y102/CLBLL_L_A6 CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y103/CLBLL_L_CQ CLBLL_R_X23Y104/CLBLL_IMUX18 CLBLL_R_X23Y104/CLBLL_IMUX44 CLBLL_R_X23Y104/CLBLL_LL_B2 CLBLL_R_X23Y104/CLBLL_LL_D4 CLBLL_R_X23Y105/CLBLL_EE2BEG2 CLBLL_R_X23Y105/CLBLL_IMUX35 CLBLL_R_X23Y105/CLBLL_IMUX5 CLBLL_R_X23Y105/CLBLL_LL_C6 CLBLL_R_X23Y105/CLBLL_L_A6 CLBLL_R_X25Y105/CLBLL_ER1BEG3 CLBLM_L_X24Y101/CLBLM_IMUX13 CLBLM_L_X24Y101/CLBLM_L_B6 CLBLM_L_X24Y101/CLBLM_SE2A2 CLBLM_L_X24Y105/CLBLM_EE2BEG2 CLBLM_L_X26Y105/CLBLM_ER1BEG3 CLBLM_L_X26Y105/CLBLM_IMUX31 CLBLM_L_X26Y105/CLBLM_IMUX7 CLBLM_L_X26Y105/CLBLM_M_A1 CLBLM_L_X26Y105/CLBLM_M_C5 INT_L_X24Y101/IMUX_L13 INT_L_X24Y101/SE2END2 INT_L_X24Y105/EE2A2 INT_L_X26Y105/ER1END3 INT_L_X26Y105/IMUX_L31 INT_L_X26Y105/IMUX_L7 INT_L_X26Y106/ER1END_N3_3 INT_R_X23Y101/SE2A2 INT_R_X23Y102/BYP1 INT_R_X23Y102/BYP_ALT1 INT_R_X23Y102/FAN_ALT5 INT_R_X23Y102/FAN_BOUNCE5 INT_R_X23Y102/IMUX4 INT_R_X23Y102/IMUX5 INT_R_X23Y102/SE2BEG2 INT_R_X23Y102/SL1END2 INT_R_X23Y103/LOGIC_OUTS2 INT_R_X23Y103/NN2BEG2 INT_R_X23Y103/SL1BEG2 INT_R_X23Y104/FAN_ALT1 INT_R_X23Y104/FAN_BOUNCE1 INT_R_X23Y104/IMUX18 INT_R_X23Y104/IMUX44 INT_R_X23Y104/NN2A2 INT_R_X23Y104/SR1END2 INT_R_X23Y105/EE2BEG2 INT_R_X23Y105/IMUX35 INT_R_X23Y105/IMUX5 INT_R_X23Y105/NN2END2 INT_R_X23Y105/SR1BEG2 INT_R_X25Y105/EE2END2 INT_R_X25Y105/ER1BEG3 VBRK_X60Y106/VBRK_SE2A2 VBRK_X60Y110/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y102/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y102/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y103/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X24Y101/INT_L.SE2END2->>IMUX_L13 INT_L_X26Y105/INT_L.ER1END3->>IMUX_L31 INT_L_X26Y105/INT_L.ER1END3->>IMUX_L7 INT_R_X23Y102/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y102/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X23Y102/INT_R.SL1END2->>FAN_ALT5 INT_R_X23Y102/INT_R.SL1END2->>IMUX4 INT_R_X23Y102/INT_R.SL1END2->>IMUX5 INT_R_X23Y102/INT_R.SL1END2->>SE2BEG2 INT_R_X23Y103/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X23Y103/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X23Y104/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y104/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X23Y104/INT_R.FAN_BOUNCE1->>IMUX44 INT_R_X23Y104/INT_R.SR1END2->>FAN_ALT1 INT_R_X23Y105/INT_R.NN2END2->>EE2BEG2 INT_R_X23Y105/INT_R.NN2END2->>IMUX35 INT_R_X23Y105/INT_R.NN2END2->>IMUX5 INT_R_X23Y105/INT_R.NN2END2->>SR1BEG2 INT_R_X25Y105/INT_R.EE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regfil_reg_n_0_[1][5] - 
wires: BRKH_INT_X22Y99/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X22Y99/BRKH_INT_SS2A0 BRKH_INT_X25Y99/BRKH_INT_SS2A1 CLBLL_R_X23Y100/CLBLL_NW4A0 CLBLL_R_X23Y100/CLBLL_WW2A0 CLBLL_R_X23Y104/CLBLL_IMUX24 CLBLL_R_X23Y104/CLBLL_IMUX47 CLBLL_R_X23Y104/CLBLL_LL_B5 CLBLL_R_X23Y104/CLBLL_LL_D5 CLBLL_R_X25Y104/CLBLL_NE4C0 CLBLL_R_X25Y98/CLBLL_ER1BEG2 CLBLL_R_X25Y98/CLBLL_IMUX12 CLBLL_R_X25Y98/CLBLL_LL_B6 CLBLL_R_X27Y98/CLBLL_EE2A2 CLBLM_L_X22Y100/CLBLM_BYP0 CLBLM_L_X22Y100/CLBLM_IMUX10 CLBLM_L_X22Y100/CLBLM_IMUX4 CLBLM_L_X22Y100/CLBLM_L_A4 CLBLM_L_X22Y100/CLBLM_L_AX CLBLM_L_X22Y100/CLBLM_M_A6 CLBLM_L_X22Y98/CLBLM_BYP5 CLBLM_L_X22Y98/CLBLM_IMUX10 CLBLM_L_X22Y98/CLBLM_IMUX25 CLBLM_L_X22Y98/CLBLM_L_A4 CLBLM_L_X22Y98/CLBLM_L_B5 CLBLM_L_X22Y98/CLBLM_L_BX CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y100/CLBLM_M_AQ CLBLM_L_X24Y100/CLBLM_NW4A0 CLBLM_L_X24Y100/CLBLM_WW2A0 CLBLM_L_X26Y104/CLBLM_NE4C0 CLBLM_L_X26Y105/CLBLM_IMUX11 CLBLM_L_X26Y105/CLBLM_IMUX44 CLBLM_L_X26Y105/CLBLM_M_A4 CLBLM_L_X26Y105/CLBLM_M_D4 CLBLM_L_X26Y98/CLBLM_ER1BEG2 CLBLM_L_X28Y98/CLBLM_EE2A2 CLBLM_L_X28Y98/CLBLM_IMUX28 CLBLM_L_X28Y98/CLBLM_M_C4 INT_L_X22Y100/BYP_ALT0 INT_L_X22Y100/BYP_BOUNCE0 INT_L_X22Y100/BYP_L0 INT_L_X22Y100/FAN_ALT2 INT_L_X22Y100/FAN_BOUNCE2 INT_L_X22Y100/IMUX_L10 INT_L_X22Y100/IMUX_L4 INT_L_X22Y100/SS2BEG0 INT_L_X22Y100/WW2END0 INT_L_X22Y103/NW6END_S0_0 INT_L_X22Y104/NE2BEG0 INT_L_X22Y104/NW6END0 INT_L_X22Y105/NE2A0 INT_L_X22Y98/BYP_ALT1 INT_L_X22Y98/BYP_ALT5 INT_L_X22Y98/BYP_BOUNCE1 INT_L_X22Y98/BYP_L5 INT_L_X22Y98/GFAN0 INT_L_X22Y98/IMUX_L10 INT_L_X22Y98/IMUX_L25 INT_L_X22Y98/SS2END0 INT_L_X22Y99/FAN_BOUNCE_S3_2 INT_L_X22Y99/SS2A0 INT_L_X24Y100/ER1BEG1 INT_L_X24Y100/LOGIC_OUTS_L4 INT_L_X24Y100/NE6BEG0 INT_L_X24Y100/NW6BEG0 INT_L_X24Y100/WW2BEG0 INT_L_X26Y104/NE6END0 INT_L_X26Y104/NL1BEG2 INT_L_X26Y104/NL1BEG_N3 INT_L_X26Y105/IMUX_L11 INT_L_X26Y105/IMUX_L44 INT_L_X26Y105/NL1END2 INT_L_X26Y98/EE2BEG2 INT_L_X26Y98/ER1END2 INT_L_X28Y98/EE2END2 INT_L_X28Y98/IMUX_L28 INT_R_X23Y100/NW6A0 INT_R_X23Y100/WW2A0 INT_R_X23Y101/NW6B0 INT_R_X23Y102/NW6C0 INT_R_X23Y103/NW6D0 INT_R_X23Y104/IMUX24 INT_R_X23Y104/IMUX47 INT_R_X23Y104/NE2END_S3_0 INT_R_X23Y104/NW6E0 INT_R_X23Y104/SL1END0 INT_R_X23Y105/NE2END0 INT_R_X23Y105/SL1BEG0 INT_R_X25Y100/ER1END1 INT_R_X25Y100/NE6A0 INT_R_X25Y100/SS2BEG1 INT_R_X25Y101/NE6B0 INT_R_X25Y102/NE6C0 INT_R_X25Y103/NE6D0 INT_R_X25Y104/NE6E0 INT_R_X25Y98/ER1BEG2 INT_R_X25Y98/IMUX12 INT_R_X25Y98/SS2END1 INT_R_X25Y99/SS2A1 INT_R_X27Y98/EE2A2 VBRK_X60Y105/VBRK_NW4A0 VBRK_X60Y105/VBRK_WW2A0 
pips: CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X22Y100/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y98/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y100/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y100/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y100/INT_L.BYP_BOUNCE0->>IMUX_L4 INT_L_X22Y100/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y100/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X22Y100/INT_L.WW2END0->>FAN_ALT2 INT_L_X22Y100/INT_L.WW2END0->>IMUX_L10 INT_L_X22Y100/INT_L.WW2END0->>SS2BEG0 INT_L_X22Y104/INT_L.NW6END0->>NE2BEG0 INT_L_X22Y98/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X22Y98/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y98/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X22Y98/INT_L.GFAN0->>BYP_ALT5 INT_L_X22Y98/INT_L.SS2END0->>BYP_ALT1 INT_L_X22Y98/INT_L.SS2END0->>IMUX_L10 INT_L_X22Y98/INT_L.SS2END0->>IMUX_L25 INT_L_X24Y100/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X24Y100/INT_L.LOGIC_OUTS_L4->>NE6BEG0 INT_L_X24Y100/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X24Y100/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X26Y104/INT_L.NE6END0->>NL1BEG_N3 INT_L_X26Y104/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X26Y105/INT_L.NL1END2->>IMUX_L11 INT_L_X26Y105/INT_L.NL1END2->>IMUX_L44 INT_L_X26Y98/INT_L.ER1END2->>EE2BEG2 INT_L_X28Y98/INT_L.EE2END2->>IMUX_L28 INT_R_X23Y104/INT_R.NE2END_S3_0->>IMUX47 INT_R_X23Y104/INT_R.SL1END0->>IMUX24 INT_R_X23Y105/INT_R.NE2END0->>SL1BEG0 INT_R_X25Y100/INT_R.ER1END1->>SS2BEG1 INT_R_X25Y98/INT_R.SS2END1->>ER1BEG2 INT_R_X25Y98/INT_R.SS2END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

carry2[13] - 
wires: CLBLL_R_X21Y102/CLBLL_SE2A1 CLBLL_R_X21Y103/CLBLL_ER1BEG2 CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y103/CLBLL_L_BQ CLBLL_R_X23Y101/CLBLL_EL1BEG0 CLBLL_R_X23Y104/CLBLL_EE2BEG2 CLBLL_R_X23Y104/CLBLL_IMUX27 CLBLL_R_X23Y104/CLBLL_IMUX43 CLBLL_R_X23Y104/CLBLL_LL_B4 CLBLL_R_X23Y104/CLBLL_LL_D6 CLBLL_R_X23Y105/CLBLL_IMUX6 CLBLL_R_X23Y105/CLBLL_L_A1 CLBLL_R_X23Y105/CLBLL_NE2A2 CLBLL_R_X23Y105/CLBLL_WR1END3 CLBLL_R_X25Y100/CLBLL_IMUX17 CLBLL_R_X25Y100/CLBLL_LL_B3 CLBLL_R_X25Y105/CLBLL_NE2A2 CLBLM_L_X22Y102/CLBLM_BYP0 CLBLM_L_X22Y102/CLBLM_IMUX10 CLBLM_L_X22Y102/CLBLM_IMUX11 CLBLM_L_X22Y102/CLBLM_L_A4 CLBLM_L_X22Y102/CLBLM_L_AX CLBLM_L_X22Y102/CLBLM_M_A4 CLBLM_L_X22Y102/CLBLM_SE2A1 CLBLM_L_X22Y103/CLBLM_ER1BEG2 CLBLM_L_X24Y101/CLBLM_EL1BEG0 CLBLM_L_X24Y104/CLBLM_EE2BEG2 CLBLM_L_X24Y105/CLBLM_NE2A2 CLBLM_L_X24Y105/CLBLM_WR1END3 CLBLM_L_X26Y105/CLBLM_IMUX1 CLBLM_L_X26Y105/CLBLM_IMUX28 CLBLM_L_X26Y105/CLBLM_M_A3 CLBLM_L_X26Y105/CLBLM_M_C4 CLBLM_L_X26Y105/CLBLM_NE2A2 INT_L_X22Y101/FAN_BOUNCE_S3_2 INT_L_X22Y101/SE2A1 INT_L_X22Y102/BYP_ALT0 INT_L_X22Y102/BYP_L0 INT_L_X22Y102/FAN_ALT2 INT_L_X22Y102/FAN_BOUNCE2 INT_L_X22Y102/IMUX_L10 INT_L_X22Y102/IMUX_L11 INT_L_X22Y102/SE2BEG1 INT_L_X22Y102/SE2END1 INT_L_X22Y103/ER1END2 INT_L_X22Y103/NE2BEG2 INT_L_X22Y104/NE2A2 INT_L_X24Y100/EL1END_S3_0 INT_L_X24Y100/SE2A0 INT_L_X24Y101/EL1END0 INT_L_X24Y101/SE2BEG0 INT_L_X24Y104/EE2A2 INT_L_X24Y105/NE2END2 INT_L_X24Y105/WR1BEG3 INT_L_X26Y105/FAN_ALT5 INT_L_X26Y105/FAN_BOUNCE5 INT_L_X26Y105/IMUX_L1 INT_L_X26Y105/IMUX_L28 INT_L_X26Y105/NE2END2 INT_R_X21Y102/SE2A1 INT_R_X21Y103/ER1BEG2 INT_R_X21Y103/LOGIC_OUTS1 INT_R_X21Y103/SE2BEG1 INT_R_X23Y101/EL1BEG0 INT_R_X23Y101/SE2END1 INT_R_X23Y104/EE2BEG2 INT_R_X23Y104/IMUX27 INT_R_X23Y104/IMUX43 INT_R_X23Y104/NE2BEG2 INT_R_X23Y104/NE2END2 INT_R_X23Y105/IMUX6 INT_R_X23Y105/NE2A2 INT_R_X23Y105/WR1END3 INT_R_X25Y100/IMUX17 INT_R_X25Y100/SE2END0 INT_R_X25Y104/EE2END2 INT_R_X25Y104/NE2BEG2 INT_R_X25Y105/NE2A2 VBRK_X60Y106/VBRK_EL1BEG0 VBRK_X60Y109/VBRK_EE2BEG2 VBRK_X60Y110/VBRK_NE2A2 VBRK_X60Y110/VBRK_WR1END3 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y102/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y102/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y102/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y102/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y102/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X22Y102/INT_L.SE2END1->>FAN_ALT2 INT_L_X22Y102/INT_L.SE2END1->>IMUX_L10 INT_L_X22Y102/INT_L.SE2END1->>IMUX_L11 INT_L_X22Y102/INT_L.SE2END1->>SE2BEG1 INT_L_X22Y103/INT_L.ER1END2->>NE2BEG2 INT_L_X24Y101/INT_L.EL1END0->>SE2BEG0 INT_L_X24Y105/INT_L.NE2END2->>WR1BEG3 INT_L_X26Y105/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y105/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X26Y105/INT_L.NE2END2->>FAN_ALT5 INT_L_X26Y105/INT_L.NE2END2->>IMUX_L28 INT_R_X21Y103/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X21Y103/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X23Y101/INT_R.SE2END1->>EL1BEG0 INT_R_X23Y104/INT_R.NE2END2->>EE2BEG2 INT_R_X23Y104/INT_R.NE2END2->>IMUX27 INT_R_X23Y104/INT_R.NE2END2->>IMUX43 INT_R_X23Y104/INT_R.NE2END2->>NE2BEG2 INT_R_X23Y105/INT_R.WR1END3->>IMUX6 INT_R_X25Y100/INT_R.SE2END0->>IMUX17 INT_R_X25Y104/INT_R.EE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[5]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][5] - 
wires: CLBLL_R_X23Y103/CLBLL_LL_BQ CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS5 CLBLL_R_X23Y104/CLBLL_IMUX28 CLBLL_R_X23Y104/CLBLL_IMUX8 CLBLL_R_X23Y104/CLBLL_LL_A5 CLBLL_R_X23Y104/CLBLL_LL_C4 INT_R_X23Y103/LOGIC_OUTS5 INT_R_X23Y103/NL1BEG0 INT_R_X23Y103/NL1END_S3_0 INT_R_X23Y104/BYP_ALT0 INT_R_X23Y104/BYP_BOUNCE0 INT_R_X23Y104/IMUX28 INT_R_X23Y104/IMUX8 INT_R_X23Y104/NL1END0 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X23Y103/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X23Y104/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X23Y104/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X23Y104/INT_R.NL1END0->>BYP_ALT0 INT_R_X23Y104/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][5] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN2A1 BRKH_INT_X28Y99/BRKH_INT_SS6END1 CLBLL_R_X21Y98/CLBLL_ER1BEG1 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y98/CLBLL_L_AQ CLBLL_R_X23Y104/CLBLL_IMUX11 CLBLL_R_X23Y104/CLBLL_IMUX31 CLBLL_R_X23Y104/CLBLL_LL_A4 CLBLL_R_X23Y104/CLBLL_LL_C5 CLBLL_R_X23Y104/CLBLL_NW2A2 CLBLL_R_X23Y105/CLBLL_IMUX26 CLBLL_R_X23Y105/CLBLL_L_B4 CLBLL_R_X23Y105/CLBLL_NW2A1 CLBLL_R_X23Y98/CLBLL_ER1BEG1 CLBLL_R_X23Y98/CLBLL_IMUX40 CLBLL_R_X23Y98/CLBLL_LL_D1 CLBLL_R_X25Y102/CLBLL_IMUX5 CLBLL_R_X25Y102/CLBLL_L_A6 CLBLL_R_X25Y102/CLBLL_WR1END2 CLBLL_R_X25Y103/CLBLL_BYP1 CLBLL_R_X25Y103/CLBLL_IMUX1 CLBLL_R_X25Y103/CLBLL_LL_A3 CLBLL_R_X25Y103/CLBLL_LL_AX CLBLL_R_X25Y98/CLBLL_BYP4 CLBLL_R_X25Y98/CLBLL_EE2A1 CLBLL_R_X25Y98/CLBLL_IMUX17 CLBLL_R_X25Y98/CLBLL_LL_B3 CLBLL_R_X25Y98/CLBLL_LL_BX CLBLL_R_X25Y98/CLBLL_WW2END0 CLBLL_R_X27Y105/CLBLL_EE2A1 CLBLL_R_X27Y98/CLBLL_WL1END0 CLBLM_L_X22Y98/CLBLM_ER1BEG1 CLBLM_L_X24Y104/CLBLM_NW2A2 CLBLM_L_X24Y105/CLBLM_NW2A1 CLBLM_L_X24Y97/CLBLM_BYP4 CLBLM_L_X24Y97/CLBLM_IMUX11 CLBLM_L_X24Y97/CLBLM_IMUX18 CLBLM_L_X24Y97/CLBLM_M_A4 CLBLM_L_X24Y97/CLBLM_M_B2 CLBLM_L_X24Y97/CLBLM_M_BX CLBLM_L_X24Y98/CLBLM_ER1BEG1 CLBLM_L_X24Y98/CLBLM_IMUX40 CLBLM_L_X24Y98/CLBLM_M_D1 CLBLM_L_X24Y99/CLBLM_BYP5 CLBLM_L_X24Y99/CLBLM_IMUX19 CLBLM_L_X24Y99/CLBLM_L_B2 CLBLM_L_X24Y99/CLBLM_L_BX CLBLM_L_X26Y102/CLBLM_IMUX34 CLBLM_L_X26Y102/CLBLM_L_C6 CLBLM_L_X26Y102/CLBLM_WR1END2 CLBLM_L_X26Y105/CLBLM_IMUX30 CLBLM_L_X26Y105/CLBLM_IMUX47 CLBLM_L_X26Y105/CLBLM_L_C5 CLBLM_L_X26Y105/CLBLM_M_D5 CLBLM_L_X26Y96/CLBLM_IMUX20 CLBLM_L_X26Y96/CLBLM_L_C2 CLBLM_L_X26Y98/CLBLM_BYP5 CLBLM_L_X26Y98/CLBLM_EE2A1 CLBLM_L_X26Y98/CLBLM_IMUX19 CLBLM_L_X26Y98/CLBLM_L_B2 CLBLM_L_X26Y98/CLBLM_L_BX CLBLM_L_X26Y98/CLBLM_WW2END0 CLBLM_L_X28Y105/CLBLM_EE2A1 CLBLM_L_X28Y105/CLBLM_IMUX11 CLBLM_L_X28Y105/CLBLM_M_A4 CLBLM_L_X28Y98/CLBLM_IMUX11 CLBLM_L_X28Y98/CLBLM_IMUX29 CLBLM_L_X28Y98/CLBLM_M_A4 CLBLM_L_X28Y98/CLBLM_M_C2 CLBLM_L_X28Y98/CLBLM_WL1END0 INT_L_X22Y98/EL1BEG0 INT_L_X22Y98/ER1END1 INT_L_X24Y103/NL1BEG1 INT_L_X24Y103/NW2BEG2 INT_L_X24Y103/WR1END2 INT_L_X24Y104/NL1END1 INT_L_X24Y104/NW2A2 INT_L_X24Y104/NW2BEG1 INT_L_X24Y105/NW2A1 INT_L_X24Y97/BYP_ALT4 INT_L_X24Y97/BYP_L4 INT_L_X24Y97/IMUX_L11 INT_L_X24Y97/IMUX_L18 INT_L_X24Y97/SL1END1 INT_L_X24Y98/EE2BEG1 INT_L_X24Y98/EL1BEG0 INT_L_X24Y98/ER1END1 INT_L_X24Y98/FAN_ALT7 INT_L_X24Y98/FAN_BOUNCE7 INT_L_X24Y98/IMUX_L40 INT_L_X24Y98/NR1BEG1 INT_L_X24Y98/SL1BEG1 INT_L_X24Y99/BYP_ALT5 INT_L_X24Y99/BYP_L5 INT_L_X24Y99/IMUX_L19 INT_L_X24Y99/NR1END1 INT_L_X26Y100/NN2BEG1 INT_L_X26Y100/NN2END1 INT_L_X26Y101/NN2A1 INT_L_X26Y102/IMUX_L34 INT_L_X26Y102/NN2BEG1 INT_L_X26Y102/NN2END1 INT_L_X26Y102/WR1BEG2 INT_L_X26Y103/NN2A1 INT_L_X26Y104/NN2END1 INT_L_X26Y104/NR1BEG1 INT_L_X26Y105/EE2BEG1 INT_L_X26Y105/GFAN1 INT_L_X26Y105/IMUX_L30 INT_L_X26Y105/IMUX_L47 INT_L_X26Y105/NR1END1 INT_L_X26Y96/IMUX_L20 INT_L_X26Y96/SS2END1 INT_L_X26Y97/SS2A1 INT_L_X26Y98/BYP_ALT5 INT_L_X26Y98/BYP_L5 INT_L_X26Y98/EE2END1 INT_L_X26Y98/IMUX_L19 INT_L_X26Y98/NN2BEG1 INT_L_X26Y98/SS2BEG1 INT_L_X26Y98/WW2A0 INT_L_X26Y99/NN2A1 INT_L_X28Y100/SS6E1 INT_L_X28Y101/SS6D1 INT_L_X28Y102/SS6C1 INT_L_X28Y103/SS6B1 INT_L_X28Y104/SS6A1 INT_L_X28Y105/EE2END1 INT_L_X28Y105/IMUX_L11 INT_L_X28Y105/SS6BEG1 INT_L_X28Y98/IMUX_L11 INT_L_X28Y98/IMUX_L29 INT_L_X28Y98/SL1END1 INT_L_X28Y98/SR1END2 INT_L_X28Y98/WL1BEG0 INT_L_X28Y99/SL1BEG1 INT_L_X28Y99/SR1BEG2 INT_L_X28Y99/SS6END1 INT_R_X21Y98/ER1BEG1 INT_R_X21Y98/LOGIC_OUTS0 INT_R_X23Y104/BYP_ALT5 INT_R_X23Y104/BYP_BOUNCE5 INT_R_X23Y104/IMUX11 INT_R_X23Y104/IMUX31 INT_R_X23Y104/NW2END2 INT_R_X23Y105/IMUX26 INT_R_X23Y105/NW2END1 INT_R_X23Y97/EL1END_S3_0 INT_R_X23Y98/EL1END0 INT_R_X23Y98/ER1BEG1 INT_R_X23Y98/IMUX40 INT_R_X25Y102/IMUX5 INT_R_X25Y102/NL1BEG1 INT_R_X25Y102/WR1END2 INT_R_X25Y103/BYP1 INT_R_X25Y103/BYP_ALT1 INT_R_X25Y103/IMUX1 INT_R_X25Y103/NL1END1 INT_R_X25Y103/WR1BEG2 INT_R_X25Y97/EL1END_S3_0 INT_R_X25Y98/BYP4 INT_R_X25Y98/BYP_ALT4 INT_R_X25Y98/EE2A1 INT_R_X25Y98/EL1END0 INT_R_X25Y98/IMUX17 INT_R_X25Y98/WW2END0 INT_R_X27Y105/EE2A1 INT_R_X27Y98/WL1END0 INT_R_X27Y98/WW2BEG0 VBRK_X60Y102/VBRK_ER1BEG1 VBRK_X60Y109/VBRK_NW2A2 VBRK_X60Y110/VBRK_NW2A1 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y103/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y98/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X24Y97/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y99/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y98/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X22Y98/INT_L.ER1END1->>EL1BEG0 INT_L_X24Y103/INT_L.WR1END2->>NL1BEG1 INT_L_X24Y103/INT_L.WR1END2->>NW2BEG2 INT_L_X24Y104/INT_L.NL1END1->>NW2BEG1 INT_L_X24Y97/INT_L.BYP_ALT4->>BYP_L4 INT_L_X24Y97/INT_L.SL1END1->>BYP_ALT4 INT_L_X24Y97/INT_L.SL1END1->>IMUX_L11 INT_L_X24Y97/INT_L.SL1END1->>IMUX_L18 INT_L_X24Y98/INT_L.ER1END1->>EE2BEG1 INT_L_X24Y98/INT_L.ER1END1->>EL1BEG0 INT_L_X24Y98/INT_L.ER1END1->>FAN_ALT7 INT_L_X24Y98/INT_L.ER1END1->>NR1BEG1 INT_L_X24Y98/INT_L.ER1END1->>SL1BEG1 INT_L_X24Y98/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y98/INT_L.FAN_BOUNCE7->>IMUX_L40 INT_L_X24Y99/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y99/INT_L.NR1END1->>BYP_ALT5 INT_L_X24Y99/INT_L.NR1END1->>IMUX_L19 INT_L_X26Y100/INT_L.NN2END1->>NN2BEG1 INT_L_X26Y102/INT_L.NN2END1->>IMUX_L34 INT_L_X26Y102/INT_L.NN2END1->>NN2BEG1 INT_L_X26Y102/INT_L.NN2END1->>WR1BEG2 INT_L_X26Y104/INT_L.NN2END1->>NR1BEG1 INT_L_X26Y105/INT_L.GFAN1->>IMUX_L30 INT_L_X26Y105/INT_L.GFAN1->>IMUX_L47 INT_L_X26Y105/INT_L.NR1END1->>EE2BEG1 INT_L_X26Y105/INT_L.NR1END1->>GFAN1 INT_L_X26Y96/INT_L.SS2END1->>IMUX_L20 INT_L_X26Y98/INT_L.BYP_ALT5->>BYP_L5 INT_L_X26Y98/INT_L.EE2END1->>BYP_ALT5 INT_L_X26Y98/INT_L.EE2END1->>IMUX_L19 INT_L_X26Y98/INT_L.EE2END1->>NN2BEG1 INT_L_X26Y98/INT_L.EE2END1->>SS2BEG1 INT_L_X28Y105/INT_L.EE2END1->>IMUX_L11 INT_L_X28Y105/INT_L.EE2END1->>SS6BEG1 INT_L_X28Y98/INT_L.SL1END1->>IMUX_L11 INT_L_X28Y98/INT_L.SL1END1->>WL1BEG0 INT_L_X28Y98/INT_L.SR1END2->>IMUX_L29 INT_L_X28Y99/INT_L.SS6END1->>SL1BEG1 INT_L_X28Y99/INT_L.SS6END1->>SR1BEG2 INT_R_X21Y98/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X23Y104/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y104/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X23Y104/INT_R.NW2END2->>BYP_ALT5 INT_R_X23Y104/INT_R.NW2END2->>IMUX11 INT_R_X23Y105/INT_R.NW2END1->>IMUX26 INT_R_X23Y98/INT_R.EL1END0->>ER1BEG1 INT_R_X23Y98/INT_R.EL1END0->>IMUX40 INT_R_X25Y102/INT_R.WR1END2->>IMUX5 INT_R_X25Y102/INT_R.WR1END2->>NL1BEG1 INT_R_X25Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y103/INT_R.NL1END1->>BYP_ALT1 INT_R_X25Y103/INT_R.NL1END1->>IMUX1 INT_R_X25Y103/INT_R.NL1END1->>WR1BEG2 INT_R_X25Y98/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y98/INT_R.EL1END0->>IMUX17 INT_R_X25Y98/INT_R.WW2END0->>BYP_ALT4 INT_R_X27Y98/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

carry3[13] - 
wires: CLBLL_R_X23Y102/CLBLL_SE2A2 CLBLL_R_X23Y103/CLBLL_IMUX16 CLBLL_R_X23Y103/CLBLL_L_B3 CLBLL_R_X23Y104/CLBLL_IMUX2 CLBLL_R_X23Y104/CLBLL_IMUX35 CLBLL_R_X23Y104/CLBLL_LL_A2 CLBLL_R_X23Y104/CLBLL_LL_C6 CLBLL_R_X23Y105/CLBLL_ER1BEG2 CLBLL_R_X23Y105/CLBLL_IMUX10 CLBLL_R_X23Y105/CLBLL_LL_BQ CLBLL_R_X23Y105/CLBLL_LOGIC_OUTS5 CLBLL_R_X23Y105/CLBLL_L_A4 CLBLL_R_X25Y100/CLBLL_BYP4 CLBLL_R_X25Y100/CLBLL_IMUX15 CLBLL_R_X25Y100/CLBLL_LL_B1 CLBLL_R_X25Y100/CLBLL_LL_BX CLBLL_R_X25Y101/CLBLL_EL1BEG2 CLBLL_R_X25Y104/CLBLL_IMUX5 CLBLL_R_X25Y104/CLBLL_L_A6 CLBLL_R_X25Y104/CLBLL_SE4BEG2 CLBLL_R_X25Y105/CLBLL_BYP1 CLBLL_R_X25Y105/CLBLL_EE2A2 CLBLL_R_X25Y105/CLBLL_EL1BEG0 CLBLL_R_X25Y105/CLBLL_ER1BEG2 CLBLL_R_X25Y105/CLBLL_IMUX11 CLBLL_R_X25Y105/CLBLL_LL_A4 CLBLL_R_X25Y105/CLBLL_LL_AX CLBLL_R_X27Y100/CLBLL_EL1BEG1 CLBLL_R_X27Y101/CLBLL_EE2BEG3 CLBLL_R_X27Y105/CLBLL_IMUX26 CLBLL_R_X27Y105/CLBLL_L_B4 CLBLL_R_X29Y101/CLBLL_IMUX30 CLBLL_R_X29Y101/CLBLL_L_C5 CLBLM_L_X24Y101/CLBLM_BYP5 CLBLM_L_X24Y101/CLBLM_IMUX19 CLBLM_L_X24Y101/CLBLM_L_B2 CLBLM_L_X24Y101/CLBLM_L_BX CLBLM_L_X24Y102/CLBLM_SE2A2 CLBLM_L_X24Y105/CLBLM_ER1BEG2 CLBLM_L_X26Y100/CLBLM_BYP5 CLBLM_L_X26Y100/CLBLM_IMUX13 CLBLM_L_X26Y100/CLBLM_L_B6 CLBLM_L_X26Y100/CLBLM_L_BX CLBLM_L_X26Y101/CLBLM_EL1BEG2 CLBLM_L_X26Y101/CLBLM_IMUX28 CLBLM_L_X26Y101/CLBLM_M_C4 CLBLM_L_X26Y104/CLBLM_SE4BEG2 CLBLM_L_X26Y105/CLBLM_EE2A2 CLBLM_L_X26Y105/CLBLM_EL1BEG0 CLBLM_L_X26Y105/CLBLM_ER1BEG2 CLBLM_L_X26Y105/CLBLM_IMUX13 CLBLM_L_X26Y105/CLBLM_IMUX24 CLBLM_L_X26Y105/CLBLM_IMUX29 CLBLM_L_X26Y105/CLBLM_IMUX36 CLBLM_L_X26Y105/CLBLM_L_B6 CLBLM_L_X26Y105/CLBLM_L_D2 CLBLM_L_X26Y105/CLBLM_M_B5 CLBLM_L_X26Y105/CLBLM_M_C2 CLBLM_L_X28Y100/CLBLM_EL1BEG1 CLBLM_L_X28Y100/CLBLM_IMUX33 CLBLM_L_X28Y100/CLBLM_L_C1 CLBLM_L_X28Y101/CLBLM_EE2BEG3 INT_L_X24Y101/BYP_ALT5 INT_L_X24Y101/BYP_L5 INT_L_X24Y101/ER1BEG3 INT_L_X24Y101/FAN_ALT5 INT_L_X24Y101/FAN_BOUNCE5 INT_L_X24Y101/IMUX_L19 INT_L_X24Y101/SL1END2 INT_L_X24Y102/SE2END2 INT_L_X24Y102/SL1BEG2 INT_L_X24Y104/SE2A2 INT_L_X24Y105/EE2BEG2 INT_L_X24Y105/EL1BEG1 INT_L_X24Y105/ER1END2 INT_L_X24Y105/SE2BEG2 INT_L_X26Y100/BYP_ALT5 INT_L_X26Y100/BYP_L5 INT_L_X26Y100/FAN_ALT5 INT_L_X26Y100/FAN_BOUNCE5 INT_L_X26Y100/IMUX_L13 INT_L_X26Y100/SE6E2 INT_L_X26Y100/SL1END2 INT_L_X26Y101/EL1END2 INT_L_X26Y101/ER1BEG3 INT_L_X26Y101/IMUX_L28 INT_L_X26Y101/SE6D2 INT_L_X26Y101/SL1BEG2 INT_L_X26Y102/SE6C2 INT_L_X26Y103/SE6B2 INT_L_X26Y104/EL1END_S3_0 INT_L_X26Y104/SE6A2 INT_L_X26Y105/EE2END2 INT_L_X26Y105/EL1END0 INT_L_X26Y105/ER1BEG1 INT_L_X26Y105/ER1END2 INT_L_X26Y105/IMUX_L13 INT_L_X26Y105/IMUX_L24 INT_L_X26Y105/IMUX_L29 INT_L_X26Y105/IMUX_L36 INT_L_X28Y100/EL1END1 INT_L_X28Y100/IMUX_L33 INT_L_X28Y101/EE2A3 INT_R_X23Y102/SE2A2 INT_R_X23Y102/SR1END3 INT_R_X23Y103/IMUX16 INT_R_X23Y103/SE2BEG2 INT_R_X23Y103/SR1BEG3 INT_R_X23Y103/SR1END2 INT_R_X23Y103/SR1END_N3_3 INT_R_X23Y104/IMUX2 INT_R_X23Y104/IMUX35 INT_R_X23Y104/SL1END1 INT_R_X23Y104/SR1BEG2 INT_R_X23Y105/ER1BEG2 INT_R_X23Y105/IMUX10 INT_R_X23Y105/LOGIC_OUTS5 INT_R_X23Y105/SL1BEG1 INT_R_X25Y100/BYP4 INT_R_X25Y100/BYP_ALT4 INT_R_X25Y100/FAN_ALT1 INT_R_X25Y100/FAN_BOUNCE1 INT_R_X25Y100/IMUX15 INT_R_X25Y100/SL1END3 INT_R_X25Y101/EL1BEG2 INT_R_X25Y101/ER1END3 INT_R_X25Y101/SL1BEG3 INT_R_X25Y102/ER1END_N3_3 INT_R_X25Y104/IMUX5 INT_R_X25Y104/SE2END2 INT_R_X25Y104/SE6BEG2 INT_R_X25Y105/BYP1 INT_R_X25Y105/BYP_ALT1 INT_R_X25Y105/EE2A2 INT_R_X25Y105/EL1BEG0 INT_R_X25Y105/EL1END1 INT_R_X25Y105/ER1BEG2 INT_R_X25Y105/IMUX11 INT_R_X27Y100/EL1BEG1 INT_R_X27Y100/SE6END2 INT_R_X27Y101/EE2BEG3 INT_R_X27Y101/ER1END3 INT_R_X27Y102/ER1END_N3_3 INT_R_X27Y105/ER1END1 INT_R_X27Y105/IMUX26 INT_R_X29Y101/EE2END3 INT_R_X29Y101/IMUX30 VBRK_X60Y107/VBRK_SE2A2 VBRK_X60Y110/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y105/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y100/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y105/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X24Y101/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y100/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X24Y101/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y101/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X24Y101/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X24Y101/INT_L.SL1END2->>ER1BEG3 INT_L_X24Y101/INT_L.SL1END2->>FAN_ALT5 INT_L_X24Y102/INT_L.SE2END2->>SL1BEG2 INT_L_X24Y105/INT_L.ER1END2->>EE2BEG2 INT_L_X24Y105/INT_L.ER1END2->>EL1BEG1 INT_L_X24Y105/INT_L.ER1END2->>SE2BEG2 INT_L_X26Y100/INT_L.BYP_ALT5->>BYP_L5 INT_L_X26Y100/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y100/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X26Y100/INT_L.SL1END2->>FAN_ALT5 INT_L_X26Y100/INT_L.SL1END2->>IMUX_L13 INT_L_X26Y101/INT_L.EL1END2->>ER1BEG3 INT_L_X26Y101/INT_L.EL1END2->>IMUX_L28 INT_L_X26Y101/INT_L.EL1END2->>SL1BEG2 INT_L_X26Y105/INT_L.EE2END2->>IMUX_L13 INT_L_X26Y105/INT_L.EE2END2->>IMUX_L29 INT_L_X26Y105/INT_L.EL1END0->>ER1BEG1 INT_L_X26Y105/INT_L.EL1END0->>IMUX_L24 INT_L_X26Y105/INT_L.ER1END2->>IMUX_L36 INT_L_X28Y100/INT_L.EL1END1->>IMUX_L33 INT_R_X23Y103/INT_R.SR1END2->>SE2BEG2 INT_R_X23Y103/INT_R.SR1END2->>SR1BEG3 INT_R_X23Y103/INT_R.SR1END_N3_3->>IMUX16 INT_R_X23Y104/INT_R.SL1END1->>IMUX2 INT_R_X23Y104/INT_R.SL1END1->>IMUX35 INT_R_X23Y104/INT_R.SL1END1->>SR1BEG2 INT_R_X23Y105/INT_R.LOGIC_OUTS5->>ER1BEG2 INT_R_X23Y105/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X23Y105/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X25Y100/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y100/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X25Y100/INT_R.SL1END3->>FAN_ALT1 INT_R_X25Y100/INT_R.SL1END3->>IMUX15 INT_R_X25Y101/INT_R.ER1END3->>EL1BEG2 INT_R_X25Y101/INT_R.ER1END3->>SL1BEG3 INT_R_X25Y104/INT_R.SE2END2->>IMUX5 INT_R_X25Y104/INT_R.SE2END2->>SE6BEG2 INT_R_X25Y105/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y105/INT_R.EL1END1->>BYP_ALT1 INT_R_X25Y105/INT_R.EL1END1->>EL1BEG0 INT_R_X25Y105/INT_R.EL1END1->>ER1BEG2 INT_R_X25Y105/INT_R.EL1END1->>IMUX11 INT_R_X27Y100/INT_R.SE6END2->>EL1BEG1 INT_R_X27Y101/INT_R.ER1END3->>EE2BEG3 INT_R_X27Y105/INT_R.ER1END1->>IMUX26 INT_R_X29Y101/INT_R.EE2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[7][6] - 
wires: CLBLL_R_X19Y100/CLBLL_WL1END3 CLBLL_R_X19Y101/CLBLL_EE2BEG3 CLBLL_R_X19Y101/CLBLL_IMUX0 CLBLL_R_X19Y101/CLBLL_IMUX21 CLBLL_R_X19Y101/CLBLL_IMUX7 CLBLL_R_X19Y101/CLBLL_LL_A1 CLBLL_R_X19Y101/CLBLL_L_A3 CLBLL_R_X19Y101/CLBLL_L_C4 CLBLL_R_X19Y102/CLBLL_EE2BEG3 CLBLL_R_X19Y102/CLBLL_IMUX23 CLBLL_R_X19Y102/CLBLL_L_C3 CLBLL_R_X21Y101/CLBLL_IMUX22 CLBLL_R_X21Y101/CLBLL_IMUX23 CLBLL_R_X21Y101/CLBLL_IMUX7 CLBLL_R_X21Y101/CLBLL_LL_A1 CLBLL_R_X21Y101/CLBLL_LL_C3 CLBLL_R_X21Y101/CLBLL_L_C3 CLBLL_R_X21Y102/CLBLL_IMUX11 CLBLL_R_X21Y102/CLBLL_LL_A4 CLBLL_R_X21Y102/CLBLL_NE4BEG3 CLBLL_R_X21Y104/CLBLL_EE2BEG3 CLBLL_R_X21Y104/CLBLL_IMUX0 CLBLL_R_X21Y104/CLBLL_L_A3 CLBLL_R_X23Y105/CLBLL_ER1BEG0 CLBLL_R_X23Y106/CLBLL_EE2BEG3 CLBLL_R_X25Y106/CLBLL_IMUX15 CLBLL_R_X25Y106/CLBLL_LL_B1 CLBLM_L_X20Y100/CLBLM_WL1END3 CLBLM_L_X20Y101/CLBLM_EE2BEG3 CLBLM_L_X20Y101/CLBLM_IMUX1 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y101/CLBLM_M_A3 CLBLM_L_X20Y101/CLBLM_M_AQ CLBLM_L_X20Y102/CLBLM_EE2BEG3 CLBLM_L_X22Y102/CLBLM_NE4BEG3 CLBLM_L_X22Y104/CLBLM_EE2BEG3 CLBLM_L_X24Y104/CLBLM_IMUX17 CLBLM_L_X24Y104/CLBLM_M_B3 CLBLM_L_X24Y105/CLBLM_ER1BEG0 CLBLM_L_X24Y106/CLBLM_EE2BEG3 INT_L_X20Y100/WL1BEG3 INT_L_X20Y101/EE2A3 INT_L_X20Y101/IMUX_L1 INT_L_X20Y101/LOGIC_OUTS_L4 INT_L_X20Y101/WL1BEG_N3 INT_L_X20Y102/EE2A3 INT_L_X22Y102/NE6A3 INT_L_X22Y103/NE6B3 INT_L_X22Y104/EE2A3 INT_L_X22Y104/NE6C3 INT_L_X22Y105/NE6D3 INT_L_X22Y106/NE6E3 INT_L_X24Y104/IMUX_L17 INT_L_X24Y104/SL1END0 INT_L_X24Y105/ER1END0 INT_L_X24Y105/SL1BEG0 INT_L_X24Y106/EE2A3 INT_R_X19Y100/WL1END3 INT_R_X19Y101/BYP_ALT3 INT_R_X19Y101/BYP_BOUNCE3 INT_R_X19Y101/EE2BEG3 INT_R_X19Y101/IMUX0 INT_R_X19Y101/IMUX21 INT_R_X19Y101/IMUX7 INT_R_X19Y101/NL1BEG_N3 INT_R_X19Y101/NR1BEG3 INT_R_X19Y101/WL1END_N1_3 INT_R_X19Y102/BYP_BOUNCE_N3_3 INT_R_X19Y102/EE2BEG3 INT_R_X19Y102/IMUX23 INT_R_X19Y102/NR1END3 INT_R_X21Y101/EE2END3 INT_R_X21Y101/IMUX22 INT_R_X21Y101/IMUX23 INT_R_X21Y101/IMUX7 INT_R_X21Y102/EE2END3 INT_R_X21Y102/FAN_ALT3 INT_R_X21Y102/FAN_BOUNCE3 INT_R_X21Y102/IMUX11 INT_R_X21Y102/NE6BEG3 INT_R_X21Y102/NN2BEG3 INT_R_X21Y103/NN2A3 INT_R_X21Y103/SR1END3 INT_R_X21Y104/EE2BEG3 INT_R_X21Y104/IMUX0 INT_R_X21Y104/NN2END3 INT_R_X21Y104/SR1BEG3 INT_R_X21Y104/SR1END_N3_3 INT_R_X23Y104/EE2END3 INT_R_X23Y104/ER1BEG_S0 INT_R_X23Y105/ER1BEG0 INT_R_X23Y106/EE2BEG3 INT_R_X23Y106/NE6END3 INT_R_X25Y106/EE2END3 INT_R_X25Y106/IMUX15 VBRK_X60Y110/VBRK_ER1BEG0 VBRK_X60Y111/VBRK_EE2BEG3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y101/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y101/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y101/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X24Y104/INT_L.SL1END0->>IMUX_L17 INT_L_X24Y105/INT_L.ER1END0->>SL1BEG0 INT_R_X19Y101/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X19Y101/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X19Y101/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X19Y101/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X19Y101/INT_R.NL1BEG_N3->>IMUX21 INT_R_X19Y101/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X19Y101/INT_R.WL1END_N1_3->>IMUX0 INT_R_X19Y101/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X19Y102/INT_R.NR1END3->>EE2BEG3 INT_R_X19Y102/INT_R.NR1END3->>IMUX23 INT_R_X21Y101/INT_R.EE2END3->>IMUX22 INT_R_X21Y101/INT_R.EE2END3->>IMUX23 INT_R_X21Y101/INT_R.EE2END3->>IMUX7 INT_R_X21Y102/INT_R.EE2END3->>FAN_ALT3 INT_R_X21Y102/INT_R.EE2END3->>NE6BEG3 INT_R_X21Y102/INT_R.EE2END3->>NN2BEG3 INT_R_X21Y102/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y102/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X21Y104/INT_R.NN2END3->>EE2BEG3 INT_R_X21Y104/INT_R.NN2END3->>SR1BEG3 INT_R_X21Y104/INT_R.SR1END_N3_3->>IMUX0 INT_R_X23Y104/INT_R.EE2END3->>ER1BEG_S0 INT_R_X23Y106/INT_R.NE6END3->>EE2BEG3 INT_R_X25Y106/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

aluopra_reg[6]_i_2_n_0 - 
wires: CLBLL_R_X21Y101/CLBLL_IMUX28 CLBLL_R_X21Y101/CLBLL_LL_AMUX CLBLL_R_X21Y101/CLBLL_LL_C4 CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS20 INT_R_X21Y101/IMUX28 INT_R_X21Y101/LOGIC_OUTS20 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y101/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y101/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[6]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][6] - 
wires: BRKH_INT_X21Y99/BRKH_INT_NN2BEG0 BRKH_INT_X23Y99/BRKH_INT_SE2A0 CLBLL_R_X21Y101/CLBLL_EE2BEG0 CLBLL_R_X21Y101/CLBLL_IMUX17 CLBLL_R_X21Y101/CLBLL_LL_B3 CLBLL_R_X21Y102/CLBLL_IMUX17 CLBLL_R_X21Y102/CLBLL_LL_B3 CLBLL_R_X21Y102/CLBLL_NW2A1 CLBLL_R_X21Y98/CLBLL_IMUX17 CLBLL_R_X21Y98/CLBLL_LL_AQ CLBLL_R_X21Y98/CLBLL_LL_B3 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y100/CLBLL_BYP4 CLBLL_R_X23Y100/CLBLL_IMUX13 CLBLL_R_X23Y100/CLBLL_IMUX17 CLBLL_R_X23Y100/CLBLL_LL_B3 CLBLL_R_X23Y100/CLBLL_LL_BX CLBLL_R_X23Y100/CLBLL_L_B6 CLBLL_R_X23Y100/CLBLL_WW2END0 CLBLL_R_X23Y101/CLBLL_EE2BEG0 CLBLL_R_X23Y97/CLBLL_IMUX16 CLBLL_R_X23Y97/CLBLL_IMUX33 CLBLL_R_X23Y97/CLBLL_L_B3 CLBLL_R_X23Y97/CLBLL_L_C1 CLBLL_R_X23Y98/CLBLL_SW2A0 CLBLL_R_X23Y99/CLBLL_SE2A0 CLBLL_R_X25Y101/CLBLL_ER1BEG1 CLBLL_R_X25Y98/CLBLL_IMUX14 CLBLL_R_X25Y98/CLBLL_IMUX46 CLBLL_R_X25Y98/CLBLL_L_B1 CLBLL_R_X25Y98/CLBLL_L_D5 CLBLM_L_X22Y101/CLBLM_EE2BEG0 CLBLM_L_X22Y102/CLBLM_NW2A1 CLBLM_L_X24Y100/CLBLM_WW2END0 CLBLM_L_X24Y101/CLBLM_EE2BEG0 CLBLM_L_X24Y98/CLBLM_SW2A0 CLBLM_L_X24Y99/CLBLM_IMUX33 CLBLM_L_X24Y99/CLBLM_L_C1 CLBLM_L_X24Y99/CLBLM_SE2A0 CLBLM_L_X26Y101/CLBLM_ER1BEG1 CLBLM_L_X26Y102/CLBLM_IMUX2 CLBLM_L_X26Y102/CLBLM_M_A2 INT_L_X22Y101/EE2A0 INT_L_X22Y101/NW2BEG1 INT_L_X22Y101/WR1END1 INT_L_X22Y102/NW2A1 INT_L_X24Y100/WW2A0 INT_L_X24Y101/EE2A0 INT_L_X24Y98/EL1BEG3 INT_L_X24Y98/SW2A0 INT_L_X24Y99/EL1BEG_N3 INT_L_X24Y99/IMUX_L33 INT_L_X24Y99/SE2END0 INT_L_X24Y99/SW2BEG0 INT_L_X26Y101/ER1END1 INT_L_X26Y101/NR1BEG1 INT_L_X26Y102/IMUX_L2 INT_L_X26Y102/NR1END1 INT_R_X21Y100/NN2A0 INT_R_X21Y100/NN2END_S2_0 INT_R_X21Y101/EE2BEG0 INT_R_X21Y101/IMUX17 INT_R_X21Y101/NN2END0 INT_R_X21Y102/IMUX17 INT_R_X21Y102/NW2END1 INT_R_X21Y98/IMUX17 INT_R_X21Y98/LOGIC_OUTS4 INT_R_X21Y98/NR1BEG0 INT_R_X21Y99/NN2BEG0 INT_R_X21Y99/NR1END0 INT_R_X23Y100/BYP4 INT_R_X23Y100/BYP_ALT4 INT_R_X23Y100/FAN_BOUNCE_S3_4 INT_R_X23Y100/IMUX13 INT_R_X23Y100/IMUX17 INT_R_X23Y100/SE2BEG0 INT_R_X23Y100/SL1END0 INT_R_X23Y100/WW2END0 INT_R_X23Y101/EE2BEG0 INT_R_X23Y101/EE2END0 INT_R_X23Y101/FAN_ALT4 INT_R_X23Y101/FAN_BOUNCE4 INT_R_X23Y101/SL1BEG0 INT_R_X23Y101/WR1BEG1 INT_R_X23Y97/IMUX16 INT_R_X23Y97/IMUX33 INT_R_X23Y97/SL1END0 INT_R_X23Y98/SL1BEG0 INT_R_X23Y98/SW2END0 INT_R_X23Y99/SE2A0 INT_R_X25Y100/SL1END0 INT_R_X25Y100/WW2BEG0 INT_R_X25Y101/EE2END0 INT_R_X25Y101/ER1BEG1 INT_R_X25Y101/SL1BEG0 INT_R_X25Y98/EL1END3 INT_R_X25Y98/IMUX14 INT_R_X25Y98/IMUX46 VBRK_X60Y102/VBRK_SW2A0 VBRK_X60Y103/VBRK_SE2A0 VBRK_X60Y105/VBRK_WW2END0 VBRK_X60Y106/VBRK_EE2BEG0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y98/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y100/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y101/INT_L.WR1END1->>NW2BEG1 INT_L_X24Y99/INT_L.SE2END0->>EL1BEG_N3 INT_L_X24Y99/INT_L.SE2END0->>IMUX_L33 INT_L_X24Y99/INT_L.SE2END0->>SW2BEG0 INT_L_X26Y101/INT_L.ER1END1->>NR1BEG1 INT_L_X26Y102/INT_L.NR1END1->>IMUX_L2 INT_R_X21Y101/INT_R.NN2END0->>EE2BEG0 INT_R_X21Y101/INT_R.NN2END0->>IMUX17 INT_R_X21Y102/INT_R.NW2END1->>IMUX17 INT_R_X21Y98/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X21Y98/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X21Y99/INT_R.NR1END0->>NN2BEG0 INT_R_X23Y100/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y100/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X23Y100/INT_R.SL1END0->>IMUX17 INT_R_X23Y100/INT_R.SL1END0->>SE2BEG0 INT_R_X23Y100/INT_R.WW2END0->>BYP_ALT4 INT_R_X23Y101/INT_R.EE2END0->>EE2BEG0 INT_R_X23Y101/INT_R.EE2END0->>FAN_ALT4 INT_R_X23Y101/INT_R.EE2END0->>SL1BEG0 INT_R_X23Y101/INT_R.EE2END0->>WR1BEG1 INT_R_X23Y101/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X23Y97/INT_R.SL1END0->>IMUX16 INT_R_X23Y97/INT_R.SL1END0->>IMUX33 INT_R_X23Y98/INT_R.SW2END0->>SL1BEG0 INT_R_X25Y100/INT_R.SL1END0->>WW2BEG0 INT_R_X25Y101/INT_R.EE2END0->>ER1BEG1 INT_R_X25Y101/INT_R.EE2END0->>SL1BEG0 INT_R_X25Y98/INT_R.EL1END3->>IMUX14 INT_R_X25Y98/INT_R.EL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

carry20_in[14] - 
wires: BRKH_INT_X25Y99/BRKH_INT_SS2END2 CLBLL_R_X21Y101/CLBLL_IMUX27 CLBLL_R_X21Y101/CLBLL_LL_B4 CLBLL_R_X21Y102/CLBLL_IMUX18 CLBLL_R_X21Y102/CLBLL_LL_B2 CLBLL_R_X21Y102/CLBLL_WW2END0 CLBLL_R_X23Y101/CLBLL_WL1END3 CLBLL_R_X23Y102/CLBLL_BYP4 CLBLL_R_X23Y102/CLBLL_IMUX13 CLBLL_R_X23Y102/CLBLL_IMUX18 CLBLL_R_X23Y102/CLBLL_LL_B2 CLBLL_R_X23Y102/CLBLL_LL_BX CLBLL_R_X23Y102/CLBLL_L_B6 CLBLL_R_X23Y102/CLBLL_WR1END1 CLBLL_R_X25Y106/CLBLL_IMUX18 CLBLL_R_X25Y106/CLBLL_IMUX34 CLBLL_R_X25Y106/CLBLL_LL_B2 CLBLL_R_X25Y106/CLBLL_L_C6 CLBLL_R_X25Y99/CLBLL_IMUX21 CLBLL_R_X25Y99/CLBLL_L_C4 CLBLM_L_X22Y102/CLBLM_WW2END0 CLBLM_L_X24Y101/CLBLM_IMUX20 CLBLM_L_X24Y101/CLBLM_L_C2 CLBLM_L_X24Y101/CLBLM_WL1END3 CLBLM_L_X24Y102/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y102/CLBLM_M_AQ CLBLM_L_X24Y102/CLBLM_WR1END1 CLBLM_L_X24Y104/CLBLM_IMUX32 CLBLM_L_X24Y104/CLBLM_M_C1 INT_L_X22Y102/WW2A0 INT_L_X24Y101/ER1BEG2 INT_L_X24Y101/IMUX_L20 INT_L_X24Y101/SR1END1 INT_L_X24Y101/WL1BEG3 INT_L_X24Y102/LOGIC_OUTS_L4 INT_L_X24Y102/NN2BEG0 INT_L_X24Y102/SR1BEG1 INT_L_X24Y102/WL1BEG_N3 INT_L_X24Y102/WR1BEG1 INT_L_X24Y103/NN2A0 INT_L_X24Y103/NN2END_S2_0 INT_L_X24Y104/IMUX_L32 INT_L_X24Y104/NN2END0 INT_L_X24Y104/NR1BEG0 INT_L_X24Y105/NE2BEG0 INT_L_X24Y105/NR1END0 INT_L_X24Y106/NE2A0 INT_R_X21Y101/IMUX27 INT_R_X21Y101/SR1END1 INT_R_X21Y102/IMUX18 INT_R_X21Y102/SR1BEG1 INT_R_X21Y102/WW2END0 INT_R_X23Y101/WL1END3 INT_R_X23Y102/BYP4 INT_R_X23Y102/BYP_ALT4 INT_R_X23Y102/IMUX13 INT_R_X23Y102/IMUX18 INT_R_X23Y102/NL1BEG_N3 INT_R_X23Y102/WL1END_N1_3 INT_R_X23Y102/WR1END1 INT_R_X23Y102/WW2BEG0 INT_R_X25Y100/SS2A2 INT_R_X25Y101/ER1END2 INT_R_X25Y101/SS2BEG2 INT_R_X25Y105/NE2END_S3_0 INT_R_X25Y106/BYP_ALT0 INT_R_X25Y106/BYP_BOUNCE0 INT_R_X25Y106/IMUX18 INT_R_X25Y106/IMUX34 INT_R_X25Y106/NE2END0 INT_R_X25Y99/IMUX21 INT_R_X25Y99/SS2END2 VBRK_X60Y106/VBRK_WL1END3 VBRK_X60Y107/VBRK_WR1END1 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y102/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y102/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y102/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X24Y101/INT_L.SR1END1->>ER1BEG2 INT_L_X24Y101/INT_L.SR1END1->>IMUX_L20 INT_L_X24Y102/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X24Y102/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X24Y102/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X24Y102/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X24Y104/INT_L.NN2END0->>IMUX_L32 INT_L_X24Y104/INT_L.NN2END0->>NR1BEG0 INT_L_X24Y105/INT_L.NR1END0->>NE2BEG0 INT_R_X21Y101/INT_R.SR1END1->>IMUX27 INT_R_X21Y102/INT_R.WW2END0->>IMUX18 INT_R_X21Y102/INT_R.WW2END0->>SR1BEG1 INT_R_X23Y102/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y102/INT_R.NL1BEG_N3->>IMUX13 INT_R_X23Y102/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X23Y102/INT_R.WR1END1->>BYP_ALT4 INT_R_X23Y102/INT_R.WR1END1->>IMUX18 INT_R_X23Y102/INT_R.WR1END1->>WW2BEG0 INT_R_X25Y101/INT_R.ER1END2->>SS2BEG2 INT_R_X25Y106/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y106/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X25Y106/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X25Y106/INT_R.NE2END0->>BYP_ALT0 INT_R_X25Y99/INT_R.SS2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regfil_reg_n_0_[1][6] - 
wires: BRKH_INT_X22Y99/BRKH_INT_NN2A0 BRKH_INT_X22Y99/BRKH_INT_NN2END_S2_0 BRKH_INT_X23Y99/BRKH_INT_NE6B0 CLBLL_R_X21Y100/CLBLL_EL1BEG3 CLBLL_R_X21Y101/CLBLL_IMUX24 CLBLL_R_X21Y101/CLBLL_LL_B5 CLBLL_R_X21Y101/CLBLL_NW2A0 CLBLL_R_X21Y102/CLBLL_IMUX27 CLBLL_R_X21Y102/CLBLL_LL_B4 CLBLL_R_X21Y98/CLBLL_EE2A0 CLBLL_R_X23Y102/CLBLL_NE4C0 CLBLL_R_X23Y98/CLBLL_EE2A0 CLBLL_R_X25Y102/CLBLL_EE2A0 CLBLL_R_X25Y98/CLBLL_IMUX26 CLBLL_R_X25Y98/CLBLL_IMUX35 CLBLL_R_X25Y98/CLBLL_IMUX42 CLBLL_R_X25Y98/CLBLL_LL_C6 CLBLL_R_X25Y98/CLBLL_L_B4 CLBLL_R_X25Y98/CLBLL_L_D6 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y98/CLBLM_M_AQ CLBLM_L_X22Y100/CLBLM_BYP5 CLBLM_L_X22Y100/CLBLM_EL1BEG3 CLBLM_L_X22Y100/CLBLM_IMUX12 CLBLM_L_X22Y100/CLBLM_IMUX16 CLBLM_L_X22Y100/CLBLM_L_B3 CLBLM_L_X22Y100/CLBLM_L_BX CLBLM_L_X22Y100/CLBLM_M_B6 CLBLM_L_X22Y101/CLBLM_NW2A0 CLBLM_L_X22Y98/CLBLM_EE2A0 CLBLM_L_X22Y98/CLBLM_IMUX16 CLBLM_L_X22Y98/CLBLM_IMUX33 CLBLM_L_X22Y98/CLBLM_L_B3 CLBLM_L_X22Y98/CLBLM_L_C1 CLBLM_L_X24Y102/CLBLM_NE4C0 CLBLM_L_X24Y98/CLBLM_EE2A0 CLBLM_L_X26Y102/CLBLM_EE2A0 CLBLM_L_X26Y102/CLBLM_IMUX8 CLBLM_L_X26Y102/CLBLM_M_A5 INT_L_X20Y98/EE2BEG0 INT_L_X20Y98/LOGIC_OUTS_L4 INT_L_X22Y100/BYP_ALT5 INT_L_X22Y100/BYP_L5 INT_L_X22Y100/EL1END3 INT_L_X22Y100/FAN_ALT1 INT_L_X22Y100/FAN_ALT3 INT_L_X22Y100/FAN_BOUNCE1 INT_L_X22Y100/FAN_BOUNCE3 INT_L_X22Y100/IMUX_L12 INT_L_X22Y100/IMUX_L16 INT_L_X22Y100/NN2END0 INT_L_X22Y100/NW2BEG0 INT_L_X22Y101/NW2A0 INT_L_X22Y98/EE2BEG0 INT_L_X22Y98/EE2END0 INT_L_X22Y98/IMUX_L16 INT_L_X22Y98/IMUX_L33 INT_L_X22Y98/NE6BEG0 INT_L_X22Y98/NN2BEG0 INT_L_X22Y99/NN2A0 INT_L_X22Y99/NN2END_S2_0 INT_L_X24Y102/EE2BEG0 INT_L_X24Y102/NE6END0 INT_L_X24Y98/EE2END0 INT_L_X24Y98/ER1BEG1 INT_L_X26Y102/EE2END0 INT_L_X26Y102/IMUX_L8 INT_R_X21Y100/EL1BEG3 INT_R_X21Y100/NW2END_S0_0 INT_R_X21Y101/EL1BEG_N3 INT_R_X21Y101/IMUX24 INT_R_X21Y101/NL1BEG2 INT_R_X21Y101/NL1BEG_N3 INT_R_X21Y101/NW2END0 INT_R_X21Y102/IMUX27 INT_R_X21Y102/NL1END2 INT_R_X21Y98/EE2A0 INT_R_X23Y100/NE6C0 INT_R_X23Y101/NE6D0 INT_R_X23Y102/NE6E0 INT_R_X23Y98/EE2A0 INT_R_X23Y98/NE6A0 INT_R_X23Y99/NE6B0 INT_R_X25Y102/EE2A0 INT_R_X25Y98/ER1END1 INT_R_X25Y98/IMUX26 INT_R_X25Y98/IMUX35 INT_R_X25Y98/IMUX42 VBRK_X60Y102/VBRK_EE2A0 VBRK_X60Y107/VBRK_NE4C0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y100/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y98/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X22Y100/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y100/INT_L.EL1END3->>FAN_ALT1 INT_L_X22Y100/INT_L.EL1END3->>FAN_ALT3 INT_L_X22Y100/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y100/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y100/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X22Y100/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X22Y100/INT_L.NN2END0->>IMUX_L16 INT_L_X22Y100/INT_L.NN2END0->>NW2BEG0 INT_L_X22Y98/INT_L.EE2END0->>EE2BEG0 INT_L_X22Y98/INT_L.EE2END0->>IMUX_L16 INT_L_X22Y98/INT_L.EE2END0->>IMUX_L33 INT_L_X22Y98/INT_L.EE2END0->>NE6BEG0 INT_L_X22Y98/INT_L.EE2END0->>NN2BEG0 INT_L_X24Y102/INT_L.NE6END0->>EE2BEG0 INT_L_X24Y98/INT_L.EE2END0->>ER1BEG1 INT_L_X26Y102/INT_L.EE2END0->>IMUX_L8 INT_R_X21Y101/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X21Y101/INT_R.NW2END0->>EL1BEG_N3 INT_R_X21Y101/INT_R.NW2END0->>IMUX24 INT_R_X21Y101/INT_R.NW2END0->>NL1BEG_N3 INT_R_X21Y102/INT_R.NL1END2->>IMUX27 INT_R_X25Y98/INT_R.ER1END1->>IMUX26 INT_R_X25Y98/INT_R.ER1END1->>IMUX35 INT_R_X25Y98/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

carry2[14] - 
wires: BRKH_INT_X25Y99/BRKH_INT_SS2END3 BRKH_INT_X25Y99/BRKH_INT_SS2END_N0_3 CLBLL_R_X21Y101/CLBLL_IMUX15 CLBLL_R_X21Y101/CLBLL_LL_B1 CLBLL_R_X21Y101/CLBLL_WW2END3 CLBLL_R_X21Y102/CLBLL_EE4BEG3 CLBLL_R_X21Y102/CLBLL_EL1BEG2 CLBLL_R_X21Y102/CLBLL_IMUX12 CLBLL_R_X21Y102/CLBLL_LL_B6 CLBLL_R_X21Y102/CLBLL_LL_DQ CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS7 CLBLL_R_X21Y102/CLBLL_NE4BEG0 CLBLL_R_X23Y101/CLBLL_WW2END3 CLBLL_R_X23Y102/CLBLL_EE4B3 CLBLL_R_X23Y106/CLBLL_EE2BEG0 CLBLL_R_X25Y100/CLBLL_IMUX31 CLBLL_R_X25Y100/CLBLL_LL_C5 CLBLL_R_X25Y106/CLBLL_IMUX17 CLBLL_R_X25Y106/CLBLL_IMUX33 CLBLL_R_X25Y106/CLBLL_LL_B3 CLBLL_R_X25Y106/CLBLL_L_C1 CLBLL_R_X25Y99/CLBLL_IMUX23 CLBLL_R_X25Y99/CLBLL_L_C3 CLBLM_L_X22Y101/CLBLM_WW2END3 CLBLM_L_X22Y102/CLBLM_BYP5 CLBLM_L_X22Y102/CLBLM_EE4BEG3 CLBLM_L_X22Y102/CLBLM_EL1BEG2 CLBLM_L_X22Y102/CLBLM_IMUX25 CLBLM_L_X22Y102/CLBLM_IMUX27 CLBLM_L_X22Y102/CLBLM_L_B5 CLBLM_L_X22Y102/CLBLM_L_BX CLBLM_L_X22Y102/CLBLM_M_B4 CLBLM_L_X22Y102/CLBLM_NE4BEG0 CLBLM_L_X24Y101/CLBLM_WW2END3 CLBLM_L_X24Y102/CLBLM_EE4B3 CLBLM_L_X24Y106/CLBLM_EE2BEG0 INT_L_X22Y101/WW2A3 INT_L_X22Y102/BYP_ALT5 INT_L_X22Y102/BYP_L5 INT_L_X22Y102/EE4A3 INT_L_X22Y102/EL1END2 INT_L_X22Y102/FAN_ALT5 INT_L_X22Y102/FAN_BOUNCE5 INT_L_X22Y102/IMUX_L25 INT_L_X22Y102/IMUX_L27 INT_L_X22Y102/NE6A0 INT_L_X22Y103/NE6B0 INT_L_X22Y104/NE6C0 INT_L_X22Y105/NE6D0 INT_L_X22Y106/NE6E0 INT_L_X24Y101/WW2A3 INT_L_X24Y102/EE4C3 INT_L_X24Y106/EE2A0 INT_R_X21Y101/IMUX15 INT_R_X21Y101/WW2END3 INT_R_X21Y102/EE4BEG3 INT_R_X21Y102/EL1BEG2 INT_R_X21Y102/FAN_ALT1 INT_R_X21Y102/FAN_BOUNCE1 INT_R_X21Y102/IMUX12 INT_R_X21Y102/LOGIC_OUTS7 INT_R_X21Y102/NE6BEG0 INT_R_X21Y102/WW2END_N0_3 INT_R_X23Y101/WW2BEG3 INT_R_X23Y101/WW2END3 INT_R_X23Y102/EE4B3 INT_R_X23Y102/WW2END_N0_3 INT_R_X23Y106/EE2BEG0 INT_R_X23Y106/NE6END0 INT_R_X25Y100/IMUX31 INT_R_X25Y100/SS2A3 INT_R_X25Y100/SS2END3 INT_R_X25Y100/SS2END_N0_3 INT_R_X25Y101/SL1END3 INT_R_X25Y101/SS2A3 INT_R_X25Y101/SS2BEG3 INT_R_X25Y101/SS2END_N0_3 INT_R_X25Y101/WW2BEG3 INT_R_X25Y102/EE4END3 INT_R_X25Y102/SL1BEG3 INT_R_X25Y102/SS2BEG3 INT_R_X25Y106/EE2END0 INT_R_X25Y106/IMUX17 INT_R_X25Y106/IMUX33 INT_R_X25Y99/IMUX23 INT_R_X25Y99/SS2END3 VBRK_X60Y106/VBRK_WW2END3 VBRK_X60Y107/VBRK_EE4B3 VBRK_X60Y111/VBRK_EE2BEG0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y102/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y102/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y102/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X22Y102/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y102/INT_L.EL1END2->>BYP_ALT5 INT_L_X22Y102/INT_L.EL1END2->>FAN_ALT5 INT_L_X22Y102/INT_L.EL1END2->>IMUX_L27 INT_L_X22Y102/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y102/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_R_X21Y101/INT_R.WW2END3->>IMUX15 INT_R_X21Y102/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X21Y102/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X21Y102/INT_R.LOGIC_OUTS7->>EE4BEG3 INT_R_X21Y102/INT_R.LOGIC_OUTS7->>EL1BEG2 INT_R_X21Y102/INT_R.LOGIC_OUTS7->>FAN_ALT1 INT_R_X21Y102/INT_R.WW2END_N0_3->>NE6BEG0 INT_R_X23Y101/INT_R.WW2END3->>WW2BEG3 INT_R_X23Y106/INT_R.NE6END0->>EE2BEG0 INT_R_X25Y100/INT_R.SS2END3->>IMUX31 INT_R_X25Y101/INT_R.SL1END3->>SS2BEG3 INT_R_X25Y101/INT_R.SL1END3->>WW2BEG3 INT_R_X25Y102/INT_R.EE4END3->>SL1BEG3 INT_R_X25Y102/INT_R.EE4END3->>SS2BEG3 INT_R_X25Y106/INT_R.EE2END0->>IMUX17 INT_R_X25Y106/INT_R.EE2END0->>IMUX33 INT_R_X25Y99/INT_R.SS2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

aluopra[6]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][6] - 
wires: CLBLL_R_X21Y101/CLBLL_IMUX8 CLBLL_R_X21Y101/CLBLL_LL_A5 CLBLL_R_X21Y102/CLBLL_IMUX7 CLBLL_R_X21Y102/CLBLL_LL_A1 CLBLM_L_X20Y103/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y103/CLBLM_L_AQ INT_L_X20Y101/SE2A0 INT_L_X20Y102/EL1BEG3 INT_L_X20Y102/SE2BEG0 INT_L_X20Y102/SL1END0 INT_L_X20Y103/EL1BEG_N3 INT_L_X20Y103/LOGIC_OUTS_L0 INT_L_X20Y103/SL1BEG0 INT_R_X21Y101/IMUX8 INT_R_X21Y101/SE2END0 INT_R_X21Y102/EL1END3 INT_R_X21Y102/IMUX7 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X20Y103/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X20Y102/INT_L.SL1END0->>SE2BEG0 INT_L_X20Y103/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X20Y103/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_R_X21Y101/INT_R.SE2END0->>IMUX8 INT_R_X21Y102/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][6] - 
wires: BRKH_INT_X21Y99/BRKH_INT_NN2BEG1 BRKH_INT_X24Y99/BRKH_INT_NE2BEG2 CLBLL_R_X21Y101/CLBLL_IMUX2 CLBLL_R_X21Y101/CLBLL_LL_A2 CLBLL_R_X21Y102/CLBLL_IMUX8 CLBLL_R_X21Y102/CLBLL_LL_A5 CLBLL_R_X21Y98/CLBLL_ER1BEG3 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y98/CLBLL_L_CQ CLBLL_R_X21Y99/CLBLL_EE2BEG1 CLBLL_R_X23Y99/CLBLL_ER1BEG1 CLBLL_R_X23Y99/CLBLL_ER1BEG2 CLBLL_R_X25Y102/CLBLL_EL1BEG1 CLBLL_R_X25Y102/CLBLL_IMUX13 CLBLL_R_X25Y102/CLBLL_L_B6 CLBLL_R_X25Y103/CLBLL_BYP4 CLBLL_R_X25Y103/CLBLL_IMUX12 CLBLL_R_X25Y103/CLBLL_LL_B6 CLBLL_R_X25Y103/CLBLL_LL_BX CLBLL_R_X25Y98/CLBLL_BYP3 CLBLL_R_X25Y98/CLBLL_EL1BEG1 CLBLL_R_X25Y98/CLBLL_IMUX0 CLBLL_R_X25Y98/CLBLL_IMUX13 CLBLL_R_X25Y98/CLBLL_IMUX28 CLBLL_R_X25Y98/CLBLL_IMUX36 CLBLL_R_X25Y98/CLBLL_LL_C4 CLBLL_R_X25Y98/CLBLL_LL_CX CLBLL_R_X25Y98/CLBLL_L_A3 CLBLL_R_X25Y98/CLBLL_L_B6 CLBLL_R_X25Y98/CLBLL_L_D2 CLBLL_R_X25Y99/CLBLL_EE2A2 CLBLL_R_X27Y102/CLBLL_EE2A1 CLBLL_R_X27Y95/CLBLL_ER1BEG0 CLBLL_R_X29Y102/CLBLL_EE2A1 CLBLM_L_X22Y98/CLBLM_ER1BEG3 CLBLM_L_X22Y98/CLBLM_IMUX38 CLBLM_L_X22Y98/CLBLM_M_D3 CLBLM_L_X22Y99/CLBLM_EE2BEG1 CLBLM_L_X24Y104/CLBLM_IMUX27 CLBLM_L_X24Y104/CLBLM_M_B4 CLBLM_L_X24Y97/CLBLM_IMUX12 CLBLM_L_X24Y97/CLBLM_IMUX35 CLBLM_L_X24Y97/CLBLM_M_B6 CLBLM_L_X24Y97/CLBLM_M_C6 CLBLM_L_X24Y99/CLBLM_BYP2 CLBLM_L_X24Y99/CLBLM_ER1BEG1 CLBLM_L_X24Y99/CLBLM_ER1BEG2 CLBLM_L_X24Y99/CLBLM_IMUX20 CLBLM_L_X24Y99/CLBLM_L_C2 CLBLM_L_X24Y99/CLBLM_L_CX CLBLM_L_X26Y102/CLBLM_EL1BEG1 CLBLM_L_X26Y102/CLBLM_IMUX25 CLBLM_L_X26Y102/CLBLM_IMUX37 CLBLM_L_X26Y102/CLBLM_IMUX43 CLBLM_L_X26Y102/CLBLM_L_B5 CLBLM_L_X26Y102/CLBLM_L_D4 CLBLM_L_X26Y102/CLBLM_M_D6 CLBLM_L_X26Y94/CLBLM_IMUX14 CLBLM_L_X26Y94/CLBLM_L_B1 CLBLM_L_X26Y98/CLBLM_BYP2 CLBLM_L_X26Y98/CLBLM_EL1BEG1 CLBLM_L_X26Y98/CLBLM_IMUX33 CLBLM_L_X26Y98/CLBLM_L_C1 CLBLM_L_X26Y98/CLBLM_L_CX CLBLM_L_X26Y99/CLBLM_EE2A2 CLBLM_L_X28Y102/CLBLM_EE2A1 CLBLM_L_X28Y95/CLBLM_ER1BEG0 CLBLM_L_X28Y95/CLBLM_IMUX25 CLBLM_L_X28Y95/CLBLM_L_B5 CLBLM_L_X30Y102/CLBLM_EE2A1 CLBLM_L_X30Y102/CLBLM_IMUX10 CLBLM_L_X30Y102/CLBLM_L_A4 INT_L_X22Y98/ER1BEG_S0 INT_L_X22Y98/ER1END3 INT_L_X22Y98/IMUX_L38 INT_L_X22Y99/EE2A1 INT_L_X22Y99/ER1BEG0 INT_L_X22Y99/ER1END_N3_3 INT_L_X24Y100/NE2A2 INT_L_X24Y104/IMUX_L27 INT_L_X24Y104/NW2END2 INT_L_X24Y97/IMUX_L12 INT_L_X24Y97/IMUX_L35 INT_L_X24Y97/SS2END1 INT_L_X24Y98/SE2A2 INT_L_X24Y98/SS2A1 INT_L_X24Y99/BYP_ALT2 INT_L_X24Y99/BYP_L2 INT_L_X24Y99/EE2BEG2 INT_L_X24Y99/ER1END1 INT_L_X24Y99/ER1END2 INT_L_X24Y99/IMUX_L20 INT_L_X24Y99/NE2BEG2 INT_L_X24Y99/SE2BEG2 INT_L_X24Y99/SS2BEG1 INT_L_X26Y102/BYP_ALT1 INT_L_X26Y102/BYP_BOUNCE1 INT_L_X26Y102/EE2BEG1 INT_L_X26Y102/EL1END1 INT_L_X26Y102/IMUX_L25 INT_L_X26Y102/IMUX_L37 INT_L_X26Y102/IMUX_L43 INT_L_X26Y94/ER1BEG3 INT_L_X26Y94/IMUX_L14 INT_L_X26Y94/SS2END2 INT_L_X26Y95/SS2A2 INT_L_X26Y96/SS2BEG2 INT_L_X26Y96/SS2END2 INT_L_X26Y97/SS2A2 INT_L_X26Y98/BYP_ALT2 INT_L_X26Y98/BYP_L2 INT_L_X26Y98/EL1END1 INT_L_X26Y98/IMUX_L33 INT_L_X26Y98/SL1END2 INT_L_X26Y98/SS2BEG2 INT_L_X26Y99/EE2END2 INT_L_X26Y99/SL1BEG2 INT_L_X28Y102/EE2BEG1 INT_L_X28Y102/EE2END1 INT_L_X28Y95/ER1END0 INT_L_X28Y95/IMUX_L25 INT_L_X30Y102/EE2END1 INT_L_X30Y102/IMUX_L10 INT_R_X21Y100/NN2A1 INT_R_X21Y101/IMUX2 INT_R_X21Y101/NL1BEG0 INT_R_X21Y101/NL1END_S3_0 INT_R_X21Y101/NN2END1 INT_R_X21Y102/IMUX8 INT_R_X21Y102/NL1END0 INT_R_X21Y98/ER1BEG3 INT_R_X21Y98/LOGIC_OUTS2 INT_R_X21Y98/NL1BEG1 INT_R_X21Y99/EE2BEG1 INT_R_X21Y99/NL1END1 INT_R_X21Y99/NN2BEG1 INT_R_X23Y99/EE2END1 INT_R_X23Y99/ER1BEG1 INT_R_X23Y99/ER1BEG2 INT_R_X23Y99/ER1END0 INT_R_X25Y100/NE2END2 INT_R_X25Y100/NN2BEG2 INT_R_X25Y101/NN2A2 INT_R_X25Y102/EL1BEG1 INT_R_X25Y102/IMUX13 INT_R_X25Y102/NN2END2 INT_R_X25Y102/NR1BEG2 INT_R_X25Y103/BYP4 INT_R_X25Y103/BYP_ALT4 INT_R_X25Y103/FAN_ALT7 INT_R_X25Y103/FAN_BOUNCE7 INT_R_X25Y103/IMUX12 INT_R_X25Y103/NR1END2 INT_R_X25Y103/NW2BEG2 INT_R_X25Y104/NW2A2 INT_R_X25Y98/BYP3 INT_R_X25Y98/BYP_ALT3 INT_R_X25Y98/EL1BEG1 INT_R_X25Y98/FAN_ALT7 INT_R_X25Y98/FAN_BOUNCE7 INT_R_X25Y98/IMUX0 INT_R_X25Y98/IMUX13 INT_R_X25Y98/IMUX28 INT_R_X25Y98/IMUX36 INT_R_X25Y98/SE2END2 INT_R_X25Y99/EE2A2 INT_R_X27Y102/EE2A1 INT_R_X27Y94/ER1BEG_S0 INT_R_X27Y94/ER1END3 INT_R_X27Y95/ER1BEG0 INT_R_X27Y95/ER1END_N3_3 INT_R_X29Y102/EE2A1 VBRK_X60Y103/VBRK_ER1BEG1 VBRK_X60Y103/VBRK_ER1BEG2 VBRK_X73Y107/VBRK_EE2A1 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y98/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y103/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y98/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y98/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y98/INT_L.ER1END3->>ER1BEG_S0 INT_L_X22Y98/INT_L.ER1END3->>IMUX_L38 INT_L_X24Y104/INT_L.NW2END2->>IMUX_L27 INT_L_X24Y97/INT_L.SS2END1->>IMUX_L12 INT_L_X24Y97/INT_L.SS2END1->>IMUX_L35 INT_L_X24Y99/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y99/INT_L.ER1END1->>IMUX_L20 INT_L_X24Y99/INT_L.ER1END1->>SS2BEG1 INT_L_X24Y99/INT_L.ER1END2->>BYP_ALT2 INT_L_X24Y99/INT_L.ER1END2->>EE2BEG2 INT_L_X24Y99/INT_L.ER1END2->>NE2BEG2 INT_L_X24Y99/INT_L.ER1END2->>SE2BEG2 INT_L_X26Y102/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X26Y102/INT_L.BYP_BOUNCE1->>IMUX_L37 INT_L_X26Y102/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X26Y102/INT_L.EL1END1->>BYP_ALT1 INT_L_X26Y102/INT_L.EL1END1->>EE2BEG1 INT_L_X26Y102/INT_L.EL1END1->>IMUX_L25 INT_L_X26Y94/INT_L.SS2END2->>ER1BEG3 INT_L_X26Y94/INT_L.SS2END2->>IMUX_L14 INT_L_X26Y96/INT_L.SS2END2->>SS2BEG2 INT_L_X26Y98/INT_L.BYP_ALT2->>BYP_L2 INT_L_X26Y98/INT_L.EL1END1->>IMUX_L33 INT_L_X26Y98/INT_L.SL1END2->>BYP_ALT2 INT_L_X26Y98/INT_L.SL1END2->>SS2BEG2 INT_L_X26Y99/INT_L.EE2END2->>SL1BEG2 INT_L_X28Y102/INT_L.EE2END1->>EE2BEG1 INT_L_X28Y95/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y102/INT_L.EE2END1->>IMUX_L10 INT_R_X21Y101/INT_R.NN2END1->>IMUX2 INT_R_X21Y101/INT_R.NN2END1->>NL1BEG0 INT_R_X21Y102/INT_R.NL1END0->>IMUX8 INT_R_X21Y98/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X21Y98/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X21Y99/INT_R.NL1END1->>EE2BEG1 INT_R_X21Y99/INT_R.NL1END1->>NN2BEG1 INT_R_X23Y99/INT_R.EE2END1->>ER1BEG2 INT_R_X23Y99/INT_R.ER1END0->>ER1BEG1 INT_R_X25Y100/INT_R.NE2END2->>NN2BEG2 INT_R_X25Y102/INT_R.NN2END2->>EL1BEG1 INT_R_X25Y102/INT_R.NN2END2->>IMUX13 INT_R_X25Y102/INT_R.NN2END2->>NR1BEG2 INT_R_X25Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y103/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y103/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X25Y103/INT_R.NR1END2->>FAN_ALT7 INT_R_X25Y103/INT_R.NR1END2->>IMUX12 INT_R_X25Y103/INT_R.NR1END2->>NW2BEG2 INT_R_X25Y98/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y98/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X25Y98/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X25Y98/INT_R.SE2END2->>BYP_ALT3 INT_R_X25Y98/INT_R.SE2END2->>EL1BEG1 INT_R_X25Y98/INT_R.SE2END2->>FAN_ALT7 INT_R_X25Y98/INT_R.SE2END2->>IMUX13 INT_R_X25Y98/INT_R.SE2END2->>IMUX28 INT_R_X25Y98/INT_R.SE2END2->>IMUX36 INT_R_X27Y94/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

carry3[14] - 
wires: BRKH_INT_X21Y99/BRKH_INT_WL1END3 BRKH_INT_X22Y99/BRKH_INT_WL1BEG3 CLBLL_R_X21Y101/CLBLL_IMUX1 CLBLL_R_X21Y101/CLBLL_LL_A3 CLBLL_R_X21Y101/CLBLL_NW2A1 CLBLL_R_X21Y102/CLBLL_IMUX1 CLBLL_R_X21Y102/CLBLL_LL_A3 CLBLL_R_X21Y99/CLBLL_WL1END3 CLBLL_R_X23Y104/CLBLL_SW4A0 CLBLL_R_X25Y100/CLBLL_BYP3 CLBLL_R_X25Y100/CLBLL_ER1BEG3 CLBLL_R_X25Y100/CLBLL_IMUX28 CLBLL_R_X25Y100/CLBLL_LL_C4 CLBLL_R_X25Y100/CLBLL_LL_CX CLBLL_R_X25Y100/CLBLL_SE2A2 CLBLL_R_X25Y101/CLBLL_SE2A2 CLBLL_R_X25Y104/CLBLL_EE2BEG2 CLBLL_R_X25Y104/CLBLL_IMUX13 CLBLL_R_X25Y104/CLBLL_L_B6 CLBLL_R_X25Y105/CLBLL_BYP4 CLBLL_R_X25Y105/CLBLL_IMUX15 CLBLL_R_X25Y105/CLBLL_LL_B1 CLBLL_R_X25Y105/CLBLL_LL_BX CLBLL_R_X25Y106/CLBLL_IMUX12 CLBLL_R_X25Y106/CLBLL_IMUX23 CLBLL_R_X25Y106/CLBLL_IMUX7 CLBLL_R_X25Y106/CLBLL_LL_A1 CLBLL_R_X25Y106/CLBLL_LL_B6 CLBLL_R_X25Y106/CLBLL_L_C3 CLBLL_R_X27Y101/CLBLL_EE2A2 CLBLL_R_X27Y104/CLBLL_IMUX12 CLBLL_R_X27Y104/CLBLL_IMUX30 CLBLL_R_X27Y104/CLBLL_IMUX36 CLBLL_R_X27Y104/CLBLL_LL_B6 CLBLL_R_X27Y104/CLBLL_L_C5 CLBLL_R_X27Y104/CLBLL_L_D2 CLBLL_R_X29Y101/CLBLL_IMUX37 CLBLL_R_X29Y101/CLBLL_L_D4 CLBLM_L_X22Y101/CLBLM_NW2A1 CLBLM_L_X22Y99/CLBLM_WL1END3 CLBLM_L_X24Y101/CLBLM_BYP2 CLBLM_L_X24Y101/CLBLM_IMUX21 CLBLM_L_X24Y101/CLBLM_L_C4 CLBLM_L_X24Y101/CLBLM_L_CX CLBLM_L_X24Y103/CLBLM_IMUX17 CLBLM_L_X24Y103/CLBLM_M_B3 CLBLM_L_X24Y104/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y104/CLBLM_M_AQ CLBLM_L_X24Y104/CLBLM_SW4A0 CLBLM_L_X26Y100/CLBLM_BYP2 CLBLM_L_X26Y100/CLBLM_ER1BEG3 CLBLM_L_X26Y100/CLBLM_IMUX23 CLBLM_L_X26Y100/CLBLM_IMUX38 CLBLM_L_X26Y100/CLBLM_L_C3 CLBLM_L_X26Y100/CLBLM_L_CX CLBLM_L_X26Y100/CLBLM_M_D3 CLBLM_L_X26Y100/CLBLM_SE2A2 CLBLM_L_X26Y101/CLBLM_SE2A2 CLBLM_L_X26Y104/CLBLM_EE2BEG2 CLBLM_L_X28Y100/CLBLM_IMUX36 CLBLM_L_X28Y100/CLBLM_L_D2 CLBLM_L_X28Y101/CLBLM_EE2A2 INT_L_X22Y100/NW2BEG1 INT_L_X22Y100/SW6END0 INT_L_X22Y100/WL1BEG_N3 INT_L_X22Y101/NW2A1 INT_L_X22Y99/WL1BEG3 INT_L_X24Y101/BYP_ALT2 INT_L_X24Y101/BYP_L2 INT_L_X24Y101/IMUX_L21 INT_L_X24Y101/SW2END2 INT_L_X24Y102/NL1BEG1 INT_L_X24Y102/WL1END1 INT_L_X24Y103/IMUX_L17 INT_L_X24Y103/NL1END1 INT_L_X24Y104/EL1BEG2 INT_L_X24Y104/LOGIC_OUTS_L4 INT_L_X24Y104/NE2BEG3 INT_L_X24Y104/NL1BEG_N3 INT_L_X24Y104/SW6BEG0 INT_L_X24Y105/NE2A3 INT_L_X26Y100/BYP_ALT2 INT_L_X26Y100/BYP_L2 INT_L_X26Y100/ER1END3 INT_L_X26Y100/IMUX_L23 INT_L_X26Y100/IMUX_L38 INT_L_X26Y100/SE2END2 INT_L_X26Y101/EE2BEG2 INT_L_X26Y101/ER1END_N3_3 INT_L_X26Y101/SE2END2 INT_L_X26Y104/EE2A2 INT_L_X28Y100/IMUX_L36 INT_L_X28Y100/SL1END2 INT_L_X28Y101/EE2END2 INT_L_X28Y101/NE2BEG2 INT_L_X28Y101/SL1BEG2 INT_L_X28Y102/NE2A2 INT_R_X21Y100/NN2BEG0 INT_R_X21Y100/WL1END_N1_3 INT_R_X21Y101/IMUX1 INT_R_X21Y101/NN2A0 INT_R_X21Y101/NN2END_S2_0 INT_R_X21Y101/NW2END1 INT_R_X21Y102/IMUX1 INT_R_X21Y102/NN2END0 INT_R_X21Y99/WL1END3 INT_R_X23Y100/SW6E0 INT_R_X23Y101/SW6D0 INT_R_X23Y102/SW6C0 INT_R_X23Y103/SW6B0 INT_R_X23Y104/SW6A0 INT_R_X25Y100/BYP3 INT_R_X25Y100/BYP_ALT3 INT_R_X25Y100/ER1BEG3 INT_R_X25Y100/IMUX28 INT_R_X25Y100/SE2A2 INT_R_X25Y100/SL1END2 INT_R_X25Y101/SE2A2 INT_R_X25Y101/SE2BEG2 INT_R_X25Y101/SL1BEG2 INT_R_X25Y101/SL1END2 INT_R_X25Y101/SW2A2 INT_R_X25Y102/SE2BEG2 INT_R_X25Y102/SL1BEG2 INT_R_X25Y102/SS2END2 INT_R_X25Y102/SW2BEG2 INT_R_X25Y102/WL1BEG1 INT_R_X25Y103/SS2A2 INT_R_X25Y104/EE2BEG2 INT_R_X25Y104/EL1END2 INT_R_X25Y104/IMUX13 INT_R_X25Y104/SS2BEG2 INT_R_X25Y105/BYP4 INT_R_X25Y105/BYP_ALT4 INT_R_X25Y105/FAN_ALT1 INT_R_X25Y105/FAN_BOUNCE1 INT_R_X25Y105/IMUX15 INT_R_X25Y105/NE2END3 INT_R_X25Y105/NL1BEG2 INT_R_X25Y105/NR1BEG3 INT_R_X25Y106/IMUX12 INT_R_X25Y106/IMUX23 INT_R_X25Y106/IMUX7 INT_R_X25Y106/NL1END2 INT_R_X25Y106/NR1END3 INT_R_X27Y101/EE2A2 INT_R_X27Y104/BYP_ALT2 INT_R_X27Y104/BYP_BOUNCE2 INT_R_X27Y104/EE2END2 INT_R_X27Y104/IMUX12 INT_R_X27Y104/IMUX30 INT_R_X27Y104/IMUX36 INT_R_X27Y105/BYP_BOUNCE_N3_2 INT_R_X29Y101/IMUX37 INT_R_X29Y101/SL1END2 INT_R_X29Y102/NE2END2 INT_R_X29Y102/SL1BEG2 VBRK_X60Y109/VBRK_SW4A0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y100/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y105/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X24Y101/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y104/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X22Y100/INT_L.SW6END0->>NW2BEG1 INT_L_X22Y100/INT_L.SW6END0->>WL1BEG_N3 INT_L_X24Y101/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y101/INT_L.SW2END2->>BYP_ALT2 INT_L_X24Y101/INT_L.SW2END2->>IMUX_L21 INT_L_X24Y102/INT_L.WL1END1->>NL1BEG1 INT_L_X24Y103/INT_L.NL1END1->>IMUX_L17 INT_L_X24Y104/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y104/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_L_X24Y104/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X24Y104/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X26Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X26Y100/INT_L.ER1END3->>IMUX_L23 INT_L_X26Y100/INT_L.ER1END3->>IMUX_L38 INT_L_X26Y100/INT_L.SE2END2->>BYP_ALT2 INT_L_X26Y101/INT_L.SE2END2->>EE2BEG2 INT_L_X28Y100/INT_L.SL1END2->>IMUX_L36 INT_L_X28Y101/INT_L.EE2END2->>NE2BEG2 INT_L_X28Y101/INT_L.EE2END2->>SL1BEG2 INT_R_X21Y100/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X21Y101/INT_R.NW2END1->>IMUX1 INT_R_X21Y102/INT_R.NN2END0->>IMUX1 INT_R_X25Y100/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y100/INT_R.SL1END2->>BYP_ALT3 INT_R_X25Y100/INT_R.SL1END2->>ER1BEG3 INT_R_X25Y100/INT_R.SL1END2->>IMUX28 INT_R_X25Y101/INT_R.SL1END2->>SE2BEG2 INT_R_X25Y101/INT_R.SL1END2->>SL1BEG2 INT_R_X25Y102/INT_R.SS2END2->>SE2BEG2 INT_R_X25Y102/INT_R.SS2END2->>SL1BEG2 INT_R_X25Y102/INT_R.SS2END2->>SW2BEG2 INT_R_X25Y102/INT_R.SS2END2->>WL1BEG1 INT_R_X25Y104/INT_R.EL1END2->>EE2BEG2 INT_R_X25Y104/INT_R.EL1END2->>IMUX13 INT_R_X25Y104/INT_R.EL1END2->>SS2BEG2 INT_R_X25Y105/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y105/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y105/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X25Y105/INT_R.NE2END3->>FAN_ALT1 INT_R_X25Y105/INT_R.NE2END3->>IMUX15 INT_R_X25Y105/INT_R.NE2END3->>NL1BEG2 INT_R_X25Y105/INT_R.NE2END3->>NR1BEG3 INT_R_X25Y106/INT_R.NL1END2->>IMUX12 INT_R_X25Y106/INT_R.NR1END3->>IMUX23 INT_R_X25Y106/INT_R.NR1END3->>IMUX7 INT_R_X27Y104/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y104/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X27Y104/INT_R.EE2END2->>BYP_ALT2 INT_R_X27Y104/INT_R.EE2END2->>IMUX12 INT_R_X27Y104/INT_R.EE2END2->>IMUX36 INT_R_X29Y101/INT_R.SL1END2->>IMUX37 INT_R_X29Y102/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

aluopra[7]_i_1_n_0 - 
wires: BRKH_INT_X23Y99/BRKH_INT_NN2BEG2 CLBLL_R_X21Y101/CLBLL_FAN6 CLBLL_R_X21Y101/CLBLL_FAN7 CLBLL_R_X21Y101/CLBLL_LL_CE CLBLL_R_X21Y101/CLBLL_L_CE CLBLL_R_X21Y101/CLBLL_WW2END1 CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y92/CLBLL_L_C CLBLL_R_X21Y93/CLBLL_NE2A2 CLBLL_R_X23Y94/CLBLL_FAN7 CLBLL_R_X23Y94/CLBLL_LL_CE CLBLL_R_X23Y96/CLBLL_FAN7 CLBLL_R_X23Y96/CLBLL_LL_CE CLBLL_R_X23Y98/CLBLL_FAN7 CLBLL_R_X23Y98/CLBLL_LL_CE CLBLM_L_X22Y101/CLBLM_WW2END1 CLBLM_L_X22Y93/CLBLM_NE2A2 INT_L_X22Y101/WW2A1 INT_L_X22Y93/NE2BEG2 INT_L_X22Y93/NE2END2 INT_L_X22Y94/NE2A2 INT_R_X21Y101/FAN6 INT_R_X21Y101/FAN7 INT_R_X21Y101/FAN_ALT6 INT_R_X21Y101/FAN_ALT7 INT_R_X21Y101/WW2END1 INT_R_X21Y92/LOGIC_OUTS10 INT_R_X21Y92/NE2BEG2 INT_R_X21Y93/NE2A2 INT_R_X23Y100/NN2A2 INT_R_X23Y101/NN2END2 INT_R_X23Y101/WW2BEG1 INT_R_X23Y94/FAN7 INT_R_X23Y94/FAN_ALT7 INT_R_X23Y94/NE2END2 INT_R_X23Y94/NN2BEG2 INT_R_X23Y95/NN2A2 INT_R_X23Y96/FAN7 INT_R_X23Y96/FAN_ALT7 INT_R_X23Y96/NN2BEG2 INT_R_X23Y96/NN2END2 INT_R_X23Y97/NN2A2 INT_R_X23Y98/FAN7 INT_R_X23Y98/FAN_ALT7 INT_R_X23Y98/NN2END2 INT_R_X23Y98/NR1BEG2 INT_R_X23Y99/NN2BEG2 INT_R_X23Y99/NR1END2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y101/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y92/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y94/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y96/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y98/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE INT_L_X22Y93/INT_L.NE2END2->>NE2BEG2 INT_R_X21Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y101/INT_R.WW2END1->>FAN_ALT6 INT_R_X21Y101/INT_R.WW2END1->>FAN_ALT7 INT_R_X21Y92/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X23Y101/INT_R.NN2END2->>WW2BEG1 INT_R_X23Y94/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y94/INT_R.NE2END2->>FAN_ALT7 INT_R_X23Y94/INT_R.NE2END2->>NN2BEG2 INT_R_X23Y96/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y96/INT_R.NN2END2->>FAN_ALT7 INT_R_X23Y96/INT_R.NN2END2->>NN2BEG2 INT_R_X23Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y98/INT_R.NN2END2->>FAN_ALT7 INT_R_X23Y98/INT_R.NN2END2->>NR1BEG2 INT_R_X23Y99/INT_R.NR1END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

aluopra[7]_i_3_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX34 CLBLL_R_X21Y92/CLBLL_IMUX42 CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y92/CLBLL_L_B CLBLL_R_X21Y92/CLBLL_L_C6 CLBLL_R_X21Y92/CLBLL_L_D6 INT_R_X21Y92/IMUX34 INT_R_X21Y92/IMUX42 INT_R_X21Y92/LOGIC_OUTS9 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y92/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y92/INT_R.LOGIC_OUTS9->>IMUX34 INT_R_X21Y92/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[1]_i_2_n_0 - 
wires: CLBLL_R_X21Y89/CLBLL_EL1BEG1 CLBLL_R_X21Y89/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y89/CLBLL_L_A CLBLL_R_X21Y89/CLBLL_L_AMUX CLBLL_R_X21Y92/CLBLL_IMUX33 CLBLL_R_X21Y92/CLBLL_L_C1 CLBLM_L_X22Y89/CLBLM_BYP1 CLBLM_L_X22Y89/CLBLM_EL1BEG1 CLBLM_L_X22Y89/CLBLM_M_AX INT_L_X22Y89/BYP_ALT1 INT_L_X22Y89/BYP_L1 INT_L_X22Y89/EL1END1 INT_R_X21Y89/EL1BEG1 INT_R_X21Y89/LOGIC_OUTS16 INT_R_X21Y89/NN2BEG2 INT_R_X21Y90/NN2A2 INT_R_X21Y91/NL1BEG1 INT_R_X21Y91/NN2END2 INT_R_X21Y92/IMUX33 INT_R_X21Y92/NL1END1 
pips: CLBLL_R_X21Y89/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X21Y89/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X22Y89/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y89/INT_L.EL1END1->>BYP_ALT1 INT_R_X21Y89/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X21Y89/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X21Y91/INT_R.NN2END2->>NL1BEG1 INT_R_X21Y92/INT_R.NL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

aluopra[7]_i_4_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX23 CLBLL_R_X21Y92/CLBLL_L_C3 CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y93/CLBLL_L_BMUX INT_R_X21Y92/IMUX23 INT_R_X21Y92/SL1END3 INT_R_X21Y93/LOGIC_OUTS17 INT_R_X21Y93/SL1BEG3 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X21Y93/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X21Y92/INT_R.SL1END3->>IMUX23 INT_R_X21Y93/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluopra[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_5_in - 
wires: BRKH_INT_X20Y99/BRKH_INT_SS2A1 BRKH_INT_X24Y99/BRKH_INT_NE6B1 CLBLL_R_X19Y100/CLBLL_SE2A1 CLBLL_R_X19Y100/CLBLL_WL1END0 CLBLL_R_X19Y101/CLBLL_IMUX16 CLBLL_R_X19Y101/CLBLL_IMUX3 CLBLL_R_X19Y101/CLBLL_LOGIC_OUTS1 CLBLL_R_X19Y101/CLBLL_L_A2 CLBLL_R_X19Y101/CLBLL_L_B3 CLBLL_R_X19Y101/CLBLL_L_BQ CLBLL_R_X19Y102/CLBLL_IMUX33 CLBLL_R_X19Y102/CLBLL_L_C1 CLBLL_R_X19Y102/CLBLL_NW2A1 CLBLL_R_X19Y104/CLBLL_EE2BEG1 CLBLL_R_X19Y95/CLBLL_IMUX5 CLBLL_R_X19Y95/CLBLL_L_A6 CLBLL_R_X19Y96/CLBLL_SE4BEG1 CLBLL_R_X19Y96/CLBLL_SW2A1 CLBLL_R_X21Y101/CLBLL_IMUX40 CLBLL_R_X21Y101/CLBLL_LL_D1 CLBLL_R_X21Y104/CLBLL_ER1BEG2 CLBLL_R_X21Y104/CLBLL_IMUX27 CLBLL_R_X21Y104/CLBLL_LL_B4 CLBLL_R_X21Y93/CLBLL_NE2A1 CLBLL_R_X23Y97/CLBLL_NE4C1 CLBLL_R_X23Y98/CLBLL_IMUX17 CLBLL_R_X23Y98/CLBLL_LL_B3 CLBLL_R_X23Y98/CLBLL_NE4BEG1 CLBLL_R_X23Y98/CLBLL_NW2A1 CLBLL_R_X25Y103/CLBLL_NE2A1 CLBLM_L_X20Y100/CLBLM_IMUX10 CLBLM_L_X20Y100/CLBLM_IMUX34 CLBLM_L_X20Y100/CLBLM_L_A4 CLBLM_L_X20Y100/CLBLM_L_C6 CLBLM_L_X20Y100/CLBLM_SE2A1 CLBLM_L_X20Y100/CLBLM_WL1END0 CLBLM_L_X20Y101/CLBLM_IMUX21 CLBLM_L_X20Y101/CLBLM_L_C4 CLBLM_L_X20Y102/CLBLM_NW2A1 CLBLM_L_X20Y104/CLBLM_EE2BEG1 CLBLM_L_X20Y96/CLBLM_SE4BEG1 CLBLM_L_X20Y96/CLBLM_SW2A1 CLBLM_L_X20Y97/CLBLM_IMUX2 CLBLM_L_X20Y97/CLBLM_M_A2 CLBLM_L_X22Y104/CLBLM_ER1BEG2 CLBLM_L_X22Y104/CLBLM_IMUX28 CLBLM_L_X22Y104/CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_IMUX3 CLBLM_L_X22Y93/CLBLM_L_A2 CLBLM_L_X22Y93/CLBLM_NE2A1 CLBLM_L_X24Y97/CLBLM_NE4C1 CLBLM_L_X24Y98/CLBLM_NE4BEG1 CLBLM_L_X24Y98/CLBLM_NW2A1 CLBLM_L_X26Y103/CLBLM_IMUX26 CLBLM_L_X26Y103/CLBLM_L_B4 CLBLM_L_X26Y103/CLBLM_NE2A1 INT_L_X20Y100/IMUX_L10 INT_L_X20Y100/IMUX_L34 INT_L_X20Y100/NR1BEG1 INT_L_X20Y100/SE2END1 INT_L_X20Y100/SS2BEG1 INT_L_X20Y100/WL1BEG0 INT_L_X20Y101/EL1BEG0 INT_L_X20Y101/GFAN1 INT_L_X20Y101/IMUX_L21 INT_L_X20Y101/NR1END1 INT_L_X20Y101/NW2BEG1 INT_L_X20Y102/NW2A1 INT_L_X20Y104/EE2A1 INT_L_X20Y92/SE6E1 INT_L_X20Y93/SE6D1 INT_L_X20Y94/SE6C1 INT_L_X20Y95/SE6B1 INT_L_X20Y96/SE6A1 INT_L_X20Y96/SW2A1 INT_L_X20Y97/IMUX_L2 INT_L_X20Y97/SL1END1 INT_L_X20Y97/SW2BEG1 INT_L_X20Y98/SL1BEG1 INT_L_X20Y98/SS2END1 INT_L_X20Y99/SS2A1 INT_L_X22Y104/ER1END2 INT_L_X22Y104/IMUX_L28 INT_L_X22Y93/IMUX_L3 INT_L_X22Y93/NE2END1 INT_L_X22Y93/NE6BEG1 INT_L_X24Y100/NE6C1 INT_L_X24Y101/NE6D1 INT_L_X24Y102/NE6E1 INT_L_X24Y97/NE6END1 INT_L_X24Y97/NW2BEG1 INT_L_X24Y98/NE6A1 INT_L_X24Y98/NW2A1 INT_L_X24Y99/NE6B1 INT_L_X26Y103/IMUX_L26 INT_L_X26Y103/NE2END1 INT_R_X19Y100/NL1BEG0 INT_R_X19Y100/NL1END_S3_0 INT_R_X19Y100/SE2A1 INT_R_X19Y100/WL1END0 INT_R_X19Y101/IMUX16 INT_R_X19Y101/IMUX3 INT_R_X19Y101/LOGIC_OUTS1 INT_R_X19Y101/NL1END0 INT_R_X19Y101/SE2BEG1 INT_R_X19Y102/IMUX33 INT_R_X19Y102/NN2BEG1 INT_R_X19Y102/NW2END1 INT_R_X19Y103/NN2A1 INT_R_X19Y104/EE2BEG1 INT_R_X19Y104/NN2END1 INT_R_X19Y95/IMUX5 INT_R_X19Y95/SR1END2 INT_R_X19Y96/SE6BEG1 INT_R_X19Y96/SR1BEG2 INT_R_X19Y96/SW2END1 INT_R_X21Y100/EL1END_S3_0 INT_R_X21Y101/EL1END0 INT_R_X21Y101/IMUX40 INT_R_X21Y104/EE2END1 INT_R_X21Y104/ER1BEG2 INT_R_X21Y104/IMUX27 INT_R_X21Y92/NE2BEG1 INT_R_X21Y92/SE6END1 INT_R_X21Y93/NE2A1 INT_R_X23Y93/NE6A1 INT_R_X23Y94/NE6B1 INT_R_X23Y95/NE6C1 INT_R_X23Y96/NE6D1 INT_R_X23Y97/NE6E1 INT_R_X23Y98/IMUX17 INT_R_X23Y98/NE6BEG1 INT_R_X23Y98/NW2END1 INT_R_X25Y102/NE2BEG1 INT_R_X25Y102/NE6END1 INT_R_X25Y103/NE2A1 VBRK_X60Y101/VBRK_NE4C1 VBRK_X60Y102/VBRK_NE4BEG1 VBRK_X60Y102/VBRK_NW2A1 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X19Y101/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X19Y95/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X20Y100/INT_L.SE2END1->>IMUX_L10 INT_L_X20Y100/INT_L.SE2END1->>IMUX_L34 INT_L_X20Y100/INT_L.SE2END1->>NR1BEG1 INT_L_X20Y100/INT_L.SE2END1->>SS2BEG1 INT_L_X20Y100/INT_L.SE2END1->>WL1BEG0 INT_L_X20Y101/INT_L.GFAN1->>IMUX_L21 INT_L_X20Y101/INT_L.NR1END1->>EL1BEG0 INT_L_X20Y101/INT_L.NR1END1->>GFAN1 INT_L_X20Y101/INT_L.NR1END1->>NW2BEG1 INT_L_X20Y97/INT_L.SL1END1->>IMUX_L2 INT_L_X20Y97/INT_L.SL1END1->>SW2BEG1 INT_L_X20Y98/INT_L.SS2END1->>SL1BEG1 INT_L_X22Y104/INT_L.ER1END2->>IMUX_L28 INT_L_X22Y93/INT_L.NE2END1->>IMUX_L3 INT_L_X22Y93/INT_L.NE2END1->>NE6BEG1 INT_L_X24Y97/INT_L.NE6END1->>NW2BEG1 INT_L_X26Y103/INT_L.NE2END1->>IMUX_L26 INT_R_X19Y100/INT_R.WL1END0->>NL1BEG0 INT_R_X19Y101/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X19Y101/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X19Y101/INT_R.NL1END0->>IMUX16 INT_R_X19Y102/INT_R.NW2END1->>IMUX33 INT_R_X19Y102/INT_R.NW2END1->>NN2BEG1 INT_R_X19Y104/INT_R.NN2END1->>EE2BEG1 INT_R_X19Y95/INT_R.SR1END2->>IMUX5 INT_R_X19Y96/INT_R.SW2END1->>SE6BEG1 INT_R_X19Y96/INT_R.SW2END1->>SR1BEG2 INT_R_X21Y101/INT_R.EL1END0->>IMUX40 INT_R_X21Y104/INT_R.EE2END1->>ER1BEG2 INT_R_X21Y104/INT_R.EE2END1->>IMUX27 INT_R_X21Y92/INT_R.SE6END1->>NE2BEG1 INT_R_X23Y98/INT_R.NW2END1->>IMUX17 INT_R_X23Y98/INT_R.NW2END1->>NE6BEG1 INT_R_X25Y102/INT_R.NE6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

aluopra_reg[7]_i_5_n_0 - 
wires: CLBLL_R_X21Y101/CLBLL_IMUX43 CLBLL_R_X21Y101/CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y100/CLBLM_L_AMUX INT_L_X20Y100/LOGIC_OUTS_L16 INT_L_X20Y100/NE2BEG2 INT_L_X20Y101/NE2A2 INT_R_X21Y101/IMUX43 INT_R_X21Y101/NE2END2 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y100/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X21Y101/INT_R.NE2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

opcode_reg_n_0_[0] - 
wires: BRKH_INT_X21Y99/BRKH_INT_NW2BEG1 BRKH_INT_X24Y99/BRKH_INT_NE2BEG1 BRKH_INT_X30Y99/BRKH_INT_SS2END2 CLBLL_R_X21Y102/CLBLL_IMUX15 CLBLL_R_X21Y102/CLBLL_IMUX4 CLBLL_R_X21Y102/CLBLL_LL_A6 CLBLL_R_X21Y102/CLBLL_LL_B1 CLBLL_R_X21Y104/CLBLL_NE4C1 CLBLL_R_X21Y87/CLBLL_WL1END3 CLBLL_R_X21Y88/CLBLL_IMUX0 CLBLL_R_X21Y88/CLBLL_L_A3 CLBLL_R_X21Y90/CLBLL_IMUX8 CLBLL_R_X21Y90/CLBLL_LL_A5 CLBLL_R_X21Y90/CLBLL_NW2A0 CLBLL_R_X21Y90/CLBLL_WW2A3 CLBLL_R_X21Y92/CLBLL_IMUX16 CLBLL_R_X21Y92/CLBLL_L_B3 CLBLL_R_X21Y92/CLBLL_WW2A3 CLBLL_R_X21Y99/CLBLL_WL1END0 CLBLL_R_X23Y104/CLBLL_IMUX22 CLBLL_R_X23Y104/CLBLL_IMUX38 CLBLL_R_X23Y104/CLBLL_LL_C3 CLBLL_R_X23Y104/CLBLL_LL_D3 CLBLL_R_X23Y88/CLBLL_IMUX23 CLBLL_R_X23Y88/CLBLL_IMUX27 CLBLL_R_X23Y88/CLBLL_LL_B4 CLBLL_R_X23Y88/CLBLL_L_C3 CLBLL_R_X23Y88/CLBLL_WW2END3 CLBLL_R_X23Y89/CLBLL_IMUX30 CLBLL_R_X23Y89/CLBLL_L_C5 CLBLL_R_X23Y89/CLBLL_NW2A3 CLBLL_R_X23Y89/CLBLL_WW2END0 CLBLL_R_X23Y91/CLBLL_IMUX23 CLBLL_R_X23Y91/CLBLL_L_C3 CLBLL_R_X23Y91/CLBLL_NW2A1 CLBLL_R_X23Y91/CLBLL_WW2END3 CLBLL_R_X23Y92/CLBLL_ER1BEG0 CLBLL_R_X23Y92/CLBLL_IMUX34 CLBLL_R_X23Y92/CLBLL_L_C6 CLBLL_R_X23Y92/CLBLL_NW2A1 CLBLL_R_X23Y92/CLBLL_WW2A3 CLBLL_R_X23Y93/CLBLL_IMUX10 CLBLL_R_X23Y93/CLBLL_IMUX16 CLBLL_R_X23Y93/CLBLL_L_A4 CLBLL_R_X23Y93/CLBLL_L_B3 CLBLL_R_X23Y98/CLBLL_IMUX34 CLBLL_R_X23Y98/CLBLL_IMUX42 CLBLL_R_X23Y98/CLBLL_L_C6 CLBLL_R_X23Y98/CLBLL_L_D6 CLBLL_R_X23Y99/CLBLL_EE2A1 CLBLL_R_X25Y100/CLBLL_EE2BEG1 CLBLL_R_X25Y88/CLBLL_IMUX11 CLBLL_R_X25Y88/CLBLL_IMUX28 CLBLL_R_X25Y88/CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_LL_C4 CLBLL_R_X25Y88/CLBLL_WL1END3 CLBLL_R_X25Y89/CLBLL_IMUX25 CLBLL_R_X25Y89/CLBLL_IMUX31 CLBLL_R_X25Y89/CLBLL_IMUX39 CLBLL_R_X25Y89/CLBLL_LL_C5 CLBLL_R_X25Y89/CLBLL_L_B5 CLBLL_R_X25Y89/CLBLL_L_D3 CLBLL_R_X25Y89/CLBLL_SW2A0 CLBLL_R_X25Y89/CLBLL_WL1END3 CLBLL_R_X25Y90/CLBLL_IMUX15 CLBLL_R_X25Y90/CLBLL_IMUX31 CLBLL_R_X25Y90/CLBLL_LL_B1 CLBLL_R_X25Y90/CLBLL_LL_C5 CLBLL_R_X25Y90/CLBLL_SE2A3 CLBLL_R_X25Y90/CLBLL_WL1END3 CLBLL_R_X25Y91/CLBLL_IMUX21 CLBLL_R_X25Y91/CLBLL_L_C4 CLBLL_R_X25Y91/CLBLL_SW2A3 CLBLL_R_X25Y91/CLBLL_WW2A0 CLBLL_R_X25Y92/CLBLL_WW2A3 CLBLL_R_X25Y99/CLBLL_IMUX13 CLBLL_R_X25Y99/CLBLL_IMUX9 CLBLL_R_X25Y99/CLBLL_L_A5 CLBLL_R_X25Y99/CLBLL_L_B6 CLBLL_R_X27Y100/CLBLL_EE2BEG1 CLBLL_R_X27Y100/CLBLL_IMUX18 CLBLL_R_X27Y100/CLBLL_LL_B2 CLBLL_R_X27Y103/CLBLL_IMUX11 CLBLL_R_X27Y103/CLBLL_IMUX26 CLBLL_R_X27Y103/CLBLL_LL_A4 CLBLL_R_X27Y103/CLBLL_L_B4 CLBLL_R_X27Y104/CLBLL_IMUX26 CLBLL_R_X27Y104/CLBLL_L_B4 CLBLL_R_X27Y106/CLBLL_EL1BEG3 CLBLL_R_X27Y106/CLBLL_IMUX0 CLBLL_R_X27Y106/CLBLL_IMUX1 CLBLL_R_X27Y106/CLBLL_IMUX17 CLBLL_R_X27Y106/CLBLL_LL_A3 CLBLL_R_X27Y106/CLBLL_LL_B3 CLBLL_R_X27Y106/CLBLL_L_A3 CLBLL_R_X27Y88/CLBLL_EE2BEG0 CLBLL_R_X27Y89/CLBLL_SE2A1 CLBLL_R_X27Y92/CLBLL_IMUX17 CLBLL_R_X27Y92/CLBLL_LL_B3 CLBLL_R_X27Y92/CLBLL_SW2A0 CLBLL_R_X27Y93/CLBLL_IMUX17 CLBLL_R_X27Y93/CLBLL_LL_B3 CLBLL_R_X27Y93/CLBLL_SW2A0 CLBLL_R_X29Y100/CLBLL_IMUX19 CLBLL_R_X29Y100/CLBLL_IMUX22 CLBLL_R_X29Y100/CLBLL_LL_C3 CLBLL_R_X29Y100/CLBLL_L_B2 CLBLL_R_X29Y105/CLBLL_EL1BEG2 CLBLL_R_X29Y105/CLBLL_IMUX14 CLBLL_R_X29Y105/CLBLL_L_B1 CLBLL_R_X29Y106/CLBLL_IMUX35 CLBLL_R_X29Y106/CLBLL_LL_C6 CLBLL_R_X29Y88/CLBLL_IMUX8 CLBLL_R_X29Y88/CLBLL_LL_A5 CLBLL_R_X29Y93/CLBLL_IMUX18 CLBLL_R_X29Y93/CLBLL_LL_B2 CLBLL_R_X29Y94/CLBLL_IMUX4 CLBLL_R_X29Y94/CLBLL_LL_A6 CLBLL_R_X29Y95/CLBLL_IMUX9 CLBLL_R_X29Y95/CLBLL_L_A5 CLBLL_R_X29Y95/CLBLL_WL1END0 CLBLL_R_X29Y96/CLBLL_WW2A1 CLBLM_L_X20Y100/CLBLM_IMUX20 CLBLM_L_X20Y100/CLBLM_IMUX36 CLBLM_L_X20Y100/CLBLM_L_C2 CLBLM_L_X20Y100/CLBLM_L_D2 CLBLM_L_X20Y90/CLBLM_IMUX7 CLBLM_L_X20Y90/CLBLM_M_A1 CLBLM_L_X20Y92/CLBLM_IMUX47 CLBLM_L_X20Y92/CLBLM_M_D5 CLBLM_L_X22Y103/CLBLM_IMUX34 CLBLM_L_X22Y103/CLBLM_IMUX37 CLBLM_L_X22Y103/CLBLM_L_C6 CLBLM_L_X22Y103/CLBLM_L_D4 CLBLM_L_X22Y104/CLBLM_NE4C1 CLBLM_L_X22Y87/CLBLM_WL1END3 CLBLM_L_X22Y88/CLBLM_IMUX17 CLBLM_L_X22Y88/CLBLM_IMUX7 CLBLM_L_X22Y88/CLBLM_M_A1 CLBLM_L_X22Y88/CLBLM_M_B3 CLBLM_L_X22Y89/CLBLM_IMUX40 CLBLM_L_X22Y89/CLBLM_M_D1 CLBLM_L_X22Y90/CLBLM_IMUX15 CLBLM_L_X22Y90/CLBLM_IMUX22 CLBLM_L_X22Y90/CLBLM_IMUX47 CLBLM_L_X22Y90/CLBLM_IMUX7 CLBLM_L_X22Y90/CLBLM_M_A1 CLBLM_L_X22Y90/CLBLM_M_B1 CLBLM_L_X22Y90/CLBLM_M_C3 CLBLM_L_X22Y90/CLBLM_M_D5 CLBLM_L_X22Y90/CLBLM_NW2A0 CLBLM_L_X22Y90/CLBLM_WW2A3 CLBLM_L_X22Y91/CLBLM_IMUX17 CLBLM_L_X22Y91/CLBLM_IMUX36 CLBLM_L_X22Y91/CLBLM_L_D2 CLBLM_L_X22Y91/CLBLM_M_B3 CLBLM_L_X22Y92/CLBLM_IMUX12 CLBLM_L_X22Y92/CLBLM_IMUX47 CLBLM_L_X22Y92/CLBLM_M_B6 CLBLM_L_X22Y92/CLBLM_M_D5 CLBLM_L_X22Y92/CLBLM_WW2A3 CLBLM_L_X22Y96/CLBLM_IMUX19 CLBLM_L_X22Y96/CLBLM_IMUX3 CLBLM_L_X22Y96/CLBLM_L_A2 CLBLM_L_X22Y96/CLBLM_L_B2 CLBLM_L_X22Y99/CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y99/CLBLM_L_BQ CLBLM_L_X22Y99/CLBLM_WL1END0 CLBLM_L_X24Y88/CLBLM_IMUX28 CLBLM_L_X24Y88/CLBLM_M_C4 CLBLM_L_X24Y88/CLBLM_WW2END3 CLBLM_L_X24Y89/CLBLM_IMUX19 CLBLM_L_X24Y89/CLBLM_IMUX20 CLBLM_L_X24Y89/CLBLM_L_B2 CLBLM_L_X24Y89/CLBLM_L_C2 CLBLM_L_X24Y89/CLBLM_NW2A3 CLBLM_L_X24Y89/CLBLM_WW2END0 CLBLM_L_X24Y91/CLBLM_IMUX10 CLBLM_L_X24Y91/CLBLM_IMUX42 CLBLM_L_X24Y91/CLBLM_L_A4 CLBLM_L_X24Y91/CLBLM_L_D6 CLBLM_L_X24Y91/CLBLM_NW2A1 CLBLM_L_X24Y91/CLBLM_WW2END3 CLBLM_L_X24Y92/CLBLM_ER1BEG0 CLBLM_L_X24Y92/CLBLM_IMUX17 CLBLM_L_X24Y92/CLBLM_M_B3 CLBLM_L_X24Y92/CLBLM_NW2A1 CLBLM_L_X24Y92/CLBLM_WW2A3 CLBLM_L_X24Y99/CLBLM_EE2A1 CLBLM_L_X24Y99/CLBLM_IMUX11 CLBLM_L_X24Y99/CLBLM_M_A4 CLBLM_L_X26Y100/CLBLM_EE2BEG1 CLBLM_L_X26Y101/CLBLM_IMUX8 CLBLM_L_X26Y101/CLBLM_M_A5 CLBLM_L_X26Y102/CLBLM_IMUX9 CLBLM_L_X26Y102/CLBLM_L_A5 CLBLM_L_X26Y104/CLBLM_IMUX25 CLBLM_L_X26Y104/CLBLM_IMUX30 CLBLM_L_X26Y104/CLBLM_L_B5 CLBLM_L_X26Y104/CLBLM_L_C5 CLBLM_L_X26Y105/CLBLM_IMUX0 CLBLM_L_X26Y105/CLBLM_L_A3 CLBLM_L_X26Y88/CLBLM_WL1END3 CLBLM_L_X26Y89/CLBLM_SW2A0 CLBLM_L_X26Y89/CLBLM_WL1END3 CLBLM_L_X26Y90/CLBLM_IMUX17 CLBLM_L_X26Y90/CLBLM_IMUX22 CLBLM_L_X26Y90/CLBLM_M_B3 CLBLM_L_X26Y90/CLBLM_M_C3 CLBLM_L_X26Y90/CLBLM_SE2A3 CLBLM_L_X26Y90/CLBLM_WL1END3 CLBLM_L_X26Y91/CLBLM_IMUX2 CLBLM_L_X26Y91/CLBLM_M_A2 CLBLM_L_X26Y91/CLBLM_SW2A3 CLBLM_L_X26Y91/CLBLM_WW2A0 CLBLM_L_X26Y92/CLBLM_IMUX31 CLBLM_L_X26Y92/CLBLM_IMUX38 CLBLM_L_X26Y92/CLBLM_M_C5 CLBLM_L_X26Y92/CLBLM_M_D3 CLBLM_L_X26Y92/CLBLM_WW2A3 CLBLM_L_X28Y100/CLBLM_EE2BEG1 CLBLM_L_X28Y106/CLBLM_EL1BEG3 CLBLM_L_X28Y106/CLBLM_IMUX18 CLBLM_L_X28Y106/CLBLM_IMUX6 CLBLM_L_X28Y106/CLBLM_L_A1 CLBLM_L_X28Y106/CLBLM_M_B2 CLBLM_L_X28Y88/CLBLM_EE2BEG0 CLBLM_L_X28Y89/CLBLM_IMUX11 CLBLM_L_X28Y89/CLBLM_M_A4 CLBLM_L_X28Y89/CLBLM_SE2A1 CLBLM_L_X28Y92/CLBLM_SW2A0 CLBLM_L_X28Y93/CLBLM_IMUX8 CLBLM_L_X28Y93/CLBLM_M_A5 CLBLM_L_X28Y93/CLBLM_SW2A0 CLBLM_L_X28Y94/CLBLM_IMUX24 CLBLM_L_X28Y94/CLBLM_M_B5 CLBLM_L_X28Y96/CLBLM_IMUX27 CLBLM_L_X28Y96/CLBLM_M_B4 CLBLM_L_X30Y101/CLBLM_IMUX14 CLBLM_L_X30Y101/CLBLM_L_B1 CLBLM_L_X30Y102/CLBLM_IMUX8 CLBLM_L_X30Y102/CLBLM_M_A5 CLBLM_L_X30Y103/CLBLM_IMUX16 CLBLM_L_X30Y103/CLBLM_IMUX32 CLBLM_L_X30Y103/CLBLM_L_B3 CLBLM_L_X30Y103/CLBLM_M_C1 CLBLM_L_X30Y104/CLBLM_IMUX12 CLBLM_L_X30Y104/CLBLM_M_B6 CLBLM_L_X30Y105/CLBLM_EL1BEG2 CLBLM_L_X30Y105/CLBLM_IMUX27 CLBLM_L_X30Y105/CLBLM_M_B4 CLBLM_L_X30Y95/CLBLM_WL1END0 CLBLM_L_X30Y96/CLBLM_IMUX27 CLBLM_L_X30Y96/CLBLM_M_B4 CLBLM_L_X30Y96/CLBLM_WW2A1 CLBLM_L_X30Y97/CLBLM_IMUX1 CLBLM_L_X30Y97/CLBLM_M_A3 CLBLM_L_X30Y98/CLBLM_IMUX24 CLBLM_L_X30Y98/CLBLM_M_B5 CLBLM_L_X30Y99/CLBLM_IMUX14 CLBLM_L_X30Y99/CLBLM_L_B1 INT_L_X20Y100/BYP_ALT4 INT_L_X20Y100/BYP_BOUNCE4 INT_L_X20Y100/IMUX_L20 INT_L_X20Y100/IMUX_L36 INT_L_X20Y100/NE6BEG1 INT_L_X20Y100/NL1BEG0 INT_L_X20Y100/NL1END_S3_0 INT_L_X20Y100/NW2END1 INT_L_X20Y101/NE2BEG0 INT_L_X20Y101/NE2BEG3 INT_L_X20Y101/NL1BEG_N3 INT_L_X20Y101/NL1END0 INT_L_X20Y102/NE2A0 INT_L_X20Y102/NE2A3 INT_L_X20Y90/IMUX_L7 INT_L_X20Y90/WW2END3 INT_L_X20Y91/WW2END_N0_3 INT_L_X20Y92/IMUX_L47 INT_L_X20Y92/WW2END3 INT_L_X20Y93/WW2END_N0_3 INT_L_X22Y103/BYP_ALT5 INT_L_X22Y103/BYP_BOUNCE5 INT_L_X22Y103/IMUX_L34 INT_L_X22Y103/IMUX_L37 INT_L_X22Y103/SL1END1 INT_L_X22Y104/EL1BEG3 INT_L_X22Y104/NE6END1 INT_L_X22Y104/NL1BEG0 INT_L_X22Y104/NL1END_S3_0 INT_L_X22Y104/SL1BEG1 INT_L_X22Y105/EL1BEG_N3 INT_L_X22Y105/NL1END0 INT_L_X22Y87/WL1BEG3 INT_L_X22Y88/IMUX_L17 INT_L_X22Y88/IMUX_L7 INT_L_X22Y88/NL1BEG0 INT_L_X22Y88/NL1END_S3_0 INT_L_X22Y88/SW2END0 INT_L_X22Y88/WL1BEG_N3 INT_L_X22Y89/IMUX_L40 INT_L_X22Y89/NL1END0 INT_L_X22Y89/NN2BEG0 INT_L_X22Y89/NW2BEG0 INT_L_X22Y90/IMUX_L15 INT_L_X22Y90/IMUX_L22 INT_L_X22Y90/IMUX_L47 INT_L_X22Y90/IMUX_L7 INT_L_X22Y90/NN2A0 INT_L_X22Y90/NN2END_S2_0 INT_L_X22Y90/NW2A0 INT_L_X22Y90/NW2END3 INT_L_X22Y90/WL1END3 INT_L_X22Y90/WW2BEG3 INT_L_X22Y91/IMUX_L17 INT_L_X22Y91/IMUX_L36 INT_L_X22Y91/NN2END0 INT_L_X22Y91/WL1END_N1_3 INT_L_X22Y91/WR1END2 INT_L_X22Y92/ER1BEG_S0 INT_L_X22Y92/IMUX_L12 INT_L_X22Y92/IMUX_L47 INT_L_X22Y92/WR1END2 INT_L_X22Y92/WW2BEG3 INT_L_X22Y92/WW2END3 INT_L_X22Y93/ER1BEG0 INT_L_X22Y93/WW2END_N0_3 INT_L_X22Y96/IMUX_L19 INT_L_X22Y96/IMUX_L3 INT_L_X22Y96/SS2END1 INT_L_X22Y97/SS2A1 INT_L_X22Y98/SE2A1 INT_L_X22Y98/SL1END1 INT_L_X22Y98/SS2BEG1 INT_L_X22Y99/EE2BEG1 INT_L_X22Y99/LOGIC_OUTS_L1 INT_L_X22Y99/SE2BEG1 INT_L_X22Y99/SL1BEG1 INT_L_X22Y99/WL1BEG0 INT_L_X24Y100/NE2A1 INT_L_X24Y88/IMUX_L28 INT_L_X24Y88/NL1BEG2 INT_L_X24Y88/NW2BEG3 INT_L_X24Y88/WL1END2 INT_L_X24Y88/WW2A3 INT_L_X24Y89/IMUX_L19 INT_L_X24Y89/IMUX_L20 INT_L_X24Y89/NL1END2 INT_L_X24Y89/NW2A3 INT_L_X24Y89/WW2A0 INT_L_X24Y90/NW2BEG1 INT_L_X24Y90/WR1END1 INT_L_X24Y91/IMUX_L10 INT_L_X24Y91/IMUX_L42 INT_L_X24Y91/NW2A1 INT_L_X24Y91/NW2BEG1 INT_L_X24Y91/WW2A3 INT_L_X24Y91/WW2END0 INT_L_X24Y92/ER1END0 INT_L_X24Y92/IMUX_L17 INT_L_X24Y92/NW2A1 INT_L_X24Y92/WW2BEG3 INT_L_X24Y92/WW2END3 INT_L_X24Y93/WW2END_N0_3 INT_L_X24Y99/EE2END1 INT_L_X24Y99/EL1BEG0 INT_L_X24Y99/ER1BEG2 INT_L_X24Y99/IMUX_L11 INT_L_X24Y99/NE2BEG1 INT_L_X26Y100/EE2A1 INT_L_X26Y101/FAN_ALT7 INT_L_X26Y101/FAN_BOUNCE7 INT_L_X26Y101/IMUX_L8 INT_L_X26Y101/WR1END2 INT_L_X26Y102/IMUX_L9 INT_L_X26Y102/NW2END1 INT_L_X26Y104/BYP_ALT4 INT_L_X26Y104/BYP_BOUNCE4 INT_L_X26Y104/IMUX_L25 INT_L_X26Y104/IMUX_L30 INT_L_X26Y104/NL1BEG0 INT_L_X26Y104/NL1END_S3_0 INT_L_X26Y104/NW2END1 INT_L_X26Y105/IMUX_L0 INT_L_X26Y105/NL1END0 INT_L_X26Y88/SE2A0 INT_L_X26Y88/WL1BEG3 INT_L_X26Y89/SE2BEG0 INT_L_X26Y89/SL1END0 INT_L_X26Y89/SW2A0 INT_L_X26Y89/WL1BEG3 INT_L_X26Y89/WL1BEG_N3 INT_L_X26Y90/ER1BEG1 INT_L_X26Y90/IMUX_L17 INT_L_X26Y90/IMUX_L22 INT_L_X26Y90/SE2END3 INT_L_X26Y90/SL1BEG0 INT_L_X26Y90/SL1END0 INT_L_X26Y90/SW2BEG0 INT_L_X26Y90/WL1BEG3 INT_L_X26Y90/WL1BEG_N3 INT_L_X26Y91/IMUX_L2 INT_L_X26Y91/SL1BEG0 INT_L_X26Y91/SW2A3 INT_L_X26Y91/SW2END0 INT_L_X26Y91/WL1BEG_N3 INT_L_X26Y91/WW2BEG0 INT_L_X26Y92/IMUX_L31 INT_L_X26Y92/IMUX_L38 INT_L_X26Y92/SW2BEG3 INT_L_X26Y92/WL1END3 INT_L_X26Y92/WW2BEG3 INT_L_X26Y93/WL1END_N1_3 INT_L_X28Y100/EE2A1 INT_L_X28Y105/SE2A3 INT_L_X28Y106/EL1BEG2 INT_L_X28Y106/EL1END3 INT_L_X28Y106/FAN_ALT1 INT_L_X28Y106/FAN_BOUNCE1 INT_L_X28Y106/IMUX_L18 INT_L_X28Y106/IMUX_L6 INT_L_X28Y106/SE2BEG3 INT_L_X28Y88/EE2A0 INT_L_X28Y89/IMUX_L11 INT_L_X28Y89/SE2END1 INT_L_X28Y92/FAN_BOUNCE_S3_2 INT_L_X28Y92/SW2A0 INT_L_X28Y93/FAN_ALT2 INT_L_X28Y93/FAN_BOUNCE2 INT_L_X28Y93/IMUX_L8 INT_L_X28Y93/SW2A0 INT_L_X28Y93/SW2BEG0 INT_L_X28Y93/WL1END0 INT_L_X28Y94/IMUX_L24 INT_L_X28Y94/SW2BEG0 INT_L_X28Y94/WL1END0 INT_L_X28Y96/IMUX_L27 INT_L_X28Y96/WW2END1 INT_L_X30Y100/SS2A2 INT_L_X30Y101/IMUX_L14 INT_L_X30Y101/SR1END2 INT_L_X30Y101/SS2BEG2 INT_L_X30Y102/FAN_ALT7 INT_L_X30Y102/FAN_BOUNCE7 INT_L_X30Y102/FAN_BOUNCE_S3_2 INT_L_X30Y102/IMUX_L8 INT_L_X30Y102/SR1BEG2 INT_L_X30Y102/SR1END1 INT_L_X30Y103/FAN_ALT2 INT_L_X30Y103/FAN_BOUNCE2 INT_L_X30Y103/IMUX_L16 INT_L_X30Y103/IMUX_L32 INT_L_X30Y103/SR1BEG1 INT_L_X30Y103/SR1BEG_S0 INT_L_X30Y103/SR1END3 INT_L_X30Y104/IMUX_L12 INT_L_X30Y104/SL1END2 INT_L_X30Y104/SR1BEG3 INT_L_X30Y104/SR1END_N3_3 INT_L_X30Y105/EL1END2 INT_L_X30Y105/IMUX_L27 INT_L_X30Y105/SL1BEG2 INT_L_X30Y95/SL1END1 INT_L_X30Y95/WL1BEG0 INT_L_X30Y96/IMUX_L27 INT_L_X30Y96/SL1BEG1 INT_L_X30Y96/SR1END1 INT_L_X30Y96/WW2BEG1 INT_L_X30Y97/IMUX_L1 INT_L_X30Y97/SR1BEG1 INT_L_X30Y97/SR1BEG_S0 INT_L_X30Y97/SR1END3 INT_L_X30Y98/IMUX_L24 INT_L_X30Y98/SL1END2 INT_L_X30Y98/SR1BEG3 INT_L_X30Y98/SR1END_N3_3 INT_L_X30Y99/IMUX_L14 INT_L_X30Y99/SL1BEG2 INT_L_X30Y99/SS2END2 INT_R_X21Y100/NE6A1 INT_R_X21Y100/NW2A1 INT_R_X21Y101/NE2END_S3_0 INT_R_X21Y101/NE6B1 INT_R_X21Y102/BYP_ALT0 INT_R_X21Y102/BYP_BOUNCE0 INT_R_X21Y102/IMUX15 INT_R_X21Y102/IMUX4 INT_R_X21Y102/NE2END0 INT_R_X21Y102/NE2END3 INT_R_X21Y102/NE6C1 INT_R_X21Y103/NE6D1 INT_R_X21Y104/NE6E1 INT_R_X21Y87/WL1END3 INT_R_X21Y88/IMUX0 INT_R_X21Y88/WL1END_N1_3 INT_R_X21Y89/NW2END_S0_0 INT_R_X21Y90/IMUX8 INT_R_X21Y90/NN2BEG0 INT_R_X21Y90/NW2END0 INT_R_X21Y90/WW2A3 INT_R_X21Y91/NN2A0 INT_R_X21Y91/NN2END_S2_0 INT_R_X21Y92/IMUX16 INT_R_X21Y92/NN2END0 INT_R_X21Y92/WW2A3 INT_R_X21Y99/NW2BEG1 INT_R_X21Y99/WL1END0 INT_R_X23Y104/EL1END3 INT_R_X23Y104/IMUX22 INT_R_X23Y104/IMUX38 INT_R_X23Y88/IMUX23 INT_R_X23Y88/IMUX27 INT_R_X23Y88/SR1END1 INT_R_X23Y88/SW2A0 INT_R_X23Y88/WW2END3 INT_R_X23Y89/IMUX30 INT_R_X23Y89/NW2BEG3 INT_R_X23Y89/NW2END3 INT_R_X23Y89/SR1BEG1 INT_R_X23Y89/SW2BEG0 INT_R_X23Y89/WW2END0 INT_R_X23Y89/WW2END_N0_3 INT_R_X23Y90/NW2A3 INT_R_X23Y90/WL1BEG3 INT_R_X23Y91/ER1BEG_S0 INT_R_X23Y91/IMUX23 INT_R_X23Y91/NW2END1 INT_R_X23Y91/SR1BEG_S0 INT_R_X23Y91/WL1BEG_N3 INT_R_X23Y91/WR1BEG2 INT_R_X23Y91/WW2END3 INT_R_X23Y92/ER1BEG0 INT_R_X23Y92/IMUX34 INT_R_X23Y92/NL1BEG0 INT_R_X23Y92/NL1END_S3_0 INT_R_X23Y92/NW2END1 INT_R_X23Y92/WR1BEG2 INT_R_X23Y92/WW2A3 INT_R_X23Y92/WW2END_N0_3 INT_R_X23Y93/ER1END0 INT_R_X23Y93/IMUX10 INT_R_X23Y93/IMUX16 INT_R_X23Y93/NL1END0 INT_R_X23Y98/IMUX34 INT_R_X23Y98/IMUX42 INT_R_X23Y98/SE2END1 INT_R_X23Y99/EE2A1 INT_R_X25Y100/EE2BEG1 INT_R_X25Y100/NE2END1 INT_R_X25Y88/IMUX11 INT_R_X25Y88/IMUX28 INT_R_X25Y88/SR1END1 INT_R_X25Y88/WL1BEG2 INT_R_X25Y88/WL1END3 INT_R_X25Y88/WW2BEG3 INT_R_X25Y89/IMUX25 INT_R_X25Y89/IMUX31 INT_R_X25Y89/IMUX39 INT_R_X25Y89/SR1BEG1 INT_R_X25Y89/SW2END0 INT_R_X25Y89/WL1END3 INT_R_X25Y89/WL1END_N1_3 INT_R_X25Y89/WW2BEG0 INT_R_X25Y90/IMUX15 INT_R_X25Y90/IMUX31 INT_R_X25Y90/SE2A3 INT_R_X25Y90/WL1END3 INT_R_X25Y90/WL1END_N1_3 INT_R_X25Y90/WR1BEG1 INT_R_X25Y91/IMUX21 INT_R_X25Y91/NL1BEG_N3 INT_R_X25Y91/SE2BEG3 INT_R_X25Y91/SW2END3 INT_R_X25Y91/WL1END_N1_3 INT_R_X25Y91/WW2A0 INT_R_X25Y91/WW2BEG3 INT_R_X25Y92/SW2END_N0_3 INT_R_X25Y92/WW2A3 INT_R_X25Y98/EL1END_S3_0 INT_R_X25Y99/EL1END0 INT_R_X25Y99/ER1END2 INT_R_X25Y99/IMUX13 INT_R_X25Y99/IMUX9 INT_R_X27Y100/EE2BEG1 INT_R_X27Y100/EE2END1 INT_R_X27Y100/IMUX18 INT_R_X27Y100/NR1BEG1 INT_R_X27Y101/NN2BEG1 INT_R_X27Y101/NR1END1 INT_R_X27Y101/NW2BEG1 INT_R_X27Y101/WR1BEG2 INT_R_X27Y102/NN2A1 INT_R_X27Y102/NW2A1 INT_R_X27Y103/IMUX11 INT_R_X27Y103/IMUX26 INT_R_X27Y103/NL1BEG0 INT_R_X27Y103/NL1END_S3_0 INT_R_X27Y103/NN2END1 INT_R_X27Y103/NW2BEG1 INT_R_X27Y104/BYP_ALT0 INT_R_X27Y104/BYP_BOUNCE0 INT_R_X27Y104/IMUX26 INT_R_X27Y104/NL1END0 INT_R_X27Y104/NN2BEG0 INT_R_X27Y104/NW2A1 INT_R_X27Y105/NN2A0 INT_R_X27Y105/NN2END_S2_0 INT_R_X27Y106/EL1BEG3 INT_R_X27Y106/IMUX0 INT_R_X27Y106/IMUX1 INT_R_X27Y106/IMUX17 INT_R_X27Y106/NN2END0 INT_R_X27Y106/NR1BEG0 INT_R_X27Y107/EL1BEG_N3 INT_R_X27Y107/NR1END0 INT_R_X27Y88/EE2BEG0 INT_R_X27Y88/SE2END0 INT_R_X27Y89/SE2A1 INT_R_X27Y90/ER1END1 INT_R_X27Y90/SE2BEG1 INT_R_X27Y91/SW2A0 INT_R_X27Y92/IMUX17 INT_R_X27Y92/SW2BEG0 INT_R_X27Y92/SW2END0 INT_R_X27Y92/WL1BEG3 INT_R_X27Y93/IMUX17 INT_R_X27Y93/SW2END0 INT_R_X27Y93/WL1BEG_N3 INT_R_X29Y100/BYP_ALT4 INT_R_X29Y100/BYP_BOUNCE4 INT_R_X29Y100/EE2END1 INT_R_X29Y100/IMUX19 INT_R_X29Y100/IMUX22 INT_R_X29Y105/EL1BEG2 INT_R_X29Y105/IMUX14 INT_R_X29Y105/SE2END3 INT_R_X29Y106/EL1END2 INT_R_X29Y106/IMUX35 INT_R_X29Y88/EE2END0 INT_R_X29Y88/IMUX8 INT_R_X29Y93/IMUX18 INT_R_X29Y93/SL1END1 INT_R_X29Y93/WL1BEG0 INT_R_X29Y94/IMUX4 INT_R_X29Y94/SL1BEG1 INT_R_X29Y94/SR1END1 INT_R_X29Y94/WL1BEG0 INT_R_X29Y95/IMUX9 INT_R_X29Y95/SR1BEG1 INT_R_X29Y95/WL1END0 INT_R_X29Y96/WW2A1 VBRK_X60Y103/VBRK_EE2A1 VBRK_X60Y92/VBRK_WW2END3 VBRK_X60Y93/VBRK_NW2A3 VBRK_X60Y93/VBRK_WW2END0 VBRK_X60Y95/VBRK_NW2A1 VBRK_X60Y95/VBRK_WW2END3 VBRK_X60Y96/VBRK_ER1BEG0 VBRK_X60Y96/VBRK_NW2A1 VBRK_X60Y96/VBRK_WW2A3 VBRK_X73Y100/VBRK_WW2A1 VBRK_X73Y110/VBRK_EL1BEG2 VBRK_X73Y99/VBRK_WL1END0 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y99/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X20Y100/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X20Y100/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X20Y100/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X20Y100/INT_L.NW2END1->>BYP_ALT4 INT_L_X20Y100/INT_L.NW2END1->>NE6BEG1 INT_L_X20Y100/INT_L.NW2END1->>NL1BEG0 INT_L_X20Y101/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X20Y101/INT_L.NL1END0->>NE2BEG0 INT_L_X20Y101/INT_L.NL1END0->>NL1BEG_N3 INT_L_X20Y90/INT_L.WW2END3->>IMUX_L7 INT_L_X20Y92/INT_L.WW2END3->>IMUX_L47 INT_L_X22Y103/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y103/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X22Y103/INT_L.SL1END1->>BYP_ALT5 INT_L_X22Y103/INT_L.SL1END1->>IMUX_L34 INT_L_X22Y104/INT_L.NE6END1->>NL1BEG0 INT_L_X22Y104/INT_L.NE6END1->>SL1BEG1 INT_L_X22Y105/INT_L.NL1END0->>EL1BEG_N3 INT_L_X22Y88/INT_L.NL1END_S3_0->>IMUX_L7 INT_L_X22Y88/INT_L.SW2END0->>IMUX_L17 INT_L_X22Y88/INT_L.SW2END0->>NL1BEG0 INT_L_X22Y88/INT_L.SW2END0->>WL1BEG_N3 INT_L_X22Y89/INT_L.NL1END0->>IMUX_L40 INT_L_X22Y89/INT_L.NL1END0->>NN2BEG0 INT_L_X22Y89/INT_L.NL1END0->>NW2BEG0 INT_L_X22Y90/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X22Y90/INT_L.NW2END3->>IMUX_L22 INT_L_X22Y90/INT_L.WL1END3->>IMUX_L15 INT_L_X22Y90/INT_L.WL1END3->>IMUX_L47 INT_L_X22Y90/INT_L.WL1END3->>IMUX_L7 INT_L_X22Y91/INT_L.NN2END0->>IMUX_L17 INT_L_X22Y91/INT_L.WR1END2->>IMUX_L36 INT_L_X22Y92/INT_L.WR1END2->>IMUX_L12 INT_L_X22Y92/INT_L.WW2END3->>ER1BEG_S0 INT_L_X22Y92/INT_L.WW2END3->>IMUX_L47 INT_L_X22Y92/INT_L.WW2END3->>WW2BEG3 INT_L_X22Y96/INT_L.SS2END1->>IMUX_L19 INT_L_X22Y96/INT_L.SS2END1->>IMUX_L3 INT_L_X22Y98/INT_L.SL1END1->>SS2BEG1 INT_L_X22Y99/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X22Y99/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_L_X22Y99/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X22Y99/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X24Y88/INT_L.WL1END2->>IMUX_L28 INT_L_X24Y88/INT_L.WL1END2->>NL1BEG2 INT_L_X24Y88/INT_L.WL1END2->>NW2BEG3 INT_L_X24Y89/INT_L.NL1END2->>IMUX_L19 INT_L_X24Y89/INT_L.NL1END2->>IMUX_L20 INT_L_X24Y90/INT_L.WR1END1->>NW2BEG1 INT_L_X24Y91/INT_L.WW2END0->>IMUX_L10 INT_L_X24Y91/INT_L.WW2END0->>IMUX_L42 INT_L_X24Y91/INT_L.WW2END0->>NW2BEG1 INT_L_X24Y92/INT_L.ER1END0->>IMUX_L17 INT_L_X24Y92/INT_L.WW2END3->>WW2BEG3 INT_L_X24Y99/INT_L.EE2END1->>EL1BEG0 INT_L_X24Y99/INT_L.EE2END1->>ER1BEG2 INT_L_X24Y99/INT_L.EE2END1->>IMUX_L11 INT_L_X24Y99/INT_L.EE2END1->>NE2BEG1 INT_L_X26Y101/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y101/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X26Y101/INT_L.WR1END2->>FAN_ALT7 INT_L_X26Y102/INT_L.NW2END1->>IMUX_L9 INT_L_X26Y104/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y104/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X26Y104/INT_L.NW2END1->>BYP_ALT4 INT_L_X26Y104/INT_L.NW2END1->>IMUX_L25 INT_L_X26Y104/INT_L.NW2END1->>NL1BEG0 INT_L_X26Y105/INT_L.NL1END0->>IMUX_L0 INT_L_X26Y89/INT_L.SL1END0->>SE2BEG0 INT_L_X26Y89/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y90/INT_L.SE2END3->>IMUX_L22 INT_L_X26Y90/INT_L.SL1END0->>ER1BEG1 INT_L_X26Y90/INT_L.SL1END0->>IMUX_L17 INT_L_X26Y90/INT_L.SL1END0->>SL1BEG0 INT_L_X26Y90/INT_L.SL1END0->>SW2BEG0 INT_L_X26Y90/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y91/INT_L.SW2END0->>IMUX_L2 INT_L_X26Y91/INT_L.SW2END0->>SL1BEG0 INT_L_X26Y91/INT_L.SW2END0->>WL1BEG_N3 INT_L_X26Y91/INT_L.SW2END0->>WW2BEG0 INT_L_X26Y92/INT_L.WL1END3->>IMUX_L31 INT_L_X26Y92/INT_L.WL1END3->>IMUX_L38 INT_L_X26Y92/INT_L.WL1END3->>SW2BEG3 INT_L_X26Y92/INT_L.WL1END3->>WW2BEG3 INT_L_X28Y106/INT_L.EL1END3->>EL1BEG2 INT_L_X28Y106/INT_L.EL1END3->>FAN_ALT1 INT_L_X28Y106/INT_L.EL1END3->>IMUX_L6 INT_L_X28Y106/INT_L.EL1END3->>SE2BEG3 INT_L_X28Y106/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y106/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X28Y89/INT_L.SE2END1->>IMUX_L11 INT_L_X28Y93/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y93/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X28Y93/INT_L.WL1END0->>FAN_ALT2 INT_L_X28Y93/INT_L.WL1END0->>SW2BEG0 INT_L_X28Y94/INT_L.WL1END0->>IMUX_L24 INT_L_X28Y94/INT_L.WL1END0->>SW2BEG0 INT_L_X28Y96/INT_L.WW2END1->>IMUX_L27 INT_L_X30Y101/INT_L.SR1END2->>IMUX_L14 INT_L_X30Y101/INT_L.SR1END2->>SS2BEG2 INT_L_X30Y102/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X30Y102/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X30Y102/INT_L.SR1END1->>FAN_ALT7 INT_L_X30Y102/INT_L.SR1END1->>SR1BEG2 INT_L_X30Y103/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y103/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X30Y103/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X30Y103/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X30Y103/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X30Y103/INT_L.SR1END3->>SR1BEG_S0 INT_L_X30Y104/INT_L.SL1END2->>IMUX_L12 INT_L_X30Y104/INT_L.SL1END2->>SR1BEG3 INT_L_X30Y105/INT_L.EL1END2->>IMUX_L27 INT_L_X30Y105/INT_L.EL1END2->>SL1BEG2 INT_L_X30Y95/INT_L.SL1END1->>WL1BEG0 INT_L_X30Y96/INT_L.SR1END1->>IMUX_L27 INT_L_X30Y96/INT_L.SR1END1->>SL1BEG1 INT_L_X30Y96/INT_L.SR1END1->>WW2BEG1 INT_L_X30Y97/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X30Y97/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X30Y97/INT_L.SR1END3->>SR1BEG_S0 INT_L_X30Y98/INT_L.SL1END2->>SR1BEG3 INT_L_X30Y98/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X30Y99/INT_L.SS2END2->>IMUX_L14 INT_L_X30Y99/INT_L.SS2END2->>SL1BEG2 INT_R_X21Y102/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y102/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X21Y102/INT_R.NE2END0->>BYP_ALT0 INT_R_X21Y102/INT_R.NE2END3->>IMUX15 INT_R_X21Y88/INT_R.WL1END_N1_3->>IMUX0 INT_R_X21Y90/INT_R.NW2END0->>IMUX8 INT_R_X21Y90/INT_R.NW2END0->>NN2BEG0 INT_R_X21Y92/INT_R.NN2END0->>IMUX16 INT_R_X21Y99/INT_R.WL1END0->>NW2BEG1 INT_R_X23Y104/INT_R.EL1END3->>IMUX22 INT_R_X23Y104/INT_R.EL1END3->>IMUX38 INT_R_X23Y88/INT_R.SR1END1->>IMUX27 INT_R_X23Y88/INT_R.WW2END3->>IMUX23 INT_R_X23Y89/INT_R.NW2END3->>IMUX30 INT_R_X23Y89/INT_R.NW2END3->>NW2BEG3 INT_R_X23Y89/INT_R.WW2END0->>SR1BEG1 INT_R_X23Y89/INT_R.WW2END0->>SW2BEG0 INT_R_X23Y91/INT_R.NW2END1->>WR1BEG2 INT_R_X23Y91/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X23Y91/INT_R.WW2END3->>ER1BEG_S0 INT_R_X23Y91/INT_R.WW2END3->>IMUX23 INT_R_X23Y91/INT_R.WW2END3->>SR1BEG_S0 INT_R_X23Y92/INT_R.NW2END1->>IMUX34 INT_R_X23Y92/INT_R.NW2END1->>NL1BEG0 INT_R_X23Y92/INT_R.NW2END1->>WR1BEG2 INT_R_X23Y93/INT_R.ER1END0->>IMUX10 INT_R_X23Y93/INT_R.NL1END0->>IMUX16 INT_R_X23Y98/INT_R.SE2END1->>IMUX34 INT_R_X23Y98/INT_R.SE2END1->>IMUX42 INT_R_X25Y100/INT_R.NE2END1->>EE2BEG1 INT_R_X25Y88/INT_R.SR1END1->>IMUX11 INT_R_X25Y88/INT_R.SR1END1->>IMUX28 INT_R_X25Y88/INT_R.WL1END3->>WL1BEG2 INT_R_X25Y88/INT_R.WL1END3->>WW2BEG3 INT_R_X25Y89/INT_R.SW2END0->>IMUX25 INT_R_X25Y89/INT_R.SW2END0->>SR1BEG1 INT_R_X25Y89/INT_R.SW2END0->>WW2BEG0 INT_R_X25Y89/INT_R.WL1END3->>IMUX31 INT_R_X25Y89/INT_R.WL1END3->>IMUX39 INT_R_X25Y90/INT_R.WL1END3->>IMUX15 INT_R_X25Y90/INT_R.WL1END3->>IMUX31 INT_R_X25Y90/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X25Y91/INT_R.NL1BEG_N3->>IMUX21 INT_R_X25Y91/INT_R.SW2END3->>SE2BEG3 INT_R_X25Y91/INT_R.SW2END3->>WW2BEG3 INT_R_X25Y91/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X25Y99/INT_R.EL1END0->>IMUX9 INT_R_X25Y99/INT_R.ER1END2->>IMUX13 INT_R_X27Y100/INT_R.EE2END1->>EE2BEG1 INT_R_X27Y100/INT_R.EE2END1->>IMUX18 INT_R_X27Y100/INT_R.EE2END1->>NR1BEG1 INT_R_X27Y101/INT_R.NR1END1->>NN2BEG1 INT_R_X27Y101/INT_R.NR1END1->>NW2BEG1 INT_R_X27Y101/INT_R.NR1END1->>WR1BEG2 INT_R_X27Y103/INT_R.NN2END1->>IMUX11 INT_R_X27Y103/INT_R.NN2END1->>IMUX26 INT_R_X27Y103/INT_R.NN2END1->>NL1BEG0 INT_R_X27Y103/INT_R.NN2END1->>NW2BEG1 INT_R_X27Y104/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y104/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X27Y104/INT_R.NL1END0->>BYP_ALT0 INT_R_X27Y104/INT_R.NL1END0->>NN2BEG0 INT_R_X27Y106/INT_R.NN2END0->>IMUX0 INT_R_X27Y106/INT_R.NN2END0->>IMUX1 INT_R_X27Y106/INT_R.NN2END0->>IMUX17 INT_R_X27Y106/INT_R.NN2END0->>NR1BEG0 INT_R_X27Y107/INT_R.NR1END0->>EL1BEG_N3 INT_R_X27Y88/INT_R.SE2END0->>EE2BEG0 INT_R_X27Y90/INT_R.ER1END1->>SE2BEG1 INT_R_X27Y92/INT_R.SW2END0->>IMUX17 INT_R_X27Y92/INT_R.SW2END0->>SW2BEG0 INT_R_X27Y93/INT_R.SW2END0->>IMUX17 INT_R_X27Y93/INT_R.SW2END0->>WL1BEG_N3 INT_R_X29Y100/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y100/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X29Y100/INT_R.EE2END1->>BYP_ALT4 INT_R_X29Y100/INT_R.EE2END1->>IMUX19 INT_R_X29Y105/INT_R.SE2END3->>EL1BEG2 INT_R_X29Y105/INT_R.SE2END3->>IMUX14 INT_R_X29Y106/INT_R.EL1END2->>IMUX35 INT_R_X29Y88/INT_R.EE2END0->>IMUX8 INT_R_X29Y93/INT_R.SL1END1->>IMUX18 INT_R_X29Y93/INT_R.SL1END1->>WL1BEG0 INT_R_X29Y94/INT_R.SR1END1->>IMUX4 INT_R_X29Y94/INT_R.SR1END1->>SL1BEG1 INT_R_X29Y94/INT_R.SR1END1->>WL1BEG0 INT_R_X29Y95/INT_R.WL1END0->>IMUX9 INT_R_X29Y95/INT_R.WL1END0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 101, 

opcode_reg_n_0_[1] - 
wires: BRKH_INT_X25Y99/BRKH_INT_SW2A1 BRKH_INT_X26Y99/BRKH_INT_SW2A0 CLBLL_R_X21Y102/CLBLL_IMUX2 CLBLL_R_X21Y102/CLBLL_IMUX24 CLBLL_R_X21Y102/CLBLL_LL_A2 CLBLL_R_X21Y102/CLBLL_LL_B5 CLBLL_R_X21Y102/CLBLL_SW2A0 CLBLL_R_X21Y88/CLBLL_IMUX13 CLBLL_R_X21Y88/CLBLL_IMUX5 CLBLL_R_X21Y88/CLBLL_L_A6 CLBLL_R_X21Y88/CLBLL_L_B6 CLBLL_R_X21Y88/CLBLL_SE2A1 CLBLL_R_X21Y90/CLBLL_ER1BEG3 CLBLL_R_X21Y90/CLBLL_IMUX6 CLBLL_R_X21Y90/CLBLL_IMUX7 CLBLL_R_X21Y90/CLBLL_LL_A1 CLBLL_R_X21Y90/CLBLL_L_A1 CLBLL_R_X21Y90/CLBLL_SW2A3 CLBLL_R_X21Y92/CLBLL_IMUX26 CLBLL_R_X21Y92/CLBLL_L_B4 CLBLL_R_X21Y92/CLBLL_SW2A2 CLBLL_R_X21Y92/CLBLL_WL1END1 CLBLL_R_X23Y104/CLBLL_IMUX32 CLBLL_R_X23Y104/CLBLL_IMUX40 CLBLL_R_X23Y104/CLBLL_LL_C1 CLBLL_R_X23Y104/CLBLL_LL_D1 CLBLL_R_X23Y105/CLBLL_EE2A0 CLBLL_R_X23Y88/CLBLL_EE2A1 CLBLL_R_X23Y88/CLBLL_IMUX24 CLBLL_R_X23Y88/CLBLL_IMUX33 CLBLL_R_X23Y88/CLBLL_IMUX38 CLBLL_R_X23Y88/CLBLL_IMUX6 CLBLL_R_X23Y88/CLBLL_LL_B5 CLBLL_R_X23Y88/CLBLL_LL_D3 CLBLL_R_X23Y88/CLBLL_L_A1 CLBLL_R_X23Y88/CLBLL_L_C1 CLBLL_R_X23Y88/CLBLL_SW2A0 CLBLL_R_X23Y89/CLBLL_IMUX21 CLBLL_R_X23Y89/CLBLL_L_C4 CLBLL_R_X23Y89/CLBLL_WR1END2 CLBLL_R_X23Y91/CLBLL_WW2A3 CLBLL_R_X23Y92/CLBLL_IMUX13 CLBLL_R_X23Y92/CLBLL_L_B6 CLBLL_R_X23Y92/CLBLL_WL1END2 CLBLL_R_X23Y93/CLBLL_IMUX14 CLBLL_R_X23Y93/CLBLL_IMUX5 CLBLL_R_X23Y93/CLBLL_L_A6 CLBLL_R_X23Y93/CLBLL_L_B1 CLBLL_R_X23Y95/CLBLL_SE2A2 CLBLL_R_X23Y96/CLBLL_SE2A2 CLBLL_R_X23Y97/CLBLL_IMUX38 CLBLL_R_X23Y97/CLBLL_LL_D3 CLBLL_R_X23Y98/CLBLL_ER1BEG2 CLBLL_R_X23Y98/CLBLL_IMUX20 CLBLL_R_X23Y98/CLBLL_IMUX28 CLBLL_R_X23Y98/CLBLL_IMUX36 CLBLL_R_X23Y98/CLBLL_LL_C4 CLBLL_R_X23Y98/CLBLL_L_C2 CLBLL_R_X23Y98/CLBLL_L_D2 CLBLL_R_X23Y99/CLBLL_WR1END1 CLBLL_R_X25Y100/CLBLL_IMUX36 CLBLL_R_X25Y100/CLBLL_L_D2 CLBLL_R_X25Y100/CLBLL_SW2A2 CLBLL_R_X25Y100/CLBLL_WR1END2 CLBLL_R_X25Y104/CLBLL_SE2A1 CLBLL_R_X25Y105/CLBLL_EE2A0 CLBLL_R_X25Y105/CLBLL_IMUX26 CLBLL_R_X25Y105/CLBLL_IMUX34 CLBLL_R_X25Y105/CLBLL_L_B4 CLBLL_R_X25Y105/CLBLL_L_C6 CLBLL_R_X25Y88/CLBLL_IMUX1 CLBLL_R_X25Y88/CLBLL_IMUX32 CLBLL_R_X25Y88/CLBLL_LL_A3 CLBLL_R_X25Y88/CLBLL_LL_C1 CLBLL_R_X25Y89/CLBLL_IMUX0 CLBLL_R_X25Y89/CLBLL_IMUX29 CLBLL_R_X25Y89/CLBLL_LL_C2 CLBLL_R_X25Y89/CLBLL_L_A3 CLBLL_R_X25Y90/CLBLL_IMUX24 CLBLL_R_X25Y90/CLBLL_IMUX29 CLBLL_R_X25Y90/CLBLL_LL_B5 CLBLL_R_X25Y90/CLBLL_LL_C2 CLBLL_R_X25Y90/CLBLL_NE2A0 CLBLL_R_X25Y91/CLBLL_IMUX30 CLBLL_R_X25Y91/CLBLL_IMUX46 CLBLL_R_X25Y91/CLBLL_L_C5 CLBLL_R_X25Y91/CLBLL_L_D5 CLBLL_R_X25Y93/CLBLL_IMUX15 CLBLL_R_X25Y93/CLBLL_LL_B1 CLBLL_R_X25Y93/CLBLL_WW2END3 CLBLL_R_X25Y96/CLBLL_EE2A2 CLBLL_R_X25Y99/CLBLL_IMUX10 CLBLL_R_X25Y99/CLBLL_IMUX25 CLBLL_R_X25Y99/CLBLL_L_A4 CLBLL_R_X25Y99/CLBLL_L_B5 CLBLL_R_X25Y99/CLBLL_SW2A0 CLBLL_R_X27Y100/CLBLL_ER1BEG2 CLBLL_R_X27Y100/CLBLL_IMUX27 CLBLL_R_X27Y100/CLBLL_IMUX35 CLBLL_R_X27Y100/CLBLL_LL_B4 CLBLL_R_X27Y100/CLBLL_LL_C6 CLBLL_R_X27Y103/CLBLL_IMUX13 CLBLL_R_X27Y103/CLBLL_IMUX21 CLBLL_R_X27Y103/CLBLL_IMUX24 CLBLL_R_X27Y103/CLBLL_IMUX8 CLBLL_R_X27Y103/CLBLL_LL_A5 CLBLL_R_X27Y103/CLBLL_LL_B5 CLBLL_R_X27Y103/CLBLL_L_B6 CLBLL_R_X27Y103/CLBLL_L_C4 CLBLL_R_X27Y104/CLBLL_IMUX16 CLBLL_R_X27Y104/CLBLL_IMUX34 CLBLL_R_X27Y104/CLBLL_L_B3 CLBLL_R_X27Y104/CLBLL_L_C6 CLBLL_R_X27Y106/CLBLL_EE2BEG0 CLBLL_R_X27Y106/CLBLL_IMUX19 CLBLL_R_X27Y106/CLBLL_IMUX27 CLBLL_R_X27Y106/CLBLL_IMUX32 CLBLL_R_X27Y106/CLBLL_IMUX8 CLBLL_R_X27Y106/CLBLL_LL_A5 CLBLL_R_X27Y106/CLBLL_LL_B4 CLBLL_R_X27Y106/CLBLL_LL_C1 CLBLL_R_X27Y106/CLBLL_L_B2 CLBLL_R_X27Y106/CLBLL_NE2A1 CLBLL_R_X27Y89/CLBLL_EL1BEG2 CLBLL_R_X27Y92/CLBLL_IMUX15 CLBLL_R_X27Y92/CLBLL_IMUX31 CLBLL_R_X27Y92/CLBLL_LL_B1 CLBLL_R_X27Y92/CLBLL_LL_C5 CLBLL_R_X27Y92/CLBLL_SW2A3 CLBLL_R_X27Y93/CLBLL_ER1BEG0 CLBLL_R_X27Y93/CLBLL_IMUX15 CLBLL_R_X27Y93/CLBLL_IMUX31 CLBLL_R_X27Y93/CLBLL_LL_B1 CLBLL_R_X27Y93/CLBLL_LL_C5 CLBLL_R_X27Y93/CLBLL_WW2END3 CLBLL_R_X27Y96/CLBLL_EE2A2 CLBLL_R_X29Y100/CLBLL_EL1BEG2 CLBLL_R_X29Y100/CLBLL_IMUX23 CLBLL_R_X29Y100/CLBLL_IMUX38 CLBLL_R_X29Y100/CLBLL_LL_D3 CLBLL_R_X29Y100/CLBLL_L_C3 CLBLL_R_X29Y104/CLBLL_SE2A0 CLBLL_R_X29Y105/CLBLL_EL1BEG3 CLBLL_R_X29Y105/CLBLL_IMUX0 CLBLL_R_X29Y105/CLBLL_IMUX1 CLBLL_R_X29Y105/CLBLL_IMUX17 CLBLL_R_X29Y105/CLBLL_LL_A3 CLBLL_R_X29Y105/CLBLL_LL_B3 CLBLL_R_X29Y105/CLBLL_L_A3 CLBLL_R_X29Y106/CLBLL_IMUX40 CLBLL_R_X29Y106/CLBLL_LL_D1 CLBLL_R_X29Y88/CLBLL_IMUX12 CLBLL_R_X29Y88/CLBLL_IMUX4 CLBLL_R_X29Y88/CLBLL_LL_A6 CLBLL_R_X29Y88/CLBLL_LL_B6 CLBLL_R_X29Y89/CLBLL_IMUX7 CLBLL_R_X29Y89/CLBLL_LL_A1 CLBLL_R_X29Y93/CLBLL_IMUX15 CLBLL_R_X29Y93/CLBLL_LL_B1 CLBLL_R_X29Y94/CLBLL_IMUX7 CLBLL_R_X29Y94/CLBLL_LL_A1 CLBLL_R_X29Y95/CLBLL_IMUX17 CLBLL_R_X29Y95/CLBLL_IMUX5 CLBLL_R_X29Y95/CLBLL_LL_B3 CLBLL_R_X29Y95/CLBLL_L_A6 CLBLL_R_X29Y96/CLBLL_NE2A2 CLBLL_R_X29Y96/CLBLL_WR1END3 CLBLL_R_X29Y98/CLBLL_IMUX14 CLBLL_R_X29Y98/CLBLL_IMUX6 CLBLL_R_X29Y98/CLBLL_L_A1 CLBLL_R_X29Y98/CLBLL_L_B1 CLBLM_L_X20Y100/CLBLM_IMUX23 CLBLM_L_X20Y100/CLBLM_IMUX46 CLBLM_L_X20Y100/CLBLM_L_C3 CLBLM_L_X20Y100/CLBLM_L_D5 CLBLM_L_X20Y90/CLBLM_IMUX2 CLBLM_L_X20Y90/CLBLM_M_A2 CLBLM_L_X20Y91/CLBLM_IMUX13 CLBLM_L_X20Y91/CLBLM_IMUX21 CLBLM_L_X20Y91/CLBLM_IMUX5 CLBLM_L_X20Y91/CLBLM_L_A6 CLBLM_L_X20Y91/CLBLM_L_B6 CLBLM_L_X20Y91/CLBLM_L_C4 CLBLM_L_X20Y92/CLBLM_IMUX43 CLBLM_L_X20Y92/CLBLM_M_D6 CLBLM_L_X22Y102/CLBLM_SW2A0 CLBLM_L_X22Y103/CLBLM_IMUX33 CLBLM_L_X22Y103/CLBLM_IMUX41 CLBLM_L_X22Y103/CLBLM_L_C1 CLBLM_L_X22Y103/CLBLM_L_D1 CLBLM_L_X22Y105/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y105/CLBLM_M_AQ CLBLM_L_X22Y88/CLBLM_IMUX18 CLBLM_L_X22Y88/CLBLM_IMUX2 CLBLM_L_X22Y88/CLBLM_IMUX22 CLBLM_L_X22Y88/CLBLM_M_A2 CLBLM_L_X22Y88/CLBLM_M_B2 CLBLM_L_X22Y88/CLBLM_M_C3 CLBLM_L_X22Y88/CLBLM_SE2A1 CLBLM_L_X22Y89/CLBLM_IMUX47 CLBLM_L_X22Y89/CLBLM_M_D5 CLBLM_L_X22Y90/CLBLM_ER1BEG3 CLBLM_L_X22Y90/CLBLM_IMUX2 CLBLM_L_X22Y90/CLBLM_IMUX24 CLBLM_L_X22Y90/CLBLM_IMUX29 CLBLM_L_X22Y90/CLBLM_IMUX38 CLBLM_L_X22Y90/CLBLM_M_A2 CLBLM_L_X22Y90/CLBLM_M_B5 CLBLM_L_X22Y90/CLBLM_M_C2 CLBLM_L_X22Y90/CLBLM_M_D3 CLBLM_L_X22Y90/CLBLM_SW2A3 CLBLM_L_X22Y91/CLBLM_IMUX15 CLBLM_L_X22Y91/CLBLM_IMUX39 CLBLM_L_X22Y91/CLBLM_L_D3 CLBLM_L_X22Y91/CLBLM_M_B1 CLBLM_L_X22Y92/CLBLM_IMUX45 CLBLM_L_X22Y92/CLBLM_M_D2 CLBLM_L_X22Y92/CLBLM_SW2A2 CLBLM_L_X22Y92/CLBLM_WL1END1 CLBLM_L_X22Y93/CLBLM_IMUX23 CLBLM_L_X22Y93/CLBLM_L_C3 CLBLM_L_X22Y96/CLBLM_IMUX13 CLBLM_L_X22Y96/CLBLM_IMUX36 CLBLM_L_X22Y96/CLBLM_IMUX5 CLBLM_L_X22Y96/CLBLM_L_A6 CLBLM_L_X22Y96/CLBLM_L_B6 CLBLM_L_X22Y96/CLBLM_L_D2 CLBLM_L_X24Y103/CLBLM_IMUX41 CLBLM_L_X24Y103/CLBLM_L_D1 CLBLM_L_X24Y105/CLBLM_EE2A0 CLBLM_L_X24Y88/CLBLM_EE2A1 CLBLM_L_X24Y88/CLBLM_IMUX21 CLBLM_L_X24Y88/CLBLM_IMUX35 CLBLM_L_X24Y88/CLBLM_L_C4 CLBLM_L_X24Y88/CLBLM_M_C6 CLBLM_L_X24Y88/CLBLM_SW2A0 CLBLM_L_X24Y89/CLBLM_IMUX26 CLBLM_L_X24Y89/CLBLM_IMUX33 CLBLM_L_X24Y89/CLBLM_L_B4 CLBLM_L_X24Y89/CLBLM_L_C1 CLBLM_L_X24Y89/CLBLM_WR1END2 CLBLM_L_X24Y91/CLBLM_IMUX46 CLBLM_L_X24Y91/CLBLM_IMUX6 CLBLM_L_X24Y91/CLBLM_L_A1 CLBLM_L_X24Y91/CLBLM_L_D5 CLBLM_L_X24Y91/CLBLM_WW2A3 CLBLM_L_X24Y92/CLBLM_IMUX15 CLBLM_L_X24Y92/CLBLM_M_B1 CLBLM_L_X24Y92/CLBLM_WL1END2 CLBLM_L_X24Y95/CLBLM_IMUX37 CLBLM_L_X24Y95/CLBLM_L_D4 CLBLM_L_X24Y95/CLBLM_SE2A2 CLBLM_L_X24Y96/CLBLM_IMUX20 CLBLM_L_X24Y96/CLBLM_IMUX36 CLBLM_L_X24Y96/CLBLM_L_C2 CLBLM_L_X24Y96/CLBLM_L_D2 CLBLM_L_X24Y96/CLBLM_SE2A2 CLBLM_L_X24Y98/CLBLM_ER1BEG2 CLBLM_L_X24Y98/CLBLM_IMUX22 CLBLM_L_X24Y98/CLBLM_M_C3 CLBLM_L_X24Y99/CLBLM_IMUX27 CLBLM_L_X24Y99/CLBLM_IMUX8 CLBLM_L_X24Y99/CLBLM_M_A5 CLBLM_L_X24Y99/CLBLM_M_B4 CLBLM_L_X24Y99/CLBLM_WR1END1 CLBLM_L_X26Y100/CLBLM_SW2A2 CLBLM_L_X26Y100/CLBLM_WR1END2 CLBLM_L_X26Y101/CLBLM_IMUX2 CLBLM_L_X26Y101/CLBLM_M_A2 CLBLM_L_X26Y102/CLBLM_IMUX10 CLBLM_L_X26Y102/CLBLM_IMUX14 CLBLM_L_X26Y102/CLBLM_L_A4 CLBLM_L_X26Y102/CLBLM_L_B1 CLBLM_L_X26Y103/CLBLM_IMUX11 CLBLM_L_X26Y103/CLBLM_IMUX18 CLBLM_L_X26Y103/CLBLM_IMUX35 CLBLM_L_X26Y103/CLBLM_M_A4 CLBLM_L_X26Y103/CLBLM_M_B2 CLBLM_L_X26Y103/CLBLM_M_C6 CLBLM_L_X26Y104/CLBLM_IMUX18 CLBLM_L_X26Y104/CLBLM_IMUX26 CLBLM_L_X26Y104/CLBLM_IMUX34 CLBLM_L_X26Y104/CLBLM_IMUX43 CLBLM_L_X26Y104/CLBLM_L_B4 CLBLM_L_X26Y104/CLBLM_L_C6 CLBLM_L_X26Y104/CLBLM_M_B2 CLBLM_L_X26Y104/CLBLM_M_D6 CLBLM_L_X26Y104/CLBLM_SE2A1 CLBLM_L_X26Y105/CLBLM_EE2A0 CLBLM_L_X26Y105/CLBLM_IMUX25 CLBLM_L_X26Y105/CLBLM_IMUX33 CLBLM_L_X26Y105/CLBLM_IMUX9 CLBLM_L_X26Y105/CLBLM_L_A5 CLBLM_L_X26Y105/CLBLM_L_B5 CLBLM_L_X26Y105/CLBLM_L_C1 CLBLM_L_X26Y90/CLBLM_IMUX1 CLBLM_L_X26Y90/CLBLM_IMUX24 CLBLM_L_X26Y90/CLBLM_IMUX32 CLBLM_L_X26Y90/CLBLM_M_A3 CLBLM_L_X26Y90/CLBLM_M_B5 CLBLM_L_X26Y90/CLBLM_M_C1 CLBLM_L_X26Y90/CLBLM_NE2A0 CLBLM_L_X26Y92/CLBLM_IMUX29 CLBLM_L_X26Y92/CLBLM_IMUX44 CLBLM_L_X26Y92/CLBLM_M_C2 CLBLM_L_X26Y92/CLBLM_M_D4 CLBLM_L_X26Y93/CLBLM_WW2END3 CLBLM_L_X26Y96/CLBLM_EE2A2 CLBLM_L_X26Y96/CLBLM_IMUX13 CLBLM_L_X26Y96/CLBLM_L_B6 CLBLM_L_X26Y99/CLBLM_SW2A0 CLBLM_L_X28Y100/CLBLM_ER1BEG2 CLBLM_L_X28Y106/CLBLM_EE2BEG0 CLBLM_L_X28Y106/CLBLM_IMUX10 CLBLM_L_X28Y106/CLBLM_L_A4 CLBLM_L_X28Y106/CLBLM_NE2A1 CLBLM_L_X28Y89/CLBLM_EL1BEG2 CLBLM_L_X28Y89/CLBLM_IMUX28 CLBLM_L_X28Y89/CLBLM_M_C4 CLBLM_L_X28Y92/CLBLM_SW2A3 CLBLM_L_X28Y93/CLBLM_ER1BEG0 CLBLM_L_X28Y93/CLBLM_IMUX2 CLBLM_L_X28Y93/CLBLM_IMUX23 CLBLM_L_X28Y93/CLBLM_L_C3 CLBLM_L_X28Y93/CLBLM_M_A2 CLBLM_L_X28Y93/CLBLM_WW2END3 CLBLM_L_X28Y94/CLBLM_IMUX15 CLBLM_L_X28Y94/CLBLM_M_B1 CLBLM_L_X28Y95/CLBLM_IMUX27 CLBLM_L_X28Y95/CLBLM_M_B4 CLBLM_L_X28Y96/CLBLM_EE2A2 CLBLM_L_X28Y96/CLBLM_IMUX12 CLBLM_L_X28Y96/CLBLM_M_B6 CLBLM_L_X30Y100/CLBLM_EL1BEG2 CLBLM_L_X30Y100/CLBLM_IMUX14 CLBLM_L_X30Y100/CLBLM_IMUX27 CLBLM_L_X30Y100/CLBLM_L_B1 CLBLM_L_X30Y100/CLBLM_M_B4 CLBLM_L_X30Y101/CLBLM_IMUX30 CLBLM_L_X30Y101/CLBLM_L_C5 CLBLM_L_X30Y102/CLBLM_IMUX1 CLBLM_L_X30Y102/CLBLM_M_A3 CLBLM_L_X30Y103/CLBLM_IMUX23 CLBLM_L_X30Y103/CLBLM_L_C3 CLBLM_L_X30Y104/CLBLM_IMUX25 CLBLM_L_X30Y104/CLBLM_L_B5 CLBLM_L_X30Y104/CLBLM_SE2A0 CLBLM_L_X30Y105/CLBLM_EL1BEG3 CLBLM_L_X30Y105/CLBLM_IMUX29 CLBLM_L_X30Y105/CLBLM_M_C2 CLBLM_L_X30Y96/CLBLM_NE2A2 CLBLM_L_X30Y96/CLBLM_WR1END3 INT_L_X20Y100/IMUX_L23 INT_L_X20Y100/IMUX_L46 INT_L_X20Y100/WL1END3 INT_L_X20Y101/WL1END_N1_3 INT_L_X20Y89/SE2A1 INT_L_X20Y90/IMUX_L2 INT_L_X20Y90/SE2A2 INT_L_X20Y90/SE2BEG1 INT_L_X20Y90/SL1END1 INT_L_X20Y91/IMUX_L13 INT_L_X20Y91/IMUX_L21 INT_L_X20Y91/IMUX_L5 INT_L_X20Y91/SE2BEG2 INT_L_X20Y91/SL1BEG1 INT_L_X20Y91/SR1END2 INT_L_X20Y91/SW2END1 INT_L_X20Y92/IMUX_L43 INT_L_X20Y92/SR1BEG2 INT_L_X20Y92/WL1END1 INT_L_X22Y102/SW2A0 INT_L_X22Y103/IMUX_L33 INT_L_X22Y103/IMUX_L41 INT_L_X22Y103/SS2END0 INT_L_X22Y103/SW2BEG0 INT_L_X22Y104/SE2A0 INT_L_X22Y104/SS2A0 INT_L_X22Y105/EE2BEG0 INT_L_X22Y105/LOGIC_OUTS_L4 INT_L_X22Y105/SE2BEG0 INT_L_X22Y105/SS2BEG0 INT_L_X22Y88/EE2BEG1 INT_L_X22Y88/EL1BEG0 INT_L_X22Y88/IMUX_L18 INT_L_X22Y88/IMUX_L2 INT_L_X22Y88/IMUX_L22 INT_L_X22Y88/SE2END1 INT_L_X22Y88/SL1END3 INT_L_X22Y89/IMUX_L47 INT_L_X22Y89/SL1BEG3 INT_L_X22Y89/SR1END3 INT_L_X22Y90/ER1END3 INT_L_X22Y90/FAN_ALT1 INT_L_X22Y90/FAN_BOUNCE1 INT_L_X22Y90/IMUX_L2 INT_L_X22Y90/IMUX_L24 INT_L_X22Y90/IMUX_L29 INT_L_X22Y90/IMUX_L38 INT_L_X22Y90/SR1BEG3 INT_L_X22Y90/SR1END_N3_3 INT_L_X22Y90/SS2END2 INT_L_X22Y90/SW2A3 INT_L_X22Y91/ER1END_N3_3 INT_L_X22Y91/IMUX_L15 INT_L_X22Y91/IMUX_L39 INT_L_X22Y91/SS2A2 INT_L_X22Y91/SW2BEG3 INT_L_X22Y91/WW2END3 INT_L_X22Y92/IMUX_L45 INT_L_X22Y92/SS2BEG2 INT_L_X22Y92/SW2A2 INT_L_X22Y92/SW2END2 INT_L_X22Y92/WL1BEG1 INT_L_X22Y92/WW2END_N0_3 INT_L_X22Y93/IMUX_L23 INT_L_X22Y93/SW2BEG2 INT_L_X22Y93/WR1END3 INT_L_X22Y96/IMUX_L13 INT_L_X22Y96/IMUX_L36 INT_L_X22Y96/IMUX_L5 INT_L_X22Y96/SW2END2 INT_L_X24Y103/IMUX_L41 INT_L_X24Y103/SS2END0 INT_L_X24Y104/SS2A0 INT_L_X24Y105/EE2BEG0 INT_L_X24Y105/EE2END0 INT_L_X24Y105/ER1BEG1 INT_L_X24Y105/SS2BEG0 INT_L_X24Y88/BYP_ALT5 INT_L_X24Y88/BYP_BOUNCE5 INT_L_X24Y88/EE2END1 INT_L_X24Y88/EL1BEG0 INT_L_X24Y88/IMUX_L21 INT_L_X24Y88/IMUX_L35 INT_L_X24Y88/SW2A0 INT_L_X24Y89/IMUX_L26 INT_L_X24Y89/IMUX_L33 INT_L_X24Y89/SW2BEG0 INT_L_X24Y89/WR1BEG2 INT_L_X24Y89/WR1END1 INT_L_X24Y91/IMUX_L46 INT_L_X24Y91/IMUX_L6 INT_L_X24Y91/SL1END3 INT_L_X24Y91/WW2BEG3 INT_L_X24Y92/IMUX_L15 INT_L_X24Y92/SL1BEG3 INT_L_X24Y92/SW2END3 INT_L_X24Y92/WL1BEG2 INT_L_X24Y93/SW2END_N0_3 INT_L_X24Y95/IMUX_L37 INT_L_X24Y95/SE2END2 INT_L_X24Y96/EE2BEG2 INT_L_X24Y96/IMUX_L20 INT_L_X24Y96/IMUX_L36 INT_L_X24Y96/SE2END2 INT_L_X24Y98/ER1END2 INT_L_X24Y98/IMUX_L22 INT_L_X24Y98/WL1END3 INT_L_X24Y99/IMUX_L27 INT_L_X24Y99/IMUX_L8 INT_L_X24Y99/SW2END1 INT_L_X24Y99/WL1END_N1_3 INT_L_X24Y99/WR1BEG1 INT_L_X26Y100/SE2A1 INT_L_X26Y100/SW2A2 INT_L_X26Y100/SW2BEG0 INT_L_X26Y100/WL1END0 INT_L_X26Y100/WR1BEG2 INT_L_X26Y101/IMUX_L2 INT_L_X26Y101/SE2BEG1 INT_L_X26Y101/SL1END1 INT_L_X26Y101/SR1END2 INT_L_X26Y101/SW2BEG2 INT_L_X26Y102/IMUX_L10 INT_L_X26Y102/IMUX_L14 INT_L_X26Y102/SL1BEG1 INT_L_X26Y102/SL1END1 INT_L_X26Y102/SR1BEG2 INT_L_X26Y102/SR1END2 INT_L_X26Y103/IMUX_L11 INT_L_X26Y103/IMUX_L18 INT_L_X26Y103/IMUX_L35 INT_L_X26Y103/SL1BEG1 INT_L_X26Y103/SL1END1 INT_L_X26Y103/SR1BEG2 INT_L_X26Y104/EL1BEG0 INT_L_X26Y104/IMUX_L18 INT_L_X26Y104/IMUX_L26 INT_L_X26Y104/IMUX_L34 INT_L_X26Y104/IMUX_L43 INT_L_X26Y104/NE2BEG1 INT_L_X26Y104/SE2END1 INT_L_X26Y104/SL1BEG1 INT_L_X26Y105/EE2END0 INT_L_X26Y105/IMUX_L25 INT_L_X26Y105/IMUX_L33 INT_L_X26Y105/IMUX_L9 INT_L_X26Y105/NE2A1 INT_L_X26Y89/EL1BEG3 INT_L_X26Y89/NE2END_S3_0 INT_L_X26Y90/EL1BEG_N3 INT_L_X26Y90/IMUX_L1 INT_L_X26Y90/IMUX_L24 INT_L_X26Y90/IMUX_L32 INT_L_X26Y90/NE2END0 INT_L_X26Y92/IMUX_L29 INT_L_X26Y92/IMUX_L44 INT_L_X26Y92/WL1END2 INT_L_X26Y93/WW2A3 INT_L_X26Y96/EE2BEG2 INT_L_X26Y96/EE2END2 INT_L_X26Y96/IMUX_L13 INT_L_X26Y99/SW2A0 INT_L_X28Y100/ER1BEG3 INT_L_X28Y100/ER1END2 INT_L_X28Y106/EE2A0 INT_L_X28Y106/IMUX_L10 INT_L_X28Y106/NE2END1 INT_L_X28Y88/SE2A2 INT_L_X28Y89/EL1END2 INT_L_X28Y89/ER1BEG3 INT_L_X28Y89/IMUX_L28 INT_L_X28Y89/SE2BEG2 INT_L_X28Y92/SW2A3 INT_L_X28Y93/ER1END0 INT_L_X28Y93/IMUX_L2 INT_L_X28Y93/IMUX_L23 INT_L_X28Y93/SW2BEG3 INT_L_X28Y93/SW2END3 INT_L_X28Y93/WW2A3 INT_L_X28Y94/IMUX_L15 INT_L_X28Y94/SW2END3 INT_L_X28Y94/SW2END_N0_3 INT_L_X28Y95/IMUX_L27 INT_L_X28Y95/SE2A2 INT_L_X28Y95/SW2END_N0_3 INT_L_X28Y95/WL1END1 INT_L_X28Y96/EE2END2 INT_L_X28Y96/IMUX_L12 INT_L_X28Y96/SE2BEG2 INT_L_X30Y100/EL1END2 INT_L_X30Y100/IMUX_L14 INT_L_X30Y100/IMUX_L27 INT_L_X30Y100/SL1END3 INT_L_X30Y101/IMUX_L30 INT_L_X30Y101/SL1BEG3 INT_L_X30Y101/SL1END3 INT_L_X30Y102/IMUX_L1 INT_L_X30Y102/SL1BEG3 INT_L_X30Y102/SL1END3 INT_L_X30Y102/SR1BEG_S0 INT_L_X30Y103/IMUX_L23 INT_L_X30Y103/SL1BEG3 INT_L_X30Y103/SS2END3 INT_L_X30Y104/IMUX_L25 INT_L_X30Y104/SE2END0 INT_L_X30Y104/SS2A3 INT_L_X30Y104/SS2END_N0_3 INT_L_X30Y105/EL1END3 INT_L_X30Y105/IMUX_L29 INT_L_X30Y105/SS2BEG3 INT_L_X30Y96/NE2END2 INT_L_X30Y96/WR1BEG3 INT_R_X21Y100/WL1BEG3 INT_R_X21Y101/SL1END0 INT_R_X21Y101/WL1BEG_N3 INT_R_X21Y102/IMUX2 INT_R_X21Y102/IMUX24 INT_R_X21Y102/SL1BEG0 INT_R_X21Y102/SW2END0 INT_R_X21Y88/IMUX13 INT_R_X21Y88/IMUX5 INT_R_X21Y88/SE2A1 INT_R_X21Y88/SS2END2 INT_R_X21Y89/SE2BEG1 INT_R_X21Y89/SE2END1 INT_R_X21Y89/SS2A2 INT_R_X21Y90/ER1BEG3 INT_R_X21Y90/IMUX6 INT_R_X21Y90/IMUX7 INT_R_X21Y90/SE2END2 INT_R_X21Y90/SS2BEG2 INT_R_X21Y90/SS2END2 INT_R_X21Y90/SW2END3 INT_R_X21Y91/SS2A2 INT_R_X21Y91/SW2A1 INT_R_X21Y91/SW2END_N0_3 INT_R_X21Y92/IMUX26 INT_R_X21Y92/SS2BEG2 INT_R_X21Y92/SW2BEG1 INT_R_X21Y92/SW2END2 INT_R_X21Y92/WL1BEG1 INT_R_X21Y92/WL1END1 INT_R_X23Y104/IMUX32 INT_R_X23Y104/IMUX40 INT_R_X23Y104/SE2END0 INT_R_X23Y105/EE2A0 INT_R_X23Y87/EL1END_S3_0 INT_R_X23Y88/EE2A1 INT_R_X23Y88/EL1END0 INT_R_X23Y88/IMUX24 INT_R_X23Y88/IMUX33 INT_R_X23Y88/IMUX38 INT_R_X23Y88/IMUX6 INT_R_X23Y88/SR1END2 INT_R_X23Y88/SW2END0 INT_R_X23Y89/IMUX21 INT_R_X23Y89/SR1BEG2 INT_R_X23Y89/WR1END2 INT_R_X23Y91/WW2A3 INT_R_X23Y92/IMUX13 INT_R_X23Y92/NL1BEG2 INT_R_X23Y92/SL1END2 INT_R_X23Y92/SW2A2 INT_R_X23Y92/WL1END2 INT_R_X23Y93/IMUX14 INT_R_X23Y93/IMUX5 INT_R_X23Y93/NL1END2 INT_R_X23Y93/SL1BEG2 INT_R_X23Y93/SS2END2 INT_R_X23Y93/SW2BEG2 INT_R_X23Y93/WR1BEG3 INT_R_X23Y94/SS2A2 INT_R_X23Y95/SE2A2 INT_R_X23Y95/SS2BEG2 INT_R_X23Y95/SS2END2 INT_R_X23Y96/SE2A2 INT_R_X23Y96/SE2BEG2 INT_R_X23Y96/SL1END2 INT_R_X23Y96/SS2A2 INT_R_X23Y96/SW2A2 INT_R_X23Y97/IMUX38 INT_R_X23Y97/SE2BEG2 INT_R_X23Y97/SL1BEG2 INT_R_X23Y97/SR1END2 INT_R_X23Y97/SS2BEG2 INT_R_X23Y97/SW2BEG2 INT_R_X23Y98/ER1BEG2 INT_R_X23Y98/IMUX20 INT_R_X23Y98/IMUX28 INT_R_X23Y98/IMUX36 INT_R_X23Y98/SR1BEG2 INT_R_X23Y98/SR1END1 INT_R_X23Y99/SR1BEG1 INT_R_X23Y99/WR1END1 INT_R_X25Y100/IMUX36 INT_R_X25Y100/SW2BEG1 INT_R_X25Y100/SW2END2 INT_R_X25Y100/WR1END2 INT_R_X25Y104/SE2A1 INT_R_X25Y105/EE2A0 INT_R_X25Y105/ER1END1 INT_R_X25Y105/IMUX26 INT_R_X25Y105/IMUX34 INT_R_X25Y105/SE2BEG1 INT_R_X25Y87/EL1END_S3_0 INT_R_X25Y88/EL1END0 INT_R_X25Y88/IMUX1 INT_R_X25Y88/IMUX32 INT_R_X25Y88/NR1BEG0 INT_R_X25Y89/BYP_ALT1 INT_R_X25Y89/BYP_BOUNCE1 INT_R_X25Y89/IMUX0 INT_R_X25Y89/IMUX29 INT_R_X25Y89/NE2BEG0 INT_R_X25Y89/NR1BEG0 INT_R_X25Y89/NR1END0 INT_R_X25Y89/WR1BEG1 INT_R_X25Y90/IMUX24 INT_R_X25Y90/IMUX29 INT_R_X25Y90/NE2A0 INT_R_X25Y90/NL1BEG_N3 INT_R_X25Y90/NR1END0 INT_R_X25Y91/IMUX30 INT_R_X25Y91/IMUX46 INT_R_X25Y91/SS2END3 INT_R_X25Y92/SS2A3 INT_R_X25Y92/SS2END_N0_3 INT_R_X25Y92/SW2A3 INT_R_X25Y93/IMUX15 INT_R_X25Y93/SS2BEG3 INT_R_X25Y93/SW2BEG3 INT_R_X25Y93/WW2END3 INT_R_X25Y94/WW2END_N0_3 INT_R_X25Y96/EE2A2 INT_R_X25Y98/WL1BEG3 INT_R_X25Y99/IMUX10 INT_R_X25Y99/IMUX25 INT_R_X25Y99/SW2A1 INT_R_X25Y99/SW2END0 INT_R_X25Y99/WL1BEG_N3 INT_R_X27Y100/ER1BEG2 INT_R_X27Y100/IMUX27 INT_R_X27Y100/IMUX35 INT_R_X27Y100/SE2END1 INT_R_X27Y100/WL1BEG0 INT_R_X27Y103/EL1END_S3_0 INT_R_X27Y103/FAN_BOUNCE_S3_4 INT_R_X27Y103/IMUX13 INT_R_X27Y103/IMUX21 INT_R_X27Y103/IMUX24 INT_R_X27Y103/IMUX8 INT_R_X27Y103/SL1END0 INT_R_X27Y104/EL1END0 INT_R_X27Y104/FAN_ALT4 INT_R_X27Y104/FAN_BOUNCE4 INT_R_X27Y104/IMUX16 INT_R_X27Y104/IMUX34 INT_R_X27Y104/SL1BEG0 INT_R_X27Y104/SL1END1 INT_R_X27Y105/NE2BEG1 INT_R_X27Y105/NE2END1 INT_R_X27Y105/NL1BEG0 INT_R_X27Y105/NL1END_S3_0 INT_R_X27Y105/NR1BEG1 INT_R_X27Y105/SL1BEG1 INT_R_X27Y106/EE2BEG0 INT_R_X27Y106/IMUX19 INT_R_X27Y106/IMUX27 INT_R_X27Y106/IMUX32 INT_R_X27Y106/IMUX8 INT_R_X27Y106/NE2A1 INT_R_X27Y106/NL1END0 INT_R_X27Y106/NR1END1 INT_R_X27Y89/EL1BEG2 INT_R_X27Y89/EL1END3 INT_R_X27Y92/ER1BEG_S0 INT_R_X27Y92/IMUX15 INT_R_X27Y92/IMUX31 INT_R_X27Y92/SW2END3 INT_R_X27Y92/WL1BEG2 INT_R_X27Y93/ER1BEG0 INT_R_X27Y93/IMUX15 INT_R_X27Y93/IMUX31 INT_R_X27Y93/SW2END_N0_3 INT_R_X27Y93/WW2BEG3 INT_R_X27Y93/WW2END3 INT_R_X27Y94/WW2END_N0_3 INT_R_X27Y96/EE2A2 INT_R_X29Y100/EL1BEG2 INT_R_X29Y100/ER1END3 INT_R_X29Y100/IMUX23 INT_R_X29Y100/IMUX38 INT_R_X29Y101/ER1END_N3_3 INT_R_X29Y104/SE2A0 INT_R_X29Y105/EL1BEG3 INT_R_X29Y105/IMUX0 INT_R_X29Y105/IMUX1 INT_R_X29Y105/IMUX17 INT_R_X29Y105/SE2BEG0 INT_R_X29Y105/SL1END0 INT_R_X29Y106/EE2END0 INT_R_X29Y106/EL1BEG_N3 INT_R_X29Y106/IMUX40 INT_R_X29Y106/SL1BEG0 INT_R_X29Y88/IMUX12 INT_R_X29Y88/IMUX4 INT_R_X29Y88/SE2END2 INT_R_X29Y89/ER1END3 INT_R_X29Y89/IMUX7 INT_R_X29Y90/ER1END_N3_3 INT_R_X29Y93/IMUX15 INT_R_X29Y93/SL1END3 INT_R_X29Y93/SW2A3 INT_R_X29Y93/WW2BEG3 INT_R_X29Y94/IMUX7 INT_R_X29Y94/SL1BEG3 INT_R_X29Y94/SL1END3 INT_R_X29Y94/SW2A3 INT_R_X29Y94/SW2BEG3 INT_R_X29Y95/IMUX17 INT_R_X29Y95/IMUX5 INT_R_X29Y95/NE2BEG2 INT_R_X29Y95/SE2END2 INT_R_X29Y95/SL1BEG3 INT_R_X29Y95/SR1BEG_S0 INT_R_X29Y95/SR1END3 INT_R_X29Y95/SW2BEG3 INT_R_X29Y95/WL1BEG1 INT_R_X29Y96/NE2A2 INT_R_X29Y96/NN2BEG3 INT_R_X29Y96/SR1BEG3 INT_R_X29Y96/SR1END_N3_3 INT_R_X29Y96/WR1END3 INT_R_X29Y97/NN2A3 INT_R_X29Y98/IMUX14 INT_R_X29Y98/IMUX6 INT_R_X29Y98/NN2END3 VBRK_X60Y100/VBRK_SE2A2 VBRK_X60Y102/VBRK_ER1BEG2 VBRK_X60Y103/VBRK_WR1END1 VBRK_X60Y110/VBRK_EE2A0 VBRK_X60Y92/VBRK_EE2A1 VBRK_X60Y92/VBRK_SW2A0 VBRK_X60Y93/VBRK_WR1END2 VBRK_X60Y95/VBRK_WW2A3 VBRK_X60Y96/VBRK_WL1END2 VBRK_X60Y99/VBRK_SE2A2 VBRK_X73Y100/VBRK_NE2A2 VBRK_X73Y100/VBRK_WR1END3 VBRK_X73Y105/VBRK_EL1BEG2 VBRK_X73Y109/VBRK_SE2A0 VBRK_X73Y110/VBRK_EL1BEG3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y99/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y89/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y105/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X20Y100/INT_L.WL1END3->>IMUX_L23 INT_L_X20Y100/INT_L.WL1END3->>IMUX_L46 INT_L_X20Y90/INT_L.SL1END1->>IMUX_L2 INT_L_X20Y90/INT_L.SL1END1->>SE2BEG1 INT_L_X20Y91/INT_L.SR1END2->>IMUX_L13 INT_L_X20Y91/INT_L.SR1END2->>IMUX_L21 INT_L_X20Y91/INT_L.SR1END2->>IMUX_L5 INT_L_X20Y91/INT_L.SR1END2->>SE2BEG2 INT_L_X20Y91/INT_L.SW2END1->>SL1BEG1 INT_L_X20Y92/INT_L.WL1END1->>IMUX_L43 INT_L_X20Y92/INT_L.WL1END1->>SR1BEG2 INT_L_X22Y103/INT_L.SS2END0->>IMUX_L33 INT_L_X22Y103/INT_L.SS2END0->>IMUX_L41 INT_L_X22Y103/INT_L.SS2END0->>SW2BEG0 INT_L_X22Y105/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X22Y105/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X22Y105/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X22Y88/INT_L.SE2END1->>EE2BEG1 INT_L_X22Y88/INT_L.SE2END1->>EL1BEG0 INT_L_X22Y88/INT_L.SE2END1->>IMUX_L18 INT_L_X22Y88/INT_L.SE2END1->>IMUX_L2 INT_L_X22Y88/INT_L.SL1END3->>IMUX_L22 INT_L_X22Y89/INT_L.SR1END3->>IMUX_L47 INT_L_X22Y89/INT_L.SR1END3->>SL1BEG3 INT_L_X22Y90/INT_L.ER1END3->>IMUX_L38 INT_L_X22Y90/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y90/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X22Y90/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X22Y90/INT_L.SS2END2->>FAN_ALT1 INT_L_X22Y90/INT_L.SS2END2->>IMUX_L29 INT_L_X22Y90/INT_L.SS2END2->>SR1BEG3 INT_L_X22Y91/INT_L.WW2END3->>IMUX_L15 INT_L_X22Y91/INT_L.WW2END3->>IMUX_L39 INT_L_X22Y91/INT_L.WW2END3->>SW2BEG3 INT_L_X22Y92/INT_L.SW2END2->>IMUX_L45 INT_L_X22Y92/INT_L.SW2END2->>SS2BEG2 INT_L_X22Y92/INT_L.SW2END2->>WL1BEG1 INT_L_X22Y93/INT_L.WR1END3->>IMUX_L23 INT_L_X22Y93/INT_L.WR1END3->>SW2BEG2 INT_L_X22Y96/INT_L.SW2END2->>IMUX_L13 INT_L_X22Y96/INT_L.SW2END2->>IMUX_L36 INT_L_X22Y96/INT_L.SW2END2->>IMUX_L5 INT_L_X24Y103/INT_L.SS2END0->>IMUX_L41 INT_L_X24Y105/INT_L.EE2END0->>EE2BEG0 INT_L_X24Y105/INT_L.EE2END0->>ER1BEG1 INT_L_X24Y105/INT_L.EE2END0->>SS2BEG0 INT_L_X24Y88/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y88/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X24Y88/INT_L.EE2END1->>BYP_ALT5 INT_L_X24Y88/INT_L.EE2END1->>EL1BEG0 INT_L_X24Y88/INT_L.EE2END1->>IMUX_L35 INT_L_X24Y89/INT_L.WR1END1->>IMUX_L26 INT_L_X24Y89/INT_L.WR1END1->>IMUX_L33 INT_L_X24Y89/INT_L.WR1END1->>SW2BEG0 INT_L_X24Y89/INT_L.WR1END1->>WR1BEG2 INT_L_X24Y91/INT_L.SL1END3->>IMUX_L46 INT_L_X24Y91/INT_L.SL1END3->>IMUX_L6 INT_L_X24Y91/INT_L.SL1END3->>WW2BEG3 INT_L_X24Y92/INT_L.SW2END3->>IMUX_L15 INT_L_X24Y92/INT_L.SW2END3->>SL1BEG3 INT_L_X24Y92/INT_L.SW2END3->>WL1BEG2 INT_L_X24Y95/INT_L.SE2END2->>IMUX_L37 INT_L_X24Y96/INT_L.SE2END2->>EE2BEG2 INT_L_X24Y96/INT_L.SE2END2->>IMUX_L20 INT_L_X24Y96/INT_L.SE2END2->>IMUX_L36 INT_L_X24Y98/INT_L.ER1END2->>IMUX_L22 INT_L_X24Y99/INT_L.SW2END1->>IMUX_L27 INT_L_X24Y99/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X24Y99/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X26Y100/INT_L.WL1END0->>SW2BEG0 INT_L_X26Y100/INT_L.WL1END0->>WR1BEG2 INT_L_X26Y101/INT_L.SL1END1->>IMUX_L2 INT_L_X26Y101/INT_L.SL1END1->>SE2BEG1 INT_L_X26Y101/INT_L.SR1END2->>SW2BEG2 INT_L_X26Y102/INT_L.SL1END1->>IMUX_L10 INT_L_X26Y102/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y102/INT_L.SL1END1->>SR1BEG2 INT_L_X26Y102/INT_L.SR1END2->>IMUX_L14 INT_L_X26Y103/INT_L.SL1END1->>IMUX_L11 INT_L_X26Y103/INT_L.SL1END1->>IMUX_L18 INT_L_X26Y103/INT_L.SL1END1->>IMUX_L35 INT_L_X26Y103/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y103/INT_L.SL1END1->>SR1BEG2 INT_L_X26Y104/INT_L.SE2END1->>EL1BEG0 INT_L_X26Y104/INT_L.SE2END1->>IMUX_L18 INT_L_X26Y104/INT_L.SE2END1->>IMUX_L26 INT_L_X26Y104/INT_L.SE2END1->>IMUX_L34 INT_L_X26Y104/INT_L.SE2END1->>IMUX_L43 INT_L_X26Y104/INT_L.SE2END1->>NE2BEG1 INT_L_X26Y104/INT_L.SE2END1->>SL1BEG1 INT_L_X26Y105/INT_L.EE2END0->>IMUX_L25 INT_L_X26Y105/INT_L.EE2END0->>IMUX_L33 INT_L_X26Y105/INT_L.EE2END0->>IMUX_L9 INT_L_X26Y90/INT_L.NE2END0->>EL1BEG_N3 INT_L_X26Y90/INT_L.NE2END0->>IMUX_L1 INT_L_X26Y90/INT_L.NE2END0->>IMUX_L24 INT_L_X26Y90/INT_L.NE2END0->>IMUX_L32 INT_L_X26Y92/INT_L.WL1END2->>IMUX_L29 INT_L_X26Y92/INT_L.WL1END2->>IMUX_L44 INT_L_X26Y96/INT_L.EE2END2->>EE2BEG2 INT_L_X26Y96/INT_L.EE2END2->>IMUX_L13 INT_L_X28Y100/INT_L.ER1END2->>ER1BEG3 INT_L_X28Y106/INT_L.NE2END1->>IMUX_L10 INT_L_X28Y89/INT_L.EL1END2->>ER1BEG3 INT_L_X28Y89/INT_L.EL1END2->>IMUX_L28 INT_L_X28Y89/INT_L.EL1END2->>SE2BEG2 INT_L_X28Y93/INT_L.ER1END0->>IMUX_L2 INT_L_X28Y93/INT_L.SW2END3->>IMUX_L23 INT_L_X28Y93/INT_L.SW2END3->>SW2BEG3 INT_L_X28Y94/INT_L.SW2END3->>IMUX_L15 INT_L_X28Y95/INT_L.WL1END1->>IMUX_L27 INT_L_X28Y96/INT_L.EE2END2->>IMUX_L12 INT_L_X28Y96/INT_L.EE2END2->>SE2BEG2 INT_L_X30Y100/INT_L.EL1END2->>IMUX_L27 INT_L_X30Y100/INT_L.SL1END3->>IMUX_L14 INT_L_X30Y101/INT_L.SL1END3->>IMUX_L30 INT_L_X30Y101/INT_L.SL1END3->>SL1BEG3 INT_L_X30Y102/INT_L.SL1END3->>SL1BEG3 INT_L_X30Y102/INT_L.SL1END3->>SR1BEG_S0 INT_L_X30Y102/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X30Y103/INT_L.SS2END3->>IMUX_L23 INT_L_X30Y103/INT_L.SS2END3->>SL1BEG3 INT_L_X30Y104/INT_L.SE2END0->>IMUX_L25 INT_L_X30Y105/INT_L.EL1END3->>IMUX_L29 INT_L_X30Y105/INT_L.EL1END3->>SS2BEG3 INT_L_X30Y96/INT_L.NE2END2->>WR1BEG3 INT_R_X21Y101/INT_R.SL1END0->>WL1BEG_N3 INT_R_X21Y102/INT_R.SW2END0->>IMUX2 INT_R_X21Y102/INT_R.SW2END0->>IMUX24 INT_R_X21Y102/INT_R.SW2END0->>SL1BEG0 INT_R_X21Y88/INT_R.SS2END2->>IMUX13 INT_R_X21Y88/INT_R.SS2END2->>IMUX5 INT_R_X21Y89/INT_R.SE2END1->>SE2BEG1 INT_R_X21Y90/INT_R.SE2END2->>ER1BEG3 INT_R_X21Y90/INT_R.SE2END2->>SS2BEG2 INT_R_X21Y90/INT_R.SS2END2->>IMUX6 INT_R_X21Y90/INT_R.SW2END3->>IMUX7 INT_R_X21Y92/INT_R.SW2END2->>SS2BEG2 INT_R_X21Y92/INT_R.SW2END2->>WL1BEG1 INT_R_X21Y92/INT_R.WL1END1->>IMUX26 INT_R_X21Y92/INT_R.WL1END1->>SW2BEG1 INT_R_X23Y104/INT_R.SE2END0->>IMUX32 INT_R_X23Y104/INT_R.SE2END0->>IMUX40 INT_R_X23Y88/INT_R.EL1END0->>IMUX24 INT_R_X23Y88/INT_R.SR1END2->>IMUX38 INT_R_X23Y88/INT_R.SR1END2->>IMUX6 INT_R_X23Y88/INT_R.SW2END0->>IMUX33 INT_R_X23Y89/INT_R.WR1END2->>IMUX21 INT_R_X23Y89/INT_R.WR1END2->>SR1BEG2 INT_R_X23Y92/INT_R.SL1END2->>IMUX13 INT_R_X23Y92/INT_R.WL1END2->>NL1BEG2 INT_R_X23Y93/INT_R.NL1END2->>WR1BEG3 INT_R_X23Y93/INT_R.SS2END2->>IMUX14 INT_R_X23Y93/INT_R.SS2END2->>IMUX5 INT_R_X23Y93/INT_R.SS2END2->>SL1BEG2 INT_R_X23Y93/INT_R.SS2END2->>SW2BEG2 INT_R_X23Y95/INT_R.SS2END2->>SS2BEG2 INT_R_X23Y96/INT_R.SL1END2->>SE2BEG2 INT_R_X23Y97/INT_R.SR1END2->>IMUX38 INT_R_X23Y97/INT_R.SR1END2->>SE2BEG2 INT_R_X23Y97/INT_R.SR1END2->>SL1BEG2 INT_R_X23Y97/INT_R.SR1END2->>SS2BEG2 INT_R_X23Y97/INT_R.SR1END2->>SW2BEG2 INT_R_X23Y98/INT_R.SR1END1->>ER1BEG2 INT_R_X23Y98/INT_R.SR1END1->>IMUX20 INT_R_X23Y98/INT_R.SR1END1->>IMUX28 INT_R_X23Y98/INT_R.SR1END1->>IMUX36 INT_R_X23Y98/INT_R.SR1END1->>SR1BEG2 INT_R_X23Y99/INT_R.WR1END1->>SR1BEG1 INT_R_X25Y100/INT_R.SW2END2->>IMUX36 INT_R_X25Y100/INT_R.WR1END2->>SW2BEG1 INT_R_X25Y105/INT_R.ER1END1->>IMUX26 INT_R_X25Y105/INT_R.ER1END1->>IMUX34 INT_R_X25Y105/INT_R.ER1END1->>SE2BEG1 INT_R_X25Y88/INT_R.EL1END0->>IMUX1 INT_R_X25Y88/INT_R.EL1END0->>IMUX32 INT_R_X25Y88/INT_R.EL1END0->>NR1BEG0 INT_R_X25Y89/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y89/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X25Y89/INT_R.NR1END0->>BYP_ALT1 INT_R_X25Y89/INT_R.NR1END0->>IMUX0 INT_R_X25Y89/INT_R.NR1END0->>NE2BEG0 INT_R_X25Y89/INT_R.NR1END0->>NR1BEG0 INT_R_X25Y89/INT_R.NR1END0->>WR1BEG1 INT_R_X25Y90/INT_R.NL1BEG_N3->>IMUX29 INT_R_X25Y90/INT_R.NR1END0->>IMUX24 INT_R_X25Y90/INT_R.NR1END0->>NL1BEG_N3 INT_R_X25Y91/INT_R.SS2END3->>IMUX30 INT_R_X25Y91/INT_R.SS2END3->>IMUX46 INT_R_X25Y93/INT_R.WW2END3->>IMUX15 INT_R_X25Y93/INT_R.WW2END3->>SS2BEG3 INT_R_X25Y93/INT_R.WW2END3->>SW2BEG3 INT_R_X25Y99/INT_R.SW2END0->>IMUX10 INT_R_X25Y99/INT_R.SW2END0->>IMUX25 INT_R_X25Y99/INT_R.SW2END0->>WL1BEG_N3 INT_R_X27Y100/INT_R.SE2END1->>ER1BEG2 INT_R_X27Y100/INT_R.SE2END1->>IMUX27 INT_R_X27Y100/INT_R.SE2END1->>IMUX35 INT_R_X27Y100/INT_R.SE2END1->>WL1BEG0 INT_R_X27Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X27Y103/INT_R.FAN_BOUNCE_S3_4->>IMUX21 INT_R_X27Y103/INT_R.SL1END0->>IMUX24 INT_R_X27Y103/INT_R.SL1END0->>IMUX8 INT_R_X27Y104/INT_R.EL1END0->>FAN_ALT4 INT_R_X27Y104/INT_R.EL1END0->>IMUX16 INT_R_X27Y104/INT_R.EL1END0->>SL1BEG0 INT_R_X27Y104/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X27Y104/INT_R.SL1END1->>IMUX34 INT_R_X27Y105/INT_R.NE2END1->>NE2BEG1 INT_R_X27Y105/INT_R.NE2END1->>NL1BEG0 INT_R_X27Y105/INT_R.NE2END1->>NR1BEG1 INT_R_X27Y105/INT_R.NE2END1->>SL1BEG1 INT_R_X27Y106/INT_R.NL1END0->>EE2BEG0 INT_R_X27Y106/INT_R.NL1END0->>IMUX32 INT_R_X27Y106/INT_R.NL1END0->>IMUX8 INT_R_X27Y106/INT_R.NR1END1->>IMUX19 INT_R_X27Y106/INT_R.NR1END1->>IMUX27 INT_R_X27Y89/INT_R.EL1END3->>EL1BEG2 INT_R_X27Y92/INT_R.SW2END3->>ER1BEG_S0 INT_R_X27Y92/INT_R.SW2END3->>IMUX15 INT_R_X27Y92/INT_R.SW2END3->>IMUX31 INT_R_X27Y92/INT_R.SW2END3->>WL1BEG2 INT_R_X27Y93/INT_R.WW2END3->>IMUX15 INT_R_X27Y93/INT_R.WW2END3->>IMUX31 INT_R_X27Y93/INT_R.WW2END3->>WW2BEG3 INT_R_X29Y100/INT_R.ER1END3->>EL1BEG2 INT_R_X29Y100/INT_R.ER1END3->>IMUX23 INT_R_X29Y100/INT_R.ER1END3->>IMUX38 INT_R_X29Y105/INT_R.SL1END0->>IMUX0 INT_R_X29Y105/INT_R.SL1END0->>IMUX1 INT_R_X29Y105/INT_R.SL1END0->>IMUX17 INT_R_X29Y105/INT_R.SL1END0->>SE2BEG0 INT_R_X29Y106/INT_R.EE2END0->>EL1BEG_N3 INT_R_X29Y106/INT_R.EE2END0->>IMUX40 INT_R_X29Y106/INT_R.EE2END0->>SL1BEG0 INT_R_X29Y88/INT_R.SE2END2->>IMUX12 INT_R_X29Y88/INT_R.SE2END2->>IMUX4 INT_R_X29Y89/INT_R.ER1END3->>IMUX7 INT_R_X29Y93/INT_R.SL1END3->>IMUX15 INT_R_X29Y93/INT_R.SL1END3->>WW2BEG3 INT_R_X29Y94/INT_R.SL1END3->>IMUX7 INT_R_X29Y94/INT_R.SL1END3->>SL1BEG3 INT_R_X29Y94/INT_R.SL1END3->>SW2BEG3 INT_R_X29Y95/INT_R.SE2END2->>IMUX5 INT_R_X29Y95/INT_R.SE2END2->>NE2BEG2 INT_R_X29Y95/INT_R.SE2END2->>WL1BEG1 INT_R_X29Y95/INT_R.SR1BEG_S0->>IMUX17 INT_R_X29Y95/INT_R.SR1END3->>SL1BEG3 INT_R_X29Y95/INT_R.SR1END3->>SR1BEG_S0 INT_R_X29Y95/INT_R.SR1END3->>SW2BEG3 INT_R_X29Y96/INT_R.WR1END3->>NN2BEG3 INT_R_X29Y96/INT_R.WR1END3->>SR1BEG3 INT_R_X29Y98/INT_R.NN2END3->>IMUX14 INT_R_X29Y98/INT_R.NN2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 144, 

opcode_reg_n_0_[2] - 
wires: BRKH_INT_X21Y99/BRKH_INT_SE6C0 BRKH_INT_X24Y99/BRKH_INT_SS2A3 CLBLL_R_X21Y102/CLBLL_BYP1 CLBLL_R_X21Y102/CLBLL_LL_AX CLBLL_R_X21Y102/CLBLL_WR1END1 CLBLL_R_X21Y88/CLBLL_IMUX10 CLBLL_R_X21Y88/CLBLL_IMUX25 CLBLL_R_X21Y88/CLBLL_L_A4 CLBLL_R_X21Y88/CLBLL_L_B5 CLBLL_R_X21Y88/CLBLL_WL1END0 CLBLL_R_X21Y90/CLBLL_IMUX0 CLBLL_R_X21Y90/CLBLL_IMUX4 CLBLL_R_X21Y90/CLBLL_LL_A6 CLBLL_R_X21Y90/CLBLL_L_A3 CLBLL_R_X21Y90/CLBLL_WW2A1 CLBLL_R_X21Y91/CLBLL_SW2A2 CLBLL_R_X21Y92/CLBLL_IMUX19 CLBLL_R_X21Y92/CLBLL_L_B2 CLBLL_R_X21Y97/CLBLL_SE4C0 CLBLL_R_X23Y100/CLBLL_SE2A3 CLBLL_R_X23Y103/CLBLL_EE2A2 CLBLL_R_X23Y104/CLBLL_BYP3 CLBLL_R_X23Y104/CLBLL_LL_CX CLBLL_R_X23Y104/CLBLL_WR1END3 CLBLL_R_X23Y88/CLBLL_IMUX10 CLBLL_R_X23Y88/CLBLL_IMUX18 CLBLL_R_X23Y88/CLBLL_IMUX43 CLBLL_R_X23Y88/CLBLL_LL_B2 CLBLL_R_X23Y88/CLBLL_LL_D6 CLBLL_R_X23Y88/CLBLL_L_A4 CLBLL_R_X23Y88/CLBLL_SE2A1 CLBLL_R_X23Y89/CLBLL_EL1BEG0 CLBLL_R_X23Y89/CLBLL_IMUX34 CLBLL_R_X23Y89/CLBLL_L_C6 CLBLL_R_X23Y90/CLBLL_IMUX15 CLBLL_R_X23Y90/CLBLL_IMUX43 CLBLL_R_X23Y90/CLBLL_LL_B1 CLBLL_R_X23Y90/CLBLL_LL_D6 CLBLL_R_X23Y90/CLBLL_WL1END3 CLBLL_R_X23Y92/CLBLL_IMUX21 CLBLL_R_X23Y92/CLBLL_L_C4 CLBLL_R_X23Y92/CLBLL_WR1END2 CLBLL_R_X23Y93/CLBLL_BYP0 CLBLL_R_X23Y93/CLBLL_L_AX CLBLL_R_X23Y98/CLBLL_BYP2 CLBLL_R_X23Y98/CLBLL_L_CX CLBLL_R_X23Y98/CLBLL_WL1END2 CLBLL_R_X25Y104/CLBLL_EE2A2 CLBLL_R_X25Y106/CLBLL_IMUX21 CLBLL_R_X25Y106/CLBLL_L_C4 CLBLL_R_X25Y106/CLBLL_NW2A3 CLBLL_R_X25Y88/CLBLL_IMUX15 CLBLL_R_X25Y88/CLBLL_IMUX29 CLBLL_R_X25Y88/CLBLL_IMUX7 CLBLL_R_X25Y88/CLBLL_LL_A1 CLBLL_R_X25Y88/CLBLL_LL_B1 CLBLL_R_X25Y88/CLBLL_LL_C2 CLBLL_R_X25Y89/CLBLL_IMUX26 CLBLL_R_X25Y89/CLBLL_IMUX3 CLBLL_R_X25Y89/CLBLL_IMUX35 CLBLL_R_X25Y89/CLBLL_LL_C6 CLBLL_R_X25Y89/CLBLL_L_A2 CLBLL_R_X25Y89/CLBLL_L_B4 CLBLL_R_X25Y90/CLBLL_IMUX32 CLBLL_R_X25Y90/CLBLL_LL_C1 CLBLL_R_X25Y90/CLBLL_WL1END0 CLBLL_R_X25Y91/CLBLL_IMUX23 CLBLL_R_X25Y91/CLBLL_IMUX39 CLBLL_R_X25Y91/CLBLL_L_C3 CLBLL_R_X25Y91/CLBLL_L_D3 CLBLL_R_X25Y91/CLBLL_WL1END3 CLBLL_R_X25Y94/CLBLL_IMUX35 CLBLL_R_X25Y94/CLBLL_LL_C6 CLBLL_R_X25Y94/CLBLL_WL1END0 CLBLL_R_X25Y95/CLBLL_IMUX19 CLBLL_R_X25Y95/CLBLL_L_B2 CLBLL_R_X25Y96/CLBLL_ER1BEG3 CLBLL_R_X25Y96/CLBLL_IMUX21 CLBLL_R_X25Y96/CLBLL_IMUX39 CLBLL_R_X25Y96/CLBLL_L_C4 CLBLL_R_X25Y96/CLBLL_L_D3 CLBLL_R_X25Y96/CLBLL_SE2A0 CLBLL_R_X25Y96/CLBLL_SE2A1 CLBLL_R_X25Y97/CLBLL_IMUX19 CLBLL_R_X25Y97/CLBLL_IMUX36 CLBLL_R_X25Y97/CLBLL_L_B2 CLBLL_R_X25Y97/CLBLL_L_D2 CLBLL_R_X25Y98/CLBLL_IMUX16 CLBLL_R_X25Y98/CLBLL_IMUX33 CLBLL_R_X25Y98/CLBLL_L_B3 CLBLL_R_X25Y98/CLBLL_L_C1 CLBLL_R_X25Y99/CLBLL_BYP0 CLBLL_R_X25Y99/CLBLL_EE2A3 CLBLL_R_X25Y99/CLBLL_EE2BEG0 CLBLL_R_X25Y99/CLBLL_L_AX CLBLL_R_X27Y100/CLBLL_IMUX15 CLBLL_R_X27Y100/CLBLL_IMUX22 CLBLL_R_X27Y100/CLBLL_LL_B1 CLBLL_R_X27Y100/CLBLL_LL_C3 CLBLL_R_X27Y101/CLBLL_IMUX38 CLBLL_R_X27Y101/CLBLL_LL_D3 CLBLL_R_X27Y102/CLBLL_IMUX18 CLBLL_R_X27Y102/CLBLL_LL_B2 CLBLL_R_X27Y103/CLBLL_IMUX14 CLBLL_R_X27Y103/CLBLL_IMUX15 CLBLL_R_X27Y103/CLBLL_IMUX23 CLBLL_R_X27Y103/CLBLL_IMUX38 CLBLL_R_X27Y103/CLBLL_IMUX7 CLBLL_R_X27Y103/CLBLL_LL_A1 CLBLL_R_X27Y103/CLBLL_LL_B1 CLBLL_R_X27Y103/CLBLL_LL_D3 CLBLL_R_X27Y103/CLBLL_L_B1 CLBLL_R_X27Y103/CLBLL_L_C3 CLBLL_R_X27Y104/CLBLL_IMUX18 CLBLL_R_X27Y104/CLBLL_IMUX19 CLBLL_R_X27Y104/CLBLL_IMUX33 CLBLL_R_X27Y104/CLBLL_IMUX38 CLBLL_R_X27Y104/CLBLL_LL_B2 CLBLL_R_X27Y104/CLBLL_LL_D3 CLBLL_R_X27Y104/CLBLL_L_B2 CLBLL_R_X27Y104/CLBLL_L_C1 CLBLL_R_X27Y105/CLBLL_IMUX12 CLBLL_R_X27Y105/CLBLL_IMUX16 CLBLL_R_X27Y105/CLBLL_IMUX36 CLBLL_R_X27Y105/CLBLL_LL_B6 CLBLL_R_X27Y105/CLBLL_L_B3 CLBLL_R_X27Y105/CLBLL_L_D2 CLBLL_R_X27Y106/CLBLL_EL1BEG1 CLBLL_R_X27Y106/CLBLL_IMUX12 CLBLL_R_X27Y106/CLBLL_IMUX13 CLBLL_R_X27Y106/CLBLL_IMUX28 CLBLL_R_X27Y106/CLBLL_IMUX4 CLBLL_R_X27Y106/CLBLL_LL_A6 CLBLL_R_X27Y106/CLBLL_LL_B6 CLBLL_R_X27Y106/CLBLL_LL_C4 CLBLL_R_X27Y106/CLBLL_L_B6 CLBLL_R_X27Y90/CLBLL_EE2A1 CLBLL_R_X27Y92/CLBLL_IMUX13 CLBLL_R_X27Y92/CLBLL_IMUX18 CLBLL_R_X27Y92/CLBLL_IMUX35 CLBLL_R_X27Y92/CLBLL_LL_B2 CLBLL_R_X27Y92/CLBLL_LL_C6 CLBLL_R_X27Y92/CLBLL_L_B6 CLBLL_R_X27Y93/CLBLL_EL1BEG1 CLBLL_R_X27Y93/CLBLL_IMUX12 CLBLL_R_X27Y93/CLBLL_IMUX13 CLBLL_R_X27Y93/CLBLL_IMUX28 CLBLL_R_X27Y93/CLBLL_IMUX36 CLBLL_R_X27Y93/CLBLL_LL_B6 CLBLL_R_X27Y93/CLBLL_LL_C4 CLBLL_R_X27Y93/CLBLL_L_B6 CLBLL_R_X27Y93/CLBLL_L_D2 CLBLL_R_X27Y94/CLBLL_IMUX13 CLBLL_R_X27Y94/CLBLL_IMUX15 CLBLL_R_X27Y94/CLBLL_IMUX36 CLBLL_R_X27Y94/CLBLL_IMUX44 CLBLL_R_X27Y94/CLBLL_LL_B1 CLBLL_R_X27Y94/CLBLL_LL_D4 CLBLL_R_X27Y94/CLBLL_L_B6 CLBLL_R_X27Y94/CLBLL_L_D2 CLBLL_R_X27Y94/CLBLL_WL1END2 CLBLL_R_X27Y96/CLBLL_EE2A3 CLBLL_R_X27Y98/CLBLL_EL1BEG3 CLBLL_R_X27Y99/CLBLL_IMUX17 CLBLL_R_X27Y99/CLBLL_IMUX40 CLBLL_R_X27Y99/CLBLL_LL_B3 CLBLL_R_X27Y99/CLBLL_LL_D1 CLBLL_R_X29Y100/CLBLL_IMUX21 CLBLL_R_X29Y100/CLBLL_IMUX44 CLBLL_R_X29Y100/CLBLL_LL_D4 CLBLL_R_X29Y100/CLBLL_L_C4 CLBLL_R_X29Y100/CLBLL_SW2A2 CLBLL_R_X29Y104/CLBLL_SE2A2 CLBLL_R_X29Y105/CLBLL_ER1BEG3 CLBLL_R_X29Y105/CLBLL_IMUX12 CLBLL_R_X29Y105/CLBLL_IMUX4 CLBLL_R_X29Y105/CLBLL_IMUX5 CLBLL_R_X29Y105/CLBLL_LL_A6 CLBLL_R_X29Y105/CLBLL_LL_B6 CLBLL_R_X29Y105/CLBLL_L_A6 CLBLL_R_X29Y106/CLBLL_IMUX44 CLBLL_R_X29Y106/CLBLL_LL_D4 CLBLL_R_X29Y88/CLBLL_IMUX27 CLBLL_R_X29Y88/CLBLL_LL_B4 CLBLL_R_X29Y89/CLBLL_IMUX2 CLBLL_R_X29Y89/CLBLL_LL_A2 CLBLL_R_X29Y93/CLBLL_IMUX17 CLBLL_R_X29Y93/CLBLL_IMUX25 CLBLL_R_X29Y93/CLBLL_LL_B3 CLBLL_R_X29Y93/CLBLL_L_B5 CLBLL_R_X29Y94/CLBLL_IMUX2 CLBLL_R_X29Y94/CLBLL_LL_A2 CLBLL_R_X29Y95/CLBLL_IMUX15 CLBLL_R_X29Y95/CLBLL_IMUX6 CLBLL_R_X29Y95/CLBLL_LL_B1 CLBLL_R_X29Y95/CLBLL_L_A1 CLBLL_R_X29Y98/CLBLL_IMUX0 CLBLL_R_X29Y98/CLBLL_IMUX16 CLBLL_R_X29Y98/CLBLL_L_A3 CLBLL_R_X29Y98/CLBLL_L_B3 CLBLM_L_X20Y100/CLBLM_BYP2 CLBLM_L_X20Y100/CLBLM_L_CX CLBLM_L_X20Y90/CLBLM_IMUX11 CLBLM_L_X20Y90/CLBLM_M_A4 CLBLM_L_X20Y91/CLBLM_IMUX26 CLBLM_L_X20Y91/CLBLM_IMUX3 CLBLM_L_X20Y91/CLBLM_IMUX34 CLBLM_L_X20Y91/CLBLM_L_A2 CLBLM_L_X20Y91/CLBLM_L_B4 CLBLM_L_X20Y91/CLBLM_L_C6 CLBLM_L_X20Y92/CLBLM_IMUX38 CLBLM_L_X20Y92/CLBLM_M_D3 CLBLM_L_X20Y93/CLBLM_IMUX20 CLBLM_L_X20Y93/CLBLM_L_C2 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y102/CLBLM_M_AQ CLBLM_L_X22Y102/CLBLM_WR1END1 CLBLM_L_X22Y103/CLBLM_BYP2 CLBLM_L_X22Y103/CLBLM_L_CX CLBLM_L_X22Y88/CLBLM_IMUX11 CLBLM_L_X22Y88/CLBLM_IMUX12 CLBLM_L_X22Y88/CLBLM_IMUX35 CLBLM_L_X22Y88/CLBLM_M_A4 CLBLM_L_X22Y88/CLBLM_M_B6 CLBLM_L_X22Y88/CLBLM_M_C6 CLBLM_L_X22Y88/CLBLM_WL1END0 CLBLM_L_X22Y90/CLBLM_IMUX11 CLBLM_L_X22Y90/CLBLM_IMUX18 CLBLM_L_X22Y90/CLBLM_IMUX35 CLBLM_L_X22Y90/CLBLM_IMUX43 CLBLM_L_X22Y90/CLBLM_M_A4 CLBLM_L_X22Y90/CLBLM_M_B2 CLBLM_L_X22Y90/CLBLM_M_C6 CLBLM_L_X22Y90/CLBLM_M_D6 CLBLM_L_X22Y90/CLBLM_WW2A1 CLBLM_L_X22Y91/CLBLM_IMUX12 CLBLM_L_X22Y91/CLBLM_IMUX42 CLBLM_L_X22Y91/CLBLM_L_D6 CLBLM_L_X22Y91/CLBLM_M_B6 CLBLM_L_X22Y91/CLBLM_SW2A2 CLBLM_L_X22Y92/CLBLM_IMUX38 CLBLM_L_X22Y92/CLBLM_IMUX7 CLBLM_L_X22Y92/CLBLM_M_A1 CLBLM_L_X22Y92/CLBLM_M_D3 CLBLM_L_X22Y93/CLBLM_IMUX20 CLBLM_L_X22Y93/CLBLM_L_C2 CLBLM_L_X22Y96/CLBLM_BYP0 CLBLM_L_X22Y96/CLBLM_L_AX CLBLM_L_X22Y97/CLBLM_SE4C0 CLBLM_L_X24Y100/CLBLM_IMUX22 CLBLM_L_X24Y100/CLBLM_M_C3 CLBLM_L_X24Y100/CLBLM_SE2A3 CLBLM_L_X24Y103/CLBLM_EE2A2 CLBLM_L_X24Y104/CLBLM_WR1END3 CLBLM_L_X24Y88/CLBLM_IMUX31 CLBLM_L_X24Y88/CLBLM_IMUX34 CLBLM_L_X24Y88/CLBLM_L_C6 CLBLM_L_X24Y88/CLBLM_M_C5 CLBLM_L_X24Y88/CLBLM_SE2A1 CLBLM_L_X24Y89/CLBLM_EL1BEG0 CLBLM_L_X24Y89/CLBLM_IMUX16 CLBLM_L_X24Y89/CLBLM_IMUX30 CLBLM_L_X24Y89/CLBLM_L_B3 CLBLM_L_X24Y89/CLBLM_L_C5 CLBLM_L_X24Y90/CLBLM_WL1END3 CLBLM_L_X24Y91/CLBLM_IMUX41 CLBLM_L_X24Y91/CLBLM_IMUX9 CLBLM_L_X24Y91/CLBLM_L_A5 CLBLM_L_X24Y91/CLBLM_L_D1 CLBLM_L_X24Y92/CLBLM_IMUX24 CLBLM_L_X24Y92/CLBLM_M_B5 CLBLM_L_X24Y92/CLBLM_WR1END2 CLBLM_L_X24Y93/CLBLM_IMUX25 CLBLM_L_X24Y93/CLBLM_L_B5 CLBLM_L_X24Y97/CLBLM_IMUX33 CLBLM_L_X24Y97/CLBLM_L_C1 CLBLM_L_X24Y98/CLBLM_WL1END2 CLBLM_L_X24Y99/CLBLM_IMUX15 CLBLM_L_X24Y99/CLBLM_IMUX7 CLBLM_L_X24Y99/CLBLM_M_A1 CLBLM_L_X24Y99/CLBLM_M_B1 CLBLM_L_X26Y101/CLBLM_IMUX1 CLBLM_L_X26Y101/CLBLM_IMUX45 CLBLM_L_X26Y101/CLBLM_M_A3 CLBLM_L_X26Y101/CLBLM_M_D2 CLBLM_L_X26Y102/CLBLM_IMUX19 CLBLM_L_X26Y102/CLBLM_IMUX3 CLBLM_L_X26Y102/CLBLM_L_A2 CLBLM_L_X26Y102/CLBLM_L_B2 CLBLM_L_X26Y103/CLBLM_IMUX5 CLBLM_L_X26Y103/CLBLM_L_A6 CLBLM_L_X26Y104/CLBLM_EE2A2 CLBLM_L_X26Y104/CLBLM_IMUX12 CLBLM_L_X26Y104/CLBLM_IMUX13 CLBLM_L_X26Y104/CLBLM_IMUX21 CLBLM_L_X26Y104/CLBLM_L_B6 CLBLM_L_X26Y104/CLBLM_L_C4 CLBLM_L_X26Y104/CLBLM_M_B6 CLBLM_L_X26Y105/CLBLM_IMUX14 CLBLM_L_X26Y105/CLBLM_IMUX22 CLBLM_L_X26Y105/CLBLM_IMUX23 CLBLM_L_X26Y105/CLBLM_IMUX6 CLBLM_L_X26Y105/CLBLM_L_A1 CLBLM_L_X26Y105/CLBLM_L_B1 CLBLM_L_X26Y105/CLBLM_L_C3 CLBLM_L_X26Y105/CLBLM_M_C3 CLBLM_L_X26Y106/CLBLM_NW2A3 CLBLM_L_X26Y90/CLBLM_IMUX11 CLBLM_L_X26Y90/CLBLM_IMUX12 CLBLM_L_X26Y90/CLBLM_IMUX35 CLBLM_L_X26Y90/CLBLM_M_A4 CLBLM_L_X26Y90/CLBLM_M_B6 CLBLM_L_X26Y90/CLBLM_M_C6 CLBLM_L_X26Y90/CLBLM_WL1END0 CLBLM_L_X26Y91/CLBLM_WL1END3 CLBLM_L_X26Y92/CLBLM_IMUX35 CLBLM_L_X26Y92/CLBLM_IMUX43 CLBLM_L_X26Y92/CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_M_D6 CLBLM_L_X26Y93/CLBLM_IMUX3 CLBLM_L_X26Y93/CLBLM_IMUX35 CLBLM_L_X26Y93/CLBLM_L_A2 CLBLM_L_X26Y93/CLBLM_M_C6 CLBLM_L_X26Y94/CLBLM_IMUX19 CLBLM_L_X26Y94/CLBLM_IMUX24 CLBLM_L_X26Y94/CLBLM_IMUX46 CLBLM_L_X26Y94/CLBLM_L_B2 CLBLM_L_X26Y94/CLBLM_L_D5 CLBLM_L_X26Y94/CLBLM_M_B5 CLBLM_L_X26Y94/CLBLM_WL1END0 CLBLM_L_X26Y95/CLBLM_IMUX19 CLBLM_L_X26Y95/CLBLM_IMUX34 CLBLM_L_X26Y95/CLBLM_L_B2 CLBLM_L_X26Y95/CLBLM_L_C6 CLBLM_L_X26Y96/CLBLM_ER1BEG3 CLBLM_L_X26Y96/CLBLM_IMUX16 CLBLM_L_X26Y96/CLBLM_IMUX33 CLBLM_L_X26Y96/CLBLM_L_B3 CLBLM_L_X26Y96/CLBLM_L_C1 CLBLM_L_X26Y96/CLBLM_SE2A0 CLBLM_L_X26Y96/CLBLM_SE2A1 CLBLM_L_X26Y99/CLBLM_EE2A3 CLBLM_L_X26Y99/CLBLM_EE2BEG0 CLBLM_L_X26Y99/CLBLM_IMUX15 CLBLM_L_X26Y99/CLBLM_IMUX22 CLBLM_L_X26Y99/CLBLM_IMUX47 CLBLM_L_X26Y99/CLBLM_M_B1 CLBLM_L_X26Y99/CLBLM_M_C3 CLBLM_L_X26Y99/CLBLM_M_D5 CLBLM_L_X28Y106/CLBLM_EL1BEG1 CLBLM_L_X28Y106/CLBLM_IMUX3 CLBLM_L_X28Y106/CLBLM_L_A2 CLBLM_L_X28Y89/CLBLM_IMUX35 CLBLM_L_X28Y89/CLBLM_M_C6 CLBLM_L_X28Y90/CLBLM_EE2A1 CLBLM_L_X28Y93/CLBLM_EL1BEG1 CLBLM_L_X28Y93/CLBLM_IMUX33 CLBLM_L_X28Y93/CLBLM_IMUX39 CLBLM_L_X28Y93/CLBLM_IMUX7 CLBLM_L_X28Y93/CLBLM_L_C1 CLBLM_L_X28Y93/CLBLM_L_D3 CLBLM_L_X28Y93/CLBLM_M_A1 CLBLM_L_X28Y94/CLBLM_IMUX27 CLBLM_L_X28Y94/CLBLM_IMUX31 CLBLM_L_X28Y94/CLBLM_M_B4 CLBLM_L_X28Y94/CLBLM_M_C5 CLBLM_L_X28Y94/CLBLM_WL1END2 CLBLM_L_X28Y95/CLBLM_IMUX24 CLBLM_L_X28Y95/CLBLM_IMUX40 CLBLM_L_X28Y95/CLBLM_M_B5 CLBLM_L_X28Y95/CLBLM_M_D1 CLBLM_L_X28Y96/CLBLM_EE2A3 CLBLM_L_X28Y96/CLBLM_IMUX15 CLBLM_L_X28Y96/CLBLM_M_B1 CLBLM_L_X28Y98/CLBLM_EL1BEG3 CLBLM_L_X28Y98/CLBLM_IMUX22 CLBLM_L_X28Y98/CLBLM_IMUX38 CLBLM_L_X28Y98/CLBLM_M_C3 CLBLM_L_X28Y98/CLBLM_M_D3 CLBLM_L_X30Y100/CLBLM_IMUX15 CLBLM_L_X30Y100/CLBLM_IMUX25 CLBLM_L_X30Y100/CLBLM_L_B5 CLBLM_L_X30Y100/CLBLM_M_B1 CLBLM_L_X30Y100/CLBLM_SW2A2 CLBLM_L_X30Y101/CLBLM_IMUX21 CLBLM_L_X30Y101/CLBLM_L_C4 CLBLM_L_X30Y102/CLBLM_IMUX7 CLBLM_L_X30Y102/CLBLM_M_A1 CLBLM_L_X30Y103/CLBLM_IMUX21 CLBLM_L_X30Y103/CLBLM_L_C4 CLBLM_L_X30Y104/CLBLM_IMUX13 CLBLM_L_X30Y104/CLBLM_L_B6 CLBLM_L_X30Y104/CLBLM_SE2A2 CLBLM_L_X30Y105/CLBLM_ER1BEG3 CLBLM_L_X30Y105/CLBLM_IMUX31 CLBLM_L_X30Y105/CLBLM_M_C5 INT_L_X20Y100/BYP_ALT2 INT_L_X20Y100/BYP_L2 INT_L_X20Y100/SR1END1 INT_L_X20Y101/SE6BEG0 INT_L_X20Y101/SR1BEG1 INT_L_X20Y101/SW2END0 INT_L_X20Y90/IMUX_L11 INT_L_X20Y90/WW2END1 INT_L_X20Y91/IMUX_L26 INT_L_X20Y91/IMUX_L3 INT_L_X20Y91/IMUX_L34 INT_L_X20Y91/WL1END1 INT_L_X20Y92/IMUX_L38 INT_L_X20Y92/NL1BEG2 INT_L_X20Y92/NW2END3 INT_L_X20Y93/IMUX_L20 INT_L_X20Y93/NL1END2 INT_L_X22Y101/EL1BEG3 INT_L_X22Y102/EL1BEG_N3 INT_L_X22Y102/LOGIC_OUTS_L4 INT_L_X22Y102/NL1BEG2 INT_L_X22Y102/NL1BEG_N3 INT_L_X22Y102/WR1BEG1 INT_L_X22Y103/BYP_ALT2 INT_L_X22Y103/BYP_L2 INT_L_X22Y103/EE2BEG2 INT_L_X22Y103/NL1END2 INT_L_X22Y88/IMUX_L11 INT_L_X22Y88/IMUX_L12 INT_L_X22Y88/IMUX_L35 INT_L_X22Y88/SS2END1 INT_L_X22Y88/WL1BEG0 INT_L_X22Y89/SE2A1 INT_L_X22Y89/SS2A1 INT_L_X22Y90/IMUX_L11 INT_L_X22Y90/IMUX_L18 INT_L_X22Y90/IMUX_L35 INT_L_X22Y90/IMUX_L43 INT_L_X22Y90/SE2BEG1 INT_L_X22Y90/SL1END1 INT_L_X22Y90/SS2BEG1 INT_L_X22Y90/WW2BEG1 INT_L_X22Y91/IMUX_L12 INT_L_X22Y91/IMUX_L42 INT_L_X22Y91/SL1BEG1 INT_L_X22Y91/SW2A2 INT_L_X22Y91/SW2END1 INT_L_X22Y92/IMUX_L38 INT_L_X22Y92/IMUX_L7 INT_L_X22Y92/NL1BEG2 INT_L_X22Y92/SW2BEG2 INT_L_X22Y92/WR1END3 INT_L_X22Y93/IMUX_L20 INT_L_X22Y93/NL1END2 INT_L_X22Y96/BYP_ALT0 INT_L_X22Y96/BYP_L0 INT_L_X22Y96/SL1END0 INT_L_X22Y97/SE6END0 INT_L_X22Y97/SL1BEG0 INT_L_X24Y100/IMUX_L22 INT_L_X24Y100/SE2END3 INT_L_X24Y100/SS2BEG3 INT_L_X24Y103/EE2END2 INT_L_X24Y103/NR1BEG2 INT_L_X24Y104/EE2BEG2 INT_L_X24Y104/NR1END2 INT_L_X24Y104/WR1BEG3 INT_L_X24Y88/EL1BEG3 INT_L_X24Y88/EL1END_S3_0 INT_L_X24Y88/IMUX_L31 INT_L_X24Y88/IMUX_L34 INT_L_X24Y88/SE2END1 INT_L_X24Y89/EL1BEG_N3 INT_L_X24Y89/EL1END0 INT_L_X24Y89/ER1BEG1 INT_L_X24Y89/IMUX_L16 INT_L_X24Y89/IMUX_L30 INT_L_X24Y89/WL1END3 INT_L_X24Y90/WL1BEG3 INT_L_X24Y90/WL1END_N1_3 INT_L_X24Y91/IMUX_L41 INT_L_X24Y91/IMUX_L9 INT_L_X24Y91/SL1END0 INT_L_X24Y91/WL1BEG_N3 INT_L_X24Y92/IMUX_L24 INT_L_X24Y92/SL1BEG0 INT_L_X24Y92/SL1END0 INT_L_X24Y92/WR1BEG2 INT_L_X24Y92/WR1END1 INT_L_X24Y93/IMUX_L25 INT_L_X24Y93/SL1BEG0 INT_L_X24Y93/SW2END0 INT_L_X24Y97/IMUX_L33 INT_L_X24Y97/WL1END0 INT_L_X24Y98/ER1BEG_S0 INT_L_X24Y98/NR1BEG3 INT_L_X24Y98/SS2END3 INT_L_X24Y98/WL1BEG2 INT_L_X24Y99/EE2BEG3 INT_L_X24Y99/ER1BEG0 INT_L_X24Y99/IMUX_L15 INT_L_X24Y99/IMUX_L7 INT_L_X24Y99/NR1END3 INT_L_X24Y99/SS2A3 INT_L_X24Y99/SS2END_N0_3 INT_L_X26Y101/FAN_ALT5 INT_L_X26Y101/FAN_BOUNCE5 INT_L_X26Y101/IMUX_L1 INT_L_X26Y101/IMUX_L45 INT_L_X26Y101/NL1BEG2 INT_L_X26Y101/WL1END2 INT_L_X26Y102/EL1BEG1 INT_L_X26Y102/IMUX_L19 INT_L_X26Y102/IMUX_L3 INT_L_X26Y102/NL1END2 INT_L_X26Y103/IMUX_L5 INT_L_X26Y103/NN2BEG3 INT_L_X26Y103/WL1END2 INT_L_X26Y104/EE2END2 INT_L_X26Y104/EL1BEG1 INT_L_X26Y104/ER1BEG3 INT_L_X26Y104/IMUX_L12 INT_L_X26Y104/IMUX_L13 INT_L_X26Y104/IMUX_L21 INT_L_X26Y104/NN2A3 INT_L_X26Y105/EL1BEG2 INT_L_X26Y105/IMUX_L14 INT_L_X26Y105/IMUX_L22 INT_L_X26Y105/IMUX_L23 INT_L_X26Y105/IMUX_L6 INT_L_X26Y105/NN2END3 INT_L_X26Y105/NW2BEG3 INT_L_X26Y106/NW2A3 INT_L_X26Y90/EE2BEG1 INT_L_X26Y90/IMUX_L11 INT_L_X26Y90/IMUX_L12 INT_L_X26Y90/IMUX_L35 INT_L_X26Y90/SS2END1 INT_L_X26Y90/WL1BEG0 INT_L_X26Y91/SS2A1 INT_L_X26Y91/WL1BEG3 INT_L_X26Y92/ER1BEG2 INT_L_X26Y92/IMUX_L35 INT_L_X26Y92/IMUX_L43 INT_L_X26Y92/SE2A1 INT_L_X26Y92/SL1END1 INT_L_X26Y92/SS2BEG1 INT_L_X26Y92/SS2END0 INT_L_X26Y92/WL1BEG_N3 INT_L_X26Y93/ER1BEG2 INT_L_X26Y93/IMUX_L3 INT_L_X26Y93/IMUX_L35 INT_L_X26Y93/SE2BEG1 INT_L_X26Y93/SL1BEG1 INT_L_X26Y93/SL1END1 INT_L_X26Y93/SS2A0 INT_L_X26Y94/BYP_ALT4 INT_L_X26Y94/BYP_BOUNCE4 INT_L_X26Y94/IMUX_L19 INT_L_X26Y94/IMUX_L24 INT_L_X26Y94/IMUX_L46 INT_L_X26Y94/SL1BEG1 INT_L_X26Y94/SL1END1 INT_L_X26Y94/SS2BEG0 INT_L_X26Y94/SS2END0 INT_L_X26Y94/WL1BEG0 INT_L_X26Y95/IMUX_L19 INT_L_X26Y95/IMUX_L34 INT_L_X26Y95/SL1BEG1 INT_L_X26Y95/SL1END1 INT_L_X26Y95/SS2A0 INT_L_X26Y96/EE2BEG3 INT_L_X26Y96/ER1END3 INT_L_X26Y96/IMUX_L16 INT_L_X26Y96/IMUX_L33 INT_L_X26Y96/SE2END0 INT_L_X26Y96/SE2END1 INT_L_X26Y96/SL1BEG1 INT_L_X26Y96/SS2BEG0 INT_L_X26Y97/ER1END_N3_3 INT_L_X26Y99/EE2A0 INT_L_X26Y99/EE2END3 INT_L_X26Y99/IMUX_L15 INT_L_X26Y99/IMUX_L22 INT_L_X26Y99/IMUX_L47 INT_L_X28Y106/EL1END1 INT_L_X28Y106/ER1BEG2 INT_L_X28Y106/IMUX_L3 INT_L_X28Y88/SE2A1 INT_L_X28Y89/IMUX_L35 INT_L_X28Y89/SE2A1 INT_L_X28Y89/SE2BEG1 INT_L_X28Y89/SL1END1 INT_L_X28Y90/EE2END1 INT_L_X28Y90/SE2BEG1 INT_L_X28Y90/SL1BEG1 INT_L_X28Y93/EL1END1 INT_L_X28Y93/ER1BEG_S0 INT_L_X28Y93/IMUX_L33 INT_L_X28Y93/IMUX_L39 INT_L_X28Y93/IMUX_L7 INT_L_X28Y93/NR1BEG1 INT_L_X28Y93/SL1END3 INT_L_X28Y94/ER1BEG0 INT_L_X28Y94/IMUX_L27 INT_L_X28Y94/IMUX_L31 INT_L_X28Y94/NL1BEG0 INT_L_X28Y94/NL1END_S3_0 INT_L_X28Y94/NR1END1 INT_L_X28Y94/SL1BEG3 INT_L_X28Y94/SS2END3 INT_L_X28Y94/WL1BEG2 INT_L_X28Y95/IMUX_L24 INT_L_X28Y95/IMUX_L40 INT_L_X28Y95/NL1END0 INT_L_X28Y95/SE2A3 INT_L_X28Y95/SS2A3 INT_L_X28Y95/SS2END_N0_3 INT_L_X28Y96/EE2END3 INT_L_X28Y96/IMUX_L15 INT_L_X28Y96/SE2BEG3 INT_L_X28Y96/SS2BEG3 INT_L_X28Y98/EL1END3 INT_L_X28Y98/ER1BEG_S0 INT_L_X28Y98/IMUX_L22 INT_L_X28Y98/IMUX_L38 INT_L_X28Y99/ER1BEG0 INT_L_X30Y100/IMUX_L15 INT_L_X30Y100/IMUX_L25 INT_L_X30Y100/SR1BEG_S0 INT_L_X30Y100/SR1END3 INT_L_X30Y100/SW2A2 INT_L_X30Y101/IMUX_L21 INT_L_X30Y101/SR1BEG3 INT_L_X30Y101/SR1END_N3_3 INT_L_X30Y101/SS2END2 INT_L_X30Y101/SW2BEG2 INT_L_X30Y102/IMUX_L7 INT_L_X30Y102/SR1END3 INT_L_X30Y102/SS2A2 INT_L_X30Y103/IMUX_L21 INT_L_X30Y103/SL1END2 INT_L_X30Y103/SR1BEG3 INT_L_X30Y103/SR1END_N3_3 INT_L_X30Y103/SS2BEG2 INT_L_X30Y104/IMUX_L13 INT_L_X30Y104/SE2END2 INT_L_X30Y104/SL1BEG2 INT_L_X30Y105/ER1END3 INT_L_X30Y105/IMUX_L31 INT_L_X30Y106/ER1END_N3_3 INT_R_X21Y100/SE6B0 INT_R_X21Y101/SE6A0 INT_R_X21Y101/SW2A0 INT_R_X21Y102/BYP1 INT_R_X21Y102/BYP_ALT1 INT_R_X21Y102/SW2BEG0 INT_R_X21Y102/WR1END1 INT_R_X21Y88/IMUX10 INT_R_X21Y88/IMUX25 INT_R_X21Y88/WL1END0 INT_R_X21Y90/FAN_ALT7 INT_R_X21Y90/FAN_BOUNCE7 INT_R_X21Y90/IMUX0 INT_R_X21Y90/IMUX4 INT_R_X21Y90/SL1END2 INT_R_X21Y90/WW2A1 INT_R_X21Y91/NL1BEG2 INT_R_X21Y91/NW2BEG3 INT_R_X21Y91/SL1BEG2 INT_R_X21Y91/SW2END2 INT_R_X21Y91/WL1BEG1 INT_R_X21Y92/IMUX19 INT_R_X21Y92/NL1END2 INT_R_X21Y92/NW2A3 INT_R_X21Y97/SE6E0 INT_R_X21Y98/SE6D0 INT_R_X21Y99/SE6C0 INT_R_X23Y100/SE2A3 INT_R_X23Y101/EL1END3 INT_R_X23Y101/SE2BEG3 INT_R_X23Y103/EE2A2 INT_R_X23Y104/BYP3 INT_R_X23Y104/BYP_ALT3 INT_R_X23Y104/WR1END3 INT_R_X23Y88/IMUX10 INT_R_X23Y88/IMUX18 INT_R_X23Y88/IMUX43 INT_R_X23Y88/SE2A1 INT_R_X23Y88/SL1END1 INT_R_X23Y89/EL1BEG0 INT_R_X23Y89/IMUX34 INT_R_X23Y89/NR1BEG1 INT_R_X23Y89/SE2BEG1 INT_R_X23Y89/SE2END1 INT_R_X23Y89/SL1BEG1 INT_R_X23Y90/IMUX15 INT_R_X23Y90/IMUX43 INT_R_X23Y90/NR1END1 INT_R_X23Y90/WL1END3 INT_R_X23Y91/NN2BEG0 INT_R_X23Y91/SW2A1 INT_R_X23Y91/WL1END_N1_3 INT_R_X23Y92/IMUX21 INT_R_X23Y92/NN2A0 INT_R_X23Y92/NN2END_S2_0 INT_R_X23Y92/SW2BEG1 INT_R_X23Y92/WR1BEG3 INT_R_X23Y92/WR1END2 INT_R_X23Y93/BYP0 INT_R_X23Y93/BYP_ALT0 INT_R_X23Y93/NN2END0 INT_R_X23Y98/BYP2 INT_R_X23Y98/BYP_ALT2 INT_R_X23Y98/WL1END2 INT_R_X25Y104/EE2A2 INT_R_X25Y106/IMUX21 INT_R_X25Y106/NW2END3 INT_R_X25Y88/EL1END3 INT_R_X25Y88/IMUX15 INT_R_X25Y88/IMUX29 INT_R_X25Y88/IMUX7 INT_R_X25Y89/ER1END1 INT_R_X25Y89/IMUX26 INT_R_X25Y89/IMUX3 INT_R_X25Y89/IMUX35 INT_R_X25Y89/WL1BEG3 INT_R_X25Y90/IMUX32 INT_R_X25Y90/WL1BEG_N3 INT_R_X25Y90/WL1END0 INT_R_X25Y91/IMUX23 INT_R_X25Y91/IMUX39 INT_R_X25Y91/WL1END3 INT_R_X25Y92/WL1END_N1_3 INT_R_X25Y92/WR1BEG1 INT_R_X25Y93/SW2A0 INT_R_X25Y94/IMUX35 INT_R_X25Y94/SL1END1 INT_R_X25Y94/SW2BEG0 INT_R_X25Y94/WL1END0 INT_R_X25Y95/IMUX19 INT_R_X25Y95/SL1BEG1 INT_R_X25Y95/SS2END1 INT_R_X25Y96/ER1BEG3 INT_R_X25Y96/FAN_BOUNCE_S3_4 INT_R_X25Y96/IMUX21 INT_R_X25Y96/IMUX39 INT_R_X25Y96/SE2A0 INT_R_X25Y96/SE2A1 INT_R_X25Y96/SR1END2 INT_R_X25Y96/SS2A1 INT_R_X25Y97/FAN_ALT4 INT_R_X25Y97/FAN_BOUNCE4 INT_R_X25Y97/IMUX19 INT_R_X25Y97/IMUX36 INT_R_X25Y97/SE2BEG0 INT_R_X25Y97/SE2BEG1 INT_R_X25Y97/SL1END0 INT_R_X25Y97/SR1BEG2 INT_R_X25Y97/SR1END1 INT_R_X25Y97/SS2BEG1 INT_R_X25Y97/WL1BEG0 INT_R_X25Y98/IMUX16 INT_R_X25Y98/IMUX33 INT_R_X25Y98/SL1BEG0 INT_R_X25Y98/SL1END0 INT_R_X25Y98/SR1BEG1 INT_R_X25Y99/BYP0 INT_R_X25Y99/BYP_ALT0 INT_R_X25Y99/EE2A3 INT_R_X25Y99/EE2BEG0 INT_R_X25Y99/ER1END0 INT_R_X25Y99/SL1BEG0 INT_R_X27Y100/IMUX15 INT_R_X27Y100/IMUX22 INT_R_X27Y100/SL1END3 INT_R_X27Y101/IMUX38 INT_R_X27Y101/SL1BEG3 INT_R_X27Y101/SS2END3 INT_R_X27Y101/WL1BEG2 INT_R_X27Y102/EL1END1 INT_R_X27Y102/IMUX18 INT_R_X27Y102/SS2A3 INT_R_X27Y102/SS2END_N0_3 INT_R_X27Y103/IMUX14 INT_R_X27Y103/IMUX15 INT_R_X27Y103/IMUX23 INT_R_X27Y103/IMUX38 INT_R_X27Y103/IMUX7 INT_R_X27Y103/SL1END3 INT_R_X27Y103/SS2BEG3 INT_R_X27Y103/WL1BEG2 INT_R_X27Y104/EL1END1 INT_R_X27Y104/ER1END3 INT_R_X27Y104/IMUX18 INT_R_X27Y104/IMUX19 INT_R_X27Y104/IMUX33 INT_R_X27Y104/IMUX38 INT_R_X27Y104/SL1BEG3 INT_R_X27Y105/EL1END2 INT_R_X27Y105/ER1END_N3_3 INT_R_X27Y105/IMUX12 INT_R_X27Y105/IMUX16 INT_R_X27Y105/IMUX36 INT_R_X27Y105/NR1BEG2 INT_R_X27Y106/EL1BEG1 INT_R_X27Y106/IMUX12 INT_R_X27Y106/IMUX13 INT_R_X27Y106/IMUX28 INT_R_X27Y106/IMUX4 INT_R_X27Y106/NR1END2 INT_R_X27Y90/EE2A1 INT_R_X27Y92/ER1END2 INT_R_X27Y92/IMUX13 INT_R_X27Y92/IMUX18 INT_R_X27Y92/IMUX35 INT_R_X27Y92/NR1BEG2 INT_R_X27Y92/SE2END1 INT_R_X27Y93/EL1BEG1 INT_R_X27Y93/ER1END2 INT_R_X27Y93/IMUX12 INT_R_X27Y93/IMUX13 INT_R_X27Y93/IMUX28 INT_R_X27Y93/IMUX36 INT_R_X27Y93/NR1END2 INT_R_X27Y94/BYP_ALT3 INT_R_X27Y94/BYP_BOUNCE3 INT_R_X27Y94/IMUX13 INT_R_X27Y94/IMUX15 INT_R_X27Y94/IMUX36 INT_R_X27Y94/IMUX44 INT_R_X27Y94/WL1END2 INT_R_X27Y95/BYP_BOUNCE_N3_3 INT_R_X27Y96/EE2A3 INT_R_X27Y98/EL1BEG3 INT_R_X27Y99/EE2END0 INT_R_X27Y99/EL1BEG_N3 INT_R_X27Y99/IMUX17 INT_R_X27Y99/IMUX40 INT_R_X29Y100/IMUX21 INT_R_X29Y100/IMUX44 INT_R_X29Y100/SW2END2 INT_R_X29Y104/SE2A2 INT_R_X29Y105/ER1BEG3 INT_R_X29Y105/IMUX12 INT_R_X29Y105/IMUX4 INT_R_X29Y105/IMUX5 INT_R_X29Y105/SE2BEG2 INT_R_X29Y105/SL1END2 INT_R_X29Y106/ER1END2 INT_R_X29Y106/IMUX44 INT_R_X29Y106/SL1BEG2 INT_R_X29Y88/IMUX27 INT_R_X29Y88/SE2END1 INT_R_X29Y89/IMUX2 INT_R_X29Y89/SE2END1 INT_R_X29Y93/IMUX17 INT_R_X29Y93/IMUX25 INT_R_X29Y93/SL1END0 INT_R_X29Y94/ER1END0 INT_R_X29Y94/IMUX2 INT_R_X29Y94/SL1BEG0 INT_R_X29Y95/IMUX15 INT_R_X29Y95/IMUX6 INT_R_X29Y95/SE2END3 INT_R_X29Y98/IMUX0 INT_R_X29Y98/IMUX16 INT_R_X29Y98/SL1END0 INT_R_X29Y99/ER1END0 INT_R_X29Y99/SL1BEG0 VBRK_X60Y102/VBRK_WL1END2 VBRK_X60Y105/VBRK_SE2A3 VBRK_X60Y108/VBRK_EE2A2 VBRK_X60Y109/VBRK_WR1END3 VBRK_X60Y92/VBRK_SE2A1 VBRK_X60Y93/VBRK_EL1BEG0 VBRK_X60Y94/VBRK_WL1END3 VBRK_X60Y96/VBRK_WR1END2 VBRK_X73Y105/VBRK_SW2A2 VBRK_X73Y109/VBRK_SE2A2 VBRK_X73Y110/VBRK_ER1BEG3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y104/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y98/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y99/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y89/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X20Y100/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X20Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X20Y100/INT_L.SR1END1->>BYP_ALT2 INT_L_X20Y101/INT_L.SW2END0->>SE6BEG0 INT_L_X20Y101/INT_L.SW2END0->>SR1BEG1 INT_L_X20Y90/INT_L.WW2END1->>IMUX_L11 INT_L_X20Y91/INT_L.WL1END1->>IMUX_L26 INT_L_X20Y91/INT_L.WL1END1->>IMUX_L3 INT_L_X20Y91/INT_L.WL1END1->>IMUX_L34 INT_L_X20Y92/INT_L.NW2END3->>IMUX_L38 INT_L_X20Y92/INT_L.NW2END3->>NL1BEG2 INT_L_X20Y93/INT_L.NL1END2->>IMUX_L20 INT_L_X22Y102/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X22Y102/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X22Y102/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X22Y102/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X22Y103/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y103/INT_L.NL1END2->>BYP_ALT2 INT_L_X22Y103/INT_L.NL1END2->>EE2BEG2 INT_L_X22Y88/INT_L.SS2END1->>IMUX_L11 INT_L_X22Y88/INT_L.SS2END1->>IMUX_L12 INT_L_X22Y88/INT_L.SS2END1->>IMUX_L35 INT_L_X22Y88/INT_L.SS2END1->>WL1BEG0 INT_L_X22Y90/INT_L.SL1END1->>IMUX_L11 INT_L_X22Y90/INT_L.SL1END1->>IMUX_L18 INT_L_X22Y90/INT_L.SL1END1->>IMUX_L35 INT_L_X22Y90/INT_L.SL1END1->>IMUX_L43 INT_L_X22Y90/INT_L.SL1END1->>SE2BEG1 INT_L_X22Y90/INT_L.SL1END1->>SS2BEG1 INT_L_X22Y90/INT_L.SL1END1->>WW2BEG1 INT_L_X22Y91/INT_L.SW2END1->>IMUX_L12 INT_L_X22Y91/INT_L.SW2END1->>IMUX_L42 INT_L_X22Y91/INT_L.SW2END1->>SL1BEG1 INT_L_X22Y92/INT_L.WR1END3->>IMUX_L38 INT_L_X22Y92/INT_L.WR1END3->>IMUX_L7 INT_L_X22Y92/INT_L.WR1END3->>NL1BEG2 INT_L_X22Y92/INT_L.WR1END3->>SW2BEG2 INT_L_X22Y93/INT_L.NL1END2->>IMUX_L20 INT_L_X22Y96/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y96/INT_L.SL1END0->>BYP_ALT0 INT_L_X22Y97/INT_L.SE6END0->>SL1BEG0 INT_L_X24Y100/INT_L.SE2END3->>IMUX_L22 INT_L_X24Y100/INT_L.SE2END3->>SS2BEG3 INT_L_X24Y103/INT_L.EE2END2->>NR1BEG2 INT_L_X24Y104/INT_L.NR1END2->>EE2BEG2 INT_L_X24Y104/INT_L.NR1END2->>WR1BEG3 INT_L_X24Y88/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X24Y88/INT_L.SE2END1->>IMUX_L34 INT_L_X24Y89/INT_L.EL1END0->>EL1BEG_N3 INT_L_X24Y89/INT_L.EL1END0->>ER1BEG1 INT_L_X24Y89/INT_L.EL1END0->>IMUX_L16 INT_L_X24Y89/INT_L.WL1END3->>IMUX_L30 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L41 INT_L_X24Y91/INT_L.SL1END0->>IMUX_L9 INT_L_X24Y91/INT_L.SL1END0->>WL1BEG_N3 INT_L_X24Y92/INT_L.SL1END0->>IMUX_L24 INT_L_X24Y92/INT_L.SL1END0->>SL1BEG0 INT_L_X24Y92/INT_L.WR1END1->>WR1BEG2 INT_L_X24Y93/INT_L.SW2END0->>IMUX_L25 INT_L_X24Y93/INT_L.SW2END0->>SL1BEG0 INT_L_X24Y97/INT_L.WL1END0->>IMUX_L33 INT_L_X24Y98/INT_L.SS2END3->>ER1BEG_S0 INT_L_X24Y98/INT_L.SS2END3->>NR1BEG3 INT_L_X24Y98/INT_L.SS2END3->>WL1BEG2 INT_L_X24Y99/INT_L.NR1END3->>EE2BEG3 INT_L_X24Y99/INT_L.NR1END3->>IMUX_L15 INT_L_X24Y99/INT_L.NR1END3->>IMUX_L7 INT_L_X26Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y101/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X26Y101/INT_L.WL1END2->>FAN_ALT5 INT_L_X26Y101/INT_L.WL1END2->>IMUX_L45 INT_L_X26Y101/INT_L.WL1END2->>NL1BEG2 INT_L_X26Y102/INT_L.NL1END2->>EL1BEG1 INT_L_X26Y102/INT_L.NL1END2->>IMUX_L19 INT_L_X26Y102/INT_L.NL1END2->>IMUX_L3 INT_L_X26Y103/INT_L.WL1END2->>IMUX_L5 INT_L_X26Y103/INT_L.WL1END2->>NN2BEG3 INT_L_X26Y104/INT_L.EE2END2->>EL1BEG1 INT_L_X26Y104/INT_L.EE2END2->>ER1BEG3 INT_L_X26Y104/INT_L.EE2END2->>IMUX_L12 INT_L_X26Y104/INT_L.EE2END2->>IMUX_L13 INT_L_X26Y104/INT_L.EE2END2->>IMUX_L21 INT_L_X26Y105/INT_L.NN2END3->>EL1BEG2 INT_L_X26Y105/INT_L.NN2END3->>IMUX_L14 INT_L_X26Y105/INT_L.NN2END3->>IMUX_L22 INT_L_X26Y105/INT_L.NN2END3->>IMUX_L23 INT_L_X26Y105/INT_L.NN2END3->>IMUX_L6 INT_L_X26Y105/INT_L.NN2END3->>NW2BEG3 INT_L_X26Y90/INT_L.SS2END1->>EE2BEG1 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L11 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L12 INT_L_X26Y90/INT_L.SS2END1->>IMUX_L35 INT_L_X26Y90/INT_L.SS2END1->>WL1BEG0 INT_L_X26Y92/INT_L.SL1END1->>ER1BEG2 INT_L_X26Y92/INT_L.SL1END1->>IMUX_L35 INT_L_X26Y92/INT_L.SL1END1->>IMUX_L43 INT_L_X26Y92/INT_L.SL1END1->>SS2BEG1 INT_L_X26Y92/INT_L.SS2END0->>WL1BEG_N3 INT_L_X26Y93/INT_L.SL1END1->>ER1BEG2 INT_L_X26Y93/INT_L.SL1END1->>IMUX_L3 INT_L_X26Y93/INT_L.SL1END1->>IMUX_L35 INT_L_X26Y93/INT_L.SL1END1->>SE2BEG1 INT_L_X26Y93/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y94/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y94/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X26Y94/INT_L.SL1END1->>BYP_ALT4 INT_L_X26Y94/INT_L.SL1END1->>IMUX_L19 INT_L_X26Y94/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y94/INT_L.SL1END1->>WL1BEG0 INT_L_X26Y94/INT_L.SS2END0->>IMUX_L24 INT_L_X26Y94/INT_L.SS2END0->>SS2BEG0 INT_L_X26Y95/INT_L.SL1END1->>IMUX_L19 INT_L_X26Y95/INT_L.SL1END1->>IMUX_L34 INT_L_X26Y95/INT_L.SL1END1->>SL1BEG1 INT_L_X26Y96/INT_L.ER1END3->>EE2BEG3 INT_L_X26Y96/INT_L.SE2END0->>IMUX_L16 INT_L_X26Y96/INT_L.SE2END0->>IMUX_L33 INT_L_X26Y96/INT_L.SE2END0->>SS2BEG0 INT_L_X26Y96/INT_L.SE2END1->>SL1BEG1 INT_L_X26Y99/INT_L.EE2END3->>IMUX_L15 INT_L_X26Y99/INT_L.EE2END3->>IMUX_L22 INT_L_X26Y99/INT_L.EE2END3->>IMUX_L47 INT_L_X28Y106/INT_L.EL1END1->>ER1BEG2 INT_L_X28Y106/INT_L.EL1END1->>IMUX_L3 INT_L_X28Y89/INT_L.SL1END1->>IMUX_L35 INT_L_X28Y89/INT_L.SL1END1->>SE2BEG1 INT_L_X28Y90/INT_L.EE2END1->>SE2BEG1 INT_L_X28Y90/INT_L.EE2END1->>SL1BEG1 INT_L_X28Y93/INT_L.EL1END1->>IMUX_L33 INT_L_X28Y93/INT_L.EL1END1->>NR1BEG1 INT_L_X28Y93/INT_L.SL1END3->>ER1BEG_S0 INT_L_X28Y93/INT_L.SL1END3->>IMUX_L39 INT_L_X28Y93/INT_L.SL1END3->>IMUX_L7 INT_L_X28Y94/INT_L.NR1END1->>IMUX_L27 INT_L_X28Y94/INT_L.NR1END1->>NL1BEG0 INT_L_X28Y94/INT_L.SS2END3->>IMUX_L31 INT_L_X28Y94/INT_L.SS2END3->>SL1BEG3 INT_L_X28Y94/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y95/INT_L.NL1END0->>IMUX_L24 INT_L_X28Y95/INT_L.NL1END0->>IMUX_L40 INT_L_X28Y96/INT_L.EE2END3->>IMUX_L15 INT_L_X28Y96/INT_L.EE2END3->>SE2BEG3 INT_L_X28Y96/INT_L.EE2END3->>SS2BEG3 INT_L_X28Y98/INT_L.EL1END3->>ER1BEG_S0 INT_L_X28Y98/INT_L.EL1END3->>IMUX_L22 INT_L_X28Y98/INT_L.EL1END3->>IMUX_L38 INT_L_X30Y100/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X30Y100/INT_L.SR1END3->>IMUX_L15 INT_L_X30Y100/INT_L.SR1END3->>SR1BEG_S0 INT_L_X30Y101/INT_L.SS2END2->>IMUX_L21 INT_L_X30Y101/INT_L.SS2END2->>SR1BEG3 INT_L_X30Y101/INT_L.SS2END2->>SW2BEG2 INT_L_X30Y102/INT_L.SR1END3->>IMUX_L7 INT_L_X30Y103/INT_L.SL1END2->>IMUX_L21 INT_L_X30Y103/INT_L.SL1END2->>SR1BEG3 INT_L_X30Y103/INT_L.SL1END2->>SS2BEG2 INT_L_X30Y104/INT_L.SE2END2->>IMUX_L13 INT_L_X30Y104/INT_L.SE2END2->>SL1BEG2 INT_L_X30Y105/INT_L.ER1END3->>IMUX_L31 INT_R_X21Y102/INT_R.BYP_ALT1->>BYP1 INT_R_X21Y102/INT_R.WR1END1->>BYP_ALT1 INT_R_X21Y102/INT_R.WR1END1->>SW2BEG0 INT_R_X21Y88/INT_R.WL1END0->>IMUX10 INT_R_X21Y88/INT_R.WL1END0->>IMUX25 INT_R_X21Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y90/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X21Y90/INT_R.SL1END2->>FAN_ALT7 INT_R_X21Y90/INT_R.SL1END2->>IMUX4 INT_R_X21Y91/INT_R.SW2END2->>NL1BEG2 INT_R_X21Y91/INT_R.SW2END2->>NW2BEG3 INT_R_X21Y91/INT_R.SW2END2->>SL1BEG2 INT_R_X21Y91/INT_R.SW2END2->>WL1BEG1 INT_R_X21Y92/INT_R.NL1END2->>IMUX19 INT_R_X23Y101/INT_R.EL1END3->>SE2BEG3 INT_R_X23Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y104/INT_R.WR1END3->>BYP_ALT3 INT_R_X23Y88/INT_R.SL1END1->>IMUX10 INT_R_X23Y88/INT_R.SL1END1->>IMUX18 INT_R_X23Y88/INT_R.SL1END1->>IMUX43 INT_R_X23Y89/INT_R.SE2END1->>EL1BEG0 INT_R_X23Y89/INT_R.SE2END1->>IMUX34 INT_R_X23Y89/INT_R.SE2END1->>NR1BEG1 INT_R_X23Y89/INT_R.SE2END1->>SE2BEG1 INT_R_X23Y89/INT_R.SE2END1->>SL1BEG1 INT_R_X23Y90/INT_R.NR1END1->>IMUX43 INT_R_X23Y90/INT_R.WL1END3->>IMUX15 INT_R_X23Y91/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X23Y92/INT_R.WR1END2->>IMUX21 INT_R_X23Y92/INT_R.WR1END2->>SW2BEG1 INT_R_X23Y92/INT_R.WR1END2->>WR1BEG3 INT_R_X23Y93/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y93/INT_R.NN2END0->>BYP_ALT0 INT_R_X23Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X23Y98/INT_R.WL1END2->>BYP_ALT2 INT_R_X25Y106/INT_R.NW2END3->>IMUX21 INT_R_X25Y88/INT_R.EL1END3->>IMUX15 INT_R_X25Y88/INT_R.EL1END3->>IMUX29 INT_R_X25Y88/INT_R.EL1END3->>IMUX7 INT_R_X25Y89/INT_R.ER1END1->>IMUX26 INT_R_X25Y89/INT_R.ER1END1->>IMUX3 INT_R_X25Y89/INT_R.ER1END1->>IMUX35 INT_R_X25Y90/INT_R.WL1END0->>IMUX32 INT_R_X25Y90/INT_R.WL1END0->>WL1BEG_N3 INT_R_X25Y91/INT_R.WL1END3->>IMUX23 INT_R_X25Y91/INT_R.WL1END3->>IMUX39 INT_R_X25Y92/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X25Y94/INT_R.SL1END1->>IMUX35 INT_R_X25Y94/INT_R.WL1END0->>SW2BEG0 INT_R_X25Y95/INT_R.SS2END1->>IMUX19 INT_R_X25Y95/INT_R.SS2END1->>SL1BEG1 INT_R_X25Y96/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X25Y96/INT_R.SR1END2->>ER1BEG3 INT_R_X25Y96/INT_R.SR1END2->>IMUX21 INT_R_X25Y97/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X25Y97/INT_R.SL1END0->>FAN_ALT4 INT_R_X25Y97/INT_R.SL1END0->>SE2BEG0 INT_R_X25Y97/INT_R.SR1END1->>IMUX19 INT_R_X25Y97/INT_R.SR1END1->>IMUX36 INT_R_X25Y97/INT_R.SR1END1->>SE2BEG1 INT_R_X25Y97/INT_R.SR1END1->>SR1BEG2 INT_R_X25Y97/INT_R.SR1END1->>SS2BEG1 INT_R_X25Y97/INT_R.SR1END1->>WL1BEG0 INT_R_X25Y98/INT_R.SL1END0->>IMUX16 INT_R_X25Y98/INT_R.SL1END0->>IMUX33 INT_R_X25Y98/INT_R.SL1END0->>SL1BEG0 INT_R_X25Y98/INT_R.SL1END0->>SR1BEG1 INT_R_X25Y99/INT_R.BYP_ALT0->>BYP0 INT_R_X25Y99/INT_R.ER1END0->>BYP_ALT0 INT_R_X25Y99/INT_R.ER1END0->>EE2BEG0 INT_R_X25Y99/INT_R.ER1END0->>SL1BEG0 INT_R_X27Y100/INT_R.SL1END3->>IMUX15 INT_R_X27Y100/INT_R.SL1END3->>IMUX22 INT_R_X27Y101/INT_R.SS2END3->>IMUX38 INT_R_X27Y101/INT_R.SS2END3->>SL1BEG3 INT_R_X27Y101/INT_R.SS2END3->>WL1BEG2 INT_R_X27Y102/INT_R.EL1END1->>IMUX18 INT_R_X27Y103/INT_R.SL1END3->>IMUX14 INT_R_X27Y103/INT_R.SL1END3->>IMUX15 INT_R_X27Y103/INT_R.SL1END3->>IMUX23 INT_R_X27Y103/INT_R.SL1END3->>IMUX38 INT_R_X27Y103/INT_R.SL1END3->>IMUX7 INT_R_X27Y103/INT_R.SL1END3->>SS2BEG3 INT_R_X27Y103/INT_R.SL1END3->>WL1BEG2 INT_R_X27Y104/INT_R.EL1END1->>IMUX18 INT_R_X27Y104/INT_R.EL1END1->>IMUX19 INT_R_X27Y104/INT_R.EL1END1->>IMUX33 INT_R_X27Y104/INT_R.ER1END3->>IMUX38 INT_R_X27Y104/INT_R.ER1END3->>SL1BEG3 INT_R_X27Y105/INT_R.EL1END2->>IMUX12 INT_R_X27Y105/INT_R.EL1END2->>IMUX36 INT_R_X27Y105/INT_R.EL1END2->>NR1BEG2 INT_R_X27Y105/INT_R.ER1END_N3_3->>IMUX16 INT_R_X27Y106/INT_R.NR1END2->>EL1BEG1 INT_R_X27Y106/INT_R.NR1END2->>IMUX12 INT_R_X27Y106/INT_R.NR1END2->>IMUX13 INT_R_X27Y106/INT_R.NR1END2->>IMUX28 INT_R_X27Y106/INT_R.NR1END2->>IMUX4 INT_R_X27Y92/INT_R.ER1END2->>IMUX13 INT_R_X27Y92/INT_R.ER1END2->>NR1BEG2 INT_R_X27Y92/INT_R.SE2END1->>IMUX18 INT_R_X27Y92/INT_R.SE2END1->>IMUX35 INT_R_X27Y93/INT_R.ER1END2->>IMUX13 INT_R_X27Y93/INT_R.ER1END2->>IMUX36 INT_R_X27Y93/INT_R.NR1END2->>EL1BEG1 INT_R_X27Y93/INT_R.NR1END2->>IMUX12 INT_R_X27Y93/INT_R.NR1END2->>IMUX28 INT_R_X27Y94/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X27Y94/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X27Y94/INT_R.WL1END2->>BYP_ALT3 INT_R_X27Y94/INT_R.WL1END2->>IMUX13 INT_R_X27Y94/INT_R.WL1END2->>IMUX36 INT_R_X27Y94/INT_R.WL1END2->>IMUX44 INT_R_X27Y99/INT_R.EE2END0->>EL1BEG_N3 INT_R_X27Y99/INT_R.EE2END0->>IMUX17 INT_R_X27Y99/INT_R.EE2END0->>IMUX40 INT_R_X29Y100/INT_R.SW2END2->>IMUX21 INT_R_X29Y100/INT_R.SW2END2->>IMUX44 INT_R_X29Y105/INT_R.SL1END2->>ER1BEG3 INT_R_X29Y105/INT_R.SL1END2->>IMUX12 INT_R_X29Y105/INT_R.SL1END2->>IMUX4 INT_R_X29Y105/INT_R.SL1END2->>IMUX5 INT_R_X29Y105/INT_R.SL1END2->>SE2BEG2 INT_R_X29Y106/INT_R.ER1END2->>IMUX44 INT_R_X29Y106/INT_R.ER1END2->>SL1BEG2 INT_R_X29Y88/INT_R.SE2END1->>IMUX27 INT_R_X29Y89/INT_R.SE2END1->>IMUX2 INT_R_X29Y93/INT_R.SL1END0->>IMUX17 INT_R_X29Y93/INT_R.SL1END0->>IMUX25 INT_R_X29Y94/INT_R.ER1END0->>IMUX2 INT_R_X29Y94/INT_R.ER1END0->>SL1BEG0 INT_R_X29Y95/INT_R.SE2END3->>IMUX15 INT_R_X29Y95/INT_R.SE2END3->>IMUX6 INT_R_X29Y98/INT_R.SL1END0->>IMUX0 INT_R_X29Y98/INT_R.SL1END0->>IMUX16 INT_R_X29Y99/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 170, 

aluopra[7]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[3][7] - 
wires: BRKH_INT_X19Y99/BRKH_INT_NE2BEG1 BRKH_INT_X23Y99/BRKH_INT_SE2A2 CLBLL_R_X19Y100/CLBLL_NE2A1 CLBLL_R_X19Y97/CLBLL_WR1END1 CLBLL_R_X21Y100/CLBLL_EE4A1 CLBLL_R_X21Y97/CLBLL_EE4A0 CLBLL_R_X23Y100/CLBLL_BYP3 CLBLL_R_X23Y100/CLBLL_EE4C1 CLBLL_R_X23Y100/CLBLL_IMUX28 CLBLL_R_X23Y100/CLBLL_IMUX34 CLBLL_R_X23Y100/CLBLL_LL_C4 CLBLL_R_X23Y100/CLBLL_LL_CX CLBLL_R_X23Y100/CLBLL_L_C6 CLBLL_R_X23Y100/CLBLL_WR1END2 CLBLL_R_X23Y101/CLBLL_WR1END2 CLBLL_R_X23Y97/CLBLL_EE4C0 CLBLL_R_X23Y97/CLBLL_IMUX11 CLBLL_R_X23Y97/CLBLL_IMUX34 CLBLL_R_X23Y97/CLBLL_LL_A4 CLBLL_R_X23Y97/CLBLL_L_C6 CLBLL_R_X23Y97/CLBLL_WR1END1 CLBLL_R_X23Y99/CLBLL_SE2A2 CLBLM_L_X20Y100/CLBLM_IMUX25 CLBLM_L_X20Y100/CLBLM_IMUX41 CLBLM_L_X20Y100/CLBLM_L_B5 CLBLM_L_X20Y100/CLBLM_L_D1 CLBLM_L_X20Y100/CLBLM_NE2A1 CLBLM_L_X20Y97/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y97/CLBLM_L_AQ CLBLM_L_X20Y97/CLBLM_WR1END1 CLBLM_L_X22Y100/CLBLM_EE4A1 CLBLM_L_X22Y97/CLBLM_EE4A0 CLBLM_L_X24Y100/CLBLM_EE4C1 CLBLM_L_X24Y100/CLBLM_WR1END2 CLBLM_L_X24Y101/CLBLM_WR1END2 CLBLM_L_X24Y97/CLBLM_EE4C0 CLBLM_L_X24Y97/CLBLM_IMUX34 CLBLM_L_X24Y97/CLBLM_IMUX42 CLBLM_L_X24Y97/CLBLM_L_C6 CLBLM_L_X24Y97/CLBLM_L_D6 CLBLM_L_X24Y97/CLBLM_WR1END1 CLBLM_L_X24Y99/CLBLM_IMUX37 CLBLM_L_X24Y99/CLBLM_L_D4 CLBLM_L_X24Y99/CLBLM_SE2A2 INT_L_X20Y100/EE4BEG1 INT_L_X20Y100/IMUX_L25 INT_L_X20Y100/IMUX_L41 INT_L_X20Y100/NE2END1 INT_L_X20Y97/EE4BEG0 INT_L_X20Y97/LOGIC_OUTS_L0 INT_L_X20Y97/WR1BEG1 INT_L_X22Y100/EE4B1 INT_L_X22Y97/EE4B0 INT_L_X24Y100/EE4END1 INT_L_X24Y100/NR1BEG1 INT_L_X24Y100/WR1BEG2 INT_L_X24Y101/NR1END1 INT_L_X24Y101/WR1BEG2 INT_L_X24Y97/EE4END0 INT_L_X24Y97/FAN_ALT1 INT_L_X24Y97/FAN_BOUNCE1 INT_L_X24Y97/IMUX_L34 INT_L_X24Y97/IMUX_L42 INT_L_X24Y97/SS2END2 INT_L_X24Y97/WR1BEG1 INT_L_X24Y98/SS2A2 INT_L_X24Y99/IMUX_L37 INT_L_X24Y99/SE2END2 INT_L_X24Y99/SS2BEG2 INT_R_X19Y100/NE2A1 INT_R_X19Y97/NN2BEG1 INT_R_X19Y97/WR1END1 INT_R_X19Y98/NN2A1 INT_R_X19Y99/NE2BEG1 INT_R_X19Y99/NN2END1 INT_R_X21Y100/EE4A1 INT_R_X21Y97/EE4A0 INT_R_X23Y100/BYP3 INT_R_X23Y100/BYP_ALT3 INT_R_X23Y100/EE4C1 INT_R_X23Y100/FAN_ALT7 INT_R_X23Y100/FAN_BOUNCE7 INT_R_X23Y100/IMUX28 INT_R_X23Y100/IMUX34 INT_R_X23Y100/SE2BEG2 INT_R_X23Y100/SR1END2 INT_R_X23Y100/WR1END2 INT_R_X23Y101/SR1BEG2 INT_R_X23Y101/WR1END2 INT_R_X23Y97/EE4C0 INT_R_X23Y97/IMUX11 INT_R_X23Y97/IMUX34 INT_R_X23Y97/WR1END1 INT_R_X23Y99/SE2A2 VBRK_X60Y101/VBRK_EE4C0 VBRK_X60Y101/VBRK_WR1END1 VBRK_X60Y103/VBRK_SE2A2 VBRK_X60Y105/VBRK_EE4C1 VBRK_X60Y105/VBRK_WR1END2 VBRK_X60Y106/VBRK_WR1END2 
pips: CLBLL_R_X23Y100/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y100/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y97/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X20Y100/INT_L.NE2END1->>EE4BEG1 INT_L_X20Y100/INT_L.NE2END1->>IMUX_L25 INT_L_X20Y100/INT_L.NE2END1->>IMUX_L41 INT_L_X20Y97/INT_L.LOGIC_OUTS_L0->>EE4BEG0 INT_L_X20Y97/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X24Y100/INT_L.EE4END1->>NR1BEG1 INT_L_X24Y100/INT_L.EE4END1->>WR1BEG2 INT_L_X24Y101/INT_L.NR1END1->>WR1BEG2 INT_L_X24Y97/INT_L.EE4END0->>WR1BEG1 INT_L_X24Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y97/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X24Y97/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X24Y97/INT_L.SS2END2->>FAN_ALT1 INT_L_X24Y99/INT_L.SE2END2->>IMUX_L37 INT_L_X24Y99/INT_L.SE2END2->>SS2BEG2 INT_R_X19Y97/INT_R.WR1END1->>NN2BEG1 INT_R_X19Y99/INT_R.NN2END1->>NE2BEG1 INT_R_X23Y100/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y100/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y100/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X23Y100/INT_R.SR1END2->>BYP_ALT3 INT_R_X23Y100/INT_R.SR1END2->>SE2BEG2 INT_R_X23Y100/INT_R.WR1END2->>FAN_ALT7 INT_R_X23Y100/INT_R.WR1END2->>IMUX28 INT_R_X23Y101/INT_R.WR1END2->>SR1BEG2 INT_R_X23Y97/INT_R.WR1END1->>IMUX11 INT_R_X23Y97/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

carry20_in[15] - 
wires: CLBLL_R_X21Y100/CLBLL_WW2A2 CLBLL_R_X23Y101/CLBLL_ER1BEG3 CLBLL_R_X23Y102/CLBLL_EL1BEG1 CLBLL_R_X23Y102/CLBLL_IMUX28 CLBLL_R_X23Y102/CLBLL_IMUX34 CLBLL_R_X23Y102/CLBLL_LL_C4 CLBLL_R_X23Y102/CLBLL_L_C6 CLBLL_R_X25Y102/CLBLL_EE2A1 CLBLM_L_X20Y100/CLBLM_IMUX14 CLBLM_L_X20Y100/CLBLM_IMUX37 CLBLM_L_X20Y100/CLBLM_L_B1 CLBLM_L_X20Y100/CLBLM_L_D4 CLBLM_L_X22Y100/CLBLM_WW2A2 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y103/CLBLM_M_CQ CLBLM_L_X22Y104/CLBLM_IMUX46 CLBLM_L_X22Y104/CLBLM_L_D5 CLBLM_L_X24Y101/CLBLM_ER1BEG3 CLBLM_L_X24Y101/CLBLM_IMUX39 CLBLM_L_X24Y101/CLBLM_L_D3 CLBLM_L_X24Y102/CLBLM_EL1BEG1 CLBLM_L_X26Y102/CLBLM_EE2A1 CLBLM_L_X26Y102/CLBLM_IMUX11 CLBLM_L_X26Y102/CLBLM_M_A4 CLBLM_L_X26Y103/CLBLM_IMUX10 CLBLM_L_X26Y103/CLBLM_IMUX19 CLBLM_L_X26Y103/CLBLM_L_A4 CLBLM_L_X26Y103/CLBLM_L_B2 INT_L_X20Y100/IMUX_L14 INT_L_X20Y100/IMUX_L37 INT_L_X20Y100/WW2END2 INT_L_X22Y100/SW2END2 INT_L_X22Y100/WW2BEG2 INT_L_X22Y102/SE2A2 INT_L_X22Y103/LOGIC_OUTS_L6 INT_L_X22Y103/NN2BEG2 INT_L_X22Y103/SE2BEG2 INT_L_X22Y104/IMUX_L46 INT_L_X22Y104/NN2A2 INT_L_X22Y104/SR1END2 INT_L_X22Y105/NN2END2 INT_L_X22Y105/SR1BEG2 INT_L_X24Y101/ER1END3 INT_L_X24Y101/IMUX_L39 INT_L_X24Y102/EE2BEG1 INT_L_X24Y102/EL1END1 INT_L_X24Y102/ER1END_N3_3 INT_L_X26Y102/EE2END1 INT_L_X26Y102/IMUX_L11 INT_L_X26Y102/NR1BEG1 INT_L_X26Y103/IMUX_L10 INT_L_X26Y103/IMUX_L19 INT_L_X26Y103/NR1END1 INT_R_X21Y100/WW2A2 INT_R_X23Y100/SW2A2 INT_R_X23Y101/ER1BEG3 INT_R_X23Y101/SL1END2 INT_R_X23Y101/SW2BEG2 INT_R_X23Y102/EL1BEG1 INT_R_X23Y102/FAN_ALT7 INT_R_X23Y102/FAN_BOUNCE7 INT_R_X23Y102/IMUX28 INT_R_X23Y102/IMUX34 INT_R_X23Y102/SE2END2 INT_R_X23Y102/SL1BEG2 INT_R_X25Y102/EE2A1 VBRK_X60Y106/VBRK_ER1BEG3 VBRK_X60Y107/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y102/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X20Y100/INT_L.WW2END2->>IMUX_L14 INT_L_X20Y100/INT_L.WW2END2->>IMUX_L37 INT_L_X22Y100/INT_L.SW2END2->>WW2BEG2 INT_L_X22Y103/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X22Y103/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X22Y104/INT_L.SR1END2->>IMUX_L46 INT_L_X22Y105/INT_L.NN2END2->>SR1BEG2 INT_L_X24Y101/INT_L.ER1END3->>IMUX_L39 INT_L_X24Y102/INT_L.EL1END1->>EE2BEG1 INT_L_X26Y102/INT_L.EE2END1->>IMUX_L11 INT_L_X26Y102/INT_L.EE2END1->>NR1BEG1 INT_L_X26Y103/INT_L.NR1END1->>IMUX_L10 INT_L_X26Y103/INT_L.NR1END1->>IMUX_L19 INT_R_X23Y101/INT_R.SL1END2->>ER1BEG3 INT_R_X23Y101/INT_R.SL1END2->>SW2BEG2 INT_R_X23Y102/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y102/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X23Y102/INT_R.SE2END2->>EL1BEG1 INT_R_X23Y102/INT_R.SE2END2->>FAN_ALT7 INT_R_X23Y102/INT_R.SE2END2->>IMUX28 INT_R_X23Y102/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

regfil_reg_n_0_[1][7] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN2A1 BRKH_INT_X22Y99/BRKH_INT_NN2A1 CLBLL_R_X21Y100/CLBLL_EE2A1 CLBLL_R_X21Y100/CLBLL_ER1BEG2 CLBLL_R_X21Y100/CLBLL_WW2A0 CLBLL_R_X21Y98/CLBLL_EE2A1 CLBLL_R_X23Y97/CLBLL_EE2BEG1 CLBLL_R_X23Y97/CLBLL_ER1BEG2 CLBLL_R_X23Y97/CLBLL_IMUX2 CLBLL_R_X23Y97/CLBLL_LL_A2 CLBLL_R_X25Y98/CLBLL_IMUX43 CLBLL_R_X25Y98/CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_IMUX26 CLBLM_L_X20Y100/CLBLM_IMUX42 CLBLM_L_X20Y100/CLBLM_L_B4 CLBLM_L_X20Y100/CLBLM_L_D6 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS1 CLBLM_L_X20Y98/CLBLM_L_BQ CLBLM_L_X22Y100/CLBLM_BYP2 CLBLM_L_X22Y100/CLBLM_EE2A1 CLBLM_L_X22Y100/CLBLM_ER1BEG2 CLBLM_L_X22Y100/CLBLM_IMUX33 CLBLM_L_X22Y100/CLBLM_IMUX35 CLBLM_L_X22Y100/CLBLM_L_C1 CLBLM_L_X22Y100/CLBLM_L_CX CLBLM_L_X22Y100/CLBLM_M_C6 CLBLM_L_X22Y100/CLBLM_WW2A0 CLBLM_L_X22Y98/CLBLM_EE2A1 CLBLM_L_X22Y98/CLBLM_IMUX34 CLBLM_L_X22Y98/CLBLM_L_C6 CLBLM_L_X24Y97/CLBLM_EE2BEG1 CLBLM_L_X24Y97/CLBLM_ER1BEG2 CLBLM_L_X24Y97/CLBLM_IMUX21 CLBLM_L_X24Y97/CLBLM_IMUX37 CLBLM_L_X24Y97/CLBLM_L_C4 CLBLM_L_X24Y97/CLBLM_L_D4 INT_L_X20Y100/EE2BEG1 INT_L_X20Y100/ER1BEG1 INT_L_X20Y100/IMUX_L26 INT_L_X20Y100/IMUX_L42 INT_L_X20Y100/NN2END1 INT_L_X20Y100/WW2END0 INT_L_X20Y98/EE2BEG1 INT_L_X20Y98/LOGIC_OUTS_L1 INT_L_X20Y98/NN2BEG1 INT_L_X20Y99/NN2A1 INT_L_X22Y100/BYP_ALT2 INT_L_X22Y100/BYP_L2 INT_L_X22Y100/EE2END1 INT_L_X22Y100/ER1END2 INT_L_X22Y100/IMUX_L33 INT_L_X22Y100/IMUX_L35 INT_L_X22Y100/NN2END1 INT_L_X22Y100/WW2BEG0 INT_L_X22Y97/SE2A1 INT_L_X22Y98/EE2END1 INT_L_X22Y98/IMUX_L34 INT_L_X22Y98/NN2BEG1 INT_L_X22Y98/SE2BEG1 INT_L_X22Y99/NN2A1 INT_L_X24Y97/EE2A1 INT_L_X24Y97/ER1END2 INT_L_X24Y97/IMUX_L21 INT_L_X24Y97/IMUX_L37 INT_R_X21Y100/EE2A1 INT_R_X21Y100/ER1BEG2 INT_R_X21Y100/ER1END1 INT_R_X21Y100/WW2A0 INT_R_X21Y98/EE2A1 INT_R_X23Y97/EE2BEG1 INT_R_X23Y97/ER1BEG2 INT_R_X23Y97/IMUX2 INT_R_X23Y97/SE2END1 INT_R_X25Y97/EE2END1 INT_R_X25Y97/NR1BEG1 INT_R_X25Y98/IMUX43 INT_R_X25Y98/NR1END1 VBRK_X60Y101/VBRK_EE2BEG1 VBRK_X60Y101/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y100/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y100/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X20Y100/INT_L.NN2END1->>EE2BEG1 INT_L_X20Y100/INT_L.NN2END1->>IMUX_L26 INT_L_X20Y100/INT_L.NN2END1->>IMUX_L42 INT_L_X20Y100/INT_L.WW2END0->>ER1BEG1 INT_L_X20Y98/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X20Y98/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X22Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y100/INT_L.EE2END1->>IMUX_L35 INT_L_X22Y100/INT_L.ER1END2->>BYP_ALT2 INT_L_X22Y100/INT_L.NN2END1->>IMUX_L33 INT_L_X22Y100/INT_L.NN2END1->>WW2BEG0 INT_L_X22Y98/INT_L.EE2END1->>IMUX_L34 INT_L_X22Y98/INT_L.EE2END1->>NN2BEG1 INT_L_X22Y98/INT_L.EE2END1->>SE2BEG1 INT_L_X24Y97/INT_L.ER1END2->>IMUX_L21 INT_L_X24Y97/INT_L.ER1END2->>IMUX_L37 INT_R_X21Y100/INT_R.ER1END1->>ER1BEG2 INT_R_X23Y97/INT_R.SE2END1->>EE2BEG1 INT_R_X23Y97/INT_R.SE2END1->>ER1BEG2 INT_R_X23Y97/INT_R.SE2END1->>IMUX2 INT_R_X25Y97/INT_R.EE2END1->>NR1BEG1 INT_R_X25Y98/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

carry2[15] - 
wires: BRKH_INT_X19Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X19Y99/BRKH_INT_SW2END3 BRKH_INT_X20Y99/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X20Y99/BRKH_INT_SW2A3 CLBLL_R_X19Y100/CLBLL_ER1BEG0 CLBLL_R_X19Y99/CLBLL_SW2A3 CLBLL_R_X21Y100/CLBLL_WW2A3 CLBLL_R_X21Y102/CLBLL_SE2A3 CLBLL_R_X21Y103/CLBLL_EE4BEG3 CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS3 CLBLL_R_X21Y103/CLBLL_L_DQ CLBLL_R_X23Y100/CLBLL_EL1BEG3 CLBLL_R_X23Y103/CLBLL_EE4B3 CLBLL_R_X25Y100/CLBLL_IMUX43 CLBLL_R_X25Y100/CLBLL_LL_D6 CLBLL_R_X25Y102/CLBLL_SE2A3 CLBLM_L_X20Y100/CLBLM_ER1BEG0 CLBLM_L_X20Y100/CLBLM_IMUX16 CLBLM_L_X20Y100/CLBLM_IMUX39 CLBLM_L_X20Y100/CLBLM_L_B3 CLBLM_L_X20Y100/CLBLM_L_D3 CLBLM_L_X20Y99/CLBLM_SW2A3 CLBLM_L_X22Y100/CLBLM_WW2A3 CLBLM_L_X22Y102/CLBLM_IMUX23 CLBLM_L_X22Y102/CLBLM_IMUX31 CLBLM_L_X22Y102/CLBLM_L_C3 CLBLM_L_X22Y102/CLBLM_M_C5 CLBLM_L_X22Y102/CLBLM_SE2A3 CLBLM_L_X22Y103/CLBLM_EE4BEG3 CLBLM_L_X24Y100/CLBLM_EL1BEG3 CLBLM_L_X24Y103/CLBLM_EE4B3 CLBLM_L_X26Y102/CLBLM_IMUX7 CLBLM_L_X26Y102/CLBLM_M_A1 CLBLM_L_X26Y102/CLBLM_SE2A3 CLBLM_L_X26Y103/CLBLM_IMUX14 CLBLM_L_X26Y103/CLBLM_IMUX6 CLBLM_L_X26Y103/CLBLM_L_A1 CLBLM_L_X26Y103/CLBLM_L_B1 INT_L_X20Y100/ER1END0 INT_L_X20Y100/FAN_ALT2 INT_L_X20Y100/FAN_BOUNCE2 INT_L_X20Y100/IMUX_L16 INT_L_X20Y100/IMUX_L39 INT_L_X20Y100/SW2BEG3 INT_L_X20Y100/WW2END3 INT_L_X20Y101/WW2END_N0_3 INT_L_X20Y99/FAN_BOUNCE_S3_2 INT_L_X20Y99/SW2A3 INT_L_X22Y100/ER1BEG_S0 INT_L_X22Y100/SS2END3 INT_L_X22Y100/WW2BEG3 INT_L_X22Y101/ER1BEG0 INT_L_X22Y101/SS2A3 INT_L_X22Y101/SS2END_N0_3 INT_L_X22Y102/IMUX_L23 INT_L_X22Y102/IMUX_L31 INT_L_X22Y102/SE2END3 INT_L_X22Y102/SS2BEG3 INT_L_X22Y103/EE4A3 INT_L_X24Y100/EL1BEG2 INT_L_X24Y100/EL1END3 INT_L_X24Y103/EE4C3 INT_L_X26Y102/IMUX_L7 INT_L_X26Y102/NR1BEG3 INT_L_X26Y102/SE2END3 INT_L_X26Y103/IMUX_L14 INT_L_X26Y103/IMUX_L6 INT_L_X26Y103/NR1END3 INT_R_X19Y100/ER1BEG0 INT_R_X19Y100/SW2END_N0_3 INT_R_X19Y99/ER1BEG_S0 INT_R_X19Y99/SW2END3 INT_R_X21Y100/WW2A3 INT_R_X21Y102/SE2A3 INT_R_X21Y103/EE4BEG3 INT_R_X21Y103/LOGIC_OUTS3 INT_R_X21Y103/SE2BEG3 INT_R_X23Y100/EL1BEG3 INT_R_X23Y101/EL1BEG_N3 INT_R_X23Y101/ER1END0 INT_R_X23Y103/EE4B3 INT_R_X25Y100/EL1END2 INT_R_X25Y100/IMUX43 INT_R_X25Y102/SE2A3 INT_R_X25Y103/EE4END3 INT_R_X25Y103/SE2BEG3 VBRK_X60Y105/VBRK_EL1BEG3 VBRK_X60Y108/VBRK_EE4B3 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y100/INT_L.ER1END0->>FAN_ALT2 INT_L_X20Y100/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X20Y100/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X20Y100/INT_L.WW2END3->>IMUX_L39 INT_L_X20Y100/INT_L.WW2END3->>SW2BEG3 INT_L_X22Y100/INT_L.SS2END3->>ER1BEG_S0 INT_L_X22Y100/INT_L.SS2END3->>WW2BEG3 INT_L_X22Y102/INT_L.SE2END3->>IMUX_L23 INT_L_X22Y102/INT_L.SE2END3->>IMUX_L31 INT_L_X22Y102/INT_L.SE2END3->>SS2BEG3 INT_L_X24Y100/INT_L.EL1END3->>EL1BEG2 INT_L_X26Y102/INT_L.SE2END3->>IMUX_L7 INT_L_X26Y102/INT_L.SE2END3->>NR1BEG3 INT_L_X26Y103/INT_L.NR1END3->>IMUX_L14 INT_L_X26Y103/INT_L.NR1END3->>IMUX_L6 INT_R_X19Y99/INT_R.SW2END3->>ER1BEG_S0 INT_R_X21Y103/INT_R.LOGIC_OUTS3->>EE4BEG3 INT_R_X21Y103/INT_R.LOGIC_OUTS3->>SE2BEG3 INT_R_X23Y101/INT_R.ER1END0->>EL1BEG_N3 INT_R_X25Y100/INT_R.EL1END2->>IMUX43 INT_R_X25Y103/INT_R.EE4END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

aluopra[7]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg_n_0_[6][7] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X21Y99/BRKH_INT_NW2BEG0 CLBLL_R_X21Y99/CLBLL_LL_AQ CLBLL_R_X21Y99/CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y100/CLBLM_IMUX0 CLBLM_L_X20Y100/CLBLM_IMUX30 CLBLM_L_X20Y100/CLBLM_L_A3 CLBLM_L_X20Y100/CLBLM_L_C5 INT_L_X20Y100/IMUX_L0 INT_L_X20Y100/IMUX_L30 INT_L_X20Y100/NL1BEG_N3 INT_L_X20Y100/NW2END0 INT_L_X20Y99/NW2END_S0_0 INT_R_X21Y100/NW2A0 INT_R_X21Y99/LOGIC_OUTS4 INT_R_X21Y99/NW2BEG0 
pips: CLBLL_R_X21Y99/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X20Y100/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X20Y100/INT_L.NW2END0->>IMUX_L0 INT_L_X20Y100/INT_L.NW2END0->>NL1BEG_N3 INT_R_X21Y99/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg_n_0_[5][7] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN6A3 BRKH_INT_X21Y99/BRKH_INT_NW2BEG3 BRKH_INT_X24Y99/BRKH_INT_WL1END3 BRKH_INT_X25Y99/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X25Y99/BRKH_INT_SW2A0 BRKH_INT_X25Y99/BRKH_INT_WL1BEG3 CLBLL_R_X21Y104/CLBLL_EE2A3 CLBLL_R_X21Y97/CLBLL_IMUX15 CLBLL_R_X21Y97/CLBLL_LL_B1 CLBLL_R_X21Y97/CLBLL_WR1END3 CLBLL_R_X23Y104/CLBLL_EE2A3 CLBLL_R_X23Y97/CLBLL_EE2A2 CLBLL_R_X25Y100/CLBLL_IMUX16 CLBLL_R_X25Y100/CLBLL_L_B3 CLBLL_R_X25Y102/CLBLL_IMUX34 CLBLL_R_X25Y102/CLBLL_L_C6 CLBLL_R_X25Y103/CLBLL_BYP3 CLBLL_R_X25Y103/CLBLL_IMUX22 CLBLL_R_X25Y103/CLBLL_LL_C3 CLBLL_R_X25Y103/CLBLL_LL_CX CLBLL_R_X25Y104/CLBLL_ER1BEG0 CLBLL_R_X25Y97/CLBLL_EE2A2 CLBLL_R_X25Y98/CLBLL_BYP6 CLBLL_R_X25Y98/CLBLL_IMUX47 CLBLL_R_X25Y98/CLBLL_LL_D5 CLBLL_R_X25Y98/CLBLL_LL_DX CLBLL_R_X25Y99/CLBLL_EL1BEG0 CLBLL_R_X27Y104/CLBLL_EE2A0 CLBLL_R_X27Y97/CLBLL_EL1BEG0 CLBLL_R_X29Y103/CLBLL_IMUX33 CLBLL_R_X29Y103/CLBLL_L_C1 CLBLL_R_X29Y96/CLBLL_IMUX24 CLBLL_R_X29Y96/CLBLL_LL_B5 CLBLM_L_X20Y100/CLBLM_IMUX21 CLBLM_L_X20Y100/CLBLM_IMUX6 CLBLM_L_X20Y100/CLBLM_L_A1 CLBLM_L_X20Y100/CLBLM_L_C4 CLBLM_L_X22Y104/CLBLM_EE2A3 CLBLM_L_X22Y104/CLBLM_IMUX22 CLBLM_L_X22Y104/CLBLM_M_C3 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y97/CLBLM_M_CQ CLBLM_L_X22Y97/CLBLM_WR1END3 CLBLM_L_X24Y104/CLBLM_EE2A3 CLBLM_L_X24Y97/CLBLM_EE2A2 CLBLM_L_X24Y97/CLBLM_IMUX28 CLBLM_L_X24Y97/CLBLM_IMUX30 CLBLM_L_X24Y97/CLBLM_IMUX46 CLBLM_L_X24Y97/CLBLM_L_C5 CLBLM_L_X24Y97/CLBLM_L_D5 CLBLM_L_X24Y97/CLBLM_M_C4 CLBLM_L_X24Y99/CLBLM_BYP7 CLBLM_L_X24Y99/CLBLM_IMUX24 CLBLM_L_X24Y99/CLBLM_IMUX31 CLBLM_L_X24Y99/CLBLM_IMUX36 CLBLM_L_X24Y99/CLBLM_IMUX44 CLBLM_L_X24Y99/CLBLM_L_D2 CLBLM_L_X24Y99/CLBLM_L_DX CLBLM_L_X24Y99/CLBLM_M_B5 CLBLM_L_X24Y99/CLBLM_M_C5 CLBLM_L_X24Y99/CLBLM_M_D4 CLBLM_L_X26Y104/CLBLM_ER1BEG0 CLBLM_L_X26Y95/CLBLM_IMUX13 CLBLM_L_X26Y95/CLBLM_L_B6 CLBLM_L_X26Y97/CLBLM_EE2A2 CLBLM_L_X26Y98/CLBLM_BYP7 CLBLM_L_X26Y98/CLBLM_IMUX39 CLBLM_L_X26Y98/CLBLM_L_D3 CLBLM_L_X26Y98/CLBLM_L_DX CLBLM_L_X26Y99/CLBLM_EL1BEG0 CLBLM_L_X28Y104/CLBLM_EE2A0 CLBLM_L_X28Y97/CLBLM_EL1BEG0 INT_L_X20Y100/IMUX_L21 INT_L_X20Y100/IMUX_L6 INT_L_X20Y100/NN6B3 INT_L_X20Y100/NW2END3 INT_L_X20Y101/NN6C3 INT_L_X20Y102/NN6D3 INT_L_X20Y103/NN6E3 INT_L_X20Y104/EE2BEG3 INT_L_X20Y104/NN6END3 INT_L_X20Y98/NE2BEG3 INT_L_X20Y98/NN6BEG3 INT_L_X20Y98/NW2END3 INT_L_X20Y99/NE2A3 INT_L_X20Y99/NN6A3 INT_L_X22Y104/EE2BEG3 INT_L_X22Y104/EE2END3 INT_L_X22Y104/IMUX_L22 INT_L_X22Y97/EE2BEG2 INT_L_X22Y97/LOGIC_OUTS_L6 INT_L_X22Y97/WR1BEG3 INT_L_X24Y100/WL1END_N1_3 INT_L_X24Y103/SE2A3 INT_L_X24Y104/EE2END3 INT_L_X24Y104/SE2BEG3 INT_L_X24Y97/BYP_ALT2 INT_L_X24Y97/BYP_BOUNCE2 INT_L_X24Y97/EE2BEG2 INT_L_X24Y97/EE2END2 INT_L_X24Y97/IMUX_L28 INT_L_X24Y97/IMUX_L30 INT_L_X24Y97/IMUX_L46 INT_L_X24Y97/NN2BEG2 INT_L_X24Y98/BYP_BOUNCE_N3_2 INT_L_X24Y98/NN2A2 INT_L_X24Y99/BYP_ALT7 INT_L_X24Y99/BYP_L7 INT_L_X24Y99/EL1BEG1 INT_L_X24Y99/IMUX_L24 INT_L_X24Y99/IMUX_L31 INT_L_X24Y99/IMUX_L36 INT_L_X24Y99/IMUX_L44 INT_L_X24Y99/NN2END2 INT_L_X24Y99/SW2END0 INT_L_X24Y99/WL1END3 INT_L_X26Y104/EE2BEG0 INT_L_X26Y104/ER1END0 INT_L_X26Y95/IMUX_L13 INT_L_X26Y95/SS2END2 INT_L_X26Y96/SS2A2 INT_L_X26Y97/EE2END2 INT_L_X26Y97/EL1BEG1 INT_L_X26Y97/SS2BEG2 INT_L_X26Y98/BYP_ALT7 INT_L_X26Y98/BYP_L7 INT_L_X26Y98/EL1END_S3_0 INT_L_X26Y98/IMUX_L39 INT_L_X26Y99/EL1END0 INT_L_X28Y103/SE2A0 INT_L_X28Y104/EE2END0 INT_L_X28Y104/SE2BEG0 INT_L_X28Y96/EL1END_S3_0 INT_L_X28Y96/SE2A0 INT_L_X28Y97/EL1END0 INT_L_X28Y97/SE2BEG0 INT_R_X21Y100/NW2A3 INT_R_X21Y104/EE2A3 INT_R_X21Y97/IMUX15 INT_R_X21Y97/NW2BEG3 INT_R_X21Y97/WR1END3 INT_R_X21Y98/NW2A3 INT_R_X21Y99/NE2END3 INT_R_X21Y99/NW2BEG3 INT_R_X23Y104/EE2A3 INT_R_X23Y97/EE2A2 INT_R_X25Y100/FAN_ALT2 INT_R_X25Y100/FAN_BOUNCE2 INT_R_X25Y100/IMUX16 INT_R_X25Y100/SS2END0 INT_R_X25Y100/SW2BEG0 INT_R_X25Y100/WL1BEG_N3 INT_R_X25Y101/SS2A0 INT_R_X25Y102/IMUX34 INT_R_X25Y102/SL1END3 INT_R_X25Y102/SR1BEG_S0 INT_R_X25Y102/SS2BEG0 INT_R_X25Y103/BYP3 INT_R_X25Y103/BYP_ALT3 INT_R_X25Y103/ER1BEG_S0 INT_R_X25Y103/FAN_ALT3 INT_R_X25Y103/FAN_BOUNCE3 INT_R_X25Y103/IMUX22 INT_R_X25Y103/SE2END3 INT_R_X25Y103/SL1BEG3 INT_R_X25Y104/ER1BEG0 INT_R_X25Y97/EE2A2 INT_R_X25Y98/BYP6 INT_R_X25Y98/BYP_ALT6 INT_R_X25Y98/FAN_BOUNCE_S3_0 INT_R_X25Y98/FAN_BOUNCE_S3_6 INT_R_X25Y98/IMUX47 INT_R_X25Y99/EL1BEG0 INT_R_X25Y99/EL1END1 INT_R_X25Y99/FAN_ALT0 INT_R_X25Y99/FAN_ALT6 INT_R_X25Y99/FAN_BOUNCE0 INT_R_X25Y99/FAN_BOUNCE6 INT_R_X25Y99/FAN_BOUNCE_S3_2 INT_R_X25Y99/SW2A0 INT_R_X25Y99/WL1BEG3 INT_R_X27Y104/EE2A0 INT_R_X27Y97/EL1BEG0 INT_R_X27Y97/EL1END1 INT_R_X29Y103/IMUX33 INT_R_X29Y103/SE2END0 INT_R_X29Y96/IMUX24 INT_R_X29Y96/SE2END0 VBRK_X60Y101/VBRK_EE2A2 VBRK_X60Y109/VBRK_EE2A3 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y102/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y103/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X25Y103/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y98/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y97/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y99/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y98/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X20Y100/INT_L.NW2END3->>IMUX_L21 INT_L_X20Y100/INT_L.NW2END3->>IMUX_L6 INT_L_X20Y104/INT_L.NN6END3->>EE2BEG3 INT_L_X20Y98/INT_L.NW2END3->>NE2BEG3 INT_L_X20Y98/INT_L.NW2END3->>NN6BEG3 INT_L_X22Y104/INT_L.EE2END3->>EE2BEG3 INT_L_X22Y104/INT_L.EE2END3->>IMUX_L22 INT_L_X22Y97/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X22Y97/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_L_X24Y104/INT_L.EE2END3->>SE2BEG3 INT_L_X24Y97/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X24Y97/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X24Y97/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X24Y97/INT_L.EE2END2->>BYP_ALT2 INT_L_X24Y97/INT_L.EE2END2->>EE2BEG2 INT_L_X24Y97/INT_L.EE2END2->>IMUX_L28 INT_L_X24Y97/INT_L.EE2END2->>NN2BEG2 INT_L_X24Y99/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y99/INT_L.NN2END2->>EL1BEG1 INT_L_X24Y99/INT_L.NN2END2->>IMUX_L36 INT_L_X24Y99/INT_L.NN2END2->>IMUX_L44 INT_L_X24Y99/INT_L.SW2END0->>IMUX_L24 INT_L_X24Y99/INT_L.WL1END3->>BYP_ALT7 INT_L_X24Y99/INT_L.WL1END3->>IMUX_L31 INT_L_X26Y104/INT_L.ER1END0->>EE2BEG0 INT_L_X26Y95/INT_L.SS2END2->>IMUX_L13 INT_L_X26Y97/INT_L.EE2END2->>EL1BEG1 INT_L_X26Y97/INT_L.EE2END2->>SS2BEG2 INT_L_X26Y98/INT_L.BYP_ALT7->>BYP_L7 INT_L_X26Y98/INT_L.EL1END_S3_0->>BYP_ALT7 INT_L_X26Y98/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X28Y104/INT_L.EE2END0->>SE2BEG0 INT_L_X28Y97/INT_L.EL1END0->>SE2BEG0 INT_R_X21Y97/INT_R.WR1END3->>IMUX15 INT_R_X21Y97/INT_R.WR1END3->>NW2BEG3 INT_R_X21Y99/INT_R.NE2END3->>NW2BEG3 INT_R_X25Y100/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y100/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X25Y100/INT_R.SS2END0->>FAN_ALT2 INT_R_X25Y100/INT_R.SS2END0->>SW2BEG0 INT_R_X25Y100/INT_R.SS2END0->>WL1BEG_N3 INT_R_X25Y102/INT_R.SL1END3->>SR1BEG_S0 INT_R_X25Y102/INT_R.SR1BEG_S0->>IMUX34 INT_R_X25Y102/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X25Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y103/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y103/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X25Y103/INT_R.SE2END3->>ER1BEG_S0 INT_R_X25Y103/INT_R.SE2END3->>FAN_ALT3 INT_R_X25Y103/INT_R.SE2END3->>IMUX22 INT_R_X25Y103/INT_R.SE2END3->>SL1BEG3 INT_R_X25Y98/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y98/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X25Y98/INT_R.FAN_BOUNCE_S3_6->>IMUX47 INT_R_X25Y99/INT_R.EL1END1->>EL1BEG0 INT_R_X25Y99/INT_R.EL1END1->>FAN_ALT6 INT_R_X25Y99/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X25Y99/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X25Y99/INT_R.FAN_BOUNCE6->>FAN_ALT0 INT_R_X27Y97/INT_R.EL1END1->>EL1BEG0 INT_R_X29Y103/INT_R.SE2END0->>IMUX33 INT_R_X29Y96/INT_R.SE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

carry3[15] - 
wires: BRKH_INT_X23Y99/BRKH_INT_SS6D1 BRKH_INT_X25Y99/BRKH_INT_SW2END3 BRKH_INT_X26Y99/BRKH_INT_SE2A3 BRKH_INT_X26Y99/BRKH_INT_SW2A3 BRKH_INT_X27Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X28Y99/BRKH_INT_SE2A0 CLBLL_R_X21Y101/CLBLL_WW4C3 CLBLL_R_X23Y101/CLBLL_WW4A3 CLBLL_R_X23Y103/CLBLL_IMUX2 CLBLL_R_X23Y103/CLBLL_LL_A2 CLBLL_R_X23Y104/CLBLL_EE2BEG1 CLBLL_R_X23Y98/CLBLL_IMUX18 CLBLL_R_X23Y98/CLBLL_LL_B2 CLBLL_R_X25Y100/CLBLL_BYP6 CLBLL_R_X25Y100/CLBLL_IMUX44 CLBLL_R_X25Y100/CLBLL_LL_D4 CLBLL_R_X25Y100/CLBLL_LL_DX CLBLL_R_X25Y100/CLBLL_WL1END2 CLBLL_R_X25Y101/CLBLL_WW2A2 CLBLL_R_X25Y104/CLBLL_ER1BEG2 CLBLL_R_X25Y104/CLBLL_IMUX34 CLBLL_R_X25Y104/CLBLL_L_C6 CLBLL_R_X25Y105/CLBLL_IMUX35 CLBLL_R_X25Y105/CLBLL_LL_C6 CLBLL_R_X25Y105/CLBLL_NE4C3 CLBLL_R_X25Y99/CLBLL_SW2A3 CLBLL_R_X27Y100/CLBLL_ER1BEG0 CLBLL_R_X27Y101/CLBLL_SE4C3 CLBLL_R_X27Y105/CLBLL_IMUX15 CLBLL_R_X27Y105/CLBLL_LL_B1 CLBLL_R_X27Y106/CLBLL_IMUX22 CLBLL_R_X27Y106/CLBLL_IMUX45 CLBLL_R_X27Y106/CLBLL_LL_C3 CLBLL_R_X27Y106/CLBLL_LL_D2 CLBLL_R_X29Y102/CLBLL_IMUX25 CLBLL_R_X29Y102/CLBLL_L_B5 CLBLL_R_X29Y99/CLBLL_IMUX25 CLBLL_R_X29Y99/CLBLL_L_B5 CLBLM_L_X20Y100/CLBLM_IMUX33 CLBLM_L_X20Y100/CLBLM_IMUX9 CLBLM_L_X20Y100/CLBLM_L_A5 CLBLM_L_X20Y100/CLBLM_L_C1 CLBLM_L_X22Y101/CLBLM_WW4C3 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS1 CLBLM_L_X22Y104/CLBLM_L_BQ CLBLM_L_X24Y101/CLBLM_BYP7 CLBLM_L_X24Y101/CLBLM_IMUX37 CLBLM_L_X24Y101/CLBLM_L_D4 CLBLM_L_X24Y101/CLBLM_L_DX CLBLM_L_X24Y101/CLBLM_WW4A3 CLBLM_L_X24Y104/CLBLM_EE2BEG1 CLBLM_L_X26Y100/CLBLM_BYP7 CLBLM_L_X26Y100/CLBLM_IMUX36 CLBLM_L_X26Y100/CLBLM_L_D2 CLBLM_L_X26Y100/CLBLM_L_DX CLBLM_L_X26Y100/CLBLM_WL1END2 CLBLM_L_X26Y101/CLBLM_WW2A2 CLBLM_L_X26Y103/CLBLM_IMUX13 CLBLM_L_X26Y103/CLBLM_IMUX3 CLBLM_L_X26Y103/CLBLM_L_A2 CLBLM_L_X26Y103/CLBLM_L_B6 CLBLM_L_X26Y104/CLBLM_ER1BEG2 CLBLM_L_X26Y104/CLBLM_IMUX9 CLBLM_L_X26Y104/CLBLM_L_A5 CLBLM_L_X26Y105/CLBLM_NE4C3 CLBLM_L_X26Y99/CLBLM_SW2A3 CLBLM_L_X28Y100/CLBLM_ER1BEG0 CLBLM_L_X28Y101/CLBLM_SE4C3 INT_L_X20Y100/IMUX_L33 INT_L_X20Y100/IMUX_L9 INT_L_X20Y100/SR1BEG_S0 INT_L_X20Y100/SR1END3 INT_L_X20Y101/SR1BEG3 INT_L_X20Y101/SR1END_N3_3 INT_L_X20Y101/WW4END3 INT_L_X22Y101/WW4B3 INT_L_X22Y103/SE2A1 INT_L_X22Y104/LOGIC_OUTS_L1 INT_L_X22Y104/SE2BEG1 INT_L_X24Y101/BYP_ALT6 INT_L_X24Y101/BYP_ALT7 INT_L_X24Y101/BYP_BOUNCE6 INT_L_X24Y101/BYP_L7 INT_L_X24Y101/IMUX_L37 INT_L_X24Y101/NE6BEG3 INT_L_X24Y101/WW2END2 INT_L_X24Y101/WW4BEG3 INT_L_X24Y102/BYP_BOUNCE_N3_6 INT_L_X24Y104/EE2A1 INT_L_X26Y100/BYP_ALT7 INT_L_X26Y100/BYP_L7 INT_L_X26Y100/IMUX_L36 INT_L_X26Y100/SE2BEG3 INT_L_X26Y100/SR1END3 INT_L_X26Y100/SS2END2 INT_L_X26Y100/SW2BEG3 INT_L_X26Y100/WL1BEG2 INT_L_X26Y101/SL1END2 INT_L_X26Y101/SR1BEG3 INT_L_X26Y101/SR1END_N3_3 INT_L_X26Y101/SS2A2 INT_L_X26Y101/WW2BEG2 INT_L_X26Y102/SL1BEG2 INT_L_X26Y102/SL1END2 INT_L_X26Y102/SS2BEG2 INT_L_X26Y103/BYP_ALT3 INT_L_X26Y103/BYP_BOUNCE3 INT_L_X26Y103/FAN_ALT3 INT_L_X26Y103/FAN_BOUNCE3 INT_L_X26Y103/IMUX_L13 INT_L_X26Y103/IMUX_L3 INT_L_X26Y103/SL1BEG2 INT_L_X26Y103/SL1END2 INT_L_X26Y104/BYP_BOUNCE_N3_3 INT_L_X26Y104/ER1END2 INT_L_X26Y104/IMUX_L9 INT_L_X26Y104/SL1BEG2 INT_L_X26Y105/NE2BEG3 INT_L_X26Y105/NE6END3 INT_L_X26Y105/SE6BEG3 INT_L_X26Y106/NE2A3 INT_L_X26Y99/SE2A3 INT_L_X26Y99/SW2A3 INT_L_X28Y100/ER1END0 INT_L_X28Y100/SE2BEG0 INT_L_X28Y101/ER1BEG_S0 INT_L_X28Y101/SE6END3 INT_L_X28Y102/ER1BEG0 INT_L_X28Y99/SE2A0 INT_R_X21Y101/WW4C3 INT_R_X23Y100/SS6C1 INT_R_X23Y101/SS6B1 INT_R_X23Y101/WW4A3 INT_R_X23Y102/SS6A1 INT_R_X23Y103/IMUX2 INT_R_X23Y103/NR1BEG1 INT_R_X23Y103/SE2END1 INT_R_X23Y103/SS6BEG1 INT_R_X23Y104/EE2BEG1 INT_R_X23Y104/NR1END1 INT_R_X23Y97/NR1BEG1 INT_R_X23Y97/SS6END1 INT_R_X23Y98/IMUX18 INT_R_X23Y98/NR1END1 INT_R_X23Y98/SS6E1 INT_R_X23Y99/SS6D1 INT_R_X25Y100/BYP6 INT_R_X25Y100/BYP_ALT6 INT_R_X25Y100/IMUX44 INT_R_X25Y100/NL1BEG_N3 INT_R_X25Y100/SW2END_N0_3 INT_R_X25Y100/WL1END2 INT_R_X25Y101/NE6A3 INT_R_X25Y101/WW2A2 INT_R_X25Y102/NE6B3 INT_R_X25Y103/NE6C3 INT_R_X25Y104/EE2END1 INT_R_X25Y104/ER1BEG2 INT_R_X25Y104/IMUX34 INT_R_X25Y104/NE6D3 INT_R_X25Y104/NR1BEG1 INT_R_X25Y105/IMUX35 INT_R_X25Y105/NE6E3 INT_R_X25Y105/NR1END1 INT_R_X25Y99/SW2END3 INT_R_X27Y100/ER1BEG0 INT_R_X27Y101/SE6E3 INT_R_X27Y102/SE6D3 INT_R_X27Y103/SE6C3 INT_R_X27Y104/SE6B3 INT_R_X27Y105/IMUX15 INT_R_X27Y105/SE6A3 INT_R_X27Y105/SL1END3 INT_R_X27Y106/IMUX22 INT_R_X27Y106/IMUX45 INT_R_X27Y106/NE2END3 INT_R_X27Y106/SL1BEG3 INT_R_X27Y99/ER1BEG_S0 INT_R_X27Y99/SE2END3 INT_R_X29Y102/ER1END0 INT_R_X29Y102/IMUX25 INT_R_X29Y99/IMUX25 INT_R_X29Y99/SE2END0 VBRK_X60Y106/VBRK_WW4A3 VBRK_X60Y109/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y100/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y104/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y101/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X20Y100/INT_L.SR1BEG_S0->>IMUX_L33 INT_L_X20Y100/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X20Y100/INT_L.SR1END3->>SR1BEG_S0 INT_L_X20Y101/INT_L.WW4END3->>SR1BEG3 INT_L_X22Y104/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_L_X24Y101/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y101/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y101/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y101/INT_L.WW2END2->>BYP_ALT6 INT_L_X24Y101/INT_L.WW2END2->>IMUX_L37 INT_L_X24Y101/INT_L.WW2END2->>NE6BEG3 INT_L_X24Y101/INT_L.WW2END2->>WW4BEG3 INT_L_X26Y100/INT_L.BYP_ALT7->>BYP_L7 INT_L_X26Y100/INT_L.SR1END3->>BYP_ALT7 INT_L_X26Y100/INT_L.SR1END3->>SE2BEG3 INT_L_X26Y100/INT_L.SR1END3->>SW2BEG3 INT_L_X26Y100/INT_L.SR1END3->>WL1BEG2 INT_L_X26Y100/INT_L.SS2END2->>IMUX_L36 INT_L_X26Y101/INT_L.SL1END2->>SR1BEG3 INT_L_X26Y101/INT_L.SL1END2->>WW2BEG2 INT_L_X26Y102/INT_L.SL1END2->>SL1BEG2 INT_L_X26Y102/INT_L.SL1END2->>SS2BEG2 INT_L_X26Y103/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X26Y103/INT_L.BYP_BOUNCE3->>FAN_ALT3 INT_L_X26Y103/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y103/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X26Y103/INT_L.SL1END2->>BYP_ALT3 INT_L_X26Y103/INT_L.SL1END2->>IMUX_L13 INT_L_X26Y103/INT_L.SL1END2->>SL1BEG2 INT_L_X26Y104/INT_L.BYP_BOUNCE_N3_3->>IMUX_L9 INT_L_X26Y104/INT_L.ER1END2->>SL1BEG2 INT_L_X26Y105/INT_L.NE6END3->>NE2BEG3 INT_L_X26Y105/INT_L.NE6END3->>SE6BEG3 INT_L_X28Y100/INT_L.ER1END0->>SE2BEG0 INT_L_X28Y101/INT_L.SE6END3->>ER1BEG_S0 INT_R_X23Y103/INT_R.SE2END1->>IMUX2 INT_R_X23Y103/INT_R.SE2END1->>NR1BEG1 INT_R_X23Y103/INT_R.SE2END1->>SS6BEG1 INT_R_X23Y104/INT_R.NR1END1->>EE2BEG1 INT_R_X23Y97/INT_R.SS6END1->>NR1BEG1 INT_R_X23Y98/INT_R.NR1END1->>IMUX18 INT_R_X25Y100/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y100/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X25Y100/INT_R.SW2END_N0_3->>NL1BEG_N3 INT_R_X25Y100/INT_R.WL1END2->>IMUX44 INT_R_X25Y104/INT_R.EE2END1->>ER1BEG2 INT_R_X25Y104/INT_R.EE2END1->>IMUX34 INT_R_X25Y104/INT_R.EE2END1->>NR1BEG1 INT_R_X25Y105/INT_R.NR1END1->>IMUX35 INT_R_X27Y105/INT_R.SL1END3->>IMUX15 INT_R_X27Y106/INT_R.NE2END3->>IMUX22 INT_R_X27Y106/INT_R.NE2END3->>IMUX45 INT_R_X27Y106/INT_R.NE2END3->>SL1BEG3 INT_R_X27Y99/INT_R.SE2END3->>ER1BEG_S0 INT_R_X29Y102/INT_R.ER1END0->>IMUX25 INT_R_X29Y99/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

p_0_in[2] - 
wires: BRKH_INT_X24Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X24Y99/BRKH_INT_SS2END3 BRKH_INT_X24Y99/BRKH_INT_SS2END_N0_3 BRKH_INT_X29Y99/BRKH_INT_NN2A1 BRKH_INT_X30Y99/BRKH_INT_EL1END_S3_0 CLBLL_R_X19Y101/CLBLL_IMUX17 CLBLL_R_X19Y101/CLBLL_IMUX30 CLBLL_R_X19Y101/CLBLL_LL_B3 CLBLL_R_X19Y101/CLBLL_L_C5 CLBLL_R_X19Y102/CLBLL_IMUX34 CLBLL_R_X19Y102/CLBLL_L_C6 CLBLL_R_X19Y102/CLBLL_WL1END1 CLBLL_R_X21Y100/CLBLL_IMUX32 CLBLL_R_X21Y100/CLBLL_LL_C1 CLBLL_R_X21Y101/CLBLL_BYP1 CLBLL_R_X21Y101/CLBLL_LL_AX CLBLL_R_X21Y101/CLBLL_WW4C0 CLBLL_R_X21Y102/CLBLL_WL1END3 CLBLL_R_X21Y88/CLBLL_IMUX14 CLBLL_R_X21Y88/CLBLL_L_B1 CLBLL_R_X21Y88/CLBLL_WL1END2 CLBLL_R_X21Y90/CLBLL_IMUX1 CLBLL_R_X21Y90/CLBLL_IMUX17 CLBLL_R_X21Y90/CLBLL_IMUX30 CLBLL_R_X21Y90/CLBLL_IMUX32 CLBLL_R_X21Y90/CLBLL_IMUX9 CLBLL_R_X21Y90/CLBLL_LL_A3 CLBLL_R_X21Y90/CLBLL_LL_B3 CLBLL_R_X21Y90/CLBLL_LL_C1 CLBLL_R_X21Y90/CLBLL_L_A5 CLBLL_R_X21Y90/CLBLL_L_C5 CLBLL_R_X21Y90/CLBLL_WL1END0 CLBLL_R_X21Y90/CLBLL_WR1END3 CLBLL_R_X21Y93/CLBLL_IMUX28 CLBLL_R_X21Y93/CLBLL_LL_C4 CLBLL_R_X21Y95/CLBLL_WW2END0 CLBLL_R_X21Y97/CLBLL_IMUX33 CLBLL_R_X21Y97/CLBLL_L_C1 CLBLL_R_X23Y101/CLBLL_WW4A0 CLBLL_R_X23Y104/CLBLL_BYP1 CLBLL_R_X23Y104/CLBLL_EL1BEG3 CLBLL_R_X23Y104/CLBLL_LL_AX CLBLL_R_X23Y104/CLBLL_SE2A1 CLBLL_R_X23Y104/CLBLL_WL1END0 CLBLL_R_X23Y105/CLBLL_IMUX25 CLBLL_R_X23Y105/CLBLL_IMUX3 CLBLL_R_X23Y105/CLBLL_L_A2 CLBLL_R_X23Y105/CLBLL_L_B5 CLBLL_R_X23Y106/CLBLL_EE2BEG1 CLBLL_R_X23Y88/CLBLL_IMUX30 CLBLL_R_X23Y88/CLBLL_IMUX47 CLBLL_R_X23Y88/CLBLL_LL_D5 CLBLL_R_X23Y88/CLBLL_L_C5 CLBLL_R_X23Y89/CLBLL_IMUX23 CLBLL_R_X23Y89/CLBLL_IMUX25 CLBLL_R_X23Y89/CLBLL_L_B5 CLBLL_R_X23Y89/CLBLL_L_C3 CLBLL_R_X23Y90/CLBLL_IMUX45 CLBLL_R_X23Y90/CLBLL_LL_D2 CLBLL_R_X23Y90/CLBLL_WL1END2 CLBLL_R_X23Y92/CLBLL_IMUX23 CLBLL_R_X23Y92/CLBLL_L_C3 CLBLL_R_X23Y92/CLBLL_WR1END3 CLBLL_R_X23Y93/CLBLL_WL1END0 CLBLL_R_X23Y94/CLBLL_BYP0 CLBLL_R_X23Y94/CLBLL_L_AX CLBLL_R_X23Y95/CLBLL_IMUX9 CLBLL_R_X23Y95/CLBLL_L_A5 CLBLL_R_X23Y95/CLBLL_WW2END0 CLBLL_R_X23Y96/CLBLL_BYP1 CLBLL_R_X23Y96/CLBLL_LL_AX CLBLL_R_X23Y96/CLBLL_WR1END1 CLBLL_R_X23Y98/CLBLL_BYP0 CLBLL_R_X23Y98/CLBLL_IMUX24 CLBLL_R_X23Y98/CLBLL_LL_B5 CLBLL_R_X23Y98/CLBLL_L_AX CLBLL_R_X23Y98/CLBLL_NW2A0 CLBLL_R_X25Y100/CLBLL_EE2BEG0 CLBLL_R_X25Y100/CLBLL_IMUX25 CLBLL_R_X25Y100/CLBLL_IMUX33 CLBLL_R_X25Y100/CLBLL_L_B5 CLBLL_R_X25Y100/CLBLL_L_C1 CLBLL_R_X25Y100/CLBLL_WW2A3 CLBLL_R_X25Y104/CLBLL_EE2A3 CLBLL_R_X25Y105/CLBLL_SE2A1 CLBLL_R_X25Y106/CLBLL_IMUX27 CLBLL_R_X25Y106/CLBLL_LL_B4 CLBLL_R_X25Y88/CLBLL_IMUX22 CLBLL_R_X25Y88/CLBLL_LL_C3 CLBLL_R_X25Y89/CLBLL_ER1BEG1 CLBLL_R_X25Y89/CLBLL_IMUX1 CLBLL_R_X25Y89/CLBLL_IMUX32 CLBLL_R_X25Y89/CLBLL_IMUX9 CLBLL_R_X25Y89/CLBLL_LL_A3 CLBLL_R_X25Y89/CLBLL_LL_C1 CLBLL_R_X25Y89/CLBLL_L_A5 CLBLL_R_X25Y90/CLBLL_IMUX28 CLBLL_R_X25Y90/CLBLL_LL_C4 CLBLL_R_X25Y91/CLBLL_IMUX1 CLBLL_R_X25Y91/CLBLL_IMUX24 CLBLL_R_X25Y91/CLBLL_LL_A3 CLBLL_R_X25Y91/CLBLL_LL_B5 CLBLL_R_X25Y91/CLBLL_WL1END0 CLBLL_R_X25Y92/CLBLL_SE2A2 CLBLL_R_X25Y92/CLBLL_WW2A1 CLBLL_R_X25Y93/CLBLL_IMUX22 CLBLL_R_X25Y93/CLBLL_IMUX37 CLBLL_R_X25Y93/CLBLL_LL_C3 CLBLL_R_X25Y93/CLBLL_L_D4 CLBLL_R_X25Y94/CLBLL_IMUX20 CLBLL_R_X25Y94/CLBLL_IMUX36 CLBLL_R_X25Y94/CLBLL_L_C2 CLBLL_R_X25Y94/CLBLL_L_D2 CLBLL_R_X25Y95/CLBLL_IMUX39 CLBLL_R_X25Y95/CLBLL_IMUX8 CLBLL_R_X25Y95/CLBLL_LL_A5 CLBLL_R_X25Y95/CLBLL_L_D3 CLBLL_R_X25Y96/CLBLL_ER1BEG1 CLBLL_R_X25Y96/CLBLL_IMUX18 CLBLL_R_X25Y96/CLBLL_IMUX2 CLBLL_R_X25Y96/CLBLL_IMUX26 CLBLL_R_X25Y96/CLBLL_IMUX31 CLBLL_R_X25Y96/CLBLL_LL_A2 CLBLL_R_X25Y96/CLBLL_LL_B2 CLBLL_R_X25Y96/CLBLL_LL_C5 CLBLL_R_X25Y96/CLBLL_L_B4 CLBLL_R_X25Y98/CLBLL_IMUX39 CLBLL_R_X25Y98/CLBLL_IMUX6 CLBLL_R_X25Y98/CLBLL_L_A1 CLBLL_R_X25Y98/CLBLL_L_D3 CLBLL_R_X27Y100/CLBLL_EE2BEG0 CLBLL_R_X27Y100/CLBLL_IMUX24 CLBLL_R_X27Y100/CLBLL_IMUX32 CLBLL_R_X27Y100/CLBLL_LL_B5 CLBLL_R_X27Y100/CLBLL_LL_C1 CLBLL_R_X27Y103/CLBLL_IMUX1 CLBLL_R_X27Y103/CLBLL_IMUX18 CLBLL_R_X27Y103/CLBLL_IMUX25 CLBLL_R_X27Y103/CLBLL_IMUX30 CLBLL_R_X27Y103/CLBLL_LL_A3 CLBLL_R_X27Y103/CLBLL_LL_B2 CLBLL_R_X27Y103/CLBLL_L_B5 CLBLL_R_X27Y103/CLBLL_L_C5 CLBLL_R_X27Y104/CLBLL_IMUX13 CLBLL_R_X27Y104/CLBLL_IMUX20 CLBLL_R_X27Y104/CLBLL_L_B6 CLBLL_R_X27Y104/CLBLL_L_C2 CLBLL_R_X27Y106/CLBLL_EE2BEG1 CLBLL_R_X27Y106/CLBLL_IMUX11 CLBLL_R_X27Y106/CLBLL_IMUX18 CLBLL_R_X27Y106/CLBLL_IMUX26 CLBLL_R_X27Y106/CLBLL_IMUX35 CLBLL_R_X27Y106/CLBLL_LL_A4 CLBLL_R_X27Y106/CLBLL_LL_B2 CLBLL_R_X27Y106/CLBLL_LL_C6 CLBLL_R_X27Y106/CLBLL_L_B4 CLBLL_R_X27Y89/CLBLL_EE2A1 CLBLL_R_X27Y92/CLBLL_IMUX22 CLBLL_R_X27Y92/CLBLL_IMUX27 CLBLL_R_X27Y92/CLBLL_LL_B4 CLBLL_R_X27Y92/CLBLL_LL_C3 CLBLL_R_X27Y93/CLBLL_IMUX27 CLBLL_R_X27Y93/CLBLL_IMUX35 CLBLL_R_X27Y93/CLBLL_LL_B4 CLBLL_R_X27Y93/CLBLL_LL_C6 CLBLL_R_X27Y93/CLBLL_WL1END1 CLBLL_R_X27Y96/CLBLL_EE2A1 CLBLL_R_X29Y100/CLBLL_EL1BEG0 CLBLL_R_X29Y100/CLBLL_IMUX33 CLBLL_R_X29Y100/CLBLL_IMUX40 CLBLL_R_X29Y100/CLBLL_LL_D1 CLBLL_R_X29Y100/CLBLL_L_C1 CLBLL_R_X29Y101/CLBLL_NE2A1 CLBLL_R_X29Y105/CLBLL_IMUX10 CLBLL_R_X29Y105/CLBLL_IMUX2 CLBLL_R_X29Y105/CLBLL_IMUX24 CLBLL_R_X29Y105/CLBLL_LL_A2 CLBLL_R_X29Y105/CLBLL_LL_B5 CLBLL_R_X29Y105/CLBLL_L_A4 CLBLL_R_X29Y105/CLBLL_SE2A1 CLBLL_R_X29Y105/CLBLL_WL1END0 CLBLL_R_X29Y106/CLBLL_IMUX43 CLBLL_R_X29Y106/CLBLL_LL_D6 CLBLL_R_X29Y88/CLBLL_IMUX24 CLBLL_R_X29Y88/CLBLL_LL_B5 CLBLL_R_X29Y89/CLBLL_IMUX1 CLBLL_R_X29Y89/CLBLL_LL_A3 CLBLL_R_X29Y93/CLBLL_IMUX12 CLBLL_R_X29Y93/CLBLL_LL_B6 CLBLL_R_X29Y94/CLBLL_IMUX11 CLBLL_R_X29Y94/CLBLL_LL_A4 CLBLL_R_X29Y95/CLBLL_IMUX10 CLBLL_R_X29Y95/CLBLL_IMUX18 CLBLL_R_X29Y95/CLBLL_LL_B2 CLBLL_R_X29Y95/CLBLL_L_A4 CLBLL_R_X29Y98/CLBLL_IMUX10 CLBLL_R_X29Y98/CLBLL_IMUX25 CLBLL_R_X29Y98/CLBLL_L_A4 CLBLL_R_X29Y98/CLBLL_L_B5 CLBLM_L_X20Y100/CLBLM_BYP0 CLBLM_L_X20Y100/CLBLM_L_AX CLBLM_L_X20Y101/CLBLM_IMUX23 CLBLM_L_X20Y101/CLBLM_L_C3 CLBLM_L_X20Y102/CLBLM_IMUX22 CLBLM_L_X20Y102/CLBLM_M_C3 CLBLM_L_X20Y102/CLBLM_WL1END1 CLBLM_L_X20Y90/CLBLM_IMUX26 CLBLM_L_X20Y90/CLBLM_IMUX42 CLBLM_L_X20Y90/CLBLM_IMUX8 CLBLM_L_X20Y90/CLBLM_L_B4 CLBLM_L_X20Y90/CLBLM_L_D6 CLBLM_L_X20Y90/CLBLM_M_A5 CLBLM_L_X20Y91/CLBLM_IMUX33 CLBLM_L_X20Y91/CLBLM_L_C1 CLBLM_L_X20Y92/CLBLM_IMUX44 CLBLM_L_X20Y92/CLBLM_M_D4 CLBLM_L_X20Y93/CLBLM_IMUX19 CLBLM_L_X20Y93/CLBLM_L_B2 CLBLM_L_X22Y101/CLBLM_WW4C0 CLBLM_L_X22Y102/CLBLM_WL1END3 CLBLM_L_X22Y103/CLBLM_BYP0 CLBLM_L_X22Y103/CLBLM_L_AX CLBLM_L_X22Y104/CLBLM_IMUX31 CLBLM_L_X22Y104/CLBLM_M_C5 CLBLM_L_X22Y105/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y105/CLBLM_M_CQ CLBLM_L_X22Y88/CLBLM_IMUX15 CLBLM_L_X22Y88/CLBLM_IMUX28 CLBLM_L_X22Y88/CLBLM_IMUX4 CLBLM_L_X22Y88/CLBLM_M_A6 CLBLM_L_X22Y88/CLBLM_M_B1 CLBLM_L_X22Y88/CLBLM_M_C4 CLBLM_L_X22Y88/CLBLM_WL1END2 CLBLM_L_X22Y89/CLBLM_IMUX45 CLBLM_L_X22Y89/CLBLM_M_D2 CLBLM_L_X22Y90/CLBLM_IMUX26 CLBLM_L_X22Y90/CLBLM_L_B4 CLBLM_L_X22Y90/CLBLM_WL1END0 CLBLM_L_X22Y90/CLBLM_WR1END3 CLBLM_L_X22Y91/CLBLM_IMUX10 CLBLM_L_X22Y91/CLBLM_L_A4 CLBLM_L_X22Y92/CLBLM_IMUX32 CLBLM_L_X22Y92/CLBLM_M_C1 CLBLM_L_X22Y95/CLBLM_WW2END0 CLBLM_L_X24Y100/CLBLM_IMUX15 CLBLM_L_X24Y100/CLBLM_IMUX31 CLBLM_L_X24Y100/CLBLM_M_B1 CLBLM_L_X24Y100/CLBLM_M_C5 CLBLM_L_X24Y101/CLBLM_IMUX31 CLBLM_L_X24Y101/CLBLM_M_C5 CLBLM_L_X24Y101/CLBLM_WW4A0 CLBLM_L_X24Y103/CLBLM_IMUX30 CLBLM_L_X24Y103/CLBLM_L_C5 CLBLM_L_X24Y104/CLBLM_EL1BEG3 CLBLM_L_X24Y104/CLBLM_IMUX14 CLBLM_L_X24Y104/CLBLM_IMUX15 CLBLM_L_X24Y104/CLBLM_IMUX6 CLBLM_L_X24Y104/CLBLM_L_A1 CLBLM_L_X24Y104/CLBLM_L_B1 CLBLM_L_X24Y104/CLBLM_M_B1 CLBLM_L_X24Y104/CLBLM_SE2A1 CLBLM_L_X24Y104/CLBLM_WL1END0 CLBLM_L_X24Y106/CLBLM_EE2BEG1 CLBLM_L_X24Y88/CLBLM_IMUX23 CLBLM_L_X24Y88/CLBLM_L_C3 CLBLM_L_X24Y89/CLBLM_IMUX14 CLBLM_L_X24Y89/CLBLM_IMUX23 CLBLM_L_X24Y89/CLBLM_L_B1 CLBLM_L_X24Y89/CLBLM_L_C3 CLBLM_L_X24Y90/CLBLM_IMUX15 CLBLM_L_X24Y90/CLBLM_M_B1 CLBLM_L_X24Y90/CLBLM_WL1END2 CLBLM_L_X24Y91/CLBLM_IMUX0 CLBLM_L_X24Y91/CLBLM_L_A3 CLBLM_L_X24Y92/CLBLM_IMUX12 CLBLM_L_X24Y92/CLBLM_M_B6 CLBLM_L_X24Y92/CLBLM_WR1END3 CLBLM_L_X24Y93/CLBLM_IMUX11 CLBLM_L_X24Y93/CLBLM_IMUX12 CLBLM_L_X24Y93/CLBLM_M_A4 CLBLM_L_X24Y93/CLBLM_M_B6 CLBLM_L_X24Y93/CLBLM_WL1END0 CLBLM_L_X24Y95/CLBLM_WW2END0 CLBLM_L_X24Y96/CLBLM_BYP0 CLBLM_L_X24Y96/CLBLM_L_AX CLBLM_L_X24Y96/CLBLM_WR1END1 CLBLM_L_X24Y97/CLBLM_IMUX19 CLBLM_L_X24Y97/CLBLM_IMUX39 CLBLM_L_X24Y97/CLBLM_L_B2 CLBLM_L_X24Y97/CLBLM_L_D3 CLBLM_L_X24Y98/CLBLM_IMUX12 CLBLM_L_X24Y98/CLBLM_IMUX38 CLBLM_L_X24Y98/CLBLM_IMUX7 CLBLM_L_X24Y98/CLBLM_M_A1 CLBLM_L_X24Y98/CLBLM_M_B6 CLBLM_L_X24Y98/CLBLM_M_D3 CLBLM_L_X24Y98/CLBLM_NW2A0 CLBLM_L_X24Y99/CLBLM_IMUX1 CLBLM_L_X24Y99/CLBLM_IMUX17 CLBLM_L_X24Y99/CLBLM_M_A3 CLBLM_L_X24Y99/CLBLM_M_B3 CLBLM_L_X26Y100/CLBLM_EE2BEG0 CLBLM_L_X26Y100/CLBLM_IMUX15 CLBLM_L_X26Y100/CLBLM_IMUX35 CLBLM_L_X26Y100/CLBLM_IMUX47 CLBLM_L_X26Y100/CLBLM_M_B1 CLBLM_L_X26Y100/CLBLM_M_C6 CLBLM_L_X26Y100/CLBLM_M_D5 CLBLM_L_X26Y100/CLBLM_WW2A3 CLBLM_L_X26Y101/CLBLM_IMUX15 CLBLM_L_X26Y101/CLBLM_IMUX31 CLBLM_L_X26Y101/CLBLM_IMUX7 CLBLM_L_X26Y101/CLBLM_M_A1 CLBLM_L_X26Y101/CLBLM_M_B1 CLBLM_L_X26Y101/CLBLM_M_C5 CLBLM_L_X26Y102/CLBLM_IMUX0 CLBLM_L_X26Y102/CLBLM_IMUX13 CLBLM_L_X26Y102/CLBLM_IMUX31 CLBLM_L_X26Y102/CLBLM_L_A3 CLBLM_L_X26Y102/CLBLM_L_B6 CLBLM_L_X26Y102/CLBLM_M_C5 CLBLM_L_X26Y103/CLBLM_IMUX16 CLBLM_L_X26Y103/CLBLM_L_B3 CLBLM_L_X26Y104/CLBLM_EE2A3 CLBLM_L_X26Y104/CLBLM_IMUX14 CLBLM_L_X26Y104/CLBLM_IMUX15 CLBLM_L_X26Y104/CLBLM_IMUX22 CLBLM_L_X26Y104/CLBLM_IMUX23 CLBLM_L_X26Y104/CLBLM_L_B1 CLBLM_L_X26Y104/CLBLM_L_C3 CLBLM_L_X26Y104/CLBLM_M_B1 CLBLM_L_X26Y104/CLBLM_M_C3 CLBLM_L_X26Y105/CLBLM_IMUX10 CLBLM_L_X26Y105/CLBLM_IMUX19 CLBLM_L_X26Y105/CLBLM_IMUX34 CLBLM_L_X26Y105/CLBLM_IMUX43 CLBLM_L_X26Y105/CLBLM_L_A4 CLBLM_L_X26Y105/CLBLM_L_B2 CLBLM_L_X26Y105/CLBLM_L_C6 CLBLM_L_X26Y105/CLBLM_M_D6 CLBLM_L_X26Y105/CLBLM_SE2A1 CLBLM_L_X26Y89/CLBLM_ER1BEG1 CLBLM_L_X26Y89/CLBLM_IMUX27 CLBLM_L_X26Y89/CLBLM_M_B4 CLBLM_L_X26Y90/CLBLM_IMUX18 CLBLM_L_X26Y90/CLBLM_IMUX8 CLBLM_L_X26Y90/CLBLM_M_A5 CLBLM_L_X26Y90/CLBLM_M_B2 CLBLM_L_X26Y91/CLBLM_IMUX8 CLBLM_L_X26Y91/CLBLM_M_A5 CLBLM_L_X26Y91/CLBLM_WL1END0 CLBLM_L_X26Y92/CLBLM_IMUX45 CLBLM_L_X26Y92/CLBLM_M_D2 CLBLM_L_X26Y92/CLBLM_SE2A2 CLBLM_L_X26Y92/CLBLM_WW2A1 CLBLM_L_X26Y96/CLBLM_ER1BEG1 CLBLM_L_X26Y96/CLBLM_IMUX26 CLBLM_L_X26Y96/CLBLM_L_B4 CLBLM_L_X28Y100/CLBLM_EE2BEG0 CLBLM_L_X28Y106/CLBLM_EE2BEG1 CLBLM_L_X28Y106/CLBLM_IMUX35 CLBLM_L_X28Y106/CLBLM_IMUX5 CLBLM_L_X28Y106/CLBLM_L_A6 CLBLM_L_X28Y106/CLBLM_M_C6 CLBLM_L_X28Y89/CLBLM_EE2A1 CLBLM_L_X28Y89/CLBLM_IMUX2 CLBLM_L_X28Y89/CLBLM_IMUX22 CLBLM_L_X28Y89/CLBLM_M_A2 CLBLM_L_X28Y89/CLBLM_M_C3 CLBLM_L_X28Y93/CLBLM_IMUX30 CLBLM_L_X28Y93/CLBLM_L_C5 CLBLM_L_X28Y93/CLBLM_WL1END1 CLBLM_L_X28Y94/CLBLM_IMUX18 CLBLM_L_X28Y94/CLBLM_M_B2 CLBLM_L_X28Y95/CLBLM_IMUX18 CLBLM_L_X28Y95/CLBLM_M_B2 CLBLM_L_X28Y96/CLBLM_EE2A1 CLBLM_L_X28Y96/CLBLM_IMUX18 CLBLM_L_X28Y96/CLBLM_M_B2 CLBLM_L_X30Y100/CLBLM_EL1BEG0 CLBLM_L_X30Y100/CLBLM_IMUX16 CLBLM_L_X30Y100/CLBLM_IMUX24 CLBLM_L_X30Y100/CLBLM_L_B3 CLBLM_L_X30Y100/CLBLM_M_B5 CLBLM_L_X30Y101/CLBLM_IMUX33 CLBLM_L_X30Y101/CLBLM_L_C1 CLBLM_L_X30Y101/CLBLM_NE2A1 CLBLM_L_X30Y102/CLBLM_IMUX2 CLBLM_L_X30Y102/CLBLM_M_A2 CLBLM_L_X30Y103/CLBLM_IMUX34 CLBLM_L_X30Y103/CLBLM_L_C6 CLBLM_L_X30Y104/CLBLM_IMUX26 CLBLM_L_X30Y104/CLBLM_L_B4 CLBLM_L_X30Y105/CLBLM_IMUX35 CLBLM_L_X30Y105/CLBLM_M_C6 CLBLM_L_X30Y105/CLBLM_SE2A1 CLBLM_L_X30Y105/CLBLM_WL1END0 INT_L_X20Y100/BYP_ALT0 INT_L_X20Y100/BYP_L0 INT_L_X20Y100/ER1BEG_S0 INT_L_X20Y100/SL1END0 INT_L_X20Y100/WW4END_S0_0 INT_L_X20Y101/ER1BEG0 INT_L_X20Y101/IMUX_L23 INT_L_X20Y101/SL1BEG0 INT_L_X20Y101/SR1BEG_S0 INT_L_X20Y101/SR1END3 INT_L_X20Y101/WW4END0 INT_L_X20Y102/IMUX_L22 INT_L_X20Y102/SR1BEG3 INT_L_X20Y102/SR1END_N3_3 INT_L_X20Y102/WL1BEG1 INT_L_X20Y102/WL1END2 INT_L_X20Y90/FAN_ALT7 INT_L_X20Y90/FAN_BOUNCE7 INT_L_X20Y90/IMUX_L26 INT_L_X20Y90/IMUX_L42 INT_L_X20Y90/IMUX_L8 INT_L_X20Y90/NL1BEG1 INT_L_X20Y90/WL1END1 INT_L_X20Y91/IMUX_L33 INT_L_X20Y91/NL1END1 INT_L_X20Y91/NR1BEG1 INT_L_X20Y92/GFAN1 INT_L_X20Y92/IMUX_L44 INT_L_X20Y92/NR1BEG1 INT_L_X20Y92/NR1END1 INT_L_X20Y93/IMUX_L19 INT_L_X20Y93/NR1END1 INT_L_X22Y101/WW4B0 INT_L_X22Y102/WL1BEG3 INT_L_X22Y103/BYP_ALT0 INT_L_X22Y103/BYP_L0 INT_L_X22Y103/SW2END0 INT_L_X22Y103/WL1BEG_N3 INT_L_X22Y104/ER1BEG_S0 INT_L_X22Y104/IMUX_L31 INT_L_X22Y104/SR1END3 INT_L_X22Y105/EL1BEG1 INT_L_X22Y105/ER1BEG0 INT_L_X22Y105/LOGIC_OUTS_L6 INT_L_X22Y105/SR1BEG3 INT_L_X22Y105/SR1END_N3_3 INT_L_X22Y88/ER1BEG_S0 INT_L_X22Y88/IMUX_L15 INT_L_X22Y88/IMUX_L28 INT_L_X22Y88/IMUX_L4 INT_L_X22Y88/SL1END2 INT_L_X22Y88/SR1END3 INT_L_X22Y88/WL1BEG2 INT_L_X22Y89/ER1BEG0 INT_L_X22Y89/ER1BEG3 INT_L_X22Y89/IMUX_L45 INT_L_X22Y89/SL1BEG2 INT_L_X22Y89/SR1BEG3 INT_L_X22Y89/SR1END2 INT_L_X22Y89/SR1END_N3_3 INT_L_X22Y90/IMUX_L26 INT_L_X22Y90/NL1BEG1 INT_L_X22Y90/SR1BEG2 INT_L_X22Y90/WL1BEG0 INT_L_X22Y90/WL1END1 INT_L_X22Y90/WR1BEG3 INT_L_X22Y91/IMUX_L10 INT_L_X22Y91/NL1END1 INT_L_X22Y92/IMUX_L32 INT_L_X22Y92/SW2END0 INT_L_X22Y95/WW2A0 INT_L_X24Y100/ER1BEG0 INT_L_X24Y100/IMUX_L15 INT_L_X24Y100/IMUX_L31 INT_L_X24Y100/SS2A3 INT_L_X24Y100/SS2END_N0_3 INT_L_X24Y100/WW2END3 INT_L_X24Y101/IMUX_L31 INT_L_X24Y101/SS2BEG3 INT_L_X24Y101/SS2END3 INT_L_X24Y101/WW2END_N0_3 INT_L_X24Y101/WW4BEG0 INT_L_X24Y102/SS2A3 INT_L_X24Y102/SS2END_N0_3 INT_L_X24Y103/IMUX_L30 INT_L_X24Y103/SL1END3 INT_L_X24Y103/SS2BEG3 INT_L_X24Y104/EE2BEG3 INT_L_X24Y104/EL1END3 INT_L_X24Y104/IMUX_L14 INT_L_X24Y104/IMUX_L15 INT_L_X24Y104/IMUX_L6 INT_L_X24Y104/SE2END1 INT_L_X24Y104/SL1BEG3 INT_L_X24Y104/WL1BEG0 INT_L_X24Y106/EE2A1 INT_L_X24Y88/ER1BEG_S0 INT_L_X24Y88/IMUX_L23 INT_L_X24Y88/SL1END3 INT_L_X24Y89/ER1BEG0 INT_L_X24Y89/IMUX_L14 INT_L_X24Y89/IMUX_L23 INT_L_X24Y89/SL1BEG3 INT_L_X24Y89/SL1END3 INT_L_X24Y90/IMUX_L15 INT_L_X24Y90/SL1BEG3 INT_L_X24Y90/SR1END3 INT_L_X24Y90/WL1BEG2 INT_L_X24Y91/IMUX_L0 INT_L_X24Y91/SR1BEG3 INT_L_X24Y91/SR1END2 INT_L_X24Y91/SR1END_N3_3 INT_L_X24Y92/IMUX_L12 INT_L_X24Y92/SR1BEG2 INT_L_X24Y92/WR1BEG3 INT_L_X24Y92/WW2END1 INT_L_X24Y93/IMUX_L11 INT_L_X24Y93/IMUX_L12 INT_L_X24Y93/WL1BEG0 INT_L_X24Y93/WL1END1 INT_L_X24Y95/NL1BEG0 INT_L_X24Y95/NL1END_S3_0 INT_L_X24Y95/SW2END0 INT_L_X24Y95/WW2A0 INT_L_X24Y96/BYP_ALT0 INT_L_X24Y96/BYP_L0 INT_L_X24Y96/NL1END0 INT_L_X24Y96/NR1BEG0 INT_L_X24Y96/WR1BEG1 INT_L_X24Y97/FAN_ALT3 INT_L_X24Y97/FAN_BOUNCE3 INT_L_X24Y97/IMUX_L19 INT_L_X24Y97/IMUX_L39 INT_L_X24Y97/NR1END0 INT_L_X24Y97/NW2BEG0 INT_L_X24Y97/SW2END3 INT_L_X24Y98/FAN_ALT1 INT_L_X24Y98/FAN_BOUNCE1 INT_L_X24Y98/IMUX_L12 INT_L_X24Y98/IMUX_L38 INT_L_X24Y98/IMUX_L7 INT_L_X24Y98/NW2A0 INT_L_X24Y98/SE2A3 INT_L_X24Y98/SL1END3 INT_L_X24Y98/SW2END_N0_3 INT_L_X24Y99/ER1BEG_S0 INT_L_X24Y99/IMUX_L1 INT_L_X24Y99/IMUX_L17 INT_L_X24Y99/SE2BEG3 INT_L_X24Y99/SL1BEG3 INT_L_X24Y99/SR1BEG_S0 INT_L_X24Y99/SS2END3 INT_L_X26Y100/EE2A0 INT_L_X26Y100/FAN_ALT3 INT_L_X26Y100/FAN_BOUNCE3 INT_L_X26Y100/IMUX_L15 INT_L_X26Y100/IMUX_L35 INT_L_X26Y100/IMUX_L47 INT_L_X26Y100/SS2END3 INT_L_X26Y100/WW2BEG3 INT_L_X26Y101/IMUX_L15 INT_L_X26Y101/IMUX_L31 INT_L_X26Y101/IMUX_L7 INT_L_X26Y101/SS2A3 INT_L_X26Y101/SS2END3 INT_L_X26Y101/SS2END_N0_3 INT_L_X26Y102/ER1BEG_S0 INT_L_X26Y102/FAN_ALT3 INT_L_X26Y102/FAN_BOUNCE3 INT_L_X26Y102/IMUX_L0 INT_L_X26Y102/IMUX_L13 INT_L_X26Y102/IMUX_L31 INT_L_X26Y102/SS2A3 INT_L_X26Y102/SS2BEG3 INT_L_X26Y102/SS2END_N0_3 INT_L_X26Y102/SW2END3 INT_L_X26Y103/ER1BEG0 INT_L_X26Y103/IMUX_L16 INT_L_X26Y103/SE2A3 INT_L_X26Y103/SL1END3 INT_L_X26Y103/SS2BEG3 INT_L_X26Y103/SW2END_N0_3 INT_L_X26Y104/EE2END3 INT_L_X26Y104/EL1BEG2 INT_L_X26Y104/IMUX_L14 INT_L_X26Y104/IMUX_L15 INT_L_X26Y104/IMUX_L22 INT_L_X26Y104/IMUX_L23 INT_L_X26Y104/SE2BEG3 INT_L_X26Y104/SL1BEG3 INT_L_X26Y105/IMUX_L10 INT_L_X26Y105/IMUX_L19 INT_L_X26Y105/IMUX_L34 INT_L_X26Y105/IMUX_L43 INT_L_X26Y105/NE2BEG1 INT_L_X26Y105/SE2END1 INT_L_X26Y106/NE2A1 INT_L_X26Y89/EE2BEG1 INT_L_X26Y89/ER1END1 INT_L_X26Y89/IMUX_L27 INT_L_X26Y89/NR1BEG1 INT_L_X26Y90/GFAN0 INT_L_X26Y90/IMUX_L18 INT_L_X26Y90/IMUX_L8 INT_L_X26Y90/NL1BEG0 INT_L_X26Y90/NL1END_S3_0 INT_L_X26Y90/NR1END1 INT_L_X26Y91/IMUX_L8 INT_L_X26Y91/NL1END0 INT_L_X26Y91/WL1BEG0 INT_L_X26Y91/WL1END1 INT_L_X26Y92/IMUX_L45 INT_L_X26Y92/SE2END2 INT_L_X26Y92/WL1END1 INT_L_X26Y92/WW2BEG1 INT_L_X26Y96/EE2BEG1 INT_L_X26Y96/ER1END1 INT_L_X26Y96/IMUX_L26 INT_L_X28Y100/EE2A0 INT_L_X28Y106/EE2A1 INT_L_X28Y106/IMUX_L35 INT_L_X28Y106/IMUX_L5 INT_L_X28Y106/WR1END2 INT_L_X28Y89/BYP_ALT4 INT_L_X28Y89/BYP_BOUNCE4 INT_L_X28Y89/EE2END1 INT_L_X28Y89/EL1BEG0 INT_L_X28Y89/IMUX_L2 INT_L_X28Y89/IMUX_L22 INT_L_X28Y93/IMUX_L30 INT_L_X28Y93/SR1END2 INT_L_X28Y93/WL1BEG1 INT_L_X28Y94/IMUX_L18 INT_L_X28Y94/SL1END1 INT_L_X28Y94/SR1BEG2 INT_L_X28Y95/IMUX_L18 INT_L_X28Y95/SE2A1 INT_L_X28Y95/SL1BEG1 INT_L_X28Y95/SL1END1 INT_L_X28Y96/EE2END1 INT_L_X28Y96/IMUX_L18 INT_L_X28Y96/SE2BEG1 INT_L_X28Y96/SL1BEG1 INT_L_X30Y100/EL1END0 INT_L_X30Y100/IMUX_L16 INT_L_X30Y100/IMUX_L24 INT_L_X30Y101/IMUX_L33 INT_L_X30Y101/NE2END1 INT_L_X30Y101/NR1BEG1 INT_L_X30Y102/IMUX_L2 INT_L_X30Y102/NR1BEG1 INT_L_X30Y102/NR1END1 INT_L_X30Y103/IMUX_L34 INT_L_X30Y103/NR1END1 INT_L_X30Y104/IMUX_L26 INT_L_X30Y104/SL1END1 INT_L_X30Y105/IMUX_L35 INT_L_X30Y105/SE2END1 INT_L_X30Y105/SL1BEG1 INT_L_X30Y105/WL1BEG0 INT_L_X30Y99/EL1END_S3_0 INT_R_X19Y101/FAN_ALT5 INT_R_X19Y101/FAN_BOUNCE5 INT_R_X19Y101/IMUX17 INT_R_X19Y101/IMUX30 INT_R_X19Y101/SR1END2 INT_R_X19Y102/IMUX34 INT_R_X19Y102/SR1BEG2 INT_R_X19Y102/WL1END1 INT_R_X21Y100/IMUX32 INT_R_X21Y100/SL1END0 INT_R_X21Y101/BYP1 INT_R_X21Y101/BYP_ALT1 INT_R_X21Y101/ER1END0 INT_R_X21Y101/SL1BEG0 INT_R_X21Y101/WW4C0 INT_R_X21Y102/WL1BEG2 INT_R_X21Y102/WL1END3 INT_R_X21Y103/WL1END_N1_3 INT_R_X21Y88/IMUX14 INT_R_X21Y88/WL1END2 INT_R_X21Y90/IMUX1 INT_R_X21Y90/IMUX17 INT_R_X21Y90/IMUX30 INT_R_X21Y90/IMUX32 INT_R_X21Y90/IMUX9 INT_R_X21Y90/NL1BEG2 INT_R_X21Y90/WL1BEG1 INT_R_X21Y90/WL1END0 INT_R_X21Y90/WR1END3 INT_R_X21Y91/NL1END2 INT_R_X21Y91/NN2BEG2 INT_R_X21Y92/NN2A2 INT_R_X21Y93/IMUX28 INT_R_X21Y93/NN2END2 INT_R_X21Y95/NN2BEG1 INT_R_X21Y95/WW2END0 INT_R_X21Y96/NN2A1 INT_R_X21Y97/IMUX33 INT_R_X21Y97/NN2END1 INT_R_X23Y101/WW4A0 INT_R_X23Y103/SW2A0 INT_R_X23Y104/BYP1 INT_R_X23Y104/BYP_ALT1 INT_R_X23Y104/EL1BEG3 INT_R_X23Y104/SE2A1 INT_R_X23Y104/SW2BEG0 INT_R_X23Y104/WL1END0 INT_R_X23Y105/EL1BEG_N3 INT_R_X23Y105/EL1END1 INT_R_X23Y105/ER1END0 INT_R_X23Y105/IMUX25 INT_R_X23Y105/IMUX3 INT_R_X23Y105/NR1BEG1 INT_R_X23Y105/SE2BEG1 INT_R_X23Y106/EE2BEG1 INT_R_X23Y106/NR1END1 INT_R_X23Y88/IMUX30 INT_R_X23Y88/IMUX47 INT_R_X23Y88/SL1END3 INT_R_X23Y89/ER1END0 INT_R_X23Y89/ER1END3 INT_R_X23Y89/IMUX23 INT_R_X23Y89/IMUX25 INT_R_X23Y89/SL1BEG3 INT_R_X23Y90/ER1END_N3_3 INT_R_X23Y90/IMUX45 INT_R_X23Y90/WL1BEG1 INT_R_X23Y90/WL1END2 INT_R_X23Y92/IMUX23 INT_R_X23Y92/SW2A0 INT_R_X23Y92/WR1END3 INT_R_X23Y93/NL1BEG0 INT_R_X23Y93/NL1END_S3_0 INT_R_X23Y93/SW2BEG0 INT_R_X23Y93/WL1END0 INT_R_X23Y94/BYP0 INT_R_X23Y94/BYP_ALT0 INT_R_X23Y94/NL1END0 INT_R_X23Y95/IMUX9 INT_R_X23Y95/WW2BEG0 INT_R_X23Y95/WW2END0 INT_R_X23Y96/BYP1 INT_R_X23Y96/BYP_ALT1 INT_R_X23Y96/WR1END1 INT_R_X23Y97/NW2END_S0_0 INT_R_X23Y98/BYP0 INT_R_X23Y98/BYP_ALT0 INT_R_X23Y98/IMUX24 INT_R_X23Y98/NW2END0 INT_R_X25Y100/EE2BEG0 INT_R_X25Y100/ER1END0 INT_R_X25Y100/IMUX25 INT_R_X25Y100/IMUX33 INT_R_X25Y100/WW2A3 INT_R_X25Y104/EE2A3 INT_R_X25Y105/SE2A1 INT_R_X25Y106/EE2END1 INT_R_X25Y106/IMUX27 INT_R_X25Y106/SE2BEG1 INT_R_X25Y88/IMUX22 INT_R_X25Y88/SR1END2 INT_R_X25Y89/ER1BEG1 INT_R_X25Y89/ER1END0 INT_R_X25Y89/IMUX1 INT_R_X25Y89/IMUX32 INT_R_X25Y89/IMUX9 INT_R_X25Y89/SL1END1 INT_R_X25Y89/SR1BEG2 INT_R_X25Y90/IMUX28 INT_R_X25Y90/SL1BEG1 INT_R_X25Y90/SR1END1 INT_R_X25Y91/IMUX1 INT_R_X25Y91/IMUX24 INT_R_X25Y91/SR1BEG1 INT_R_X25Y91/WL1END0 INT_R_X25Y92/SE2A2 INT_R_X25Y92/WW2A1 INT_R_X25Y93/IMUX22 INT_R_X25Y93/IMUX37 INT_R_X25Y93/SE2BEG2 INT_R_X25Y93/SR1END2 INT_R_X25Y93/WL1BEG1 INT_R_X25Y94/IMUX20 INT_R_X25Y94/IMUX36 INT_R_X25Y94/SR1BEG2 INT_R_X25Y94/SR1END1 INT_R_X25Y95/FAN_BOUNCE_S3_4 INT_R_X25Y95/IMUX39 INT_R_X25Y95/IMUX8 INT_R_X25Y95/SL1END0 INT_R_X25Y95/SR1BEG1 INT_R_X25Y95/SW2A0 INT_R_X25Y95/WW2BEG0 INT_R_X25Y96/ER1BEG1 INT_R_X25Y96/FAN_ALT4 INT_R_X25Y96/FAN_BOUNCE4 INT_R_X25Y96/IMUX18 INT_R_X25Y96/IMUX2 INT_R_X25Y96/IMUX26 INT_R_X25Y96/IMUX31 INT_R_X25Y96/SL1BEG0 INT_R_X25Y96/SR1BEG_S0 INT_R_X25Y96/SS2END3 INT_R_X25Y96/SW2BEG0 INT_R_X25Y97/SS2A3 INT_R_X25Y97/SS2END_N0_3 INT_R_X25Y97/SW2A3 INT_R_X25Y98/IMUX39 INT_R_X25Y98/IMUX6 INT_R_X25Y98/SE2END3 INT_R_X25Y98/SS2BEG3 INT_R_X25Y98/SW2BEG3 INT_R_X27Y100/EE2BEG0 INT_R_X27Y100/EE2END0 INT_R_X27Y100/IMUX24 INT_R_X27Y100/IMUX32 INT_R_X27Y102/SW2A3 INT_R_X27Y103/ER1END0 INT_R_X27Y103/IMUX1 INT_R_X27Y103/IMUX18 INT_R_X27Y103/IMUX25 INT_R_X27Y103/IMUX30 INT_R_X27Y103/SE2END3 INT_R_X27Y103/SW2BEG3 INT_R_X27Y104/EL1END2 INT_R_X27Y104/IMUX13 INT_R_X27Y104/IMUX20 INT_R_X27Y106/BYP_ALT1 INT_R_X27Y106/BYP_BOUNCE1 INT_R_X27Y106/EE2BEG1 INT_R_X27Y106/IMUX11 INT_R_X27Y106/IMUX18 INT_R_X27Y106/IMUX26 INT_R_X27Y106/IMUX35 INT_R_X27Y106/NE2END1 INT_R_X27Y89/EE2A1 INT_R_X27Y91/SL1END2 INT_R_X27Y91/WL1BEG1 INT_R_X27Y92/FAN_ALT5 INT_R_X27Y92/FAN_BOUNCE5 INT_R_X27Y92/IMUX22 INT_R_X27Y92/IMUX27 INT_R_X27Y92/SL1BEG2 INT_R_X27Y92/SR1END2 INT_R_X27Y92/WL1BEG1 INT_R_X27Y93/IMUX27 INT_R_X27Y93/IMUX35 INT_R_X27Y93/SR1BEG2 INT_R_X27Y93/WL1END1 INT_R_X27Y96/EE2A1 INT_R_X29Y100/EE2END0 INT_R_X29Y100/EL1BEG0 INT_R_X29Y100/IMUX33 INT_R_X29Y100/IMUX40 INT_R_X29Y100/NE2BEG1 INT_R_X29Y100/NN2END1 INT_R_X29Y101/NE2A1 INT_R_X29Y105/IMUX10 INT_R_X29Y105/IMUX2 INT_R_X29Y105/IMUX24 INT_R_X29Y105/SE2A1 INT_R_X29Y105/WL1END0 INT_R_X29Y106/EE2END1 INT_R_X29Y106/IMUX43 INT_R_X29Y106/SE2BEG1 INT_R_X29Y106/WR1BEG2 INT_R_X29Y88/EL1END_S3_0 INT_R_X29Y88/IMUX24 INT_R_X29Y88/SL1END0 INT_R_X29Y89/EL1END0 INT_R_X29Y89/IMUX1 INT_R_X29Y89/SL1BEG0 INT_R_X29Y93/IMUX12 INT_R_X29Y93/SS2END1 INT_R_X29Y94/IMUX11 INT_R_X29Y94/SL1END1 INT_R_X29Y94/SS2A1 INT_R_X29Y95/IMUX10 INT_R_X29Y95/IMUX18 INT_R_X29Y95/NR1BEG1 INT_R_X29Y95/SE2END1 INT_R_X29Y95/SL1BEG1 INT_R_X29Y95/SS2BEG1 INT_R_X29Y96/NN2BEG1 INT_R_X29Y96/NR1END1 INT_R_X29Y97/NN2A1 INT_R_X29Y98/IMUX10 INT_R_X29Y98/IMUX25 INT_R_X29Y98/NN2BEG1 INT_R_X29Y98/NN2END1 INT_R_X29Y99/NN2A1 VBRK_X60Y100/VBRK_WR1END1 VBRK_X60Y102/VBRK_NW2A0 VBRK_X60Y106/VBRK_WW4A0 VBRK_X60Y109/VBRK_EL1BEG3 VBRK_X60Y109/VBRK_SE2A1 VBRK_X60Y109/VBRK_WL1END0 VBRK_X60Y111/VBRK_EE2BEG1 VBRK_X60Y94/VBRK_WL1END2 VBRK_X60Y96/VBRK_WR1END3 VBRK_X60Y97/VBRK_WL1END0 VBRK_X60Y99/VBRK_WW2END0 VBRK_X73Y105/VBRK_EL1BEG0 VBRK_X73Y106/VBRK_NE2A1 VBRK_X73Y110/VBRK_SE2A1 VBRK_X73Y110/VBRK_WL1END0 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y101/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y94/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y96/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y98/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y89/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X20Y100/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y103/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y105/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y96/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X20Y100/INT_L.SL1END0->>BYP_ALT0 INT_L_X20Y100/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X20Y101/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X20Y101/INT_L.SR1END3->>IMUX_L23 INT_L_X20Y101/INT_L.SR1END3->>SR1BEG_S0 INT_L_X20Y102/INT_L.WL1END2->>IMUX_L22 INT_L_X20Y102/INT_L.WL1END2->>SR1BEG3 INT_L_X20Y102/INT_L.WL1END2->>WL1BEG1 INT_L_X20Y90/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X20Y90/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X20Y90/INT_L.WL1END1->>FAN_ALT7 INT_L_X20Y90/INT_L.WL1END1->>IMUX_L26 INT_L_X20Y90/INT_L.WL1END1->>IMUX_L42 INT_L_X20Y90/INT_L.WL1END1->>NL1BEG1 INT_L_X20Y91/INT_L.NL1END1->>IMUX_L33 INT_L_X20Y91/INT_L.NL1END1->>NR1BEG1 INT_L_X20Y92/INT_L.GFAN1->>IMUX_L44 INT_L_X20Y92/INT_L.NR1END1->>GFAN1 INT_L_X20Y92/INT_L.NR1END1->>NR1BEG1 INT_L_X20Y93/INT_L.NR1END1->>IMUX_L19 INT_L_X22Y103/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y103/INT_L.SW2END0->>BYP_ALT0 INT_L_X22Y103/INT_L.SW2END0->>WL1BEG_N3 INT_L_X22Y104/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y104/INT_L.SR1END3->>IMUX_L31 INT_L_X22Y105/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X22Y105/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X22Y88/INT_L.SL1END2->>IMUX_L28 INT_L_X22Y88/INT_L.SL1END2->>IMUX_L4 INT_L_X22Y88/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y88/INT_L.SR1END3->>IMUX_L15 INT_L_X22Y88/INT_L.SR1END3->>WL1BEG2 INT_L_X22Y89/INT_L.SR1END2->>ER1BEG3 INT_L_X22Y89/INT_L.SR1END2->>IMUX_L45 INT_L_X22Y89/INT_L.SR1END2->>SL1BEG2 INT_L_X22Y89/INT_L.SR1END2->>SR1BEG3 INT_L_X22Y90/INT_L.WL1END1->>IMUX_L26 INT_L_X22Y90/INT_L.WL1END1->>NL1BEG1 INT_L_X22Y90/INT_L.WL1END1->>SR1BEG2 INT_L_X22Y90/INT_L.WL1END1->>WL1BEG0 INT_L_X22Y90/INT_L.WL1END1->>WR1BEG3 INT_L_X22Y91/INT_L.NL1END1->>IMUX_L10 INT_L_X22Y92/INT_L.SW2END0->>IMUX_L32 INT_L_X24Y100/INT_L.WW2END3->>IMUX_L15 INT_L_X24Y100/INT_L.WW2END3->>IMUX_L31 INT_L_X24Y101/INT_L.SS2END3->>IMUX_L31 INT_L_X24Y101/INT_L.SS2END3->>SS2BEG3 INT_L_X24Y101/INT_L.WW2END_N0_3->>WW4BEG0 INT_L_X24Y103/INT_L.SL1END3->>IMUX_L30 INT_L_X24Y103/INT_L.SL1END3->>SS2BEG3 INT_L_X24Y104/INT_L.EL1END3->>EE2BEG3 INT_L_X24Y104/INT_L.EL1END3->>IMUX_L14 INT_L_X24Y104/INT_L.EL1END3->>IMUX_L15 INT_L_X24Y104/INT_L.EL1END3->>IMUX_L6 INT_L_X24Y104/INT_L.EL1END3->>SL1BEG3 INT_L_X24Y104/INT_L.SE2END1->>WL1BEG0 INT_L_X24Y88/INT_L.SL1END3->>ER1BEG_S0 INT_L_X24Y88/INT_L.SL1END3->>IMUX_L23 INT_L_X24Y89/INT_L.SL1END3->>IMUX_L14 INT_L_X24Y89/INT_L.SL1END3->>IMUX_L23 INT_L_X24Y89/INT_L.SL1END3->>SL1BEG3 INT_L_X24Y90/INT_L.SR1END3->>IMUX_L15 INT_L_X24Y90/INT_L.SR1END3->>SL1BEG3 INT_L_X24Y90/INT_L.SR1END3->>WL1BEG2 INT_L_X24Y91/INT_L.SR1END2->>SR1BEG3 INT_L_X24Y91/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X24Y92/INT_L.WW2END1->>IMUX_L12 INT_L_X24Y92/INT_L.WW2END1->>SR1BEG2 INT_L_X24Y92/INT_L.WW2END1->>WR1BEG3 INT_L_X24Y93/INT_L.WL1END1->>IMUX_L11 INT_L_X24Y93/INT_L.WL1END1->>IMUX_L12 INT_L_X24Y93/INT_L.WL1END1->>WL1BEG0 INT_L_X24Y95/INT_L.SW2END0->>NL1BEG0 INT_L_X24Y96/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y96/INT_L.NL1END0->>BYP_ALT0 INT_L_X24Y96/INT_L.NL1END0->>NR1BEG0 INT_L_X24Y96/INT_L.NL1END0->>WR1BEG1 INT_L_X24Y97/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y97/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X24Y97/INT_L.NR1END0->>NW2BEG0 INT_L_X24Y97/INT_L.SW2END3->>FAN_ALT3 INT_L_X24Y97/INT_L.SW2END3->>IMUX_L39 INT_L_X24Y98/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y98/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X24Y98/INT_L.SL1END3->>FAN_ALT1 INT_L_X24Y98/INT_L.SL1END3->>IMUX_L38 INT_L_X24Y98/INT_L.SL1END3->>IMUX_L7 INT_L_X24Y99/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X24Y99/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X24Y99/INT_L.SS2END3->>ER1BEG_S0 INT_L_X24Y99/INT_L.SS2END3->>SE2BEG3 INT_L_X24Y99/INT_L.SS2END3->>SL1BEG3 INT_L_X24Y99/INT_L.SS2END3->>SR1BEG_S0 INT_L_X26Y100/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y100/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X26Y100/INT_L.SS2END3->>FAN_ALT3 INT_L_X26Y100/INT_L.SS2END3->>IMUX_L15 INT_L_X26Y100/INT_L.SS2END3->>IMUX_L47 INT_L_X26Y100/INT_L.SS2END3->>WW2BEG3 INT_L_X26Y101/INT_L.SS2END3->>IMUX_L15 INT_L_X26Y101/INT_L.SS2END3->>IMUX_L31 INT_L_X26Y101/INT_L.SS2END3->>IMUX_L7 INT_L_X26Y102/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y102/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X26Y102/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X26Y102/INT_L.SW2END3->>ER1BEG_S0 INT_L_X26Y102/INT_L.SW2END3->>FAN_ALT3 INT_L_X26Y102/INT_L.SW2END3->>IMUX_L31 INT_L_X26Y102/INT_L.SW2END3->>SS2BEG3 INT_L_X26Y103/INT_L.SL1END3->>SS2BEG3 INT_L_X26Y103/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X26Y104/INT_L.EE2END3->>EL1BEG2 INT_L_X26Y104/INT_L.EE2END3->>IMUX_L14 INT_L_X26Y104/INT_L.EE2END3->>IMUX_L15 INT_L_X26Y104/INT_L.EE2END3->>IMUX_L22 INT_L_X26Y104/INT_L.EE2END3->>IMUX_L23 INT_L_X26Y104/INT_L.EE2END3->>SE2BEG3 INT_L_X26Y104/INT_L.EE2END3->>SL1BEG3 INT_L_X26Y105/INT_L.SE2END1->>IMUX_L10 INT_L_X26Y105/INT_L.SE2END1->>IMUX_L19 INT_L_X26Y105/INT_L.SE2END1->>IMUX_L34 INT_L_X26Y105/INT_L.SE2END1->>IMUX_L43 INT_L_X26Y105/INT_L.SE2END1->>NE2BEG1 INT_L_X26Y89/INT_L.ER1END1->>EE2BEG1 INT_L_X26Y89/INT_L.ER1END1->>IMUX_L27 INT_L_X26Y89/INT_L.ER1END1->>NR1BEG1 INT_L_X26Y90/INT_L.GFAN0->>IMUX_L8 INT_L_X26Y90/INT_L.NR1END1->>GFAN0 INT_L_X26Y90/INT_L.NR1END1->>IMUX_L18 INT_L_X26Y90/INT_L.NR1END1->>NL1BEG0 INT_L_X26Y91/INT_L.NL1END0->>IMUX_L8 INT_L_X26Y91/INT_L.WL1END1->>WL1BEG0 INT_L_X26Y92/INT_L.SE2END2->>IMUX_L45 INT_L_X26Y92/INT_L.WL1END1->>WW2BEG1 INT_L_X26Y96/INT_L.ER1END1->>EE2BEG1 INT_L_X26Y96/INT_L.ER1END1->>IMUX_L26 INT_L_X28Y106/INT_L.WR1END2->>IMUX_L35 INT_L_X28Y106/INT_L.WR1END2->>IMUX_L5 INT_L_X28Y89/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y89/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X28Y89/INT_L.EE2END1->>BYP_ALT4 INT_L_X28Y89/INT_L.EE2END1->>EL1BEG0 INT_L_X28Y89/INT_L.EE2END1->>IMUX_L2 INT_L_X28Y93/INT_L.SR1END2->>IMUX_L30 INT_L_X28Y93/INT_L.SR1END2->>WL1BEG1 INT_L_X28Y94/INT_L.SL1END1->>IMUX_L18 INT_L_X28Y94/INT_L.SL1END1->>SR1BEG2 INT_L_X28Y95/INT_L.SL1END1->>IMUX_L18 INT_L_X28Y95/INT_L.SL1END1->>SL1BEG1 INT_L_X28Y96/INT_L.EE2END1->>IMUX_L18 INT_L_X28Y96/INT_L.EE2END1->>SE2BEG1 INT_L_X28Y96/INT_L.EE2END1->>SL1BEG1 INT_L_X30Y100/INT_L.EL1END0->>IMUX_L16 INT_L_X30Y100/INT_L.EL1END0->>IMUX_L24 INT_L_X30Y101/INT_L.NE2END1->>IMUX_L33 INT_L_X30Y101/INT_L.NE2END1->>NR1BEG1 INT_L_X30Y102/INT_L.NR1END1->>IMUX_L2 INT_L_X30Y102/INT_L.NR1END1->>NR1BEG1 INT_L_X30Y103/INT_L.NR1END1->>IMUX_L34 INT_L_X30Y104/INT_L.SL1END1->>IMUX_L26 INT_L_X30Y105/INT_L.SE2END1->>IMUX_L35 INT_L_X30Y105/INT_L.SE2END1->>SL1BEG1 INT_L_X30Y105/INT_L.SE2END1->>WL1BEG0 INT_R_X19Y101/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X19Y101/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X19Y101/INT_R.SR1END2->>FAN_ALT5 INT_R_X19Y101/INT_R.SR1END2->>IMUX30 INT_R_X19Y102/INT_R.WL1END1->>IMUX34 INT_R_X19Y102/INT_R.WL1END1->>SR1BEG2 INT_R_X21Y100/INT_R.SL1END0->>IMUX32 INT_R_X21Y101/INT_R.BYP_ALT1->>BYP1 INT_R_X21Y101/INT_R.ER1END0->>BYP_ALT1 INT_R_X21Y101/INT_R.ER1END0->>SL1BEG0 INT_R_X21Y102/INT_R.WL1END3->>WL1BEG2 INT_R_X21Y88/INT_R.WL1END2->>IMUX14 INT_R_X21Y90/INT_R.WL1END0->>IMUX1 INT_R_X21Y90/INT_R.WL1END0->>IMUX17 INT_R_X21Y90/INT_R.WL1END0->>IMUX32 INT_R_X21Y90/INT_R.WL1END0->>IMUX9 INT_R_X21Y90/INT_R.WR1END3->>IMUX30 INT_R_X21Y90/INT_R.WR1END3->>NL1BEG2 INT_R_X21Y90/INT_R.WR1END3->>WL1BEG1 INT_R_X21Y91/INT_R.NL1END2->>NN2BEG2 INT_R_X21Y93/INT_R.NN2END2->>IMUX28 INT_R_X21Y95/INT_R.WW2END0->>NN2BEG1 INT_R_X21Y97/INT_R.NN2END1->>IMUX33 INT_R_X23Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y104/INT_R.WL1END0->>BYP_ALT1 INT_R_X23Y104/INT_R.WL1END0->>SW2BEG0 INT_R_X23Y105/INT_R.EL1END1->>IMUX25 INT_R_X23Y105/INT_R.EL1END1->>IMUX3 INT_R_X23Y105/INT_R.EL1END1->>NR1BEG1 INT_R_X23Y105/INT_R.EL1END1->>SE2BEG1 INT_R_X23Y105/INT_R.ER1END0->>EL1BEG_N3 INT_R_X23Y106/INT_R.NR1END1->>EE2BEG1 INT_R_X23Y88/INT_R.SL1END3->>IMUX30 INT_R_X23Y88/INT_R.SL1END3->>IMUX47 INT_R_X23Y89/INT_R.ER1END0->>IMUX25 INT_R_X23Y89/INT_R.ER1END3->>IMUX23 INT_R_X23Y89/INT_R.ER1END3->>SL1BEG3 INT_R_X23Y90/INT_R.WL1END2->>IMUX45 INT_R_X23Y90/INT_R.WL1END2->>WL1BEG1 INT_R_X23Y92/INT_R.WR1END3->>IMUX23 INT_R_X23Y93/INT_R.WL1END0->>NL1BEG0 INT_R_X23Y93/INT_R.WL1END0->>SW2BEG0 INT_R_X23Y94/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y94/INT_R.NL1END0->>BYP_ALT0 INT_R_X23Y95/INT_R.WW2END0->>IMUX9 INT_R_X23Y95/INT_R.WW2END0->>WW2BEG0 INT_R_X23Y96/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y96/INT_R.WR1END1->>BYP_ALT1 INT_R_X23Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y98/INT_R.NW2END0->>BYP_ALT0 INT_R_X23Y98/INT_R.NW2END0->>IMUX24 INT_R_X25Y100/INT_R.ER1END0->>EE2BEG0 INT_R_X25Y100/INT_R.ER1END0->>IMUX25 INT_R_X25Y100/INT_R.ER1END0->>IMUX33 INT_R_X25Y106/INT_R.EE2END1->>IMUX27 INT_R_X25Y106/INT_R.EE2END1->>SE2BEG1 INT_R_X25Y88/INT_R.SR1END2->>IMUX22 INT_R_X25Y89/INT_R.ER1END0->>ER1BEG1 INT_R_X25Y89/INT_R.ER1END0->>IMUX1 INT_R_X25Y89/INT_R.ER1END0->>IMUX32 INT_R_X25Y89/INT_R.ER1END0->>IMUX9 INT_R_X25Y89/INT_R.SL1END1->>SR1BEG2 INT_R_X25Y90/INT_R.SR1END1->>IMUX28 INT_R_X25Y90/INT_R.SR1END1->>SL1BEG1 INT_R_X25Y91/INT_R.WL1END0->>IMUX1 INT_R_X25Y91/INT_R.WL1END0->>IMUX24 INT_R_X25Y91/INT_R.WL1END0->>SR1BEG1 INT_R_X25Y93/INT_R.SR1END2->>IMUX22 INT_R_X25Y93/INT_R.SR1END2->>IMUX37 INT_R_X25Y93/INT_R.SR1END2->>SE2BEG2 INT_R_X25Y93/INT_R.SR1END2->>WL1BEG1 INT_R_X25Y94/INT_R.SR1END1->>IMUX20 INT_R_X25Y94/INT_R.SR1END1->>IMUX36 INT_R_X25Y94/INT_R.SR1END1->>SR1BEG2 INT_R_X25Y95/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X25Y95/INT_R.SL1END0->>IMUX8 INT_R_X25Y95/INT_R.SL1END0->>SR1BEG1 INT_R_X25Y95/INT_R.SL1END0->>WW2BEG0 INT_R_X25Y96/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X25Y96/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X25Y96/INT_R.SR1BEG_S0->>FAN_ALT4 INT_R_X25Y96/INT_R.SR1BEG_S0->>IMUX18 INT_R_X25Y96/INT_R.SR1BEG_S0->>IMUX2 INT_R_X25Y96/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y96/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X25Y96/INT_R.SR1BEG_S0->>SW2BEG0 INT_R_X25Y96/INT_R.SS2END3->>IMUX31 INT_R_X25Y96/INT_R.SS2END3->>SR1BEG_S0 INT_R_X25Y98/INT_R.SE2END3->>IMUX39 INT_R_X25Y98/INT_R.SE2END3->>IMUX6 INT_R_X25Y98/INT_R.SE2END3->>SS2BEG3 INT_R_X25Y98/INT_R.SE2END3->>SW2BEG3 INT_R_X27Y100/INT_R.EE2END0->>EE2BEG0 INT_R_X27Y100/INT_R.EE2END0->>IMUX24 INT_R_X27Y100/INT_R.EE2END0->>IMUX32 INT_R_X27Y103/INT_R.ER1END0->>IMUX1 INT_R_X27Y103/INT_R.ER1END0->>IMUX18 INT_R_X27Y103/INT_R.ER1END0->>IMUX25 INT_R_X27Y103/INT_R.SE2END3->>IMUX30 INT_R_X27Y103/INT_R.SE2END3->>SW2BEG3 INT_R_X27Y104/INT_R.EL1END2->>IMUX13 INT_R_X27Y104/INT_R.EL1END2->>IMUX20 INT_R_X27Y106/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y106/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X27Y106/INT_R.NE2END1->>BYP_ALT1 INT_R_X27Y106/INT_R.NE2END1->>EE2BEG1 INT_R_X27Y106/INT_R.NE2END1->>IMUX11 INT_R_X27Y106/INT_R.NE2END1->>IMUX18 INT_R_X27Y106/INT_R.NE2END1->>IMUX26 INT_R_X27Y91/INT_R.SL1END2->>WL1BEG1 INT_R_X27Y92/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y92/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X27Y92/INT_R.SR1END2->>FAN_ALT5 INT_R_X27Y92/INT_R.SR1END2->>IMUX22 INT_R_X27Y92/INT_R.SR1END2->>SL1BEG2 INT_R_X27Y92/INT_R.SR1END2->>WL1BEG1 INT_R_X27Y93/INT_R.WL1END1->>IMUX27 INT_R_X27Y93/INT_R.WL1END1->>IMUX35 INT_R_X27Y93/INT_R.WL1END1->>SR1BEG2 INT_R_X29Y100/INT_R.EE2END0->>IMUX33 INT_R_X29Y100/INT_R.EE2END0->>IMUX40 INT_R_X29Y100/INT_R.NN2END1->>EL1BEG0 INT_R_X29Y100/INT_R.NN2END1->>NE2BEG1 INT_R_X29Y105/INT_R.WL1END0->>IMUX10 INT_R_X29Y105/INT_R.WL1END0->>IMUX2 INT_R_X29Y105/INT_R.WL1END0->>IMUX24 INT_R_X29Y106/INT_R.EE2END1->>IMUX43 INT_R_X29Y106/INT_R.EE2END1->>SE2BEG1 INT_R_X29Y106/INT_R.EE2END1->>WR1BEG2 INT_R_X29Y88/INT_R.SL1END0->>IMUX24 INT_R_X29Y89/INT_R.EL1END0->>IMUX1 INT_R_X29Y89/INT_R.EL1END0->>SL1BEG0 INT_R_X29Y93/INT_R.SS2END1->>IMUX12 INT_R_X29Y94/INT_R.SL1END1->>IMUX11 INT_R_X29Y95/INT_R.SE2END1->>IMUX10 INT_R_X29Y95/INT_R.SE2END1->>IMUX18 INT_R_X29Y95/INT_R.SE2END1->>NR1BEG1 INT_R_X29Y95/INT_R.SE2END1->>SL1BEG1 INT_R_X29Y95/INT_R.SE2END1->>SS2BEG1 INT_R_X29Y96/INT_R.NR1END1->>NN2BEG1 INT_R_X29Y98/INT_R.NN2END1->>IMUX10 INT_R_X29Y98/INT_R.NN2END1->>IMUX25 INT_R_X29Y98/INT_R.NN2END1->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 170, 

aluoprb[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][0]_i_2_n_0 - 
wires: BRKH_INT_X23Y99/BRKH_INT_NE2BEG2 CLBLL_R_X21Y100/CLBLL_IMUX45 CLBLL_R_X21Y100/CLBLL_LL_D2 CLBLL_R_X21Y100/CLBLL_WL1END2 CLBLL_R_X21Y93/CLBLL_IMUX22 CLBLL_R_X21Y93/CLBLL_IMUX6 CLBLL_R_X21Y93/CLBLL_LL_C3 CLBLL_R_X21Y93/CLBLL_L_A1 CLBLL_R_X21Y93/CLBLL_WW2END2 CLBLL_R_X23Y100/CLBLL_NE2A2 CLBLL_R_X23Y100/CLBLL_WR1END3 CLBLL_R_X23Y93/CLBLL_EL1BEG1 CLBLL_R_X23Y93/CLBLL_IMUX31 CLBLL_R_X23Y93/CLBLL_LL_C5 CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y93/CLBLL_L_AMUX CLBLL_R_X23Y94/CLBLL_IMUX33 CLBLL_R_X23Y94/CLBLL_L_C1 CLBLL_R_X25Y93/CLBLL_IMUX17 CLBLL_R_X25Y93/CLBLL_IMUX45 CLBLL_R_X25Y93/CLBLL_LL_B3 CLBLL_R_X25Y93/CLBLL_LL_D2 CLBLM_L_X22Y100/CLBLM_WL1END2 CLBLM_L_X22Y93/CLBLM_WW2END2 CLBLM_L_X24Y100/CLBLM_IMUX43 CLBLM_L_X24Y100/CLBLM_M_D6 CLBLM_L_X24Y100/CLBLM_NE2A2 CLBLM_L_X24Y100/CLBLM_WR1END3 CLBLM_L_X24Y93/CLBLM_EL1BEG1 CLBLM_L_X24Y93/CLBLM_IMUX18 CLBLM_L_X24Y93/CLBLM_IMUX34 CLBLM_L_X24Y93/CLBLM_L_C6 CLBLM_L_X24Y93/CLBLM_M_B2 INT_L_X22Y100/WL1BEG2 INT_L_X22Y100/WR1END_S1_0 INT_L_X22Y101/WR1END0 INT_L_X22Y93/WW2A2 INT_L_X24Y100/IMUX_L43 INT_L_X24Y100/NE2END2 INT_L_X24Y100/WR1BEG3 INT_L_X24Y93/EL1END1 INT_L_X24Y93/ER1BEG2 INT_L_X24Y93/IMUX_L18 INT_L_X24Y93/IMUX_L34 INT_R_X21Y100/IMUX45 INT_R_X21Y100/WL1END2 INT_R_X21Y93/IMUX22 INT_R_X21Y93/IMUX6 INT_R_X21Y93/WW2END2 INT_R_X23Y100/NE2A2 INT_R_X23Y100/WR1BEG_S0 INT_R_X23Y100/WR1END3 INT_R_X23Y101/WR1BEG0 INT_R_X23Y93/BYP_ALT3 INT_R_X23Y93/BYP_BOUNCE3 INT_R_X23Y93/EL1BEG1 INT_R_X23Y93/IMUX31 INT_R_X23Y93/LOGIC_OUTS16 INT_R_X23Y93/NN6BEG2 INT_R_X23Y93/WW2BEG2 INT_R_X23Y94/BYP_BOUNCE_N3_3 INT_R_X23Y94/IMUX33 INT_R_X23Y94/NN6A2 INT_R_X23Y95/NN6B2 INT_R_X23Y96/NN6C2 INT_R_X23Y97/NN6D2 INT_R_X23Y98/NN6E2 INT_R_X23Y99/NE2BEG2 INT_R_X23Y99/NN6END2 INT_R_X25Y93/ER1END2 INT_R_X25Y93/FAN_ALT5 INT_R_X25Y93/FAN_BOUNCE5 INT_R_X25Y93/IMUX17 INT_R_X25Y93/IMUX45 VBRK_X60Y105/VBRK_NE2A2 VBRK_X60Y105/VBRK_WR1END3 VBRK_X60Y97/VBRK_EL1BEG1 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y93/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X22Y100/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X24Y100/INT_L.NE2END2->>IMUX_L43 INT_L_X24Y100/INT_L.NE2END2->>WR1BEG3 INT_L_X24Y93/INT_L.EL1END1->>ER1BEG2 INT_L_X24Y93/INT_L.EL1END1->>IMUX_L18 INT_L_X24Y93/INT_L.EL1END1->>IMUX_L34 INT_R_X21Y100/INT_R.WL1END2->>IMUX45 INT_R_X21Y93/INT_R.WW2END2->>IMUX22 INT_R_X21Y93/INT_R.WW2END2->>IMUX6 INT_R_X23Y100/INT_R.WR1END3->>WR1BEG_S0 INT_R_X23Y93/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X23Y93/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X23Y93/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X23Y93/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X23Y93/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X23Y93/INT_R.LOGIC_OUTS16->>WW2BEG2 INT_R_X23Y94/INT_R.BYP_BOUNCE_N3_3->>IMUX33 INT_R_X23Y99/INT_R.NN6END2->>NE2BEG2 INT_R_X25Y93/INT_R.ER1END2->>FAN_ALT5 INT_R_X25Y93/INT_R.ER1END2->>IMUX45 INT_R_X25Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y93/INT_R.FAN_BOUNCE5->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][1]_i_2_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_NW2END_S0_0 BRKH_INT_X22Y99/BRKH_INT_NW2BEG0 BRKH_INT_X23Y99/BRKH_INT_NN6A0 CLBLL_R_X21Y100/CLBLL_IMUX16 CLBLL_R_X21Y100/CLBLL_L_B3 CLBLL_R_X21Y100/CLBLL_NW2A0 CLBLL_R_X21Y96/CLBLL_SE2A0 CLBLL_R_X21Y97/CLBLL_IMUX9 CLBLL_R_X21Y97/CLBLL_L_A5 CLBLL_R_X21Y97/CLBLL_SW2A0 CLBLL_R_X23Y103/CLBLL_EL1BEG3 CLBLL_R_X23Y103/CLBLL_IMUX29 CLBLL_R_X23Y103/CLBLL_LL_C2 CLBLL_R_X23Y96/CLBLL_ER1BEG2 CLBLL_R_X23Y96/CLBLL_IMUX43 CLBLL_R_X23Y96/CLBLL_LL_D6 CLBLL_R_X23Y97/CLBLL_SE2A0 CLBLL_R_X23Y98/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y98/CLBLL_L_CMUX CLBLL_R_X25Y95/CLBLL_IMUX38 CLBLL_R_X25Y95/CLBLL_LL_D3 CLBLL_R_X25Y96/CLBLL_IMUX32 CLBLL_R_X25Y96/CLBLL_LL_C1 CLBLM_L_X22Y100/CLBLM_NW2A0 CLBLM_L_X22Y96/CLBLM_SE2A0 CLBLM_L_X22Y97/CLBLM_SW2A0 CLBLM_L_X24Y103/CLBLM_EL1BEG3 CLBLM_L_X24Y103/CLBLM_IMUX22 CLBLM_L_X24Y103/CLBLM_M_C3 CLBLM_L_X24Y96/CLBLM_ER1BEG2 CLBLM_L_X24Y96/CLBLM_IMUX21 CLBLM_L_X24Y96/CLBLM_L_C4 CLBLM_L_X24Y97/CLBLM_IMUX9 CLBLM_L_X24Y97/CLBLM_L_A5 CLBLM_L_X24Y97/CLBLM_SE2A0 INT_L_X22Y100/NW2A0 INT_L_X22Y96/ER1BEG1 INT_L_X22Y96/SE2END0 INT_L_X22Y97/SW2A0 INT_L_X22Y98/NW2END_S0_0 INT_L_X22Y98/SR1BEG_S0 INT_L_X22Y98/SW2BEG0 INT_L_X22Y99/NW2BEG0 INT_L_X22Y99/NW2END0 INT_L_X24Y103/EL1END3 INT_L_X24Y103/IMUX_L22 INT_L_X24Y96/EL1BEG3 INT_L_X24Y96/ER1END2 INT_L_X24Y96/IMUX_L21 INT_L_X24Y96/SE2A0 INT_L_X24Y97/EL1BEG_N3 INT_L_X24Y97/IMUX_L9 INT_L_X24Y97/SE2BEG0 INT_L_X24Y97/SE2END0 INT_R_X21Y100/IMUX16 INT_R_X21Y100/NW2END0 INT_R_X21Y96/SE2A0 INT_R_X21Y97/IMUX9 INT_R_X21Y97/SE2BEG0 INT_R_X21Y97/SW2END0 INT_R_X21Y99/NW2END_S0_0 INT_R_X23Y100/NN6B0 INT_R_X23Y101/NN6C0 INT_R_X23Y102/NN6D0 INT_R_X23Y103/BYP_ALT1 INT_R_X23Y103/BYP_BOUNCE1 INT_R_X23Y103/EL1BEG3 INT_R_X23Y103/IMUX29 INT_R_X23Y103/NN6E0 INT_R_X23Y103/NN6END_S1_0 INT_R_X23Y103/SR1BEG_S0 INT_R_X23Y104/EL1BEG_N3 INT_R_X23Y104/NN6END0 INT_R_X23Y96/ER1BEG2 INT_R_X23Y96/ER1END1 INT_R_X23Y96/IMUX43 INT_R_X23Y97/SE2A0 INT_R_X23Y98/LOGIC_OUTS18 INT_R_X23Y98/NN6BEG0 INT_R_X23Y98/NW2BEG0 INT_R_X23Y98/SE2BEG0 INT_R_X23Y99/NN6A0 INT_R_X23Y99/NW2A0 INT_R_X25Y95/IMUX38 INT_R_X25Y95/SL1END3 INT_R_X25Y96/EL1END3 INT_R_X25Y96/IMUX32 INT_R_X25Y96/SE2END0 INT_R_X25Y96/SL1BEG3 VBRK_X60Y100/VBRK_ER1BEG2 VBRK_X60Y101/VBRK_SE2A0 VBRK_X60Y108/VBRK_EL1BEG3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y98/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y96/INT_L.SE2END0->>ER1BEG1 INT_L_X22Y98/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X22Y98/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X22Y99/INT_L.NW2END0->>NW2BEG0 INT_L_X24Y103/INT_L.EL1END3->>IMUX_L22 INT_L_X24Y96/INT_L.ER1END2->>IMUX_L21 INT_L_X24Y97/INT_L.SE2END0->>EL1BEG_N3 INT_L_X24Y97/INT_L.SE2END0->>IMUX_L9 INT_L_X24Y97/INT_L.SE2END0->>SE2BEG0 INT_R_X21Y100/INT_R.NW2END0->>IMUX16 INT_R_X21Y97/INT_R.SW2END0->>IMUX9 INT_R_X21Y97/INT_R.SW2END0->>SE2BEG0 INT_R_X23Y103/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y103/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X23Y103/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X23Y103/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X23Y104/INT_R.NN6END0->>EL1BEG_N3 INT_R_X23Y96/INT_R.ER1END1->>ER1BEG2 INT_R_X23Y96/INT_R.ER1END1->>IMUX43 INT_R_X23Y98/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X23Y98/INT_R.LOGIC_OUTS18->>NW2BEG0 INT_R_X23Y98/INT_R.LOGIC_OUTS18->>SE2BEG0 INT_R_X25Y95/INT_R.SL1END3->>IMUX38 INT_R_X25Y96/INT_R.EL1END3->>SL1BEG3 INT_R_X25Y96/INT_R.SE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[2] - 
wires: CLBLL_R_X23Y94/CLBLL_LL_CMUX CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y94/CLBLM_BYP4 CLBLM_L_X22Y94/CLBLM_M_BX INT_L_X22Y94/BYP_ALT4 INT_L_X22Y94/BYP_L4 INT_L_X22Y94/NW2END_S0_0 INT_L_X22Y94/SR1BEG_S0 INT_L_X22Y95/NW2END0 INT_R_X23Y94/LOGIC_OUTS22 INT_R_X23Y94/NW2BEG0 INT_R_X23Y95/NW2A0 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y94/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X22Y94/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y94/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X22Y94/INT_L.SR1BEG_S0->>BYP_ALT4 INT_R_X23Y94/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][2]_i_2_n_0 - 
wires: BRKH_INT_X23Y99/BRKH_INT_NE6D2 CLBLL_R_X21Y100/CLBLL_IMUX36 CLBLL_R_X21Y100/CLBLL_L_D2 CLBLL_R_X21Y100/CLBLL_WW2END1 CLBLL_R_X23Y100/CLBLL_NE4C2 CLBLL_R_X23Y102/CLBLL_WR1END0 CLBLL_R_X23Y94/CLBLL_IMUX22 CLBLL_R_X23Y94/CLBLL_LL_C3 CLBLL_R_X23Y95/CLBLL_IMUX27 CLBLL_R_X23Y95/CLBLL_IMUX3 CLBLL_R_X23Y95/CLBLL_LL_B4 CLBLL_R_X23Y95/CLBLL_L_A2 CLBLL_R_X23Y95/CLBLL_WL1END1 CLBLL_R_X23Y96/CLBLL_EE2A2 CLBLM_L_X22Y100/CLBLM_WW2END1 CLBLM_L_X22Y96/CLBLM_IMUX21 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y96/CLBLM_L_AMUX CLBLM_L_X22Y96/CLBLM_L_C4 CLBLM_L_X24Y100/CLBLM_NE4C2 CLBLM_L_X24Y101/CLBLM_IMUX15 CLBLM_L_X24Y101/CLBLM_M_B1 CLBLM_L_X24Y102/CLBLM_WR1END0 CLBLM_L_X24Y103/CLBLM_IMUX38 CLBLM_L_X24Y103/CLBLM_M_D3 CLBLM_L_X24Y95/CLBLM_IMUX28 CLBLM_L_X24Y95/CLBLM_M_C4 CLBLM_L_X24Y95/CLBLM_WL1END1 CLBLM_L_X24Y96/CLBLM_EE2A2 CLBLM_L_X24Y96/CLBLM_IMUX37 CLBLM_L_X24Y96/CLBLM_L_D4 INT_L_X22Y100/WW2A1 INT_L_X22Y96/EE2BEG2 INT_L_X22Y96/IMUX_L21 INT_L_X22Y96/LOGIC_OUTS_L16 INT_L_X22Y96/NE6BEG2 INT_L_X24Y100/NE2BEG2 INT_L_X24Y100/NE6END2 INT_L_X24Y100/NN2BEG2 INT_L_X24Y101/IMUX_L15 INT_L_X24Y101/NE2A2 INT_L_X24Y101/NN2A2 INT_L_X24Y101/WR1BEG_S0 INT_L_X24Y101/WR1END3 INT_L_X24Y102/NE2BEG2 INT_L_X24Y102/NN2END2 INT_L_X24Y102/WR1BEG0 INT_L_X24Y103/IMUX_L38 INT_L_X24Y103/NE2A2 INT_L_X24Y103/WR1END3 INT_L_X24Y95/IMUX_L28 INT_L_X24Y95/SW2END2 INT_L_X24Y95/WL1BEG1 INT_L_X24Y96/EE2END2 INT_L_X24Y96/IMUX_L37 INT_L_X24Y96/NE2BEG2 INT_L_X24Y97/NE2A2 INT_R_X21Y100/IMUX36 INT_R_X21Y100/WW2END1 INT_R_X23Y100/NE6E2 INT_R_X23Y100/SR1END1 INT_R_X23Y100/WW2BEG1 INT_R_X23Y101/SR1BEG1 INT_R_X23Y101/SR1BEG_S0 INT_R_X23Y101/WR1END_S1_0 INT_R_X23Y102/WR1END0 INT_R_X23Y94/IMUX22 INT_R_X23Y94/SR1END2 INT_R_X23Y95/IMUX27 INT_R_X23Y95/IMUX3 INT_R_X23Y95/SR1BEG2 INT_R_X23Y95/WL1END1 INT_R_X23Y96/EE2A2 INT_R_X23Y96/NE6A2 INT_R_X23Y97/NE6B2 INT_R_X23Y98/NE6C2 INT_R_X23Y99/NE6D2 INT_R_X25Y101/NE2END2 INT_R_X25Y101/WR1BEG3 INT_R_X25Y103/NE2END2 INT_R_X25Y103/WR1BEG3 INT_R_X25Y95/SW2A2 INT_R_X25Y96/SL1END2 INT_R_X25Y96/SW2BEG2 INT_R_X25Y97/NE2END2 INT_R_X25Y97/SL1BEG2 VBRK_X60Y100/VBRK_EE2A2 VBRK_X60Y105/VBRK_NE4C2 VBRK_X60Y107/VBRK_WR1END0 VBRK_X60Y99/VBRK_WL1END1 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X22Y96/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X22Y96/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X22Y96/INT_L.LOGIC_OUTS_L16->>NE6BEG2 INT_L_X24Y100/INT_L.NE6END2->>NE2BEG2 INT_L_X24Y100/INT_L.NE6END2->>NN2BEG2 INT_L_X24Y101/INT_L.WR1END3->>IMUX_L15 INT_L_X24Y101/INT_L.WR1END3->>WR1BEG_S0 INT_L_X24Y102/INT_L.NN2END2->>NE2BEG2 INT_L_X24Y103/INT_L.WR1END3->>IMUX_L38 INT_L_X24Y95/INT_L.SW2END2->>IMUX_L28 INT_L_X24Y95/INT_L.SW2END2->>WL1BEG1 INT_L_X24Y96/INT_L.EE2END2->>IMUX_L37 INT_L_X24Y96/INT_L.EE2END2->>NE2BEG2 INT_R_X21Y100/INT_R.WW2END1->>IMUX36 INT_R_X23Y100/INT_R.SR1END1->>WW2BEG1 INT_R_X23Y101/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X23Y101/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y94/INT_R.SR1END2->>IMUX22 INT_R_X23Y95/INT_R.WL1END1->>IMUX27 INT_R_X23Y95/INT_R.WL1END1->>IMUX3 INT_R_X23Y95/INT_R.WL1END1->>SR1BEG2 INT_R_X25Y101/INT_R.NE2END2->>WR1BEG3 INT_R_X25Y103/INT_R.NE2END2->>WR1BEG3 INT_R_X25Y96/INT_R.SL1END2->>SW2BEG2 INT_R_X25Y97/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[3] - 
wires: CLBLL_R_X23Y94/CLBLL_SW2A3 CLBLM_L_X22Y94/CLBLM_BYP3 CLBLM_L_X22Y94/CLBLM_M_CX CLBLM_L_X24Y94/CLBLM_SW2A3 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y95/CLBLM_M_BMUX INT_L_X22Y94/BYP_ALT3 INT_L_X22Y94/BYP_L3 INT_L_X22Y94/WL1END2 INT_L_X24Y94/SW2A3 INT_L_X24Y95/LOGIC_OUTS_L21 INT_L_X24Y95/SW2BEG3 INT_R_X23Y94/SW2END3 INT_R_X23Y94/WL1BEG2 INT_R_X23Y95/SW2END_N0_3 VBRK_X60Y98/VBRK_SW2A3 
pips: CLBLM_L_X22Y94/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X24Y95/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y94/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y94/INT_L.WL1END2->>BYP_ALT3 INT_L_X24Y95/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X23Y94/INT_R.SW2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][3]_i_2_n_0 - 
wires: BRKH_INT_X23Y99/BRKH_INT_SW6D1 BRKH_INT_X25Y99/BRKH_INT_NN2BEG2 CLBLL_R_X21Y101/CLBLL_IMUX36 CLBLL_R_X21Y101/CLBLL_L_D2 CLBLL_R_X21Y101/CLBLL_WL1END2 CLBLL_R_X21Y99/CLBLL_IMUX6 CLBLL_R_X21Y99/CLBLL_L_A1 CLBLL_R_X21Y99/CLBLL_WW2END2 CLBLL_R_X23Y102/CLBLL_SW4A1 CLBLL_R_X23Y102/CLBLL_WL1END0 CLBLL_R_X23Y104/CLBLL_IMUX19 CLBLL_R_X23Y104/CLBLL_L_B2 CLBLL_R_X23Y97/CLBLL_ER1BEG3 CLBLL_R_X23Y99/CLBLL_WW2END2 CLBLL_R_X25Y94/CLBLL_IMUX39 CLBLL_R_X25Y94/CLBLL_L_D3 CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y99/CLBLL_L_AMUX CLBLM_L_X22Y101/CLBLM_WL1END2 CLBLM_L_X22Y97/CLBLM_IMUX2 CLBLM_L_X22Y97/CLBLM_M_A2 CLBLM_L_X22Y99/CLBLM_WW2END2 CLBLM_L_X24Y102/CLBLM_IMUX27 CLBLM_L_X24Y102/CLBLM_M_B4 CLBLM_L_X24Y102/CLBLM_SW4A1 CLBLM_L_X24Y102/CLBLM_WL1END0 CLBLM_L_X24Y95/CLBLM_IMUX15 CLBLM_L_X24Y95/CLBLM_IMUX39 CLBLM_L_X24Y95/CLBLM_IMUX47 CLBLM_L_X24Y95/CLBLM_L_D3 CLBLM_L_X24Y95/CLBLM_M_B1 CLBLM_L_X24Y95/CLBLM_M_D5 CLBLM_L_X24Y97/CLBLM_ER1BEG3 CLBLM_L_X24Y99/CLBLM_WW2END2 INT_L_X22Y101/WL1BEG2 INT_L_X22Y101/WL1END3 INT_L_X22Y102/WL1END_N1_3 INT_L_X22Y97/IMUX_L2 INT_L_X22Y97/SL1END1 INT_L_X22Y98/SL1BEG1 INT_L_X22Y98/SW6END1 INT_L_X22Y99/WW2A2 INT_L_X24Y102/IMUX_L27 INT_L_X24Y102/NW2END2 INT_L_X24Y102/SW6BEG1 INT_L_X24Y102/WL1BEG0 INT_L_X24Y94/SE2A3 INT_L_X24Y95/IMUX_L15 INT_L_X24Y95/IMUX_L39 INT_L_X24Y95/IMUX_L47 INT_L_X24Y95/SE2BEG3 INT_L_X24Y95/SS2END3 INT_L_X24Y96/SS2A3 INT_L_X24Y96/SS2END_N0_3 INT_L_X24Y97/ER1END3 INT_L_X24Y97/SS2BEG3 INT_L_X24Y98/ER1END_N3_3 INT_L_X24Y99/WW2A2 INT_R_X21Y101/IMUX36 INT_R_X21Y101/WL1END2 INT_R_X21Y99/IMUX6 INT_R_X21Y99/WW2END2 INT_R_X23Y100/SW6C1 INT_R_X23Y101/SW6B1 INT_R_X23Y101/WL1BEG3 INT_R_X23Y102/NN2BEG1 INT_R_X23Y102/SW6A1 INT_R_X23Y102/WL1BEG_N3 INT_R_X23Y102/WL1END0 INT_R_X23Y103/NN2A1 INT_R_X23Y104/IMUX19 INT_R_X23Y104/NN2END1 INT_R_X23Y97/ER1BEG3 INT_R_X23Y97/SS2END2 INT_R_X23Y98/SS2A2 INT_R_X23Y98/SW6E1 INT_R_X23Y99/SS2BEG2 INT_R_X23Y99/SW6D1 INT_R_X23Y99/WW2BEG2 INT_R_X23Y99/WW2END2 INT_R_X25Y100/NN2A2 INT_R_X25Y101/NN2END2 INT_R_X25Y101/NW2BEG2 INT_R_X25Y102/NW2A2 INT_R_X25Y94/IMUX39 INT_R_X25Y94/SE2END3 INT_R_X25Y99/LOGIC_OUTS16 INT_R_X25Y99/NN2BEG2 INT_R_X25Y99/WW2BEG2 VBRK_X60Y101/VBRK_ER1BEG3 VBRK_X60Y103/VBRK_WW2END2 VBRK_X60Y107/VBRK_SW4A1 VBRK_X60Y107/VBRK_WL1END0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y99/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y101/INT_L.WL1END3->>WL1BEG2 INT_L_X22Y97/INT_L.SL1END1->>IMUX_L2 INT_L_X22Y98/INT_L.SW6END1->>SL1BEG1 INT_L_X24Y102/INT_L.NW2END2->>IMUX_L27 INT_L_X24Y102/INT_L.NW2END2->>SW6BEG1 INT_L_X24Y102/INT_L.NW2END2->>WL1BEG0 INT_L_X24Y95/INT_L.SS2END3->>IMUX_L15 INT_L_X24Y95/INT_L.SS2END3->>IMUX_L39 INT_L_X24Y95/INT_L.SS2END3->>IMUX_L47 INT_L_X24Y95/INT_L.SS2END3->>SE2BEG3 INT_L_X24Y97/INT_L.ER1END3->>SS2BEG3 INT_R_X21Y101/INT_R.WL1END2->>IMUX36 INT_R_X21Y99/INT_R.WW2END2->>IMUX6 INT_R_X23Y102/INT_R.WL1END0->>NN2BEG1 INT_R_X23Y102/INT_R.WL1END0->>WL1BEG_N3 INT_R_X23Y104/INT_R.NN2END1->>IMUX19 INT_R_X23Y97/INT_R.SS2END2->>ER1BEG3 INT_R_X23Y99/INT_R.WW2END2->>SS2BEG2 INT_R_X23Y99/INT_R.WW2END2->>WW2BEG2 INT_R_X25Y101/INT_R.NN2END2->>NW2BEG2 INT_R_X25Y94/INT_R.SE2END3->>IMUX39 INT_R_X25Y99/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X25Y99/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[4] - 
wires: CLBLL_R_X21Y96/CLBLL_IMUX7 CLBLL_R_X21Y96/CLBLL_LL_A1 CLBLL_R_X21Y98/CLBLL_LL_BMUX CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS21 INT_R_X21Y96/IMUX7 INT_R_X21Y96/SS2END3 INT_R_X21Y97/SS2A3 INT_R_X21Y97/SS2END_N0_3 INT_R_X21Y98/LOGIC_OUTS21 INT_R_X21Y98/SS2BEG3 
pips: CLBLL_R_X21Y96/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X21Y96/INT_R.SS2END3->>IMUX7 INT_R_X21Y98/INT_R.LOGIC_OUTS21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][4]_i_2_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_SW6E0 BRKH_INT_X24Y99/BRKH_INT_SS6C2 CLBLL_R_X21Y103/CLBLL_SW4A0 CLBLL_R_X21Y98/CLBLL_IMUX24 CLBLL_R_X21Y98/CLBLL_LL_B5 CLBLL_R_X23Y104/CLBLL_ER1BEG2 CLBLL_R_X23Y104/CLBLL_IMUX3 CLBLL_R_X23Y104/CLBLL_L_A2 CLBLL_R_X23Y95/CLBLL_IMUX17 CLBLL_R_X23Y95/CLBLL_IMUX33 CLBLL_R_X23Y95/CLBLL_LL_B3 CLBLL_R_X23Y95/CLBLL_L_C1 CLBLL_R_X23Y95/CLBLL_SW2A2 CLBLL_R_X23Y96/CLBLL_WW2A2 CLBLM_L_X22Y103/CLBLM_IMUX1 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y103/CLBLM_L_CMUX CLBLM_L_X22Y103/CLBLM_M_A3 CLBLM_L_X22Y103/CLBLM_SW4A0 CLBLM_L_X22Y104/CLBLM_IMUX33 CLBLM_L_X22Y104/CLBLM_L_C1 CLBLM_L_X22Y96/CLBLM_IMUX46 CLBLM_L_X22Y96/CLBLM_L_D5 CLBLM_L_X24Y102/CLBLM_IMUX22 CLBLM_L_X24Y102/CLBLM_M_C3 CLBLM_L_X24Y104/CLBLM_ER1BEG2 CLBLM_L_X24Y104/CLBLM_IMUX13 CLBLM_L_X24Y104/CLBLM_L_B6 CLBLM_L_X24Y95/CLBLM_SW2A2 CLBLM_L_X24Y96/CLBLM_WW2A2 INT_L_X20Y98/SE2A0 INT_L_X20Y99/SE2BEG0 INT_L_X20Y99/SW6END0 INT_L_X22Y103/IMUX_L1 INT_L_X22Y103/LOGIC_OUTS_L18 INT_L_X22Y103/NN2BEG0 INT_L_X22Y103/SW6BEG0 INT_L_X22Y104/ER1BEG1 INT_L_X22Y104/IMUX_L33 INT_L_X22Y104/NN2A0 INT_L_X22Y104/NN2END_S2_0 INT_L_X22Y104/SR1BEG_S0 INT_L_X22Y105/NN2END0 INT_L_X22Y96/IMUX_L46 INT_L_X22Y96/WW2END2 INT_L_X24Y100/SS6B2 INT_L_X24Y101/SS6A2 INT_L_X24Y102/IMUX_L22 INT_L_X24Y102/SS2END2 INT_L_X24Y102/SS6BEG2 INT_L_X24Y103/SS2A2 INT_L_X24Y104/ER1END2 INT_L_X24Y104/IMUX_L13 INT_L_X24Y104/SS2BEG2 INT_L_X24Y95/SW2A2 INT_L_X24Y96/SS6END2 INT_L_X24Y96/SW2BEG2 INT_L_X24Y96/WW2BEG2 INT_L_X24Y97/SS6E2 INT_L_X24Y98/SS6D2 INT_L_X24Y99/SS6C2 INT_R_X21Y100/SW6D0 INT_R_X21Y101/SW6C0 INT_R_X21Y102/SW6B0 INT_R_X21Y103/SW6A0 INT_R_X21Y98/IMUX24 INT_R_X21Y98/SE2END0 INT_R_X21Y99/SW6E0 INT_R_X23Y104/ER1BEG2 INT_R_X23Y104/ER1END1 INT_R_X23Y104/IMUX3 INT_R_X23Y95/FAN_ALT5 INT_R_X23Y95/FAN_BOUNCE5 INT_R_X23Y95/IMUX17 INT_R_X23Y95/IMUX33 INT_R_X23Y95/SW2END2 INT_R_X23Y96/WW2A2 VBRK_X60Y100/VBRK_WW2A2 VBRK_X60Y109/VBRK_ER1BEG2 VBRK_X60Y99/VBRK_SW2A2 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y103/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X20Y99/INT_L.SW6END0->>SE2BEG0 INT_L_X22Y103/INT_L.LOGIC_OUTS_L18->>IMUX_L1 INT_L_X22Y103/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X22Y103/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_L_X22Y104/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X22Y104/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X22Y104/INT_L.SR1BEG_S0->>IMUX_L33 INT_L_X22Y96/INT_L.WW2END2->>IMUX_L46 INT_L_X24Y102/INT_L.SS2END2->>IMUX_L22 INT_L_X24Y102/INT_L.SS2END2->>SS6BEG2 INT_L_X24Y104/INT_L.ER1END2->>IMUX_L13 INT_L_X24Y104/INT_L.ER1END2->>SS2BEG2 INT_L_X24Y96/INT_L.SS6END2->>SW2BEG2 INT_L_X24Y96/INT_L.SS6END2->>WW2BEG2 INT_R_X21Y98/INT_R.SE2END0->>IMUX24 INT_R_X23Y104/INT_R.ER1END1->>ER1BEG2 INT_R_X23Y104/INT_R.ER1END1->>IMUX3 INT_R_X23Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y95/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X23Y95/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X23Y95/INT_R.SW2END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[5] - 
wires: CLBLL_R_X21Y96/CLBLL_IMUX10 CLBLL_R_X21Y96/CLBLL_L_A4 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y98/CLBLL_L_BMUX INT_R_X21Y96/IMUX10 INT_R_X21Y96/SS2END0 INT_R_X21Y97/SS2A0 INT_R_X21Y98/LOGIC_OUTS17 INT_R_X21Y98/SR1BEG_S0 INT_R_X21Y98/SS2BEG0 
pips: CLBLL_R_X21Y96/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X21Y96/INT_R.SS2END0->>IMUX10 INT_R_X21Y98/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X21Y98/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][5]_i_2_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS2A1 CLBLL_R_X21Y103/CLBLL_IMUX30 CLBLL_R_X21Y103/CLBLL_L_C5 CLBLL_R_X21Y103/CLBLL_WW2END0 CLBLL_R_X21Y98/CLBLL_EE2BEG1 CLBLL_R_X21Y98/CLBLL_IMUX19 CLBLL_R_X21Y98/CLBLL_L_B2 CLBLL_R_X23Y103/CLBLL_IMUX24 CLBLL_R_X23Y103/CLBLL_IMUX41 CLBLL_R_X23Y103/CLBLL_LL_B5 CLBLL_R_X23Y103/CLBLL_L_D1 CLBLL_R_X23Y104/CLBLL_LL_CMUX CLBLL_R_X23Y104/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y105/CLBLL_IMUX19 CLBLL_R_X23Y105/CLBLL_IMUX22 CLBLL_R_X23Y105/CLBLL_LL_C3 CLBLL_R_X23Y105/CLBLL_L_B2 CLBLL_R_X23Y98/CLBLL_IMUX22 CLBLL_R_X23Y98/CLBLL_IMUX43 CLBLL_R_X23Y98/CLBLL_LL_C3 CLBLL_R_X23Y98/CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_IMUX2 CLBLM_L_X20Y100/CLBLM_M_A2 CLBLM_L_X22Y103/CLBLM_WW2END0 CLBLM_L_X22Y98/CLBLM_EE2BEG1 INT_L_X20Y100/IMUX_L2 INT_L_X20Y100/SW2END0 INT_L_X22Y103/WW2A0 INT_L_X22Y98/EE2A1 INT_R_X21Y100/SR1END1 INT_R_X21Y100/SS2BEG1 INT_R_X21Y100/SW2A0 INT_R_X21Y101/SR1BEG1 INT_R_X21Y101/SS2END0 INT_R_X21Y101/SW2BEG0 INT_R_X21Y102/SS2A0 INT_R_X21Y103/BYP_ALT4 INT_R_X21Y103/BYP_BOUNCE4 INT_R_X21Y103/IMUX30 INT_R_X21Y103/SS2BEG0 INT_R_X21Y103/WW2END0 INT_R_X21Y98/EE2BEG1 INT_R_X21Y98/IMUX19 INT_R_X21Y98/SS2END1 INT_R_X21Y99/SS2A1 INT_R_X23Y103/IMUX24 INT_R_X23Y103/IMUX41 INT_R_X23Y103/SL1END0 INT_R_X23Y103/WW2BEG0 INT_R_X23Y104/LOGIC_OUTS22 INT_R_X23Y104/NL1BEG2 INT_R_X23Y104/NL1BEG_N3 INT_R_X23Y104/NR1BEG3 INT_R_X23Y104/SL1BEG0 INT_R_X23Y105/IMUX19 INT_R_X23Y105/IMUX22 INT_R_X23Y105/NL1END2 INT_R_X23Y105/NR1END3 INT_R_X23Y98/BYP_ALT4 INT_R_X23Y98/BYP_BOUNCE4 INT_R_X23Y98/EE2END1 INT_R_X23Y98/IMUX22 INT_R_X23Y98/IMUX43 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y104/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y100/INT_L.SW2END0->>IMUX_L2 INT_R_X21Y100/INT_R.SR1END1->>SS2BEG1 INT_R_X21Y101/INT_R.SS2END0->>SR1BEG1 INT_R_X21Y101/INT_R.SS2END0->>SW2BEG0 INT_R_X21Y103/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y103/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X21Y103/INT_R.WW2END0->>BYP_ALT4 INT_R_X21Y103/INT_R.WW2END0->>SS2BEG0 INT_R_X21Y98/INT_R.SS2END1->>EE2BEG1 INT_R_X21Y98/INT_R.SS2END1->>IMUX19 INT_R_X23Y103/INT_R.SL1END0->>IMUX24 INT_R_X23Y103/INT_R.SL1END0->>IMUX41 INT_R_X23Y103/INT_R.SL1END0->>WW2BEG0 INT_R_X23Y104/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y104/INT_R.LOGIC_OUTS22->>SL1BEG0 INT_R_X23Y104/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X23Y104/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X23Y105/INT_R.NL1END2->>IMUX19 INT_R_X23Y105/INT_R.NR1END3->>IMUX22 INT_R_X23Y98/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y98/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X23Y98/INT_R.EE2END1->>BYP_ALT4 INT_R_X23Y98/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[6] - 
wires: CLBLM_L_X22Y96/CLBLM_BYP4 CLBLM_L_X22Y96/CLBLM_M_BX CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y98/CLBLM_M_BMUX INT_L_X22Y96/BYP_ALT4 INT_L_X22Y96/BYP_L4 INT_L_X22Y96/SR1BEG_S0 INT_L_X22Y96/SS2END3 INT_L_X22Y97/SS2A3 INT_L_X22Y97/SS2END_N0_3 INT_L_X22Y98/LOGIC_OUTS_L21 INT_L_X22Y98/SS2BEG3 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y98/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y96/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y96/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y96/INT_L.SS2END3->>SR1BEG_S0 INT_L_X22Y98/INT_L.LOGIC_OUTS_L21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][6]_i_2_n_0 - 
wires: BRKH_INT_X20Y99/BRKH_INT_SS2A3 BRKH_INT_X24Y99/BRKH_INT_SS6C1 CLBLL_R_X21Y102/CLBLL_EL1BEG1 CLBLL_R_X21Y102/CLBLL_IMUX46 CLBLL_R_X21Y102/CLBLL_LL_AMUX CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y102/CLBLL_L_D5 CLBLL_R_X23Y102/CLBLL_EE2A1 CLBLL_R_X23Y97/CLBLL_WR1END2 CLBLM_L_X20Y100/CLBLM_IMUX7 CLBLM_L_X20Y100/CLBLM_M_A1 CLBLM_L_X20Y103/CLBLM_IMUX3 CLBLM_L_X20Y103/CLBLM_L_A2 CLBLM_L_X20Y98/CLBLM_IMUX3 CLBLM_L_X20Y98/CLBLM_L_A2 CLBLM_L_X22Y102/CLBLM_EL1BEG1 CLBLM_L_X22Y98/CLBLM_IMUX17 CLBLM_L_X22Y98/CLBLM_IMUX43 CLBLM_L_X22Y98/CLBLM_M_B3 CLBLM_L_X22Y98/CLBLM_M_D6 CLBLM_L_X24Y102/CLBLM_EE2A1 CLBLM_L_X24Y102/CLBLM_IMUX40 CLBLM_L_X24Y102/CLBLM_M_D1 CLBLM_L_X24Y104/CLBLM_IMUX12 CLBLM_L_X24Y104/CLBLM_IMUX28 CLBLM_L_X24Y104/CLBLM_M_B6 CLBLM_L_X24Y104/CLBLM_M_C4 CLBLM_L_X24Y97/CLBLM_WR1END2 CLBLM_L_X24Y98/CLBLM_IMUX29 CLBLM_L_X24Y98/CLBLM_M_C2 INT_L_X20Y100/IMUX_L7 INT_L_X20Y100/SS2BEG3 INT_L_X20Y100/SW2END3 INT_L_X20Y101/SW2END_N0_3 INT_L_X20Y103/IMUX_L3 INT_L_X20Y103/NW2END2 INT_L_X20Y98/FAN_ALT3 INT_L_X20Y98/FAN_BOUNCE3 INT_L_X20Y98/IMUX_L3 INT_L_X20Y98/SS2END3 INT_L_X20Y99/SS2A3 INT_L_X20Y99/SS2END_N0_3 INT_L_X22Y102/EE2BEG1 INT_L_X22Y102/EL1END1 INT_L_X22Y97/FAN_BOUNCE_S3_6 INT_L_X22Y98/FAN_ALT6 INT_L_X22Y98/FAN_BOUNCE6 INT_L_X22Y98/IMUX_L17 INT_L_X22Y98/IMUX_L43 INT_L_X22Y98/NW2END2 INT_L_X24Y100/SS6B1 INT_L_X24Y101/FAN_BOUNCE_S3_2 INT_L_X24Y101/SS6A1 INT_L_X24Y102/EE2END1 INT_L_X24Y102/FAN_ALT2 INT_L_X24Y102/FAN_BOUNCE2 INT_L_X24Y102/IMUX_L40 INT_L_X24Y102/NN2BEG1 INT_L_X24Y102/SS6BEG1 INT_L_X24Y103/NN2A1 INT_L_X24Y104/BYP_ALT4 INT_L_X24Y104/BYP_BOUNCE4 INT_L_X24Y104/IMUX_L12 INT_L_X24Y104/IMUX_L28 INT_L_X24Y104/NN2END1 INT_L_X24Y96/NR1BEG1 INT_L_X24Y96/SS6END1 INT_L_X24Y97/NR1BEG1 INT_L_X24Y97/NR1END1 INT_L_X24Y97/SS6E1 INT_L_X24Y97/WR1BEG2 INT_L_X24Y98/GFAN1 INT_L_X24Y98/IMUX_L29 INT_L_X24Y98/NR1END1 INT_L_X24Y98/SS6D1 INT_L_X24Y99/SS6C1 INT_R_X21Y100/SW2A3 INT_R_X21Y101/SR1END3 INT_R_X21Y101/SW2BEG3 INT_R_X21Y102/BYP_ALT2 INT_R_X21Y102/BYP_BOUNCE2 INT_R_X21Y102/EL1BEG1 INT_R_X21Y102/IMUX46 INT_R_X21Y102/LOGIC_OUTS20 INT_R_X21Y102/NW2BEG2 INT_R_X21Y102/SR1BEG3 INT_R_X21Y102/SR1END_N3_3 INT_R_X21Y103/BYP_BOUNCE_N3_2 INT_R_X21Y103/NW2A2 INT_R_X23Y102/EE2A1 INT_R_X23Y97/NW2BEG2 INT_R_X23Y97/WR1END2 INT_R_X23Y98/NW2A2 VBRK_X60Y101/VBRK_WR1END2 VBRK_X60Y107/VBRK_EE2A1 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X21Y102/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X20Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X20Y100/INT_L.SW2END3->>IMUX_L7 INT_L_X20Y100/INT_L.SW2END3->>SS2BEG3 INT_L_X20Y103/INT_L.NW2END2->>IMUX_L3 INT_L_X20Y98/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X20Y98/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X20Y98/INT_L.SS2END3->>FAN_ALT3 INT_L_X22Y102/INT_L.EL1END1->>EE2BEG1 INT_L_X22Y98/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X22Y98/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X22Y98/INT_L.NW2END2->>FAN_ALT6 INT_L_X22Y98/INT_L.NW2END2->>IMUX_L43 INT_L_X24Y102/INT_L.EE2END1->>FAN_ALT2 INT_L_X24Y102/INT_L.EE2END1->>NN2BEG1 INT_L_X24Y102/INT_L.EE2END1->>SS6BEG1 INT_L_X24Y102/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y102/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X24Y104/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y104/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X24Y104/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X24Y104/INT_L.NN2END1->>BYP_ALT4 INT_L_X24Y96/INT_L.SS6END1->>NR1BEG1 INT_L_X24Y97/INT_L.NR1END1->>NR1BEG1 INT_L_X24Y97/INT_L.NR1END1->>WR1BEG2 INT_L_X24Y98/INT_L.GFAN1->>IMUX_L29 INT_L_X24Y98/INT_L.NR1END1->>GFAN1 INT_R_X21Y101/INT_R.SR1END3->>SW2BEG3 INT_R_X21Y102/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X21Y102/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X21Y102/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X21Y102/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X21Y102/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X21Y102/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X23Y97/INT_R.WR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

aluoprb[7]_i_1_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_FAN6 CLBLL_R_X21Y93/CLBLL_L_CE CLBLL_R_X21Y94/CLBLL_NW2A1 CLBLL_R_X21Y96/CLBLL_EE2BEG1 CLBLL_R_X21Y96/CLBLL_FAN6 CLBLL_R_X21Y96/CLBLL_FAN7 CLBLL_R_X21Y96/CLBLL_LL_CE CLBLL_R_X21Y96/CLBLL_L_CE CLBLL_R_X21Y97/CLBLL_FAN6 CLBLL_R_X21Y97/CLBLL_L_CE CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y93/CLBLM_L_B CLBLM_L_X22Y94/CLBLM_FAN7 CLBLM_L_X22Y94/CLBLM_M_CE CLBLM_L_X22Y94/CLBLM_NW2A1 CLBLM_L_X22Y96/CLBLM_EE2BEG1 CLBLM_L_X22Y96/CLBLM_FAN7 CLBLM_L_X22Y96/CLBLM_M_CE INT_L_X22Y93/LOGIC_OUTS_L9 INT_L_X22Y93/NR1BEG1 INT_L_X22Y93/NW2BEG1 INT_L_X22Y94/FAN_ALT7 INT_L_X22Y94/FAN_L7 INT_L_X22Y94/GFAN1 INT_L_X22Y94/NR1END1 INT_L_X22Y94/NW2A1 INT_L_X22Y96/EE2A1 INT_L_X22Y96/FAN_ALT7 INT_L_X22Y96/FAN_L7 INT_L_X22Y96/WR1END2 INT_R_X21Y93/FAN6 INT_R_X21Y93/FAN_ALT6 INT_R_X21Y93/SR1END1 INT_R_X21Y94/NN2BEG1 INT_R_X21Y94/NW2END1 INT_R_X21Y94/SR1BEG1 INT_R_X21Y95/NN2A1 INT_R_X21Y96/EE2BEG1 INT_R_X21Y96/FAN6 INT_R_X21Y96/FAN7 INT_R_X21Y96/FAN_ALT3 INT_R_X21Y96/FAN_ALT6 INT_R_X21Y96/FAN_ALT7 INT_R_X21Y96/FAN_BOUNCE3 INT_R_X21Y96/NL1BEG0 INT_R_X21Y96/NL1END_S3_0 INT_R_X21Y96/NN2END1 INT_R_X21Y96/NR1BEG1 INT_R_X21Y97/FAN6 INT_R_X21Y97/FAN_ALT6 INT_R_X21Y97/NL1END0 INT_R_X21Y97/NR1END1 INT_R_X23Y96/EE2END1 INT_R_X23Y96/WR1BEG2 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y96/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y96/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y97/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X22Y93/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y94/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y96/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X22Y93/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X22Y93/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_L_X22Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y94/INT_L.GFAN1->>FAN_ALT7 INT_L_X22Y94/INT_L.NR1END1->>GFAN1 INT_L_X22Y96/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y96/INT_L.WR1END2->>FAN_ALT7 INT_R_X21Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y93/INT_R.SR1END1->>FAN_ALT6 INT_R_X21Y94/INT_R.NW2END1->>NN2BEG1 INT_R_X21Y94/INT_R.NW2END1->>SR1BEG1 INT_R_X21Y96/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X21Y96/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y96/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y96/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X21Y96/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X21Y96/INT_R.NN2END1->>EE2BEG1 INT_R_X21Y96/INT_R.NN2END1->>FAN_ALT6 INT_R_X21Y96/INT_R.NN2END1->>NL1BEG0 INT_R_X21Y96/INT_R.NN2END1->>NR1BEG1 INT_R_X21Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y97/INT_R.NR1END1->>FAN_ALT6 INT_R_X23Y96/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

aluoprb[7]_i_3_n_0 - 
wires: CLBLM_L_X22Y93/CLBLM_IMUX13 CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y93/CLBLM_L_B6 CLBLM_L_X22Y93/CLBLM_L_C INT_L_X22Y93/IMUX_L13 INT_L_X22Y93/LOGIC_OUTS_L10 
pips: CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y93/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X22Y93/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

aluoprb[7] - 
wires: CLBLM_L_X22Y96/CLBLM_BYP3 CLBLM_L_X22Y96/CLBLM_M_CX CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y97/CLBLM_M_BMUX INT_L_X22Y96/BYP_ALT3 INT_L_X22Y96/BYP_L3 INT_L_X22Y96/FAN_ALT3 INT_L_X22Y96/FAN_BOUNCE3 INT_L_X22Y96/SL1END3 INT_L_X22Y97/LOGIC_OUTS_L21 INT_L_X22Y97/SL1BEG3 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y97/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y96/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y96/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y96/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X22Y96/INT_L.SL1END3->>FAN_ALT3 INT_L_X22Y97/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[6][7]_i_4_n_0 - 
wires: BRKH_INT_X20Y99/BRKH_INT_EL1BEG3 BRKH_INT_X20Y99/BRKH_INT_SS2A0 CLBLL_R_X21Y102/CLBLL_IMUX9 CLBLL_R_X21Y102/CLBLL_L_A5 CLBLL_R_X21Y102/CLBLL_NE2A0 CLBLL_R_X21Y97/CLBLL_ER1BEG1 CLBLL_R_X21Y97/CLBLL_IMUX24 CLBLL_R_X21Y97/CLBLL_LL_B5 CLBLL_R_X21Y99/CLBLL_IMUX7 CLBLL_R_X21Y99/CLBLL_LL_A1 CLBLL_R_X23Y103/CLBLL_IMUX38 CLBLL_R_X23Y103/CLBLL_LL_D3 CLBLL_R_X23Y97/CLBLL_IMUX44 CLBLL_R_X23Y97/CLBLL_LL_D4 CLBLM_L_X20Y100/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y100/CLBLM_L_CMUX CLBLM_L_X20Y98/CLBLM_IMUX9 CLBLM_L_X20Y98/CLBLM_L_A5 CLBLM_L_X22Y102/CLBLM_NE2A0 CLBLM_L_X22Y104/CLBLM_IMUX29 CLBLM_L_X22Y104/CLBLM_IMUX37 CLBLM_L_X22Y104/CLBLM_L_D4 CLBLM_L_X22Y104/CLBLM_M_C2 CLBLM_L_X22Y97/CLBLM_ER1BEG1 CLBLM_L_X22Y97/CLBLM_IMUX17 CLBLM_L_X22Y97/CLBLM_M_B3 INT_L_X20Y100/EL1BEG_N3 INT_L_X20Y100/LOGIC_OUTS_L18 INT_L_X20Y100/NE2BEG0 INT_L_X20Y100/SS2BEG0 INT_L_X20Y101/NE2A0 INT_L_X20Y97/SE2A0 INT_L_X20Y98/IMUX_L9 INT_L_X20Y98/SE2BEG0 INT_L_X20Y98/SS2END0 INT_L_X20Y99/EL1BEG3 INT_L_X20Y99/SS2A0 INT_L_X22Y101/NE2END_S3_0 INT_L_X22Y102/NE2END0 INT_L_X22Y102/NN2BEG0 INT_L_X22Y103/EL1BEG3 INT_L_X22Y103/NN2A0 INT_L_X22Y103/NN2END_S2_0 INT_L_X22Y104/EL1BEG_N3 INT_L_X22Y104/IMUX_L29 INT_L_X22Y104/IMUX_L37 INT_L_X22Y104/NL1BEG_N3 INT_L_X22Y104/NN2END0 INT_L_X22Y96/FAN_BOUNCE_S3_6 INT_L_X22Y97/ER1BEG2 INT_L_X22Y97/ER1END1 INT_L_X22Y97/FAN_ALT6 INT_L_X22Y97/FAN_BOUNCE6 INT_L_X22Y97/IMUX_L17 INT_R_X21Y100/NE2END_S3_0 INT_R_X21Y101/NE2BEG0 INT_R_X21Y101/NE2END0 INT_R_X21Y101/NR1BEG0 INT_R_X21Y102/IMUX9 INT_R_X21Y102/NE2A0 INT_R_X21Y102/NR1END0 INT_R_X21Y97/ER1BEG1 INT_R_X21Y97/IMUX24 INT_R_X21Y97/SE2END0 INT_R_X21Y99/EL1END3 INT_R_X21Y99/IMUX7 INT_R_X23Y103/EL1END3 INT_R_X23Y103/IMUX38 INT_R_X23Y97/ER1END2 INT_R_X23Y97/IMUX44 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X20Y100/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y100/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_L_X20Y100/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_L_X20Y100/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_L_X20Y98/INT_L.SS2END0->>IMUX_L9 INT_L_X20Y98/INT_L.SS2END0->>SE2BEG0 INT_L_X22Y102/INT_L.NE2END0->>NN2BEG0 INT_L_X22Y104/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X22Y104/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X22Y104/INT_L.NN2END0->>EL1BEG_N3 INT_L_X22Y104/INT_L.NN2END0->>NL1BEG_N3 INT_L_X22Y97/INT_L.ER1END1->>ER1BEG2 INT_L_X22Y97/INT_L.ER1END1->>FAN_ALT6 INT_L_X22Y97/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X22Y97/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_R_X21Y101/INT_R.NE2END0->>NE2BEG0 INT_R_X21Y101/INT_R.NE2END0->>NR1BEG0 INT_R_X21Y102/INT_R.NR1END0->>IMUX9 INT_R_X21Y97/INT_R.SE2END0->>ER1BEG1 INT_R_X21Y97/INT_R.SE2END0->>IMUX24 INT_R_X21Y99/INT_R.EL1END3->>IMUX7 INT_R_X23Y103/INT_R.EL1END3->>IMUX38 INT_R_X23Y97/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

opcode[7]_i_2_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX7 CLBLL_R_X23Y92/CLBLL_LL_A1 CLBLL_R_X23Y93/CLBLL_LL_AMUX CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y91/CLBLM_IMUX31 CLBLM_L_X22Y91/CLBLM_M_C5 CLBLM_L_X22Y93/CLBLM_IMUX34 CLBLM_L_X22Y93/CLBLM_L_C6 INT_L_X22Y91/IMUX_L31 INT_L_X22Y91/SW2END3 INT_L_X22Y92/SW2END_N0_3 INT_L_X22Y93/IMUX_L34 INT_L_X22Y93/WL1END1 INT_R_X23Y91/SW2A3 INT_R_X23Y92/IMUX7 INT_R_X23Y92/SR1END3 INT_R_X23Y92/SW2BEG3 INT_R_X23Y93/LOGIC_OUTS20 INT_R_X23Y93/SR1BEG3 INT_R_X23Y93/SR1END_N3_3 INT_R_X23Y93/WL1BEG1 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X22Y91/INT_L.SW2END3->>IMUX_L31 INT_L_X22Y93/INT_L.WL1END1->>IMUX_L34 INT_R_X23Y92/INT_R.SR1END3->>IMUX7 INT_R_X23Y92/INT_R.SR1END3->>SW2BEG3 INT_R_X23Y93/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X23Y93/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

aluoprb_reg_n_0_[0] - 
wires: CLBLL_R_X21Y93/CLBLL_EL1BEG3 CLBLL_R_X21Y93/CLBLL_IMUX36 CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y93/CLBLL_L_AQ CLBLL_R_X21Y93/CLBLL_L_D2 CLBLL_R_X21Y94/CLBLL_IMUX0 CLBLL_R_X21Y94/CLBLL_IMUX1 CLBLL_R_X21Y94/CLBLL_LL_A3 CLBLL_R_X21Y94/CLBLL_L_A3 CLBLM_L_X22Y93/CLBLM_EL1BEG3 CLBLM_L_X22Y93/CLBLM_IMUX7 CLBLM_L_X22Y93/CLBLM_M_A1 INT_L_X22Y93/EL1END3 INT_L_X22Y93/IMUX_L7 INT_R_X21Y93/BYP_ALT0 INT_R_X21Y93/BYP_BOUNCE0 INT_R_X21Y93/EL1BEG3 INT_R_X21Y93/IMUX36 INT_R_X21Y93/LOGIC_OUTS0 INT_R_X21Y93/NR1BEG0 INT_R_X21Y94/EL1BEG_N3 INT_R_X21Y94/IMUX0 INT_R_X21Y94/IMUX1 INT_R_X21Y94/NR1END0 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y93/INT_L.EL1END3->>IMUX_L7 INT_R_X21Y93/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y93/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X21Y93/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X21Y93/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X21Y94/INT_R.NR1END0->>EL1BEG_N3 INT_R_X21Y94/INT_R.NR1END0->>IMUX0 INT_R_X21Y94/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[1] - 
wires: CLBLL_R_X21Y94/CLBLL_IMUX19 CLBLL_R_X21Y94/CLBLL_IMUX27 CLBLL_R_X21Y94/CLBLL_LL_B4 CLBLL_R_X21Y94/CLBLL_L_B2 CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y97/CLBLL_L_AQ CLBLM_L_X20Y94/CLBLM_IMUX11 CLBLM_L_X20Y94/CLBLM_IMUX19 CLBLM_L_X20Y94/CLBLM_L_B2 CLBLM_L_X20Y94/CLBLM_M_A4 INT_L_X20Y94/IMUX_L11 INT_L_X20Y94/IMUX_L19 INT_L_X20Y94/SW2END1 INT_R_X21Y94/IMUX19 INT_R_X21Y94/IMUX27 INT_R_X21Y94/SS2END1 INT_R_X21Y94/SW2A1 INT_R_X21Y95/SL1END1 INT_R_X21Y95/SS2A1 INT_R_X21Y95/SW2BEG1 INT_R_X21Y96/SL1BEG1 INT_R_X21Y96/SR1END1 INT_R_X21Y96/SS2BEG1 INT_R_X21Y97/LOGIC_OUTS0 INT_R_X21Y97/SR1BEG1 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X20Y94/INT_L.SW2END1->>IMUX_L11 INT_L_X20Y94/INT_L.SW2END1->>IMUX_L19 INT_R_X21Y94/INT_R.SS2END1->>IMUX19 INT_R_X21Y94/INT_R.SS2END1->>IMUX27 INT_R_X21Y95/INT_R.SL1END1->>SW2BEG1 INT_R_X21Y96/INT_R.SR1END1->>SL1BEG1 INT_R_X21Y96/INT_R.SR1END1->>SS2BEG1 INT_R_X21Y97/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[2] - 
wires: CLBLL_R_X21Y94/CLBLL_IMUX32 CLBLL_R_X21Y94/CLBLL_IMUX33 CLBLL_R_X21Y94/CLBLL_LL_C1 CLBLL_R_X21Y94/CLBLL_L_C1 CLBLL_R_X21Y94/CLBLL_WL1END0 CLBLL_R_X21Y94/CLBLL_WW2A1 CLBLM_L_X20Y94/CLBLM_IMUX20 CLBLM_L_X20Y94/CLBLM_L_C2 CLBLM_L_X22Y94/CLBLM_IMUX10 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y94/CLBLM_L_A4 CLBLM_L_X22Y94/CLBLM_M_BQ CLBLM_L_X22Y94/CLBLM_WL1END0 CLBLM_L_X22Y94/CLBLM_WW2A1 INT_L_X20Y94/IMUX_L20 INT_L_X20Y94/WW2END1 INT_L_X22Y94/IMUX_L10 INT_L_X22Y94/LOGIC_OUTS_L5 INT_L_X22Y94/WL1BEG0 INT_L_X22Y94/WW2BEG1 INT_R_X21Y94/IMUX32 INT_R_X21Y94/IMUX33 INT_R_X21Y94/WL1END0 INT_R_X21Y94/WW2A1 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y94/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X20Y94/INT_L.WW2END1->>IMUX_L20 INT_L_X22Y94/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X22Y94/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X22Y94/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X21Y94/INT_R.WL1END0->>IMUX32 INT_R_X21Y94/INT_R.WL1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[3] - 
wires: CLBLL_R_X21Y94/CLBLL_IMUX37 CLBLL_R_X21Y94/CLBLL_IMUX45 CLBLL_R_X21Y94/CLBLL_LL_D2 CLBLL_R_X21Y94/CLBLL_L_D4 CLBLL_R_X21Y94/CLBLL_WR1END3 CLBLM_L_X20Y94/CLBLM_IMUX42 CLBLM_L_X20Y94/CLBLM_L_D6 CLBLM_L_X22Y94/CLBLM_IMUX11 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y94/CLBLM_M_A4 CLBLM_L_X22Y94/CLBLM_M_CQ CLBLM_L_X22Y94/CLBLM_WR1END3 INT_L_X20Y94/IMUX_L42 INT_L_X20Y94/WL1END1 INT_L_X22Y94/FAN_ALT5 INT_L_X22Y94/FAN_BOUNCE5 INT_L_X22Y94/IMUX_L11 INT_L_X22Y94/LOGIC_OUTS_L6 INT_L_X22Y94/WR1BEG3 INT_R_X21Y94/IMUX37 INT_R_X21Y94/IMUX45 INT_R_X21Y94/WL1BEG1 INT_R_X21Y94/WR1END3 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y94/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y94/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X20Y94/INT_L.WL1END1->>IMUX_L42 INT_L_X22Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y94/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X22Y94/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X22Y94/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X21Y94/INT_R.WR1END3->>IMUX37 INT_R_X21Y94/INT_R.WR1END3->>IMUX45 INT_R_X21Y94/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[4] - 
wires: CLBLL_R_X21Y95/CLBLL_EL1BEG3 CLBLL_R_X21Y95/CLBLL_IMUX11 CLBLL_R_X21Y95/CLBLL_IMUX3 CLBLL_R_X21Y95/CLBLL_LL_A4 CLBLL_R_X21Y95/CLBLL_L_A2 CLBLL_R_X21Y96/CLBLL_LL_AQ CLBLL_R_X21Y96/CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y95/CLBLM_IMUX10 CLBLM_L_X20Y95/CLBLM_L_A4 CLBLM_L_X22Y95/CLBLM_EL1BEG3 CLBLM_L_X22Y95/CLBLM_IMUX7 CLBLM_L_X22Y95/CLBLM_M_A1 INT_L_X20Y95/IMUX_L10 INT_L_X20Y95/WL1END0 INT_L_X22Y95/EL1END3 INT_L_X22Y95/IMUX_L7 INT_R_X21Y95/EL1BEG3 INT_R_X21Y95/IMUX11 INT_R_X21Y95/IMUX3 INT_R_X21Y95/SR1END1 INT_R_X21Y95/WL1BEG0 INT_R_X21Y96/EL1BEG_N3 INT_R_X21Y96/LOGIC_OUTS4 INT_R_X21Y96/SR1BEG1 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y96/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y95/INT_L.WL1END0->>IMUX_L10 INT_L_X22Y95/INT_L.EL1END3->>IMUX_L7 INT_R_X21Y95/INT_R.SR1END1->>IMUX11 INT_R_X21Y95/INT_R.SR1END1->>IMUX3 INT_R_X21Y95/INT_R.SR1END1->>WL1BEG0 INT_R_X21Y96/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X21Y96/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[5] - 
wires: CLBLL_R_X21Y95/CLBLL_IMUX16 CLBLL_R_X21Y95/CLBLL_IMUX17 CLBLL_R_X21Y95/CLBLL_LL_B3 CLBLL_R_X21Y95/CLBLL_L_B3 CLBLL_R_X21Y96/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y96/CLBLL_L_AQ CLBLM_L_X20Y95/CLBLM_IMUX19 CLBLM_L_X20Y95/CLBLM_L_B2 CLBLM_L_X20Y96/CLBLM_IMUX2 CLBLM_L_X20Y96/CLBLM_M_A2 INT_L_X20Y95/IMUX_L19 INT_L_X20Y95/SR1END1 INT_L_X20Y96/IMUX_L2 INT_L_X20Y96/SR1BEG1 INT_L_X20Y96/WR1END1 INT_R_X21Y95/IMUX16 INT_R_X21Y95/IMUX17 INT_R_X21Y95/SL1END0 INT_R_X21Y96/LOGIC_OUTS0 INT_R_X21Y96/SL1BEG0 INT_R_X21Y96/WR1BEG1 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y96/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y95/INT_L.SR1END1->>IMUX_L19 INT_L_X20Y96/INT_L.WR1END1->>IMUX_L2 INT_L_X20Y96/INT_L.WR1END1->>SR1BEG1 INT_R_X21Y95/INT_R.SL1END0->>IMUX16 INT_R_X21Y95/INT_R.SL1END0->>IMUX17 INT_R_X21Y96/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X21Y96/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[6] - 
wires: CLBLL_R_X21Y95/CLBLL_IMUX20 CLBLL_R_X21Y95/CLBLL_IMUX35 CLBLL_R_X21Y95/CLBLL_LL_C6 CLBLL_R_X21Y95/CLBLL_L_C2 CLBLL_R_X21Y95/CLBLL_SW2A1 CLBLL_R_X21Y96/CLBLL_WL1END0 CLBLM_L_X20Y95/CLBLM_IMUX23 CLBLM_L_X20Y95/CLBLM_L_C3 CLBLM_L_X22Y95/CLBLM_SW2A1 CLBLM_L_X22Y96/CLBLM_IMUX2 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y96/CLBLM_M_A2 CLBLM_L_X22Y96/CLBLM_M_BQ CLBLM_L_X22Y96/CLBLM_WL1END0 INT_L_X20Y95/IMUX_L23 INT_L_X20Y95/WL1END3 INT_L_X20Y96/WL1END_N1_3 INT_L_X22Y95/SW2A1 INT_L_X22Y96/IMUX_L2 INT_L_X22Y96/LOGIC_OUTS_L5 INT_L_X22Y96/SW2BEG1 INT_L_X22Y96/WL1BEG0 INT_R_X21Y95/IMUX20 INT_R_X21Y95/IMUX35 INT_R_X21Y95/SW2END1 INT_R_X21Y95/WL1BEG3 INT_R_X21Y96/WL1BEG_N3 INT_R_X21Y96/WL1END0 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X20Y95/INT_L.WL1END3->>IMUX_L23 INT_L_X22Y96/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X22Y96/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X22Y96/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X21Y95/INT_R.SW2END1->>IMUX20 INT_R_X21Y95/INT_R.SW2END1->>IMUX35 INT_R_X21Y96/INT_R.WL1END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

aluoprb_reg_n_0_[7] - 
wires: CLBLL_R_X21Y95/CLBLL_IMUX42 CLBLL_R_X21Y95/CLBLL_IMUX43 CLBLL_R_X21Y95/CLBLL_LL_D6 CLBLL_R_X21Y95/CLBLL_L_D6 CLBLL_R_X21Y95/CLBLL_WL1END1 CLBLM_L_X20Y95/CLBLM_IMUX37 CLBLM_L_X20Y95/CLBLM_L_D4 CLBLM_L_X22Y95/CLBLM_IMUX45 CLBLM_L_X22Y95/CLBLM_M_D2 CLBLM_L_X22Y95/CLBLM_WL1END1 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS6 CLBLM_L_X22Y96/CLBLM_M_CQ INT_L_X20Y95/IMUX_L37 INT_L_X20Y95/WR1END3 INT_L_X22Y95/IMUX_L45 INT_L_X22Y95/SL1END2 INT_L_X22Y95/WL1BEG1 INT_L_X22Y96/LOGIC_OUTS_L6 INT_L_X22Y96/SL1BEG2 INT_R_X21Y95/IMUX42 INT_R_X21Y95/IMUX43 INT_R_X21Y95/WL1END1 INT_R_X21Y95/WR1BEG3 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y95/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X20Y95/INT_L.WR1END3->>IMUX_L37 INT_L_X22Y95/INT_L.SL1END2->>IMUX_L45 INT_L_X22Y95/INT_L.SL1END2->>WL1BEG1 INT_L_X22Y96/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_R_X21Y95/INT_R.WL1END1->>IMUX42 INT_R_X21Y95/INT_R.WL1END1->>IMUX43 INT_R_X21Y95/INT_R.WL1END1->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

alusel[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alusel[2]_i_2_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y92/CLBLL_L_D CLBLL_R_X21Y93/CLBLL_NE2A3 CLBLM_L_X22Y92/CLBLM_IMUX17 CLBLM_L_X22Y92/CLBLM_IMUX2 CLBLM_L_X22Y92/CLBLM_IMUX22 CLBLM_L_X22Y92/CLBLM_M_A2 CLBLM_L_X22Y92/CLBLM_M_B3 CLBLM_L_X22Y92/CLBLM_M_C3 CLBLM_L_X22Y93/CLBLM_NE2A3 INT_L_X22Y92/IMUX_L17 INT_L_X22Y92/IMUX_L2 INT_L_X22Y92/IMUX_L22 INT_L_X22Y92/SL1END3 INT_L_X22Y92/SR1BEG_S0 INT_L_X22Y93/NE2END3 INT_L_X22Y93/SL1BEG3 INT_R_X21Y92/LOGIC_OUTS11 INT_R_X21Y92/NE2BEG3 INT_R_X21Y93/NE2A3 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X22Y92/INT_L.SL1END3->>IMUX_L22 INT_L_X22Y92/INT_L.SL1END3->>SR1BEG_S0 INT_L_X22Y92/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X22Y92/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X22Y93/INT_L.NE2END3->>SL1BEG3 INT_R_X21Y92/INT_R.LOGIC_OUTS11->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

alusel_reg_n_0_[0] - 
wires: CLBLL_R_X21Y94/CLBLL_WW2A3 CLBLL_R_X21Y97/CLBLL_IMUX1 CLBLL_R_X21Y97/CLBLL_IMUX37 CLBLL_R_X21Y97/CLBLL_LL_A3 CLBLL_R_X21Y97/CLBLL_L_D4 CLBLL_R_X21Y97/CLBLL_NW2A3 CLBLL_R_X21Y97/CLBLL_WR1END0 CLBLL_R_X21Y99/CLBLL_IMUX16 CLBLL_R_X21Y99/CLBLL_IMUX24 CLBLL_R_X21Y99/CLBLL_IMUX30 CLBLL_R_X21Y99/CLBLL_LL_B5 CLBLL_R_X21Y99/CLBLL_L_B3 CLBLL_R_X21Y99/CLBLL_L_C5 CLBLL_R_X21Y99/CLBLL_SE4BEG0 CLBLM_L_X20Y94/CLBLM_IMUX15 CLBLM_L_X20Y94/CLBLM_IMUX7 CLBLM_L_X20Y94/CLBLM_M_A1 CLBLM_L_X20Y94/CLBLM_M_B1 CLBLM_L_X20Y95/CLBLM_IMUX24 CLBLM_L_X20Y95/CLBLM_M_B5 CLBLM_L_X20Y96/CLBLM_IMUX12 CLBLM_L_X20Y96/CLBLM_IMUX31 CLBLM_L_X20Y96/CLBLM_IMUX4 CLBLM_L_X20Y96/CLBLM_IMUX44 CLBLM_L_X20Y96/CLBLM_M_A6 CLBLM_L_X20Y96/CLBLM_M_B6 CLBLM_L_X20Y96/CLBLM_M_C5 CLBLM_L_X20Y96/CLBLM_M_D4 CLBLM_L_X20Y97/CLBLM_IMUX24 CLBLM_L_X20Y97/CLBLM_M_B5 CLBLM_L_X20Y98/CLBLM_IMUX24 CLBLM_L_X20Y98/CLBLM_M_B5 CLBLM_L_X22Y92/CLBLM_IMUX1 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y92/CLBLM_M_A3 CLBLM_L_X22Y92/CLBLM_M_AQ CLBLM_L_X22Y93/CLBLM_IMUX1 CLBLM_L_X22Y93/CLBLM_IMUX24 CLBLM_L_X22Y93/CLBLM_IMUX32 CLBLM_L_X22Y93/CLBLM_M_A3 CLBLM_L_X22Y93/CLBLM_M_B5 CLBLM_L_X22Y93/CLBLM_M_C1 CLBLM_L_X22Y94/CLBLM_IMUX15 CLBLM_L_X22Y94/CLBLM_IMUX26 CLBLM_L_X22Y94/CLBLM_IMUX8 CLBLM_L_X22Y94/CLBLM_IMUX9 CLBLM_L_X22Y94/CLBLM_L_A5 CLBLM_L_X22Y94/CLBLM_L_B4 CLBLM_L_X22Y94/CLBLM_M_A5 CLBLM_L_X22Y94/CLBLM_M_B1 CLBLM_L_X22Y94/CLBLM_WW2A3 CLBLM_L_X22Y95/CLBLM_IMUX24 CLBLM_L_X22Y95/CLBLM_IMUX40 CLBLM_L_X22Y95/CLBLM_IMUX8 CLBLM_L_X22Y95/CLBLM_IMUX9 CLBLM_L_X22Y95/CLBLM_L_A5 CLBLM_L_X22Y95/CLBLM_M_A5 CLBLM_L_X22Y95/CLBLM_M_B5 CLBLM_L_X22Y95/CLBLM_M_D1 CLBLM_L_X22Y96/CLBLM_IMUX1 CLBLM_L_X22Y96/CLBLM_IMUX12 CLBLM_L_X22Y96/CLBLM_M_A3 CLBLM_L_X22Y96/CLBLM_M_B6 CLBLM_L_X22Y97/CLBLM_NW2A3 CLBLM_L_X22Y97/CLBLM_WR1END0 CLBLM_L_X22Y99/CLBLM_SE4BEG0 INT_L_X20Y94/IMUX_L15 INT_L_X20Y94/IMUX_L7 INT_L_X20Y94/WW2END3 INT_L_X20Y95/IMUX_L24 INT_L_X20Y95/NL1BEG2 INT_L_X20Y95/NL1BEG_N3 INT_L_X20Y95/NN2BEG0 INT_L_X20Y95/WW2END_N0_3 INT_L_X20Y96/IMUX_L12 INT_L_X20Y96/IMUX_L31 INT_L_X20Y96/IMUX_L4 INT_L_X20Y96/IMUX_L44 INT_L_X20Y96/NL1END2 INT_L_X20Y96/NN2A0 INT_L_X20Y96/NN2END_S2_0 INT_L_X20Y97/IMUX_L24 INT_L_X20Y97/NN2END0 INT_L_X20Y97/NR1BEG0 INT_L_X20Y98/IMUX_L24 INT_L_X20Y98/NE2BEG0 INT_L_X20Y98/NR1END0 INT_L_X20Y99/NE2A0 INT_L_X22Y92/IMUX_L1 INT_L_X22Y92/LOGIC_OUTS_L4 INT_L_X22Y92/NN2BEG0 INT_L_X22Y92/NR1BEG0 INT_L_X22Y93/IMUX_L1 INT_L_X22Y93/IMUX_L24 INT_L_X22Y93/IMUX_L32 INT_L_X22Y93/NE2BEG0 INT_L_X22Y93/NN2A0 INT_L_X22Y93/NN2BEG0 INT_L_X22Y93/NN2END_S2_0 INT_L_X22Y93/NR1END0 INT_L_X22Y94/IMUX_L15 INT_L_X22Y94/IMUX_L26 INT_L_X22Y94/IMUX_L8 INT_L_X22Y94/IMUX_L9 INT_L_X22Y94/NE2A0 INT_L_X22Y94/NN2A0 INT_L_X22Y94/NN2BEG0 INT_L_X22Y94/NN2END0 INT_L_X22Y94/NN2END_S2_0 INT_L_X22Y94/WL1END3 INT_L_X22Y94/WR1END1 INT_L_X22Y94/WW2BEG3 INT_L_X22Y95/IMUX_L24 INT_L_X22Y95/IMUX_L40 INT_L_X22Y95/IMUX_L8 INT_L_X22Y95/IMUX_L9 INT_L_X22Y95/NN2A0 INT_L_X22Y95/NN2END0 INT_L_X22Y95/NN2END_S2_0 INT_L_X22Y95/SE6E0 INT_L_X22Y95/WL1END_N1_3 INT_L_X22Y96/FAN_ALT1 INT_L_X22Y96/FAN_BOUNCE1 INT_L_X22Y96/IMUX_L1 INT_L_X22Y96/IMUX_L12 INT_L_X22Y96/NL1BEG_N3 INT_L_X22Y96/NN2END0 INT_L_X22Y96/NW2BEG3 INT_L_X22Y96/SE6D0 INT_L_X22Y96/WR1BEG_S0 INT_L_X22Y97/NW2A3 INT_L_X22Y97/SE6C0 INT_L_X22Y97/WR1BEG0 INT_L_X22Y98/SE6B0 INT_L_X22Y99/SE6A0 INT_R_X21Y94/WW2A3 INT_R_X21Y96/WR1END_S1_0 INT_R_X21Y97/IMUX1 INT_R_X21Y97/IMUX37 INT_R_X21Y97/NW2END3 INT_R_X21Y97/WR1END0 INT_R_X21Y98/NE2END_S3_0 INT_R_X21Y99/IMUX16 INT_R_X21Y99/IMUX24 INT_R_X21Y99/IMUX30 INT_R_X21Y99/NE2END0 INT_R_X21Y99/NL1BEG_N3 INT_R_X21Y99/SE6BEG0 INT_R_X23Y93/NE2END_S3_0 INT_R_X23Y94/NE2END0 INT_R_X23Y94/WL1BEG3 INT_R_X23Y94/WR1BEG1 INT_R_X23Y95/SE6END0 INT_R_X23Y95/WL1BEG_N3 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X20Y94/INT_L.WW2END3->>IMUX_L15 INT_L_X20Y94/INT_L.WW2END3->>IMUX_L7 INT_L_X20Y95/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X20Y95/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X20Y95/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_L_X20Y95/INT_L.WW2END_N0_3->>NN2BEG0 INT_L_X20Y96/INT_L.NL1END2->>IMUX_L12 INT_L_X20Y96/INT_L.NL1END2->>IMUX_L4 INT_L_X20Y96/INT_L.NL1END2->>IMUX_L44 INT_L_X20Y96/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X20Y97/INT_L.NN2END0->>IMUX_L24 INT_L_X20Y97/INT_L.NN2END0->>NR1BEG0 INT_L_X20Y98/INT_L.NR1END0->>IMUX_L24 INT_L_X20Y98/INT_L.NR1END0->>NE2BEG0 INT_L_X22Y92/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X22Y92/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X22Y92/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X22Y93/INT_L.NR1END0->>IMUX_L1 INT_L_X22Y93/INT_L.NR1END0->>IMUX_L24 INT_L_X22Y93/INT_L.NR1END0->>IMUX_L32 INT_L_X22Y93/INT_L.NR1END0->>NE2BEG0 INT_L_X22Y93/INT_L.NR1END0->>NN2BEG0 INT_L_X22Y94/INT_L.NN2END0->>IMUX_L8 INT_L_X22Y94/INT_L.NN2END0->>IMUX_L9 INT_L_X22Y94/INT_L.NN2END0->>NN2BEG0 INT_L_X22Y94/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X22Y94/INT_L.WL1END3->>IMUX_L15 INT_L_X22Y94/INT_L.WR1END1->>IMUX_L26 INT_L_X22Y95/INT_L.NN2END0->>IMUX_L24 INT_L_X22Y95/INT_L.NN2END0->>IMUX_L40 INT_L_X22Y95/INT_L.NN2END0->>IMUX_L8 INT_L_X22Y95/INT_L.NN2END0->>IMUX_L9 INT_L_X22Y96/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y96/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X22Y96/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y96/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X22Y96/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X22Y96/INT_L.NN2END0->>IMUX_L1 INT_L_X22Y96/INT_L.NN2END0->>NL1BEG_N3 INT_R_X21Y97/INT_R.NW2END3->>IMUX37 INT_R_X21Y97/INT_R.WR1END0->>IMUX1 INT_R_X21Y99/INT_R.NE2END0->>IMUX16 INT_R_X21Y99/INT_R.NE2END0->>IMUX24 INT_R_X21Y99/INT_R.NE2END0->>NL1BEG_N3 INT_R_X21Y99/INT_R.NE2END0->>SE6BEG0 INT_R_X21Y99/INT_R.NL1BEG_N3->>IMUX30 INT_R_X23Y94/INT_R.NE2END0->>WR1BEG1 INT_R_X23Y95/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

alusel[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alusel_reg_n_0_[1] - 
wires: CLBLL_R_X21Y94/CLBLL_WW2A0 CLBLL_R_X21Y96/CLBLL_WW2A0 CLBLL_R_X21Y97/CLBLL_IMUX39 CLBLL_R_X21Y97/CLBLL_IMUX8 CLBLL_R_X21Y97/CLBLL_LL_A5 CLBLL_R_X21Y97/CLBLL_L_D3 CLBLL_R_X21Y99/CLBLL_IMUX18 CLBLL_R_X21Y99/CLBLL_IMUX19 CLBLL_R_X21Y99/CLBLL_IMUX34 CLBLL_R_X21Y99/CLBLL_LL_B2 CLBLL_R_X21Y99/CLBLL_L_B2 CLBLL_R_X21Y99/CLBLL_L_C6 CLBLM_L_X20Y94/CLBLM_IMUX17 CLBLM_L_X20Y94/CLBLM_IMUX2 CLBLM_L_X20Y94/CLBLM_M_A2 CLBLM_L_X20Y94/CLBLM_M_B3 CLBLM_L_X20Y96/CLBLM_IMUX1 CLBLM_L_X20Y96/CLBLM_IMUX18 CLBLM_L_X20Y96/CLBLM_IMUX47 CLBLM_L_X20Y96/CLBLM_M_A3 CLBLM_L_X20Y96/CLBLM_M_B2 CLBLM_L_X20Y96/CLBLM_M_D5 CLBLM_L_X20Y97/CLBLM_IMUX18 CLBLM_L_X20Y97/CLBLM_M_B2 CLBLM_L_X20Y98/CLBLM_IMUX18 CLBLM_L_X20Y98/CLBLM_M_B2 CLBLM_L_X22Y92/CLBLM_IMUX18 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y92/CLBLM_M_B2 CLBLM_L_X22Y92/CLBLM_M_BQ CLBLM_L_X22Y93/CLBLM_IMUX2 CLBLM_L_X22Y93/CLBLM_IMUX27 CLBLM_L_X22Y93/CLBLM_IMUX29 CLBLM_L_X22Y93/CLBLM_M_A2 CLBLM_L_X22Y93/CLBLM_M_B4 CLBLM_L_X22Y93/CLBLM_M_C2 CLBLM_L_X22Y94/CLBLM_IMUX18 CLBLM_L_X22Y94/CLBLM_IMUX19 CLBLM_L_X22Y94/CLBLM_IMUX2 CLBLM_L_X22Y94/CLBLM_IMUX3 CLBLM_L_X22Y94/CLBLM_L_A2 CLBLM_L_X22Y94/CLBLM_L_B2 CLBLM_L_X22Y94/CLBLM_M_A2 CLBLM_L_X22Y94/CLBLM_M_B2 CLBLM_L_X22Y94/CLBLM_WW2A0 CLBLM_L_X22Y95/CLBLM_IMUX11 CLBLM_L_X22Y95/CLBLM_IMUX26 CLBLM_L_X22Y95/CLBLM_IMUX27 CLBLM_L_X22Y95/CLBLM_IMUX43 CLBLM_L_X22Y95/CLBLM_L_B4 CLBLM_L_X22Y95/CLBLM_M_A4 CLBLM_L_X22Y95/CLBLM_M_B4 CLBLM_L_X22Y95/CLBLM_M_D6 CLBLM_L_X22Y96/CLBLM_IMUX11 CLBLM_L_X22Y96/CLBLM_IMUX27 CLBLM_L_X22Y96/CLBLM_M_A4 CLBLM_L_X22Y96/CLBLM_M_B4 CLBLM_L_X22Y96/CLBLM_WW2A0 INT_L_X20Y94/IMUX_L17 INT_L_X20Y94/IMUX_L2 INT_L_X20Y94/WW2END0 INT_L_X20Y96/IMUX_L1 INT_L_X20Y96/IMUX_L18 INT_L_X20Y96/IMUX_L47 INT_L_X20Y96/NL1BEG0 INT_L_X20Y96/NL1END_S3_0 INT_L_X20Y96/NN2BEG1 INT_L_X20Y96/WW2END0 INT_L_X20Y97/BYP_ALT0 INT_L_X20Y97/BYP_BOUNCE0 INT_L_X20Y97/IMUX_L18 INT_L_X20Y97/NL1END0 INT_L_X20Y97/NN2A1 INT_L_X20Y98/EL1BEG0 INT_L_X20Y98/IMUX_L18 INT_L_X20Y98/NE2BEG1 INT_L_X20Y98/NN2END1 INT_L_X20Y99/NE2A1 INT_L_X22Y92/IMUX_L18 INT_L_X22Y92/LOGIC_OUTS_L5 INT_L_X22Y92/NN2BEG1 INT_L_X22Y92/NR1BEG1 INT_L_X22Y93/GFAN1 INT_L_X22Y93/IMUX_L2 INT_L_X22Y93/IMUX_L27 INT_L_X22Y93/IMUX_L29 INT_L_X22Y93/NN2A1 INT_L_X22Y93/NR1END1 INT_L_X22Y94/IMUX_L18 INT_L_X22Y94/IMUX_L19 INT_L_X22Y94/IMUX_L2 INT_L_X22Y94/IMUX_L3 INT_L_X22Y94/NN2BEG1 INT_L_X22Y94/NN2END1 INT_L_X22Y94/NR1BEG1 INT_L_X22Y94/WW2BEG0 INT_L_X22Y95/IMUX_L11 INT_L_X22Y95/IMUX_L26 INT_L_X22Y95/IMUX_L27 INT_L_X22Y95/IMUX_L43 INT_L_X22Y95/NN2A1 INT_L_X22Y95/NR1BEG1 INT_L_X22Y95/NR1END1 INT_L_X22Y96/IMUX_L11 INT_L_X22Y96/IMUX_L27 INT_L_X22Y96/NN2END1 INT_L_X22Y96/NR1END1 INT_L_X22Y96/WW2BEG0 INT_R_X21Y94/WW2A0 INT_R_X21Y96/WW2A0 INT_R_X21Y97/EL1END_S3_0 INT_R_X21Y97/IMUX39 INT_R_X21Y97/IMUX8 INT_R_X21Y97/SL1END0 INT_R_X21Y98/EL1END0 INT_R_X21Y98/SL1BEG0 INT_R_X21Y99/IMUX18 INT_R_X21Y99/IMUX19 INT_R_X21Y99/IMUX34 INT_R_X21Y99/NE2END1 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y94/INT_L.WW2END0->>IMUX_L17 INT_L_X20Y94/INT_L.WW2END0->>IMUX_L2 INT_L_X20Y96/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X20Y96/INT_L.WW2END0->>IMUX_L1 INT_L_X20Y96/INT_L.WW2END0->>IMUX_L18 INT_L_X20Y96/INT_L.WW2END0->>NL1BEG0 INT_L_X20Y96/INT_L.WW2END0->>NN2BEG1 INT_L_X20Y97/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X20Y97/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X20Y97/INT_L.NL1END0->>BYP_ALT0 INT_L_X20Y98/INT_L.NN2END1->>EL1BEG0 INT_L_X20Y98/INT_L.NN2END1->>IMUX_L18 INT_L_X20Y98/INT_L.NN2END1->>NE2BEG1 INT_L_X22Y92/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X22Y92/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X22Y92/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X22Y93/INT_L.GFAN1->>IMUX_L29 INT_L_X22Y93/INT_L.NR1END1->>GFAN1 INT_L_X22Y93/INT_L.NR1END1->>IMUX_L2 INT_L_X22Y93/INT_L.NR1END1->>IMUX_L27 INT_L_X22Y94/INT_L.NN2END1->>IMUX_L18 INT_L_X22Y94/INT_L.NN2END1->>IMUX_L19 INT_L_X22Y94/INT_L.NN2END1->>IMUX_L2 INT_L_X22Y94/INT_L.NN2END1->>IMUX_L3 INT_L_X22Y94/INT_L.NN2END1->>NN2BEG1 INT_L_X22Y94/INT_L.NN2END1->>NR1BEG1 INT_L_X22Y94/INT_L.NN2END1->>WW2BEG0 INT_L_X22Y95/INT_L.NR1END1->>IMUX_L11 INT_L_X22Y95/INT_L.NR1END1->>IMUX_L26 INT_L_X22Y95/INT_L.NR1END1->>IMUX_L27 INT_L_X22Y95/INT_L.NR1END1->>IMUX_L43 INT_L_X22Y95/INT_L.NR1END1->>NR1BEG1 INT_L_X22Y96/INT_L.NN2END1->>IMUX_L11 INT_L_X22Y96/INT_L.NN2END1->>WW2BEG0 INT_L_X22Y96/INT_L.NR1END1->>IMUX_L27 INT_R_X21Y97/INT_R.EL1END_S3_0->>IMUX39 INT_R_X21Y97/INT_R.SL1END0->>IMUX8 INT_R_X21Y98/INT_R.EL1END0->>SL1BEG0 INT_R_X21Y99/INT_R.NE2END1->>IMUX18 INT_R_X21Y99/INT_R.NE2END1->>IMUX19 INT_R_X21Y99/INT_R.NE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

alusel[2]_i_1_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_ER1BEG1 CLBLL_R_X21Y91/CLBLL_SW2A0 CLBLM_L_X22Y91/CLBLM_ER1BEG1 CLBLM_L_X22Y91/CLBLM_SW2A0 CLBLM_L_X22Y92/CLBLM_BYP4 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y92/CLBLM_M_BX CLBLM_L_X22Y92/CLBLM_M_CMUX INT_L_X22Y91/ER1END1 INT_L_X22Y91/NR1BEG1 INT_L_X22Y91/SW2A0 INT_L_X22Y92/BYP_ALT4 INT_L_X22Y92/BYP_L4 INT_L_X22Y92/LOGIC_OUTS_L22 INT_L_X22Y92/NR1END1 INT_L_X22Y92/SW2BEG0 INT_R_X21Y91/ER1BEG1 INT_R_X21Y91/SW2END0 
pips: CLBLM_L_X22Y92/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y91/INT_L.ER1END1->>NR1BEG1 INT_L_X22Y92/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y92/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_L_X22Y92/INT_L.NR1END1->>BYP_ALT4 INT_R_X21Y91/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alusel_reg_n_0_[2] - 
wires: CLBLL_R_X21Y94/CLBLL_WR1END0 CLBLL_R_X21Y97/CLBLL_IMUX11 CLBLL_R_X21Y97/CLBLL_IMUX41 CLBLL_R_X21Y97/CLBLL_LL_A4 CLBLL_R_X21Y97/CLBLL_L_D1 CLBLL_R_X21Y99/CLBLL_IMUX12 CLBLL_R_X21Y99/CLBLL_IMUX26 CLBLL_R_X21Y99/CLBLL_IMUX33 CLBLL_R_X21Y99/CLBLL_LL_B6 CLBLL_R_X21Y99/CLBLL_L_B4 CLBLL_R_X21Y99/CLBLL_L_C1 CLBLM_L_X20Y94/CLBLM_BYP1 CLBLM_L_X20Y94/CLBLM_M_AX CLBLM_L_X20Y96/CLBLM_BYP1 CLBLM_L_X20Y96/CLBLM_IMUX40 CLBLM_L_X20Y96/CLBLM_M_AX CLBLM_L_X20Y96/CLBLM_M_D1 CLBLM_L_X20Y97/CLBLM_IMUX27 CLBLM_L_X20Y97/CLBLM_M_B4 CLBLM_L_X20Y98/CLBLM_IMUX27 CLBLM_L_X20Y98/CLBLM_M_B4 CLBLM_L_X22Y92/CLBLM_IMUX29 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y92/CLBLM_M_BMUX CLBLM_L_X22Y92/CLBLM_M_C2 CLBLM_L_X22Y93/CLBLM_BYP1 CLBLM_L_X22Y93/CLBLM_IMUX22 CLBLM_L_X22Y93/CLBLM_M_AX CLBLM_L_X22Y93/CLBLM_M_C3 CLBLM_L_X22Y94/CLBLM_BYP0 CLBLM_L_X22Y94/CLBLM_BYP1 CLBLM_L_X22Y94/CLBLM_L_AX CLBLM_L_X22Y94/CLBLM_M_AX CLBLM_L_X22Y94/CLBLM_WR1END0 CLBLM_L_X22Y95/CLBLM_BYP1 CLBLM_L_X22Y95/CLBLM_IMUX14 CLBLM_L_X22Y95/CLBLM_L_B1 CLBLM_L_X22Y95/CLBLM_M_AX CLBLM_L_X22Y96/CLBLM_BYP1 CLBLM_L_X22Y96/CLBLM_M_AX INT_L_X20Y94/BYP_ALT1 INT_L_X20Y94/BYP_L1 INT_L_X20Y94/NN2BEG1 INT_L_X20Y94/WR1END1 INT_L_X20Y95/FAN_BOUNCE_S3_2 INT_L_X20Y95/NN2A1 INT_L_X20Y96/BYP_ALT1 INT_L_X20Y96/BYP_L1 INT_L_X20Y96/FAN_ALT2 INT_L_X20Y96/FAN_BOUNCE2 INT_L_X20Y96/IMUX_L40 INT_L_X20Y96/NE2BEG1 INT_L_X20Y96/NN2END1 INT_L_X20Y96/NR1BEG1 INT_L_X20Y97/IMUX_L27 INT_L_X20Y97/NE2A1 INT_L_X20Y97/NR1BEG1 INT_L_X20Y97/NR1END1 INT_L_X20Y98/IMUX_L27 INT_L_X20Y98/NR1END1 INT_L_X22Y92/BYP_ALT7 INT_L_X22Y92/BYP_BOUNCE7 INT_L_X22Y92/FAN_ALT3 INT_L_X22Y92/FAN_BOUNCE3 INT_L_X22Y92/IMUX_L29 INT_L_X22Y92/LOGIC_OUTS_L21 INT_L_X22Y92/NR1BEG3 INT_L_X22Y93/BYP_ALT0 INT_L_X22Y93/BYP_ALT1 INT_L_X22Y93/BYP_ALT6 INT_L_X22Y93/BYP_ALT7 INT_L_X22Y93/BYP_BOUNCE0 INT_L_X22Y93/BYP_BOUNCE6 INT_L_X22Y93/BYP_BOUNCE7 INT_L_X22Y93/BYP_BOUNCE_N3_7 INT_L_X22Y93/BYP_L1 INT_L_X22Y93/IMUX_L22 INT_L_X22Y93/NL1BEG2 INT_L_X22Y93/NN2BEG3 INT_L_X22Y93/NR1END3 INT_L_X22Y93/WR1BEG_S0 INT_L_X22Y94/BYP_ALT0 INT_L_X22Y94/BYP_ALT1 INT_L_X22Y94/BYP_BOUNCE_N3_6 INT_L_X22Y94/BYP_BOUNCE_N3_7 INT_L_X22Y94/BYP_L0 INT_L_X22Y94/BYP_L1 INT_L_X22Y94/NL1BEG1 INT_L_X22Y94/NL1END2 INT_L_X22Y94/NN2A3 INT_L_X22Y94/WR1BEG0 INT_L_X22Y95/BYP_ALT1 INT_L_X22Y95/BYP_ALT6 INT_L_X22Y95/BYP_BOUNCE6 INT_L_X22Y95/BYP_L1 INT_L_X22Y95/IMUX_L14 INT_L_X22Y95/NL1END1 INT_L_X22Y95/NN2END3 INT_L_X22Y96/BYP_ALT1 INT_L_X22Y96/BYP_BOUNCE_N3_6 INT_L_X22Y96/BYP_L1 INT_R_X21Y93/WR1END_S1_0 INT_R_X21Y94/WR1BEG1 INT_R_X21Y94/WR1END0 INT_R_X21Y97/IMUX11 INT_R_X21Y97/IMUX41 INT_R_X21Y97/NE2END1 INT_R_X21Y97/NN2BEG1 INT_R_X21Y98/NN2A1 INT_R_X21Y99/BYP_ALT4 INT_R_X21Y99/BYP_BOUNCE4 INT_R_X21Y99/IMUX12 INT_R_X21Y99/IMUX26 INT_R_X21Y99/IMUX33 INT_R_X21Y99/NN2END1 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X20Y94/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X20Y96/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y93/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y94/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y95/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y96/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X20Y94/INT_L.BYP_ALT1->>BYP_L1 INT_L_X20Y94/INT_L.WR1END1->>BYP_ALT1 INT_L_X20Y94/INT_L.WR1END1->>NN2BEG1 INT_L_X20Y96/INT_L.BYP_ALT1->>BYP_L1 INT_L_X20Y96/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X20Y96/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X20Y96/INT_L.NN2END1->>BYP_ALT1 INT_L_X20Y96/INT_L.NN2END1->>FAN_ALT2 INT_L_X20Y96/INT_L.NN2END1->>NE2BEG1 INT_L_X20Y96/INT_L.NN2END1->>NR1BEG1 INT_L_X20Y97/INT_L.NR1END1->>IMUX_L27 INT_L_X20Y97/INT_L.NR1END1->>NR1BEG1 INT_L_X20Y98/INT_L.NR1END1->>IMUX_L27 INT_L_X22Y92/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X22Y92/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y92/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X22Y92/INT_L.LOGIC_OUTS_L21->>BYP_ALT7 INT_L_X22Y92/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 INT_L_X22Y92/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X22Y93/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y93/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y93/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X22Y93/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X22Y93/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y93/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X22Y93/INT_L.NR1END3->>BYP_ALT6 INT_L_X22Y93/INT_L.NR1END3->>BYP_ALT7 INT_L_X22Y93/INT_L.NR1END3->>IMUX_L22 INT_L_X22Y93/INT_L.NR1END3->>NL1BEG2 INT_L_X22Y93/INT_L.NR1END3->>NN2BEG3 INT_L_X22Y93/INT_L.NR1END3->>WR1BEG_S0 INT_L_X22Y94/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y94/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y94/INT_L.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_L_X22Y94/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X22Y94/INT_L.NL1END2->>NL1BEG1 INT_L_X22Y95/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y95/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X22Y95/INT_L.NL1END1->>BYP_ALT1 INT_L_X22Y95/INT_L.NN2END3->>BYP_ALT6 INT_L_X22Y95/INT_L.NN2END3->>IMUX_L14 INT_L_X22Y96/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y96/INT_L.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_R_X21Y94/INT_R.WR1END0->>WR1BEG1 INT_R_X21Y97/INT_R.NE2END1->>IMUX11 INT_R_X21Y97/INT_R.NE2END1->>IMUX41 INT_R_X21Y97/INT_R.NE2END1->>NN2BEG1 INT_R_X21Y99/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y99/INT_R.BYP_BOUNCE4->>IMUX12 INT_R_X21Y99/INT_R.NN2END1->>BYP_ALT4 INT_R_X21Y99/INT_R.NN2END1->>IMUX26 INT_R_X21Y99/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

auxcar_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

auxcar_i_2_n_0 - 
wires: CLBLL_R_X19Y95/CLBLL_ER1BEG1 CLBLL_R_X19Y95/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y95/CLBLL_L_A CLBLM_L_X20Y95/CLBLM_ER1BEG1 CLBLM_L_X20Y95/CLBLM_IMUX4 CLBLM_L_X20Y95/CLBLM_M_A6 INT_L_X20Y95/ER1END1 INT_L_X20Y95/IMUX_L4 INT_R_X19Y95/ER1BEG1 INT_R_X19Y95/LOGIC_OUTS8 
pips: CLBLL_R_X19Y95/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y95/INT_L.ER1END1->>IMUX_L4 INT_R_X19Y95/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

auxcar_i_3_n_0 - 
wires: CLBLM_L_X20Y93/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y93/CLBLM_L_A CLBLM_L_X20Y95/CLBLM_IMUX8 CLBLM_L_X20Y95/CLBLM_M_A5 INT_L_X20Y93/LOGIC_OUTS_L8 INT_L_X20Y93/NN2BEG0 INT_L_X20Y94/NN2A0 INT_L_X20Y94/NN2END_S2_0 INT_L_X20Y95/IMUX_L8 INT_L_X20Y95/NN2END0 
pips: CLBLM_L_X20Y93/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y93/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X20Y95/INT_L.NN2END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

auxcar_reg_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_EE2A0 CLBLL_R_X23Y93/CLBLL_EE2BEG1 CLBLL_R_X23Y93/CLBLL_IMUX42 CLBLL_R_X23Y93/CLBLL_L_D6 CLBLL_R_X25Y95/CLBLL_IMUX37 CLBLL_R_X25Y95/CLBLL_L_D4 CLBLM_L_X20Y93/CLBLM_IMUX33 CLBLM_L_X20Y93/CLBLM_L_C1 CLBLM_L_X20Y95/CLBLM_IMUX1 CLBLM_L_X20Y95/CLBLM_LOGIC_OUTS4 CLBLM_L_X20Y95/CLBLM_M_A3 CLBLM_L_X20Y95/CLBLM_M_AQ CLBLM_L_X22Y93/CLBLM_EE2A0 CLBLM_L_X24Y93/CLBLM_EE2BEG1 INT_L_X20Y93/EE2BEG0 INT_L_X20Y93/IMUX_L33 INT_L_X20Y93/SS2END0 INT_L_X20Y94/SS2A0 INT_L_X20Y95/IMUX_L1 INT_L_X20Y95/LOGIC_OUTS_L4 INT_L_X20Y95/SS2BEG0 INT_L_X22Y93/EE2END0 INT_L_X22Y93/ER1BEG1 INT_L_X24Y93/EE2A1 INT_R_X21Y93/EE2A0 INT_R_X23Y93/EE2BEG1 INT_R_X23Y93/ER1END1 INT_R_X23Y93/IMUX42 INT_R_X25Y93/EE2END1 INT_R_X25Y93/NN2BEG1 INT_R_X25Y94/NN2A1 INT_R_X25Y95/BYP_ALT1 INT_R_X25Y95/BYP_BOUNCE1 INT_R_X25Y95/IMUX37 INT_R_X25Y95/NN2END1 VBRK_X60Y97/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X20Y95/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X20Y93/INT_L.SS2END0->>EE2BEG0 INT_L_X20Y93/INT_L.SS2END0->>IMUX_L33 INT_L_X20Y95/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X20Y95/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X22Y93/INT_L.EE2END0->>ER1BEG1 INT_R_X23Y93/INT_R.ER1END1->>EE2BEG1 INT_R_X23Y93/INT_R.ER1END1->>IMUX42 INT_R_X25Y93/INT_R.EE2END1->>NN2BEG1 INT_R_X25Y95/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X25Y95/INT_R.BYP_BOUNCE1->>IMUX37 INT_R_X25Y95/INT_R.NN2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data1 - 
wires: CLBLL_R_X19Y95/CLBLL_IMUX3 CLBLL_R_X19Y95/CLBLL_L_A2 CLBLL_R_X19Y95/CLBLL_WW2END1 CLBLL_R_X21Y95/CLBLL_WR1END2 CLBLL_R_X23Y95/CLBLL_IMUX11 CLBLL_R_X23Y95/CLBLL_LL_A4 CLBLL_R_X23Y95/CLBLL_WW2END1 CLBLL_R_X25Y95/CLBLL_WW2END1 CLBLL_R_X27Y95/CLBLL_EE2BEG1 CLBLL_R_X27Y95/CLBLL_EL1BEG0 CLBLL_R_X27Y95/CLBLL_LL_BQ CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y95/CLBLL_IMUX2 CLBLL_R_X29Y95/CLBLL_LL_A2 CLBLM_L_X20Y95/CLBLM_WW2END1 CLBLM_L_X22Y94/CLBLM_IMUX20 CLBLM_L_X22Y94/CLBLM_L_C2 CLBLM_L_X22Y95/CLBLM_IMUX32 CLBLM_L_X22Y95/CLBLM_M_C1 CLBLM_L_X22Y95/CLBLM_WR1END2 CLBLM_L_X24Y95/CLBLM_WW2END1 CLBLM_L_X26Y95/CLBLM_WW2END1 CLBLM_L_X28Y94/CLBLM_IMUX47 CLBLM_L_X28Y94/CLBLM_M_D5 CLBLM_L_X28Y95/CLBLM_EE2BEG1 CLBLM_L_X28Y95/CLBLM_EL1BEG0 CLBLM_L_X28Y95/CLBLM_IMUX1 CLBLM_L_X28Y95/CLBLM_M_A3 INT_L_X20Y95/WW2A1 INT_L_X22Y94/IMUX_L20 INT_L_X22Y94/SW2END1 INT_L_X22Y95/IMUX_L32 INT_L_X22Y95/WL1END0 INT_L_X22Y95/WR1BEG2 INT_L_X24Y95/WW2A1 INT_L_X26Y95/WW2A1 INT_L_X28Y94/EL1END_S3_0 INT_L_X28Y94/IMUX_L47 INT_L_X28Y95/EE2A1 INT_L_X28Y95/EL1END0 INT_L_X28Y95/IMUX_L1 INT_R_X19Y95/IMUX3 INT_R_X19Y95/WW2END1 INT_R_X21Y95/WR1END2 INT_R_X21Y95/WW2BEG1 INT_R_X23Y94/SW2A1 INT_R_X23Y95/IMUX11 INT_R_X23Y95/SW2BEG1 INT_R_X23Y95/WL1BEG0 INT_R_X23Y95/WW2END1 INT_R_X25Y95/WW2BEG1 INT_R_X25Y95/WW2END1 INT_R_X27Y95/EE2BEG1 INT_R_X27Y95/EL1BEG0 INT_R_X27Y95/LOGIC_OUTS5 INT_R_X27Y95/WW2BEG1 INT_R_X29Y95/EE2END1 INT_R_X29Y95/IMUX2 VBRK_X60Y99/VBRK_WW2END1 
pips: CLBLL_R_X19Y95/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y95/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X22Y94/INT_L.SW2END1->>IMUX_L20 INT_L_X22Y95/INT_L.WL1END0->>IMUX_L32 INT_L_X22Y95/INT_L.WL1END0->>WR1BEG2 INT_L_X28Y94/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X28Y95/INT_L.EL1END0->>IMUX_L1 INT_R_X19Y95/INT_R.WW2END1->>IMUX3 INT_R_X21Y95/INT_R.WR1END2->>WW2BEG1 INT_R_X23Y95/INT_R.WW2END1->>IMUX11 INT_R_X23Y95/INT_R.WW2END1->>SW2BEG1 INT_R_X23Y95/INT_R.WW2END1->>WL1BEG0 INT_R_X25Y95/INT_R.WW2END1->>WW2BEG1 INT_R_X27Y95/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X27Y95/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X27Y95/INT_R.LOGIC_OUTS5->>WW2BEG1 INT_R_X29Y95/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

auxcar_i_4_n_0 - 
wires: BRKH_INT_X19Y99/BRKH_INT_SS2END0 CLBLL_R_X19Y101/CLBLL_ER1BEG1 CLBLL_R_X19Y101/CLBLL_LL_A CLBLL_R_X19Y101/CLBLL_LOGIC_OUTS12 CLBLL_R_X19Y95/CLBLL_IMUX10 CLBLL_R_X19Y95/CLBLL_L_A4 CLBLM_L_X20Y101/CLBLM_ER1BEG1 CLBLM_L_X20Y101/CLBLM_IMUX20 CLBLM_L_X20Y101/CLBLM_L_C2 INT_L_X20Y101/ER1END1 INT_L_X20Y101/IMUX_L20 INT_R_X19Y100/SS2A0 INT_R_X19Y101/ER1BEG1 INT_R_X19Y101/LOGIC_OUTS12 INT_R_X19Y101/SS2BEG0 INT_R_X19Y95/IMUX10 INT_R_X19Y95/SS2END0 INT_R_X19Y96/SS2A0 INT_R_X19Y97/SS2BEG0 INT_R_X19Y97/SS2END0 INT_R_X19Y98/SS2A0 INT_R_X19Y99/SS2BEG0 INT_R_X19Y99/SS2END0 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X19Y95/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X20Y101/INT_L.ER1END1->>IMUX_L20 INT_R_X19Y101/INT_R.LOGIC_OUTS12->>ER1BEG1 INT_R_X19Y101/INT_R.LOGIC_OUTS12->>SS2BEG0 INT_R_X19Y95/INT_R.SS2END0->>IMUX10 INT_R_X19Y97/INT_R.SS2END0->>SS2BEG0 INT_R_X19Y99/INT_R.SS2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[7][7]_i_11_n_0 - 
wires: CLBLM_L_X20Y92/CLBLM_IMUX21 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y92/CLBLM_L_AMUX CLBLM_L_X20Y92/CLBLM_L_C4 CLBLM_L_X20Y93/CLBLM_IMUX6 CLBLM_L_X20Y93/CLBLM_L_A1 INT_L_X20Y92/IMUX_L21 INT_L_X20Y92/LOGIC_OUTS_L16 INT_L_X20Y92/NN2BEG2 INT_L_X20Y93/IMUX_L6 INT_L_X20Y93/NN2A2 INT_L_X20Y93/SR1END2 INT_L_X20Y94/NN2END2 INT_L_X20Y94/SR1BEG2 
pips: CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X20Y92/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y92/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X20Y92/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X20Y93/INT_L.SR1END2->>IMUX_L6 INT_L_X20Y94/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

auxcar_i_5_n_0 - 
wires: CLBLM_L_X20Y93/CLBLM_IMUX10 CLBLM_L_X20Y93/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y93/CLBLM_L_A4 CLBLM_L_X20Y93/CLBLM_L_B INT_L_X20Y93/IMUX_L10 INT_L_X20Y93/LOGIC_OUTS_L9 
pips: CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y93/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y93/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

auxcar_i_6_n_0 - 
wires: CLBLM_L_X20Y93/CLBLM_IMUX13 CLBLM_L_X20Y93/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y93/CLBLM_L_B6 CLBLM_L_X20Y93/CLBLM_L_C INT_L_X20Y93/IMUX_L13 INT_L_X20Y93/LOGIC_OUTS_L10 
pips: CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X20Y93/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y93/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

eienb_i_6_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_EE2BEG3 CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y92/CLBLL_L_BMUX CLBLL_R_X23Y90/CLBLL_ER1BEG1 CLBLL_R_X23Y90/CLBLL_IMUX17 CLBLL_R_X23Y90/CLBLL_IMUX38 CLBLL_R_X23Y90/CLBLL_LL_B3 CLBLL_R_X23Y90/CLBLL_LL_D3 CLBLM_L_X20Y93/CLBLM_IMUX21 CLBLM_L_X20Y93/CLBLM_L_C4 CLBLM_L_X22Y92/CLBLM_EE2BEG3 CLBLM_L_X24Y90/CLBLM_ER1BEG1 CLBLM_L_X24Y90/CLBLM_IMUX27 CLBLM_L_X24Y90/CLBLM_M_B4 INT_L_X20Y93/IMUX_L21 INT_L_X20Y93/NW2END3 INT_L_X22Y92/EE2A3 INT_L_X24Y90/ER1END1 INT_L_X24Y90/IMUX_L27 INT_R_X21Y92/EE2BEG3 INT_R_X21Y92/LOGIC_OUTS17 INT_R_X21Y92/NW2BEG3 INT_R_X21Y93/NW2A3 INT_R_X23Y90/ER1BEG1 INT_R_X23Y90/IMUX17 INT_R_X23Y90/IMUX38 INT_R_X23Y90/SR1BEG_S0 INT_R_X23Y90/SS2END3 INT_R_X23Y91/SS2A3 INT_R_X23Y91/SS2END_N0_3 INT_R_X23Y92/EE2END3 INT_R_X23Y92/SS2BEG3 VBRK_X60Y94/VBRK_ER1BEG1 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X20Y93/INT_L.NW2END3->>IMUX_L21 INT_L_X24Y90/INT_L.ER1END1->>IMUX_L27 INT_R_X21Y92/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X21Y92/INT_R.LOGIC_OUTS17->>NW2BEG3 INT_R_X23Y90/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X23Y90/INT_R.SR1BEG_S0->>IMUX17 INT_R_X23Y90/INT_R.SS2END3->>IMUX38 INT_R_X23Y90/INT_R.SS2END3->>SR1BEG_S0 INT_R_X23Y92/INT_R.EE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold2_reg_n_0_[0] - 
wires: CLBLL_R_X21Y93/CLBLL_WW2A3 CLBLL_R_X23Y92/CLBLL_WL1END3 CLBLL_R_X23Y93/CLBLL_IMUX27 CLBLL_R_X23Y93/CLBLL_IMUX8 CLBLL_R_X23Y93/CLBLL_LL_A5 CLBLL_R_X23Y93/CLBLL_LL_B4 CLBLL_R_X23Y93/CLBLL_WR1END2 CLBLL_R_X25Y93/CLBLL_WW2A0 CLBLL_R_X27Y93/CLBLL_EE2A0 CLBLL_R_X27Y93/CLBLL_EE2A3 CLBLL_R_X29Y93/CLBLL_IMUX2 CLBLL_R_X29Y93/CLBLL_IMUX9 CLBLL_R_X29Y93/CLBLL_LL_A2 CLBLL_R_X29Y93/CLBLL_L_A5 CLBLM_L_X20Y93/CLBLM_IMUX7 CLBLM_L_X20Y93/CLBLM_M_A1 CLBLM_L_X22Y93/CLBLM_WW2A3 CLBLM_L_X24Y92/CLBLM_WL1END3 CLBLM_L_X24Y93/CLBLM_IMUX10 CLBLM_L_X24Y93/CLBLM_L_A4 CLBLM_L_X24Y93/CLBLM_WR1END2 CLBLM_L_X26Y93/CLBLM_IMUX24 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y93/CLBLM_L_AQ CLBLM_L_X26Y93/CLBLM_M_B5 CLBLM_L_X26Y93/CLBLM_WW2A0 CLBLM_L_X28Y93/CLBLM_EE2A0 CLBLM_L_X28Y93/CLBLM_EE2A3 CLBLM_L_X28Y93/CLBLM_IMUX17 CLBLM_L_X28Y93/CLBLM_M_B3 INT_L_X20Y93/IMUX_L7 INT_L_X20Y93/WW2END3 INT_L_X20Y94/WW2END_N0_3 INT_L_X22Y93/NW2END_S0_0 INT_L_X22Y93/WW2BEG3 INT_L_X22Y94/NW2END0 INT_L_X24Y92/WL1BEG3 INT_L_X24Y93/IMUX_L10 INT_L_X24Y93/WL1BEG_N3 INT_L_X24Y93/WR1BEG2 INT_L_X24Y93/WW2END0 INT_L_X26Y93/EE2BEG0 INT_L_X26Y93/EE2BEG3 INT_L_X26Y93/IMUX_L24 INT_L_X26Y93/LOGIC_OUTS_L0 INT_L_X26Y93/NL1BEG_N3 INT_L_X26Y93/WW2BEG0 INT_L_X28Y92/ER1BEG_S0 INT_L_X28Y92/SL1END3 INT_L_X28Y93/EE2END0 INT_L_X28Y93/EE2END3 INT_L_X28Y93/ER1BEG0 INT_L_X28Y93/IMUX_L17 INT_L_X28Y93/SL1BEG3 INT_R_X21Y93/WW2A3 INT_R_X23Y92/WL1END3 INT_R_X23Y93/IMUX27 INT_R_X23Y93/IMUX8 INT_R_X23Y93/NW2BEG0 INT_R_X23Y93/WL1END_N1_3 INT_R_X23Y93/WR1END2 INT_R_X23Y94/NW2A0 INT_R_X25Y93/WW2A0 INT_R_X27Y93/EE2A0 INT_R_X27Y93/EE2A3 INT_R_X29Y93/ER1END0 INT_R_X29Y93/IMUX2 INT_R_X29Y93/IMUX9 VBRK_X60Y96/VBRK_WL1END3 VBRK_X60Y97/VBRK_WR1END2 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y93/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y93/INT_L.WW2END3->>IMUX_L7 INT_L_X22Y93/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X24Y93/INT_L.WW2END0->>IMUX_L10 INT_L_X24Y93/INT_L.WW2END0->>WL1BEG_N3 INT_L_X24Y93/INT_L.WW2END0->>WR1BEG2 INT_L_X26Y93/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X26Y93/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X26Y93/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X26Y93/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X26Y93/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X28Y92/INT_L.SL1END3->>ER1BEG_S0 INT_L_X28Y93/INT_L.EE2END0->>IMUX_L17 INT_L_X28Y93/INT_L.EE2END3->>SL1BEG3 INT_R_X23Y93/INT_R.WL1END_N1_3->>IMUX8 INT_R_X23Y93/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X23Y93/INT_R.WR1END2->>IMUX27 INT_R_X29Y93/INT_R.ER1END0->>IMUX2 INT_R_X29Y93/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

carry_i_2_n_0 - 
wires: CLBLM_L_X20Y93/CLBLM_IMUX11 CLBLM_L_X20Y93/CLBLM_M_A4 CLBLM_L_X20Y97/CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y97/CLBLM_M_A INT_L_X20Y93/IMUX_L11 INT_L_X20Y93/SR1END1 INT_L_X20Y94/SL1END0 INT_L_X20Y94/SR1BEG1 INT_L_X20Y95/SL1BEG0 INT_L_X20Y95/SS2END0 INT_L_X20Y96/SS2A0 INT_L_X20Y97/LOGIC_OUTS_L12 INT_L_X20Y97/SS2BEG0 
pips: CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y97/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y93/INT_L.SR1END1->>IMUX_L11 INT_L_X20Y94/INT_L.SL1END0->>SR1BEG1 INT_L_X20Y95/INT_L.SS2END0->>SL1BEG0 INT_L_X20Y97/INT_L.LOGIC_OUTS_L12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_i_3_n_0 - 
wires: CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y92/CLBLM_M_C CLBLM_L_X20Y93/CLBLM_IMUX4 CLBLM_L_X20Y93/CLBLM_M_A6 INT_L_X20Y92/LOGIC_OUTS_L14 INT_L_X20Y92/NR1BEG2 INT_L_X20Y93/IMUX_L4 INT_L_X20Y93/NR1END2 
pips: CLBLM_L_X20Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y93/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y92/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X20Y93/INT_L.NR1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

popdes_reg_n_0_[1] - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX8 CLBLL_R_X21Y92/CLBLL_LL_A5 CLBLL_R_X21Y92/CLBLL_NW2A0 CLBLM_L_X20Y92/CLBLM_IMUX10 CLBLM_L_X20Y92/CLBLM_IMUX7 CLBLM_L_X20Y92/CLBLM_L_A4 CLBLM_L_X20Y92/CLBLM_M_A1 CLBLM_L_X22Y91/CLBLM_IMUX6 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y91/CLBLM_L_A1 CLBLM_L_X22Y91/CLBLM_L_AQ CLBLM_L_X22Y92/CLBLM_IMUX16 CLBLM_L_X22Y92/CLBLM_IMUX33 CLBLM_L_X22Y92/CLBLM_L_B3 CLBLM_L_X22Y92/CLBLM_L_C1 CLBLM_L_X22Y92/CLBLM_NW2A0 INT_L_X20Y92/IMUX_L10 INT_L_X20Y92/IMUX_L7 INT_L_X20Y92/NW2END_S0_0 INT_L_X20Y92/WR1END1 INT_L_X20Y93/NW2END0 INT_L_X22Y91/IMUX_L6 INT_L_X22Y91/LOGIC_OUTS_L0 INT_L_X22Y91/NL1BEG_N3 INT_L_X22Y91/NR1BEG0 INT_L_X22Y91/NW2BEG0 INT_L_X22Y92/IMUX_L16 INT_L_X22Y92/IMUX_L33 INT_L_X22Y92/NR1END0 INT_L_X22Y92/NW2A0 INT_R_X21Y91/NW2END_S0_0 INT_R_X21Y92/IMUX8 INT_R_X21Y92/NW2BEG0 INT_R_X21Y92/NW2END0 INT_R_X21Y92/WR1BEG1 INT_R_X21Y93/NW2A0 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X20Y92/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X20Y92/INT_L.WR1END1->>IMUX_L10 INT_L_X22Y91/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X22Y91/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X22Y91/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X22Y91/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X22Y92/INT_L.NR1END0->>IMUX_L16 INT_L_X22Y92/INT_L.NR1END0->>IMUX_L33 INT_R_X21Y92/INT_R.NW2END0->>IMUX8 INT_R_X21Y92/INT_R.NW2END0->>NW2BEG0 INT_R_X21Y92/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

popdes_reg_n_0_[0] - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX11 CLBLL_R_X21Y92/CLBLL_LL_A4 CLBLL_R_X21Y92/CLBLL_SW2A1 CLBLL_R_X21Y92/CLBLL_WW2A1 CLBLL_R_X23Y93/CLBLL_IMUX21 CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y93/CLBLL_L_BQ CLBLL_R_X23Y93/CLBLL_L_C4 CLBLM_L_X20Y92/CLBLM_IMUX11 CLBLM_L_X20Y92/CLBLM_IMUX6 CLBLM_L_X20Y92/CLBLM_L_A1 CLBLM_L_X20Y92/CLBLM_M_A4 CLBLM_L_X22Y92/CLBLM_IMUX26 CLBLM_L_X22Y92/CLBLM_IMUX34 CLBLM_L_X22Y92/CLBLM_L_B4 CLBLM_L_X22Y92/CLBLM_L_C6 CLBLM_L_X22Y92/CLBLM_SW2A1 CLBLM_L_X22Y92/CLBLM_WW2A1 INT_L_X20Y92/BYP_ALT2 INT_L_X20Y92/BYP_BOUNCE2 INT_L_X20Y92/IMUX_L11 INT_L_X20Y92/IMUX_L6 INT_L_X20Y92/WW2END1 INT_L_X20Y93/BYP_BOUNCE_N3_2 INT_L_X22Y92/ER1BEG2 INT_L_X22Y92/IMUX_L26 INT_L_X22Y92/IMUX_L34 INT_L_X22Y92/SW2A1 INT_L_X22Y92/SW2END1 INT_L_X22Y92/WW2BEG1 INT_L_X22Y93/SW2BEG1 INT_L_X22Y93/WR1END2 INT_R_X21Y92/IMUX11 INT_R_X21Y92/SW2END1 INT_R_X21Y92/WW2A1 INT_R_X23Y92/ER1END2 INT_R_X23Y92/NR1BEG2 INT_R_X23Y92/SW2A1 INT_R_X23Y93/IMUX21 INT_R_X23Y93/LOGIC_OUTS1 INT_R_X23Y93/NR1END2 INT_R_X23Y93/SW2BEG1 INT_R_X23Y93/WR1BEG2 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X20Y92/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X20Y92/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X20Y92/INT_L.WW2END1->>BYP_ALT2 INT_L_X20Y92/INT_L.WW2END1->>IMUX_L11 INT_L_X22Y92/INT_L.SW2END1->>ER1BEG2 INT_L_X22Y92/INT_L.SW2END1->>IMUX_L26 INT_L_X22Y92/INT_L.SW2END1->>IMUX_L34 INT_L_X22Y92/INT_L.SW2END1->>WW2BEG1 INT_L_X22Y93/INT_L.WR1END2->>SW2BEG1 INT_R_X21Y92/INT_R.SW2END1->>IMUX11 INT_R_X23Y92/INT_R.ER1END2->>NR1BEG2 INT_R_X23Y93/INT_R.LOGIC_OUTS1->>SW2BEG1 INT_R_X23Y93/INT_R.LOGIC_OUTS1->>WR1BEG2 INT_R_X23Y93/INT_R.NR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

carry_i_12_n_0 - 
wires: CLBLM_L_X24Y100/CLBLM_IMUX29 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y100/CLBLM_M_BMUX CLBLM_L_X24Y100/CLBLM_M_C2 INT_L_X24Y100/FAN_ALT3 INT_L_X24Y100/FAN_BOUNCE3 INT_L_X24Y100/IMUX_L29 INT_L_X24Y100/LOGIC_OUTS_L21 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y100/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y100/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y100/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X24Y100/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data7 - 
wires: CLBLL_R_X25Y101/CLBLL_WL1END1 CLBLM_L_X24Y100/CLBLM_IMUX27 CLBLM_L_X24Y100/CLBLM_M_B4 CLBLM_L_X26Y101/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y101/CLBLM_L_AMUX CLBLM_L_X26Y101/CLBLM_WL1END1 INT_L_X24Y100/IMUX_L27 INT_L_X24Y100/SW2END1 INT_L_X26Y101/LOGIC_OUTS_L16 INT_L_X26Y101/WL1BEG1 INT_R_X25Y100/SW2A1 INT_R_X25Y101/SW2BEG1 INT_R_X25Y101/WL1END1 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y101/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y100/INT_L.SW2END1->>IMUX_L27 INT_L_X26Y101/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X25Y101/INT_R.WL1END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_reg_i_14_n_3 - 
wires: CLBLM_L_X24Y100/CLBLM_IMUX17 CLBLM_L_X24Y100/CLBLM_M_B3 CLBLM_L_X24Y102/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y102/CLBLM_L_AMUX INT_L_X24Y100/IMUX_L17 INT_L_X24Y100/SL1END3 INT_L_X24Y100/SR1BEG_S0 INT_L_X24Y101/SL1BEG3 INT_L_X24Y101/SR1END3 INT_L_X24Y102/LOGIC_OUTS_L16 INT_L_X24Y102/SR1BEG3 INT_L_X24Y102/SR1END_N3_3 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y102/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y100/INT_L.SL1END3->>SR1BEG_S0 INT_L_X24Y100/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X24Y101/INT_L.SR1END3->>SL1BEG3 INT_L_X24Y102/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_reg_i_15_n_3 - 
wires: CLBLL_R_X25Y101/CLBLL_LL_AMUX CLBLL_R_X25Y101/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y100/CLBLM_IMUX18 CLBLM_L_X24Y100/CLBLM_M_B2 INT_L_X24Y100/FAN_ALT1 INT_L_X24Y100/FAN_BOUNCE1 INT_L_X24Y100/IMUX_L18 INT_L_X24Y100/SW2END2 INT_R_X25Y100/SW2A2 INT_R_X25Y101/LOGIC_OUTS20 INT_R_X25Y101/SW2BEG2 
pips: CLBLL_R_X25Y101/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y100/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y100/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X24Y100/INT_L.SW2END2->>FAN_ALT1 INT_R_X25Y101/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alucout - 
wires: CLBLM_L_X20Y97/CLBLM_IMUX11 CLBLM_L_X20Y97/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y97/CLBLM_M_A4 CLBLM_L_X20Y97/CLBLM_M_B INT_L_X20Y97/IMUX_L11 INT_L_X20Y97/LOGIC_OUTS_L13 
pips: CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y97/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y97/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_7_n_0 - 
wires: BRKH_INT_X20Y99/BRKH_INT_SE6C2 CLBLL_R_X19Y101/CLBLL_IMUX13 CLBLL_R_X19Y101/CLBLL_LOGIC_OUTS16 CLBLL_R_X19Y101/CLBLL_L_AMUX CLBLL_R_X19Y101/CLBLL_L_B6 CLBLL_R_X19Y101/CLBLL_SE4BEG2 CLBLM_L_X20Y101/CLBLM_SE4BEG2 CLBLM_L_X20Y97/CLBLM_IMUX8 CLBLM_L_X20Y97/CLBLM_M_A5 INT_L_X20Y100/SE6B2 INT_L_X20Y101/SE6A2 INT_L_X20Y97/FAN_ALT7 INT_L_X20Y97/FAN_BOUNCE7 INT_L_X20Y97/IMUX_L8 INT_L_X20Y97/SE6E2 INT_L_X20Y97/WL1END1 INT_L_X20Y98/SE6D2 INT_L_X20Y99/SE6C2 INT_R_X19Y101/IMUX13 INT_R_X19Y101/LOGIC_OUTS16 INT_R_X19Y101/SE6BEG2 INT_R_X21Y97/SE6END2 INT_R_X21Y97/WL1BEG1 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X19Y101/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X20Y97/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X20Y97/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X20Y97/INT_L.WL1END1->>FAN_ALT7 INT_R_X19Y101/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X19Y101/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X21Y97/INT_R.SE6END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

carry_i_5_n_0 - 
wires: CLBLL_R_X21Y97/CLBLL_WW2A1 CLBLL_R_X23Y98/CLBLL_LL_B CLBLL_R_X23Y98/CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y97/CLBLM_IMUX4 CLBLM_L_X20Y97/CLBLM_M_A6 CLBLM_L_X22Y97/CLBLM_WW2A1 INT_L_X20Y97/IMUX_L4 INT_L_X20Y97/WW2END1 INT_L_X22Y97/SW2END1 INT_L_X22Y97/WW2BEG1 INT_R_X21Y97/WW2A1 INT_R_X23Y97/SW2A1 INT_R_X23Y98/LOGIC_OUTS13 INT_R_X23Y98/SW2BEG1 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y97/INT_L.WW2END1->>IMUX_L4 INT_L_X22Y97/INT_L.SW2END1->>WW2BEG1 INT_R_X23Y98/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry0 - 
wires: BRKH_INT_X19Y99/BRKH_INT_SS6B0 CLBLL_R_X19Y101/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y101/CLBLL_L_A CLBLL_R_X19Y92/CLBLL_ER1BEG2 CLBLL_R_X19Y92/CLBLL_IMUX26 CLBLL_R_X19Y92/CLBLL_L_B4 CLBLM_L_X20Y92/CLBLM_ER1BEG2 CLBLM_L_X20Y92/CLBLM_IMUX22 CLBLM_L_X20Y92/CLBLM_M_C3 INT_L_X20Y92/ER1END2 INT_L_X20Y92/IMUX_L22 INT_R_X19Y100/SS6A0 INT_R_X19Y101/LOGIC_OUTS8 INT_R_X19Y101/SS6BEG0 INT_R_X19Y92/ER1BEG2 INT_R_X19Y92/IMUX26 INT_R_X19Y92/SS2END1 INT_R_X19Y93/SS2A1 INT_R_X19Y94/SR1END1 INT_R_X19Y94/SS2BEG1 INT_R_X19Y95/SR1BEG1 INT_R_X19Y95/SS6END0 INT_R_X19Y96/SS6E0 INT_R_X19Y97/SS6D0 INT_R_X19Y98/SS6C0 INT_R_X19Y99/SS6B0 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X20Y92/INT_L.ER1END2->>IMUX_L22 INT_R_X19Y101/INT_R.LOGIC_OUTS8->>SS6BEG0 INT_R_X19Y92/INT_R.SS2END1->>ER1BEG2 INT_R_X19Y92/INT_R.SS2END1->>IMUX26 INT_R_X19Y94/INT_R.SR1END1->>SS2BEG1 INT_R_X19Y95/INT_R.SS6END0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

carry_reg_i_6_n_0 - 
wires: CLBLM_L_X20Y92/CLBLM_IMUX28 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS20 CLBLM_L_X20Y92/CLBLM_M_AMUX CLBLM_L_X20Y92/CLBLM_M_C4 INT_L_X20Y92/IMUX_L28 INT_L_X20Y92/LOGIC_OUTS_L20 
pips: CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X20Y92/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y92/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_i_7_n_0 - 
wires: CLBLM_L_X20Y96/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y96/CLBLM_M_C CLBLM_L_X20Y97/CLBLM_IMUX15 CLBLM_L_X20Y97/CLBLM_M_B1 INT_L_X20Y96/LOGIC_OUTS_L14 INT_L_X20Y96/NR1BEG2 INT_L_X20Y97/BYP_ALT3 INT_L_X20Y97/BYP_BOUNCE3 INT_L_X20Y97/IMUX_L15 INT_L_X20Y97/NR1END2 INT_L_X20Y98/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X20Y96/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X20Y96/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X20Y97/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X20Y97/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X20Y97/INT_L.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_i_8_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_SW2A2 CLBLL_R_X23Y98/CLBLL_IMUX12 CLBLL_R_X23Y98/CLBLL_LL_B6 CLBLL_R_X23Y99/CLBLL_SW2A2 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y100/CLBLM_M_C CLBLM_L_X24Y99/CLBLM_SW2A2 INT_L_X24Y100/LOGIC_OUTS_L14 INT_L_X24Y100/SW2BEG2 INT_L_X24Y99/SW2A2 INT_R_X23Y98/IMUX12 INT_R_X23Y98/SL1END2 INT_R_X23Y99/SL1BEG2 INT_R_X23Y99/SW2END2 VBRK_X60Y103/VBRK_SW2A2 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X24Y100/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y100/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X23Y98/INT_R.SL1END2->>IMUX12 INT_R_X23Y99/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][7]_i_18_n_5 - 
wires: CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y95/CLBLL_L_CMUX CLBLL_R_X21Y96/CLBLL_EE2A0 CLBLM_L_X20Y95/CLBLM_IMUX18 CLBLM_L_X20Y95/CLBLM_M_B2 CLBLM_L_X20Y96/CLBLM_IMUX32 CLBLM_L_X20Y96/CLBLM_M_C1 CLBLM_L_X22Y96/CLBLM_EE2A0 CLBLM_L_X22Y96/CLBLM_IMUX17 CLBLM_L_X22Y96/CLBLM_M_B3 INT_L_X20Y95/IMUX_L18 INT_L_X20Y95/NL1BEG0 INT_L_X20Y95/NL1END_S3_0 INT_L_X20Y95/WR1END1 INT_L_X20Y96/EE2BEG0 INT_L_X20Y96/IMUX_L32 INT_L_X20Y96/NL1END0 INT_L_X22Y96/EE2END0 INT_L_X22Y96/IMUX_L17 INT_R_X21Y95/LOGIC_OUTS18 INT_R_X21Y95/WR1BEG1 INT_R_X21Y96/EE2A0 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y95/INT_L.WR1END1->>IMUX_L18 INT_L_X20Y95/INT_L.WR1END1->>NL1BEG0 INT_L_X20Y96/INT_L.NL1END0->>EE2BEG0 INT_L_X20Y96/INT_L.NL1END0->>IMUX_L32 INT_L_X22Y96/INT_L.EE2END0->>IMUX_L17 INT_R_X21Y95/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

regfil[1][7]_i_19_n_0 - 
wires: CLBLL_R_X21Y96/CLBLL_WW2A2 CLBLM_L_X20Y95/CLBLM_IMUX15 CLBLM_L_X20Y95/CLBLM_M_B1 CLBLM_L_X20Y96/CLBLM_IMUX22 CLBLM_L_X20Y96/CLBLM_IMUX24 CLBLM_L_X20Y96/CLBLM_M_B5 CLBLM_L_X20Y96/CLBLM_M_C3 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y94/CLBLM_M_D CLBLM_L_X22Y96/CLBLM_IMUX15 CLBLM_L_X22Y96/CLBLM_M_B1 CLBLM_L_X22Y96/CLBLM_WW2A2 INT_L_X20Y95/IMUX_L15 INT_L_X20Y95/SR1END3 INT_L_X20Y96/IMUX_L22 INT_L_X20Y96/IMUX_L24 INT_L_X20Y96/SR1BEG3 INT_L_X20Y96/SR1END_N3_3 INT_L_X20Y96/WW2END2 INT_L_X22Y94/LOGIC_OUTS_L15 INT_L_X22Y94/NN2BEG3 INT_L_X22Y95/NN2A3 INT_L_X22Y96/IMUX_L15 INT_L_X22Y96/NN2END3 INT_L_X22Y96/WW2BEG2 INT_R_X21Y96/WW2A2 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y94/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X20Y95/INT_L.SR1END3->>IMUX_L15 INT_L_X20Y96/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X20Y96/INT_L.WW2END2->>IMUX_L22 INT_L_X20Y96/INT_L.WW2END2->>SR1BEG3 INT_L_X22Y94/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X22Y96/INT_L.NN2END3->>IMUX_L15 INT_L_X22Y96/INT_L.NN2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

regfil_reg[1][7]_i_18_n_6 - 
wires: CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y95/CLBLL_L_BMUX CLBLL_R_X21Y95/CLBLL_WW2A0 CLBLL_R_X21Y96/CLBLL_ER1BEG0 CLBLM_L_X20Y95/CLBLM_IMUX17 CLBLM_L_X20Y95/CLBLM_M_B3 CLBLM_L_X20Y96/CLBLM_IMUX15 CLBLM_L_X20Y96/CLBLM_IMUX29 CLBLM_L_X20Y96/CLBLM_M_B1 CLBLM_L_X20Y96/CLBLM_M_C2 CLBLM_L_X22Y95/CLBLM_WW2A0 CLBLM_L_X22Y96/CLBLM_ER1BEG0 CLBLM_L_X22Y96/CLBLM_IMUX18 CLBLM_L_X22Y96/CLBLM_M_B2 INT_L_X20Y95/IMUX_L17 INT_L_X20Y95/WW2END0 INT_L_X20Y96/BYP_ALT3 INT_L_X20Y96/BYP_BOUNCE3 INT_L_X20Y96/IMUX_L15 INT_L_X20Y96/IMUX_L29 INT_L_X20Y96/NW2END3 INT_L_X20Y97/BYP_BOUNCE_N3_3 INT_L_X22Y95/SL1END0 INT_L_X22Y95/WW2BEG0 INT_L_X22Y96/ER1END0 INT_L_X22Y96/IMUX_L18 INT_L_X22Y96/SL1BEG0 INT_R_X21Y95/ER1BEG_S0 INT_R_X21Y95/LOGIC_OUTS17 INT_R_X21Y95/NW2BEG3 INT_R_X21Y95/WW2A0 INT_R_X21Y96/ER1BEG0 INT_R_X21Y96/NW2A3 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X20Y95/INT_L.WW2END0->>IMUX_L17 INT_L_X20Y96/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X20Y96/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X20Y96/INT_L.NW2END3->>BYP_ALT3 INT_L_X20Y96/INT_L.NW2END3->>IMUX_L29 INT_L_X22Y95/INT_L.SL1END0->>WW2BEG0 INT_L_X22Y96/INT_L.ER1END0->>IMUX_L18 INT_L_X22Y96/INT_L.ER1END0->>SL1BEG0 INT_R_X21Y95/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X21Y95/INT_R.LOGIC_OUTS17->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

regfil_reg[1][7]_i_18_n_4 - 
wires: CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS19 CLBLL_R_X21Y95/CLBLL_L_DMUX CLBLM_L_X20Y95/CLBLM_IMUX12 CLBLM_L_X20Y95/CLBLM_M_B6 CLBLM_L_X20Y96/CLBLM_IMUX28 CLBLM_L_X20Y96/CLBLM_M_C4 INT_L_X20Y95/IMUX_L12 INT_L_X20Y95/WR1END2 INT_L_X20Y96/IMUX_L28 INT_L_X20Y96/WR1END2 INT_R_X21Y95/LOGIC_OUTS19 INT_R_X21Y95/NR1BEG1 INT_R_X21Y95/WR1BEG2 INT_R_X21Y96/NR1END1 INT_R_X21Y96/WR1BEG2 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X20Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X20Y95/INT_L.WR1END2->>IMUX_L12 INT_L_X20Y96/INT_L.WR1END2->>IMUX_L28 INT_R_X21Y95/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X21Y95/INT_R.LOGIC_OUTS19->>WR1BEG2 INT_R_X21Y96/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

alu/data0 - 
wires: CLBLL_R_X21Y96/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y96/CLBLL_L_AMUX CLBLM_L_X20Y96/CLBLM_IMUX35 CLBLM_L_X20Y96/CLBLM_M_C6 INT_L_X20Y96/IMUX_L35 INT_L_X20Y96/WL1END1 INT_R_X21Y96/LOGIC_OUTS16 INT_R_X21Y96/WL1BEG1 
pips: CLBLL_R_X21Y96/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y96/INT_L.WL1END1->>IMUX_L35 INT_R_X21Y96/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

carry - 
wires: CLBLM_L_X20Y92/CLBLM_IMUX15 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y92/CLBLM_M_B1 CLBLM_L_X20Y92/CLBLM_M_D INT_L_X20Y92/IMUX_L15 INT_L_X20Y92/LOGIC_OUTS_L15 
pips: CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X20Y92/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][7]_i_18_n_0 - 
wires: CLBLL_R_X21Y95/CLBLL_L_COUT CLBLL_R_X21Y95/CLBLL_L_COUT_N CLBLL_R_X21Y96/CLBLL_L_CIN 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_18_n_0 - 
wires: CLBLM_L_X26Y100/CLBLM_L_COUT CLBLM_L_X26Y100/CLBLM_L_COUT_N CLBLM_L_X26Y101/CLBLM_L_CIN 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_19_n_0 - 
wires: CLBLM_L_X24Y101/CLBLM_L_COUT CLBLM_L_X24Y101/CLBLM_L_COUT_N CLBLM_L_X24Y102/CLBLM_L_CIN 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_20_n_0 - 
wires: CLBLL_R_X25Y100/CLBLL_LL_COUT CLBLL_R_X25Y100/CLBLL_LL_COUT_N CLBLL_R_X25Y101/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[0] - 
wires: CLBLL_R_X21Y103/CLBLL_IMUX22 CLBLL_R_X21Y103/CLBLL_LL_C3 CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y104/CLBLL_L_BQ INT_R_X21Y103/IMUX22 INT_R_X21Y103/SR1END2 INT_R_X21Y104/LOGIC_OUTS1 INT_R_X21Y104/SR1BEG2 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y104/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X21Y103/INT_R.SR1END2->>IMUX22 INT_R_X21Y104/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dataeno - 
wires: CLBLL_R_X21Y103/CLBLL_IMUX32 CLBLL_R_X21Y103/CLBLL_IMUX40 CLBLL_R_X21Y103/CLBLL_LL_C1 CLBLL_R_X21Y103/CLBLL_LL_D1 CLBLL_R_X21Y104/CLBLL_IMUX17 CLBLL_R_X21Y104/CLBLL_IMUX32 CLBLL_R_X21Y104/CLBLL_IMUX33 CLBLL_R_X21Y104/CLBLL_IMUX40 CLBLL_R_X21Y104/CLBLL_IMUX41 CLBLL_R_X21Y104/CLBLL_LL_B3 CLBLL_R_X21Y104/CLBLL_LL_C1 CLBLL_R_X21Y104/CLBLL_LL_D1 CLBLL_R_X21Y104/CLBLL_L_C1 CLBLL_R_X21Y104/CLBLL_L_D1 CLBLL_R_X21Y105/CLBLL_IMUX1 CLBLL_R_X21Y105/CLBLL_IMUX29 CLBLL_R_X21Y105/CLBLL_LL_A3 CLBLL_R_X21Y105/CLBLL_LL_AQ CLBLL_R_X21Y105/CLBLL_LL_C2 CLBLL_R_X21Y105/CLBLL_LOGIC_OUTS4 INT_R_X21Y103/IMUX32 INT_R_X21Y103/IMUX40 INT_R_X21Y103/SL1END0 INT_R_X21Y104/IMUX17 INT_R_X21Y104/IMUX32 INT_R_X21Y104/IMUX33 INT_R_X21Y104/IMUX40 INT_R_X21Y104/IMUX41 INT_R_X21Y104/SL1BEG0 INT_R_X21Y104/SL1END0 INT_R_X21Y105/IMUX1 INT_R_X21Y105/IMUX29 INT_R_X21Y105/LOGIC_OUTS4 INT_R_X21Y105/NL1BEG_N3 INT_R_X21Y105/SL1BEG0 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y105/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X21Y103/INT_R.SL1END0->>IMUX32 INT_R_X21Y103/INT_R.SL1END0->>IMUX40 INT_R_X21Y104/INT_R.SL1END0->>IMUX17 INT_R_X21Y104/INT_R.SL1END0->>IMUX32 INT_R_X21Y104/INT_R.SL1END0->>IMUX33 INT_R_X21Y104/INT_R.SL1END0->>IMUX40 INT_R_X21Y104/INT_R.SL1END0->>IMUX41 INT_R_X21Y104/INT_R.SL1END0->>SL1BEG0 INT_R_X21Y105/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X21Y105/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X21Y105/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X21Y105/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

datao_reg_n_0_[1] - 
wires: CLBLL_R_X21Y103/CLBLL_LL_AQ CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y105/CLBLL_IMUX32 CLBLL_R_X21Y105/CLBLL_LL_C1 INT_R_X21Y103/LOGIC_OUTS4 INT_R_X21Y103/NN2BEG0 INT_R_X21Y104/NN2A0 INT_R_X21Y104/NN2END_S2_0 INT_R_X21Y105/IMUX32 INT_R_X21Y105/NN2END0 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_R_X21Y103/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X21Y105/INT_R.NN2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[2] - 
wires: CLBLL_R_X21Y103/CLBLL_IMUX44 CLBLL_R_X21Y103/CLBLL_LL_AMUX CLBLL_R_X21Y103/CLBLL_LL_D4 CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS20 INT_R_X21Y103/IMUX44 INT_R_X21Y103/LOGIC_OUTS20 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y103/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y103/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[3] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX29 CLBLL_R_X21Y104/CLBLL_LL_AQ CLBLL_R_X21Y104/CLBLL_LL_C2 CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS4 INT_R_X21Y104/IMUX29 INT_R_X21Y104/LOGIC_OUTS4 INT_R_X21Y104/NL1BEG_N3 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y104/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X21Y104/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X21Y104/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[4] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX44 CLBLL_R_X21Y104/CLBLL_LL_AMUX CLBLL_R_X21Y104/CLBLL_LL_D4 CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS20 INT_R_X21Y104/IMUX44 INT_R_X21Y104/LOGIC_OUTS20 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y104/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y104/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[5] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX20 CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y104/CLBLL_L_AQ CLBLL_R_X21Y104/CLBLL_L_C2 INT_R_X21Y104/BYP_ALT0 INT_R_X21Y104/BYP_BOUNCE0 INT_R_X21Y104/IMUX20 INT_R_X21Y104/LOGIC_OUTS0 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y104/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X21Y104/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X21Y104/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X21Y104/INT_R.LOGIC_OUTS0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[6] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX37 CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y104/CLBLL_L_AMUX CLBLL_R_X21Y104/CLBLL_L_D4 INT_R_X21Y104/IMUX37 INT_R_X21Y104/LOGIC_OUTS16 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X21Y104/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X21Y104/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao_reg_n_0_[7] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX18 CLBLL_R_X21Y104/CLBLL_LL_B2 CLBLL_R_X21Y104/CLBLL_LL_BQ CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS5 INT_R_X21Y104/IMUX18 INT_R_X21Y104/LOGIC_OUTS5 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y104/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X21Y104/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dataeno_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

dataeno_i_2_n_0 - 
wires: CLBLL_R_X21Y105/CLBLL_IMUX11 CLBLL_R_X21Y105/CLBLL_LL_A4 CLBLL_R_X21Y105/CLBLL_LL_B CLBLL_R_X21Y105/CLBLL_LOGIC_OUTS13 INT_R_X21Y105/IMUX11 INT_R_X21Y105/LOGIC_OUTS13 
pips: CLBLL_R_X21Y105/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y105/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y105/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[0] - 
wires: CLBLL_R_X21Y104/CLBLL_BYP5 CLBLL_R_X21Y104/CLBLL_L_BX CLBLL_R_X21Y104/CLBLL_WL1END2 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y104/CLBLM_M_BMUX CLBLM_L_X22Y104/CLBLM_WL1END2 INT_L_X22Y104/LOGIC_OUTS_L21 INT_L_X22Y104/WL1BEG2 INT_R_X21Y104/BYP5 INT_R_X21Y104/BYP_ALT5 INT_R_X21Y104/FAN_ALT5 INT_R_X21Y104/FAN_BOUNCE5 INT_R_X21Y104/WL1END2 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y104/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X21Y104/INT_R.BYP_ALT5->>BYP5 INT_R_X21Y104/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y104/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X21Y104/INT_R.WL1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[0] - 
wires: CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS1 CLBLL_R_X21Y102/CLBLL_L_BQ CLBLL_R_X21Y104/CLBLL_EL1BEG0 CLBLM_L_X22Y104/CLBLM_EL1BEG0 CLBLM_L_X22Y104/CLBLM_IMUX24 CLBLM_L_X22Y104/CLBLM_M_B5 INT_L_X22Y103/EL1END_S3_0 INT_L_X22Y104/EL1END0 INT_L_X22Y104/IMUX_L24 INT_R_X21Y102/LOGIC_OUTS1 INT_R_X21Y102/NN2BEG1 INT_R_X21Y103/NN2A1 INT_R_X21Y104/EL1BEG0 INT_R_X21Y104/NN2END1 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y104/INT_L.EL1END0->>IMUX_L24 INT_R_X21Y102/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X21Y104/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[1] - 
wires: CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y102/CLBLL_L_BMUX CLBLL_R_X21Y103/CLBLL_IMUX7 CLBLL_R_X21Y103/CLBLL_LL_A1 INT_R_X21Y102/LOGIC_OUTS17 INT_R_X21Y102/NR1BEG3 INT_R_X21Y103/IMUX7 INT_R_X21Y103/NR1END3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X21Y102/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X21Y103/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[2] - 
wires: CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y102/CLBLL_L_CQ CLBLL_R_X21Y103/CLBLL_IMUX2 CLBLL_R_X21Y103/CLBLL_LL_A2 INT_R_X21Y102/LOGIC_OUTS2 INT_R_X21Y102/NL1BEG1 INT_R_X21Y103/IMUX2 INT_R_X21Y103/NL1END1 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X21Y102/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X21Y103/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[3] - 
wires: CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y102/CLBLL_L_CMUX CLBLL_R_X21Y104/CLBLL_IMUX8 CLBLL_R_X21Y104/CLBLL_LL_A5 INT_R_X21Y102/LOGIC_OUTS18 INT_R_X21Y102/NN2BEG0 INT_R_X21Y103/NN2A0 INT_R_X21Y103/NN2END_S2_0 INT_R_X21Y104/IMUX8 INT_R_X21Y104/NN2END0 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X21Y102/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X21Y104/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[4] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX1 CLBLL_R_X21Y104/CLBLL_LL_A3 CLBLL_R_X21Y106/CLBLL_LOGIC_OUTS0 CLBLL_R_X21Y106/CLBLL_L_AQ INT_R_X21Y104/IMUX1 INT_R_X21Y104/SS2END0 INT_R_X21Y105/SS2A0 INT_R_X21Y106/LOGIC_OUTS0 INT_R_X21Y106/SS2BEG0 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X21Y106/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X21Y104/INT_R.SS2END0->>IMUX1 INT_R_X21Y106/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[5] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX6 CLBLL_R_X21Y104/CLBLL_L_A1 CLBLL_R_X21Y106/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y106/CLBLL_L_AMUX INT_R_X21Y104/IMUX6 INT_R_X21Y104/SS2END2 INT_R_X21Y105/SS2A2 INT_R_X21Y106/LOGIC_OUTS16 INT_R_X21Y106/SS2BEG2 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y106/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X21Y104/INT_R.SS2END2->>IMUX6 INT_R_X21Y106/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[6] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX10 CLBLL_R_X21Y104/CLBLL_L_A4 CLBLL_R_X21Y104/CLBLL_WR1END1 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS4 CLBLM_L_X22Y104/CLBLM_M_AQ CLBLM_L_X22Y104/CLBLM_WR1END1 INT_L_X22Y104/LOGIC_OUTS_L4 INT_L_X22Y104/WR1BEG1 INT_R_X21Y104/IMUX10 INT_R_X21Y104/WR1END1 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y104/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X21Y104/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[7]_i_1_n_0 - 
wires: CLBLL_R_X21Y103/CLBLL_FAN7 CLBLL_R_X21Y103/CLBLL_LL_CE CLBLL_R_X21Y104/CLBLL_FAN6 CLBLL_R_X21Y104/CLBLL_FAN7 CLBLL_R_X21Y104/CLBLL_LL_CE CLBLL_R_X21Y104/CLBLL_L_CE CLBLM_L_X20Y104/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y104/CLBLM_L_B INT_L_X20Y104/ER1BEG2 INT_L_X20Y104/LOGIC_OUTS_L9 INT_L_X20Y104/NE2BEG1 INT_L_X20Y105/NE2A1 INT_R_X21Y103/FAN7 INT_R_X21Y103/FAN_ALT7 INT_R_X21Y103/SL1END2 INT_R_X21Y104/BYP_ALT4 INT_R_X21Y104/BYP_BOUNCE4 INT_R_X21Y104/ER1END2 INT_R_X21Y104/FAN6 INT_R_X21Y104/FAN7 INT_R_X21Y104/FAN_ALT6 INT_R_X21Y104/FAN_ALT7 INT_R_X21Y104/SL1BEG2 INT_R_X21Y104/SL1END1 INT_R_X21Y105/NE2END1 INT_R_X21Y105/SL1BEG1 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y104/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y104/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y104/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y104/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X20Y104/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X21Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y103/INT_R.SL1END2->>FAN_ALT7 INT_R_X21Y104/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y104/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X21Y104/INT_R.ER1END2->>SL1BEG2 INT_R_X21Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y104/INT_R.SL1END1->>BYP_ALT4 INT_R_X21Y104/INT_R.SL1END1->>FAN_ALT6 INT_R_X21Y105/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

datao[7]_i_3_n_0 - 
wires: CLBLM_L_X20Y104/CLBLM_IMUX25 CLBLM_L_X20Y104/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y104/CLBLM_L_A CLBLM_L_X20Y104/CLBLM_L_B5 INT_L_X20Y104/IMUX_L25 INT_L_X20Y104/LOGIC_OUTS_L8 
pips: CLBLM_L_X20Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y104/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y104/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

datao[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold_reg_n_0_[7] - 
wires: CLBLL_R_X21Y104/CLBLL_IMUX15 CLBLL_R_X21Y104/CLBLL_LL_B1 CLBLL_R_X21Y104/CLBLL_WR1END3 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y104/CLBLM_M_AMUX CLBLM_L_X22Y104/CLBLM_WR1END3 INT_L_X22Y104/LOGIC_OUTS_L20 INT_L_X22Y104/WR1BEG3 INT_R_X21Y104/IMUX15 INT_R_X21Y104/WR1END3 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y104/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X21Y104/INT_R.WR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ei_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

eienb_reg_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX1 CLBLL_R_X23Y90/CLBLL_IMUX33 CLBLL_R_X23Y90/CLBLL_IMUX9 CLBLL_R_X23Y90/CLBLL_LL_A3 CLBLL_R_X23Y90/CLBLL_LL_AQ CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y90/CLBLL_L_A5 CLBLL_R_X23Y90/CLBLL_L_C1 INT_R_X23Y90/IMUX1 INT_R_X23Y90/IMUX33 INT_R_X23Y90/IMUX9 INT_R_X23Y90/LOGIC_OUTS4 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y90/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X23Y90/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X23Y90/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X23Y90/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

eienb_i_2_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX6 CLBLL_R_X23Y90/CLBLL_IMUX7 CLBLL_R_X23Y90/CLBLL_LL_A1 CLBLL_R_X23Y90/CLBLL_L_A1 CLBLL_R_X23Y93/CLBLL_LL_BMUX CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS21 INT_R_X23Y90/IMUX6 INT_R_X23Y90/IMUX7 INT_R_X23Y90/SL1END3 INT_R_X23Y91/SL1BEG3 INT_R_X23Y91/SS2END3 INT_R_X23Y92/SS2A3 INT_R_X23Y92/SS2END_N0_3 INT_R_X23Y93/LOGIC_OUTS21 INT_R_X23Y93/SS2BEG3 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y93/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X23Y90/INT_R.SL1END3->>IMUX6 INT_R_X23Y90/INT_R.SL1END3->>IMUX7 INT_R_X23Y91/INT_R.SS2END3->>SL1BEG3 INT_R_X23Y93/INT_R.LOGIC_OUTS21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

eienb_i_3_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX2 CLBLL_R_X23Y90/CLBLL_IMUX3 CLBLL_R_X23Y90/CLBLL_LL_A2 CLBLL_R_X23Y90/CLBLL_L_A2 CLBLL_R_X23Y90/CLBLL_NW2A2 CLBLL_R_X25Y89/CLBLL_SW4END2 CLBLL_R_X27Y93/CLBLL_LL_AMUX CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y91/CLBLM_IMUX19 CLBLM_L_X22Y91/CLBLM_IMUX34 CLBLM_L_X22Y91/CLBLM_L_B2 CLBLM_L_X22Y91/CLBLM_L_C6 CLBLM_L_X24Y90/CLBLM_NW2A2 CLBLM_L_X26Y89/CLBLM_SW4END2 INT_L_X22Y91/FAN_ALT7 INT_L_X22Y91/FAN_BOUNCE7 INT_L_X22Y91/IMUX_L19 INT_L_X22Y91/IMUX_L34 INT_L_X22Y91/NW2END2 INT_L_X24Y89/NW2BEG2 INT_L_X24Y89/WL1END1 INT_L_X24Y90/NW2A2 INT_L_X26Y89/SW6E2 INT_L_X26Y90/SW6D2 INT_L_X26Y91/SW6C2 INT_L_X26Y92/SW6B2 INT_L_X26Y93/SW6A2 INT_R_X23Y89/BYP_ALT6 INT_R_X23Y89/BYP_BOUNCE6 INT_R_X23Y89/SR1END2 INT_R_X23Y90/BYP_BOUNCE_N3_6 INT_R_X23Y90/IMUX2 INT_R_X23Y90/IMUX3 INT_R_X23Y90/NW2BEG2 INT_R_X23Y90/NW2END2 INT_R_X23Y90/SR1BEG2 INT_R_X23Y91/NW2A2 INT_R_X25Y89/SW6END2 INT_R_X25Y89/WL1BEG1 INT_R_X27Y93/LOGIC_OUTS20 INT_R_X27Y93/SW6BEG2 VBRK_X60Y94/VBRK_NW2A2 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y93/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X22Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y91/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X22Y91/INT_L.NW2END2->>FAN_ALT7 INT_L_X22Y91/INT_L.NW2END2->>IMUX_L19 INT_L_X24Y89/INT_L.WL1END1->>NW2BEG2 INT_R_X23Y89/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X23Y89/INT_R.SR1END2->>BYP_ALT6 INT_R_X23Y90/INT_R.BYP_BOUNCE_N3_6->>IMUX2 INT_R_X23Y90/INT_R.NW2END2->>IMUX3 INT_R_X23Y90/INT_R.NW2END2->>NW2BEG2 INT_R_X23Y90/INT_R.NW2END2->>SR1BEG2 INT_R_X25Y89/INT_R.SW6END2->>WL1BEG1 INT_R_X27Y93/INT_R.LOGIC_OUTS20->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ei_i_2_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX5 CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y90/CLBLL_L_A6 CLBLL_R_X23Y90/CLBLL_L_C INT_R_X23Y90/IMUX5 INT_R_X23Y90/LOGIC_OUTS10 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y90/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y90/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ei_reg_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX10 CLBLL_R_X23Y90/CLBLL_IMUX16 CLBLL_R_X23Y90/CLBLL_IMUX30 CLBLL_R_X23Y90/CLBLL_IMUX37 CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y90/CLBLL_L_A4 CLBLL_R_X23Y90/CLBLL_L_AQ CLBLL_R_X23Y90/CLBLL_L_B3 CLBLL_R_X23Y90/CLBLL_L_C5 CLBLL_R_X23Y90/CLBLL_L_D4 INT_L_X22Y90/EL1BEG3 INT_L_X22Y90/NW2END_S0_0 INT_L_X22Y91/EL1BEG_N3 INT_L_X22Y91/NW2END0 INT_R_X23Y90/EL1END3 INT_R_X23Y90/FAN_ALT1 INT_R_X23Y90/FAN_BOUNCE1 INT_R_X23Y90/IMUX10 INT_R_X23Y90/IMUX16 INT_R_X23Y90/IMUX30 INT_R_X23Y90/IMUX37 INT_R_X23Y90/LOGIC_OUTS0 INT_R_X23Y90/NW2BEG0 INT_R_X23Y91/NW2A0 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X22Y91/INT_L.NW2END0->>EL1BEG_N3 INT_R_X23Y90/INT_R.EL1END3->>FAN_ALT1 INT_R_X23Y90/INT_R.EL1END3->>IMUX30 INT_R_X23Y90/INT_R.EL1END3->>IMUX37 INT_R_X23Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y90/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X23Y90/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X23Y90/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ei0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX21 CLBLL_R_X23Y90/CLBLL_L_C4 CLBLL_R_X23Y90/CLBLL_WR1END2 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y90/CLBLM_M_B CLBLM_L_X24Y90/CLBLM_WR1END2 INT_L_X24Y90/LOGIC_OUTS_L13 INT_L_X24Y90/WR1BEG2 INT_R_X23Y90/IMUX21 INT_R_X23Y90/WR1END2 VBRK_X60Y94/VBRK_WR1END2 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y90/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X23Y90/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_11_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_SE2A2 CLBLL_R_X25Y90/CLBLL_IMUX47 CLBLL_R_X25Y90/CLBLL_LL_D5 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y92/CLBLM_M_AMUX CLBLM_L_X24Y90/CLBLM_IMUX24 CLBLM_L_X24Y90/CLBLM_M_B5 CLBLM_L_X24Y90/CLBLM_SE2A2 INT_L_X22Y91/SE2A2 INT_L_X22Y92/LOGIC_OUTS_L20 INT_L_X22Y92/SE2BEG2 INT_L_X24Y90/ER1BEG3 INT_L_X24Y90/FAN_ALT7 INT_L_X24Y90/FAN_BOUNCE7 INT_L_X24Y90/IMUX_L24 INT_L_X24Y90/SE2END2 INT_R_X23Y90/SE2A2 INT_R_X23Y91/SE2BEG2 INT_R_X23Y91/SE2END2 INT_R_X25Y90/ER1END3 INT_R_X25Y90/IMUX47 INT_R_X25Y91/ER1END_N3_3 VBRK_X60Y94/VBRK_SE2A2 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y92/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X24Y90/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X24Y90/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X24Y90/INT_L.SE2END2->>ER1BEG3 INT_L_X24Y90/INT_L.SE2END2->>FAN_ALT7 INT_R_X23Y91/INT_R.SE2END2->>SE2BEG2 INT_R_X25Y90/INT_R.ER1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

eienb_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

eienb0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX11 CLBLL_R_X23Y90/CLBLL_LL_A4 CLBLL_R_X23Y90/CLBLL_LL_B CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS13 INT_R_X23Y90/IMUX11 INT_R_X23Y90/LOGIC_OUTS13 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X23Y90/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

eienb_i_5_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX27 CLBLL_R_X23Y90/CLBLL_LL_B4 CLBLL_R_X23Y90/CLBLL_WL1END1 CLBLL_R_X25Y94/CLBLL_SE2A2 CLBLL_R_X25Y94/CLBLL_SW4A2 CLBLL_R_X25Y95/CLBLL_LL_AMUX CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y89/CLBLM_IMUX9 CLBLM_L_X24Y89/CLBLM_L_A5 CLBLM_L_X24Y90/CLBLM_WL1END1 CLBLM_L_X26Y92/CLBLM_IMUX22 CLBLM_L_X26Y92/CLBLM_M_C3 CLBLM_L_X26Y94/CLBLM_SE2A2 CLBLM_L_X26Y94/CLBLM_SW4A2 INT_L_X24Y89/IMUX_L9 INT_L_X24Y89/SR1BEG_S0 INT_L_X24Y89/SR1END3 INT_L_X24Y90/SR1BEG3 INT_L_X24Y90/SR1END_N3_3 INT_L_X24Y90/SW6END2 INT_L_X24Y90/WL1BEG1 INT_L_X26Y92/IMUX_L22 INT_L_X26Y92/SS2END2 INT_L_X26Y93/SS2A2 INT_L_X26Y94/SE2END2 INT_L_X26Y94/SS2BEG2 INT_L_X26Y94/SW6BEG2 INT_R_X23Y90/IMUX27 INT_R_X23Y90/WL1END1 INT_R_X25Y90/SW6E2 INT_R_X25Y91/SW6D2 INT_R_X25Y92/SW6C2 INT_R_X25Y93/SW6B2 INT_R_X25Y94/SE2A2 INT_R_X25Y94/SW6A2 INT_R_X25Y95/LOGIC_OUTS20 INT_R_X25Y95/SE2BEG2 VBRK_X60Y94/VBRK_WL1END1 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y89/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X24Y89/INT_L.SR1END3->>SR1BEG_S0 INT_L_X24Y90/INT_L.SW6END2->>SR1BEG3 INT_L_X24Y90/INT_L.SW6END2->>WL1BEG1 INT_L_X26Y92/INT_L.SS2END2->>IMUX_L22 INT_L_X26Y94/INT_L.SE2END2->>SS2BEG2 INT_L_X26Y94/INT_L.SE2END2->>SW6BEG2 INT_R_X23Y90/INT_R.WL1END1->>IMUX27 INT_R_X25Y95/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

g0_b0_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_EE2A0 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y88/CLBLM_L_A CLBLM_L_X26Y88/CLBLM_EE2A0 CLBLM_L_X26Y89/CLBLM_IMUX33 CLBLM_L_X26Y89/CLBLM_IMUX9 CLBLM_L_X26Y89/CLBLM_L_A5 CLBLM_L_X26Y89/CLBLM_L_C1 INT_L_X24Y88/EE2BEG0 INT_L_X24Y88/LOGIC_OUTS_L8 INT_L_X26Y88/EE2END0 INT_L_X26Y88/NR1BEG0 INT_L_X26Y89/IMUX_L33 INT_L_X26Y89/IMUX_L9 INT_L_X26Y89/NR1END0 INT_R_X25Y88/EE2A0 
pips: CLBLM_L_X24Y88/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y88/INT_L.LOGIC_OUTS_L8->>EE2BEG0 INT_L_X26Y88/INT_L.EE2END0->>NR1BEG0 INT_L_X26Y89/INT_L.NR1END0->>IMUX_L33 INT_L_X26Y89/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sel[0] - 
wires: CLBLL_R_X23Y88/CLBLL_ER1BEG2 CLBLL_R_X23Y88/CLBLL_IMUX19 CLBLL_R_X23Y88/CLBLL_IMUX31 CLBLL_R_X23Y88/CLBLL_IMUX39 CLBLL_R_X23Y88/CLBLL_IMUX7 CLBLL_R_X23Y88/CLBLL_LL_A1 CLBLL_R_X23Y88/CLBLL_LL_C5 CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y88/CLBLL_L_B2 CLBLL_R_X23Y88/CLBLL_L_BQ CLBLL_R_X23Y88/CLBLL_L_D3 CLBLM_L_X22Y87/CLBLM_IMUX3 CLBLM_L_X22Y87/CLBLM_L_A2 CLBLM_L_X22Y88/CLBLM_IMUX10 CLBLM_L_X22Y88/CLBLM_IMUX25 CLBLM_L_X22Y88/CLBLM_IMUX34 CLBLM_L_X22Y88/CLBLM_L_A4 CLBLM_L_X22Y88/CLBLM_L_B5 CLBLM_L_X22Y88/CLBLM_L_C6 CLBLM_L_X24Y88/CLBLM_ER1BEG2 CLBLM_L_X24Y88/CLBLM_IMUX13 CLBLM_L_X24Y88/CLBLM_IMUX2 CLBLM_L_X24Y88/CLBLM_IMUX5 CLBLM_L_X24Y88/CLBLM_L_A6 CLBLM_L_X24Y88/CLBLM_L_B6 CLBLM_L_X24Y88/CLBLM_M_A2 INT_L_X22Y87/IMUX_L3 INT_L_X22Y87/SR1END1 INT_L_X22Y88/BYP_ALT0 INT_L_X22Y88/BYP_BOUNCE0 INT_L_X22Y88/IMUX_L10 INT_L_X22Y88/IMUX_L25 INT_L_X22Y88/IMUX_L34 INT_L_X22Y88/SR1BEG1 INT_L_X22Y88/WL1END0 INT_L_X24Y88/ER1END2 INT_L_X24Y88/FAN_ALT1 INT_L_X24Y88/FAN_BOUNCE1 INT_L_X24Y88/IMUX_L13 INT_L_X24Y88/IMUX_L2 INT_L_X24Y88/IMUX_L5 INT_R_X23Y88/BYP_ALT5 INT_R_X23Y88/BYP_BOUNCE5 INT_R_X23Y88/ER1BEG2 INT_R_X23Y88/IMUX19 INT_R_X23Y88/IMUX31 INT_R_X23Y88/IMUX39 INT_R_X23Y88/IMUX7 INT_R_X23Y88/LOGIC_OUTS1 INT_R_X23Y88/WL1BEG0 VBRK_X60Y92/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X22Y87/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X22Y87/INT_L.SR1END1->>IMUX_L3 INT_L_X22Y88/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y88/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X22Y88/INT_L.WL1END0->>BYP_ALT0 INT_L_X22Y88/INT_L.WL1END0->>IMUX_L10 INT_L_X22Y88/INT_L.WL1END0->>IMUX_L25 INT_L_X22Y88/INT_L.WL1END0->>SR1BEG1 INT_L_X24Y88/INT_L.ER1END2->>FAN_ALT1 INT_L_X24Y88/INT_L.ER1END2->>IMUX_L13 INT_L_X24Y88/INT_L.ER1END2->>IMUX_L5 INT_L_X24Y88/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y88/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_R_X23Y88/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y88/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X23Y88/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X23Y88/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X23Y88/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X23Y88/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X23Y88/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X23Y88/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

sel[1] - 
wires: CLBLL_R_X21Y88/CLBLL_EL1BEG3 CLBLL_R_X21Y89/CLBLL_NW2A0 CLBLL_R_X23Y88/CLBLL_EE2A0 CLBLL_R_X23Y88/CLBLL_IMUX11 CLBLL_R_X23Y88/CLBLL_IMUX35 CLBLL_R_X23Y88/CLBLL_IMUX42 CLBLL_R_X23Y88/CLBLL_LL_A4 CLBLL_R_X23Y88/CLBLL_LL_C6 CLBLL_R_X23Y88/CLBLL_L_D6 CLBLM_L_X22Y87/CLBLM_IMUX0 CLBLM_L_X22Y87/CLBLM_L_A3 CLBLM_L_X22Y88/CLBLM_EL1BEG3 CLBLM_L_X22Y88/CLBLM_IMUX0 CLBLM_L_X22Y88/CLBLM_IMUX16 CLBLM_L_X22Y88/CLBLM_IMUX23 CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS0 CLBLM_L_X22Y88/CLBLM_L_A3 CLBLM_L_X22Y88/CLBLM_L_AQ CLBLM_L_X22Y88/CLBLM_L_B3 CLBLM_L_X22Y88/CLBLM_L_C3 CLBLM_L_X22Y89/CLBLM_NW2A0 CLBLM_L_X24Y88/CLBLM_EE2A0 CLBLM_L_X24Y88/CLBLM_IMUX0 CLBLM_L_X24Y88/CLBLM_IMUX16 CLBLM_L_X24Y88/CLBLM_IMUX8 CLBLM_L_X24Y88/CLBLM_L_A3 CLBLM_L_X24Y88/CLBLM_L_B3 CLBLM_L_X24Y88/CLBLM_M_A5 INT_L_X22Y87/IMUX_L0 INT_L_X22Y87/SL1END0 INT_L_X22Y88/EE2BEG0 INT_L_X22Y88/EL1END3 INT_L_X22Y88/ER1BEG1 INT_L_X22Y88/IMUX_L0 INT_L_X22Y88/IMUX_L16 INT_L_X22Y88/IMUX_L23 INT_L_X22Y88/LOGIC_OUTS_L0 INT_L_X22Y88/NW2BEG0 INT_L_X22Y88/SL1BEG0 INT_L_X22Y89/NW2A0 INT_L_X24Y88/EE2END0 INT_L_X24Y88/IMUX_L0 INT_L_X24Y88/IMUX_L16 INT_L_X24Y88/IMUX_L8 INT_R_X21Y88/EL1BEG3 INT_R_X21Y88/NW2END_S0_0 INT_R_X21Y89/EL1BEG_N3 INT_R_X21Y89/NW2END0 INT_R_X23Y88/EE2A0 INT_R_X23Y88/ER1END1 INT_R_X23Y88/IMUX11 INT_R_X23Y88/IMUX35 INT_R_X23Y88/IMUX42 VBRK_X60Y92/VBRK_EE2A0 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X22Y87/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y88/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y87/INT_L.SL1END0->>IMUX_L0 INT_L_X22Y88/INT_L.EL1END3->>IMUX_L23 INT_L_X22Y88/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X22Y88/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X22Y88/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X22Y88/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X22Y88/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X22Y88/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X24Y88/INT_L.EE2END0->>IMUX_L0 INT_L_X24Y88/INT_L.EE2END0->>IMUX_L16 INT_L_X24Y88/INT_L.EE2END0->>IMUX_L8 INT_R_X21Y89/INT_R.NW2END0->>EL1BEG_N3 INT_R_X23Y88/INT_R.ER1END1->>IMUX11 INT_R_X23Y88/INT_R.ER1END1->>IMUX35 INT_R_X23Y88/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

sel[2] - 
wires: CLBLL_R_X23Y88/CLBLL_IMUX2 CLBLL_R_X23Y88/CLBLL_IMUX22 CLBLL_R_X23Y88/CLBLL_IMUX46 CLBLL_R_X23Y88/CLBLL_LL_A2 CLBLL_R_X23Y88/CLBLL_LL_C3 CLBLL_R_X23Y88/CLBLL_L_D5 CLBLL_R_X23Y88/CLBLL_WR1END1 CLBLM_L_X22Y87/CLBLM_IMUX5 CLBLM_L_X22Y87/CLBLM_L_A6 CLBLM_L_X22Y88/CLBLM_IMUX14 CLBLM_L_X22Y88/CLBLM_IMUX30 CLBLM_L_X22Y88/CLBLM_L_B1 CLBLM_L_X22Y88/CLBLM_L_C5 CLBLM_L_X24Y88/CLBLM_IMUX1 CLBLM_L_X24Y88/CLBLM_IMUX25 CLBLM_L_X24Y88/CLBLM_IMUX9 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y88/CLBLM_L_A5 CLBLM_L_X24Y88/CLBLM_L_B5 CLBLM_L_X24Y88/CLBLM_M_A3 CLBLM_L_X24Y88/CLBLM_M_AQ CLBLM_L_X24Y88/CLBLM_WR1END1 INT_L_X22Y87/FAN_ALT3 INT_L_X22Y87/FAN_BOUNCE3 INT_L_X22Y87/IMUX_L5 INT_L_X22Y87/WL1END3 INT_L_X22Y88/IMUX_L14 INT_L_X22Y88/IMUX_L30 INT_L_X22Y88/NL1BEG_N3 INT_L_X22Y88/WL1END_N1_3 INT_L_X24Y88/IMUX_L1 INT_L_X24Y88/IMUX_L25 INT_L_X24Y88/IMUX_L9 INT_L_X24Y88/LOGIC_OUTS_L4 INT_L_X24Y88/WR1BEG1 INT_R_X23Y87/WL1BEG3 INT_R_X23Y88/BYP_ALT4 INT_R_X23Y88/BYP_BOUNCE4 INT_R_X23Y88/IMUX2 INT_R_X23Y88/IMUX22 INT_R_X23Y88/IMUX46 INT_R_X23Y88/WL1BEG_N3 INT_R_X23Y88/WR1END1 VBRK_X60Y92/VBRK_WR1END1 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X22Y87/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y87/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y87/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X22Y87/INT_L.WL1END3->>FAN_ALT3 INT_L_X22Y88/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X22Y88/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X22Y88/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X24Y88/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X24Y88/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X24Y88/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X24Y88/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X23Y88/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X23Y88/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X23Y88/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X23Y88/INT_R.WR1END1->>BYP_ALT4 INT_R_X23Y88/INT_R.WR1END1->>IMUX2 INT_R_X23Y88/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

sel[3] - 
wires: CLBLL_R_X23Y88/CLBLL_IMUX28 CLBLL_R_X23Y88/CLBLL_IMUX36 CLBLL_R_X23Y88/CLBLL_IMUX4 CLBLL_R_X23Y88/CLBLL_LL_A6 CLBLL_R_X23Y88/CLBLL_LL_C4 CLBLL_R_X23Y88/CLBLL_L_D2 CLBLL_R_X23Y88/CLBLL_WR1END2 CLBLL_R_X23Y88/CLBLL_WW2A1 CLBLM_L_X22Y87/CLBLM_IMUX6 CLBLM_L_X22Y87/CLBLM_L_A1 CLBLM_L_X22Y88/CLBLM_IMUX19 CLBLM_L_X22Y88/CLBLM_IMUX20 CLBLM_L_X22Y88/CLBLM_L_B2 CLBLM_L_X22Y88/CLBLM_L_C2 CLBLM_L_X24Y88/CLBLM_IMUX10 CLBLM_L_X24Y88/CLBLM_IMUX18 CLBLM_L_X24Y88/CLBLM_IMUX26 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y88/CLBLM_L_A4 CLBLM_L_X24Y88/CLBLM_L_B4 CLBLM_L_X24Y88/CLBLM_M_B2 CLBLM_L_X24Y88/CLBLM_M_BQ CLBLM_L_X24Y88/CLBLM_WR1END2 CLBLM_L_X24Y88/CLBLM_WW2A1 INT_L_X22Y87/IMUX_L6 INT_L_X22Y87/SR1END2 INT_L_X22Y88/IMUX_L19 INT_L_X22Y88/IMUX_L20 INT_L_X22Y88/SR1BEG2 INT_L_X22Y88/WW2END1 INT_L_X24Y88/IMUX_L10 INT_L_X24Y88/IMUX_L18 INT_L_X24Y88/IMUX_L26 INT_L_X24Y88/LOGIC_OUTS_L5 INT_L_X24Y88/WR1BEG2 INT_L_X24Y88/WW2BEG1 INT_R_X23Y88/IMUX28 INT_R_X23Y88/IMUX36 INT_R_X23Y88/IMUX4 INT_R_X23Y88/WR1END2 INT_R_X23Y88/WW2A1 VBRK_X60Y92/VBRK_WR1END2 VBRK_X60Y92/VBRK_WW2A1 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X22Y87/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y88/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X22Y87/INT_L.SR1END2->>IMUX_L6 INT_L_X22Y88/INT_L.WW2END1->>IMUX_L19 INT_L_X22Y88/INT_L.WW2END1->>IMUX_L20 INT_L_X22Y88/INT_L.WW2END1->>SR1BEG2 INT_L_X24Y88/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X24Y88/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X24Y88/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X24Y88/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_L_X24Y88/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X23Y88/INT_R.WR1END2->>IMUX28 INT_R_X23Y88/INT_R.WR1END2->>IMUX36 INT_R_X23Y88/INT_R.WR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

sel[4] - 
wires: CLBLL_R_X23Y87/CLBLL_EL1BEG3 CLBLL_R_X23Y88/CLBLL_IMUX1 CLBLL_R_X23Y88/CLBLL_IMUX29 CLBLL_R_X23Y88/CLBLL_IMUX41 CLBLL_R_X23Y88/CLBLL_LL_A3 CLBLL_R_X23Y88/CLBLL_LL_AQ CLBLL_R_X23Y88/CLBLL_LL_C2 CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS4 CLBLL_R_X23Y88/CLBLL_L_D1 CLBLM_L_X22Y87/CLBLM_IMUX9 CLBLM_L_X22Y87/CLBLM_L_A5 CLBLM_L_X22Y88/CLBLM_IMUX13 CLBLM_L_X22Y88/CLBLM_IMUX21 CLBLM_L_X22Y88/CLBLM_L_B6 CLBLM_L_X22Y88/CLBLM_L_C4 CLBLM_L_X24Y87/CLBLM_EL1BEG3 CLBLM_L_X24Y88/CLBLM_IMUX14 CLBLM_L_X24Y88/CLBLM_IMUX6 CLBLM_L_X24Y88/CLBLM_L_A1 CLBLM_L_X24Y88/CLBLM_L_B1 INT_L_X22Y87/IMUX_L9 INT_L_X22Y87/WL1END0 INT_L_X22Y88/FAN_ALT3 INT_L_X22Y88/FAN_BOUNCE3 INT_L_X22Y88/IMUX_L13 INT_L_X22Y88/IMUX_L21 INT_L_X22Y88/NW2END_S0_0 INT_L_X22Y89/NW2END0 INT_L_X24Y87/EL1END3 INT_L_X24Y87/NR1BEG3 INT_L_X24Y88/IMUX_L14 INT_L_X24Y88/IMUX_L6 INT_L_X24Y88/NR1END3 INT_R_X23Y87/EL1BEG3 INT_R_X23Y87/SR1END1 INT_R_X23Y87/WL1BEG0 INT_R_X23Y88/EL1BEG_N3 INT_R_X23Y88/IMUX1 INT_R_X23Y88/IMUX29 INT_R_X23Y88/IMUX41 INT_R_X23Y88/LOGIC_OUTS4 INT_R_X23Y88/NL1BEG_N3 INT_R_X23Y88/NW2BEG0 INT_R_X23Y88/SR1BEG1 INT_R_X23Y89/NW2A0 VBRK_X60Y91/VBRK_EL1BEG3 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y87/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y87/INT_L.WL1END0->>IMUX_L9 INT_L_X22Y88/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y88/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X22Y88/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X22Y88/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X24Y87/INT_L.EL1END3->>NR1BEG3 INT_L_X24Y88/INT_L.NR1END3->>IMUX_L14 INT_L_X24Y88/INT_L.NR1END3->>IMUX_L6 INT_R_X23Y87/INT_R.SR1END1->>WL1BEG0 INT_R_X23Y88/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X23Y88/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X23Y88/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X23Y88/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X23Y88/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X23Y88/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X23Y88/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

sel[5] - 
wires: CLBLL_R_X23Y88/CLBLL_ER1BEG1 CLBLL_R_X23Y88/CLBLL_IMUX32 CLBLL_R_X23Y88/CLBLL_IMUX37 CLBLL_R_X23Y88/CLBLL_LL_C1 CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y88/CLBLL_L_AQ CLBLL_R_X23Y88/CLBLL_L_D4 CLBLM_L_X22Y87/CLBLM_IMUX10 CLBLM_L_X22Y87/CLBLM_L_A4 CLBLM_L_X22Y88/CLBLM_IMUX26 CLBLM_L_X22Y88/CLBLM_IMUX33 CLBLM_L_X22Y88/CLBLM_L_B4 CLBLM_L_X22Y88/CLBLM_L_C1 CLBLM_L_X24Y88/CLBLM_ER1BEG1 CLBLM_L_X24Y88/CLBLM_IMUX19 CLBLM_L_X24Y88/CLBLM_IMUX3 CLBLM_L_X24Y88/CLBLM_L_A2 CLBLM_L_X24Y88/CLBLM_L_B2 INT_L_X22Y87/ER1BEG1 INT_L_X22Y87/IMUX_L10 INT_L_X22Y87/SW2END0 INT_L_X22Y88/IMUX_L26 INT_L_X22Y88/IMUX_L33 INT_L_X22Y88/WR1END1 INT_L_X24Y88/ER1END1 INT_L_X24Y88/IMUX_L19 INT_L_X24Y88/IMUX_L3 INT_R_X23Y87/ER1END1 INT_R_X23Y87/NR1BEG1 INT_R_X23Y87/SW2A0 INT_R_X23Y88/ER1BEG1 INT_R_X23Y88/GFAN1 INT_R_X23Y88/IMUX32 INT_R_X23Y88/IMUX37 INT_R_X23Y88/LOGIC_OUTS0 INT_R_X23Y88/NR1END1 INT_R_X23Y88/SW2BEG0 INT_R_X23Y88/WR1BEG1 VBRK_X60Y92/VBRK_ER1BEG1 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y88/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X22Y87/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X22Y87/INT_L.SW2END0->>ER1BEG1 INT_L_X22Y87/INT_L.SW2END0->>IMUX_L10 INT_L_X22Y88/INT_L.WR1END1->>IMUX_L26 INT_L_X22Y88/INT_L.WR1END1->>IMUX_L33 INT_L_X24Y88/INT_L.ER1END1->>IMUX_L19 INT_L_X24Y88/INT_L.ER1END1->>IMUX_L3 INT_R_X23Y87/INT_R.ER1END1->>NR1BEG1 INT_R_X23Y88/INT_R.GFAN1->>IMUX37 INT_R_X23Y88/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X23Y88/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X23Y88/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_R_X23Y88/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X23Y88/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

g0_b1_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y88/CLBLM_L_B CLBLM_L_X22Y89/CLBLM_IMUX27 CLBLM_L_X22Y89/CLBLM_IMUX7 CLBLM_L_X22Y89/CLBLM_M_A1 CLBLM_L_X22Y89/CLBLM_M_B4 INT_L_X22Y88/LOGIC_OUTS_L9 INT_L_X22Y88/NR1BEG1 INT_L_X22Y89/GFAN1 INT_L_X22Y89/IMUX_L27 INT_L_X22Y89/IMUX_L7 INT_L_X22Y89/NR1END1 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y88/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X22Y89/INT_L.GFAN1->>IMUX_L7 INT_L_X22Y89/INT_L.NR1END1->>GFAN1 INT_L_X22Y89/INT_L.NR1END1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

g0_b2_n_0 - 
wires: CLBLM_L_X22Y87/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y87/CLBLM_L_A CLBLM_L_X22Y87/CLBLM_L_AMUX CLBLM_L_X22Y90/CLBLM_IMUX21 CLBLM_L_X22Y90/CLBLM_IMUX36 CLBLM_L_X22Y90/CLBLM_L_C4 CLBLM_L_X22Y90/CLBLM_L_D2 INT_L_X22Y87/LOGIC_OUTS_L16 INT_L_X22Y87/NN2BEG2 INT_L_X22Y88/NN2A2 INT_L_X22Y89/NN2END2 INT_L_X22Y89/NR1BEG2 INT_L_X22Y90/IMUX_L21 INT_L_X22Y90/IMUX_L36 INT_L_X22Y90/NR1END2 
pips: CLBLM_L_X22Y87/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X22Y87/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X22Y87/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X22Y89/INT_L.NN2END2->>NR1BEG2 INT_L_X22Y90/INT_L.NR1END2->>IMUX_L21 INT_L_X22Y90/INT_L.NR1END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

g0_b3_n_0 - 
wires: CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y88/CLBLM_L_B CLBLM_L_X24Y89/CLBLM_IMUX18 CLBLM_L_X24Y89/CLBLM_IMUX32 CLBLM_L_X24Y89/CLBLM_IMUX8 CLBLM_L_X24Y89/CLBLM_M_A5 CLBLM_L_X24Y89/CLBLM_M_B2 CLBLM_L_X24Y89/CLBLM_M_C1 INT_L_X24Y88/LOGIC_OUTS_L9 INT_L_X24Y88/NL1BEG0 INT_L_X24Y88/NL1END_S3_0 INT_L_X24Y88/NR1BEG1 INT_L_X24Y89/IMUX_L18 INT_L_X24Y89/IMUX_L32 INT_L_X24Y89/IMUX_L8 INT_L_X24Y89/NL1END0 INT_L_X24Y89/NR1END1 
pips: CLBLM_L_X24Y88/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y88/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X24Y88/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X24Y89/INT_L.NL1END0->>IMUX_L32 INT_L_X24Y89/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y89/INT_L.NR1END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

g0_b4_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y88/CLBLM_L_C CLBLM_L_X22Y89/CLBLM_IMUX23 CLBLM_L_X22Y89/CLBLM_IMUX9 CLBLM_L_X22Y89/CLBLM_L_A5 CLBLM_L_X22Y89/CLBLM_L_C3 INT_L_X22Y88/LOGIC_OUTS_L10 INT_L_X22Y88/NL1BEG1 INT_L_X22Y89/IMUX_L23 INT_L_X22Y89/IMUX_L9 INT_L_X22Y89/NL1BEG0 INT_L_X22Y89/NL1END1 INT_L_X22Y89/NL1END_S3_0 INT_L_X22Y90/NL1END0 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y88/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X22Y89/INT_L.NL1END1->>IMUX_L9 INT_L_X22Y89/INT_L.NL1END1->>NL1BEG0 INT_L_X22Y89/INT_L.NL1END_S3_0->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

g0_b5_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_LL_C CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS14 CLBLL_R_X23Y89/CLBLL_IMUX12 CLBLL_R_X23Y89/CLBLL_IMUX31 CLBLL_R_X23Y89/CLBLL_LL_B6 CLBLL_R_X23Y89/CLBLL_LL_C5 INT_R_X23Y88/LOGIC_OUTS14 INT_R_X23Y88/NR1BEG2 INT_R_X23Y89/BYP_ALT3 INT_R_X23Y89/BYP_BOUNCE3 INT_R_X23Y89/IMUX12 INT_R_X23Y89/IMUX31 INT_R_X23Y89/NR1END2 INT_R_X23Y90/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_R_X23Y88/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X23Y89/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X23Y89/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X23Y89/INT_R.NR1END2->>BYP_ALT3 INT_R_X23Y89/INT_R.NR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

inta_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

inta_i_2_n_0 - 
wires: CLBLM_L_X24Y91/CLBLM_IMUX11 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y91/CLBLM_M_A4 CLBLM_L_X24Y91/CLBLM_M_B INT_L_X24Y91/IMUX_L11 INT_L_X24Y91/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y91/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

inta_i_3_n_0 - 
wires: CLBLM_L_X24Y91/CLBLM_IMUX4 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y91/CLBLM_M_A6 CLBLM_L_X24Y91/CLBLM_M_C INT_L_X24Y91/IMUX_L4 INT_L_X24Y91/LOGIC_OUTS_L14 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y91/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

inta_i_4_n_0 - 
wires: CLBLM_L_X24Y91/CLBLM_IMUX7 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y91/CLBLM_M_A1 CLBLM_L_X24Y91/CLBLM_M_D INT_L_X24Y91/IMUX_L7 INT_L_X24Y91/LOGIC_OUTS_L15 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y91/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

intcyc - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN6C3 CLBLL_R_X23Y90/CLBLL_IMUX25 CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y90/CLBLL_L_AMUX CLBLL_R_X23Y90/CLBLL_L_B5 CLBLL_R_X23Y90/CLBLL_NE4BEG2 CLBLL_R_X23Y91/CLBLL_IMUX9 CLBLL_R_X23Y91/CLBLL_L_A5 CLBLL_R_X23Y91/CLBLL_NE2A2 CLBLL_R_X25Y94/CLBLL_EE4BEG2 CLBLL_R_X27Y102/CLBLL_IMUX31 CLBLL_R_X27Y102/CLBLL_LL_C5 CLBLL_R_X27Y103/CLBLL_NW2A3 CLBLL_R_X27Y105/CLBLL_EL1BEG2 CLBLL_R_X27Y94/CLBLL_EE4B2 CLBLL_R_X29Y102/CLBLL_IMUX33 CLBLL_R_X29Y102/CLBLL_L_C1 CLBLL_R_X29Y102/CLBLL_WL1END0 CLBLL_R_X29Y104/CLBLL_EL1BEG1 CLBLL_R_X29Y104/CLBLL_IMUX46 CLBLL_R_X29Y104/CLBLL_L_D5 CLBLL_R_X29Y105/CLBLL_IMUX23 CLBLL_R_X29Y105/CLBLL_IMUX31 CLBLL_R_X29Y105/CLBLL_LL_C5 CLBLL_R_X29Y105/CLBLL_L_C3 CLBLL_R_X29Y95/CLBLL_IMUX28 CLBLL_R_X29Y95/CLBLL_LL_C4 CLBLL_R_X29Y99/CLBLL_IMUX22 CLBLL_R_X29Y99/CLBLL_LL_C3 CLBLM_L_X24Y90/CLBLM_NE4BEG2 CLBLM_L_X24Y91/CLBLM_IMUX27 CLBLM_L_X24Y91/CLBLM_IMUX43 CLBLM_L_X24Y91/CLBLM_M_B4 CLBLM_L_X24Y91/CLBLM_M_D6 CLBLM_L_X24Y91/CLBLM_NE2A2 CLBLM_L_X26Y94/CLBLM_EE4BEG2 CLBLM_L_X28Y103/CLBLM_NW2A3 CLBLM_L_X28Y105/CLBLM_EL1BEG2 CLBLM_L_X28Y105/CLBLM_IMUX39 CLBLM_L_X28Y105/CLBLM_IMUX43 CLBLM_L_X28Y105/CLBLM_L_D3 CLBLM_L_X28Y105/CLBLM_M_D6 CLBLM_L_X28Y94/CLBLM_EE4B2 CLBLM_L_X28Y94/CLBLM_IMUX37 CLBLM_L_X28Y94/CLBLM_L_D4 CLBLM_L_X28Y95/CLBLM_IMUX39 CLBLM_L_X28Y95/CLBLM_L_D3 CLBLM_L_X28Y96/CLBLM_IMUX22 CLBLM_L_X28Y96/CLBLM_M_C3 CLBLM_L_X28Y97/CLBLM_IMUX28 CLBLM_L_X28Y97/CLBLM_M_C4 CLBLM_L_X30Y102/CLBLM_IMUX27 CLBLM_L_X30Y102/CLBLM_IMUX34 CLBLM_L_X30Y102/CLBLM_L_C6 CLBLM_L_X30Y102/CLBLM_M_B4 CLBLM_L_X30Y102/CLBLM_WL1END0 CLBLM_L_X30Y104/CLBLM_EL1BEG1 INT_L_X24Y90/NE6A2 INT_L_X24Y91/IMUX_L27 INT_L_X24Y91/IMUX_L43 INT_L_X24Y91/NE2END2 INT_L_X24Y91/NE6B2 INT_L_X24Y92/NE6C2 INT_L_X24Y93/NE6D2 INT_L_X24Y94/NE6E2 INT_L_X26Y94/EE4A2 INT_L_X28Y100/NN6D3 INT_L_X28Y101/NN6E3 INT_L_X28Y102/NN6END3 INT_L_X28Y102/NW2BEG3 INT_L_X28Y103/NW2A3 INT_L_X28Y104/SE2A2 INT_L_X28Y105/BYP_ALT5 INT_L_X28Y105/BYP_BOUNCE5 INT_L_X28Y105/EL1END2 INT_L_X28Y105/ER1BEG3 INT_L_X28Y105/IMUX_L39 INT_L_X28Y105/IMUX_L43 INT_L_X28Y105/SE2BEG2 INT_L_X28Y94/EE4C2 INT_L_X28Y94/IMUX_L37 INT_L_X28Y94/NN2BEG3 INT_L_X28Y94/WR1END3 INT_L_X28Y95/IMUX_L39 INT_L_X28Y95/NN2A3 INT_L_X28Y95/SR1END3 INT_L_X28Y96/IMUX_L22 INT_L_X28Y96/NN2END3 INT_L_X28Y96/NN6BEG3 INT_L_X28Y96/NR1BEG3 INT_L_X28Y96/SR1BEG3 INT_L_X28Y96/SR1END_N3_3 INT_L_X28Y97/IMUX_L28 INT_L_X28Y97/NN6A3 INT_L_X28Y97/NR1BEG3 INT_L_X28Y97/NR1END3 INT_L_X28Y97/NW2END2 INT_L_X28Y98/NE2BEG3 INT_L_X28Y98/NN6B3 INT_L_X28Y98/NR1END3 INT_L_X28Y99/NE2A3 INT_L_X28Y99/NN6C3 INT_L_X30Y102/IMUX_L27 INT_L_X30Y102/IMUX_L34 INT_L_X30Y102/SS2END1 INT_L_X30Y102/WL1BEG0 INT_L_X30Y103/SS2A1 INT_L_X30Y104/EL1END1 INT_L_X30Y104/SS2BEG1 INT_R_X23Y90/FAN_ALT5 INT_R_X23Y90/FAN_BOUNCE5 INT_R_X23Y90/IMUX25 INT_R_X23Y90/LOGIC_OUTS16 INT_R_X23Y90/NE2BEG2 INT_R_X23Y90/NE6BEG2 INT_R_X23Y90/NL1BEG1 INT_R_X23Y91/IMUX9 INT_R_X23Y91/NE2A2 INT_R_X23Y91/NL1END1 INT_R_X25Y94/EE4BEG2 INT_R_X25Y94/NE6END2 INT_R_X27Y102/IMUX31 INT_R_X27Y102/SR1END3 INT_R_X27Y103/NN2BEG3 INT_R_X27Y103/NW2END3 INT_R_X27Y103/SR1BEG3 INT_R_X27Y103/SR1END_N3_3 INT_R_X27Y104/NN2A3 INT_R_X27Y105/EL1BEG2 INT_R_X27Y105/NN2END3 INT_R_X27Y94/EE4B2 INT_R_X29Y102/IMUX33 INT_R_X29Y102/WL1END0 INT_R_X29Y104/EL1BEG1 INT_R_X29Y104/IMUX46 INT_R_X29Y104/SE2END2 INT_R_X29Y104/SL1END3 INT_R_X29Y105/ER1END3 INT_R_X29Y105/IMUX23 INT_R_X29Y105/IMUX31 INT_R_X29Y105/SL1BEG3 INT_R_X29Y106/ER1END_N3_3 INT_R_X29Y94/EE4END2 INT_R_X29Y94/NN2BEG2 INT_R_X29Y94/NR1BEG2 INT_R_X29Y94/WR1BEG3 INT_R_X29Y95/IMUX28 INT_R_X29Y95/NN2A2 INT_R_X29Y95/NR1END2 INT_R_X29Y96/NN2END2 INT_R_X29Y96/NW2BEG2 INT_R_X29Y97/NW2A2 INT_R_X29Y99/IMUX22 INT_R_X29Y99/NE2END3 VBRK_X60Y94/VBRK_NE4BEG2 VBRK_X60Y95/VBRK_NE2A2 VBRK_X73Y107/VBRK_WL1END0 VBRK_X73Y109/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y90/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X24Y91/INT_L.NE2END2->>IMUX_L27 INT_L_X24Y91/INT_L.NE2END2->>IMUX_L43 INT_L_X28Y102/INT_L.NN6END3->>NW2BEG3 INT_L_X28Y105/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X28Y105/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X28Y105/INT_L.EL1END2->>BYP_ALT5 INT_L_X28Y105/INT_L.EL1END2->>ER1BEG3 INT_L_X28Y105/INT_L.EL1END2->>IMUX_L43 INT_L_X28Y105/INT_L.EL1END2->>SE2BEG2 INT_L_X28Y94/INT_L.WR1END3->>IMUX_L37 INT_L_X28Y94/INT_L.WR1END3->>NN2BEG3 INT_L_X28Y95/INT_L.SR1END3->>IMUX_L39 INT_L_X28Y96/INT_L.NN2END3->>IMUX_L22 INT_L_X28Y96/INT_L.NN2END3->>NN6BEG3 INT_L_X28Y96/INT_L.NN2END3->>NR1BEG3 INT_L_X28Y96/INT_L.NN2END3->>SR1BEG3 INT_L_X28Y97/INT_L.NR1END3->>NR1BEG3 INT_L_X28Y97/INT_L.NW2END2->>IMUX_L28 INT_L_X28Y98/INT_L.NR1END3->>NE2BEG3 INT_L_X30Y102/INT_L.SS2END1->>IMUX_L27 INT_L_X30Y102/INT_L.SS2END1->>IMUX_L34 INT_L_X30Y102/INT_L.SS2END1->>WL1BEG0 INT_L_X30Y104/INT_L.EL1END1->>SS2BEG1 INT_R_X23Y90/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y90/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X23Y90/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X23Y90/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X23Y90/INT_R.LOGIC_OUTS16->>NE6BEG2 INT_R_X23Y90/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X23Y91/INT_R.NL1END1->>IMUX9 INT_R_X25Y94/INT_R.NE6END2->>EE4BEG2 INT_R_X27Y102/INT_R.SR1END3->>IMUX31 INT_R_X27Y103/INT_R.NW2END3->>NN2BEG3 INT_R_X27Y103/INT_R.NW2END3->>SR1BEG3 INT_R_X27Y105/INT_R.NN2END3->>EL1BEG2 INT_R_X29Y102/INT_R.WL1END0->>IMUX33 INT_R_X29Y104/INT_R.SE2END2->>EL1BEG1 INT_R_X29Y104/INT_R.SL1END3->>IMUX46 INT_R_X29Y105/INT_R.ER1END3->>IMUX23 INT_R_X29Y105/INT_R.ER1END3->>IMUX31 INT_R_X29Y105/INT_R.ER1END3->>SL1BEG3 INT_R_X29Y94/INT_R.EE4END2->>NN2BEG2 INT_R_X29Y94/INT_R.EE4END2->>NR1BEG2 INT_R_X29Y94/INT_R.EE4END2->>WR1BEG3 INT_R_X29Y95/INT_R.NR1END2->>IMUX28 INT_R_X29Y96/INT_R.NN2END2->>NW2BEG2 INT_R_X29Y99/INT_R.NE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

state1 - 
wires: CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y90/CLBLL_L_BMUX CLBLL_R_X23Y91/CLBLL_EL1BEG2 CLBLL_R_X23Y91/CLBLL_IMUX14 CLBLL_R_X23Y91/CLBLL_L_B1 CLBLM_L_X24Y91/CLBLM_EL1BEG2 CLBLM_L_X24Y91/CLBLM_IMUX12 CLBLM_L_X24Y91/CLBLM_IMUX35 CLBLM_L_X24Y91/CLBLM_M_B6 CLBLM_L_X24Y91/CLBLM_M_C6 INT_L_X24Y91/EL1END2 INT_L_X24Y91/IMUX_L12 INT_L_X24Y91/IMUX_L35 INT_R_X23Y90/LOGIC_OUTS17 INT_R_X23Y90/NR1BEG3 INT_R_X23Y91/EL1BEG2 INT_R_X23Y91/IMUX14 INT_R_X23Y91/NR1END3 VBRK_X60Y95/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X24Y91/INT_L.EL1END2->>IMUX_L12 INT_L_X24Y91/INT_L.EL1END2->>IMUX_L35 INT_R_X23Y90/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X23Y91/INT_R.NR1END3->>EL1BEG2 INT_R_X23Y91/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

intcyc_i_1_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_BYP0 CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y90/CLBLL_L_AX CLBLL_R_X23Y90/CLBLL_L_B INT_R_X23Y89/FAN_BOUNCE_S3_2 INT_R_X23Y90/BYP0 INT_R_X23Y90/BYP_ALT0 INT_R_X23Y90/FAN_ALT2 INT_R_X23Y90/FAN_BOUNCE2 INT_R_X23Y90/LOGIC_OUTS9 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y90/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X23Y90/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y90/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y90/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X23Y90/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

intcyc_i_2_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX26 CLBLL_R_X23Y90/CLBLL_LL_C CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS14 CLBLL_R_X23Y90/CLBLL_L_B4 INT_R_X23Y90/FAN_ALT7 INT_R_X23Y90/FAN_BOUNCE7 INT_R_X23Y90/IMUX26 INT_R_X23Y90/LOGIC_OUTS14 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y90/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X23Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y90/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X23Y90/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

opcode[7]_i_1_n_0 - 
wires: BRKH_INT_X22Y99/BRKH_INT_NE6B1 BRKH_INT_X22Y99/BRKH_INT_NN6BEG1 CLBLL_R_X21Y92/CLBLL_WW2END0 CLBLL_R_X21Y98/CLBLL_NE4BEG1 CLBLL_R_X21Y99/CLBLL_NE2A1 CLBLL_R_X23Y92/CLBLL_LL_A CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y102/CLBLM_FAN7 CLBLM_L_X22Y102/CLBLM_M_CE CLBLM_L_X22Y105/CLBLM_FAN7 CLBLM_L_X22Y105/CLBLM_M_CE CLBLM_L_X22Y92/CLBLM_WW2END0 CLBLM_L_X22Y98/CLBLM_NE4BEG1 CLBLM_L_X22Y99/CLBLM_FAN6 CLBLM_L_X22Y99/CLBLM_L_CE CLBLM_L_X22Y99/CLBLM_NE2A1 INT_L_X22Y100/NE6C1 INT_L_X22Y100/NN6A1 INT_L_X22Y101/NE6D1 INT_L_X22Y101/NN6B1 INT_L_X22Y102/FAN_ALT7 INT_L_X22Y102/FAN_L7 INT_L_X22Y102/NE6E1 INT_L_X22Y102/NN6C1 INT_L_X22Y102/WR1END2 INT_L_X22Y103/NN6D1 INT_L_X22Y104/NN6E1 INT_L_X22Y105/FAN_ALT3 INT_L_X22Y105/FAN_ALT7 INT_L_X22Y105/FAN_BOUNCE3 INT_L_X22Y105/FAN_L7 INT_L_X22Y105/NL1BEG0 INT_L_X22Y105/NL1END_S3_0 INT_L_X22Y105/NN6END1 INT_L_X22Y106/NL1END0 INT_L_X22Y92/WW2A0 INT_L_X22Y98/NE6A1 INT_L_X22Y99/FAN_ALT6 INT_L_X22Y99/FAN_L6 INT_L_X22Y99/NE2END1 INT_L_X22Y99/NE6B1 INT_L_X22Y99/NN6BEG1 INT_R_X21Y92/NN6BEG1 INT_R_X21Y92/WW2END0 INT_R_X21Y93/NN6A1 INT_R_X21Y94/NN6B1 INT_R_X21Y95/NN6C1 INT_R_X21Y96/NN6D1 INT_R_X21Y97/NN6E1 INT_R_X21Y98/NE2BEG1 INT_R_X21Y98/NE6BEG1 INT_R_X21Y98/NN6END1 INT_R_X21Y99/NE2A1 INT_R_X23Y102/NE6END1 INT_R_X23Y102/WR1BEG2 INT_R_X23Y92/LOGIC_OUTS12 INT_R_X23Y92/WW2BEG0 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y102/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y105/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y99/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X22Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y102/INT_L.WR1END2->>FAN_ALT7 INT_L_X22Y105/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y105/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X22Y105/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X22Y105/INT_L.NN6END1->>NL1BEG0 INT_L_X22Y99/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y99/INT_L.NE2END1->>FAN_ALT6 INT_L_X22Y99/INT_L.NE2END1->>NN6BEG1 INT_R_X21Y92/INT_R.WW2END0->>NN6BEG1 INT_R_X21Y98/INT_R.NN6END1->>NE2BEG1 INT_R_X21Y98/INT_R.NN6END1->>NE6BEG1 INT_R_X23Y102/INT_R.NE6END1->>WR1BEG2 INT_R_X23Y92/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

opcode[7]_i_3_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX4 CLBLL_R_X23Y92/CLBLL_LL_A6 CLBLL_R_X23Y94/CLBLL_WW4END2 CLBLL_R_X25Y94/CLBLL_WW4B2 CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y94/CLBLL_L_AMUX CLBLM_L_X24Y94/CLBLM_WW4END2 CLBLM_L_X26Y94/CLBLM_WW4B2 INT_L_X24Y94/WW4C2 INT_L_X26Y94/WW4A2 INT_R_X23Y92/IMUX4 INT_R_X23Y92/SS2END1 INT_R_X23Y93/SS2A1 INT_R_X23Y94/SS2BEG1 INT_R_X23Y94/WW4END2 INT_R_X25Y94/WW4B2 INT_R_X27Y94/LOGIC_OUTS16 INT_R_X27Y94/WW4BEG2 VBRK_X60Y98/VBRK_WW4END2 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y94/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X23Y92/INT_R.SS2END1->>IMUX4 INT_R_X23Y94/INT_R.WW4END2->>SS2BEG1 INT_R_X27Y94/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

parity_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

parity_i_2_n_0 - 
wires: CLBLM_L_X24Y94/CLBLM_IMUX10 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y94/CLBLM_L_A4 CLBLM_L_X24Y94/CLBLM_L_B INT_L_X24Y94/IMUX_L10 INT_L_X24Y94/LOGIC_OUTS_L9 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y94/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y94/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

parity_i_3_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_EL1BEG3 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y96/CLBLM_M_CMUX CLBLM_L_X24Y94/CLBLM_EL1BEG3 CLBLM_L_X24Y94/CLBLM_IMUX6 CLBLM_L_X24Y94/CLBLM_L_A1 INT_L_X22Y95/SE2A0 INT_L_X22Y96/LOGIC_OUTS_L22 INT_L_X22Y96/SE2BEG0 INT_L_X24Y94/EL1END3 INT_L_X24Y94/IMUX_L6 INT_R_X23Y94/EL1BEG3 INT_R_X23Y95/EL1BEG_N3 INT_R_X23Y95/SE2END0 VBRK_X60Y98/VBRK_EL1BEG3 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y96/INT_L.LOGIC_OUTS_L22->>SE2BEG0 INT_L_X24Y94/INT_L.EL1END3->>IMUX_L6 INT_R_X23Y95/INT_R.SE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold2_reg_n_0_[2] - 
wires: CLBLL_R_X25Y94/CLBLL_NW2A1 CLBLL_R_X27Y92/CLBLL_IMUX23 CLBLL_R_X27Y92/CLBLL_L_C3 CLBLL_R_X27Y92/CLBLL_WL1END3 CLBLL_R_X27Y94/CLBLL_SE2A0 CLBLL_R_X27Y95/CLBLL_LL_AQ CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y97/CLBLL_EL1BEG2 CLBLL_R_X29Y96/CLBLL_IMUX27 CLBLL_R_X29Y96/CLBLL_LL_B4 CLBLL_R_X29Y98/CLBLL_ER1BEG0 CLBLM_L_X24Y94/CLBLM_IMUX4 CLBLM_L_X24Y94/CLBLM_IMUX5 CLBLM_L_X24Y94/CLBLM_L_A6 CLBLM_L_X24Y94/CLBLM_M_A6 CLBLM_L_X24Y95/CLBLM_IMUX2 CLBLM_L_X24Y95/CLBLM_M_A2 CLBLM_L_X26Y93/CLBLM_IMUX11 CLBLM_L_X26Y93/CLBLM_M_A4 CLBLM_L_X26Y94/CLBLM_NW2A1 CLBLM_L_X28Y92/CLBLM_WL1END3 CLBLM_L_X28Y94/CLBLM_SE2A0 CLBLM_L_X28Y97/CLBLM_EL1BEG2 CLBLM_L_X28Y97/CLBLM_IMUX4 CLBLM_L_X28Y97/CLBLM_M_A6 CLBLM_L_X30Y98/CLBLM_ER1BEG0 CLBLM_L_X30Y98/CLBLM_IMUX2 CLBLM_L_X30Y98/CLBLM_M_A2 INT_L_X24Y94/IMUX_L4 INT_L_X24Y94/IMUX_L5 INT_L_X24Y94/NL1BEG1 INT_L_X24Y94/WR1END2 INT_L_X24Y95/IMUX_L2 INT_L_X24Y95/NL1END1 INT_L_X26Y93/IMUX_L11 INT_L_X26Y93/NW2BEG1 INT_L_X26Y93/WR1END1 INT_L_X26Y94/NW2A1 INT_L_X28Y92/WL1BEG3 INT_L_X28Y93/SL1END0 INT_L_X28Y93/WL1BEG_N3 INT_L_X28Y94/SE2END0 INT_L_X28Y94/SL1BEG0 INT_L_X28Y97/EL1BEG1 INT_L_X28Y97/EL1END2 INT_L_X28Y97/ER1BEG3 INT_L_X28Y97/IMUX_L4 INT_L_X30Y98/ER1END0 INT_L_X30Y98/IMUX_L2 INT_R_X25Y94/NW2END1 INT_R_X25Y94/WR1BEG2 INT_R_X27Y92/IMUX23 INT_R_X27Y92/WL1END3 INT_R_X27Y93/WL1END_N1_3 INT_R_X27Y93/WR1BEG1 INT_R_X27Y94/SE2A0 INT_R_X27Y95/LOGIC_OUTS4 INT_R_X27Y95/NL1BEG_N3 INT_R_X27Y95/NN2BEG3 INT_R_X27Y95/SE2BEG0 INT_R_X27Y96/NN2A3 INT_R_X27Y97/EL1BEG2 INT_R_X27Y97/NN2END3 INT_R_X29Y96/IMUX27 INT_R_X29Y96/SL1END1 INT_R_X29Y97/EL1END1 INT_R_X29Y97/ER1BEG_S0 INT_R_X29Y97/ER1END3 INT_R_X29Y97/SL1BEG1 INT_R_X29Y98/ER1BEG0 INT_R_X29Y98/ER1END_N3_3 VBRK_X73Y102/VBRK_ER1BEG0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y95/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y94/INT_L.WR1END2->>IMUX_L4 INT_L_X24Y94/INT_L.WR1END2->>IMUX_L5 INT_L_X24Y94/INT_L.WR1END2->>NL1BEG1 INT_L_X24Y95/INT_L.NL1END1->>IMUX_L2 INT_L_X26Y93/INT_L.WR1END1->>IMUX_L11 INT_L_X26Y93/INT_L.WR1END1->>NW2BEG1 INT_L_X28Y93/INT_L.SL1END0->>WL1BEG_N3 INT_L_X28Y94/INT_L.SE2END0->>SL1BEG0 INT_L_X28Y97/INT_L.EL1END2->>EL1BEG1 INT_L_X28Y97/INT_L.EL1END2->>ER1BEG3 INT_L_X28Y97/INT_L.EL1END2->>IMUX_L4 INT_L_X30Y98/INT_L.ER1END0->>IMUX_L2 INT_R_X25Y94/INT_R.NW2END1->>WR1BEG2 INT_R_X27Y92/INT_R.WL1END3->>IMUX23 INT_R_X27Y93/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X27Y95/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X27Y95/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X27Y95/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X27Y97/INT_R.NN2END3->>EL1BEG2 INT_R_X29Y96/INT_R.SL1END1->>IMUX27 INT_R_X29Y97/INT_R.EL1END1->>SL1BEG1 INT_R_X29Y97/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

parity_i_4_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_EL1BEG0 CLBLL_R_X23Y94/CLBLL_LL_D CLBLL_R_X23Y94/CLBLL_LL_DMUX CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y94/CLBLM_EL1BEG0 CLBLM_L_X24Y94/CLBLM_IMUX34 CLBLM_L_X24Y94/CLBLM_IMUX42 CLBLM_L_X24Y94/CLBLM_IMUX9 CLBLM_L_X24Y94/CLBLM_L_A5 CLBLM_L_X24Y94/CLBLM_L_C6 CLBLM_L_X24Y94/CLBLM_L_D6 INT_L_X24Y93/EL1END_S3_0 INT_L_X24Y94/BYP_ALT0 INT_L_X24Y94/BYP_BOUNCE0 INT_L_X24Y94/EL1END0 INT_L_X24Y94/IMUX_L34 INT_L_X24Y94/IMUX_L42 INT_L_X24Y94/IMUX_L9 INT_R_X23Y94/EL1BEG0 INT_R_X23Y94/LOGIC_OUTS23 VBRK_X60Y98/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X23Y94/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y94/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X24Y94/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X24Y94/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X24Y94/INT_L.EL1END0->>BYP_ALT0 INT_L_X24Y94/INT_L.EL1END0->>IMUX_L9 INT_R_X23Y94/INT_R.LOGIC_OUTS23->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

parity_reg_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX18 CLBLL_R_X25Y91/CLBLL_IMUX2 CLBLL_R_X25Y91/CLBLL_LL_A2 CLBLL_R_X25Y91/CLBLL_LL_B2 CLBLL_R_X25Y93/CLBLL_IMUX32 CLBLL_R_X25Y93/CLBLL_LL_C1 CLBLM_L_X24Y94/CLBLM_IMUX0 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y94/CLBLM_L_A3 CLBLM_L_X24Y94/CLBLM_L_AQ INT_L_X24Y93/SE2A0 INT_L_X24Y94/IMUX_L0 INT_L_X24Y94/LOGIC_OUTS_L0 INT_L_X24Y94/SE2BEG0 INT_R_X25Y91/IMUX18 INT_R_X25Y91/IMUX2 INT_R_X25Y91/SS2END0 INT_R_X25Y92/SS2A0 INT_R_X25Y93/IMUX32 INT_R_X25Y93/SE2END0 INT_R_X25Y93/SS2BEG0 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y94/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y94/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X24Y94/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X25Y91/INT_R.SS2END0->>IMUX18 INT_R_X25Y91/INT_R.SS2END0->>IMUX2 INT_R_X25Y93/INT_R.SE2END0->>IMUX32 INT_R_X25Y93/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

alu/resi__55[1] - 
wires: CLBLL_R_X21Y94/CLBLL_EE4A2 CLBLL_R_X21Y97/CLBLL_IMUX13 CLBLL_R_X21Y97/CLBLL_IMUX36 CLBLL_R_X21Y97/CLBLL_L_B6 CLBLL_R_X21Y97/CLBLL_L_D2 CLBLL_R_X23Y94/CLBLL_EE4C2 CLBLL_R_X25Y94/CLBLL_IMUX47 CLBLL_R_X25Y94/CLBLL_LL_D5 CLBLL_R_X25Y95/CLBLL_IMUX22 CLBLL_R_X25Y95/CLBLL_LL_C3 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS20 CLBLM_L_X20Y94/CLBLM_M_AMUX CLBLM_L_X22Y94/CLBLM_EE4A2 CLBLM_L_X24Y94/CLBLM_EE4C2 CLBLM_L_X24Y94/CLBLM_IMUX16 CLBLM_L_X24Y94/CLBLM_L_B3 CLBLM_L_X24Y95/CLBLM_IMUX14 CLBLM_L_X24Y95/CLBLM_L_B1 INT_L_X20Y94/EE4BEG2 INT_L_X20Y94/LOGIC_OUTS_L20 INT_L_X20Y94/NN2BEG2 INT_L_X20Y95/NN2A2 INT_L_X20Y96/NE2BEG2 INT_L_X20Y96/NN2END2 INT_L_X20Y97/NE2A2 INT_L_X22Y94/EE4B2 INT_L_X24Y94/EE4END2 INT_L_X24Y94/ER1BEG3 INT_L_X24Y94/IMUX_L16 INT_L_X24Y94/SL1END0 INT_L_X24Y95/BYP_ALT4 INT_L_X24Y95/BYP_BOUNCE4 INT_L_X24Y95/IMUX_L14 INT_L_X24Y95/SL1BEG0 INT_L_X24Y95/SR1BEG_S0 INT_L_X24Y95/WR1END_S1_0 INT_L_X24Y96/WR1END0 INT_R_X21Y94/EE4A2 INT_R_X21Y97/IMUX13 INT_R_X21Y97/IMUX36 INT_R_X21Y97/NE2END2 INT_R_X23Y94/EE4C2 INT_R_X25Y94/ER1END3 INT_R_X25Y94/IMUX47 INT_R_X25Y94/NR1BEG3 INT_R_X25Y95/ER1END_N3_3 INT_R_X25Y95/IMUX22 INT_R_X25Y95/NR1END3 INT_R_X25Y95/WR1BEG_S0 INT_R_X25Y96/WR1BEG0 VBRK_X60Y98/VBRK_EE4C2 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X20Y94/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X20Y94/INT_L.LOGIC_OUTS_L20->>EE4BEG2 INT_L_X20Y94/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X20Y96/INT_L.NN2END2->>NE2BEG2 INT_L_X24Y94/INT_L.EE4END2->>ER1BEG3 INT_L_X24Y94/INT_L.SL1END0->>IMUX_L16 INT_L_X24Y95/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y95/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X24Y95/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X24Y95/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X24Y95/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X21Y97/INT_R.NE2END2->>IMUX13 INT_R_X21Y97/INT_R.NE2END2->>IMUX36 INT_R_X25Y94/INT_R.ER1END3->>IMUX47 INT_R_X25Y94/INT_R.ER1END3->>NR1BEG3 INT_R_X25Y95/INT_R.NR1END3->>IMUX22 INT_R_X25Y95/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

alu/resi__55[0] - 
wires: CLBLL_R_X23Y94/CLBLL_NE2A1 CLBLM_L_X22Y93/CLBLM_IMUX28 CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y93/CLBLM_M_AMUX CLBLM_L_X22Y93/CLBLM_M_C4 CLBLM_L_X24Y94/CLBLM_IMUX25 CLBLM_L_X24Y94/CLBLM_L_B5 CLBLM_L_X24Y94/CLBLM_NE2A1 INT_L_X22Y93/EL1BEG1 INT_L_X22Y93/IMUX_L28 INT_L_X22Y93/LOGIC_OUTS_L20 INT_L_X24Y94/IMUX_L25 INT_L_X24Y94/NE2END1 INT_R_X23Y93/EL1END1 INT_R_X23Y93/NE2BEG1 INT_R_X23Y94/NE2A1 VBRK_X60Y98/VBRK_NE2A1 
pips: CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X22Y93/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X22Y93/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X24Y94/INT_L.NE2END1->>IMUX_L25 INT_R_X23Y93/INT_R.EL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

alu/resi__55[3] - 
wires: CLBLL_R_X21Y95/CLBLL_NW2A2 CLBLL_R_X21Y97/CLBLL_IMUX47 CLBLL_R_X21Y97/CLBLL_IMUX7 CLBLL_R_X21Y97/CLBLL_LL_A1 CLBLL_R_X21Y97/CLBLL_LL_D5 CLBLL_R_X23Y94/CLBLL_EL1BEG2 CLBLL_R_X23Y94/CLBLL_IMUX39 CLBLL_R_X23Y94/CLBLL_L_D3 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y94/CLBLM_M_AMUX CLBLM_L_X22Y95/CLBLM_NW2A2 CLBLM_L_X24Y94/CLBLM_EL1BEG2 CLBLM_L_X24Y94/CLBLM_IMUX19 CLBLM_L_X24Y94/CLBLM_IMUX44 CLBLM_L_X24Y94/CLBLM_L_B2 CLBLM_L_X24Y94/CLBLM_M_D4 CLBLM_L_X24Y95/CLBLM_IMUX21 CLBLM_L_X24Y95/CLBLM_L_C4 INT_L_X22Y94/ER1BEG3 INT_L_X22Y94/LOGIC_OUTS_L20 INT_L_X22Y94/NW2BEG2 INT_L_X22Y95/NW2A2 INT_L_X24Y94/EL1END2 INT_L_X24Y94/FAN_ALT5 INT_L_X24Y94/FAN_BOUNCE5 INT_L_X24Y94/IMUX_L19 INT_L_X24Y94/IMUX_L44 INT_L_X24Y94/NR1BEG2 INT_L_X24Y95/IMUX_L21 INT_L_X24Y95/NR1END2 INT_R_X21Y95/NN2BEG2 INT_R_X21Y95/NW2END2 INT_R_X21Y96/NN2A2 INT_R_X21Y97/BYP_ALT5 INT_R_X21Y97/BYP_BOUNCE5 INT_R_X21Y97/IMUX47 INT_R_X21Y97/IMUX7 INT_R_X21Y97/NN2END2 INT_R_X23Y94/EL1BEG2 INT_R_X23Y94/ER1END3 INT_R_X23Y94/IMUX39 INT_R_X23Y95/ER1END_N3_3 VBRK_X60Y98/VBRK_EL1BEG2 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X22Y94/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X22Y94/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X24Y94/INT_L.EL1END2->>FAN_ALT5 INT_L_X24Y94/INT_L.EL1END2->>IMUX_L44 INT_L_X24Y94/INT_L.EL1END2->>NR1BEG2 INT_L_X24Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y94/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X24Y95/INT_L.NR1END2->>IMUX_L21 INT_R_X21Y95/INT_R.NW2END2->>NN2BEG2 INT_R_X21Y97/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X21Y97/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X21Y97/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X21Y97/INT_R.NN2END2->>BYP_ALT5 INT_R_X23Y94/INT_R.ER1END3->>EL1BEG2 INT_R_X23Y94/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

alu/resi__55[2] - 
wires: BRKH_INT_X22Y99/BRKH_INT_NN6E2 CLBLL_R_X21Y100/CLBLL_IMUX15 CLBLL_R_X21Y100/CLBLL_LL_B1 CLBLL_R_X21Y100/CLBLL_WR1END3 CLBLL_R_X21Y96/CLBLL_WW2A1 CLBLL_R_X23Y94/CLBLL_EE2A2 CLBLL_R_X23Y94/CLBLL_WR1END3 CLBLL_R_X23Y95/CLBLL_IMUX19 CLBLL_R_X23Y95/CLBLL_L_B2 CLBLM_L_X20Y96/CLBLM_IMUX43 CLBLM_L_X20Y96/CLBLM_M_D6 CLBLM_L_X22Y100/CLBLM_WR1END3 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y94/CLBLM_L_AMUX CLBLM_L_X22Y96/CLBLM_WW2A1 CLBLM_L_X24Y94/CLBLM_EE2A2 CLBLM_L_X24Y94/CLBLM_IMUX12 CLBLM_L_X24Y94/CLBLM_IMUX14 CLBLM_L_X24Y94/CLBLM_IMUX29 CLBLM_L_X24Y94/CLBLM_L_B1 CLBLM_L_X24Y94/CLBLM_M_B6 CLBLM_L_X24Y94/CLBLM_M_C2 CLBLM_L_X24Y94/CLBLM_WR1END3 INT_L_X20Y96/IMUX_L43 INT_L_X20Y96/WW2END1 INT_L_X22Y100/NN6END2 INT_L_X22Y100/WR1BEG3 INT_L_X22Y94/EE2BEG2 INT_L_X22Y94/LOGIC_OUTS_L16 INT_L_X22Y94/NN2BEG2 INT_L_X22Y94/NN6BEG2 INT_L_X22Y95/NN2A2 INT_L_X22Y95/NN6A2 INT_L_X22Y96/NN2END2 INT_L_X22Y96/NN6B2 INT_L_X22Y96/WW2BEG1 INT_L_X22Y97/NN6C2 INT_L_X22Y98/NN6D2 INT_L_X22Y99/NN6E2 INT_L_X24Y94/BYP_ALT2 INT_L_X24Y94/BYP_BOUNCE2 INT_L_X24Y94/EE2END2 INT_L_X24Y94/IMUX_L12 INT_L_X24Y94/IMUX_L14 INT_L_X24Y94/IMUX_L29 INT_L_X24Y94/WR1BEG3 INT_L_X24Y95/BYP_BOUNCE_N3_2 INT_R_X21Y100/IMUX15 INT_R_X21Y100/WR1END3 INT_R_X21Y96/WW2A1 INT_R_X23Y94/EE2A2 INT_R_X23Y94/NL1BEG2 INT_R_X23Y94/WR1END3 INT_R_X23Y95/IMUX19 INT_R_X23Y95/NL1END2 VBRK_X60Y98/VBRK_EE2A2 VBRK_X60Y98/VBRK_WR1END3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X20Y96/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y94/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X20Y96/INT_L.WW2END1->>IMUX_L43 INT_L_X22Y100/INT_L.NN6END2->>WR1BEG3 INT_L_X22Y94/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X22Y94/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X22Y94/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X22Y96/INT_L.NN2END2->>WW2BEG1 INT_L_X24Y94/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X24Y94/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X24Y94/INT_L.EE2END2->>BYP_ALT2 INT_L_X24Y94/INT_L.EE2END2->>IMUX_L12 INT_L_X24Y94/INT_L.EE2END2->>IMUX_L29 INT_L_X24Y94/INT_L.EE2END2->>WR1BEG3 INT_R_X21Y100/INT_R.WR1END3->>IMUX15 INT_R_X23Y94/INT_R.WR1END3->>NL1BEG2 INT_R_X23Y95/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

alu/resi__55[5] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN2A2 CLBLL_R_X21Y96/CLBLL_EE2A2 CLBLL_R_X21Y98/CLBLL_IMUX39 CLBLL_R_X21Y98/CLBLL_L_D3 CLBLL_R_X21Y99/CLBLL_IMUX21 CLBLL_R_X21Y99/CLBLL_L_C4 CLBLL_R_X21Y99/CLBLL_NW2A2 CLBLM_L_X20Y100/CLBLM_IMUX27 CLBLM_L_X20Y100/CLBLM_M_B4 CLBLM_L_X20Y101/CLBLM_IMUX26 CLBLM_L_X20Y101/CLBLM_L_B4 CLBLM_L_X20Y96/CLBLM_LOGIC_OUTS20 CLBLM_L_X20Y96/CLBLM_M_AMUX CLBLM_L_X22Y96/CLBLM_EE2A2 CLBLM_L_X22Y96/CLBLM_IMUX29 CLBLM_L_X22Y96/CLBLM_M_C2 CLBLM_L_X22Y98/CLBLM_IMUX35 CLBLM_L_X22Y98/CLBLM_M_C6 CLBLM_L_X22Y99/CLBLM_NW2A2 INT_L_X20Y100/IMUX_L27 INT_L_X20Y100/NL1BEG1 INT_L_X20Y100/NN2END2 INT_L_X20Y101/IMUX_L26 INT_L_X20Y101/NL1END1 INT_L_X20Y96/EE2BEG2 INT_L_X20Y96/LOGIC_OUTS_L20 INT_L_X20Y96/NN2BEG2 INT_L_X20Y97/NN2A2 INT_L_X20Y98/NL1BEG1 INT_L_X20Y98/NN2BEG2 INT_L_X20Y98/NN2END2 INT_L_X20Y99/EL1BEG0 INT_L_X20Y99/NL1END1 INT_L_X20Y99/NN2A2 INT_L_X22Y96/EE2END2 INT_L_X22Y96/IMUX_L29 INT_L_X22Y96/NN2BEG2 INT_L_X22Y97/NN2A2 INT_L_X22Y98/IMUX_L35 INT_L_X22Y98/NN2END2 INT_L_X22Y98/NW2BEG2 INT_L_X22Y99/NW2A2 INT_R_X21Y96/EE2A2 INT_R_X21Y98/EL1END_S3_0 INT_R_X21Y98/IMUX39 INT_R_X21Y99/BYP_ALT5 INT_R_X21Y99/BYP_BOUNCE5 INT_R_X21Y99/EL1END0 INT_R_X21Y99/IMUX21 INT_R_X21Y99/NW2END2 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y96/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X20Y100/INT_L.NN2END2->>IMUX_L27 INT_L_X20Y100/INT_L.NN2END2->>NL1BEG1 INT_L_X20Y101/INT_L.NL1END1->>IMUX_L26 INT_L_X20Y96/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X20Y96/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X20Y98/INT_L.NN2END2->>NL1BEG1 INT_L_X20Y98/INT_L.NN2END2->>NN2BEG2 INT_L_X20Y99/INT_L.NL1END1->>EL1BEG0 INT_L_X22Y96/INT_L.EE2END2->>IMUX_L29 INT_L_X22Y96/INT_L.EE2END2->>NN2BEG2 INT_L_X22Y98/INT_L.NN2END2->>IMUX_L35 INT_L_X22Y98/INT_L.NN2END2->>NW2BEG2 INT_R_X21Y98/INT_R.EL1END_S3_0->>IMUX39 INT_R_X21Y99/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X21Y99/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X21Y99/INT_R.NW2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

alu/resi__55[4] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN2BEG2 CLBLL_R_X21Y95/CLBLL_NW4A2 CLBLL_R_X21Y99/CLBLL_IMUX13 CLBLL_R_X21Y99/CLBLL_L_B6 CLBLL_R_X23Y95/CLBLL_IMUX31 CLBLL_R_X23Y95/CLBLL_IMUX38 CLBLL_R_X23Y95/CLBLL_LL_C5 CLBLL_R_X23Y95/CLBLL_LL_D3 CLBLM_L_X20Y101/CLBLM_IMUX35 CLBLM_L_X20Y101/CLBLM_M_C6 CLBLM_L_X22Y95/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y95/CLBLM_M_AMUX CLBLM_L_X22Y95/CLBLM_NW4A2 CLBLM_L_X22Y96/CLBLM_IMUX22 CLBLM_L_X22Y96/CLBLM_IMUX40 CLBLM_L_X22Y96/CLBLM_M_C3 CLBLM_L_X22Y96/CLBLM_M_D1 INT_L_X20Y100/NN2A2 INT_L_X20Y101/IMUX_L35 INT_L_X20Y101/NN2END2 INT_L_X20Y99/EL1BEG1 INT_L_X20Y99/NN2BEG2 INT_L_X20Y99/NW6END2 INT_L_X22Y95/BYP_ALT2 INT_L_X22Y95/BYP_BOUNCE2 INT_L_X22Y95/ER1BEG3 INT_L_X22Y95/LOGIC_OUTS_L20 INT_L_X22Y95/NR1BEG2 INT_L_X22Y95/NW6BEG2 INT_L_X22Y96/BYP_ALT2 INT_L_X22Y96/BYP_BOUNCE2 INT_L_X22Y96/BYP_BOUNCE_N3_2 INT_L_X22Y96/IMUX_L22 INT_L_X22Y96/IMUX_L40 INT_L_X22Y96/NR1END2 INT_L_X22Y97/BYP_BOUNCE_N3_2 INT_R_X21Y95/NW6A2 INT_R_X21Y96/NW6B2 INT_R_X21Y97/NW6C2 INT_R_X21Y98/NW6D2 INT_R_X21Y99/BYP_ALT1 INT_R_X21Y99/BYP_BOUNCE1 INT_R_X21Y99/EL1END1 INT_R_X21Y99/IMUX13 INT_R_X21Y99/NW6E2 INT_R_X23Y95/ER1END3 INT_R_X23Y95/IMUX31 INT_R_X23Y95/IMUX38 INT_R_X23Y96/ER1END_N3_3 
pips: CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X22Y95/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X20Y101/INT_L.NN2END2->>IMUX_L35 INT_L_X20Y99/INT_L.NW6END2->>EL1BEG1 INT_L_X20Y99/INT_L.NW6END2->>NN2BEG2 INT_L_X22Y95/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X22Y95/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X22Y95/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X22Y95/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X22Y95/INT_L.LOGIC_OUTS_L20->>NW6BEG2 INT_L_X22Y96/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X22Y96/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X22Y96/INT_L.BYP_BOUNCE_N3_2->>IMUX_L40 INT_L_X22Y96/INT_L.NR1END2->>BYP_ALT2 INT_R_X21Y99/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X21Y99/INT_R.BYP_BOUNCE1->>IMUX13 INT_R_X21Y99/INT_R.EL1END1->>BYP_ALT1 INT_R_X23Y95/INT_R.ER1END3->>IMUX31 INT_R_X23Y95/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

alusout - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN2BEG1 CLBLL_R_X19Y98/CLBLL_ER1BEG1 CLBLL_R_X19Y98/CLBLL_SW2A0 CLBLL_R_X21Y97/CLBLL_IMUX32 CLBLL_R_X21Y97/CLBLL_LL_C1 CLBLL_R_X21Y97/CLBLL_NW2A0 CLBLL_R_X21Y99/CLBLL_IMUX17 CLBLL_R_X21Y99/CLBLL_LL_B3 CLBLM_L_X20Y101/CLBLM_IMUX41 CLBLM_L_X20Y101/CLBLM_L_D1 CLBLM_L_X20Y98/CLBLM_ER1BEG1 CLBLM_L_X20Y98/CLBLM_IMUX34 CLBLM_L_X20Y98/CLBLM_L_C6 CLBLM_L_X20Y98/CLBLM_SW2A0 CLBLM_L_X22Y94/CLBLM_IMUX42 CLBLM_L_X22Y94/CLBLM_L_D6 CLBLM_L_X22Y95/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y95/CLBLM_L_B CLBLM_L_X22Y96/CLBLM_IMUX32 CLBLM_L_X22Y96/CLBLM_M_C1 CLBLM_L_X22Y97/CLBLM_IMUX43 CLBLM_L_X22Y97/CLBLM_M_D6 CLBLM_L_X22Y97/CLBLM_NW2A0 INT_L_X20Y100/NN2A1 INT_L_X20Y101/IMUX_L41 INT_L_X20Y101/NN2END1 INT_L_X20Y98/ER1END1 INT_L_X20Y98/IMUX_L34 INT_L_X20Y98/SW2A0 INT_L_X20Y99/NN2BEG1 INT_L_X20Y99/SW2BEG0 INT_L_X20Y99/WR1END1 INT_L_X22Y94/IMUX_L42 INT_L_X22Y94/SL1END1 INT_L_X22Y95/LOGIC_OUTS_L9 INT_L_X22Y95/NL1BEG0 INT_L_X22Y95/NL1END_S3_0 INT_L_X22Y95/SL1BEG1 INT_L_X22Y96/IMUX_L32 INT_L_X22Y96/NL1END0 INT_L_X22Y96/NR1BEG0 INT_L_X22Y96/NW2BEG0 INT_L_X22Y97/BYP_ALT1 INT_L_X22Y97/BYP_BOUNCE1 INT_L_X22Y97/IMUX_L43 INT_L_X22Y97/NR1END0 INT_L_X22Y97/NW2A0 INT_R_X19Y98/ER1BEG1 INT_R_X19Y98/SW2END0 INT_R_X21Y96/NW2END_S0_0 INT_R_X21Y97/IMUX32 INT_R_X21Y97/NN2BEG0 INT_R_X21Y97/NW2END0 INT_R_X21Y98/NN2A0 INT_R_X21Y98/NN2END_S2_0 INT_R_X21Y99/IMUX17 INT_R_X21Y99/NN2END0 INT_R_X21Y99/WR1BEG1 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y95/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X20Y101/INT_L.NN2END1->>IMUX_L41 INT_L_X20Y98/INT_L.ER1END1->>IMUX_L34 INT_L_X20Y99/INT_L.WR1END1->>NN2BEG1 INT_L_X20Y99/INT_L.WR1END1->>SW2BEG0 INT_L_X22Y94/INT_L.SL1END1->>IMUX_L42 INT_L_X22Y95/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X22Y95/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_L_X22Y96/INT_L.NL1END0->>IMUX_L32 INT_L_X22Y96/INT_L.NL1END0->>NR1BEG0 INT_L_X22Y96/INT_L.NL1END0->>NW2BEG0 INT_L_X22Y97/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X22Y97/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X22Y97/INT_L.NR1END0->>BYP_ALT1 INT_R_X19Y98/INT_R.SW2END0->>ER1BEG1 INT_R_X21Y97/INT_R.NW2END0->>IMUX32 INT_R_X21Y97/INT_R.NW2END0->>NN2BEG0 INT_R_X21Y99/INT_R.NN2END0->>IMUX17 INT_R_X21Y99/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

alu/resi__55[6] - 
wires: CLBLL_R_X21Y96/CLBLL_WL1END1 CLBLL_R_X21Y98/CLBLL_IMUX28 CLBLL_R_X21Y98/CLBLL_IMUX43 CLBLL_R_X21Y98/CLBLL_LL_C4 CLBLL_R_X21Y98/CLBLL_LL_D6 CLBLM_L_X20Y98/CLBLM_IMUX15 CLBLM_L_X20Y98/CLBLM_IMUX22 CLBLM_L_X20Y98/CLBLM_M_B1 CLBLM_L_X20Y98/CLBLM_M_C3 CLBLM_L_X22Y96/CLBLM_IMUX28 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y96/CLBLM_M_AMUX CLBLM_L_X22Y96/CLBLM_M_C4 CLBLM_L_X22Y96/CLBLM_WL1END1 INT_L_X20Y98/IMUX_L15 INT_L_X20Y98/IMUX_L22 INT_L_X20Y98/WR1END3 INT_L_X22Y96/IMUX_L28 INT_L_X22Y96/LOGIC_OUTS_L20 INT_L_X22Y96/WL1BEG1 INT_R_X21Y96/NN2BEG2 INT_R_X21Y96/WL1END1 INT_R_X21Y97/NN2A2 INT_R_X21Y98/IMUX28 INT_R_X21Y98/IMUX43 INT_R_X21Y98/NN2END2 INT_R_X21Y98/WR1BEG3 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y96/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y98/INT_L.WR1END3->>IMUX_L15 INT_L_X20Y98/INT_L.WR1END3->>IMUX_L22 INT_L_X22Y96/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X22Y96/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X21Y96/INT_R.WL1END1->>NN2BEG2 INT_R_X21Y98/INT_R.NN2END2->>IMUX28 INT_R_X21Y98/INT_R.NN2END2->>IMUX43 INT_R_X21Y98/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

parity_i_5_n_0 - 
wires: CLBLL_R_X21Y96/CLBLL_NE4C0 CLBLL_R_X23Y94/CLBLL_IMUX47 CLBLL_R_X23Y94/CLBLL_LL_D5 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y92/CLBLM_L_A CLBLM_L_X22Y96/CLBLM_NE4C0 INT_L_X20Y92/LOGIC_OUTS_L8 INT_L_X20Y92/NE6BEG0 INT_L_X22Y95/EL1BEG3 INT_L_X22Y96/EL1BEG_N3 INT_L_X22Y96/NE6END0 INT_R_X21Y92/NE6A0 INT_R_X21Y93/NE6B0 INT_R_X21Y94/NE6C0 INT_R_X21Y95/NE6D0 INT_R_X21Y96/NE6E0 INT_R_X23Y94/IMUX47 INT_R_X23Y94/SL1END3 INT_R_X23Y95/EL1END3 INT_R_X23Y95/SL1BEG3 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X20Y92/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y92/INT_L.LOGIC_OUTS_L8->>NE6BEG0 INT_L_X22Y96/INT_L.NE6END0->>EL1BEG_N3 INT_R_X23Y94/INT_R.SL1END3->>IMUX47 INT_R_X23Y95/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[0]_i_1_n_0 - 
wires: CLBLM_L_X28Y93/CLBLM_BYP1 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y93/CLBLM_M_AX CLBLM_L_X28Y93/CLBLM_M_BMUX INT_L_X28Y93/BYP_ALT1 INT_L_X28Y93/BYP_L1 INT_L_X28Y93/LOGIC_OUTS_L21 INT_L_X28Y93/SR1BEG_S0 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X28Y93/INT_L.BYP_ALT1->>BYP_L1 INT_L_X28Y93/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X28Y93/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[0]_i_2_n_0 - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX24 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y93/CLBLM_M_B5 CLBLM_L_X28Y93/CLBLM_M_C CLBLM_L_X28Y93/CLBLM_M_CMUX INT_L_X28Y93/IMUX_L24 INT_L_X28Y93/LOGIC_OUTS_L22 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X28Y93/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[0] - 
wires: BRKH_INT_X28Y99/BRKH_INT_SS6A2 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y100/CLBLM_M_C CLBLM_L_X28Y93/CLBLM_IMUX28 CLBLM_L_X28Y93/CLBLM_M_C4 INT_L_X28Y100/LOGIC_OUTS_L14 INT_L_X28Y100/SS6BEG2 INT_L_X28Y93/IMUX_L28 INT_L_X28Y93/SL1END2 INT_L_X28Y94/SL1BEG2 INT_L_X28Y94/SS6END2 INT_L_X28Y95/SS6E2 INT_L_X28Y96/SS6D2 INT_L_X28Y97/SS6C2 INT_L_X28Y98/SS6B2 INT_L_X28Y99/SS6A2 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X28Y100/INT_L.LOGIC_OUTS_L14->>SS6BEG2 INT_L_X28Y93/INT_L.SL1END2->>IMUX_L28 INT_L_X28Y94/INT_L.SS6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[0]_i_4_n_0 - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX32 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y93/CLBLM_M_A CLBLM_L_X28Y93/CLBLM_M_C1 INT_L_X28Y93/IMUX_L32 INT_L_X28Y93/LOGIC_OUTS_L12 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y93/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_11_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_SE2A0 CLBLL_R_X27Y106/CLBLL_LL_A CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y107/CLBLL_NE2A0 CLBLL_R_X27Y107/CLBLL_NE2A3 CLBLL_R_X29Y100/CLBLL_IMUX10 CLBLL_R_X29Y100/CLBLL_IMUX24 CLBLL_R_X29Y100/CLBLL_LL_B5 CLBLL_R_X29Y100/CLBLL_L_A4 CLBLL_R_X29Y100/CLBLL_WL1END0 CLBLL_R_X29Y103/CLBLL_SE2A0 CLBLL_R_X29Y104/CLBLL_IMUX16 CLBLL_R_X29Y104/CLBLL_IMUX33 CLBLL_R_X29Y104/CLBLL_L_B3 CLBLL_R_X29Y104/CLBLL_L_C1 CLBLL_R_X29Y104/CLBLL_SE2A1 CLBLL_R_X29Y106/CLBLL_IMUX17 CLBLL_R_X29Y106/CLBLL_LL_B3 CLBLM_L_X28Y100/CLBLM_IMUX28 CLBLM_L_X28Y100/CLBLM_M_C4 CLBLM_L_X28Y105/CLBLM_SE2A0 CLBLM_L_X28Y106/CLBLM_IMUX31 CLBLM_L_X28Y106/CLBLM_M_C5 CLBLM_L_X28Y107/CLBLM_IMUX7 CLBLM_L_X28Y107/CLBLM_M_A1 CLBLM_L_X28Y107/CLBLM_NE2A0 CLBLM_L_X28Y107/CLBLM_NE2A3 CLBLM_L_X30Y100/CLBLM_IMUX11 CLBLM_L_X30Y100/CLBLM_IMUX28 CLBLM_L_X30Y100/CLBLM_IMUX6 CLBLM_L_X30Y100/CLBLM_L_A1 CLBLM_L_X30Y100/CLBLM_M_A4 CLBLM_L_X30Y100/CLBLM_M_C4 CLBLM_L_X30Y100/CLBLM_WL1END0 CLBLM_L_X30Y101/CLBLM_IMUX24 CLBLM_L_X30Y101/CLBLM_M_B5 CLBLM_L_X30Y102/CLBLM_IMUX25 CLBLM_L_X30Y102/CLBLM_L_B5 CLBLM_L_X30Y103/CLBLM_IMUX0 CLBLM_L_X30Y103/CLBLM_IMUX24 CLBLM_L_X30Y103/CLBLM_L_A3 CLBLM_L_X30Y103/CLBLM_M_B5 CLBLM_L_X30Y103/CLBLM_SE2A0 CLBLM_L_X30Y104/CLBLM_IMUX10 CLBLM_L_X30Y104/CLBLM_L_A4 CLBLM_L_X30Y104/CLBLM_SE2A1 INT_L_X28Y100/IMUX_L28 INT_L_X28Y100/WR1END2 INT_L_X28Y105/ER1BEG1 INT_L_X28Y105/SE2END0 INT_L_X28Y106/IMUX_L31 INT_L_X28Y106/NE2END_S3_0 INT_L_X28Y106/SE2A0 INT_L_X28Y107/IMUX_L7 INT_L_X28Y107/NE2END0 INT_L_X28Y107/NE2END3 INT_L_X28Y107/SE2BEG0 INT_L_X30Y100/BYP_ALT2 INT_L_X30Y100/BYP_BOUNCE2 INT_L_X30Y100/IMUX_L11 INT_L_X30Y100/IMUX_L28 INT_L_X30Y100/IMUX_L6 INT_L_X30Y100/SR1END1 INT_L_X30Y100/WL1BEG0 INT_L_X30Y101/BYP_BOUNCE_N3_2 INT_L_X30Y101/IMUX_L24 INT_L_X30Y101/SL1END0 INT_L_X30Y101/SR1BEG1 INT_L_X30Y102/IMUX_L25 INT_L_X30Y102/SL1BEG0 INT_L_X30Y102/SL1END0 INT_L_X30Y103/IMUX_L0 INT_L_X30Y103/IMUX_L24 INT_L_X30Y103/SE2END0 INT_L_X30Y103/SL1BEG0 INT_L_X30Y104/IMUX_L10 INT_L_X30Y104/SE2END1 INT_R_X27Y105/SE2A0 INT_R_X27Y106/LOGIC_OUTS12 INT_R_X27Y106/NE2BEG0 INT_R_X27Y106/NE2BEG3 INT_R_X27Y106/NL1BEG_N3 INT_R_X27Y106/SE2BEG0 INT_R_X27Y107/NE2A0 INT_R_X27Y107/NE2A3 INT_R_X29Y100/IMUX10 INT_R_X29Y100/IMUX24 INT_R_X29Y100/WL1END0 INT_R_X29Y100/WR1BEG2 INT_R_X29Y103/FAN_BOUNCE_S3_2 INT_R_X29Y103/SE2A0 INT_R_X29Y104/FAN_ALT2 INT_R_X29Y104/FAN_BOUNCE2 INT_R_X29Y104/IMUX16 INT_R_X29Y104/IMUX33 INT_R_X29Y104/SE2A1 INT_R_X29Y104/SE2BEG0 INT_R_X29Y104/SS2END0 INT_R_X29Y105/ER1END1 INT_R_X29Y105/SE2BEG1 INT_R_X29Y105/SS2A0 INT_R_X29Y106/IMUX17 INT_R_X29Y106/SE2END0 INT_R_X29Y106/SS2BEG0 VBRK_X73Y105/VBRK_WL1END0 VBRK_X73Y108/VBRK_SE2A0 VBRK_X73Y109/VBRK_SE2A1 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y107/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y100/INT_L.WR1END2->>IMUX_L28 INT_L_X28Y105/INT_L.SE2END0->>ER1BEG1 INT_L_X28Y106/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X28Y107/INT_L.NE2END0->>SE2BEG0 INT_L_X28Y107/INT_L.NE2END3->>IMUX_L7 INT_L_X30Y100/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X30Y100/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X30Y100/INT_L.SR1END1->>BYP_ALT2 INT_L_X30Y100/INT_L.SR1END1->>IMUX_L11 INT_L_X30Y100/INT_L.SR1END1->>IMUX_L28 INT_L_X30Y100/INT_L.SR1END1->>WL1BEG0 INT_L_X30Y101/INT_L.SL1END0->>IMUX_L24 INT_L_X30Y101/INT_L.SL1END0->>SR1BEG1 INT_L_X30Y102/INT_L.SL1END0->>IMUX_L25 INT_L_X30Y102/INT_L.SL1END0->>SL1BEG0 INT_L_X30Y103/INT_L.SE2END0->>IMUX_L0 INT_L_X30Y103/INT_L.SE2END0->>IMUX_L24 INT_L_X30Y103/INT_L.SE2END0->>SL1BEG0 INT_L_X30Y104/INT_L.SE2END1->>IMUX_L10 INT_R_X27Y106/INT_R.LOGIC_OUTS12->>NE2BEG0 INT_R_X27Y106/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X27Y106/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X27Y106/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X29Y100/INT_R.WL1END0->>IMUX10 INT_R_X29Y100/INT_R.WL1END0->>IMUX24 INT_R_X29Y100/INT_R.WL1END0->>WR1BEG2 INT_R_X29Y104/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y104/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X29Y104/INT_R.SS2END0->>FAN_ALT2 INT_R_X29Y104/INT_R.SS2END0->>IMUX33 INT_R_X29Y104/INT_R.SS2END0->>SE2BEG0 INT_R_X29Y105/INT_R.ER1END1->>SE2BEG1 INT_R_X29Y106/INT_R.SE2END0->>IMUX17 INT_R_X29Y106/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

pc[15]_i_21_n_0 - 
wires: CLBLL_R_X29Y101/CLBLL_IMUX20 CLBLL_R_X29Y101/CLBLL_IMUX36 CLBLL_R_X29Y101/CLBLL_L_C2 CLBLL_R_X29Y101/CLBLL_L_D2 CLBLL_R_X29Y102/CLBLL_IMUX19 CLBLL_R_X29Y102/CLBLL_L_B2 CLBLL_R_X29Y102/CLBLL_NW4A0 CLBLL_R_X29Y102/CLBLL_WR1END1 CLBLL_R_X29Y103/CLBLL_IMUX20 CLBLL_R_X29Y103/CLBLL_IMUX26 CLBLL_R_X29Y103/CLBLL_L_B4 CLBLL_R_X29Y103/CLBLL_L_C2 CLBLM_L_X28Y100/CLBLM_IMUX35 CLBLM_L_X28Y100/CLBLM_M_C6 CLBLM_L_X28Y105/CLBLM_IMUX2 CLBLM_L_X28Y105/CLBLM_M_A2 CLBLM_L_X30Y100/CLBLM_IMUX33 CLBLM_L_X30Y100/CLBLM_L_C1 CLBLM_L_X30Y102/CLBLM_IMUX0 CLBLM_L_X30Y102/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y102/CLBLM_L_A3 CLBLM_L_X30Y102/CLBLM_M_A CLBLM_L_X30Y102/CLBLM_NW4A0 CLBLM_L_X30Y102/CLBLM_WR1END1 INT_L_X28Y100/IMUX_L35 INT_L_X28Y100/SW2END1 INT_L_X28Y105/IMUX_L2 INT_L_X28Y105/NW6END_S0_0 INT_L_X28Y105/SR1BEG_S0 INT_L_X28Y106/NW6END0 INT_L_X30Y100/IMUX_L33 INT_L_X30Y100/SS2END0 INT_L_X30Y101/SS2A0 INT_L_X30Y102/IMUX_L0 INT_L_X30Y102/LOGIC_OUTS_L12 INT_L_X30Y102/NW6BEG0 INT_L_X30Y102/SS2BEG0 INT_L_X30Y102/WR1BEG1 INT_R_X29Y100/SW2A1 INT_R_X29Y101/IMUX20 INT_R_X29Y101/IMUX36 INT_R_X29Y101/SR1END1 INT_R_X29Y101/SW2BEG1 INT_R_X29Y102/IMUX19 INT_R_X29Y102/NL1BEG0 INT_R_X29Y102/NL1END_S3_0 INT_R_X29Y102/NW6A0 INT_R_X29Y102/SR1BEG1 INT_R_X29Y102/WR1END1 INT_R_X29Y103/BYP_ALT0 INT_R_X29Y103/BYP_BOUNCE0 INT_R_X29Y103/IMUX20 INT_R_X29Y103/IMUX26 INT_R_X29Y103/NL1END0 INT_R_X29Y103/NW6B0 INT_R_X29Y104/NW6C0 INT_R_X29Y105/NW6D0 INT_R_X29Y106/NW6E0 VBRK_X73Y107/VBRK_NW4A0 VBRK_X73Y107/VBRK_WR1END1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y102/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y100/INT_L.SW2END1->>IMUX_L35 INT_L_X28Y105/INT_L.NW6END_S0_0->>SR1BEG_S0 INT_L_X28Y105/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X30Y100/INT_L.SS2END0->>IMUX_L33 INT_L_X30Y102/INT_L.LOGIC_OUTS_L12->>IMUX_L0 INT_L_X30Y102/INT_L.LOGIC_OUTS_L12->>NW6BEG0 INT_L_X30Y102/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X30Y102/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X29Y101/INT_R.SR1END1->>IMUX20 INT_R_X29Y101/INT_R.SR1END1->>IMUX36 INT_R_X29Y101/INT_R.SR1END1->>SW2BEG1 INT_R_X29Y102/INT_R.WR1END1->>IMUX19 INT_R_X29Y102/INT_R.WR1END1->>NL1BEG0 INT_R_X29Y102/INT_R.WR1END1->>SR1BEG1 INT_R_X29Y103/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y103/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X29Y103/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X29Y103/INT_R.NL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

pc_reg[2]_i_11_n_7 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SW6C2 CLBLL_R_X27Y97/CLBLL_SE4BEG2 CLBLL_R_X27Y97/CLBLL_SW4END2 CLBLL_R_X29Y101/CLBLL_LL_AMUX CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS20 CLBLM_L_X28Y100/CLBLM_IMUX29 CLBLM_L_X28Y100/CLBLM_M_C2 CLBLM_L_X28Y93/CLBLM_IMUX11 CLBLM_L_X28Y93/CLBLM_M_A4 CLBLM_L_X28Y97/CLBLM_SE4BEG2 CLBLM_L_X28Y97/CLBLM_SW4END2 INT_L_X28Y100/IMUX_L29 INT_L_X28Y100/SW2END2 INT_L_X28Y100/SW6B2 INT_L_X28Y101/SW6A2 INT_L_X28Y93/IMUX_L11 INT_L_X28Y93/SE6E2 INT_L_X28Y93/WL1END1 INT_L_X28Y94/SE6D2 INT_L_X28Y95/SE6C2 INT_L_X28Y96/SE6B2 INT_L_X28Y97/SE6A2 INT_L_X28Y97/SW6E2 INT_L_X28Y98/SW6D2 INT_L_X28Y99/SW6C2 INT_R_X27Y97/SE6BEG2 INT_R_X27Y97/SW6END2 INT_R_X29Y100/SW2A2 INT_R_X29Y101/LOGIC_OUTS20 INT_R_X29Y101/SW2BEG2 INT_R_X29Y101/SW6BEG2 INT_R_X29Y93/SE6END2 INT_R_X29Y93/WL1BEG1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y100/INT_L.SW2END2->>IMUX_L29 INT_L_X28Y93/INT_L.WL1END1->>IMUX_L11 INT_R_X27Y97/INT_R.SW6END2->>SE6BEG2 INT_R_X29Y101/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X29Y101/INT_R.LOGIC_OUTS20->>SW6BEG2 INT_R_X29Y93/INT_R.SE6END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[15]_i_13_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_FAN_BOUNCE_S3_2 CLBLL_R_X29Y100/CLBLL_ER1BEG1 CLBLL_R_X29Y100/CLBLL_IMUX17 CLBLL_R_X29Y100/CLBLL_IMUX9 CLBLL_R_X29Y100/CLBLL_LL_B3 CLBLL_R_X29Y100/CLBLL_L_A5 CLBLL_R_X29Y100/CLBLL_WL1END3 CLBLL_R_X29Y100/CLBLL_WW2A0 CLBLL_R_X29Y103/CLBLL_ER1BEG2 CLBLL_R_X29Y103/CLBLL_SE2A1 CLBLL_R_X29Y104/CLBLL_ER1BEG2 CLBLL_R_X29Y104/CLBLL_IMUX13 CLBLL_R_X29Y104/CLBLL_IMUX21 CLBLL_R_X29Y104/CLBLL_L_B6 CLBLL_R_X29Y104/CLBLL_L_C4 CLBLL_R_X29Y106/CLBLL_IMUX27 CLBLL_R_X29Y106/CLBLL_LL_B4 CLBLM_L_X28Y100/CLBLM_IMUX32 CLBLM_L_X28Y100/CLBLM_M_C1 CLBLM_L_X28Y106/CLBLM_IMUX22 CLBLM_L_X28Y106/CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y106/CLBLM_L_A CLBLM_L_X28Y106/CLBLM_M_C3 CLBLM_L_X28Y107/CLBLM_IMUX11 CLBLM_L_X28Y107/CLBLM_M_A4 CLBLM_L_X30Y100/CLBLM_ER1BEG1 CLBLM_L_X30Y100/CLBLM_IMUX0 CLBLM_L_X30Y100/CLBLM_IMUX1 CLBLM_L_X30Y100/CLBLM_IMUX35 CLBLM_L_X30Y100/CLBLM_L_A3 CLBLM_L_X30Y100/CLBLM_M_A3 CLBLM_L_X30Y100/CLBLM_M_C6 CLBLM_L_X30Y100/CLBLM_WL1END3 CLBLM_L_X30Y100/CLBLM_WW2A0 CLBLM_L_X30Y101/CLBLM_IMUX17 CLBLM_L_X30Y101/CLBLM_M_B3 CLBLM_L_X30Y102/CLBLM_IMUX16 CLBLM_L_X30Y102/CLBLM_L_B3 CLBLM_L_X30Y103/CLBLM_ER1BEG2 CLBLM_L_X30Y103/CLBLM_IMUX18 CLBLM_L_X30Y103/CLBLM_IMUX6 CLBLM_L_X30Y103/CLBLM_L_A1 CLBLM_L_X30Y103/CLBLM_M_B2 CLBLM_L_X30Y103/CLBLM_SE2A1 CLBLM_L_X30Y104/CLBLM_ER1BEG2 CLBLM_L_X30Y104/CLBLM_IMUX5 CLBLM_L_X30Y104/CLBLM_L_A6 INT_L_X28Y100/FAN_ALT2 INT_L_X28Y100/FAN_BOUNCE2 INT_L_X28Y100/IMUX_L32 INT_L_X28Y100/WW2END0 INT_L_X28Y106/ER1BEG1 INT_L_X28Y106/IMUX_L22 INT_L_X28Y106/LOGIC_OUTS_L8 INT_L_X28Y106/NL1BEG2 INT_L_X28Y106/NL1BEG_N3 INT_L_X28Y107/IMUX_L11 INT_L_X28Y107/NL1END2 INT_L_X28Y99/FAN_BOUNCE_S3_2 INT_L_X30Y100/ER1END1 INT_L_X30Y100/IMUX_L0 INT_L_X30Y100/IMUX_L1 INT_L_X30Y100/IMUX_L35 INT_L_X30Y100/SL1END0 INT_L_X30Y100/WL1BEG3 INT_L_X30Y100/WW2BEG0 INT_L_X30Y101/IMUX_L17 INT_L_X30Y101/SL1BEG0 INT_L_X30Y101/SR1BEG_S0 INT_L_X30Y101/SR1END3 INT_L_X30Y101/WL1BEG_N3 INT_L_X30Y102/IMUX_L16 INT_L_X30Y102/SR1BEG3 INT_L_X30Y102/SR1END_N3_3 INT_L_X30Y102/SS2END2 INT_L_X30Y103/ER1END2 INT_L_X30Y103/IMUX_L18 INT_L_X30Y103/IMUX_L6 INT_L_X30Y103/SE2END1 INT_L_X30Y103/SS2A2 INT_L_X30Y104/ER1END2 INT_L_X30Y104/IMUX_L5 INT_L_X30Y104/SS2BEG2 INT_R_X29Y100/ER1BEG1 INT_R_X29Y100/IMUX17 INT_R_X29Y100/IMUX9 INT_R_X29Y100/SR1BEG_S0 INT_R_X29Y100/WL1END3 INT_R_X29Y100/WW2A0 INT_R_X29Y101/WL1END_N1_3 INT_R_X29Y103/ER1BEG2 INT_R_X29Y103/SE2A1 INT_R_X29Y103/SL1END1 INT_R_X29Y104/BYP_ALT5 INT_R_X29Y104/BYP_BOUNCE5 INT_R_X29Y104/ER1BEG2 INT_R_X29Y104/IMUX13 INT_R_X29Y104/IMUX21 INT_R_X29Y104/SE2BEG1 INT_R_X29Y104/SL1BEG1 INT_R_X29Y104/SS2END1 INT_R_X29Y105/SS2A1 INT_R_X29Y106/ER1END1 INT_R_X29Y106/IMUX27 INT_R_X29Y106/SS2BEG1 VBRK_X73Y105/VBRK_ER1BEG1 VBRK_X73Y105/VBRK_WL1END3 VBRK_X73Y105/VBRK_WW2A0 VBRK_X73Y108/VBRK_ER1BEG2 VBRK_X73Y108/VBRK_SE2A1 VBRK_X73Y109/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y106/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X28Y107/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X28Y100/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y100/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X28Y100/INT_L.WW2END0->>FAN_ALT2 INT_L_X28Y106/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X28Y106/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X28Y106/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X28Y106/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X28Y107/INT_L.NL1END2->>IMUX_L11 INT_L_X30Y100/INT_L.ER1END1->>IMUX_L35 INT_L_X30Y100/INT_L.SL1END0->>IMUX_L0 INT_L_X30Y100/INT_L.SL1END0->>IMUX_L1 INT_L_X30Y100/INT_L.SL1END0->>WW2BEG0 INT_L_X30Y101/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X30Y101/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X30Y101/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_L_X30Y101/INT_L.SR1END3->>SR1BEG_S0 INT_L_X30Y102/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X30Y102/INT_L.SS2END2->>SR1BEG3 INT_L_X30Y103/INT_L.ER1END2->>IMUX_L6 INT_L_X30Y103/INT_L.SE2END1->>IMUX_L18 INT_L_X30Y104/INT_L.ER1END2->>IMUX_L5 INT_L_X30Y104/INT_L.ER1END2->>SS2BEG2 INT_R_X29Y100/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X29Y100/INT_R.SR1BEG_S0->>IMUX17 INT_R_X29Y100/INT_R.SR1BEG_S0->>IMUX9 INT_R_X29Y100/INT_R.WL1END3->>SR1BEG_S0 INT_R_X29Y103/INT_R.SL1END1->>ER1BEG2 INT_R_X29Y104/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y104/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X29Y104/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X29Y104/INT_R.SS2END1->>BYP_ALT5 INT_R_X29Y104/INT_R.SS2END1->>ER1BEG2 INT_R_X29Y104/INT_R.SS2END1->>SE2BEG1 INT_R_X29Y104/INT_R.SS2END1->>SL1BEG1 INT_R_X29Y106/INT_R.ER1END1->>IMUX27 INT_R_X29Y106/INT_R.ER1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

pc[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[10]_i_2_n_0 - 
wires: CLBLM_L_X30Y104/CLBLM_IMUX1 CLBLM_L_X30Y104/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y104/CLBLM_L_A CLBLM_L_X30Y104/CLBLM_M_A3 INT_L_X30Y104/IMUX_L1 INT_L_X30Y104/LOGIC_OUTS_L8 
pips: CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y104/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y104/INT_L.LOGIC_OUTS_L8->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[10]_i_3_n_0 - 
wires: CLBLM_L_X30Y104/CLBLM_IMUX11 CLBLM_L_X30Y104/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y104/CLBLM_M_A4 CLBLM_L_X30Y104/CLBLM_M_B INT_L_X30Y104/IMUX_L11 INT_L_X30Y104/LOGIC_OUTS_L13 
pips: CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y104/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y104/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_4_n_6 - 
wires: CLBLL_R_X29Y104/CLBLL_EE2A3 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y103/CLBLM_L_BMUX CLBLM_L_X30Y102/CLBLM_IMUX15 CLBLM_L_X30Y102/CLBLM_M_B1 CLBLM_L_X30Y104/CLBLM_EE2A3 CLBLM_L_X30Y104/CLBLM_IMUX14 CLBLM_L_X30Y104/CLBLM_IMUX15 CLBLM_L_X30Y104/CLBLM_IMUX6 CLBLM_L_X30Y104/CLBLM_L_A1 CLBLM_L_X30Y104/CLBLM_L_B1 CLBLM_L_X30Y104/CLBLM_M_B1 INT_L_X28Y103/LOGIC_OUTS_L17 INT_L_X28Y103/NR1BEG3 INT_L_X28Y104/EE2BEG3 INT_L_X28Y104/NR1END3 INT_L_X30Y102/IMUX_L15 INT_L_X30Y102/SS2END3 INT_L_X30Y103/SS2A3 INT_L_X30Y103/SS2END_N0_3 INT_L_X30Y104/EE2END3 INT_L_X30Y104/IMUX_L14 INT_L_X30Y104/IMUX_L15 INT_L_X30Y104/IMUX_L6 INT_L_X30Y104/SS2BEG3 INT_R_X29Y104/EE2A3 VBRK_X73Y109/VBRK_EE2A3 
pips: CLBLM_L_X28Y103/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X28Y103/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X28Y104/INT_L.NR1END3->>EE2BEG3 INT_L_X30Y102/INT_L.SS2END3->>IMUX_L15 INT_L_X30Y104/INT_L.EE2END3->>IMUX_L14 INT_L_X30Y104/INT_L.EE2END3->>IMUX_L15 INT_L_X30Y104/INT_L.EE2END3->>IMUX_L6 INT_L_X30Y104/INT_L.EE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[10]_i_4_n_0 - 
wires: CLBLM_L_X30Y102/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y102/CLBLM_L_A CLBLM_L_X30Y104/CLBLM_IMUX0 CLBLM_L_X30Y104/CLBLM_L_A3 INT_L_X30Y102/LOGIC_OUTS_L8 INT_L_X30Y102/NN2BEG0 INT_L_X30Y103/NN2A0 INT_L_X30Y103/NN2END_S2_0 INT_L_X30Y104/IMUX_L0 INT_L_X30Y104/NN2END0 
pips: CLBLM_L_X30Y102/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X30Y102/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X30Y104/INT_L.NN2END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_6_n_6 - 
wires: CLBLL_R_X27Y103/CLBLL_WL1END2 CLBLL_R_X29Y102/CLBLL_SE2A2 CLBLL_R_X29Y104/CLBLL_NE2A2 CLBLM_L_X26Y104/CLBLM_IMUX16 CLBLM_L_X26Y104/CLBLM_IMUX17 CLBLM_L_X26Y104/CLBLM_L_B3 CLBLM_L_X26Y104/CLBLM_M_B3 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y103/CLBLM_M_BMUX CLBLM_L_X28Y103/CLBLM_WL1END2 CLBLM_L_X30Y102/CLBLM_IMUX12 CLBLM_L_X30Y102/CLBLM_M_B6 CLBLM_L_X30Y102/CLBLM_SE2A2 CLBLM_L_X30Y104/CLBLM_IMUX19 CLBLM_L_X30Y104/CLBLM_IMUX27 CLBLM_L_X30Y104/CLBLM_IMUX9 CLBLM_L_X30Y104/CLBLM_L_A5 CLBLM_L_X30Y104/CLBLM_L_B2 CLBLM_L_X30Y104/CLBLM_M_B4 CLBLM_L_X30Y104/CLBLM_NE2A2 INT_L_X26Y103/WR1END_S1_0 INT_L_X26Y104/IMUX_L16 INT_L_X26Y104/IMUX_L17 INT_L_X26Y104/WR1END0 INT_L_X28Y103/EL1BEG2 INT_L_X28Y103/LOGIC_OUTS_L21 INT_L_X28Y103/WL1BEG2 INT_L_X30Y102/IMUX_L12 INT_L_X30Y102/SE2END2 INT_L_X30Y104/FAN_ALT5 INT_L_X30Y104/FAN_BOUNCE5 INT_L_X30Y104/IMUX_L19 INT_L_X30Y104/IMUX_L27 INT_L_X30Y104/IMUX_L9 INT_L_X30Y104/NE2END2 INT_R_X27Y103/WL1END2 INT_R_X27Y103/WR1BEG_S0 INT_R_X27Y104/WR1BEG0 INT_R_X29Y102/SE2A2 INT_R_X29Y103/EL1END2 INT_R_X29Y103/NE2BEG2 INT_R_X29Y103/SE2BEG2 INT_R_X29Y104/NE2A2 VBRK_X73Y107/VBRK_SE2A2 VBRK_X73Y109/VBRK_NE2A2 
pips: CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y103/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X26Y104/INT_L.WR1END0->>IMUX_L16 INT_L_X26Y104/INT_L.WR1END0->>IMUX_L17 INT_L_X28Y103/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X28Y103/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_L_X30Y102/INT_L.SE2END2->>IMUX_L12 INT_L_X30Y104/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y104/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X30Y104/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X30Y104/INT_L.NE2END2->>FAN_ALT5 INT_L_X30Y104/INT_L.NE2END2->>IMUX_L27 INT_R_X27Y103/INT_R.WL1END2->>WR1BEG_S0 INT_R_X29Y103/INT_R.EL1END2->>NE2BEG2 INT_R_X29Y103/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[15]_i_15_n_0 - 
wires: BRKH_INT_X30Y99/BRKH_INT_NN2A2 BRKH_INT_X30Y99/BRKH_INT_NW2BEG1 CLBLL_R_X27Y104/CLBLL_WL1END1 CLBLL_R_X27Y106/CLBLL_EE2BEG2 CLBLL_R_X27Y106/CLBLL_IMUX5 CLBLL_R_X27Y106/CLBLL_L_A6 CLBLL_R_X29Y100/CLBLL_IMUX26 CLBLL_R_X29Y100/CLBLL_IMUX29 CLBLL_R_X29Y100/CLBLL_LL_C2 CLBLL_R_X29Y100/CLBLL_L_B4 CLBLL_R_X29Y100/CLBLL_NW2A1 CLBLL_R_X29Y100/CLBLL_WR1END3 CLBLL_R_X29Y105/CLBLL_IMUX26 CLBLL_R_X29Y105/CLBLL_L_B4 CLBLL_R_X29Y105/CLBLL_NW2A0 CLBLL_R_X29Y105/CLBLL_WR1END1 CLBLL_R_X29Y106/CLBLL_IMUX29 CLBLL_R_X29Y106/CLBLL_LL_C2 CLBLL_R_X29Y89/CLBLL_LL_A CLBLL_R_X29Y89/CLBLL_LOGIC_OUTS12 CLBLL_R_X29Y94/CLBLL_NE4C0 CLBLM_L_X28Y104/CLBLM_WL1END1 CLBLM_L_X28Y106/CLBLM_EE2BEG2 CLBLM_L_X28Y106/CLBLM_IMUX15 CLBLM_L_X28Y106/CLBLM_M_B1 CLBLM_L_X30Y100/CLBLM_NW2A1 CLBLM_L_X30Y100/CLBLM_WR1END3 CLBLM_L_X30Y101/CLBLM_IMUX26 CLBLM_L_X30Y101/CLBLM_L_B4 CLBLM_L_X30Y103/CLBLM_IMUX22 CLBLM_L_X30Y103/CLBLM_IMUX26 CLBLM_L_X30Y103/CLBLM_L_B4 CLBLM_L_X30Y103/CLBLM_M_C3 CLBLM_L_X30Y104/CLBLM_IMUX24 CLBLM_L_X30Y104/CLBLM_M_B5 CLBLM_L_X30Y105/CLBLM_IMUX24 CLBLM_L_X30Y105/CLBLM_M_B5 CLBLM_L_X30Y105/CLBLM_NW2A0 CLBLM_L_X30Y105/CLBLM_WR1END1 CLBLM_L_X30Y94/CLBLM_NE4C0 CLBLM_L_X30Y96/CLBLM_IMUX17 CLBLM_L_X30Y96/CLBLM_M_B3 CLBLM_L_X30Y97/CLBLM_IMUX7 CLBLM_L_X30Y97/CLBLM_M_A1 CLBLM_L_X30Y98/CLBLM_IMUX12 CLBLM_L_X30Y98/CLBLM_M_B6 CLBLM_L_X30Y99/CLBLM_IMUX26 CLBLM_L_X30Y99/CLBLM_L_B4 INT_L_X28Y104/NN2BEG3 INT_L_X28Y104/WL1BEG1 INT_L_X28Y104/WL1END2 INT_L_X28Y105/NN2A3 INT_L_X28Y106/EE2A2 INT_L_X28Y106/IMUX_L15 INT_L_X28Y106/NN2END3 INT_L_X28Y89/NW2END_S0_0 INT_L_X28Y90/NE6BEG0 INT_L_X28Y90/NW2END0 INT_L_X30Y100/NL1BEG1 INT_L_X30Y100/NN2END2 INT_L_X30Y100/NW2A1 INT_L_X30Y100/WR1BEG3 INT_L_X30Y101/IMUX_L26 INT_L_X30Y101/NL1END1 INT_L_X30Y101/NN2BEG1 INT_L_X30Y102/NN2A1 INT_L_X30Y103/BYP_ALT4 INT_L_X30Y103/BYP_BOUNCE4 INT_L_X30Y103/IMUX_L22 INT_L_X30Y103/IMUX_L26 INT_L_X30Y103/NL1BEG0 INT_L_X30Y103/NL1END_S3_0 INT_L_X30Y103/NN2END1 INT_L_X30Y104/IMUX_L24 INT_L_X30Y104/NL1END0 INT_L_X30Y104/NR1BEG0 INT_L_X30Y104/NW2BEG0 INT_L_X30Y105/IMUX_L24 INT_L_X30Y105/NR1END0 INT_L_X30Y105/NW2A0 INT_L_X30Y105/WR1BEG1 INT_L_X30Y94/NE6END0 INT_L_X30Y94/NN2BEG0 INT_L_X30Y95/NN2A0 INT_L_X30Y95/NN2END_S2_0 INT_L_X30Y96/IMUX_L17 INT_L_X30Y96/NL1BEG_N3 INT_L_X30Y96/NN2END0 INT_L_X30Y96/NR1BEG3 INT_L_X30Y97/IMUX_L7 INT_L_X30Y97/NL1BEG2 INT_L_X30Y97/NR1END3 INT_L_X30Y98/IMUX_L12 INT_L_X30Y98/NL1BEG1 INT_L_X30Y98/NL1END2 INT_L_X30Y98/NN2BEG2 INT_L_X30Y99/IMUX_L26 INT_L_X30Y99/NL1END1 INT_L_X30Y99/NN2A2 INT_L_X30Y99/NW2BEG1 INT_R_X27Y104/NN2BEG2 INT_R_X27Y104/WL1END1 INT_R_X27Y105/NN2A2 INT_R_X27Y106/EE2BEG2 INT_R_X27Y106/IMUX5 INT_R_X27Y106/NN2END2 INT_R_X29Y100/IMUX26 INT_R_X29Y100/IMUX29 INT_R_X29Y100/NW2END1 INT_R_X29Y100/WR1END3 INT_R_X29Y104/NW2END_S0_0 INT_R_X29Y104/WL1BEG2 INT_R_X29Y105/IMUX26 INT_R_X29Y105/NW2END0 INT_R_X29Y105/WR1END1 INT_R_X29Y106/EE2END2 INT_R_X29Y106/IMUX29 INT_R_X29Y89/LOGIC_OUTS12 INT_R_X29Y89/NW2BEG0 INT_R_X29Y90/NE6A0 INT_R_X29Y90/NW2A0 INT_R_X29Y91/NE6B0 INT_R_X29Y92/NE6C0 INT_R_X29Y93/NE6D0 INT_R_X29Y94/NE6E0 VBRK_X73Y105/VBRK_NW2A1 VBRK_X73Y105/VBRK_WR1END3 VBRK_X73Y110/VBRK_NW2A0 VBRK_X73Y110/VBRK_WR1END1 VBRK_X73Y98/VBRK_NE4C0 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y89/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X28Y104/INT_L.WL1END2->>NN2BEG3 INT_L_X28Y104/INT_L.WL1END2->>WL1BEG1 INT_L_X28Y106/INT_L.NN2END3->>IMUX_L15 INT_L_X28Y90/INT_L.NW2END0->>NE6BEG0 INT_L_X30Y100/INT_L.NN2END2->>NL1BEG1 INT_L_X30Y100/INT_L.NN2END2->>WR1BEG3 INT_L_X30Y101/INT_L.NL1END1->>IMUX_L26 INT_L_X30Y101/INT_L.NL1END1->>NN2BEG1 INT_L_X30Y103/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y103/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X30Y103/INT_L.NN2END1->>BYP_ALT4 INT_L_X30Y103/INT_L.NN2END1->>IMUX_L26 INT_L_X30Y103/INT_L.NN2END1->>NL1BEG0 INT_L_X30Y104/INT_L.NL1END0->>IMUX_L24 INT_L_X30Y104/INT_L.NL1END0->>NR1BEG0 INT_L_X30Y104/INT_L.NL1END0->>NW2BEG0 INT_L_X30Y105/INT_L.NR1END0->>IMUX_L24 INT_L_X30Y105/INT_L.NR1END0->>WR1BEG1 INT_L_X30Y94/INT_L.NE6END0->>NN2BEG0 INT_L_X30Y96/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X30Y96/INT_L.NN2END0->>IMUX_L17 INT_L_X30Y96/INT_L.NN2END0->>NL1BEG_N3 INT_L_X30Y97/INT_L.NR1END3->>IMUX_L7 INT_L_X30Y97/INT_L.NR1END3->>NL1BEG2 INT_L_X30Y98/INT_L.NL1END2->>IMUX_L12 INT_L_X30Y98/INT_L.NL1END2->>NL1BEG1 INT_L_X30Y98/INT_L.NL1END2->>NN2BEG2 INT_L_X30Y99/INT_L.NL1END1->>IMUX_L26 INT_L_X30Y99/INT_L.NL1END1->>NW2BEG1 INT_R_X27Y104/INT_R.WL1END1->>NN2BEG2 INT_R_X27Y106/INT_R.NN2END2->>EE2BEG2 INT_R_X27Y106/INT_R.NN2END2->>IMUX5 INT_R_X29Y100/INT_R.NW2END1->>IMUX26 INT_R_X29Y100/INT_R.WR1END3->>IMUX29 INT_R_X29Y104/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X29Y105/INT_R.WR1END1->>IMUX26 INT_R_X29Y106/INT_R.EE2END2->>IMUX29 INT_R_X29Y89/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

pc[10]_i_5_n_0 - 
wires: CLBLM_L_X30Y104/CLBLM_IMUX18 CLBLM_L_X30Y104/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y104/CLBLM_L_B CLBLM_L_X30Y104/CLBLM_M_B2 INT_L_X30Y104/IMUX_L18 INT_L_X30Y104/LOGIC_OUTS_L9 
pips: CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y104/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y104/INT_L.LOGIC_OUTS_L9->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[11]_i_6_n_5 - 
wires: CLBLL_R_X29Y102/CLBLL_SE2A0 CLBLL_R_X29Y103/CLBLL_LL_CMUX CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y104/CLBLL_NE2A0 CLBLM_L_X30Y102/CLBLM_IMUX9 CLBLM_L_X30Y102/CLBLM_L_A5 CLBLM_L_X30Y102/CLBLM_SE2A0 CLBLM_L_X30Y104/CLBLM_IMUX16 CLBLM_L_X30Y104/CLBLM_L_B3 CLBLM_L_X30Y104/CLBLM_NE2A0 INT_L_X30Y102/IMUX_L9 INT_L_X30Y102/SE2END0 INT_L_X30Y103/NE2END_S3_0 INT_L_X30Y104/IMUX_L16 INT_L_X30Y104/NE2END0 INT_R_X29Y102/SE2A0 INT_R_X29Y103/LOGIC_OUTS22 INT_R_X29Y103/NE2BEG0 INT_R_X29Y103/SE2BEG0 INT_R_X29Y104/NE2A0 VBRK_X73Y107/VBRK_SE2A0 VBRK_X73Y109/VBRK_NE2A0 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y104/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X30Y102/INT_L.SE2END0->>IMUX_L9 INT_L_X30Y104/INT_L.NE2END0->>IMUX_L16 INT_R_X29Y103/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y103/INT_R.LOGIC_OUTS22->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[11]_i_2_n_0 - 
wires: CLBLM_L_X28Y106/CLBLM_IMUX1 CLBLM_L_X28Y106/CLBLM_M_A3 CLBLM_L_X28Y107/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y107/CLBLM_M_A INT_L_X28Y106/IMUX_L1 INT_L_X28Y106/SL1END0 INT_L_X28Y107/LOGIC_OUTS_L12 INT_L_X28Y107/SL1BEG0 
pips: CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y107/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y106/INT_L.SL1END0->>IMUX_L1 INT_L_X28Y107/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[11]_i_3_n_0 - 
wires: CLBLM_L_X28Y106/CLBLM_IMUX11 CLBLM_L_X28Y106/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y106/CLBLM_M_A4 CLBLM_L_X28Y106/CLBLM_M_B INT_L_X28Y106/IMUX_L11 INT_L_X28Y106/LOGIC_OUTS_L13 
pips: CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y106/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y106/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_4_n_5 - 
wires: CLBLL_R_X29Y105/CLBLL_IMUX7 CLBLL_R_X29Y105/CLBLL_LL_A1 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y103/CLBLM_L_CMUX CLBLM_L_X28Y105/CLBLM_IMUX40 CLBLM_L_X28Y105/CLBLM_M_D1 CLBLM_L_X28Y106/CLBLM_IMUX17 CLBLM_L_X28Y106/CLBLM_M_B3 CLBLM_L_X28Y107/CLBLM_IMUX1 CLBLM_L_X28Y107/CLBLM_M_A3 INT_L_X28Y103/LOGIC_OUTS_L18 INT_L_X28Y103/NN2BEG0 INT_L_X28Y104/NN2A0 INT_L_X28Y104/NN2END_S2_0 INT_L_X28Y105/EL1BEG3 INT_L_X28Y105/IMUX_L40 INT_L_X28Y105/NN2END0 INT_L_X28Y105/NR1BEG0 INT_L_X28Y106/EL1BEG_N3 INT_L_X28Y106/IMUX_L17 INT_L_X28Y106/NR1BEG0 INT_L_X28Y106/NR1END0 INT_L_X28Y107/IMUX_L1 INT_L_X28Y107/NR1END0 INT_R_X29Y105/EL1END3 INT_R_X29Y105/IMUX7 
pips: CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X28Y103/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y107/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X28Y103/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X28Y105/INT_L.NN2END0->>IMUX_L40 INT_L_X28Y105/INT_L.NN2END0->>NR1BEG0 INT_L_X28Y106/INT_L.NR1END0->>EL1BEG_N3 INT_L_X28Y106/INT_L.NR1END0->>IMUX_L17 INT_L_X28Y106/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y107/INT_L.NR1END0->>IMUX_L1 INT_R_X29Y105/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[11]_i_4_n_0 - 
wires: CLBLM_L_X28Y105/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y105/CLBLM_M_A CLBLM_L_X28Y107/CLBLM_IMUX8 CLBLM_L_X28Y107/CLBLM_M_A5 INT_L_X28Y105/LOGIC_OUTS_L12 INT_L_X28Y105/NN2BEG0 INT_L_X28Y106/NN2A0 INT_L_X28Y106/NN2END_S2_0 INT_L_X28Y107/IMUX_L8 INT_L_X28Y107/NN2END0 
pips: CLBLM_L_X28Y105/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y107/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y105/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X28Y107/INT_L.NN2END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_6_n_5 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX19 CLBLL_R_X27Y103/CLBLL_IMUX34 CLBLL_R_X27Y103/CLBLL_L_B2 CLBLL_R_X27Y103/CLBLL_L_C6 CLBLL_R_X27Y103/CLBLL_WR1END1 CLBLL_R_X29Y105/CLBLL_IMUX11 CLBLL_R_X29Y105/CLBLL_LL_A4 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y103/CLBLM_M_CMUX CLBLM_L_X28Y103/CLBLM_WR1END1 CLBLM_L_X28Y105/CLBLM_IMUX45 CLBLM_L_X28Y105/CLBLM_M_D2 CLBLM_L_X28Y106/CLBLM_IMUX27 CLBLM_L_X28Y106/CLBLM_M_B4 CLBLM_L_X28Y107/CLBLM_IMUX4 CLBLM_L_X28Y107/CLBLM_M_A6 INT_L_X28Y103/LOGIC_OUTS_L22 INT_L_X28Y103/NL1BEG_N3 INT_L_X28Y103/NN2BEG3 INT_L_X28Y103/WR1BEG1 INT_L_X28Y104/NN2A3 INT_L_X28Y105/IMUX_L45 INT_L_X28Y105/NL1BEG2 INT_L_X28Y105/NN2END3 INT_L_X28Y106/EL1BEG1 INT_L_X28Y106/IMUX_L27 INT_L_X28Y106/NL1END2 INT_L_X28Y106/NR1BEG2 INT_L_X28Y107/IMUX_L4 INT_L_X28Y107/NR1END2 INT_R_X27Y103/IMUX19 INT_R_X27Y103/IMUX34 INT_R_X27Y103/WR1END1 INT_R_X29Y105/IMUX11 INT_R_X29Y105/SL1END1 INT_R_X29Y106/EL1END1 INT_R_X29Y106/SL1BEG1 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X28Y103/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y107/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y103/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X28Y103/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_L_X28Y103/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X28Y105/INT_L.NN2END3->>IMUX_L45 INT_L_X28Y105/INT_L.NN2END3->>NL1BEG2 INT_L_X28Y106/INT_L.NL1END2->>EL1BEG1 INT_L_X28Y106/INT_L.NL1END2->>IMUX_L27 INT_L_X28Y106/INT_L.NL1END2->>NR1BEG2 INT_L_X28Y107/INT_L.NR1END2->>IMUX_L4 INT_R_X27Y103/INT_R.WR1END1->>IMUX19 INT_R_X27Y103/INT_R.WR1END1->>IMUX34 INT_R_X29Y105/INT_R.SL1END1->>IMUX11 INT_R_X29Y106/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[11]_i_5_n_0 - 
wires: CLBLL_R_X29Y105/CLBLL_LL_A CLBLL_R_X29Y105/CLBLL_LOGIC_OUTS12 CLBLM_L_X28Y106/CLBLM_IMUX24 CLBLM_L_X28Y106/CLBLM_M_B5 INT_L_X28Y105/NW2END_S0_0 INT_L_X28Y106/IMUX_L24 INT_L_X28Y106/NW2END0 INT_R_X29Y105/LOGIC_OUTS12 INT_R_X29Y105/NW2BEG0 INT_R_X29Y106/NW2A0 
pips: CLBLL_R_X29Y105/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X28Y106/INT_L.NW2END0->>IMUX_L24 INT_R_X29Y105/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[11]_i_6_n_4 - 
wires: CLBLL_R_X29Y103/CLBLL_LL_DMUX CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y105/CLBLL_IMUX8 CLBLL_R_X29Y105/CLBLL_LL_A5 CLBLM_L_X28Y105/CLBLM_IMUX8 CLBLM_L_X28Y105/CLBLM_M_A5 INT_L_X28Y104/NL1BEG0 INT_L_X28Y104/NL1END_S3_0 INT_L_X28Y104/NW2END1 INT_L_X28Y105/IMUX_L8 INT_L_X28Y105/NL1END0 INT_R_X29Y103/LOGIC_OUTS23 INT_R_X29Y103/NL1BEG0 INT_R_X29Y103/NL1END_S3_0 INT_R_X29Y103/NW2BEG1 INT_R_X29Y104/NL1END0 INT_R_X29Y104/NR1BEG0 INT_R_X29Y104/NW2A1 INT_R_X29Y105/IMUX8 INT_R_X29Y105/NR1END0 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y104/INT_L.NW2END1->>NL1BEG0 INT_L_X28Y105/INT_L.NL1END0->>IMUX_L8 INT_R_X29Y103/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X29Y103/INT_R.LOGIC_OUTS23->>NW2BEG1 INT_R_X29Y104/INT_R.NL1END0->>NR1BEG0 INT_R_X29Y105/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[12]_i_2_n_0 - 
wires: CLBLL_R_X29Y103/CLBLL_IMUX9 CLBLL_R_X29Y103/CLBLL_L_A5 CLBLL_R_X29Y103/CLBLL_WL1END0 CLBLM_L_X30Y103/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y103/CLBLM_M_B CLBLM_L_X30Y103/CLBLM_WL1END0 INT_L_X30Y103/LOGIC_OUTS_L13 INT_L_X30Y103/WL1BEG0 INT_R_X29Y103/IMUX9 INT_R_X29Y103/WL1END0 VBRK_X73Y108/VBRK_WL1END0 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y103/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X29Y103/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[12]_i_3_n_0 - 
wires: CLBLL_R_X29Y103/CLBLL_IMUX6 CLBLL_R_X29Y103/CLBLL_L_A1 CLBLL_R_X29Y103/CLBLL_WR1END3 CLBLM_L_X30Y103/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y103/CLBLM_M_C CLBLM_L_X30Y103/CLBLM_WR1END3 INT_L_X30Y103/LOGIC_OUTS_L14 INT_L_X30Y103/WR1BEG3 INT_R_X29Y103/IMUX6 INT_R_X29Y103/WR1END3 VBRK_X73Y108/VBRK_WR1END3 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X30Y103/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y103/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X29Y103/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_4_n_4 - 
wires: CLBLL_R_X29Y103/CLBLL_EE2A1 CLBLL_R_X29Y105/CLBLL_IMUX18 CLBLL_R_X29Y105/CLBLL_IMUX34 CLBLL_R_X29Y105/CLBLL_LL_B2 CLBLL_R_X29Y105/CLBLL_L_C6 CLBLL_R_X29Y105/CLBLL_NW2A1 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y103/CLBLM_L_DMUX CLBLM_L_X30Y103/CLBLM_EE2A1 CLBLM_L_X30Y103/CLBLM_IMUX27 CLBLM_L_X30Y103/CLBLM_IMUX35 CLBLM_L_X30Y103/CLBLM_M_B4 CLBLM_L_X30Y103/CLBLM_M_C6 CLBLM_L_X30Y105/CLBLM_NW2A1 INT_L_X28Y103/EE2BEG1 INT_L_X28Y103/LOGIC_OUTS_L19 INT_L_X30Y103/EE2END1 INT_L_X30Y103/IMUX_L27 INT_L_X30Y103/IMUX_L35 INT_L_X30Y103/NR1BEG1 INT_L_X30Y104/NR1END1 INT_L_X30Y104/NW2BEG1 INT_L_X30Y105/NW2A1 INT_R_X29Y103/EE2A1 INT_R_X29Y105/IMUX18 INT_R_X29Y105/IMUX34 INT_R_X29Y105/NW2END1 VBRK_X73Y108/VBRK_EE2A1 VBRK_X73Y110/VBRK_NW2A1 
pips: CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X28Y103/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X28Y103/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X30Y103/INT_L.EE2END1->>IMUX_L27 INT_L_X30Y103/INT_L.EE2END1->>IMUX_L35 INT_L_X30Y103/INT_L.EE2END1->>NR1BEG1 INT_L_X30Y104/INT_L.NR1END1->>NW2BEG1 INT_R_X29Y105/INT_R.NW2END1->>IMUX18 INT_R_X29Y105/INT_R.NW2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[12]_i_5_n_0 - 
wires: CLBLL_R_X29Y103/CLBLL_EL1BEG0 CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y103/CLBLL_L_B CLBLM_L_X30Y103/CLBLM_EL1BEG0 CLBLM_L_X30Y103/CLBLM_IMUX17 CLBLM_L_X30Y103/CLBLM_M_B3 INT_L_X30Y102/EL1END_S3_0 INT_L_X30Y103/EL1END0 INT_L_X30Y103/IMUX_L17 INT_R_X29Y103/EL1BEG0 INT_R_X29Y103/LOGIC_OUTS9 VBRK_X73Y108/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y103/INT_L.EL1END0->>IMUX_L17 INT_R_X29Y103/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_6_n_4 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX17 CLBLL_R_X27Y103/CLBLL_IMUX2 CLBLL_R_X27Y103/CLBLL_LL_A2 CLBLL_R_X27Y103/CLBLL_LL_B3 CLBLL_R_X27Y103/CLBLL_WL1END0 CLBLL_R_X29Y103/CLBLL_ER1BEG3 CLBLL_R_X29Y105/CLBLL_IMUX27 CLBLL_R_X29Y105/CLBLL_IMUX33 CLBLL_R_X29Y105/CLBLL_LL_B4 CLBLL_R_X29Y105/CLBLL_L_C1 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y103/CLBLM_M_DMUX CLBLM_L_X28Y103/CLBLM_WL1END0 CLBLM_L_X30Y103/CLBLM_ER1BEG3 CLBLM_L_X30Y103/CLBLM_IMUX15 CLBLM_L_X30Y103/CLBLM_IMUX31 CLBLM_L_X30Y103/CLBLM_M_B1 CLBLM_L_X30Y103/CLBLM_M_C5 INT_L_X28Y103/ER1BEG2 INT_L_X28Y103/LOGIC_OUTS_L23 INT_L_X28Y103/NR1BEG1 INT_L_X28Y103/WL1BEG0 INT_L_X28Y104/NE2BEG1 INT_L_X28Y104/NR1END1 INT_L_X28Y105/NE2A1 INT_L_X30Y103/ER1END3 INT_L_X30Y103/IMUX_L15 INT_L_X30Y103/IMUX_L31 INT_L_X30Y104/ER1END_N3_3 INT_R_X27Y103/IMUX17 INT_R_X27Y103/IMUX2 INT_R_X27Y103/WL1END0 INT_R_X29Y103/ER1BEG3 INT_R_X29Y103/ER1END2 INT_R_X29Y105/BYP_ALT1 INT_R_X29Y105/BYP_BOUNCE1 INT_R_X29Y105/IMUX27 INT_R_X29Y105/IMUX33 INT_R_X29Y105/NE2END1 VBRK_X73Y108/VBRK_ER1BEG3 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X28Y103/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X28Y103/INT_L.LOGIC_OUTS_L23->>ER1BEG2 INT_L_X28Y103/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X28Y103/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_L_X28Y104/INT_L.NR1END1->>NE2BEG1 INT_L_X30Y103/INT_L.ER1END3->>IMUX_L15 INT_L_X30Y103/INT_L.ER1END3->>IMUX_L31 INT_R_X27Y103/INT_R.WL1END0->>IMUX17 INT_R_X27Y103/INT_R.WL1END0->>IMUX2 INT_R_X29Y103/INT_R.ER1END2->>ER1BEG3 INT_R_X29Y105/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y105/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X29Y105/INT_R.NE2END1->>BYP_ALT1 INT_R_X29Y105/INT_R.NE2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[12]_i_7_n_0 - 
wires: CLBLL_R_X29Y105/CLBLL_ER1BEG2 CLBLL_R_X29Y105/CLBLL_LL_B CLBLL_R_X29Y105/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y103/CLBLM_IMUX29 CLBLM_L_X30Y103/CLBLM_M_C2 CLBLM_L_X30Y105/CLBLM_ER1BEG2 INT_L_X30Y103/IMUX_L29 INT_L_X30Y103/SS2END2 INT_L_X30Y104/SS2A2 INT_L_X30Y105/ER1END2 INT_L_X30Y105/SS2BEG2 INT_R_X29Y105/ER1BEG2 INT_R_X29Y105/LOGIC_OUTS13 VBRK_X73Y110/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y105/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X30Y103/INT_L.SS2END2->>IMUX_L29 INT_L_X30Y105/INT_L.ER1END2->>SS2BEG2 INT_R_X29Y105/INT_R.LOGIC_OUTS13->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_22_n_7 - 
wires: CLBLL_R_X29Y103/CLBLL_IMUX19 CLBLL_R_X29Y103/CLBLL_L_B2 CLBLL_R_X29Y103/CLBLL_SE2A2 CLBLL_R_X29Y103/CLBLL_WL1END1 CLBLL_R_X29Y104/CLBLL_LL_AMUX CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y105/CLBLL_IMUX15 CLBLL_R_X29Y105/CLBLL_LL_B1 CLBLL_R_X29Y105/CLBLL_NE2A2 CLBLL_R_X29Y105/CLBLL_WR1END3 CLBLM_L_X30Y103/CLBLM_SE2A2 CLBLM_L_X30Y103/CLBLM_WL1END1 CLBLM_L_X30Y105/CLBLM_NE2A2 CLBLM_L_X30Y105/CLBLM_WR1END3 INT_L_X30Y103/SE2END2 INT_L_X30Y103/WL1BEG1 INT_L_X30Y105/NE2END2 INT_L_X30Y105/WR1BEG3 INT_R_X29Y103/IMUX19 INT_R_X29Y103/SE2A2 INT_R_X29Y103/WL1END1 INT_R_X29Y104/LOGIC_OUTS20 INT_R_X29Y104/NE2BEG2 INT_R_X29Y104/SE2BEG2 INT_R_X29Y105/IMUX15 INT_R_X29Y105/NE2A2 INT_R_X29Y105/WR1END3 VBRK_X73Y108/VBRK_SE2A2 VBRK_X73Y108/VBRK_WL1END1 VBRK_X73Y110/VBRK_NE2A2 VBRK_X73Y110/VBRK_WR1END3 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y104/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X30Y103/INT_L.SE2END2->>WL1BEG1 INT_L_X30Y105/INT_L.NE2END2->>WR1BEG3 INT_R_X29Y103/INT_R.WL1END1->>IMUX19 INT_R_X29Y104/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y104/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X29Y105/INT_R.WR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[13]_i_2_n_0 - 
wires: CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y104/CLBLL_L_B CLBLL_R_X29Y105/CLBLL_NE2A1 CLBLM_L_X30Y105/CLBLM_IMUX2 CLBLM_L_X30Y105/CLBLM_M_A2 CLBLM_L_X30Y105/CLBLM_NE2A1 INT_L_X30Y105/IMUX_L2 INT_L_X30Y105/NE2END1 INT_R_X29Y104/LOGIC_OUTS9 INT_R_X29Y104/NE2BEG1 INT_R_X29Y105/NE2A1 VBRK_X73Y110/VBRK_NE2A1 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y105/INT_L.NE2END1->>IMUX_L2 INT_R_X29Y104/INT_R.LOGIC_OUTS9->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[13]_i_3_n_0 - 
wires: CLBLM_L_X30Y105/CLBLM_IMUX11 CLBLM_L_X30Y105/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y105/CLBLM_M_A4 CLBLM_L_X30Y105/CLBLM_M_B INT_L_X30Y105/IMUX_L11 INT_L_X30Y105/LOGIC_OUTS_L13 
pips: CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y105/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y105/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_10_n_7 - 
wires: CLBLL_R_X29Y104/CLBLL_IMUX19 CLBLL_R_X29Y104/CLBLL_L_B2 CLBLL_R_X29Y105/CLBLL_EE2A2 CLBLM_L_X28Y104/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y104/CLBLM_L_AMUX CLBLM_L_X28Y105/CLBLM_IMUX37 CLBLM_L_X28Y105/CLBLM_L_D4 CLBLM_L_X30Y105/CLBLM_EE2A2 CLBLM_L_X30Y105/CLBLM_IMUX15 CLBLM_L_X30Y105/CLBLM_IMUX28 CLBLM_L_X30Y105/CLBLM_M_B1 CLBLM_L_X30Y105/CLBLM_M_C4 INT_L_X28Y104/EL1BEG1 INT_L_X28Y104/LOGIC_OUTS_L16 INT_L_X28Y104/NR1BEG2 INT_L_X28Y105/EE2BEG2 INT_L_X28Y105/IMUX_L37 INT_L_X28Y105/NR1END2 INT_L_X30Y105/BYP_ALT3 INT_L_X30Y105/BYP_BOUNCE3 INT_L_X30Y105/EE2END2 INT_L_X30Y105/IMUX_L15 INT_L_X30Y105/IMUX_L28 INT_L_X30Y106/BYP_BOUNCE_N3_3 INT_R_X29Y104/EL1END1 INT_R_X29Y104/IMUX19 INT_R_X29Y105/EE2A2 VBRK_X73Y110/VBRK_EE2A2 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X28Y104/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X28Y104/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X28Y104/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X28Y105/INT_L.NR1END2->>EE2BEG2 INT_L_X28Y105/INT_L.NR1END2->>IMUX_L37 INT_L_X30Y105/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X30Y105/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X30Y105/INT_L.EE2END2->>BYP_ALT3 INT_L_X30Y105/INT_L.EE2END2->>IMUX_L28 INT_R_X29Y104/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[13]_i_4_n_0 - 
wires: CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y101/CLBLL_L_C CLBLL_R_X29Y104/CLBLL_IMUX26 CLBLL_R_X29Y104/CLBLL_L_B4 INT_R_X29Y101/LOGIC_OUTS10 INT_R_X29Y101/NN2BEG2 INT_R_X29Y102/NN2A2 INT_R_X29Y103/NL1BEG1 INT_R_X29Y103/NN2END2 INT_R_X29Y104/IMUX26 INT_R_X29Y104/NL1END1 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X29Y101/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X29Y103/INT_R.NN2END2->>NL1BEG1 INT_R_X29Y104/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_14_n_7 - 
wires: CLBLL_R_X27Y104/CLBLL_WW2END2 CLBLL_R_X29Y104/CLBLL_EE2A2 CLBLL_R_X29Y104/CLBLL_IMUX14 CLBLL_R_X29Y104/CLBLL_L_B1 CLBLL_R_X29Y104/CLBLL_WR1END3 CLBLL_R_X29Y105/CLBLL_EE2A1 CLBLM_L_X26Y105/CLBLM_IMUX16 CLBLM_L_X26Y105/CLBLM_IMUX5 CLBLM_L_X26Y105/CLBLM_L_A6 CLBLM_L_X26Y105/CLBLM_L_B3 CLBLM_L_X28Y104/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y104/CLBLM_M_AMUX CLBLM_L_X28Y104/CLBLM_WW2END2 CLBLM_L_X28Y105/CLBLM_IMUX41 CLBLM_L_X28Y105/CLBLM_L_D1 CLBLM_L_X30Y104/CLBLM_EE2A2 CLBLM_L_X30Y104/CLBLM_WR1END3 CLBLM_L_X30Y105/CLBLM_EE2A1 CLBLM_L_X30Y105/CLBLM_IMUX18 CLBLM_L_X30Y105/CLBLM_IMUX22 CLBLM_L_X30Y105/CLBLM_M_B2 CLBLM_L_X30Y105/CLBLM_M_C3 INT_L_X26Y104/WR1END_S1_0 INT_L_X26Y105/IMUX_L16 INT_L_X26Y105/IMUX_L5 INT_L_X26Y105/NW2END3 INT_L_X26Y105/WR1END0 INT_L_X28Y104/EE2BEG2 INT_L_X28Y104/LOGIC_OUTS_L20 INT_L_X28Y104/NL1BEG1 INT_L_X28Y104/WW2A2 INT_L_X28Y105/EE2BEG1 INT_L_X28Y105/IMUX_L41 INT_L_X28Y105/NL1END1 INT_L_X30Y104/EE2END2 INT_L_X30Y104/WR1BEG3 INT_L_X30Y105/BYP_ALT4 INT_L_X30Y105/BYP_BOUNCE4 INT_L_X30Y105/EE2END1 INT_L_X30Y105/IMUX_L18 INT_L_X30Y105/IMUX_L22 INT_R_X27Y104/NW2BEG3 INT_R_X27Y104/WR1BEG_S0 INT_R_X27Y104/WW2END2 INT_R_X27Y105/NW2A3 INT_R_X27Y105/WR1BEG0 INT_R_X29Y104/EE2A2 INT_R_X29Y104/IMUX14 INT_R_X29Y104/WR1END3 INT_R_X29Y104/WW2BEG2 INT_R_X29Y105/EE2A1 VBRK_X73Y109/VBRK_EE2A2 VBRK_X73Y109/VBRK_WR1END3 VBRK_X73Y110/VBRK_EE2A1 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y104/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y105/INT_L.NW2END3->>IMUX_L5 INT_L_X26Y105/INT_L.WR1END0->>IMUX_L16 INT_L_X28Y104/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X28Y104/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X28Y105/INT_L.NL1END1->>EE2BEG1 INT_L_X28Y105/INT_L.NL1END1->>IMUX_L41 INT_L_X30Y104/INT_L.EE2END2->>WR1BEG3 INT_L_X30Y105/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y105/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X30Y105/INT_L.EE2END1->>BYP_ALT4 INT_L_X30Y105/INT_L.EE2END1->>IMUX_L18 INT_R_X27Y104/INT_R.WW2END2->>NW2BEG3 INT_R_X27Y104/INT_R.WW2END2->>WR1BEG_S0 INT_R_X29Y104/INT_R.WR1END3->>IMUX14 INT_R_X29Y104/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[13]_i_5_n_0 - 
wires: CLBLM_L_X30Y105/CLBLM_IMUX12 CLBLM_L_X30Y105/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y105/CLBLM_M_B6 CLBLM_L_X30Y105/CLBLM_M_C INT_L_X30Y105/IMUX_L12 INT_L_X30Y105/LOGIC_OUTS_L14 
pips: CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y105/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y105/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_22_n_6 - 
wires: CLBLL_R_X29Y101/CLBLL_IMUX23 CLBLL_R_X29Y101/CLBLL_L_C3 CLBLL_R_X29Y104/CLBLL_LL_BMUX CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y105/CLBLL_ER1BEG0 CLBLM_L_X30Y105/CLBLM_ER1BEG0 CLBLM_L_X30Y105/CLBLM_IMUX32 CLBLM_L_X30Y105/CLBLM_M_C1 INT_L_X30Y105/ER1END0 INT_L_X30Y105/IMUX_L32 INT_R_X29Y101/IMUX23 INT_R_X29Y101/SS2END3 INT_R_X29Y102/SS2A3 INT_R_X29Y102/SS2END_N0_3 INT_R_X29Y103/SL1END3 INT_R_X29Y103/SS2BEG3 INT_R_X29Y104/ER1BEG_S0 INT_R_X29Y104/LOGIC_OUTS21 INT_R_X29Y104/SL1BEG3 INT_R_X29Y105/ER1BEG0 VBRK_X73Y110/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y104/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X30Y105/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y105/INT_L.ER1END0->>IMUX_L32 INT_R_X29Y101/INT_R.SS2END3->>IMUX23 INT_R_X29Y103/INT_R.SL1END3->>SS2BEG3 INT_R_X29Y104/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y104/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[14]_i_2_n_0 - 
wires: CLBLL_R_X29Y106/CLBLL_IMUX11 CLBLL_R_X29Y106/CLBLL_LL_A4 CLBLL_R_X29Y106/CLBLL_LL_B CLBLL_R_X29Y106/CLBLL_LOGIC_OUTS13 INT_R_X29Y106/IMUX11 INT_R_X29Y106/LOGIC_OUTS13 
pips: CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y106/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y106/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[14]_i_3_n_0 - 
wires: CLBLL_R_X29Y106/CLBLL_IMUX4 CLBLL_R_X29Y106/CLBLL_LL_A6 CLBLL_R_X29Y106/CLBLL_LL_C CLBLL_R_X29Y106/CLBLL_LOGIC_OUTS14 INT_R_X29Y106/IMUX4 INT_R_X29Y106/LOGIC_OUTS14 
pips: CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y106/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X29Y106/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_10_n_6 - 
wires: CLBLL_R_X29Y105/CLBLL_IMUX29 CLBLL_R_X29Y105/CLBLL_LL_C2 CLBLL_R_X29Y106/CLBLL_IMUX12 CLBLL_R_X29Y106/CLBLL_IMUX28 CLBLL_R_X29Y106/CLBLL_IMUX47 CLBLL_R_X29Y106/CLBLL_LL_B6 CLBLL_R_X29Y106/CLBLL_LL_C4 CLBLL_R_X29Y106/CLBLL_LL_D5 CLBLM_L_X28Y104/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y104/CLBLM_L_BMUX INT_L_X28Y104/LOGIC_OUTS_L17 INT_L_X28Y104/NE2BEG3 INT_L_X28Y105/NE2A3 INT_R_X29Y105/IMUX29 INT_R_X29Y105/NE2END3 INT_R_X29Y105/NL1BEG2 INT_R_X29Y105/NR1BEG3 INT_R_X29Y106/IMUX12 INT_R_X29Y106/IMUX28 INT_R_X29Y106/IMUX47 INT_R_X29Y106/NL1END2 INT_R_X29Y106/NR1END3 
pips: CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X28Y104/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y104/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X29Y105/INT_R.NE2END3->>IMUX29 INT_R_X29Y105/INT_R.NE2END3->>NL1BEG2 INT_R_X29Y105/INT_R.NE2END3->>NR1BEG3 INT_R_X29Y106/INT_R.NL1END2->>IMUX12 INT_R_X29Y106/INT_R.NL1END2->>IMUX28 INT_R_X29Y106/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[14]_i_4_n_0 - 
wires: CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y101/CLBLL_L_D CLBLL_R_X29Y106/CLBLL_IMUX15 CLBLL_R_X29Y106/CLBLL_LL_B1 INT_R_X29Y101/LOGIC_OUTS11 INT_R_X29Y101/NN6BEG3 INT_R_X29Y102/NN6A3 INT_R_X29Y103/NN6B3 INT_R_X29Y104/NN6C3 INT_R_X29Y105/NN6D3 INT_R_X29Y106/IMUX15 INT_R_X29Y106/NN6E3 INT_R_X29Y106/SR1END3 INT_R_X29Y107/NN6END3 INT_R_X29Y107/SR1BEG3 INT_R_X29Y107/SR1END_N3_3 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 INT_R_X29Y101/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X29Y106/INT_R.SR1END3->>IMUX15 INT_R_X29Y107/INT_R.NN6END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_14_n_6 - 
wires: CLBLL_R_X27Y104/CLBLL_IMUX14 CLBLL_R_X27Y104/CLBLL_IMUX21 CLBLL_R_X27Y104/CLBLL_L_B1 CLBLL_R_X27Y104/CLBLL_L_C4 CLBLL_R_X27Y104/CLBLL_WL1END2 CLBLL_R_X29Y105/CLBLL_IMUX32 CLBLL_R_X29Y105/CLBLL_LL_C1 CLBLL_R_X29Y106/CLBLL_IMUX18 CLBLL_R_X29Y106/CLBLL_IMUX22 CLBLL_R_X29Y106/CLBLL_IMUX38 CLBLL_R_X29Y106/CLBLL_LL_B2 CLBLL_R_X29Y106/CLBLL_LL_C3 CLBLL_R_X29Y106/CLBLL_LL_D3 CLBLL_R_X29Y106/CLBLL_NE2A0 CLBLL_R_X29Y106/CLBLL_WR1END1 CLBLM_L_X28Y104/CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y104/CLBLM_M_BMUX CLBLM_L_X28Y104/CLBLM_WL1END2 CLBLM_L_X30Y106/CLBLM_NE2A0 CLBLM_L_X30Y106/CLBLM_WR1END1 INT_L_X28Y104/ER1BEG_S0 INT_L_X28Y104/LOGIC_OUTS_L21 INT_L_X28Y104/WL1BEG2 INT_L_X28Y105/ER1BEG0 INT_L_X30Y105/NE2END_S3_0 INT_L_X30Y106/NE2END0 INT_L_X30Y106/WR1BEG1 INT_R_X27Y104/IMUX14 INT_R_X27Y104/IMUX21 INT_R_X27Y104/WL1END2 INT_R_X29Y105/ER1END0 INT_R_X29Y105/IMUX32 INT_R_X29Y105/NE2BEG0 INT_R_X29Y106/BYP_ALT4 INT_R_X29Y106/BYP_BOUNCE4 INT_R_X29Y106/IMUX18 INT_R_X29Y106/IMUX22 INT_R_X29Y106/IMUX38 INT_R_X29Y106/NE2A0 INT_R_X29Y106/WR1END1 VBRK_X73Y111/VBRK_NE2A0 VBRK_X73Y111/VBRK_WR1END1 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X28Y104/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X28Y104/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X28Y104/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_L_X30Y106/INT_L.NE2END0->>WR1BEG1 INT_R_X27Y104/INT_R.WL1END2->>IMUX14 INT_R_X27Y104/INT_R.WL1END2->>IMUX21 INT_R_X29Y105/INT_R.ER1END0->>IMUX32 INT_R_X29Y105/INT_R.ER1END0->>NE2BEG0 INT_R_X29Y106/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y106/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X29Y106/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X29Y106/INT_R.WR1END1->>BYP_ALT4 INT_R_X29Y106/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[14]_i_5_n_0 - 
wires: CLBLL_R_X29Y106/CLBLL_IMUX31 CLBLL_R_X29Y106/CLBLL_LL_C5 CLBLL_R_X29Y106/CLBLL_LL_D CLBLL_R_X29Y106/CLBLL_LOGIC_OUTS15 INT_R_X29Y106/IMUX31 INT_R_X29Y106/LOGIC_OUTS15 
pips: CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y106/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X29Y106/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_22_n_5 - 
wires: CLBLL_R_X29Y101/CLBLL_IMUX41 CLBLL_R_X29Y101/CLBLL_L_D1 CLBLL_R_X29Y104/CLBLL_LL_CMUX CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y106/CLBLL_IMUX45 CLBLL_R_X29Y106/CLBLL_LL_D2 INT_R_X29Y101/IMUX41 INT_R_X29Y101/SL1END0 INT_R_X29Y102/SL1BEG0 INT_R_X29Y102/SS2END0 INT_R_X29Y103/SS2A0 INT_R_X29Y104/LOGIC_OUTS22 INT_R_X29Y104/NN2BEG0 INT_R_X29Y104/SS2BEG0 INT_R_X29Y105/NN2A0 INT_R_X29Y105/NN2END_S2_0 INT_R_X29Y106/IMUX45 INT_R_X29Y106/NL1BEG_N3 INT_R_X29Y106/NN2END0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y104/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y106/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 INT_R_X29Y101/INT_R.SL1END0->>IMUX41 INT_R_X29Y102/INT_R.SS2END0->>SL1BEG0 INT_R_X29Y104/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X29Y104/INT_R.LOGIC_OUTS22->>SS2BEG0 INT_R_X29Y106/INT_R.NL1BEG_N3->>IMUX45 INT_R_X29Y106/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[15]_i_12_n_0 - 
wires: CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y102/CLBLL_L_B CLBLL_R_X29Y104/CLBLL_IMUX34 CLBLL_R_X29Y104/CLBLL_L_C6 INT_R_X29Y102/LOGIC_OUTS9 INT_R_X29Y102/NN2BEG1 INT_R_X29Y103/NN2A1 INT_R_X29Y104/IMUX34 INT_R_X29Y104/NN2END1 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X29Y102/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X29Y104/INT_R.NN2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_22_n_4 - 
wires: CLBLL_R_X29Y102/CLBLL_IMUX26 CLBLL_R_X29Y102/CLBLL_L_B4 CLBLL_R_X29Y104/CLBLL_LL_DMUX CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y105/CLBLL_IMUX3 CLBLL_R_X29Y105/CLBLL_L_A2 INT_R_X29Y102/IMUX26 INT_R_X29Y102/SS2END1 INT_R_X29Y103/SS2A1 INT_R_X29Y104/LOGIC_OUTS23 INT_R_X29Y104/NR1BEG1 INT_R_X29Y104/SS2BEG1 INT_R_X29Y105/IMUX3 INT_R_X29Y105/NR1END1 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y104/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_R_X29Y102/INT_R.SS2END1->>IMUX26 INT_R_X29Y104/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y104/INT_R.LOGIC_OUTS23->>SS2BEG1 INT_R_X29Y105/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[15]_i_16_n_0 - 
wires: CLBLL_R_X29Y105/CLBLL_IMUX25 CLBLL_R_X29Y105/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y105/CLBLL_L_A CLBLL_R_X29Y105/CLBLL_L_B5 INT_R_X29Y105/IMUX25 INT_R_X29Y105/LOGIC_OUTS8 
pips: CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y105/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X29Y105/INT_R.LOGIC_OUTS8->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[15]_i_10_n_5 - 
wires: CLBLL_R_X29Y104/CLBLL_IMUX20 CLBLL_R_X29Y104/CLBLL_IMUX42 CLBLL_R_X29Y104/CLBLL_L_C2 CLBLL_R_X29Y104/CLBLL_L_D6 CLBLL_R_X29Y105/CLBLL_IMUX16 CLBLL_R_X29Y105/CLBLL_IMUX9 CLBLL_R_X29Y105/CLBLL_L_A5 CLBLL_R_X29Y105/CLBLL_L_B3 CLBLM_L_X28Y104/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y104/CLBLM_L_CMUX INT_L_X28Y104/ER1BEG1 INT_L_X28Y104/LOGIC_OUTS_L18 INT_L_X28Y104/NE2BEG0 INT_L_X28Y105/NE2A0 INT_R_X29Y104/ER1END1 INT_R_X29Y104/IMUX20 INT_R_X29Y104/IMUX42 INT_R_X29Y104/NE2END_S3_0 INT_R_X29Y105/IMUX16 INT_R_X29Y105/IMUX9 INT_R_X29Y105/NE2END0 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X28Y104/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y104/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_L_X28Y104/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_R_X29Y104/INT_R.ER1END1->>IMUX20 INT_R_X29Y104/INT_R.ER1END1->>IMUX42 INT_R_X29Y105/INT_R.NE2END0->>IMUX16 INT_R_X29Y105/INT_R.NE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc_reg[15]_i_14_n_5 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX15 CLBLL_R_X27Y106/CLBLL_IMUX31 CLBLL_R_X27Y106/CLBLL_LL_B1 CLBLL_R_X27Y106/CLBLL_LL_C5 CLBLL_R_X27Y106/CLBLL_WW2END2 CLBLL_R_X29Y104/CLBLL_IMUX23 CLBLL_R_X29Y104/CLBLL_IMUX39 CLBLL_R_X29Y104/CLBLL_L_C3 CLBLL_R_X29Y104/CLBLL_L_D3 CLBLL_R_X29Y105/CLBLL_IMUX13 CLBLL_R_X29Y105/CLBLL_IMUX6 CLBLL_R_X29Y105/CLBLL_L_A1 CLBLL_R_X29Y105/CLBLL_L_B6 CLBLM_L_X28Y104/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y104/CLBLM_M_CMUX CLBLM_L_X28Y106/CLBLM_WW2END2 INT_L_X28Y103/EL1BEG3 INT_L_X28Y104/EL1BEG_N3 INT_L_X28Y104/LOGIC_OUTS_L22 INT_L_X28Y106/WW2A2 INT_R_X27Y106/BYP_ALT3 INT_R_X27Y106/BYP_BOUNCE3 INT_R_X27Y106/IMUX15 INT_R_X27Y106/IMUX31 INT_R_X27Y106/WW2END2 INT_R_X27Y107/BYP_BOUNCE_N3_3 INT_R_X29Y103/EL1END3 INT_R_X29Y103/NR1BEG3 INT_R_X29Y104/IMUX23 INT_R_X29Y104/IMUX39 INT_R_X29Y104/NN2BEG3 INT_R_X29Y104/NR1BEG3 INT_R_X29Y104/NR1END3 INT_R_X29Y105/FAN_ALT3 INT_R_X29Y105/FAN_BOUNCE3 INT_R_X29Y105/IMUX13 INT_R_X29Y105/IMUX6 INT_R_X29Y105/NN2A3 INT_R_X29Y105/NR1END3 INT_R_X29Y106/NN2END3 INT_R_X29Y106/WW2BEG2 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X28Y104/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X28Y104/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_R_X27Y106/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X27Y106/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X27Y106/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X27Y106/INT_R.WW2END2->>BYP_ALT3 INT_R_X29Y103/INT_R.EL1END3->>NR1BEG3 INT_R_X29Y104/INT_R.NR1END3->>IMUX23 INT_R_X29Y104/INT_R.NR1END3->>IMUX39 INT_R_X29Y104/INT_R.NR1END3->>NN2BEG3 INT_R_X29Y104/INT_R.NR1END3->>NR1BEG3 INT_R_X29Y105/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y105/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X29Y105/INT_R.NR1END3->>FAN_ALT3 INT_R_X29Y105/INT_R.NR1END3->>IMUX6 INT_R_X29Y106/INT_R.NN2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[15]_i_17_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_EE2A2 CLBLL_R_X25Y91/CLBLL_IMUX37 CLBLL_R_X25Y91/CLBLL_L_D4 CLBLL_R_X25Y91/CLBLL_WR1END3 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y91/CLBLM_L_AMUX CLBLM_L_X26Y91/CLBLM_EE2A2 CLBLM_L_X26Y91/CLBLM_WR1END3 INT_L_X24Y91/EE2BEG2 INT_L_X24Y91/LOGIC_OUTS_L16 INT_L_X26Y91/EE2END2 INT_L_X26Y91/WR1BEG3 INT_R_X25Y91/EE2A2 INT_R_X25Y91/IMUX37 INT_R_X25Y91/WR1END3 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y91/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X26Y91/INT_L.EE2END2->>WR1BEG3 INT_R_X25Y91/INT_R.WR1END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_5_n_0 - 
wires: CLBLL_R_X29Y104/CLBLL_IMUX9 CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y104/CLBLL_L_A5 CLBLL_R_X29Y104/CLBLL_L_C CLBLL_R_X29Y104/CLBLL_L_CMUX INT_R_X29Y104/IMUX9 INT_R_X29Y104/LOGIC_OUTS18 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y104/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X29Y104/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X29Y104/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_6_n_0 - 
wires: CLBLL_R_X29Y104/CLBLL_IMUX5 CLBLL_R_X29Y104/CLBLL_L_A6 CLBLL_R_X29Y105/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y105/CLBLL_L_B INT_R_X29Y104/IMUX5 INT_R_X29Y104/SR1END2 INT_R_X29Y105/LOGIC_OUTS9 INT_R_X29Y105/SR1BEG2 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X29Y105/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X29Y104/INT_R.SR1END2->>IMUX5 INT_R_X29Y105/INT_R.LOGIC_OUTS9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_7_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX25 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y91/CLBLL_L_B5 CLBLL_R_X25Y91/CLBLL_L_C CLBLL_R_X25Y91/CLBLL_L_CMUX INT_R_X25Y91/IMUX25 INT_R_X25Y91/LOGIC_OUTS18 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X25Y91/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_8_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX14 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y91/CLBLL_L_B1 CLBLL_R_X25Y91/CLBLL_L_D INT_R_X25Y91/IMUX14 INT_R_X25Y91/LOGIC_OUTS11 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y91/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_9_n_0 - 
wires: BRKH_INT_X25Y99/BRKH_INT_SS6END2 CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y105/CLBLL_L_AMUX CLBLL_R_X25Y91/CLBLL_IMUX19 CLBLL_R_X25Y91/CLBLL_L_B2 INT_R_X25Y100/SS6E2 INT_R_X25Y101/SS6D2 INT_R_X25Y102/SS6C2 INT_R_X25Y103/SS6B2 INT_R_X25Y104/SS6A2 INT_R_X25Y105/LOGIC_OUTS16 INT_R_X25Y105/SS6BEG2 INT_R_X25Y91/FAN_ALT5 INT_R_X25Y91/FAN_BOUNCE5 INT_R_X25Y91/IMUX19 INT_R_X25Y91/SS2END2 INT_R_X25Y92/SS2A2 INT_R_X25Y93/SS2BEG2 INT_R_X25Y93/SS6END2 INT_R_X25Y94/SS6E2 INT_R_X25Y95/SS6D2 INT_R_X25Y96/SS6C2 INT_R_X25Y97/SS6B2 INT_R_X25Y98/SS6A2 INT_R_X25Y99/SS6BEG2 INT_R_X25Y99/SS6END2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X25Y105/INT_R.LOGIC_OUTS16->>SS6BEG2 INT_R_X25Y91/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y91/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X25Y91/INT_R.SS2END2->>FAN_ALT5 INT_R_X25Y93/INT_R.SS6END2->>SS2BEG2 INT_R_X25Y99/INT_R.SS6END2->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[15]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_11_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX20 CLBLL_R_X25Y91/CLBLL_LL_AMUX CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y91/CLBLL_L_C2 CLBLM_L_X24Y91/CLBLM_IMUX37 CLBLM_L_X24Y91/CLBLM_L_D4 INT_L_X24Y91/IMUX_L37 INT_L_X24Y91/WR1END3 INT_R_X25Y91/IMUX20 INT_R_X25Y91/LOGIC_OUTS20 INT_R_X25Y91/WR1BEG3 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X24Y91/INT_L.WR1END3->>IMUX_L37 INT_R_X25Y91/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X25Y91/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

statesel[5]_i_10_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX14 CLBLL_R_X25Y89/CLBLL_IMUX36 CLBLL_R_X25Y89/CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_L_D2 CLBLL_R_X25Y91/CLBLL_IMUX36 CLBLL_R_X25Y91/CLBLL_L_D2 CLBLL_R_X25Y91/CLBLL_SW2A2 CLBLL_R_X27Y92/CLBLL_LL_AMUX CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS20 CLBLM_L_X26Y91/CLBLM_SW2A2 INT_L_X26Y91/SW2A2 INT_L_X26Y92/SW2BEG2 INT_L_X26Y92/WR1END3 INT_R_X25Y89/IMUX14 INT_R_X25Y89/IMUX36 INT_R_X25Y89/SS2END2 INT_R_X25Y90/SS2A2 INT_R_X25Y91/IMUX36 INT_R_X25Y91/SS2BEG2 INT_R_X25Y91/SW2END2 INT_R_X27Y92/LOGIC_OUTS20 INT_R_X27Y92/WR1BEG3 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y92/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X26Y92/INT_L.WR1END3->>SW2BEG2 INT_R_X25Y89/INT_R.SS2END2->>IMUX14 INT_R_X25Y89/INT_R.SS2END2->>IMUX36 INT_R_X25Y91/INT_R.SW2END2->>IMUX36 INT_R_X25Y91/INT_R.SW2END2->>SS2BEG2 INT_R_X27Y92/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pc[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold2_reg_n_0_[1] - 
wires: CLBLL_R_X25Y94/CLBLL_IMUX27 CLBLL_R_X25Y94/CLBLL_LL_B4 CLBLL_R_X25Y94/CLBLL_SW2A1 CLBLL_R_X25Y95/CLBLL_IMUX18 CLBLL_R_X25Y95/CLBLL_LL_B2 CLBLL_R_X25Y95/CLBLL_WL1END0 CLBLL_R_X27Y93/CLBLL_IMUX21 CLBLL_R_X27Y93/CLBLL_L_C4 CLBLL_R_X27Y95/CLBLL_EE2A1 CLBLL_R_X29Y96/CLBLL_EE2A1 CLBLM_L_X24Y95/CLBLM_IMUX5 CLBLM_L_X24Y95/CLBLM_L_A6 CLBLM_L_X26Y94/CLBLM_SW2A1 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y95/CLBLM_M_BQ CLBLM_L_X26Y95/CLBLM_WL1END0 CLBLM_L_X28Y95/CLBLM_EE2A1 CLBLM_L_X28Y95/CLBLM_IMUX26 CLBLM_L_X28Y95/CLBLM_L_B4 CLBLM_L_X28Y96/CLBLM_IMUX2 CLBLM_L_X28Y96/CLBLM_M_A2 CLBLM_L_X30Y96/CLBLM_EE2A1 CLBLM_L_X30Y96/CLBLM_IMUX2 CLBLM_L_X30Y96/CLBLM_M_A2 INT_L_X24Y95/IMUX_L5 INT_L_X24Y95/WR1END2 INT_L_X26Y94/SW2A1 INT_L_X26Y95/EE2BEG1 INT_L_X26Y95/ER1BEG2 INT_L_X26Y95/LOGIC_OUTS_L5 INT_L_X26Y95/SW2BEG1 INT_L_X26Y95/WL1BEG0 INT_L_X28Y95/EE2END1 INT_L_X28Y95/IMUX_L26 INT_L_X28Y95/NR1BEG1 INT_L_X28Y96/EE2BEG1 INT_L_X28Y96/IMUX_L2 INT_L_X28Y96/NR1END1 INT_L_X30Y96/EE2END1 INT_L_X30Y96/IMUX_L2 INT_R_X25Y94/IMUX27 INT_R_X25Y94/SW2END1 INT_R_X25Y95/IMUX18 INT_R_X25Y95/WL1END0 INT_R_X25Y95/WR1BEG2 INT_R_X27Y93/IMUX21 INT_R_X27Y93/SS2END2 INT_R_X27Y94/SS2A2 INT_R_X27Y95/EE2A1 INT_R_X27Y95/ER1END2 INT_R_X27Y95/SS2BEG2 INT_R_X29Y96/EE2A1 VBRK_X73Y100/VBRK_EE2A1 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y95/INT_L.WR1END2->>IMUX_L5 INT_L_X26Y95/INT_L.LOGIC_OUTS_L5->>EE2BEG1 INT_L_X26Y95/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X26Y95/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X26Y95/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X28Y95/INT_L.EE2END1->>IMUX_L26 INT_L_X28Y95/INT_L.EE2END1->>NR1BEG1 INT_L_X28Y96/INT_L.NR1END1->>EE2BEG1 INT_L_X28Y96/INT_L.NR1END1->>IMUX_L2 INT_L_X30Y96/INT_L.EE2END1->>IMUX_L2 INT_R_X25Y94/INT_R.SW2END1->>IMUX27 INT_R_X25Y95/INT_R.WL1END0->>IMUX18 INT_R_X25Y95/INT_R.WL1END0->>WR1BEG2 INT_R_X27Y93/INT_R.SS2END2->>IMUX21 INT_R_X27Y95/INT_R.ER1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pc[1]_i_2_n_0 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SS2A0 CLBLM_L_X30Y100/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y100/CLBLM_M_A CLBLM_L_X30Y96/CLBLM_IMUX1 CLBLM_L_X30Y96/CLBLM_M_A3 INT_L_X30Y100/LOGIC_OUTS_L12 INT_L_X30Y100/SS2BEG0 INT_L_X30Y96/IMUX_L1 INT_L_X30Y96/SS2END0 INT_L_X30Y97/SS2A0 INT_L_X30Y98/SS2BEG0 INT_L_X30Y98/SS2END0 INT_L_X30Y99/SS2A0 
pips: CLBLM_L_X30Y100/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y100/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_L_X30Y96/INT_L.SS2END0->>IMUX_L1 INT_L_X30Y98/INT_L.SS2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[1]_i_3_n_0 - 
wires: CLBLM_L_X30Y96/CLBLM_IMUX11 CLBLM_L_X30Y96/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y96/CLBLM_M_A4 CLBLM_L_X30Y96/CLBLM_M_B INT_L_X30Y96/IMUX_L11 INT_L_X30Y96/LOGIC_OUTS_L13 
pips: CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y96/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y96/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_4_n_7 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SS6B2 CLBLL_R_X29Y101/CLBLL_EE2A2 CLBLL_R_X29Y96/CLBLL_EE2A2 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y101/CLBLM_L_AMUX CLBLM_L_X28Y96/CLBLM_IMUX29 CLBLM_L_X28Y96/CLBLM_M_C2 CLBLM_L_X30Y100/CLBLM_IMUX12 CLBLM_L_X30Y100/CLBLM_IMUX4 CLBLM_L_X30Y100/CLBLM_M_A6 CLBLM_L_X30Y100/CLBLM_M_B6 CLBLM_L_X30Y101/CLBLM_EE2A2 CLBLM_L_X30Y96/CLBLM_EE2A2 CLBLM_L_X30Y96/CLBLM_IMUX12 CLBLM_L_X30Y96/CLBLM_M_B6 INT_L_X28Y100/SS6A2 INT_L_X28Y101/EE2BEG2 INT_L_X28Y101/LOGIC_OUTS_L16 INT_L_X28Y101/SS6BEG2 INT_L_X28Y95/NR1BEG2 INT_L_X28Y95/SS6END2 INT_L_X28Y96/EE2BEG2 INT_L_X28Y96/IMUX_L29 INT_L_X28Y96/NR1END2 INT_L_X28Y96/SS6E2 INT_L_X28Y97/SS6D2 INT_L_X28Y98/SS6C2 INT_L_X28Y99/SS6B2 INT_L_X30Y100/IMUX_L12 INT_L_X30Y100/IMUX_L4 INT_L_X30Y100/SL1END2 INT_L_X30Y101/EE2END2 INT_L_X30Y101/SL1BEG2 INT_L_X30Y96/EE2END2 INT_L_X30Y96/IMUX_L12 INT_R_X29Y101/EE2A2 INT_R_X29Y96/EE2A2 VBRK_X73Y100/VBRK_EE2A2 VBRK_X73Y106/VBRK_EE2A2 
pips: CLBLM_L_X28Y101/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X28Y101/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X28Y101/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_L_X28Y95/INT_L.SS6END2->>NR1BEG2 INT_L_X28Y96/INT_L.NR1END2->>EE2BEG2 INT_L_X28Y96/INT_L.NR1END2->>IMUX_L29 INT_L_X30Y100/INT_L.SL1END2->>IMUX_L12 INT_L_X30Y100/INT_L.SL1END2->>IMUX_L4 INT_L_X30Y101/INT_L.EE2END2->>SL1BEG2 INT_L_X30Y96/INT_L.EE2END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[1]_i_4_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_SE2A3 CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y102/CLBLL_L_BMUX CLBLM_L_X30Y100/CLBLM_IMUX7 CLBLM_L_X30Y100/CLBLM_M_A1 CLBLM_L_X30Y100/CLBLM_SE2A3 INT_L_X30Y100/IMUX_L7 INT_L_X30Y100/SE2END3 INT_R_X29Y100/SE2A3 INT_R_X29Y101/SE2BEG3 INT_R_X29Y101/SL1END3 INT_R_X29Y102/LOGIC_OUTS17 INT_R_X29Y102/SL1BEG3 VBRK_X73Y105/VBRK_SE2A3 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y100/INT_L.SE2END3->>IMUX_L7 INT_R_X29Y101/INT_R.SL1END3->>SE2BEG3 INT_R_X29Y102/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[4]_i_4_n_7 - 
wires: BRKH_INT_X29Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X29Y99/BRKH_INT_SS2END3 BRKH_INT_X29Y99/BRKH_INT_SS2END_N0_3 CLBLL_R_X27Y96/CLBLL_WL1END2 CLBLL_R_X29Y100/CLBLL_ER1BEG0 CLBLL_R_X29Y96/CLBLL_EE2A3 CLBLM_L_X26Y96/CLBLM_IMUX19 CLBLM_L_X26Y96/CLBLM_L_B2 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y101/CLBLM_M_AMUX CLBLM_L_X28Y96/CLBLM_IMUX17 CLBLM_L_X28Y96/CLBLM_IMUX31 CLBLM_L_X28Y96/CLBLM_M_B3 CLBLM_L_X28Y96/CLBLM_M_C5 CLBLM_L_X28Y96/CLBLM_WL1END2 CLBLM_L_X30Y100/CLBLM_ER1BEG0 CLBLM_L_X30Y100/CLBLM_IMUX18 CLBLM_L_X30Y100/CLBLM_IMUX2 CLBLM_L_X30Y100/CLBLM_M_A2 CLBLM_L_X30Y100/CLBLM_M_B2 CLBLM_L_X30Y96/CLBLM_EE2A3 CLBLM_L_X30Y96/CLBLM_IMUX15 CLBLM_L_X30Y96/CLBLM_M_B1 INT_L_X26Y96/IMUX_L19 INT_L_X26Y96/WL1END1 INT_L_X28Y101/ER1BEG3 INT_L_X28Y101/LOGIC_OUTS_L20 INT_L_X28Y96/EE2BEG3 INT_L_X28Y96/IMUX_L17 INT_L_X28Y96/IMUX_L31 INT_L_X28Y96/SR1BEG_S0 INT_L_X28Y96/SS2END3 INT_L_X28Y96/WL1BEG2 INT_L_X28Y97/SS2A3 INT_L_X28Y97/SS2END_N0_3 INT_L_X28Y98/SS2BEG3 INT_L_X28Y98/SW2END3 INT_L_X28Y99/SW2END_N0_3 INT_L_X30Y100/ER1END0 INT_L_X30Y100/IMUX_L18 INT_L_X30Y100/IMUX_L2 INT_L_X30Y96/EE2END3 INT_L_X30Y96/IMUX_L15 INT_R_X27Y96/WL1BEG1 INT_R_X27Y96/WL1END2 INT_R_X29Y100/ER1BEG0 INT_R_X29Y100/SS2A3 INT_R_X29Y100/SS2END_N0_3 INT_R_X29Y101/ER1END3 INT_R_X29Y101/SS2BEG3 INT_R_X29Y102/ER1END_N3_3 INT_R_X29Y96/EE2A3 INT_R_X29Y98/SW2A3 INT_R_X29Y99/ER1BEG_S0 INT_R_X29Y99/SS2END3 INT_R_X29Y99/SW2BEG3 VBRK_X73Y100/VBRK_EE2A3 VBRK_X73Y105/VBRK_ER1BEG0 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y101/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X26Y96/INT_L.WL1END1->>IMUX_L19 INT_L_X28Y101/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X28Y96/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X28Y96/INT_L.SS2END3->>EE2BEG3 INT_L_X28Y96/INT_L.SS2END3->>IMUX_L31 INT_L_X28Y96/INT_L.SS2END3->>SR1BEG_S0 INT_L_X28Y96/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y98/INT_L.SW2END3->>SS2BEG3 INT_L_X30Y100/INT_L.ER1END0->>IMUX_L18 INT_L_X30Y100/INT_L.ER1END0->>IMUX_L2 INT_L_X30Y96/INT_L.EE2END3->>IMUX_L15 INT_R_X27Y96/INT_R.WL1END2->>WL1BEG1 INT_R_X29Y101/INT_R.ER1END3->>SS2BEG3 INT_R_X29Y99/INT_R.SS2END3->>ER1BEG_S0 INT_R_X29Y99/INT_R.SS2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[1]_i_5_n_0 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SS6A1 CLBLM_L_X30Y100/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y100/CLBLM_M_B CLBLM_L_X30Y96/CLBLM_IMUX18 CLBLM_L_X30Y96/CLBLM_M_B2 INT_L_X30Y100/LOGIC_OUTS_L13 INT_L_X30Y100/SS6BEG1 INT_L_X30Y94/NR1BEG1 INT_L_X30Y94/SS6END1 INT_L_X30Y95/NR1BEG1 INT_L_X30Y95/NR1END1 INT_L_X30Y95/SS6E1 INT_L_X30Y96/IMUX_L18 INT_L_X30Y96/NR1END1 INT_L_X30Y96/SS6D1 INT_L_X30Y97/SS6C1 INT_L_X30Y98/SS6B1 INT_L_X30Y99/SS6A1 
pips: CLBLM_L_X30Y100/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y96/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X30Y100/INT_L.LOGIC_OUTS_L13->>SS6BEG1 INT_L_X30Y94/INT_L.SS6END1->>NR1BEG1 INT_L_X30Y95/INT_L.NR1END1->>NR1BEG1 INT_L_X30Y96/INT_L.NR1END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_11_n_6 - 
wires: CLBLL_R_X29Y100/CLBLL_SE2A0 CLBLL_R_X29Y101/CLBLL_LL_BMUX CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y102/CLBLL_IMUX14 CLBLL_R_X29Y102/CLBLL_L_B1 CLBLM_L_X30Y100/CLBLM_IMUX17 CLBLM_L_X30Y100/CLBLM_M_B3 CLBLM_L_X30Y100/CLBLM_SE2A0 INT_L_X30Y100/IMUX_L17 INT_L_X30Y100/SE2END0 INT_R_X29Y100/SE2A0 INT_R_X29Y101/LOGIC_OUTS21 INT_R_X29Y101/NR1BEG3 INT_R_X29Y101/SE2BEG0 INT_R_X29Y101/SR1BEG_S0 INT_R_X29Y102/IMUX14 INT_R_X29Y102/NR1END3 VBRK_X73Y105/VBRK_SE2A0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X30Y100/INT_L.SE2END0->>IMUX_L17 INT_R_X29Y101/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X29Y101/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X29Y101/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X29Y102/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[2]_i_2_n_0 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SW2A2 CLBLL_R_X29Y98/CLBLL_SE2A2 CLBLL_R_X29Y99/CLBLL_SW2A2 CLBLM_L_X30Y100/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y100/CLBLM_M_C CLBLM_L_X30Y98/CLBLM_IMUX4 CLBLM_L_X30Y98/CLBLM_M_A6 CLBLM_L_X30Y98/CLBLM_SE2A2 CLBLM_L_X30Y99/CLBLM_SW2A2 INT_L_X30Y100/LOGIC_OUTS_L14 INT_L_X30Y100/SW2BEG2 INT_L_X30Y98/IMUX_L4 INT_L_X30Y98/SE2END2 INT_L_X30Y99/SW2A2 INT_R_X29Y98/SE2A2 INT_R_X29Y99/SE2BEG2 INT_R_X29Y99/SW2END2 VBRK_X73Y102/VBRK_SE2A2 VBRK_X73Y103/VBRK_SW2A2 
pips: CLBLM_L_X30Y100/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X30Y100/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_L_X30Y98/INT_L.SE2END2->>IMUX_L4 INT_R_X29Y99/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[2]_i_3_n_0 - 
wires: CLBLM_L_X30Y98/CLBLM_IMUX11 CLBLM_L_X30Y98/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y98/CLBLM_M_A4 CLBLM_L_X30Y98/CLBLM_M_B INT_L_X30Y98/IMUX_L11 INT_L_X30Y98/LOGIC_OUTS_L13 
pips: CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y98/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y98/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[2]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[2]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_4_n_6 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SE6C3 BRKH_INT_X30Y99/BRKH_INT_NN2A3 CLBLL_R_X29Y94/CLBLL_WW2A3 CLBLL_R_X29Y97/CLBLL_SE4C3 CLBLL_R_X29Y98/CLBLL_IMUX9 CLBLL_R_X29Y98/CLBLL_L_A5 CLBLL_R_X29Y99/CLBLL_WR1END0 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y101/CLBLM_L_BMUX CLBLM_L_X28Y94/CLBLM_IMUX39 CLBLM_L_X28Y94/CLBLM_L_D3 CLBLM_L_X30Y100/CLBLM_IMUX29 CLBLM_L_X30Y100/CLBLM_M_C2 CLBLM_L_X30Y94/CLBLM_WW2A3 CLBLM_L_X30Y97/CLBLM_SE4C3 CLBLM_L_X30Y98/CLBLM_IMUX15 CLBLM_L_X30Y98/CLBLM_M_B1 CLBLM_L_X30Y99/CLBLM_WR1END0 INT_L_X28Y101/LOGIC_OUTS_L17 INT_L_X28Y101/SE6BEG3 INT_L_X28Y94/IMUX_L39 INT_L_X28Y94/WW2END3 INT_L_X28Y95/WW2END_N0_3 INT_L_X30Y100/IMUX_L29 INT_L_X30Y100/NN2END3 INT_L_X30Y94/SL1END3 INT_L_X30Y94/WW2BEG3 INT_L_X30Y95/SL1BEG3 INT_L_X30Y95/SS2END3 INT_L_X30Y96/SS2A3 INT_L_X30Y96/SS2END_N0_3 INT_L_X30Y97/NR1BEG3 INT_L_X30Y97/SE6END3 INT_L_X30Y97/SS2BEG3 INT_L_X30Y98/IMUX_L15 INT_L_X30Y98/NN2BEG3 INT_L_X30Y98/NR1END3 INT_L_X30Y98/WR1BEG_S0 INT_L_X30Y99/NN2A3 INT_L_X30Y99/WR1BEG0 INT_R_X29Y100/SE6B3 INT_R_X29Y101/SE6A3 INT_R_X29Y94/WW2A3 INT_R_X29Y97/SE6E3 INT_R_X29Y98/IMUX9 INT_R_X29Y98/SE6D3 INT_R_X29Y98/SR1BEG_S0 INT_R_X29Y98/WR1END_S1_0 INT_R_X29Y99/SE6C3 INT_R_X29Y99/WR1END0 VBRK_X73Y101/VBRK_SE4C3 VBRK_X73Y103/VBRK_WR1END0 VBRK_X73Y98/VBRK_WW2A3 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X28Y101/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X28Y101/INT_L.LOGIC_OUTS_L17->>SE6BEG3 INT_L_X28Y94/INT_L.WW2END3->>IMUX_L39 INT_L_X30Y100/INT_L.NN2END3->>IMUX_L29 INT_L_X30Y94/INT_L.SL1END3->>WW2BEG3 INT_L_X30Y95/INT_L.SS2END3->>SL1BEG3 INT_L_X30Y97/INT_L.SE6END3->>NR1BEG3 INT_L_X30Y97/INT_L.SE6END3->>SS2BEG3 INT_L_X30Y98/INT_L.NR1END3->>IMUX_L15 INT_L_X30Y98/INT_L.NR1END3->>NN2BEG3 INT_L_X30Y98/INT_L.NR1END3->>WR1BEG_S0 INT_R_X29Y98/INT_R.SR1BEG_S0->>IMUX9 INT_R_X29Y98/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[2]_i_5_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_ER1BEG3 CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y101/CLBLL_L_DMUX CLBLM_L_X30Y100/CLBLM_ER1BEG3 CLBLM_L_X30Y100/CLBLM_IMUX31 CLBLM_L_X30Y100/CLBLM_M_C5 INT_L_X30Y100/ER1END3 INT_L_X30Y100/IMUX_L31 INT_L_X30Y101/ER1END_N3_3 INT_R_X29Y100/ER1BEG3 INT_R_X29Y100/SR1END2 INT_R_X29Y101/LOGIC_OUTS19 INT_R_X29Y101/SR1BEG2 VBRK_X73Y105/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y100/INT_L.ER1END3->>IMUX_L31 INT_R_X29Y100/INT_R.SR1END2->>ER1BEG3 INT_R_X29Y101/INT_R.LOGIC_OUTS19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[4]_i_4_n_6 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SS2A2 CLBLL_R_X25Y92/CLBLL_WW2END1 CLBLL_R_X25Y94/CLBLL_IMUX16 CLBLL_R_X25Y94/CLBLL_L_B3 CLBLL_R_X27Y92/CLBLL_IMUX12 CLBLL_R_X27Y92/CLBLL_IMUX28 CLBLL_R_X27Y92/CLBLL_LL_B6 CLBLL_R_X27Y92/CLBLL_LL_C4 CLBLL_R_X27Y92/CLBLL_NE4BEG2 CLBLL_R_X27Y92/CLBLL_WW2END1 CLBLL_R_X29Y102/CLBLL_EE2A2 CLBLL_R_X29Y92/CLBLL_WL1END1 CLBLL_R_X29Y98/CLBLL_IMUX5 CLBLL_R_X29Y98/CLBLL_L_A6 CLBLM_L_X26Y92/CLBLM_WW2END1 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y101/CLBLM_M_BMUX CLBLM_L_X28Y92/CLBLM_NE4BEG2 CLBLM_L_X28Y92/CLBLM_WW2END1 CLBLM_L_X30Y100/CLBLM_IMUX22 CLBLM_L_X30Y100/CLBLM_M_C3 CLBLM_L_X30Y102/CLBLM_EE2A2 CLBLM_L_X30Y92/CLBLM_WL1END1 CLBLM_L_X30Y98/CLBLM_IMUX18 CLBLM_L_X30Y98/CLBLM_M_B2 INT_L_X26Y92/WW2A1 INT_L_X28Y101/LOGIC_OUTS_L21 INT_L_X28Y101/NL1BEG2 INT_L_X28Y102/EE2BEG2 INT_L_X28Y102/NL1END2 INT_L_X28Y92/NE6A2 INT_L_X28Y92/WW2A1 INT_L_X28Y93/NE6B2 INT_L_X28Y94/NE6C2 INT_L_X28Y95/NE6D2 INT_L_X28Y96/NE6E2 INT_L_X30Y100/IMUX_L22 INT_L_X30Y100/SS2BEG2 INT_L_X30Y100/SS2END2 INT_L_X30Y101/SS2A2 INT_L_X30Y102/EE2END2 INT_L_X30Y102/SS2BEG2 INT_L_X30Y92/SS6END2 INT_L_X30Y92/WL1BEG1 INT_L_X30Y93/SS6E2 INT_L_X30Y94/SS6D2 INT_L_X30Y95/SS6C2 INT_L_X30Y96/SS6B2 INT_L_X30Y97/SS6A2 INT_L_X30Y98/FAN_ALT1 INT_L_X30Y98/FAN_BOUNCE1 INT_L_X30Y98/IMUX_L18 INT_L_X30Y98/SS2END2 INT_L_X30Y98/SS6BEG2 INT_L_X30Y99/SS2A2 INT_R_X25Y92/NL1BEG1 INT_R_X25Y92/WW2END1 INT_R_X25Y93/NL1BEG0 INT_R_X25Y93/NL1END1 INT_R_X25Y93/NL1END_S3_0 INT_R_X25Y94/IMUX16 INT_R_X25Y94/NL1END0 INT_R_X27Y92/IMUX12 INT_R_X27Y92/IMUX28 INT_R_X27Y92/NE6BEG2 INT_R_X27Y92/WW2BEG1 INT_R_X27Y92/WW2END1 INT_R_X29Y102/EE2A2 INT_R_X29Y92/WL1END1 INT_R_X29Y92/WW2BEG1 INT_R_X29Y96/NE6END2 INT_R_X29Y96/NN2BEG2 INT_R_X29Y97/NN2A2 INT_R_X29Y98/IMUX5 INT_R_X29Y98/NN2END2 VBRK_X73Y107/VBRK_EE2A2 VBRK_X73Y96/VBRK_WL1END1 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X28Y101/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y101/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X28Y102/INT_L.NL1END2->>EE2BEG2 INT_L_X30Y100/INT_L.SS2END2->>IMUX_L22 INT_L_X30Y100/INT_L.SS2END2->>SS2BEG2 INT_L_X30Y102/INT_L.EE2END2->>SS2BEG2 INT_L_X30Y92/INT_L.SS6END2->>WL1BEG1 INT_L_X30Y98/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y98/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X30Y98/INT_L.SS2END2->>FAN_ALT1 INT_L_X30Y98/INT_L.SS2END2->>SS6BEG2 INT_R_X25Y92/INT_R.WW2END1->>NL1BEG1 INT_R_X25Y93/INT_R.NL1END1->>NL1BEG0 INT_R_X25Y94/INT_R.NL1END0->>IMUX16 INT_R_X27Y92/INT_R.WW2END1->>IMUX12 INT_R_X27Y92/INT_R.WW2END1->>IMUX28 INT_R_X27Y92/INT_R.WW2END1->>NE6BEG2 INT_R_X27Y92/INT_R.WW2END1->>WW2BEG1 INT_R_X29Y92/INT_R.WL1END1->>WW2BEG1 INT_R_X29Y96/INT_R.NE6END2->>NN2BEG2 INT_R_X29Y98/INT_R.NN2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[2]_i_6_n_0 - 
wires: CLBLL_R_X29Y98/CLBLL_ER1BEG1 CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y98/CLBLL_L_A CLBLM_L_X30Y98/CLBLM_ER1BEG1 CLBLM_L_X30Y98/CLBLM_IMUX27 CLBLM_L_X30Y98/CLBLM_M_B4 INT_L_X30Y98/ER1END1 INT_L_X30Y98/IMUX_L27 INT_R_X29Y98/ER1BEG1 INT_R_X29Y98/LOGIC_OUTS8 VBRK_X73Y102/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X30Y98/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y98/INT_L.ER1END1->>IMUX_L27 INT_R_X29Y98/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_11_n_5 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS2END0 CLBLL_R_X29Y101/CLBLL_IMUX46 CLBLL_R_X29Y101/CLBLL_LL_CMUX CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y101/CLBLL_L_D5 CLBLL_R_X29Y98/CLBLL_IMUX3 CLBLL_R_X29Y98/CLBLL_L_A2 INT_R_X29Y100/SS2A0 INT_R_X29Y101/IMUX46 INT_R_X29Y101/LOGIC_OUTS22 INT_R_X29Y101/NL1BEG_N3 INT_R_X29Y101/SS2BEG0 INT_R_X29Y98/IMUX3 INT_R_X29Y98/SR1END1 INT_R_X29Y99/SR1BEG1 INT_R_X29Y99/SS2END0 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X29Y101/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_R_X29Y101/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X29Y101/INT_R.LOGIC_OUTS22->>SS2BEG0 INT_R_X29Y101/INT_R.NL1BEG_N3->>IMUX46 INT_R_X29Y98/INT_R.SR1END1->>IMUX3 INT_R_X29Y99/INT_R.SS2END0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[3]_i_1_n_0 - 
wires: CLBLL_R_X29Y95/CLBLL_BYP1 CLBLL_R_X29Y95/CLBLL_LL_AX CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y94/CLBLM_L_B INT_L_X28Y94/LOGIC_OUTS_L9 INT_L_X28Y94/NE2BEG1 INT_L_X28Y95/NE2A1 INT_R_X29Y95/BYP1 INT_R_X29Y95/BYP_ALT1 INT_R_X29Y95/NE2END1 
pips: CLBLL_R_X29Y95/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X28Y94/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y94/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X29Y95/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y95/INT_R.NE2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold2_reg_n_0_[3] - 
wires: CLBLL_R_X25Y94/CLBLL_IMUX5 CLBLL_R_X25Y94/CLBLL_IMUX7 CLBLL_R_X25Y94/CLBLL_LL_A1 CLBLL_R_X25Y94/CLBLL_L_A6 CLBLL_R_X25Y95/CLBLL_IMUX3 CLBLL_R_X25Y95/CLBLL_L_A2 CLBLL_R_X25Y95/CLBLL_WL1END1 CLBLL_R_X27Y94/CLBLL_EL1BEG1 CLBLL_R_X27Y94/CLBLL_IMUX20 CLBLL_R_X27Y94/CLBLL_L_C2 CLBLL_R_X27Y97/CLBLL_NE2A2 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y95/CLBLM_M_CQ CLBLM_L_X26Y95/CLBLM_WL1END1 CLBLM_L_X28Y94/CLBLM_EL1BEG1 CLBLM_L_X28Y94/CLBLM_IMUX26 CLBLM_L_X28Y94/CLBLM_L_B4 CLBLM_L_X28Y97/CLBLM_IMUX12 CLBLM_L_X28Y97/CLBLM_M_B6 CLBLM_L_X28Y97/CLBLM_NE2A2 INT_L_X26Y94/SE2A2 INT_L_X26Y95/LOGIC_OUTS_L6 INT_L_X26Y95/NE2BEG2 INT_L_X26Y95/SE2BEG2 INT_L_X26Y95/WL1BEG1 INT_L_X26Y96/NE2A2 INT_L_X28Y94/EL1END1 INT_L_X28Y94/IMUX_L26 INT_L_X28Y97/IMUX_L12 INT_L_X28Y97/NE2END2 INT_R_X25Y94/BYP_ALT3 INT_R_X25Y94/BYP_BOUNCE3 INT_R_X25Y94/IMUX5 INT_R_X25Y94/IMUX7 INT_R_X25Y94/SR1END2 INT_R_X25Y95/BYP_BOUNCE_N3_3 INT_R_X25Y95/IMUX3 INT_R_X25Y95/SR1BEG2 INT_R_X25Y95/WL1END1 INT_R_X27Y94/EL1BEG1 INT_R_X27Y94/IMUX20 INT_R_X27Y94/SE2END2 INT_R_X27Y96/NE2BEG2 INT_R_X27Y96/NE2END2 INT_R_X27Y97/NE2A2 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X26Y95/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X26Y95/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X26Y95/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X28Y94/INT_L.EL1END1->>IMUX_L26 INT_L_X28Y97/INT_L.NE2END2->>IMUX_L12 INT_R_X25Y94/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y94/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X25Y94/INT_R.SR1END2->>BYP_ALT3 INT_R_X25Y94/INT_R.SR1END2->>IMUX5 INT_R_X25Y95/INT_R.WL1END1->>IMUX3 INT_R_X25Y95/INT_R.WL1END1->>SR1BEG2 INT_R_X27Y94/INT_R.SE2END2->>EL1BEG1 INT_R_X27Y94/INT_R.SE2END2->>IMUX20 INT_R_X27Y96/INT_R.NE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pc[3]_i_2_n_0 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS6A3 CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y100/CLBLL_L_D CLBLM_L_X28Y94/CLBLM_IMUX14 CLBLM_L_X28Y94/CLBLM_L_B1 INT_L_X28Y94/IMUX_L14 INT_L_X28Y94/WL1END2 INT_R_X29Y100/LOGIC_OUTS11 INT_R_X29Y100/SS6BEG3 INT_R_X29Y94/SS6END3 INT_R_X29Y94/WL1BEG2 INT_R_X29Y95/SS6E3 INT_R_X29Y95/SS6END_N0_3 INT_R_X29Y96/SS6D3 INT_R_X29Y97/SS6C3 INT_R_X29Y98/SS6B3 INT_R_X29Y99/SS6A3 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X28Y94/INT_L.WL1END2->>IMUX_L14 INT_R_X29Y100/INT_R.LOGIC_OUTS11->>SS6BEG3 INT_R_X29Y94/INT_R.SS6END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[3] - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX37 CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y100/CLBLL_L_A CLBLL_R_X29Y100/CLBLL_L_AMUX CLBLL_R_X29Y100/CLBLL_L_D4 INT_R_X29Y100/IMUX37 INT_R_X29Y100/LOGIC_OUTS16 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X29Y100/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X29Y100/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[4]_i_4_n_5 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SS6B0 CLBLL_R_X29Y100/CLBLL_IMUX14 CLBLL_R_X29Y100/CLBLL_IMUX30 CLBLL_R_X29Y100/CLBLL_IMUX46 CLBLL_R_X29Y100/CLBLL_IMUX6 CLBLL_R_X29Y100/CLBLL_L_A1 CLBLL_R_X29Y100/CLBLL_L_B1 CLBLL_R_X29Y100/CLBLL_L_C5 CLBLL_R_X29Y100/CLBLL_L_D5 CLBLL_R_X29Y94/CLBLL_IMUX1 CLBLL_R_X29Y94/CLBLL_LL_A3 CLBLL_R_X29Y95/CLBLL_IMUX27 CLBLL_R_X29Y95/CLBLL_IMUX35 CLBLL_R_X29Y95/CLBLL_LL_B4 CLBLL_R_X29Y95/CLBLL_LL_C6 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y101/CLBLM_M_CMUX INT_L_X28Y100/EL1BEG3 INT_L_X28Y100/SS6A0 INT_L_X28Y101/EL1BEG_N3 INT_L_X28Y101/LOGIC_OUTS_L22 INT_L_X28Y101/SS6BEG0 INT_L_X28Y94/SE2A0 INT_L_X28Y95/ER1BEG1 INT_L_X28Y95/SE2BEG0 INT_L_X28Y95/SS6END0 INT_L_X28Y96/SS6E0 INT_L_X28Y97/SS6D0 INT_L_X28Y98/SS6C0 INT_L_X28Y99/SS6B0 INT_R_X29Y100/EL1END3 INT_R_X29Y100/IMUX14 INT_R_X29Y100/IMUX30 INT_R_X29Y100/IMUX46 INT_R_X29Y100/IMUX6 INT_R_X29Y94/IMUX1 INT_R_X29Y94/SE2END0 INT_R_X29Y95/ER1END1 INT_R_X29Y95/IMUX27 INT_R_X29Y95/IMUX35 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y101/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X28Y101/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_L_X28Y101/INT_L.LOGIC_OUTS_L22->>SS6BEG0 INT_L_X28Y95/INT_L.SS6END0->>ER1BEG1 INT_L_X28Y95/INT_L.SS6END0->>SE2BEG0 INT_R_X29Y100/INT_R.EL1END3->>IMUX14 INT_R_X29Y100/INT_R.EL1END3->>IMUX30 INT_R_X29Y100/INT_R.EL1END3->>IMUX46 INT_R_X29Y100/INT_R.EL1END3->>IMUX6 INT_R_X29Y94/INT_R.SE2END0->>IMUX1 INT_R_X29Y95/INT_R.ER1END1->>IMUX27 INT_R_X29Y95/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pc[3]_i_4_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX42 CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y100/CLBLL_L_B CLBLL_R_X29Y100/CLBLL_L_D6 INT_R_X29Y100/IMUX42 INT_R_X29Y100/LOGIC_OUTS9 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X29Y100/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_4_n_5 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS6A0 CLBLL_R_X29Y100/CLBLL_IMUX0 CLBLL_R_X29Y100/CLBLL_IMUX16 CLBLL_R_X29Y100/CLBLL_IMUX20 CLBLL_R_X29Y100/CLBLL_L_A3 CLBLL_R_X29Y100/CLBLL_L_B3 CLBLL_R_X29Y100/CLBLL_L_C2 CLBLL_R_X29Y95/CLBLL_IMUX32 CLBLL_R_X29Y95/CLBLL_LL_C1 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y101/CLBLM_L_CMUX INT_L_X28Y100/SE2A0 INT_L_X28Y101/LOGIC_OUTS_L18 INT_L_X28Y101/SE2BEG0 INT_R_X29Y100/BYP_ALT0 INT_R_X29Y100/BYP_BOUNCE0 INT_R_X29Y100/IMUX0 INT_R_X29Y100/IMUX16 INT_R_X29Y100/IMUX20 INT_R_X29Y100/SE2END0 INT_R_X29Y100/SS6BEG0 INT_R_X29Y94/NR1BEG0 INT_R_X29Y94/SS6END0 INT_R_X29Y95/IMUX32 INT_R_X29Y95/NR1END0 INT_R_X29Y95/SS6E0 INT_R_X29Y96/SS6D0 INT_R_X29Y97/SS6C0 INT_R_X29Y98/SS6B0 INT_R_X29Y99/SS6A0 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X28Y101/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y101/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_R_X29Y100/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y100/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X29Y100/INT_R.SE2END0->>BYP_ALT0 INT_R_X29Y100/INT_R.SE2END0->>IMUX0 INT_R_X29Y100/INT_R.SE2END0->>IMUX16 INT_R_X29Y100/INT_R.SE2END0->>SS6BEG0 INT_R_X29Y94/INT_R.SS6END0->>NR1BEG0 INT_R_X29Y95/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[3]_i_5_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX3 CLBLL_R_X29Y100/CLBLL_L_A2 CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y101/CLBLL_L_CMUX INT_R_X29Y100/IMUX3 INT_R_X29Y100/SR1END1 INT_R_X29Y101/LOGIC_OUTS18 INT_R_X29Y101/SR1BEG1 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X29Y101/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X29Y100/INT_R.SR1END1->>IMUX3 INT_R_X29Y101/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[3]_i_6_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX13 CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y100/CLBLL_L_B6 CLBLL_R_X29Y100/CLBLL_L_C INT_R_X29Y100/IMUX13 INT_R_X29Y100/LOGIC_OUTS10 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X29Y100/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_11_n_4 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX34 CLBLL_R_X29Y100/CLBLL_L_C6 CLBLL_R_X29Y101/CLBLL_IMUX21 CLBLL_R_X29Y101/CLBLL_LL_DMUX CLBLL_R_X29Y101/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y101/CLBLL_L_C4 INT_R_X29Y100/IMUX34 INT_R_X29Y100/SL1END1 INT_R_X29Y101/BYP_ALT5 INT_R_X29Y101/BYP_BOUNCE5 INT_R_X29Y101/IMUX21 INT_R_X29Y101/LOGIC_OUTS23 INT_R_X29Y101/SL1BEG1 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y101/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y101/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X29Y100/INT_R.SL1END1->>IMUX34 INT_R_X29Y101/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y101/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X29Y101/INT_R.LOGIC_OUTS23->>BYP_ALT5 INT_R_X29Y101/INT_R.LOGIC_OUTS23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[4]_i_1_n_0 - 
wires: CLBLL_R_X29Y95/CLBLL_BYP4 CLBLL_R_X29Y95/CLBLL_LL_A CLBLL_R_X29Y95/CLBLL_LL_BX CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS12 INT_L_X28Y94/ER1BEG1 INT_L_X28Y94/SW2END0 INT_R_X29Y94/ER1END1 INT_R_X29Y94/NR1BEG1 INT_R_X29Y94/SW2A0 INT_R_X29Y95/BYP4 INT_R_X29Y95/BYP_ALT4 INT_R_X29Y95/LOGIC_OUTS12 INT_R_X29Y95/NR1END1 INT_R_X29Y95/SW2BEG0 
pips: CLBLL_R_X29Y95/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y95/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X28Y94/INT_L.SW2END0->>ER1BEG1 INT_R_X29Y94/INT_R.ER1END1->>NR1BEG1 INT_R_X29Y95/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y95/INT_R.LOGIC_OUTS12->>SW2BEG0 INT_R_X29Y95/INT_R.NR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[4]_i_2_n_0 - 
wires: CLBLL_R_X29Y95/CLBLL_IMUX11 CLBLL_R_X29Y95/CLBLL_LL_A4 CLBLL_R_X29Y95/CLBLL_SW2A1 CLBLM_L_X30Y95/CLBLM_SW2A1 CLBLM_L_X30Y97/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y97/CLBLM_M_B INT_L_X30Y95/SW2A1 INT_L_X30Y96/SL1END1 INT_L_X30Y96/SW2BEG1 INT_L_X30Y97/LOGIC_OUTS_L13 INT_L_X30Y97/SL1BEG1 INT_R_X29Y95/IMUX11 INT_R_X29Y95/SW2END1 VBRK_X73Y99/VBRK_SW2A1 
pips: CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X30Y97/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X30Y96/INT_L.SL1END1->>SW2BEG1 INT_L_X30Y97/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_R_X29Y95/INT_R.SW2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[4]_i_11_n_0 - 
wires: CLBLL_R_X29Y97/CLBLL_SE2A1 CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y98/CLBLL_L_B CLBLM_L_X30Y97/CLBLM_IMUX2 CLBLM_L_X30Y97/CLBLM_M_A2 CLBLM_L_X30Y97/CLBLM_SE2A1 INT_L_X30Y97/IMUX_L2 INT_L_X30Y97/SE2END1 INT_R_X29Y97/SE2A1 INT_R_X29Y98/LOGIC_OUTS9 INT_R_X29Y98/SE2BEG1 VBRK_X73Y101/VBRK_SE2A1 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y97/INT_L.SE2END1->>IMUX_L2 INT_R_X29Y98/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[7]_i_6_n_7 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS2A2 CLBLL_R_X29Y102/CLBLL_LL_AMUX CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y103/CLBLL_IMUX25 CLBLL_R_X29Y103/CLBLL_L_B5 CLBLL_R_X29Y98/CLBLL_IMUX13 CLBLL_R_X29Y98/CLBLL_L_B6 INT_R_X29Y100/SS2BEG2 INT_R_X29Y100/SS2END2 INT_R_X29Y101/SS2A2 INT_R_X29Y102/LOGIC_OUTS20 INT_R_X29Y102/NL1BEG1 INT_R_X29Y102/SS2BEG2 INT_R_X29Y103/IMUX25 INT_R_X29Y103/NL1END1 INT_R_X29Y98/IMUX13 INT_R_X29Y98/SS2END2 INT_R_X29Y99/SS2A2 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X29Y100/INT_R.SS2END2->>SS2BEG2 INT_R_X29Y102/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y102/INT_R.LOGIC_OUTS20->>SS2BEG2 INT_R_X29Y103/INT_R.NL1END1->>IMUX25 INT_R_X29Y98/INT_R.SS2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg[2]_i_4_n_4 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SS2END1 CLBLL_R_X29Y101/CLBLL_EE2A1 CLBLL_R_X29Y98/CLBLL_IMUX19 CLBLL_R_X29Y98/CLBLL_L_B2 CLBLL_R_X29Y98/CLBLL_SW2A1 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y101/CLBLM_L_DMUX CLBLM_L_X28Y95/CLBLM_IMUX42 CLBLM_L_X28Y95/CLBLM_L_D6 CLBLM_L_X30Y101/CLBLM_EE2A1 CLBLM_L_X30Y101/CLBLM_IMUX18 CLBLM_L_X30Y101/CLBLM_M_B2 CLBLM_L_X30Y97/CLBLM_IMUX11 CLBLM_L_X30Y97/CLBLM_M_A4 CLBLM_L_X30Y98/CLBLM_SW2A1 INT_L_X28Y101/EE2BEG1 INT_L_X28Y101/LOGIC_OUTS_L19 INT_L_X28Y95/IMUX_L42 INT_L_X28Y95/SS2END1 INT_L_X28Y96/SS2A1 INT_L_X28Y97/SS2BEG1 INT_L_X28Y97/SW2END1 INT_L_X30Y100/SS2A1 INT_L_X30Y101/EE2END1 INT_L_X30Y101/IMUX_L18 INT_L_X30Y101/SS2BEG1 INT_L_X30Y97/IMUX_L11 INT_L_X30Y97/SS2END1 INT_L_X30Y98/SS2A1 INT_L_X30Y98/SW2A1 INT_L_X30Y99/SS2BEG1 INT_L_X30Y99/SS2END1 INT_L_X30Y99/SW2BEG1 INT_R_X29Y101/EE2A1 INT_R_X29Y97/SW2A1 INT_R_X29Y98/IMUX19 INT_R_X29Y98/SW2BEG1 INT_R_X29Y98/SW2END1 VBRK_X73Y102/VBRK_SW2A1 VBRK_X73Y106/VBRK_EE2A1 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X28Y101/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y101/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X28Y95/INT_L.SS2END1->>IMUX_L42 INT_L_X28Y97/INT_L.SW2END1->>SS2BEG1 INT_L_X30Y101/INT_L.EE2END1->>IMUX_L18 INT_L_X30Y101/INT_L.EE2END1->>SS2BEG1 INT_L_X30Y97/INT_L.SS2END1->>IMUX_L11 INT_L_X30Y99/INT_L.SS2END1->>SS2BEG1 INT_L_X30Y99/INT_L.SS2END1->>SW2BEG1 INT_R_X29Y98/INT_R.SW2END1->>IMUX19 INT_R_X29Y98/INT_R.SW2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc_reg[4]_i_4_n_4 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS2A1 CLBLL_R_X25Y95/CLBLL_IMUX33 CLBLL_R_X25Y95/CLBLL_L_C1 CLBLL_R_X25Y95/CLBLL_WW2END0 CLBLL_R_X27Y95/CLBLL_WL1END0 CLBLL_R_X29Y101/CLBLL_ER1BEG1 CLBLL_R_X29Y98/CLBLL_ER1BEG2 CLBLL_R_X29Y98/CLBLL_IMUX26 CLBLL_R_X29Y98/CLBLL_L_B4 CLBLM_L_X26Y95/CLBLM_WW2END0 CLBLM_L_X28Y101/CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y101/CLBLM_M_DMUX CLBLM_L_X28Y94/CLBLM_IMUX12 CLBLM_L_X28Y94/CLBLM_M_B6 CLBLM_L_X28Y95/CLBLM_IMUX12 CLBLM_L_X28Y95/CLBLM_M_B6 CLBLM_L_X28Y95/CLBLM_WL1END0 CLBLM_L_X30Y101/CLBLM_ER1BEG1 CLBLM_L_X30Y101/CLBLM_IMUX27 CLBLM_L_X30Y101/CLBLM_M_B4 CLBLM_L_X30Y97/CLBLM_IMUX12 CLBLM_L_X30Y97/CLBLM_IMUX4 CLBLM_L_X30Y97/CLBLM_M_A6 CLBLM_L_X30Y97/CLBLM_M_B6 CLBLM_L_X30Y98/CLBLM_ER1BEG2 INT_L_X26Y95/WW2A0 INT_L_X28Y100/SE2A1 INT_L_X28Y101/EL1BEG0 INT_L_X28Y101/LOGIC_OUTS_L23 INT_L_X28Y101/SE2BEG1 INT_L_X28Y94/IMUX_L12 INT_L_X28Y94/SW2END1 INT_L_X28Y95/IMUX_L12 INT_L_X28Y95/SW2END1 INT_L_X28Y95/WL1BEG0 INT_L_X30Y101/ER1END1 INT_L_X30Y101/IMUX_L27 INT_L_X30Y97/IMUX_L12 INT_L_X30Y97/IMUX_L4 INT_L_X30Y97/SL1END2 INT_L_X30Y98/ER1END2 INT_L_X30Y98/SL1BEG2 INT_R_X25Y95/IMUX33 INT_R_X25Y95/WW2END0 INT_R_X27Y95/WL1END0 INT_R_X27Y95/WW2BEG0 INT_R_X29Y100/EL1END_S3_0 INT_R_X29Y100/SE2END1 INT_R_X29Y100/SS2BEG1 INT_R_X29Y101/EL1END0 INT_R_X29Y101/ER1BEG1 INT_R_X29Y94/SW2A1 INT_R_X29Y95/SL1END1 INT_R_X29Y95/SW2A1 INT_R_X29Y95/SW2BEG1 INT_R_X29Y96/SL1BEG1 INT_R_X29Y96/SS2END1 INT_R_X29Y96/SW2BEG1 INT_R_X29Y97/SS2A1 INT_R_X29Y98/ER1BEG2 INT_R_X29Y98/IMUX26 INT_R_X29Y98/SS2BEG1 INT_R_X29Y98/SS2END1 INT_R_X29Y99/SS2A1 VBRK_X73Y102/VBRK_ER1BEG2 VBRK_X73Y106/VBRK_ER1BEG1 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X28Y101/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y101/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_L_X28Y101/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_L_X28Y94/INT_L.SW2END1->>IMUX_L12 INT_L_X28Y95/INT_L.SW2END1->>IMUX_L12 INT_L_X28Y95/INT_L.SW2END1->>WL1BEG0 INT_L_X30Y101/INT_L.ER1END1->>IMUX_L27 INT_L_X30Y97/INT_L.SL1END2->>IMUX_L12 INT_L_X30Y97/INT_L.SL1END2->>IMUX_L4 INT_L_X30Y98/INT_L.ER1END2->>SL1BEG2 INT_R_X25Y95/INT_R.WW2END0->>IMUX33 INT_R_X27Y95/INT_R.WL1END0->>WW2BEG0 INT_R_X29Y100/INT_R.SE2END1->>SS2BEG1 INT_R_X29Y101/INT_R.EL1END0->>ER1BEG1 INT_R_X29Y95/INT_R.SL1END1->>SW2BEG1 INT_R_X29Y96/INT_R.SS2END1->>SL1BEG1 INT_R_X29Y96/INT_R.SS2END1->>SW2BEG1 INT_R_X29Y98/INT_R.SS2END1->>ER1BEG2 INT_R_X29Y98/INT_R.SS2END1->>IMUX26 INT_R_X29Y98/INT_R.SS2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pc[4] - 
wires: BRKH_INT_X29Y99/BRKH_INT_SW6C1 CLBLL_R_X29Y101/CLBLL_SW4A1 CLBLL_R_X29Y97/CLBLL_EL1BEG1 CLBLM_L_X30Y101/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y101/CLBLM_M_B CLBLM_L_X30Y101/CLBLM_SW4A1 CLBLM_L_X30Y97/CLBLM_EL1BEG1 CLBLM_L_X30Y97/CLBLM_IMUX18 CLBLM_L_X30Y97/CLBLM_M_B2 INT_L_X28Y97/ER1BEG2 INT_L_X28Y97/SW6END1 INT_L_X30Y101/LOGIC_OUTS_L13 INT_L_X30Y101/SW6BEG1 INT_L_X30Y97/EL1END1 INT_L_X30Y97/IMUX_L18 INT_R_X29Y100/SW6B1 INT_R_X29Y101/SW6A1 INT_R_X29Y97/EL1BEG1 INT_R_X29Y97/ER1END2 INT_R_X29Y97/SW6E1 INT_R_X29Y98/SW6D1 INT_R_X29Y99/SW6C1 VBRK_X73Y101/VBRK_EL1BEG1 VBRK_X73Y106/VBRK_SW4A1 
pips: CLBLM_L_X30Y101/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y97/INT_L.SW6END1->>ER1BEG2 INT_L_X30Y101/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_L_X30Y97/INT_L.EL1END1->>IMUX_L18 INT_R_X29Y97/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[4]_i_5_n_0 - 
wires: CLBLM_L_X30Y97/CLBLM_IMUX24 CLBLM_L_X30Y97/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y97/CLBLM_M_A CLBLM_L_X30Y97/CLBLM_M_B5 INT_L_X30Y97/IMUX_L24 INT_L_X30Y97/LOGIC_OUTS_L12 
pips: CLBLM_L_X30Y97/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y97/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X30Y97/INT_L.LOGIC_OUTS_L12->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[4]_i_6_n_0 - 
wires: CLBLL_R_X29Y101/CLBLL_SE2A3 CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y103/CLBLL_L_BMUX CLBLM_L_X30Y101/CLBLM_IMUX15 CLBLM_L_X30Y101/CLBLM_M_B1 CLBLM_L_X30Y101/CLBLM_SE2A3 INT_L_X30Y101/IMUX_L15 INT_L_X30Y101/SE2END3 INT_R_X29Y101/SE2A3 INT_R_X29Y102/SE2BEG3 INT_R_X29Y102/SL1END3 INT_R_X29Y103/LOGIC_OUTS17 INT_R_X29Y103/SL1BEG3 VBRK_X73Y106/VBRK_SE2A3 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X30Y101/INT_L.SE2END3->>IMUX_L15 INT_R_X29Y102/INT_R.SL1END3->>SE2BEG3 INT_R_X29Y103/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[5]_i_1_n_0 - 
wires: CLBLL_R_X27Y98/CLBLL_IMUX10 CLBLL_R_X27Y98/CLBLL_L_A4 CLBLL_R_X27Y98/CLBLL_WR1END1 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y98/CLBLM_M_A CLBLM_L_X28Y98/CLBLM_WR1END1 INT_L_X28Y98/LOGIC_OUTS_L12 INT_L_X28Y98/WR1BEG1 INT_R_X27Y98/IMUX10 INT_R_X27Y98/WR1END1 
pips: CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X28Y98/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y98/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X27Y98/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold2_reg_n_0_[5] - 
wires: BRKH_INT_X24Y99/BRKH_INT_SW2A0 BRKH_INT_X25Y99/BRKH_INT_NW2BEG1 BRKH_INT_X26Y99/BRKH_INT_NE2BEG0 BRKH_INT_X27Y99/BRKH_INT_NE2END_S3_0 CLBLL_R_X21Y97/CLBLL_SW2A3 CLBLL_R_X21Y98/CLBLL_IMUX0 CLBLL_R_X21Y98/CLBLL_L_A3 CLBLL_R_X23Y99/CLBLL_SW2A0 CLBLL_R_X25Y99/CLBLL_WR1END1 CLBLL_R_X27Y100/CLBLL_IMUX8 CLBLL_R_X27Y100/CLBLL_LL_A5 CLBLL_R_X27Y99/CLBLL_EE2A0 CLBLM_L_X22Y97/CLBLM_SW2A3 CLBLM_L_X22Y98/CLBLM_IMUX7 CLBLM_L_X22Y98/CLBLM_M_A1 CLBLM_L_X24Y100/CLBLM_IMUX1 CLBLM_L_X24Y100/CLBLM_M_A3 CLBLM_L_X24Y99/CLBLM_SW2A0 CLBLM_L_X26Y96/CLBLM_IMUX41 CLBLM_L_X26Y96/CLBLM_L_D1 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y99/CLBLM_L_AQ CLBLM_L_X26Y99/CLBLM_WR1END1 CLBLM_L_X28Y98/CLBLM_IMUX1 CLBLM_L_X28Y98/CLBLM_M_A3 CLBLM_L_X28Y99/CLBLM_EE2A0 INT_L_X22Y97/SW2A3 INT_L_X22Y98/IMUX_L7 INT_L_X22Y98/SW2BEG3 INT_L_X22Y98/WL1END3 INT_L_X22Y99/WL1END_N1_3 INT_L_X24Y100/IMUX_L1 INT_L_X24Y100/NW2END1 INT_L_X24Y100/SW2BEG0 INT_L_X24Y99/SW2A0 INT_L_X26Y100/NE2A0 INT_L_X26Y96/IMUX_L41 INT_L_X26Y96/SS2END0 INT_L_X26Y97/SS2A0 INT_L_X26Y98/SL1END0 INT_L_X26Y98/SS2BEG0 INT_L_X26Y99/EE2BEG0 INT_L_X26Y99/LOGIC_OUTS_L0 INT_L_X26Y99/NE2BEG0 INT_L_X26Y99/SL1BEG0 INT_L_X26Y99/WR1BEG1 INT_L_X28Y98/IMUX_L1 INT_L_X28Y98/SL1END0 INT_L_X28Y99/EE2END0 INT_L_X28Y99/SL1BEG0 INT_R_X21Y97/SW2END3 INT_R_X21Y98/IMUX0 INT_R_X21Y98/SW2END_N0_3 INT_R_X23Y98/WL1BEG3 INT_R_X23Y99/SW2END0 INT_R_X23Y99/WL1BEG_N3 INT_R_X25Y100/NW2A1 INT_R_X25Y99/NW2BEG1 INT_R_X25Y99/WR1END1 INT_R_X27Y100/IMUX8 INT_R_X27Y100/NE2END0 INT_R_X27Y99/EE2A0 INT_R_X27Y99/NE2END_S3_0 VBRK_X60Y103/VBRK_SW2A0 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y99/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X22Y98/INT_L.WL1END3->>IMUX_L7 INT_L_X22Y98/INT_L.WL1END3->>SW2BEG3 INT_L_X24Y100/INT_L.NW2END1->>IMUX_L1 INT_L_X24Y100/INT_L.NW2END1->>SW2BEG0 INT_L_X26Y96/INT_L.SS2END0->>IMUX_L41 INT_L_X26Y98/INT_L.SL1END0->>SS2BEG0 INT_L_X26Y99/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X26Y99/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X26Y99/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X26Y99/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X28Y98/INT_L.SL1END0->>IMUX_L1 INT_L_X28Y99/INT_L.EE2END0->>SL1BEG0 INT_R_X21Y98/INT_R.SW2END_N0_3->>IMUX0 INT_R_X23Y99/INT_R.SW2END0->>WL1BEG_N3 INT_R_X25Y99/INT_R.WR1END1->>NW2BEG1 INT_R_X27Y100/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pc[5]_i_2_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SS6END2 CLBLL_R_X27Y105/CLBLL_SE2A2 CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y106/CLBLL_L_C CLBLM_L_X28Y105/CLBLM_SE2A2 CLBLM_L_X28Y98/CLBLM_IMUX7 CLBLM_L_X28Y98/CLBLM_M_A1 INT_L_X28Y100/SS6E2 INT_L_X28Y101/SS6D2 INT_L_X28Y102/SS6C2 INT_L_X28Y103/SS6B2 INT_L_X28Y104/SS6A2 INT_L_X28Y105/SE2END2 INT_L_X28Y105/SS6BEG2 INT_L_X28Y98/IMUX_L7 INT_L_X28Y98/SR1END3 INT_L_X28Y99/SR1BEG3 INT_L_X28Y99/SR1END_N3_3 INT_L_X28Y99/SS6END2 INT_R_X27Y105/SE2A2 INT_R_X27Y106/LOGIC_OUTS10 INT_R_X27Y106/SE2BEG2 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y105/INT_L.SE2END2->>SS6BEG2 INT_L_X28Y98/INT_L.SR1END3->>IMUX_L7 INT_L_X28Y99/INT_L.SS6END2->>SR1BEG3 INT_R_X27Y106/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[5] - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX20 CLBLL_R_X27Y106/CLBLL_L_C2 CLBLL_R_X27Y106/CLBLL_WL1END1 CLBLM_L_X28Y106/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y106/CLBLM_M_C CLBLM_L_X28Y106/CLBLM_WL1END1 INT_L_X28Y106/LOGIC_OUTS_L14 INT_L_X28Y106/WL1BEG1 INT_R_X27Y106/IMUX20 INT_R_X27Y106/WL1END1 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y106/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y106/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X27Y106/INT_R.WL1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_6_n_7 - 
wires: CLBLL_R_X27Y101/CLBLL_SW2A2 CLBLL_R_X27Y102/CLBLL_IMUX28 CLBLL_R_X27Y102/CLBLL_LL_C4 CLBLL_R_X27Y106/CLBLL_EE2A2 CLBLL_R_X27Y106/CLBLL_IMUX25 CLBLL_R_X27Y106/CLBLL_IMUX3 CLBLL_R_X27Y106/CLBLL_IMUX34 CLBLL_R_X27Y106/CLBLL_L_A2 CLBLL_R_X27Y106/CLBLL_L_B5 CLBLL_R_X27Y106/CLBLL_L_C6 CLBLM_L_X26Y102/CLBLM_IMUX6 CLBLM_L_X26Y102/CLBLM_L_A1 CLBLM_L_X26Y105/CLBLM_IMUX21 CLBLM_L_X26Y105/CLBLM_L_C4 CLBLM_L_X28Y101/CLBLM_SW2A2 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y102/CLBLM_M_AMUX CLBLM_L_X28Y106/CLBLM_EE2A2 CLBLM_L_X28Y106/CLBLM_IMUX28 CLBLM_L_X28Y106/CLBLM_M_C4 INT_L_X26Y102/IMUX_L6 INT_L_X26Y102/NL1BEG2 INT_L_X26Y102/NW2END3 INT_L_X26Y103/NL1END2 INT_L_X26Y103/NN2BEG2 INT_L_X26Y104/NN2A2 INT_L_X26Y105/IMUX_L21 INT_L_X26Y105/NN2END2 INT_L_X26Y105/NR1BEG2 INT_L_X26Y106/EE2BEG2 INT_L_X26Y106/EL1BEG1 INT_L_X26Y106/NR1END2 INT_L_X28Y101/SW2A2 INT_L_X28Y102/LOGIC_OUTS_L20 INT_L_X28Y102/SW2BEG2 INT_L_X28Y106/EE2END2 INT_L_X28Y106/IMUX_L28 INT_R_X27Y101/NL1BEG2 INT_R_X27Y101/NW2BEG3 INT_R_X27Y101/SW2END2 INT_R_X27Y102/IMUX28 INT_R_X27Y102/NL1END2 INT_R_X27Y102/NW2A3 INT_R_X27Y106/EE2A2 INT_R_X27Y106/EL1END1 INT_R_X27Y106/IMUX25 INT_R_X27Y106/IMUX3 INT_R_X27Y106/IMUX34 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X28Y102/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X26Y102/INT_L.NW2END3->>IMUX_L6 INT_L_X26Y102/INT_L.NW2END3->>NL1BEG2 INT_L_X26Y103/INT_L.NL1END2->>NN2BEG2 INT_L_X26Y105/INT_L.NN2END2->>IMUX_L21 INT_L_X26Y105/INT_L.NN2END2->>NR1BEG2 INT_L_X26Y106/INT_L.NR1END2->>EE2BEG2 INT_L_X26Y106/INT_L.NR1END2->>EL1BEG1 INT_L_X28Y102/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_L_X28Y106/INT_L.EE2END2->>IMUX_L28 INT_R_X27Y101/INT_R.SW2END2->>NL1BEG2 INT_R_X27Y101/INT_R.SW2END2->>NW2BEG3 INT_R_X27Y102/INT_R.NL1END2->>IMUX28 INT_R_X27Y106/INT_R.EL1END1->>IMUX25 INT_R_X27Y106/INT_R.EL1END1->>IMUX3 INT_R_X27Y106/INT_R.EL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pc[5]_i_4_n_0 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX21 CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y106/CLBLL_L_A CLBLL_R_X27Y106/CLBLL_L_AMUX CLBLL_R_X27Y106/CLBLL_L_C4 INT_R_X27Y106/IMUX21 INT_R_X27Y106/LOGIC_OUTS16 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X27Y106/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X27Y106/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_4_n_7 - 
wires: CLBLL_R_X27Y102/CLBLL_IMUX29 CLBLL_R_X27Y102/CLBLL_LL_C2 CLBLL_R_X27Y102/CLBLL_WR1END3 CLBLL_R_X27Y105/CLBLL_SW2A3 CLBLL_R_X27Y106/CLBLL_ER1BEG0 CLBLL_R_X27Y106/CLBLL_IMUX14 CLBLL_R_X27Y106/CLBLL_IMUX6 CLBLL_R_X27Y106/CLBLL_L_A1 CLBLL_R_X27Y106/CLBLL_L_B1 CLBLL_R_X27Y106/CLBLL_WL1END2 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y102/CLBLM_L_AMUX CLBLM_L_X28Y102/CLBLM_WR1END3 CLBLM_L_X28Y105/CLBLM_SW2A3 CLBLM_L_X28Y106/CLBLM_ER1BEG0 CLBLM_L_X28Y106/CLBLM_IMUX32 CLBLM_L_X28Y106/CLBLM_M_C1 CLBLM_L_X28Y106/CLBLM_WL1END2 INT_L_X28Y102/LOGIC_OUTS_L16 INT_L_X28Y102/NN6BEG2 INT_L_X28Y102/WR1BEG3 INT_L_X28Y103/NN6A2 INT_L_X28Y104/NN6B2 INT_L_X28Y105/NN6C2 INT_L_X28Y105/SW2A3 INT_L_X28Y106/ER1END0 INT_L_X28Y106/IMUX_L32 INT_L_X28Y106/NN6D2 INT_L_X28Y106/SR1END3 INT_L_X28Y106/SW2BEG3 INT_L_X28Y106/WL1BEG2 INT_L_X28Y107/NN6E2 INT_L_X28Y107/SR1BEG3 INT_L_X28Y107/SR1END2 INT_L_X28Y107/SR1END_N3_3 INT_L_X28Y108/NN6END2 INT_L_X28Y108/SR1BEG2 INT_R_X27Y102/IMUX29 INT_R_X27Y102/WR1END3 INT_R_X27Y105/ER1BEG_S0 INT_R_X27Y105/SW2END3 INT_R_X27Y106/ER1BEG0 INT_R_X27Y106/IMUX14 INT_R_X27Y106/IMUX6 INT_R_X27Y106/SW2END_N0_3 INT_R_X27Y106/WL1END2 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X28Y102/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X28Y102/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X28Y102/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_L_X28Y106/INT_L.ER1END0->>IMUX_L32 INT_L_X28Y106/INT_L.SR1END3->>SW2BEG3 INT_L_X28Y106/INT_L.SR1END3->>WL1BEG2 INT_L_X28Y107/INT_L.SR1END2->>SR1BEG3 INT_L_X28Y108/INT_L.NN6END2->>SR1BEG2 INT_R_X27Y102/INT_R.WR1END3->>IMUX29 INT_R_X27Y105/INT_R.SW2END3->>ER1BEG_S0 INT_R_X27Y106/INT_R.WL1END2->>IMUX14 INT_R_X27Y106/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[5]_i_5_n_0 - 
wires: CLBLM_L_X28Y105/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y105/CLBLM_M_AMUX CLBLM_L_X28Y106/CLBLM_IMUX29 CLBLM_L_X28Y106/CLBLM_M_C2 INT_L_X28Y105/LOGIC_OUTS_L20 INT_L_X28Y105/NR1BEG2 INT_L_X28Y106/IMUX_L29 INT_L_X28Y106/NR1END2 
pips: CLBLM_L_X28Y105/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y106/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X28Y105/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X28Y106/INT_L.NR1END2->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[5]_i_6_n_0 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX10 CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y106/CLBLL_L_A4 CLBLL_R_X27Y106/CLBLL_L_B INT_R_X27Y106/IMUX10 INT_R_X27Y106/LOGIC_OUTS9 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y106/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[7]_i_6_n_6 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX16 CLBLL_R_X27Y106/CLBLL_L_B3 CLBLL_R_X27Y106/CLBLL_NW2A0 CLBLL_R_X29Y102/CLBLL_LL_BMUX CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS21 CLBLM_L_X28Y105/CLBLM_IMUX1 CLBLM_L_X28Y105/CLBLM_M_A3 CLBLM_L_X28Y106/CLBLM_NW2A0 INT_L_X28Y104/WR1END_S1_0 INT_L_X28Y105/IMUX_L1 INT_L_X28Y105/NW2BEG0 INT_L_X28Y105/WR1END0 INT_L_X28Y106/NW2A0 INT_R_X27Y105/NW2END_S0_0 INT_R_X27Y106/IMUX16 INT_R_X27Y106/NW2END0 INT_R_X29Y102/LOGIC_OUTS21 INT_R_X29Y102/NN2BEG3 INT_R_X29Y103/NN2A3 INT_R_X29Y104/NN2END3 INT_R_X29Y104/WR1BEG_S0 INT_R_X29Y105/WR1BEG0 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y102/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X28Y105/INT_L.WR1END0->>IMUX_L1 INT_L_X28Y105/INT_L.WR1END0->>NW2BEG0 INT_R_X27Y106/INT_R.NW2END0->>IMUX16 INT_R_X29Y102/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X29Y104/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN2A0 BRKH_INT_X26Y99/BRKH_INT_NN2END_S2_0 BRKH_INT_X29Y99/BRKH_INT_SW6B0 CLBLL_R_X21Y98/CLBLL_IMUX30 CLBLL_R_X21Y98/CLBLL_IMUX4 CLBLL_R_X21Y98/CLBLL_LL_A6 CLBLL_R_X21Y98/CLBLL_L_C5 CLBLL_R_X21Y98/CLBLL_WW2A2 CLBLL_R_X23Y94/CLBLL_NW4A3 CLBLL_R_X25Y94/CLBLL_WW2A2 CLBLL_R_X27Y100/CLBLL_EE2A0 CLBLL_R_X27Y95/CLBLL_WW2A1 CLBLL_R_X29Y100/CLBLL_EE2A0 CLBLL_R_X29Y100/CLBLL_SW4A0 CLBLM_L_X20Y98/CLBLM_IMUX2 CLBLM_L_X20Y98/CLBLM_M_A2 CLBLM_L_X22Y98/CLBLM_WW2A2 CLBLM_L_X24Y94/CLBLM_IMUX37 CLBLM_L_X24Y94/CLBLM_L_D4 CLBLM_L_X24Y94/CLBLM_NW4A3 CLBLM_L_X26Y94/CLBLM_IMUX21 CLBLM_L_X26Y94/CLBLM_L_C4 CLBLM_L_X26Y94/CLBLM_WW2A2 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y98/CLBLM_M_AQ CLBLM_L_X28Y100/CLBLM_EE2A0 CLBLM_L_X28Y100/CLBLM_IMUX1 CLBLM_L_X28Y100/CLBLM_M_A3 CLBLM_L_X28Y95/CLBLM_IMUX19 CLBLM_L_X28Y95/CLBLM_L_B2 CLBLM_L_X28Y95/CLBLM_WW2A1 CLBLM_L_X30Y100/CLBLM_EE2A0 CLBLM_L_X30Y100/CLBLM_SW4A0 CLBLM_L_X30Y101/CLBLM_IMUX5 CLBLM_L_X30Y101/CLBLM_L_A6 INT_L_X20Y98/ER1BEG3 INT_L_X20Y98/FAN_ALT1 INT_L_X20Y98/FAN_BOUNCE1 INT_L_X20Y98/IMUX_L2 INT_L_X20Y98/WW2END2 INT_L_X22Y98/NW6END3 INT_L_X22Y98/WW2BEG2 INT_L_X24Y94/IMUX_L37 INT_L_X24Y94/NW6BEG3 INT_L_X24Y94/WW2END2 INT_L_X26Y100/EE2BEG0 INT_L_X26Y100/NN2END0 INT_L_X26Y94/IMUX_L21 INT_L_X26Y94/SR1END2 INT_L_X26Y94/WW2BEG2 INT_L_X26Y95/SR1BEG2 INT_L_X26Y95/WW2END1 INT_L_X26Y98/LOGIC_OUTS_L4 INT_L_X26Y98/NN2BEG0 INT_L_X26Y99/NN2A0 INT_L_X26Y99/NN2END_S2_0 INT_L_X28Y100/EE2BEG0 INT_L_X28Y100/EE2END0 INT_L_X28Y100/IMUX_L1 INT_L_X28Y95/IMUX_L19 INT_L_X28Y95/SR1END1 INT_L_X28Y95/WW2BEG1 INT_L_X28Y96/SR1BEG1 INT_L_X28Y96/SW6END0 INT_L_X30Y100/EE2END0 INT_L_X30Y100/NR1BEG0 INT_L_X30Y100/SW6BEG0 INT_L_X30Y101/BYP_ALT1 INT_L_X30Y101/BYP_BOUNCE1 INT_L_X30Y101/IMUX_L5 INT_L_X30Y101/NR1END0 INT_R_X21Y98/ER1END3 INT_R_X21Y98/FAN_BOUNCE_S3_0 INT_R_X21Y98/IMUX30 INT_R_X21Y98/IMUX4 INT_R_X21Y98/WW2A2 INT_R_X21Y99/ER1END_N3_3 INT_R_X21Y99/FAN_ALT0 INT_R_X21Y99/FAN_BOUNCE0 INT_R_X23Y94/NW6A3 INT_R_X23Y95/NW6B3 INT_R_X23Y96/NW6C3 INT_R_X23Y97/NW6D3 INT_R_X23Y98/NW6E3 INT_R_X25Y94/WW2A2 INT_R_X27Y100/EE2A0 INT_R_X27Y95/WW2A1 INT_R_X29Y100/EE2A0 INT_R_X29Y100/SW6A0 INT_R_X29Y96/SW6E0 INT_R_X29Y97/SW6D0 INT_R_X29Y98/SW6C0 INT_R_X29Y99/SW6B0 VBRK_X60Y98/VBRK_NW4A3 VBRK_X73Y105/VBRK_EE2A0 VBRK_X73Y105/VBRK_SW4A0 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y98/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X20Y98/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y98/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X20Y98/INT_L.WW2END2->>ER1BEG3 INT_L_X20Y98/INT_L.WW2END2->>FAN_ALT1 INT_L_X22Y98/INT_L.NW6END3->>WW2BEG2 INT_L_X24Y94/INT_L.WW2END2->>IMUX_L37 INT_L_X24Y94/INT_L.WW2END2->>NW6BEG3 INT_L_X26Y100/INT_L.NN2END0->>EE2BEG0 INT_L_X26Y94/INT_L.SR1END2->>IMUX_L21 INT_L_X26Y94/INT_L.SR1END2->>WW2BEG2 INT_L_X26Y95/INT_L.WW2END1->>SR1BEG2 INT_L_X26Y98/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X28Y100/INT_L.EE2END0->>EE2BEG0 INT_L_X28Y100/INT_L.EE2END0->>IMUX_L1 INT_L_X28Y95/INT_L.SR1END1->>IMUX_L19 INT_L_X28Y95/INT_L.SR1END1->>WW2BEG1 INT_L_X28Y96/INT_L.SW6END0->>SR1BEG1 INT_L_X30Y100/INT_L.EE2END0->>NR1BEG0 INT_L_X30Y100/INT_L.EE2END0->>SW6BEG0 INT_L_X30Y101/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y101/INT_L.BYP_BOUNCE1->>IMUX_L5 INT_L_X30Y101/INT_L.NR1END0->>BYP_ALT1 INT_R_X21Y98/INT_R.ER1END3->>IMUX30 INT_R_X21Y98/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X21Y99/INT_R.ER1END_N3_3->>FAN_ALT0 INT_R_X21Y99/INT_R.FAN_ALT0->>FAN_BOUNCE0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

pc[6]_i_2_n_0 - 
wires: CLBLM_L_X30Y101/CLBLM_IMUX3 CLBLM_L_X30Y101/CLBLM_L_A2 CLBLM_L_X30Y102/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y102/CLBLM_L_B INT_L_X30Y101/IMUX_L3 INT_L_X30Y101/SL1END1 INT_L_X30Y102/LOGIC_OUTS_L9 INT_L_X30Y102/SL1BEG1 
pips: CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y102/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y101/INT_L.SL1END1->>IMUX_L3 INT_L_X30Y102/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[6]_i_3_n_0 - 
wires: CLBLM_L_X30Y101/CLBLM_IMUX6 CLBLM_L_X30Y101/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y101/CLBLM_L_A1 CLBLM_L_X30Y101/CLBLM_L_B CLBLM_L_X30Y101/CLBLM_L_BMUX INT_L_X30Y101/IMUX_L6 INT_L_X30Y101/LOGIC_OUTS_L17 
pips: CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y101/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X30Y101/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y101/INT_L.LOGIC_OUTS_L17->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_4_n_6 - 
wires: CLBLL_R_X29Y101/CLBLL_SE2A2 CLBLL_R_X29Y102/CLBLL_EE2A3 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y102/CLBLM_L_BMUX CLBLM_L_X30Y101/CLBLM_IMUX20 CLBLM_L_X30Y101/CLBLM_IMUX25 CLBLM_L_X30Y101/CLBLM_L_B5 CLBLM_L_X30Y101/CLBLM_L_C2 CLBLM_L_X30Y101/CLBLM_SE2A2 CLBLM_L_X30Y102/CLBLM_EE2A3 CLBLM_L_X30Y102/CLBLM_IMUX14 CLBLM_L_X30Y102/CLBLM_IMUX30 CLBLM_L_X30Y102/CLBLM_L_B1 CLBLM_L_X30Y102/CLBLM_L_C5 INT_L_X28Y102/EE2BEG3 INT_L_X28Y102/EL1BEG2 INT_L_X28Y102/LOGIC_OUTS_L17 INT_L_X30Y101/FAN_ALT5 INT_L_X30Y101/FAN_BOUNCE5 INT_L_X30Y101/IMUX_L20 INT_L_X30Y101/IMUX_L25 INT_L_X30Y101/SE2END2 INT_L_X30Y102/EE2END3 INT_L_X30Y102/IMUX_L14 INT_L_X30Y102/IMUX_L30 INT_R_X29Y101/SE2A2 INT_R_X29Y102/EE2A3 INT_R_X29Y102/EL1END2 INT_R_X29Y102/SE2BEG2 VBRK_X73Y106/VBRK_SE2A2 VBRK_X73Y107/VBRK_EE2A3 
pips: CLBLM_L_X28Y102/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X28Y102/INT_L.LOGIC_OUTS_L17->>EE2BEG3 INT_L_X28Y102/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X30Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y101/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X30Y101/INT_L.SE2END2->>FAN_ALT5 INT_L_X30Y101/INT_L.SE2END2->>IMUX_L20 INT_L_X30Y102/INT_L.EE2END3->>IMUX_L14 INT_L_X30Y102/INT_L.EE2END3->>IMUX_L30 INT_R_X29Y102/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[6]_i_4_n_0 - 
wires: CLBLM_L_X30Y102/CLBLM_IMUX13 CLBLM_L_X30Y102/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y102/CLBLM_L_AMUX CLBLM_L_X30Y102/CLBLM_L_B6 INT_L_X30Y102/IMUX_L13 INT_L_X30Y102/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y102/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y102/INT_L.LOGIC_OUTS_L16->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_6_n_6 - 
wires: CLBLL_R_X27Y102/CLBLL_WW2A3 CLBLL_R_X29Y102/CLBLL_SE2A3 CLBLM_L_X26Y101/CLBLM_IMUX11 CLBLM_L_X26Y101/CLBLM_M_A4 CLBLM_L_X26Y102/CLBLM_IMUX26 CLBLM_L_X26Y102/CLBLM_IMUX40 CLBLM_L_X26Y102/CLBLM_L_B4 CLBLM_L_X26Y102/CLBLM_M_D1 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y102/CLBLM_M_BMUX CLBLM_L_X28Y102/CLBLM_WW2A3 CLBLM_L_X30Y101/CLBLM_IMUX16 CLBLM_L_X30Y101/CLBLM_IMUX23 CLBLM_L_X30Y101/CLBLM_L_B3 CLBLM_L_X30Y101/CLBLM_L_C3 CLBLM_L_X30Y102/CLBLM_IMUX19 CLBLM_L_X30Y102/CLBLM_L_B2 CLBLM_L_X30Y102/CLBLM_SE2A3 INT_L_X26Y101/FAN_BOUNCE_S3_2 INT_L_X26Y101/IMUX_L11 INT_L_X26Y101/SR1END1 INT_L_X26Y102/FAN_ALT2 INT_L_X26Y102/FAN_BOUNCE2 INT_L_X26Y102/IMUX_L26 INT_L_X26Y102/IMUX_L40 INT_L_X26Y102/SR1BEG1 INT_L_X26Y102/SR1BEG_S0 INT_L_X26Y102/WW2END3 INT_L_X26Y103/WW2END_N0_3 INT_L_X28Y102/LOGIC_OUTS_L21 INT_L_X28Y102/NE2BEG3 INT_L_X28Y102/WW2BEG3 INT_L_X28Y103/NE2A3 INT_L_X30Y100/NR1BEG3 INT_L_X30Y100/SS2END3 INT_L_X30Y101/IMUX_L16 INT_L_X30Y101/IMUX_L23 INT_L_X30Y101/NR1END3 INT_L_X30Y101/SS2A3 INT_L_X30Y101/SS2END_N0_3 INT_L_X30Y102/FAN_ALT3 INT_L_X30Y102/FAN_BOUNCE3 INT_L_X30Y102/IMUX_L19 INT_L_X30Y102/SE2END3 INT_L_X30Y102/SS2BEG3 INT_R_X27Y102/WW2A3 INT_R_X29Y102/SE2A3 INT_R_X29Y103/NE2END3 INT_R_X29Y103/SE2BEG3 VBRK_X73Y107/VBRK_SE2A3 
pips: CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y102/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X26Y101/INT_L.SR1END1->>IMUX_L11 INT_L_X26Y102/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y102/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X26Y102/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X26Y102/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X26Y102/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X26Y102/INT_L.WW2END3->>SR1BEG_S0 INT_L_X28Y102/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_L_X28Y102/INT_L.LOGIC_OUTS_L21->>WW2BEG3 INT_L_X30Y100/INT_L.SS2END3->>NR1BEG3 INT_L_X30Y101/INT_L.NR1END3->>IMUX_L23 INT_L_X30Y101/INT_L.SS2END_N0_3->>IMUX_L16 INT_L_X30Y102/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y102/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X30Y102/INT_L.SE2END3->>FAN_ALT3 INT_L_X30Y102/INT_L.SE2END3->>SS2BEG3 INT_R_X29Y103/INT_R.NE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[6]_i_5_n_0 - 
wires: CLBLM_L_X30Y101/CLBLM_IMUX13 CLBLM_L_X30Y101/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y101/CLBLM_L_B6 CLBLM_L_X30Y101/CLBLM_L_C INT_L_X30Y101/IMUX_L13 INT_L_X30Y101/LOGIC_OUTS_L10 
pips: CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y101/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y101/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[7]_i_6_n_5 - 
wires: CLBLL_R_X29Y102/CLBLL_ER1BEG1 CLBLL_R_X29Y102/CLBLL_LL_CMUX CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y101/CLBLM_IMUX34 CLBLM_L_X30Y101/CLBLM_L_C6 CLBLM_L_X30Y102/CLBLM_ER1BEG1 CLBLM_L_X30Y102/CLBLM_IMUX3 CLBLM_L_X30Y102/CLBLM_L_A2 INT_L_X30Y100/NR1BEG1 INT_L_X30Y100/SS2END1 INT_L_X30Y101/IMUX_L34 INT_L_X30Y101/NR1END1 INT_L_X30Y101/SS2A1 INT_L_X30Y102/ER1END1 INT_L_X30Y102/IMUX_L3 INT_L_X30Y102/SS2BEG1 INT_R_X29Y102/ER1BEG1 INT_R_X29Y102/LOGIC_OUTS22 VBRK_X73Y107/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X30Y101/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X30Y100/INT_L.SS2END1->>NR1BEG1 INT_L_X30Y101/INT_L.NR1END1->>IMUX_L34 INT_L_X30Y102/INT_L.ER1END1->>IMUX_L3 INT_L_X30Y102/INT_L.ER1END1->>SS2BEG1 INT_R_X29Y102/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold2_reg_n_0_[7] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN6D3 BRKH_INT_X30Y99/BRKH_INT_NW2BEG3 CLBLL_R_X21Y94/CLBLL_SE2A3 CLBLL_R_X21Y95/CLBLL_SW2A3 CLBLL_R_X21Y98/CLBLL_NW2A0 CLBLL_R_X23Y94/CLBLL_EE4A3 CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y97/CLBLL_L_AQ CLBLL_R_X25Y94/CLBLL_EE4C3 CLBLL_R_X27Y95/CLBLL_EE2A3 CLBLL_R_X29Y100/CLBLL_IMUX2 CLBLL_R_X29Y100/CLBLL_LL_A2 CLBLL_R_X29Y100/CLBLL_NW2A3 CLBLL_R_X29Y96/CLBLL_IMUX18 CLBLL_R_X29Y96/CLBLL_LL_B2 CLBLL_R_X29Y99/CLBLL_NE4C3 CLBLM_L_X20Y97/CLBLM_IMUX0 CLBLM_L_X20Y97/CLBLM_L_A3 CLBLM_L_X20Y98/CLBLM_IMUX19 CLBLM_L_X20Y98/CLBLM_L_B2 CLBLM_L_X22Y94/CLBLM_IMUX46 CLBLM_L_X22Y94/CLBLM_L_D5 CLBLM_L_X22Y94/CLBLM_SE2A3 CLBLM_L_X22Y95/CLBLM_SW2A3 CLBLM_L_X22Y97/CLBLM_IMUX22 CLBLM_L_X22Y97/CLBLM_M_C3 CLBLM_L_X22Y98/CLBLM_NW2A0 CLBLM_L_X24Y94/CLBLM_EE4A3 CLBLM_L_X26Y94/CLBLM_EE4C3 CLBLM_L_X26Y95/CLBLM_IMUX46 CLBLM_L_X26Y95/CLBLM_L_D5 CLBLM_L_X28Y100/CLBLM_IMUX15 CLBLM_L_X28Y100/CLBLM_M_B1 CLBLM_L_X28Y95/CLBLM_EE2A3 CLBLM_L_X30Y100/CLBLM_NW2A3 CLBLM_L_X30Y99/CLBLM_NE4C3 INT_L_X20Y96/NW2END_S0_0 INT_L_X20Y97/IMUX_L0 INT_L_X20Y97/NL1BEG2 INT_L_X20Y97/NW2END0 INT_L_X20Y97/WL1END2 INT_L_X20Y98/IMUX_L19 INT_L_X20Y98/NL1END2 INT_L_X22Y94/EE4BEG3 INT_L_X22Y94/IMUX_L46 INT_L_X22Y94/SE2END3 INT_L_X22Y95/SW2A3 INT_L_X22Y96/SW2BEG3 INT_L_X22Y96/WL1END3 INT_L_X22Y97/IMUX_L22 INT_L_X22Y97/NL1BEG_N3 INT_L_X22Y97/NW2BEG0 INT_L_X22Y97/WL1END_N1_3 INT_L_X22Y98/NW2A0 INT_L_X24Y94/EE4B3 INT_L_X26Y94/EE4END3 INT_L_X26Y94/NR1BEG3 INT_L_X26Y95/EE2BEG3 INT_L_X26Y95/IMUX_L46 INT_L_X26Y95/NR1END3 INT_L_X28Y100/IMUX_L15 INT_L_X28Y100/NN6E3 INT_L_X28Y100/SR1END3 INT_L_X28Y101/NN6END3 INT_L_X28Y101/SR1BEG3 INT_L_X28Y101/SR1END_N3_3 INT_L_X28Y95/EE2END3 INT_L_X28Y95/ER1BEG_S0 INT_L_X28Y95/NE6BEG3 INT_L_X28Y95/NN6BEG3 INT_L_X28Y96/ER1BEG0 INT_L_X28Y96/NN6A3 INT_L_X28Y97/NN6B3 INT_L_X28Y98/NN6C3 INT_L_X28Y99/NN6D3 INT_L_X30Y100/NW2A3 INT_L_X30Y99/NE6END3 INT_L_X30Y99/NW2BEG3 INT_R_X21Y94/SE2A3 INT_R_X21Y95/SE2BEG3 INT_R_X21Y95/SW2END3 INT_R_X21Y96/NW2BEG0 INT_R_X21Y96/SW2END_N0_3 INT_R_X21Y97/NW2A0 INT_R_X21Y97/NW2END_S0_0 INT_R_X21Y97/WL1BEG2 INT_R_X21Y98/NW2END0 INT_R_X23Y94/EE4A3 INT_R_X23Y96/WL1BEG3 INT_R_X23Y97/LOGIC_OUTS0 INT_R_X23Y97/WL1BEG_N3 INT_R_X25Y94/EE4C3 INT_R_X27Y95/EE2A3 INT_R_X29Y100/FAN_ALT1 INT_R_X29Y100/FAN_BOUNCE1 INT_R_X29Y100/IMUX2 INT_R_X29Y100/NW2END3 INT_R_X29Y95/NE6A3 INT_R_X29Y96/ER1END0 INT_R_X29Y96/IMUX18 INT_R_X29Y96/NE6B3 INT_R_X29Y97/NE6C3 INT_R_X29Y98/NE6D3 INT_R_X29Y99/NE6E3 VBRK_X60Y98/VBRK_EE4A3 VBRK_X73Y103/VBRK_NE4C3 VBRK_X73Y105/VBRK_NW2A3 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X20Y97/INT_L.NW2END0->>IMUX_L0 INT_L_X20Y97/INT_L.WL1END2->>NL1BEG2 INT_L_X20Y98/INT_L.NL1END2->>IMUX_L19 INT_L_X22Y94/INT_L.SE2END3->>EE4BEG3 INT_L_X22Y94/INT_L.SE2END3->>IMUX_L46 INT_L_X22Y96/INT_L.WL1END3->>SW2BEG3 INT_L_X22Y97/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X22Y97/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y97/INT_L.WL1END_N1_3->>NW2BEG0 INT_L_X26Y94/INT_L.EE4END3->>NR1BEG3 INT_L_X26Y95/INT_L.NR1END3->>EE2BEG3 INT_L_X26Y95/INT_L.NR1END3->>IMUX_L46 INT_L_X28Y100/INT_L.SR1END3->>IMUX_L15 INT_L_X28Y101/INT_L.NN6END3->>SR1BEG3 INT_L_X28Y95/INT_L.EE2END3->>ER1BEG_S0 INT_L_X28Y95/INT_L.EE2END3->>NE6BEG3 INT_L_X28Y95/INT_L.EE2END3->>NN6BEG3 INT_L_X30Y99/INT_L.NE6END3->>NW2BEG3 INT_R_X21Y95/INT_R.SW2END3->>SE2BEG3 INT_R_X21Y96/INT_R.SW2END_N0_3->>NW2BEG0 INT_R_X21Y97/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X23Y97/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X29Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y100/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X29Y100/INT_R.NW2END3->>FAN_ALT1 INT_R_X29Y96/INT_R.ER1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

pc[7]_i_2_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX11 CLBLL_R_X29Y100/CLBLL_LL_A4 CLBLL_R_X29Y100/CLBLL_LL_B CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS13 INT_R_X29Y100/IMUX11 INT_R_X29Y100/LOGIC_OUTS13 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y100/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[7]_i_3_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX4 CLBLL_R_X29Y100/CLBLL_LL_A6 CLBLL_R_X29Y100/CLBLL_LL_C CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS14 INT_R_X29Y100/IMUX4 INT_R_X29Y100/LOGIC_OUTS14 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X29Y100/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_4_n_5 - 
wires: BRKH_INT_X29Y99/BRKH_INT_SS2END2 CLBLL_R_X29Y100/CLBLL_IMUX12 CLBLL_R_X29Y100/CLBLL_IMUX28 CLBLL_R_X29Y100/CLBLL_IMUX45 CLBLL_R_X29Y100/CLBLL_LL_B6 CLBLL_R_X29Y100/CLBLL_LL_C4 CLBLL_R_X29Y100/CLBLL_LL_D2 CLBLL_R_X29Y99/CLBLL_IMUX29 CLBLL_R_X29Y99/CLBLL_LL_C2 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y102/CLBLM_L_CMUX INT_L_X28Y101/ER1BEG2 INT_L_X28Y101/SR1END1 INT_L_X28Y102/LOGIC_OUTS_L18 INT_L_X28Y102/SR1BEG1 INT_R_X29Y100/IMUX12 INT_R_X29Y100/IMUX28 INT_R_X29Y100/IMUX45 INT_R_X29Y100/SL1END2 INT_R_X29Y100/SS2A2 INT_R_X29Y101/ER1END2 INT_R_X29Y101/SL1BEG2 INT_R_X29Y101/SS2BEG2 INT_R_X29Y99/IMUX29 INT_R_X29Y99/SS2END2 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X28Y102/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y101/INT_L.SR1END1->>ER1BEG2 INT_L_X28Y102/INT_L.LOGIC_OUTS_L18->>SR1BEG1 INT_R_X29Y100/INT_R.SL1END2->>IMUX12 INT_R_X29Y100/INT_R.SL1END2->>IMUX28 INT_R_X29Y100/INT_R.SL1END2->>IMUX45 INT_R_X29Y101/INT_R.ER1END2->>SL1BEG2 INT_R_X29Y101/INT_R.ER1END2->>SS2BEG2 INT_R_X29Y99/INT_R.SS2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[7]_i_4_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX15 CLBLL_R_X29Y100/CLBLL_LL_B1 CLBLL_R_X29Y100/CLBLL_SW2A1 CLBLL_R_X29Y103/CLBLL_ER1BEG1 CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y103/CLBLL_L_CMUX CLBLM_L_X30Y100/CLBLM_SW2A1 CLBLM_L_X30Y103/CLBLM_ER1BEG1 INT_L_X30Y100/SW2A1 INT_L_X30Y101/SS2END1 INT_L_X30Y101/SW2BEG1 INT_L_X30Y102/SS2A1 INT_L_X30Y103/ER1END1 INT_L_X30Y103/SS2BEG1 INT_R_X29Y100/BYP_ALT5 INT_R_X29Y100/BYP_BOUNCE5 INT_R_X29Y100/IMUX15 INT_R_X29Y100/SW2END1 INT_R_X29Y103/ER1BEG1 INT_R_X29Y103/LOGIC_OUTS18 VBRK_X73Y105/VBRK_SW2A1 VBRK_X73Y108/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y103/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X30Y101/INT_L.SS2END1->>SW2BEG1 INT_L_X30Y103/INT_L.ER1END1->>SS2BEG1 INT_R_X29Y100/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X29Y100/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X29Y100/INT_R.SW2END1->>BYP_ALT5 INT_R_X29Y103/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_6_n_5 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SW2A0 CLBLL_R_X25Y99/CLBLL_WW2END0 CLBLL_R_X27Y99/CLBLL_SW2A0 CLBLL_R_X29Y100/CLBLL_IMUX27 CLBLL_R_X29Y100/CLBLL_IMUX35 CLBLL_R_X29Y100/CLBLL_IMUX43 CLBLL_R_X29Y100/CLBLL_LL_B4 CLBLL_R_X29Y100/CLBLL_LL_C6 CLBLL_R_X29Y100/CLBLL_LL_D6 CLBLM_L_X24Y99/CLBLM_IMUX12 CLBLM_L_X24Y99/CLBLM_IMUX28 CLBLM_L_X24Y99/CLBLM_IMUX4 CLBLM_L_X24Y99/CLBLM_M_A6 CLBLM_L_X24Y99/CLBLM_M_B6 CLBLM_L_X24Y99/CLBLM_M_C4 CLBLM_L_X26Y99/CLBLM_WW2END0 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y102/CLBLM_M_CMUX CLBLM_L_X28Y99/CLBLM_SW2A0 INT_L_X24Y99/IMUX_L12 INT_L_X24Y99/IMUX_L28 INT_L_X24Y99/IMUX_L4 INT_L_X24Y99/WR1END2 INT_L_X26Y99/WW2A0 INT_L_X28Y100/ER1BEG1 INT_L_X28Y100/SS2END0 INT_L_X28Y100/SW2BEG0 INT_L_X28Y101/SS2A0 INT_L_X28Y102/LOGIC_OUTS_L22 INT_L_X28Y102/SS2BEG0 INT_L_X28Y99/SW2A0 INT_R_X25Y99/WR1BEG2 INT_R_X25Y99/WW2END0 INT_R_X27Y99/SW2END0 INT_R_X27Y99/WW2BEG0 INT_R_X29Y100/ER1END1 INT_R_X29Y100/IMUX27 INT_R_X29Y100/IMUX35 INT_R_X29Y100/IMUX43 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y102/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y99/INT_L.WR1END2->>IMUX_L12 INT_L_X24Y99/INT_L.WR1END2->>IMUX_L28 INT_L_X24Y99/INT_L.WR1END2->>IMUX_L4 INT_L_X28Y100/INT_L.SS2END0->>ER1BEG1 INT_L_X28Y100/INT_L.SS2END0->>SW2BEG0 INT_L_X28Y102/INT_L.LOGIC_OUTS_L22->>SS2BEG0 INT_R_X25Y99/INT_R.WW2END0->>WR1BEG2 INT_R_X27Y99/INT_R.SW2END0->>WW2BEG0 INT_R_X29Y100/INT_R.ER1END1->>IMUX27 INT_R_X29Y100/INT_R.ER1END1->>IMUX35 INT_R_X29Y100/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[7]_i_5_n_0 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX31 CLBLL_R_X29Y100/CLBLL_LL_C5 CLBLL_R_X29Y100/CLBLL_LL_D CLBLL_R_X29Y100/CLBLL_LOGIC_OUTS15 INT_R_X29Y100/IMUX31 INT_R_X29Y100/LOGIC_OUTS15 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y100/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X29Y100/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[7]_i_6_n_4 - 
wires: CLBLL_R_X29Y100/CLBLL_IMUX47 CLBLL_R_X29Y100/CLBLL_LL_D5 CLBLL_R_X29Y102/CLBLL_LL_DMUX CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y103/CLBLL_IMUX21 CLBLL_R_X29Y103/CLBLL_L_C4 CLBLL_R_X29Y103/CLBLL_NE2A1 CLBLL_R_X29Y103/CLBLL_WR1END2 CLBLM_L_X30Y103/CLBLM_NE2A1 CLBLM_L_X30Y103/CLBLM_WR1END2 INT_L_X30Y103/NE2END1 INT_L_X30Y103/WR1BEG2 INT_R_X29Y100/IMUX47 INT_R_X29Y100/SR1END3 INT_R_X29Y101/SR1BEG3 INT_R_X29Y101/SR1END2 INT_R_X29Y101/SR1END_N3_3 INT_R_X29Y102/LOGIC_OUTS23 INT_R_X29Y102/NE2BEG1 INT_R_X29Y102/SR1BEG2 INT_R_X29Y103/IMUX21 INT_R_X29Y103/NE2A1 INT_R_X29Y103/WR1END2 VBRK_X73Y108/VBRK_NE2A1 VBRK_X73Y108/VBRK_WR1END2 
pips: CLBLL_R_X29Y100/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y102/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X30Y103/INT_L.NE2END1->>WR1BEG2 INT_R_X29Y100/INT_R.SR1END3->>IMUX47 INT_R_X29Y101/INT_R.SR1END2->>SR1BEG3 INT_R_X29Y102/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y102/INT_R.LOGIC_OUTS23->>SR1BEG2 INT_R_X29Y103/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[8]_i_2_n_0 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SW2A0 CLBLL_R_X29Y99/CLBLL_ER1BEG1 CLBLL_R_X29Y99/CLBLL_SW2A0 CLBLM_L_X30Y100/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y100/CLBLM_L_A CLBLM_L_X30Y99/CLBLM_ER1BEG1 CLBLM_L_X30Y99/CLBLM_IMUX3 CLBLM_L_X30Y99/CLBLM_L_A2 CLBLM_L_X30Y99/CLBLM_SW2A0 INT_L_X30Y100/LOGIC_OUTS_L8 INT_L_X30Y100/SW2BEG0 INT_L_X30Y99/ER1END1 INT_L_X30Y99/IMUX_L3 INT_L_X30Y99/SW2A0 INT_R_X29Y99/ER1BEG1 INT_R_X29Y99/SW2END0 VBRK_X73Y103/VBRK_ER1BEG1 VBRK_X73Y103/VBRK_SW2A0 
pips: CLBLM_L_X30Y100/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X30Y100/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_L_X30Y99/INT_L.ER1END1->>IMUX_L3 INT_R_X29Y99/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[8]_i_3_n_0 - 
wires: CLBLM_L_X30Y99/CLBLM_IMUX10 CLBLM_L_X30Y99/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y99/CLBLM_L_A4 CLBLM_L_X30Y99/CLBLM_L_B INT_L_X30Y99/IMUX_L10 INT_L_X30Y99/LOGIC_OUTS_L9 
pips: CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y99/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y99/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_4_n_4 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SS2A1 CLBLL_R_X29Y100/CLBLL_EE2A1 CLBLL_R_X29Y98/CLBLL_EE2A1 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y102/CLBLM_L_DMUX CLBLM_L_X28Y97/CLBLM_IMUX35 CLBLM_L_X28Y97/CLBLM_M_C6 CLBLM_L_X30Y100/CLBLM_EE2A1 CLBLM_L_X30Y100/CLBLM_IMUX10 CLBLM_L_X30Y100/CLBLM_IMUX19 CLBLM_L_X30Y100/CLBLM_L_A4 CLBLM_L_X30Y100/CLBLM_L_B2 CLBLM_L_X30Y98/CLBLM_EE2A1 CLBLM_L_X30Y99/CLBLM_IMUX19 CLBLM_L_X30Y99/CLBLM_L_B2 INT_L_X28Y100/EE2BEG1 INT_L_X28Y100/SS2BEG1 INT_L_X28Y100/SS2END1 INT_L_X28Y101/SS2A1 INT_L_X28Y102/LOGIC_OUTS_L19 INT_L_X28Y102/SS2BEG1 INT_L_X28Y97/IMUX_L35 INT_L_X28Y97/SL1END1 INT_L_X28Y98/EE2BEG1 INT_L_X28Y98/SL1BEG1 INT_L_X28Y98/SS2END1 INT_L_X28Y99/SS2A1 INT_L_X30Y100/EE2END1 INT_L_X30Y100/IMUX_L10 INT_L_X30Y100/IMUX_L19 INT_L_X30Y98/EE2END1 INT_L_X30Y98/NR1BEG1 INT_L_X30Y99/IMUX_L19 INT_L_X30Y99/NR1END1 INT_R_X29Y100/EE2A1 INT_R_X29Y98/EE2A1 VBRK_X73Y102/VBRK_EE2A1 VBRK_X73Y105/VBRK_EE2A1 
pips: CLBLM_L_X28Y102/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X28Y100/INT_L.SS2END1->>EE2BEG1 INT_L_X28Y100/INT_L.SS2END1->>SS2BEG1 INT_L_X28Y102/INT_L.LOGIC_OUTS_L19->>SS2BEG1 INT_L_X28Y97/INT_L.SL1END1->>IMUX_L35 INT_L_X28Y98/INT_L.SS2END1->>EE2BEG1 INT_L_X28Y98/INT_L.SS2END1->>SL1BEG1 INT_L_X30Y100/INT_L.EE2END1->>IMUX_L10 INT_L_X30Y100/INT_L.EE2END1->>IMUX_L19 INT_L_X30Y98/INT_L.EE2END1->>NR1BEG1 INT_L_X30Y99/INT_L.NR1END1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[8]_i_5_n_0 - 
wires: CLBLM_L_X30Y100/CLBLM_IMUX5 CLBLM_L_X30Y100/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y100/CLBLM_L_A6 CLBLM_L_X30Y100/CLBLM_L_C INT_L_X30Y100/IMUX_L5 INT_L_X30Y100/LOGIC_OUTS_L10 
pips: CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X30Y100/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y100/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_6_n_4 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SS2END0 CLBLL_R_X27Y91/CLBLL_WL1END2 CLBLL_R_X27Y93/CLBLL_IMUX18 CLBLL_R_X27Y93/CLBLL_IMUX22 CLBLL_R_X27Y93/CLBLL_LL_B2 CLBLL_R_X27Y93/CLBLL_LL_C3 CLBLL_R_X29Y100/CLBLL_SE2A1 CLBLL_R_X29Y101/CLBLL_EL1BEG0 CLBLL_R_X29Y98/CLBLL_WL1END3 CLBLM_L_X28Y102/CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y102/CLBLM_M_DMUX CLBLM_L_X28Y91/CLBLM_WL1END2 CLBLM_L_X28Y97/CLBLM_IMUX31 CLBLM_L_X28Y97/CLBLM_M_C5 CLBLM_L_X30Y100/CLBLM_IMUX26 CLBLM_L_X30Y100/CLBLM_IMUX3 CLBLM_L_X30Y100/CLBLM_L_A2 CLBLM_L_X30Y100/CLBLM_L_B4 CLBLM_L_X30Y100/CLBLM_SE2A1 CLBLM_L_X30Y101/CLBLM_EL1BEG0 CLBLM_L_X30Y98/CLBLM_WL1END3 CLBLM_L_X30Y99/CLBLM_IMUX25 CLBLM_L_X30Y99/CLBLM_L_B5 INT_L_X28Y101/SE2A1 INT_L_X28Y102/LOGIC_OUTS_L23 INT_L_X28Y102/SE2BEG1 INT_L_X28Y91/SS6END3 INT_L_X28Y91/WL1BEG2 INT_L_X28Y92/SS6E3 INT_L_X28Y92/SS6END_N0_3 INT_L_X28Y93/SS6D3 INT_L_X28Y94/SS6C3 INT_L_X28Y95/SS6B3 INT_L_X28Y96/SS6A3 INT_L_X28Y97/IMUX_L31 INT_L_X28Y97/SS6BEG3 INT_L_X28Y97/SW2END3 INT_L_X28Y98/SW2END_N0_3 INT_L_X30Y100/EL1END_S3_0 INT_L_X30Y100/IMUX_L26 INT_L_X30Y100/IMUX_L3 INT_L_X30Y100/SE2END1 INT_L_X30Y100/SS2A0 INT_L_X30Y101/EL1END0 INT_L_X30Y101/SS2BEG0 INT_L_X30Y98/WL1BEG3 INT_L_X30Y99/IMUX_L25 INT_L_X30Y99/SS2END0 INT_L_X30Y99/WL1BEG_N3 INT_R_X27Y91/NN2BEG3 INT_R_X27Y91/WL1END2 INT_R_X27Y92/NN2A3 INT_R_X27Y93/FAN_ALT1 INT_R_X27Y93/FAN_BOUNCE1 INT_R_X27Y93/IMUX18 INT_R_X27Y93/IMUX22 INT_R_X27Y93/NN2END3 INT_R_X29Y100/SE2A1 INT_R_X29Y101/EL1BEG0 INT_R_X29Y101/SE2BEG1 INT_R_X29Y101/SE2END1 INT_R_X29Y97/SW2A3 INT_R_X29Y98/SW2BEG3 INT_R_X29Y98/WL1END3 INT_R_X29Y99/WL1END_N1_3 VBRK_X73Y102/VBRK_WL1END3 VBRK_X73Y105/VBRK_SE2A1 VBRK_X73Y106/VBRK_EL1BEG0 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X28Y102/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y102/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_L_X28Y91/INT_L.SS6END3->>WL1BEG2 INT_L_X28Y97/INT_L.SW2END3->>IMUX_L31 INT_L_X28Y97/INT_L.SW2END3->>SS6BEG3 INT_L_X30Y100/INT_L.SE2END1->>IMUX_L26 INT_L_X30Y100/INT_L.SE2END1->>IMUX_L3 INT_L_X30Y101/INT_L.EL1END0->>SS2BEG0 INT_L_X30Y99/INT_L.SS2END0->>IMUX_L25 INT_L_X30Y99/INT_L.SS2END0->>WL1BEG_N3 INT_R_X27Y91/INT_R.WL1END2->>NN2BEG3 INT_R_X27Y93/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y93/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X27Y93/INT_R.NN2END3->>FAN_ALT1 INT_R_X27Y93/INT_R.NN2END3->>IMUX22 INT_R_X29Y101/INT_R.SE2END1->>EL1BEG0 INT_R_X29Y101/INT_R.SE2END1->>SE2BEG1 INT_R_X29Y98/INT_R.WL1END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[8]_i_7_n_0 - 
wires: BRKH_INT_X30Y99/BRKH_INT_SW2A1 CLBLL_R_X29Y99/CLBLL_ER1BEG2 CLBLL_R_X29Y99/CLBLL_SW2A1 CLBLM_L_X30Y100/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y100/CLBLM_L_B CLBLM_L_X30Y99/CLBLM_ER1BEG2 CLBLM_L_X30Y99/CLBLM_IMUX13 CLBLM_L_X30Y99/CLBLM_L_B6 CLBLM_L_X30Y99/CLBLM_SW2A1 INT_L_X30Y100/LOGIC_OUTS_L9 INT_L_X30Y100/SW2BEG1 INT_L_X30Y99/ER1END2 INT_L_X30Y99/IMUX_L13 INT_L_X30Y99/SW2A1 INT_R_X29Y99/ER1BEG2 INT_R_X29Y99/SW2END1 VBRK_X73Y103/VBRK_ER1BEG2 VBRK_X73Y103/VBRK_SW2A1 
pips: CLBLM_L_X30Y100/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y99/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X30Y100/INT_L.LOGIC_OUTS_L9->>SW2BEG1 INT_L_X30Y99/INT_L.ER1END2->>IMUX_L13 INT_R_X29Y99/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[11]_i_6_n_7 - 
wires: CLBLL_R_X29Y100/CLBLL_SE2A2 CLBLL_R_X29Y103/CLBLL_LL_AMUX CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y100/CLBLM_IMUX13 CLBLM_L_X30Y100/CLBLM_IMUX20 CLBLM_L_X30Y100/CLBLM_L_B6 CLBLM_L_X30Y100/CLBLM_L_C2 CLBLM_L_X30Y100/CLBLM_SE2A2 INT_L_X30Y100/IMUX_L13 INT_L_X30Y100/IMUX_L20 INT_L_X30Y100/SE2END2 INT_R_X29Y100/SE2A2 INT_R_X29Y101/SE2BEG2 INT_R_X29Y101/SS2END2 INT_R_X29Y102/SS2A2 INT_R_X29Y103/LOGIC_OUTS20 INT_R_X29Y103/SS2BEG2 VBRK_X73Y105/VBRK_SE2A2 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y100/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X30Y100/INT_L.SE2END2->>IMUX_L13 INT_L_X30Y100/INT_L.SE2END2->>IMUX_L20 INT_R_X29Y101/INT_R.SS2END2->>SE2BEG2 INT_R_X29Y103/INT_R.LOGIC_OUTS20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[9]_i_2_n_0 - 
wires: CLBLM_L_X30Y103/CLBLM_IMUX1 CLBLM_L_X30Y103/CLBLM_LOGIC_OUTS8 CLBLM_L_X30Y103/CLBLM_L_A CLBLM_L_X30Y103/CLBLM_M_A3 INT_L_X30Y103/IMUX_L1 INT_L_X30Y103/LOGIC_OUTS_L8 
pips: CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y103/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X30Y103/INT_L.LOGIC_OUTS_L8->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc[9]_i_3_n_0 - 
wires: CLBLM_L_X30Y103/CLBLM_IMUX2 CLBLM_L_X30Y103/CLBLM_LOGIC_OUTS9 CLBLM_L_X30Y103/CLBLM_L_B CLBLM_L_X30Y103/CLBLM_M_A2 INT_L_X30Y103/IMUX_L2 INT_L_X30Y103/LOGIC_OUTS_L9 
pips: CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y103/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X30Y103/INT_L.LOGIC_OUTS_L9->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_4_n_7 - 
wires: CLBLL_R_X29Y102/CLBLL_IMUX20 CLBLL_R_X29Y102/CLBLL_L_C2 CLBLL_R_X29Y103/CLBLL_EE2A2 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y103/CLBLM_L_AMUX CLBLM_L_X30Y103/CLBLM_EE2A2 CLBLM_L_X30Y103/CLBLM_IMUX14 CLBLM_L_X30Y103/CLBLM_IMUX30 CLBLM_L_X30Y103/CLBLM_IMUX5 CLBLM_L_X30Y103/CLBLM_L_A6 CLBLM_L_X30Y103/CLBLM_L_B1 CLBLM_L_X30Y103/CLBLM_L_C5 INT_L_X28Y102/SE2A2 INT_L_X28Y103/EE2BEG2 INT_L_X28Y103/LOGIC_OUTS_L16 INT_L_X28Y103/SE2BEG2 INT_L_X30Y103/BYP_ALT2 INT_L_X30Y103/BYP_BOUNCE2 INT_L_X30Y103/EE2END2 INT_L_X30Y103/IMUX_L14 INT_L_X30Y103/IMUX_L30 INT_L_X30Y103/IMUX_L5 INT_L_X30Y104/BYP_BOUNCE_N3_2 INT_R_X29Y102/IMUX20 INT_R_X29Y102/SE2END2 INT_R_X29Y103/EE2A2 VBRK_X73Y108/VBRK_EE2A2 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y103/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X28Y103/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X28Y103/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X30Y103/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X30Y103/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X30Y103/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X30Y103/INT_L.EE2END2->>BYP_ALT2 INT_L_X30Y103/INT_L.EE2END2->>IMUX_L5 INT_R_X29Y102/INT_R.SE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pc[9]_i_4_n_0 - 
wires: CLBLL_R_X29Y103/CLBLL_EL1BEG1 CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y103/CLBLL_L_C CLBLM_L_X30Y103/CLBLM_EL1BEG1 CLBLM_L_X30Y103/CLBLM_IMUX10 CLBLM_L_X30Y103/CLBLM_L_A4 INT_L_X30Y103/EL1END1 INT_L_X30Y103/IMUX_L10 INT_R_X29Y103/EL1BEG1 INT_R_X29Y103/LOGIC_OUTS10 VBRK_X73Y108/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X30Y103/INT_L.EL1END1->>IMUX_L10 INT_R_X29Y103/INT_R.LOGIC_OUTS10->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_6_n_7 - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX12 CLBLL_R_X27Y100/CLBLL_IMUX29 CLBLL_R_X27Y100/CLBLL_LL_B6 CLBLL_R_X27Y100/CLBLL_LL_C2 CLBLL_R_X27Y100/CLBLL_SW2A2 CLBLL_R_X29Y102/CLBLL_IMUX30 CLBLL_R_X29Y102/CLBLL_L_C5 CLBLL_R_X29Y103/CLBLL_ER1BEG0 CLBLM_L_X28Y100/CLBLM_SW2A2 CLBLM_L_X28Y103/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y103/CLBLM_M_AMUX CLBLM_L_X30Y103/CLBLM_ER1BEG0 CLBLM_L_X30Y103/CLBLM_IMUX25 CLBLM_L_X30Y103/CLBLM_IMUX33 CLBLM_L_X30Y103/CLBLM_IMUX9 CLBLM_L_X30Y103/CLBLM_L_A5 CLBLM_L_X30Y103/CLBLM_L_B5 CLBLM_L_X30Y103/CLBLM_L_C1 INT_L_X28Y100/SW2A2 INT_L_X28Y101/SS2END2 INT_L_X28Y101/SW2BEG2 INT_L_X28Y102/ER1BEG3 INT_L_X28Y102/SL1END2 INT_L_X28Y102/SS2A2 INT_L_X28Y103/LOGIC_OUTS_L20 INT_L_X28Y103/SL1BEG2 INT_L_X28Y103/SS2BEG2 INT_L_X30Y103/ER1END0 INT_L_X30Y103/IMUX_L25 INT_L_X30Y103/IMUX_L33 INT_L_X30Y103/IMUX_L9 INT_R_X27Y100/FAN_ALT1 INT_R_X27Y100/FAN_BOUNCE1 INT_R_X27Y100/IMUX12 INT_R_X27Y100/IMUX29 INT_R_X27Y100/SW2END2 INT_R_X29Y102/ER1BEG_S0 INT_R_X29Y102/ER1END3 INT_R_X29Y102/IMUX30 INT_R_X29Y103/ER1BEG0 INT_R_X29Y103/ER1END_N3_3 VBRK_X73Y108/VBRK_ER1BEG0 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X28Y103/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X28Y101/INT_L.SS2END2->>SW2BEG2 INT_L_X28Y102/INT_L.SL1END2->>ER1BEG3 INT_L_X28Y103/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X28Y103/INT_L.LOGIC_OUTS_L20->>SS2BEG2 INT_L_X30Y103/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y103/INT_L.ER1END0->>IMUX_L33 INT_L_X30Y103/INT_L.ER1END0->>IMUX_L9 INT_R_X27Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y100/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X27Y100/INT_R.SW2END2->>FAN_ALT1 INT_R_X27Y100/INT_R.SW2END2->>IMUX29 INT_R_X29Y102/INT_R.ER1END3->>ER1BEG_S0 INT_R_X29Y102/INT_R.ER1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

pc[9]_i_5_n_0 - 
wires: CLBLM_L_X30Y103/CLBLM_IMUX13 CLBLM_L_X30Y103/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y103/CLBLM_L_B6 CLBLM_L_X30Y103/CLBLM_L_C INT_L_X30Y103/IMUX_L13 INT_L_X30Y103/LOGIC_OUTS_L10 
pips: CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X30Y103/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X30Y103/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[11]_i_6_n_6 - 
wires: CLBLL_R_X29Y103/CLBLL_EL1BEG2 CLBLL_R_X29Y103/CLBLL_IMUX23 CLBLL_R_X29Y103/CLBLL_LL_BMUX CLBLL_R_X29Y103/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y103/CLBLL_L_C3 CLBLM_L_X30Y103/CLBLM_EL1BEG2 CLBLM_L_X30Y103/CLBLM_IMUX20 CLBLM_L_X30Y103/CLBLM_L_C2 INT_L_X30Y103/EL1END2 INT_L_X30Y103/IMUX_L20 INT_R_X29Y103/EL1BEG2 INT_R_X29Y103/IMUX23 INT_R_X29Y103/LOGIC_OUTS21 VBRK_X73Y108/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y103/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X30Y103/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X30Y103/INT_L.EL1END2->>IMUX_L20 INT_R_X29Y103/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X29Y103/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pc_reg[15]_i_1_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_NE2BEG2 CLBLL_R_X25Y91/CLBLL_EE2BEG2 CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y91/CLBLL_L_AMUX CLBLL_R_X27Y93/CLBLL_NE2A2 CLBLL_R_X27Y97/CLBLL_EE2BEG2 CLBLL_R_X27Y98/CLBLL_FAN6 CLBLL_R_X27Y98/CLBLL_L_CE CLBLL_R_X29Y100/CLBLL_FAN7 CLBLL_R_X29Y100/CLBLL_LL_CE CLBLL_R_X29Y101/CLBLL_EL1BEG1 CLBLL_R_X29Y101/CLBLL_NE2A2 CLBLL_R_X29Y103/CLBLL_FAN6 CLBLL_R_X29Y103/CLBLL_L_CE CLBLL_R_X29Y104/CLBLL_FAN6 CLBLL_R_X29Y104/CLBLL_L_CE CLBLL_R_X29Y106/CLBLL_FAN7 CLBLL_R_X29Y106/CLBLL_LL_CE CLBLL_R_X29Y106/CLBLL_NW2A2 CLBLL_R_X29Y95/CLBLL_FAN7 CLBLL_R_X29Y95/CLBLL_LL_CE CLBLL_R_X29Y95/CLBLL_WL1END1 CLBLL_R_X29Y96/CLBLL_SE2A2 CLBLL_R_X29Y98/CLBLL_NE2A2 CLBLL_R_X29Y99/CLBLL_EL1BEG1 CLBLL_R_X29Y99/CLBLL_NW2A2 CLBLM_L_X26Y91/CLBLM_EE2BEG2 CLBLM_L_X28Y106/CLBLM_FAN7 CLBLM_L_X28Y106/CLBLM_M_CE CLBLM_L_X28Y93/CLBLM_FAN7 CLBLM_L_X28Y93/CLBLM_M_CE CLBLM_L_X28Y93/CLBLM_NE2A2 CLBLM_L_X28Y97/CLBLM_EE2BEG2 CLBLM_L_X30Y101/CLBLM_EL1BEG1 CLBLM_L_X30Y101/CLBLM_FAN6 CLBLM_L_X30Y101/CLBLM_L_CE CLBLM_L_X30Y101/CLBLM_NE2A2 CLBLM_L_X30Y103/CLBLM_FAN7 CLBLM_L_X30Y103/CLBLM_M_CE CLBLM_L_X30Y104/CLBLM_FAN7 CLBLM_L_X30Y104/CLBLM_M_CE CLBLM_L_X30Y105/CLBLM_FAN7 CLBLM_L_X30Y105/CLBLM_M_CE CLBLM_L_X30Y106/CLBLM_NW2A2 CLBLM_L_X30Y95/CLBLM_WL1END1 CLBLM_L_X30Y96/CLBLM_FAN7 CLBLM_L_X30Y96/CLBLM_M_CE CLBLM_L_X30Y96/CLBLM_SE2A2 CLBLM_L_X30Y98/CLBLM_FAN7 CLBLM_L_X30Y98/CLBLM_M_CE CLBLM_L_X30Y98/CLBLM_NE2A2 CLBLM_L_X30Y99/CLBLM_EL1BEG1 CLBLM_L_X30Y99/CLBLM_FAN6 CLBLM_L_X30Y99/CLBLM_L_CE CLBLM_L_X30Y99/CLBLM_NW2A2 INT_L_X26Y91/EE2A2 INT_L_X26Y98/EL1BEG1 INT_L_X26Y98/NW2END2 INT_L_X28Y100/NE2A2 INT_L_X28Y104/NN2BEG2 INT_L_X28Y104/WR1END2 INT_L_X28Y105/NN2A2 INT_L_X28Y106/FAN_ALT7 INT_L_X28Y106/FAN_L7 INT_L_X28Y106/NN2END2 INT_L_X28Y93/FAN_ALT7 INT_L_X28Y93/FAN_L7 INT_L_X28Y93/NE2END2 INT_L_X28Y93/NN6BEG2 INT_L_X28Y94/NN6A2 INT_L_X28Y95/NN6B2 INT_L_X28Y96/NN6C2 INT_L_X28Y97/EE2A2 INT_L_X28Y97/NN6D2 INT_L_X28Y98/NN6E2 INT_L_X28Y99/NE2BEG2 INT_L_X28Y99/NN6END2 INT_L_X30Y101/EL1END1 INT_L_X30Y101/FAN_ALT6 INT_L_X30Y101/FAN_L6 INT_L_X30Y101/NE2END2 INT_L_X30Y101/NN2BEG2 INT_L_X30Y102/NN2A2 INT_L_X30Y103/FAN_ALT7 INT_L_X30Y103/FAN_L7 INT_L_X30Y103/NN2BEG2 INT_L_X30Y103/NN2END2 INT_L_X30Y103/NR1BEG2 INT_L_X30Y104/FAN_ALT7 INT_L_X30Y104/FAN_L7 INT_L_X30Y104/NN2A2 INT_L_X30Y104/NR1END2 INT_L_X30Y105/FAN_ALT7 INT_L_X30Y105/FAN_L7 INT_L_X30Y105/NN2END2 INT_L_X30Y105/NW2BEG2 INT_L_X30Y106/NW2A2 INT_L_X30Y95/SL1END2 INT_L_X30Y95/WL1BEG1 INT_L_X30Y96/FAN_ALT7 INT_L_X30Y96/FAN_L7 INT_L_X30Y96/SE2END2 INT_L_X30Y96/SL1BEG2 INT_L_X30Y98/FAN_ALT7 INT_L_X30Y98/FAN_L7 INT_L_X30Y98/NE2END2 INT_L_X30Y98/NW2BEG2 INT_L_X30Y99/EL1END1 INT_L_X30Y99/FAN_ALT6 INT_L_X30Y99/FAN_L6 INT_L_X30Y99/NW2A2 INT_R_X25Y91/EE2BEG2 INT_R_X25Y91/LOGIC_OUTS16 INT_R_X27Y91/EE2END2 INT_R_X27Y91/NN6BEG2 INT_R_X27Y91/NR1BEG2 INT_R_X27Y92/NE2BEG2 INT_R_X27Y92/NN6A2 INT_R_X27Y92/NR1END2 INT_R_X27Y93/NE2A2 INT_R_X27Y93/NN6B2 INT_R_X27Y94/NN6C2 INT_R_X27Y95/NN6D2 INT_R_X27Y96/NN6E2 INT_R_X27Y97/EE2BEG2 INT_R_X27Y97/NN6END2 INT_R_X27Y97/NW2BEG2 INT_R_X27Y98/EL1END1 INT_R_X27Y98/FAN6 INT_R_X27Y98/FAN_ALT6 INT_R_X27Y98/NW2A2 INT_R_X29Y100/FAN7 INT_R_X29Y100/FAN_ALT7 INT_R_X29Y100/NE2BEG2 INT_R_X29Y100/NE2END2 INT_R_X29Y100/NL1BEG1 INT_R_X29Y100/NR1BEG2 INT_R_X29Y101/EL1BEG1 INT_R_X29Y101/NE2A2 INT_R_X29Y101/NL1END1 INT_R_X29Y101/NN2BEG1 INT_R_X29Y101/NR1END2 INT_R_X29Y102/NN2A1 INT_R_X29Y103/FAN6 INT_R_X29Y103/FAN_ALT6 INT_R_X29Y103/NN2END1 INT_R_X29Y103/NR1BEG1 INT_R_X29Y104/FAN6 INT_R_X29Y104/FAN_ALT6 INT_R_X29Y104/NR1END1 INT_R_X29Y104/WR1BEG2 INT_R_X29Y106/FAN7 INT_R_X29Y106/FAN_ALT7 INT_R_X29Y106/NW2END2 INT_R_X29Y95/FAN7 INT_R_X29Y95/FAN_ALT7 INT_R_X29Y95/WL1END1 INT_R_X29Y96/SE2A2 INT_R_X29Y97/EE2END2 INT_R_X29Y97/NE2BEG2 INT_R_X29Y97/SE2BEG2 INT_R_X29Y98/NE2A2 INT_R_X29Y99/EL1BEG1 INT_R_X29Y99/NW2END2 VBRK_X73Y100/VBRK_SE2A2 VBRK_X73Y102/VBRK_NE2A2 VBRK_X73Y103/VBRK_EL1BEG1 VBRK_X73Y103/VBRK_NW2A2 VBRK_X73Y106/VBRK_EL1BEG1 VBRK_X73Y106/VBRK_NE2A2 VBRK_X73Y111/VBRK_NW2A2 VBRK_X73Y99/VBRK_WL1END1 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y98/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y100/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y103/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y104/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y106/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y95/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y106/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y93/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y101/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y103/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y104/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y105/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y96/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y98/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y99/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X26Y98/INT_L.NW2END2->>EL1BEG1 INT_L_X28Y104/INT_L.WR1END2->>NN2BEG2 INT_L_X28Y106/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y106/INT_L.NN2END2->>FAN_ALT7 INT_L_X28Y93/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y93/INT_L.NE2END2->>FAN_ALT7 INT_L_X28Y93/INT_L.NE2END2->>NN6BEG2 INT_L_X28Y99/INT_L.NN6END2->>NE2BEG2 INT_L_X30Y101/INT_L.EL1END1->>FAN_ALT6 INT_L_X30Y101/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y101/INT_L.NE2END2->>NN2BEG2 INT_L_X30Y103/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y103/INT_L.NN2END2->>FAN_ALT7 INT_L_X30Y103/INT_L.NN2END2->>NN2BEG2 INT_L_X30Y103/INT_L.NN2END2->>NR1BEG2 INT_L_X30Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y104/INT_L.NR1END2->>FAN_ALT7 INT_L_X30Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y105/INT_L.NN2END2->>FAN_ALT7 INT_L_X30Y105/INT_L.NN2END2->>NW2BEG2 INT_L_X30Y95/INT_L.SL1END2->>WL1BEG1 INT_L_X30Y96/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y96/INT_L.SE2END2->>FAN_ALT7 INT_L_X30Y96/INT_L.SE2END2->>SL1BEG2 INT_L_X30Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y98/INT_L.NE2END2->>FAN_ALT7 INT_L_X30Y98/INT_L.NE2END2->>NW2BEG2 INT_L_X30Y99/INT_L.EL1END1->>FAN_ALT6 INT_L_X30Y99/INT_L.FAN_ALT6->>FAN_L6 INT_R_X25Y91/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X27Y91/INT_R.EE2END2->>NN6BEG2 INT_R_X27Y91/INT_R.EE2END2->>NR1BEG2 INT_R_X27Y92/INT_R.NR1END2->>NE2BEG2 INT_R_X27Y97/INT_R.NN6END2->>EE2BEG2 INT_R_X27Y97/INT_R.NN6END2->>NW2BEG2 INT_R_X27Y98/INT_R.EL1END1->>FAN_ALT6 INT_R_X27Y98/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y100/INT_R.NE2END2->>FAN_ALT7 INT_R_X29Y100/INT_R.NE2END2->>NE2BEG2 INT_R_X29Y100/INT_R.NE2END2->>NL1BEG1 INT_R_X29Y100/INT_R.NE2END2->>NR1BEG2 INT_R_X29Y101/INT_R.NL1END1->>NN2BEG1 INT_R_X29Y101/INT_R.NR1END2->>EL1BEG1 INT_R_X29Y103/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y103/INT_R.NN2END1->>FAN_ALT6 INT_R_X29Y103/INT_R.NN2END1->>NR1BEG1 INT_R_X29Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y104/INT_R.NR1END1->>FAN_ALT6 INT_R_X29Y104/INT_R.NR1END1->>WR1BEG2 INT_R_X29Y106/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y106/INT_R.NW2END2->>FAN_ALT7 INT_R_X29Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y95/INT_R.WL1END1->>FAN_ALT7 INT_R_X29Y97/INT_R.EE2END2->>NE2BEG2 INT_R_X29Y97/INT_R.EE2END2->>SE2BEG2 INT_R_X29Y99/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

pc_reg[11]_i_6_n_0 - 
wires: CLBLL_R_X29Y103/CLBLL_LL_COUT CLBLL_R_X29Y103/CLBLL_LL_COUT_N CLBLL_R_X29Y104/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y103/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[7]_i_6_n_0 - 
wires: CLBLL_R_X29Y102/CLBLL_LL_COUT CLBLL_R_X29Y102/CLBLL_LL_COUT_N CLBLL_R_X29Y103/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_4_n_0 - 
wires: CLBLM_L_X28Y103/CLBLM_L_COUT CLBLM_L_X28Y103/CLBLM_L_COUT_N CLBLM_L_X28Y104/CLBLM_L_CIN 
pips: CLBLM_L_X28Y103/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_4_n_0 - 
wires: CLBLM_L_X28Y102/CLBLM_L_COUT CLBLM_L_X28Y102/CLBLM_L_COUT_N CLBLM_L_X28Y103/CLBLM_L_CIN 
pips: CLBLM_L_X28Y102/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[12]_i_6_n_0 - 
wires: CLBLM_L_X28Y103/CLBLM_M_COUT CLBLM_L_X28Y103/CLBLM_M_COUT_N CLBLM_L_X28Y104/CLBLM_M_CIN 
pips: CLBLM_L_X28Y103/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[8]_i_6_n_0 - 
wires: CLBLM_L_X28Y102/CLBLM_M_COUT CLBLM_L_X28Y102/CLBLM_M_COUT_N CLBLM_L_X28Y103/CLBLM_M_CIN 
pips: CLBLM_L_X28Y102/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_11_n_0 - 
wires: CLBLL_R_X29Y101/CLBLL_LL_COUT CLBLL_R_X29Y101/CLBLL_LL_COUT_N CLBLL_R_X29Y102/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y101/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[2]_i_4_n_0 - 
wires: CLBLM_L_X28Y101/CLBLM_L_COUT CLBLM_L_X28Y101/CLBLM_L_COUT_N CLBLM_L_X28Y102/CLBLM_L_CIN 
pips: CLBLM_L_X28Y101/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pc_reg[4]_i_4_n_0 - 
wires: CLBLM_L_X28Y101/CLBLM_M_COUT CLBLM_L_X28Y101/CLBLM_M_COUT_N CLBLM_L_X28Y102/CLBLM_M_CIN 
pips: CLBLM_L_X28Y101/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

popdes[0]_i_1_n_0 - 
wires: CLBLL_R_X23Y93/CLBLL_BYP5 CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y93/CLBLL_L_BX CLBLL_R_X23Y93/CLBLL_L_CMUX INT_R_X23Y93/BYP5 INT_R_X23Y93/BYP_ALT1 INT_R_X23Y93/BYP_ALT5 INT_R_X23Y93/BYP_BOUNCE1 INT_R_X23Y93/GFAN0 INT_R_X23Y93/LOGIC_OUTS18 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y93/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X23Y93/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y93/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y93/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X23Y93/INT_R.GFAN0->>BYP_ALT5 INT_R_X23Y93/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

popdes[1]_i_2_n_0 - 
wires: CLBLL_R_X23Y93/CLBLL_IMUX23 CLBLL_R_X23Y93/CLBLL_L_C3 CLBLM_L_X22Y91/CLBLM_IMUX0 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y91/CLBLM_L_A3 CLBLM_L_X22Y91/CLBLM_M_A INT_L_X22Y91/IMUX_L0 INT_L_X22Y91/LOGIC_OUTS_L12 INT_L_X22Y91/NN2BEG0 INT_L_X22Y92/EL1BEG3 INT_L_X22Y92/NN2A0 INT_L_X22Y92/NN2END_S2_0 INT_L_X22Y93/EL1BEG_N3 INT_L_X22Y93/NN2END0 INT_R_X23Y92/EL1END3 INT_R_X23Y92/NR1BEG3 INT_R_X23Y93/IMUX23 INT_R_X23Y93/NR1END3 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y91/INT_L.LOGIC_OUTS_L12->>IMUX_L0 INT_L_X22Y91/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X22Y93/INT_L.NN2END0->>EL1BEG_N3 INT_R_X23Y92/INT_R.EL1END3->>NR1BEG3 INT_R_X23Y93/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

popdes[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

popdes0 - 
wires: CLBLM_L_X22Y91/CLBLM_IMUX11 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y91/CLBLM_M_A4 CLBLM_L_X22Y91/CLBLM_M_B INT_L_X22Y91/IMUX_L11 INT_L_X22Y91/LOGIC_OUTS_L13 
pips: CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y91/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X22Y91/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[0]_i_2_n_0 - 
wires: CLBLL_R_X29Y93/CLBLL_IMUX4 CLBLL_R_X29Y93/CLBLL_LL_A6 CLBLL_R_X29Y93/CLBLL_LL_C CLBLL_R_X29Y93/CLBLL_LOGIC_OUTS14 INT_R_X29Y93/IMUX4 INT_R_X29Y93/LOGIC_OUTS14 
pips: CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X29Y93/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X29Y93/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[0]_i_3_n_0 - 
wires: CLBLL_R_X29Y93/CLBLL_IMUX35 CLBLL_R_X29Y93/CLBLL_LL_B CLBLL_R_X29Y93/CLBLL_LL_C6 CLBLL_R_X29Y93/CLBLL_LOGIC_OUTS13 INT_R_X29Y93/IMUX35 INT_R_X29Y93/LOGIC_OUTS13 
pips: CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y93/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y93/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[0]_i_4_n_0 - 
wires: CLBLL_R_X29Y93/CLBLL_EE2A2 CLBLL_R_X29Y93/CLBLL_IMUX22 CLBLL_R_X29Y93/CLBLL_LL_C3 CLBLL_R_X29Y93/CLBLL_WR1END3 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y93/CLBLM_L_C CLBLM_L_X30Y93/CLBLM_EE2A2 CLBLM_L_X30Y93/CLBLM_WR1END3 INT_L_X28Y93/EE2BEG2 INT_L_X28Y93/LOGIC_OUTS_L10 INT_L_X30Y93/EE2END2 INT_L_X30Y93/WR1BEG3 INT_R_X29Y93/EE2A2 INT_R_X29Y93/IMUX22 INT_R_X29Y93/WR1END3 VBRK_X73Y97/VBRK_EE2A2 VBRK_X73Y97/VBRK_WR1END3 
pips: CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X28Y93/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y93/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X30Y93/INT_L.EE2END2->>WR1BEG3 INT_R_X29Y93/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[0] - 
wires: CLBLL_R_X27Y93/CLBLL_WR1END2 CLBLL_R_X27Y94/CLBLL_WR1END1 CLBLL_R_X27Y95/CLBLL_IMUX5 CLBLL_R_X27Y95/CLBLL_IMUX8 CLBLL_R_X27Y95/CLBLL_LL_A5 CLBLL_R_X27Y95/CLBLL_L_A6 CLBLL_R_X27Y95/CLBLL_NW2A0 CLBLL_R_X29Y93/CLBLL_IMUX0 CLBLL_R_X29Y93/CLBLL_IMUX16 CLBLL_R_X29Y93/CLBLL_IMUX24 CLBLL_R_X29Y93/CLBLL_LL_B5 CLBLL_R_X29Y93/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y93/CLBLL_L_A3 CLBLL_R_X29Y93/CLBLL_L_AQ CLBLL_R_X29Y93/CLBLL_L_B3 CLBLM_L_X26Y95/CLBLM_BYP1 CLBLM_L_X26Y95/CLBLM_M_AX CLBLM_L_X26Y97/CLBLM_IMUX10 CLBLM_L_X26Y97/CLBLM_L_A4 CLBLM_L_X28Y93/CLBLM_IMUX41 CLBLM_L_X28Y93/CLBLM_L_D1 CLBLM_L_X28Y93/CLBLM_WR1END2 CLBLM_L_X28Y94/CLBLM_WR1END1 CLBLM_L_X28Y95/CLBLM_NW2A0 INT_L_X26Y95/BYP_ALT1 INT_L_X26Y95/BYP_L1 INT_L_X26Y95/NN2BEG1 INT_L_X26Y95/NW2END1 INT_L_X26Y96/NN2A1 INT_L_X26Y97/IMUX_L10 INT_L_X26Y97/NN2END1 INT_L_X28Y93/IMUX_L41 INT_L_X28Y93/NL1BEG0 INT_L_X28Y93/NL1END_S3_0 INT_L_X28Y93/WR1BEG2 INT_L_X28Y93/WR1END1 INT_L_X28Y94/NL1END0 INT_L_X28Y94/NW2BEG0 INT_L_X28Y94/WR1BEG1 INT_L_X28Y95/NW2A0 INT_R_X27Y93/NN2BEG2 INT_R_X27Y93/WR1END2 INT_R_X27Y94/NN2A2 INT_R_X27Y94/NW2BEG1 INT_R_X27Y94/NW2END_S0_0 INT_R_X27Y94/WR1END1 INT_R_X27Y95/IMUX5 INT_R_X27Y95/IMUX8 INT_R_X27Y95/NN2END2 INT_R_X27Y95/NW2A1 INT_R_X27Y95/NW2END0 INT_R_X29Y93/IMUX0 INT_R_X29Y93/IMUX16 INT_R_X29Y93/IMUX24 INT_R_X29Y93/LOGIC_OUTS0 INT_R_X29Y93/WR1BEG1 
pips: CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y93/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y95/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X26Y95/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y95/INT_L.NW2END1->>BYP_ALT1 INT_L_X26Y95/INT_L.NW2END1->>NN2BEG1 INT_L_X26Y97/INT_L.NN2END1->>IMUX_L10 INT_L_X28Y93/INT_L.WR1END1->>IMUX_L41 INT_L_X28Y93/INT_L.WR1END1->>NL1BEG0 INT_L_X28Y93/INT_L.WR1END1->>WR1BEG2 INT_L_X28Y94/INT_L.NL1END0->>NW2BEG0 INT_L_X28Y94/INT_L.NL1END0->>WR1BEG1 INT_R_X27Y93/INT_R.WR1END2->>NN2BEG2 INT_R_X27Y94/INT_R.WR1END1->>NW2BEG1 INT_R_X27Y95/INT_R.NN2END2->>IMUX5 INT_R_X27Y95/INT_R.NW2END0->>IMUX8 INT_R_X29Y93/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X29Y93/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X29Y93/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X29Y93/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

raddrhold[0]_i_5_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y96/CLBLL_L_A CLBLL_R_X25Y96/CLBLL_SE4BEG0 CLBLL_R_X27Y93/CLBLL_NE2A0 CLBLM_L_X26Y96/CLBLM_SE4BEG0 CLBLM_L_X28Y93/CLBLM_IMUX20 CLBLM_L_X28Y93/CLBLM_L_C2 CLBLM_L_X28Y93/CLBLM_NE2A0 INT_L_X26Y92/SE6E0 INT_L_X26Y93/SE6D0 INT_L_X26Y94/SE6C0 INT_L_X26Y95/SE6B0 INT_L_X26Y96/SE6A0 INT_L_X28Y92/NE2END_S3_0 INT_L_X28Y93/BYP_ALT0 INT_L_X28Y93/BYP_BOUNCE0 INT_L_X28Y93/IMUX_L20 INT_L_X28Y93/NE2END0 INT_R_X25Y96/LOGIC_OUTS8 INT_R_X25Y96/SE6BEG0 INT_R_X27Y92/NE2BEG0 INT_R_X27Y92/SE6END0 INT_R_X27Y93/NE2A0 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y93/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X28Y93/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X28Y93/INT_L.NE2END0->>BYP_ALT0 INT_R_X25Y96/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X27Y92/INT_R.SE6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[12]_i_2_n_6 - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX2 CLBLL_R_X27Y101/CLBLL_LL_A2 CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y101/CLBLL_L_BMUX INT_R_X27Y101/IMUX2 INT_R_X27Y101/LOGIC_OUTS17 INT_R_X27Y101/SR1BEG_S0 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y101/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X27Y101/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X27Y101/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[10]_i_2_n_0 - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX11 CLBLL_R_X27Y101/CLBLL_LL_A4 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y104/CLBLM_L_D CLBLM_L_X26Y104/CLBLM_L_DMUX INT_L_X26Y103/SE2A1 INT_L_X26Y104/LOGIC_OUTS_L19 INT_L_X26Y104/SE2BEG1 INT_R_X27Y101/IMUX11 INT_R_X27Y101/SS2END1 INT_R_X27Y102/SS2A1 INT_R_X27Y103/SE2END1 INT_R_X27Y103/SS2BEG1 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y104/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X27Y101/INT_R.SS2END1->>IMUX11 INT_R_X27Y103/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[10]_i_3_n_0 - 
wires: CLBLM_L_X26Y104/CLBLM_IMUX46 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y104/CLBLM_L_B CLBLM_L_X26Y104/CLBLM_L_BMUX CLBLM_L_X26Y104/CLBLM_L_D5 INT_L_X26Y104/IMUX_L46 INT_L_X26Y104/LOGIC_OUTS_L17 
pips: CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y104/INT_L.LOGIC_OUTS_L17->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[10]_i_4_n_0 - 
wires: CLBLM_L_X26Y104/CLBLM_IMUX37 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y104/CLBLM_L_D4 CLBLM_L_X26Y104/CLBLM_M_B INT_L_X26Y104/BYP_ALT5 INT_L_X26Y104/BYP_BOUNCE5 INT_L_X26Y104/IMUX_L37 INT_L_X26Y104/LOGIC_OUTS_L13 
pips: CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y104/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y104/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X26Y104/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X26Y104/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[10] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN2BEG1 CLBLL_R_X27Y94/CLBLL_LL_AQ CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y97/CLBLL_BYP2 CLBLL_R_X27Y97/CLBLL_IMUX33 CLBLL_R_X27Y97/CLBLL_IMUX35 CLBLL_R_X27Y97/CLBLL_LL_C6 CLBLL_R_X27Y97/CLBLL_L_C1 CLBLL_R_X27Y97/CLBLL_L_CX CLBLL_R_X27Y99/CLBLL_IMUX45 CLBLL_R_X27Y99/CLBLL_LL_D2 CLBLM_L_X26Y104/CLBLM_IMUX19 CLBLM_L_X26Y104/CLBLM_L_B2 CLBLM_L_X26Y97/CLBLM_BYP3 CLBLM_L_X26Y97/CLBLM_IMUX15 CLBLM_L_X26Y97/CLBLM_IMUX22 CLBLM_L_X26Y97/CLBLM_M_B1 CLBLM_L_X26Y97/CLBLM_M_C3 CLBLM_L_X26Y97/CLBLM_M_CX CLBLM_L_X26Y99/CLBLM_IMUX34 CLBLM_L_X26Y99/CLBLM_L_C6 INT_L_X26Y100/NN2A1 INT_L_X26Y101/NN2BEG1 INT_L_X26Y101/NN2END1 INT_L_X26Y102/NN2A1 INT_L_X26Y103/NN2END1 INT_L_X26Y103/NR1BEG1 INT_L_X26Y104/IMUX_L19 INT_L_X26Y104/NR1END1 INT_L_X26Y97/BYP_ALT3 INT_L_X26Y97/BYP_L3 INT_L_X26Y97/IMUX_L15 INT_L_X26Y97/IMUX_L22 INT_L_X26Y97/NL1BEG2 INT_L_X26Y97/WR1END3 INT_L_X26Y98/NL1BEG1 INT_L_X26Y98/NL1END2 INT_L_X26Y99/IMUX_L34 INT_L_X26Y99/NL1END1 INT_L_X26Y99/NN2BEG1 INT_R_X27Y94/LOGIC_OUTS4 INT_R_X27Y94/NN2BEG0 INT_R_X27Y95/NN2A0 INT_R_X27Y95/NN2END_S2_0 INT_R_X27Y96/NL1BEG2 INT_R_X27Y96/NL1BEG_N3 INT_R_X27Y96/NN2END0 INT_R_X27Y96/NR1BEG0 INT_R_X27Y97/BYP2 INT_R_X27Y97/BYP_ALT2 INT_R_X27Y97/IMUX33 INT_R_X27Y97/IMUX35 INT_R_X27Y97/NL1END2 INT_R_X27Y97/NN2BEG0 INT_R_X27Y97/NR1END0 INT_R_X27Y97/WR1BEG3 INT_R_X27Y98/NN2A0 INT_R_X27Y98/NN2END_S2_0 INT_R_X27Y99/IMUX45 INT_R_X27Y99/NL1BEG_N3 INT_R_X27Y99/NN2END0 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y97/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X26Y101/INT_L.NN2END1->>NN2BEG1 INT_L_X26Y103/INT_L.NN2END1->>NR1BEG1 INT_L_X26Y104/INT_L.NR1END1->>IMUX_L19 INT_L_X26Y97/INT_L.BYP_ALT3->>BYP_L3 INT_L_X26Y97/INT_L.WR1END3->>BYP_ALT3 INT_L_X26Y97/INT_L.WR1END3->>IMUX_L15 INT_L_X26Y97/INT_L.WR1END3->>IMUX_L22 INT_L_X26Y97/INT_L.WR1END3->>NL1BEG2 INT_L_X26Y98/INT_L.NL1END2->>NL1BEG1 INT_L_X26Y99/INT_L.NL1END1->>IMUX_L34 INT_L_X26Y99/INT_L.NL1END1->>NN2BEG1 INT_R_X27Y94/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X27Y96/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X27Y96/INT_R.NN2END0->>NL1BEG_N3 INT_R_X27Y96/INT_R.NN2END0->>NR1BEG0 INT_R_X27Y97/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y97/INT_R.NL1END2->>BYP_ALT2 INT_R_X27Y97/INT_R.NL1END2->>IMUX35 INT_R_X27Y97/INT_R.NL1END2->>WR1BEG3 INT_R_X27Y97/INT_R.NR1END0->>IMUX33 INT_R_X27Y97/INT_R.NR1END0->>NN2BEG0 INT_R_X27Y99/INT_R.NL1BEG_N3->>IMUX45 INT_R_X27Y99/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[10]_i_5_n_0 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NE6A2 CLBLL_R_X27Y103/CLBLL_NE4C2 CLBLL_R_X27Y104/CLBLL_NW2A2 CLBLM_L_X26Y104/CLBLM_IMUX24 CLBLM_L_X26Y104/CLBLM_M_B5 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y99/CLBLM_M_AMUX CLBLM_L_X28Y103/CLBLM_NE4C2 CLBLM_L_X28Y104/CLBLM_NW2A2 INT_L_X26Y104/IMUX_L24 INT_L_X26Y104/WL1END0 INT_L_X26Y99/LOGIC_OUTS_L20 INT_L_X26Y99/NE6BEG2 INT_L_X28Y103/NE6END2 INT_L_X28Y103/NW2BEG2 INT_L_X28Y104/NW2A2 INT_R_X27Y100/NE6B2 INT_R_X27Y101/NE6C2 INT_R_X27Y102/NE6D2 INT_R_X27Y103/NE6E2 INT_R_X27Y104/NW2END2 INT_R_X27Y104/WL1BEG0 INT_R_X27Y99/NE6A2 
pips: CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y104/INT_L.WL1END0->>IMUX_L24 INT_L_X26Y99/INT_L.LOGIC_OUTS_L20->>NE6BEG2 INT_L_X28Y103/INT_L.NE6END2->>NW2BEG2 INT_R_X27Y104/INT_R.NW2END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[12]_i_2_n_5 - 
wires: CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y101/CLBLL_L_CMUX CLBLL_R_X27Y103/CLBLL_IMUX9 CLBLL_R_X27Y103/CLBLL_L_A5 INT_L_X26Y101/NW2END_S0_0 INT_L_X26Y102/NE2BEG0 INT_L_X26Y102/NW2END0 INT_L_X26Y103/NE2A0 INT_R_X27Y101/LOGIC_OUTS18 INT_R_X27Y101/NW2BEG0 INT_R_X27Y102/NE2END_S3_0 INT_R_X27Y102/NW2A0 INT_R_X27Y103/IMUX9 INT_R_X27Y103/NE2END0 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X26Y102/INT_L.NW2END0->>NE2BEG0 INT_R_X27Y101/INT_R.LOGIC_OUTS18->>NW2BEG0 INT_R_X27Y103/INT_R.NE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[11]_i_2_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX6 CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y103/CLBLL_L_A1 CLBLL_R_X27Y103/CLBLL_L_D INT_R_X27Y103/IMUX6 INT_R_X27Y103/LOGIC_OUTS11 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X27Y103/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[11]_i_3_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX42 CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y103/CLBLL_L_B CLBLL_R_X27Y103/CLBLL_L_D6 INT_R_X27Y103/IMUX42 INT_R_X27Y103/LOGIC_OUTS9 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y103/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y103/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[11]_i_4_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX37 CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y103/CLBLL_L_C CLBLL_R_X27Y103/CLBLL_L_D4 INT_R_X27Y103/IMUX37 INT_R_X27Y103/LOGIC_OUTS10 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y103/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y103/INT_R.LOGIC_OUTS10->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[11] - 
wires: BRKH_INT_X27Y99/BRKH_INT_NE6B3 CLBLL_R_X27Y102/CLBLL_NE4C3 CLBLL_R_X27Y103/CLBLL_IMUX16 CLBLL_R_X27Y103/CLBLL_L_B3 CLBLL_R_X27Y103/CLBLL_WR1END0 CLBLL_R_X27Y97/CLBLL_BYP7 CLBLL_R_X27Y97/CLBLL_IMUX36 CLBLL_R_X27Y97/CLBLL_IMUX43 CLBLL_R_X27Y97/CLBLL_LL_D6 CLBLL_R_X27Y97/CLBLL_L_D2 CLBLL_R_X27Y97/CLBLL_L_DX CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y94/CLBLM_M_AQ CLBLM_L_X26Y97/CLBLM_BYP6 CLBLM_L_X26Y97/CLBLM_IMUX32 CLBLM_L_X26Y97/CLBLM_IMUX40 CLBLM_L_X26Y97/CLBLM_M_C1 CLBLM_L_X26Y97/CLBLM_M_D1 CLBLM_L_X26Y97/CLBLM_M_DX CLBLM_L_X26Y99/CLBLM_IMUX37 CLBLM_L_X26Y99/CLBLM_IMUX38 CLBLM_L_X26Y99/CLBLM_L_D4 CLBLM_L_X26Y99/CLBLM_M_D3 CLBLM_L_X28Y102/CLBLM_NE4C3 CLBLM_L_X28Y103/CLBLM_WR1END0 INT_L_X26Y94/LOGIC_OUTS_L4 INT_L_X26Y94/NN2BEG0 INT_L_X26Y95/NN2A0 INT_L_X26Y95/NN2END_S2_0 INT_L_X26Y96/EL1BEG3 INT_L_X26Y96/NN2END0 INT_L_X26Y96/NR1BEG0 INT_L_X26Y97/BYP_ALT6 INT_L_X26Y97/BYP_L6 INT_L_X26Y97/EL1BEG2 INT_L_X26Y97/EL1BEG_N3 INT_L_X26Y97/IMUX_L32 INT_L_X26Y97/IMUX_L40 INT_L_X26Y97/NL1BEG_N3 INT_L_X26Y97/NN2BEG3 INT_L_X26Y97/NR1END0 INT_L_X26Y98/NE6BEG3 INT_L_X26Y98/NN2A3 INT_L_X26Y98/NW2END3 INT_L_X26Y99/IMUX_L37 INT_L_X26Y99/IMUX_L38 INT_L_X26Y99/NN2END3 INT_L_X28Y102/NE6END3 INT_L_X28Y102/WR1BEG_S0 INT_L_X28Y103/WR1BEG0 INT_R_X27Y100/NE6C3 INT_R_X27Y101/NE6D3 INT_R_X27Y102/NE6E3 INT_R_X27Y102/WR1END_S1_0 INT_R_X27Y103/IMUX16 INT_R_X27Y103/WR1END0 INT_R_X27Y96/EL1END3 INT_R_X27Y96/NR1BEG3 INT_R_X27Y97/BYP7 INT_R_X27Y97/BYP_ALT7 INT_R_X27Y97/EL1END2 INT_R_X27Y97/IMUX36 INT_R_X27Y97/IMUX43 INT_R_X27Y97/NR1END3 INT_R_X27Y97/NW2BEG3 INT_R_X27Y98/NE6A3 INT_R_X27Y98/NW2A3 INT_R_X27Y99/NE6B3 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y97/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X26Y94/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X26Y96/INT_L.NN2END0->>NR1BEG0 INT_L_X26Y97/INT_L.BYP_ALT6->>BYP_L6 INT_L_X26Y97/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X26Y97/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X26Y97/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X26Y97/INT_L.NR1END0->>EL1BEG_N3 INT_L_X26Y97/INT_L.NR1END0->>IMUX_L32 INT_L_X26Y97/INT_L.NR1END0->>IMUX_L40 INT_L_X26Y97/INT_L.NR1END0->>NL1BEG_N3 INT_L_X26Y98/INT_L.NW2END3->>NE6BEG3 INT_L_X26Y99/INT_L.NN2END3->>IMUX_L37 INT_L_X26Y99/INT_L.NN2END3->>IMUX_L38 INT_L_X28Y102/INT_L.NE6END3->>WR1BEG_S0 INT_R_X27Y103/INT_R.WR1END0->>IMUX16 INT_R_X27Y96/INT_R.EL1END3->>NR1BEG3 INT_R_X27Y97/INT_R.BYP_ALT7->>BYP7 INT_R_X27Y97/INT_R.EL1END2->>IMUX36 INT_R_X27Y97/INT_R.EL1END2->>IMUX43 INT_R_X27Y97/INT_R.NR1END3->>BYP_ALT7 INT_R_X27Y97/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[11]_i_5_n_0 - 
wires: CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y100/CLBLL_L_AMUX CLBLL_R_X25Y100/CLBLL_NE4BEG2 CLBLL_R_X27Y103/CLBLL_IMUX20 CLBLL_R_X27Y103/CLBLL_L_C2 CLBLM_L_X26Y100/CLBLM_NE4BEG2 INT_L_X26Y100/NE6A2 INT_L_X26Y101/NE6B2 INT_L_X26Y102/NE6C2 INT_L_X26Y103/NE6D2 INT_L_X26Y104/NE6E2 INT_R_X25Y100/LOGIC_OUTS16 INT_R_X25Y100/NE6BEG2 INT_R_X27Y103/IMUX20 INT_R_X27Y103/SL1END2 INT_R_X27Y104/NE6END2 INT_R_X27Y104/SL1BEG2 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X25Y100/INT_R.LOGIC_OUTS16->>NE6BEG2 INT_R_X27Y103/INT_R.SL1END2->>IMUX20 INT_R_X27Y104/INT_R.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[12]_i_2_n_4 - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX18 CLBLL_R_X27Y101/CLBLL_LL_B2 CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y101/CLBLL_L_DMUX INT_R_X27Y101/IMUX18 INT_R_X27Y101/LOGIC_OUTS19 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y101/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X27Y101/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[12]_i_3_n_0 - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX15 CLBLL_R_X27Y101/CLBLL_LL_B1 CLBLL_R_X27Y103/CLBLL_LL_C CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS14 INT_R_X27Y101/IMUX15 INT_R_X27Y101/SR1END3 INT_R_X27Y102/SL1END2 INT_R_X27Y102/SR1BEG3 INT_R_X27Y102/SR1END_N3_3 INT_R_X27Y103/LOGIC_OUTS14 INT_R_X27Y103/SL1BEG2 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y101/INT_R.SR1END3->>IMUX15 INT_R_X27Y102/INT_R.SL1END2->>SR1BEG3 INT_R_X27Y103/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[12]_i_10_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX12 CLBLL_R_X27Y103/CLBLL_LL_B6 CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y100/CLBLM_M_AMUX INT_L_X26Y100/LOGIC_OUTS_L20 INT_L_X26Y100/NE2BEG2 INT_L_X26Y101/NE2A2 INT_R_X27Y101/NE2END2 INT_R_X27Y101/NN2BEG2 INT_R_X27Y102/NN2A2 INT_R_X27Y103/IMUX12 INT_R_X27Y103/NN2END2 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y100/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X27Y101/INT_R.NE2END2->>NN2BEG2 INT_R_X27Y103/INT_R.NN2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[12]_i_8_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX32 CLBLL_R_X27Y103/CLBLL_LL_A CLBLL_R_X27Y103/CLBLL_LL_C1 CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS12 INT_R_X27Y103/IMUX32 INT_R_X27Y103/LOGIC_OUTS12 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y103/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X27Y103/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[12]_i_9_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX35 CLBLL_R_X27Y103/CLBLL_LL_B CLBLL_R_X27Y103/CLBLL_LL_C6 CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS13 INT_R_X27Y103/IMUX35 INT_R_X27Y103/LOGIC_OUTS13 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y103/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y103/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[12] - 
wires: BRKH_INT_X26Y99/BRKH_INT_WL1END3 BRKH_INT_X27Y99/BRKH_INT_NN2BEG3 BRKH_INT_X27Y99/BRKH_INT_SS2A0 BRKH_INT_X27Y99/BRKH_INT_WL1BEG3 CLBLL_R_X27Y101/CLBLL_IMUX45 CLBLL_R_X27Y101/CLBLL_LL_D2 CLBLL_R_X27Y102/CLBLL_LL_AQ CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y103/CLBLL_IMUX4 CLBLL_R_X27Y103/CLBLL_LL_A6 CLBLL_R_X27Y98/CLBLL_BYP0 CLBLL_R_X27Y98/CLBLL_IMUX4 CLBLL_R_X27Y98/CLBLL_IMUX9 CLBLL_R_X27Y98/CLBLL_LL_A6 CLBLL_R_X27Y98/CLBLL_L_A5 CLBLL_R_X27Y98/CLBLL_L_AX CLBLM_L_X26Y100/CLBLM_IMUX0 CLBLM_L_X26Y100/CLBLM_L_A3 CLBLM_L_X26Y97/CLBLM_IMUX38 CLBLM_L_X26Y97/CLBLM_M_D3 CLBLM_L_X26Y98/CLBLM_BYP1 CLBLM_L_X26Y98/CLBLM_IMUX8 CLBLM_L_X26Y98/CLBLM_M_A5 CLBLM_L_X26Y98/CLBLM_M_AX INT_L_X26Y100/IMUX_L0 INT_L_X26Y100/WL1END_N1_3 INT_L_X26Y97/IMUX_L38 INT_L_X26Y97/WL1END3 INT_L_X26Y98/BYP_ALT1 INT_L_X26Y98/BYP_L1 INT_L_X26Y98/FAN_ALT5 INT_L_X26Y98/FAN_BOUNCE5 INT_L_X26Y98/IMUX_L8 INT_L_X26Y98/NE2BEG3 INT_L_X26Y98/NL1BEG_N3 INT_L_X26Y98/WL1END_N1_3 INT_L_X26Y99/NE2A3 INT_L_X26Y99/WL1END3 INT_R_X27Y100/NN2A3 INT_R_X27Y100/SS2BEG0 INT_R_X27Y100/SS2END0 INT_R_X27Y100/WL1BEG_N3 INT_R_X27Y101/IMUX45 INT_R_X27Y101/NN2END3 INT_R_X27Y101/NR1BEG3 INT_R_X27Y101/SS2A0 INT_R_X27Y102/LOGIC_OUTS4 INT_R_X27Y102/NL1BEG2 INT_R_X27Y102/NR1END3 INT_R_X27Y102/SS2BEG0 INT_R_X27Y103/IMUX4 INT_R_X27Y103/NL1END2 INT_R_X27Y97/WL1BEG3 INT_R_X27Y98/BYP0 INT_R_X27Y98/BYP_ALT0 INT_R_X27Y98/BYP_BOUNCE0 INT_R_X27Y98/IMUX4 INT_R_X27Y98/IMUX9 INT_R_X27Y98/SS2END0 INT_R_X27Y98/WL1BEG_N3 INT_R_X27Y99/NE2END3 INT_R_X27Y99/NN2BEG3 INT_R_X27Y99/SS2A0 INT_R_X27Y99/WL1BEG3 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y102/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y98/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y98/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y100/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X26Y97/INT_L.WL1END3->>IMUX_L38 INT_L_X26Y98/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y98/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y98/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X26Y98/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X26Y98/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X26Y98/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X26Y98/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X27Y100/INT_R.SS2END0->>SS2BEG0 INT_R_X27Y100/INT_R.SS2END0->>WL1BEG_N3 INT_R_X27Y101/INT_R.NN2END3->>IMUX45 INT_R_X27Y101/INT_R.NN2END3->>NR1BEG3 INT_R_X27Y102/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X27Y102/INT_R.NR1END3->>NL1BEG2 INT_R_X27Y103/INT_R.NL1END2->>IMUX4 INT_R_X27Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y98/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y98/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X27Y98/INT_R.SS2END0->>BYP_ALT0 INT_R_X27Y98/INT_R.SS2END0->>IMUX9 INT_R_X27Y98/INT_R.SS2END0->>WL1BEG_N3 INT_R_X27Y99/INT_R.NE2END3->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[15]_i_4_n_7 - 
wires: CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y102/CLBLL_L_AMUX CLBLL_R_X27Y103/CLBLL_NE2A2 CLBLM_L_X28Y103/CLBLM_NE2A2 CLBLM_L_X28Y105/CLBLM_IMUX27 CLBLM_L_X28Y105/CLBLM_M_B4 INT_L_X28Y103/NE2END2 INT_L_X28Y103/NN2BEG2 INT_L_X28Y104/NN2A2 INT_L_X28Y105/IMUX_L27 INT_L_X28Y105/NN2END2 INT_R_X27Y102/LOGIC_OUTS16 INT_R_X27Y102/NE2BEG2 INT_R_X27Y103/NE2A2 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X28Y103/INT_L.NE2END2->>NN2BEG2 INT_L_X28Y105/INT_L.NN2END2->>IMUX_L27 INT_R_X27Y102/INT_R.LOGIC_OUTS16->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[13]_i_2_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_ER1BEG0 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y105/CLBLM_L_D CLBLM_L_X28Y105/CLBLM_ER1BEG0 CLBLM_L_X28Y105/CLBLM_IMUX18 CLBLM_L_X28Y105/CLBLM_M_B2 INT_L_X26Y104/SE2A3 INT_L_X26Y105/LOGIC_OUTS_L11 INT_L_X26Y105/SE2BEG3 INT_L_X28Y105/ER1END0 INT_L_X28Y105/IMUX_L18 INT_R_X27Y104/ER1BEG_S0 INT_R_X27Y104/SE2END3 INT_R_X27Y105/ER1BEG0 
pips: CLBLM_L_X26Y105/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X26Y105/INT_L.LOGIC_OUTS_L11->>SE2BEG3 INT_L_X28Y105/INT_L.ER1END0->>IMUX_L18 INT_R_X27Y104/INT_R.SE2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[13]_i_3_n_0 - 
wires: CLBLM_L_X26Y105/CLBLM_IMUX41 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y105/CLBLM_L_A CLBLM_L_X26Y105/CLBLM_L_D1 INT_L_X26Y105/IMUX_L41 INT_L_X26Y105/LOGIC_OUTS_L8 
pips: CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y105/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y105/INT_L.LOGIC_OUTS_L8->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[13]_i_4_n_0 - 
wires: CLBLM_L_X26Y105/CLBLM_IMUX46 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y105/CLBLM_L_B CLBLM_L_X26Y105/CLBLM_L_BMUX CLBLM_L_X26Y105/CLBLM_L_D5 INT_L_X26Y105/IMUX_L46 INT_L_X26Y105/LOGIC_OUTS_L17 
pips: CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X26Y105/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y105/INT_L.LOGIC_OUTS_L17->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[13] - 
wires: BRKH_INT_X26Y99/BRKH_INT_SS2A0 BRKH_INT_X27Y99/BRKH_INT_SS6END0 CLBLL_R_X25Y100/CLBLL_SE2A0 CLBLL_R_X25Y101/CLBLL_SW4END0 CLBLL_R_X27Y105/CLBLL_IMUX46 CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y105/CLBLL_L_AQ CLBLL_R_X27Y105/CLBLL_L_D5 CLBLL_R_X27Y98/CLBLL_BYP5 CLBLL_R_X27Y98/CLBLL_IMUX12 CLBLL_R_X27Y98/CLBLL_IMUX19 CLBLL_R_X27Y98/CLBLL_LL_B6 CLBLL_R_X27Y98/CLBLL_L_B2 CLBLL_R_X27Y98/CLBLL_L_BX CLBLM_L_X26Y100/CLBLM_IMUX16 CLBLM_L_X26Y100/CLBLM_L_B3 CLBLM_L_X26Y100/CLBLM_SE2A0 CLBLM_L_X26Y101/CLBLM_SW4END0 CLBLM_L_X26Y105/CLBLM_IMUX3 CLBLM_L_X26Y105/CLBLM_L_A2 CLBLM_L_X26Y98/CLBLM_BYP4 CLBLM_L_X26Y98/CLBLM_IMUX1 CLBLM_L_X26Y98/CLBLM_IMUX17 CLBLM_L_X26Y98/CLBLM_M_A3 CLBLM_L_X26Y98/CLBLM_M_B3 CLBLM_L_X26Y98/CLBLM_M_BX INT_L_X26Y100/IMUX_L16 INT_L_X26Y100/SE2END0 INT_L_X26Y100/SS2BEG0 INT_L_X26Y101/SW6E0 INT_L_X26Y102/SW6D0 INT_L_X26Y103/SW6C0 INT_L_X26Y104/SW6B0 INT_L_X26Y105/IMUX_L3 INT_L_X26Y105/SW6A0 INT_L_X26Y105/WR1END1 INT_L_X26Y98/BYP_ALT4 INT_L_X26Y98/BYP_L4 INT_L_X26Y98/IMUX_L1 INT_L_X26Y98/IMUX_L17 INT_L_X26Y98/SR1BEG_S0 INT_L_X26Y98/SS2END0 INT_L_X26Y98/WL1END3 INT_L_X26Y99/SS2A0 INT_L_X26Y99/WL1END_N1_3 INT_R_X25Y100/SE2A0 INT_R_X25Y101/SE2BEG0 INT_R_X25Y101/SW6END0 INT_R_X27Y100/SS6E0 INT_R_X27Y101/SS6D0 INT_R_X27Y102/SS6C0 INT_R_X27Y103/SS6B0 INT_R_X27Y104/SS6A0 INT_R_X27Y105/IMUX46 INT_R_X27Y105/LOGIC_OUTS0 INT_R_X27Y105/NL1BEG_N3 INT_R_X27Y105/SS6BEG0 INT_R_X27Y105/SW6BEG0 INT_R_X27Y105/WR1BEG1 INT_R_X27Y98/BYP5 INT_R_X27Y98/BYP_ALT5 INT_R_X27Y98/IMUX12 INT_R_X27Y98/IMUX19 INT_R_X27Y98/SR1END1 INT_R_X27Y98/WL1BEG3 INT_R_X27Y99/SR1BEG1 INT_R_X27Y99/SS6END0 INT_R_X27Y99/WL1BEG_N3 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y105/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y98/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y98/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y100/INT_L.SE2END0->>IMUX_L16 INT_L_X26Y100/INT_L.SE2END0->>SS2BEG0 INT_L_X26Y105/INT_L.WR1END1->>IMUX_L3 INT_L_X26Y98/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y98/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X26Y98/INT_L.SS2END0->>IMUX_L1 INT_L_X26Y98/INT_L.SS2END0->>IMUX_L17 INT_L_X26Y98/INT_L.WL1END3->>SR1BEG_S0 INT_R_X25Y101/INT_R.SW6END0->>SE2BEG0 INT_R_X27Y105/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X27Y105/INT_R.LOGIC_OUTS0->>SS6BEG0 INT_R_X27Y105/INT_R.LOGIC_OUTS0->>SW6BEG0 INT_R_X27Y105/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X27Y105/INT_R.NL1BEG_N3->>IMUX46 INT_R_X27Y98/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y98/INT_R.SR1END1->>BYP_ALT5 INT_R_X27Y98/INT_R.SR1END1->>IMUX12 INT_R_X27Y98/INT_R.SR1END1->>IMUX19 INT_R_X27Y99/INT_R.SS6END0->>SR1BEG1 INT_R_X27Y99/INT_R.SS6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[13]_i_5_n_0 - 
wires: CLBLM_L_X26Y105/CLBLM_IMUX26 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y105/CLBLM_L_B4 CLBLM_L_X26Y105/CLBLM_M_AMUX INT_L_X26Y105/IMUX_L26 INT_L_X26Y105/LOGIC_OUTS_L20 INT_L_X26Y105/NE2BEG2 INT_L_X26Y105/WL1END1 INT_L_X26Y106/NE2A2 INT_R_X27Y105/SL1END2 INT_R_X27Y105/WL1BEG1 INT_R_X27Y106/NE2END2 INT_R_X27Y106/SL1BEG2 
pips: CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y105/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X26Y105/INT_L.WL1END1->>IMUX_L26 INT_R_X27Y105/INT_R.SL1END2->>WL1BEG1 INT_R_X27Y106/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[15]_i_4_n_6 - 
wires: CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y102/CLBLL_L_BMUX CLBLL_R_X27Y103/CLBLL_NE2A3 CLBLL_R_X27Y104/CLBLL_IMUX5 CLBLL_R_X27Y104/CLBLL_L_A6 CLBLL_R_X27Y104/CLBLL_NW2A3 CLBLM_L_X28Y103/CLBLM_NE2A3 CLBLM_L_X28Y104/CLBLM_NW2A3 INT_L_X28Y103/NE2END3 INT_L_X28Y103/NW2BEG3 INT_L_X28Y104/NW2A3 INT_R_X27Y102/LOGIC_OUTS17 INT_R_X27Y102/NE2BEG3 INT_R_X27Y103/NE2A3 INT_R_X27Y104/IMUX5 INT_R_X27Y104/NW2END3 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X28Y103/INT_L.NE2END3->>NW2BEG3 INT_R_X27Y102/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X27Y104/INT_R.NW2END3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[14]_i_2_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_IMUX6 CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y104/CLBLL_L_A1 CLBLL_R_X27Y104/CLBLL_L_D INT_R_X27Y104/IMUX6 INT_R_X27Y104/LOGIC_OUTS11 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X27Y104/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[14]_i_3_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_IMUX46 CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y104/CLBLL_L_B CLBLL_R_X27Y104/CLBLL_L_BMUX CLBLL_R_X27Y104/CLBLL_L_D5 INT_R_X27Y104/IMUX46 INT_R_X27Y104/LOGIC_OUTS17 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X27Y104/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X27Y104/INT_R.LOGIC_OUTS17->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[14]_i_4_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_IMUX37 CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y104/CLBLL_L_C CLBLL_R_X27Y104/CLBLL_L_D4 INT_R_X27Y104/IMUX37 INT_R_X27Y104/LOGIC_OUTS10 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y104/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y104/INT_R.LOGIC_OUTS10->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[14] - 
wires: BRKH_INT_X26Y99/BRKH_INT_SE2A1 BRKH_INT_X27Y99/BRKH_INT_SS2A2 CLBLL_R_X25Y100/CLBLL_ER1BEG1 CLBLL_R_X25Y100/CLBLL_SW4END0 CLBLL_R_X27Y104/CLBLL_IMUX25 CLBLL_R_X27Y104/CLBLL_IMUX43 CLBLL_R_X27Y104/CLBLL_LL_AQ CLBLL_R_X27Y104/CLBLL_LL_D6 CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y104/CLBLL_L_B5 CLBLL_R_X27Y98/CLBLL_BYP2 CLBLL_R_X27Y98/CLBLL_IMUX34 CLBLL_R_X27Y98/CLBLL_IMUX35 CLBLL_R_X27Y98/CLBLL_LL_C6 CLBLL_R_X27Y98/CLBLL_L_C6 CLBLL_R_X27Y98/CLBLL_L_CX CLBLM_L_X26Y100/CLBLM_ER1BEG1 CLBLM_L_X26Y100/CLBLM_IMUX34 CLBLM_L_X26Y100/CLBLM_L_C6 CLBLM_L_X26Y100/CLBLM_SW4END0 CLBLM_L_X26Y98/CLBLM_IMUX12 CLBLM_L_X26Y98/CLBLM_IMUX35 CLBLM_L_X26Y98/CLBLM_M_B6 CLBLM_L_X26Y98/CLBLM_M_C6 INT_L_X26Y100/ER1BEG2 INT_L_X26Y100/ER1END1 INT_L_X26Y100/IMUX_L34 INT_L_X26Y100/SE2BEG1 INT_L_X26Y100/SW6E0 INT_L_X26Y101/SW6D0 INT_L_X26Y102/SW6C0 INT_L_X26Y103/SW6B0 INT_L_X26Y104/SW6A0 INT_L_X26Y98/IMUX_L12 INT_L_X26Y98/IMUX_L35 INT_L_X26Y98/SW2END1 INT_L_X26Y99/SE2A1 INT_R_X25Y100/ER1BEG1 INT_R_X25Y100/SW6END0 INT_R_X27Y100/ER1END2 INT_R_X27Y100/SS2BEG2 INT_R_X27Y104/BYP_ALT1 INT_R_X27Y104/BYP_BOUNCE1 INT_R_X27Y104/IMUX25 INT_R_X27Y104/IMUX43 INT_R_X27Y104/LOGIC_OUTS4 INT_R_X27Y104/SW6BEG0 INT_R_X27Y98/BYP2 INT_R_X27Y98/BYP_ALT2 INT_R_X27Y98/IMUX34 INT_R_X27Y98/IMUX35 INT_R_X27Y98/SL1END1 INT_R_X27Y98/SS2END2 INT_R_X27Y98/SW2A1 INT_R_X27Y99/SE2END1 INT_R_X27Y99/SL1BEG1 INT_R_X27Y99/SS2A2 INT_R_X27Y99/SW2BEG1 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y104/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y98/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X26Y100/INT_L.ER1END1->>ER1BEG2 INT_L_X26Y100/INT_L.ER1END1->>IMUX_L34 INT_L_X26Y100/INT_L.ER1END1->>SE2BEG1 INT_L_X26Y98/INT_L.SW2END1->>IMUX_L12 INT_L_X26Y98/INT_L.SW2END1->>IMUX_L35 INT_R_X25Y100/INT_R.SW6END0->>ER1BEG1 INT_R_X27Y100/INT_R.ER1END2->>SS2BEG2 INT_R_X27Y104/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y104/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X27Y104/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X27Y104/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X27Y104/INT_R.LOGIC_OUTS4->>SW6BEG0 INT_R_X27Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y98/INT_R.SL1END1->>IMUX34 INT_R_X27Y98/INT_R.SL1END1->>IMUX35 INT_R_X27Y98/INT_R.SS2END2->>BYP_ALT2 INT_R_X27Y99/INT_R.SE2END1->>SL1BEG1 INT_R_X27Y99/INT_R.SE2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

raddrhold[14]_i_5_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NE6A0 CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y99/CLBLL_L_CMUX CLBLL_R_X25Y99/CLBLL_NE4BEG0 CLBLL_R_X27Y104/CLBLL_IMUX23 CLBLL_R_X27Y104/CLBLL_L_C3 CLBLM_L_X26Y99/CLBLM_NE4BEG0 INT_L_X26Y100/NE6B0 INT_L_X26Y101/NE6C0 INT_L_X26Y102/NE6D0 INT_L_X26Y103/NE6E0 INT_L_X26Y99/NE6A0 INT_R_X25Y99/LOGIC_OUTS18 INT_R_X25Y99/NE6BEG0 INT_R_X27Y103/NE6END0 INT_R_X27Y103/NL1BEG_N3 INT_R_X27Y103/NR1BEG3 INT_R_X27Y104/IMUX23 INT_R_X27Y104/NR1END3 
pips: CLBLL_R_X25Y99/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 INT_R_X25Y99/INT_R.LOGIC_OUTS18->>NE6BEG0 INT_R_X27Y103/INT_R.NE6END0->>NL1BEG_N3 INT_R_X27Y103/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X27Y104/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_1_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_NN2A2 BRKH_INT_X28Y99/BRKH_INT_NW2BEG2 CLBLL_R_X27Y100/CLBLL_FAN7 CLBLL_R_X27Y100/CLBLL_LL_CE CLBLL_R_X27Y100/CLBLL_NW2A2 CLBLL_R_X27Y101/CLBLL_FAN7 CLBLL_R_X27Y101/CLBLL_LL_CE CLBLL_R_X27Y101/CLBLL_NW2A2 CLBLL_R_X27Y103/CLBLL_FAN6 CLBLL_R_X27Y103/CLBLL_L_CE CLBLL_R_X27Y103/CLBLL_NW2A2 CLBLL_R_X27Y104/CLBLL_FAN6 CLBLL_R_X27Y104/CLBLL_L_CE CLBLL_R_X27Y105/CLBLL_WL1END0 CLBLL_R_X27Y93/CLBLL_EE4A1 CLBLL_R_X27Y97/CLBLL_FAN7 CLBLL_R_X27Y97/CLBLL_LL_CE CLBLL_R_X27Y97/CLBLL_NW2A2 CLBLL_R_X29Y93/CLBLL_EE4C1 CLBLL_R_X29Y93/CLBLL_FAN7 CLBLL_R_X29Y93/CLBLL_LL_CE CLBLL_R_X29Y93/CLBLL_WR1END2 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y93/CLBLM_L_B CLBLM_L_X28Y100/CLBLM_FAN7 CLBLM_L_X28Y100/CLBLM_M_CE CLBLM_L_X28Y100/CLBLM_NW2A2 CLBLM_L_X28Y101/CLBLM_NW2A2 CLBLM_L_X28Y103/CLBLM_NW2A2 CLBLM_L_X28Y105/CLBLM_FAN7 CLBLM_L_X28Y105/CLBLM_M_CE CLBLM_L_X28Y105/CLBLM_WL1END0 CLBLM_L_X28Y93/CLBLM_EE4A1 CLBLM_L_X28Y95/CLBLM_FAN7 CLBLM_L_X28Y95/CLBLM_M_CE CLBLM_L_X28Y96/CLBLM_FAN7 CLBLM_L_X28Y96/CLBLM_M_CE CLBLM_L_X28Y97/CLBLM_FAN7 CLBLM_L_X28Y97/CLBLM_M_CE CLBLM_L_X28Y97/CLBLM_NW2A2 CLBLM_L_X30Y93/CLBLM_EE4C1 CLBLM_L_X30Y93/CLBLM_WR1END2 INT_L_X26Y93/EE4BEG1 INT_L_X26Y93/LOGIC_OUTS_L9 INT_L_X28Y100/FAN_ALT7 INT_L_X28Y100/FAN_L7 INT_L_X28Y100/NN2BEG2 INT_L_X28Y100/NN2END2 INT_L_X28Y100/NW2A2 INT_L_X28Y100/NW2BEG2 INT_L_X28Y101/NN2A2 INT_L_X28Y101/NW2A2 INT_L_X28Y102/NN2END2 INT_L_X28Y102/NR1BEG2 INT_L_X28Y102/NW2BEG2 INT_L_X28Y103/NE2BEG2 INT_L_X28Y103/NR1END2 INT_L_X28Y103/NW2A2 INT_L_X28Y104/NE2A2 INT_L_X28Y105/FAN_ALT7 INT_L_X28Y105/FAN_L7 INT_L_X28Y105/NW2END2 INT_L_X28Y105/WL1BEG0 INT_L_X28Y93/EE4B1 INT_L_X28Y93/NL1BEG2 INT_L_X28Y93/WR1END3 INT_L_X28Y94/NL1END2 INT_L_X28Y94/NN2BEG2 INT_L_X28Y94/NR1BEG2 INT_L_X28Y95/FAN_ALT7 INT_L_X28Y95/FAN_L7 INT_L_X28Y95/NN2A2 INT_L_X28Y95/NR1END2 INT_L_X28Y96/FAN_ALT7 INT_L_X28Y96/FAN_L7 INT_L_X28Y96/NN2BEG2 INT_L_X28Y96/NN2END2 INT_L_X28Y96/NR1BEG2 INT_L_X28Y96/NW2BEG2 INT_L_X28Y97/FAN_ALT7 INT_L_X28Y97/FAN_L7 INT_L_X28Y97/NN2A2 INT_L_X28Y97/NN2BEG2 INT_L_X28Y97/NR1END2 INT_L_X28Y97/NW2A2 INT_L_X28Y98/NN2A2 INT_L_X28Y98/NN2BEG2 INT_L_X28Y98/NN2END2 INT_L_X28Y99/NN2A2 INT_L_X28Y99/NN2END2 INT_L_X28Y99/NW2BEG2 INT_L_X30Y93/EE4END1 INT_L_X30Y93/WR1BEG2 INT_R_X27Y100/FAN7 INT_R_X27Y100/FAN_ALT7 INT_R_X27Y100/NW2END2 INT_R_X27Y101/FAN7 INT_R_X27Y101/FAN_ALT7 INT_R_X27Y101/NW2END2 INT_R_X27Y103/FAN6 INT_R_X27Y103/FAN_ALT6 INT_R_X27Y103/NW2END2 INT_R_X27Y104/FAN6 INT_R_X27Y104/FAN_ALT6 INT_R_X27Y104/SR1END1 INT_R_X27Y105/SR1BEG1 INT_R_X27Y105/WL1END0 INT_R_X27Y93/EE4A1 INT_R_X27Y97/FAN7 INT_R_X27Y97/FAN_ALT7 INT_R_X27Y97/NW2END2 INT_R_X29Y104/NE2END2 INT_R_X29Y104/NW2BEG2 INT_R_X29Y105/NW2A2 INT_R_X29Y93/EE4C1 INT_R_X29Y93/FAN7 INT_R_X29Y93/FAN_ALT7 INT_R_X29Y93/WR1BEG3 INT_R_X29Y93/WR1END2 VBRK_X73Y97/VBRK_EE4C1 VBRK_X73Y97/VBRK_WR1END2 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y101/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y103/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y104/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y97/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y93/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X26Y93/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y100/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y105/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y95/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y96/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y97/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X26Y93/INT_L.LOGIC_OUTS_L9->>EE4BEG1 INT_L_X28Y100/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y100/INT_L.NN2END2->>FAN_ALT7 INT_L_X28Y100/INT_L.NN2END2->>NN2BEG2 INT_L_X28Y100/INT_L.NN2END2->>NW2BEG2 INT_L_X28Y102/INT_L.NN2END2->>NR1BEG2 INT_L_X28Y102/INT_L.NN2END2->>NW2BEG2 INT_L_X28Y103/INT_L.NR1END2->>NE2BEG2 INT_L_X28Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y105/INT_L.NW2END2->>FAN_ALT7 INT_L_X28Y105/INT_L.NW2END2->>WL1BEG0 INT_L_X28Y93/INT_L.WR1END3->>NL1BEG2 INT_L_X28Y94/INT_L.NL1END2->>NN2BEG2 INT_L_X28Y94/INT_L.NL1END2->>NR1BEG2 INT_L_X28Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y95/INT_L.NR1END2->>FAN_ALT7 INT_L_X28Y96/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y96/INT_L.NN2END2->>FAN_ALT7 INT_L_X28Y96/INT_L.NN2END2->>NN2BEG2 INT_L_X28Y96/INT_L.NN2END2->>NR1BEG2 INT_L_X28Y96/INT_L.NN2END2->>NW2BEG2 INT_L_X28Y97/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y97/INT_L.NR1END2->>FAN_ALT7 INT_L_X28Y97/INT_L.NR1END2->>NN2BEG2 INT_L_X28Y98/INT_L.NN2END2->>NN2BEG2 INT_L_X28Y99/INT_L.NN2END2->>NW2BEG2 INT_L_X30Y93/INT_L.EE4END1->>WR1BEG2 INT_R_X27Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y100/INT_R.NW2END2->>FAN_ALT7 INT_R_X27Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y101/INT_R.NW2END2->>FAN_ALT7 INT_R_X27Y103/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y103/INT_R.NW2END2->>FAN_ALT6 INT_R_X27Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y104/INT_R.SR1END1->>FAN_ALT6 INT_R_X27Y105/INT_R.WL1END0->>SR1BEG1 INT_R_X27Y97/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y97/INT_R.NW2END2->>FAN_ALT7 INT_R_X29Y104/INT_R.NE2END2->>NW2BEG2 INT_R_X29Y93/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y93/INT_R.WR1END2->>FAN_ALT7 INT_R_X29Y93/INT_R.WR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

raddrhold[15]_i_3_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y90/CLBLL_L_A CLBLL_R_X25Y91/CLBLL_NE2A0 CLBLM_L_X26Y91/CLBLM_NE2A0 CLBLM_L_X26Y93/CLBLM_IMUX16 CLBLM_L_X26Y93/CLBLM_L_B3 INT_L_X26Y90/NE2END_S3_0 INT_L_X26Y91/NE2END0 INT_L_X26Y91/NN2BEG0 INT_L_X26Y92/NN2A0 INT_L_X26Y92/NN2END_S2_0 INT_L_X26Y93/IMUX_L16 INT_L_X26Y93/NN2END0 INT_R_X25Y90/LOGIC_OUTS8 INT_R_X25Y90/NE2BEG0 INT_R_X25Y91/NE2A0 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X26Y91/INT_L.NE2END0->>NN2BEG0 INT_L_X26Y93/INT_L.NN2END0->>IMUX_L16 INT_R_X25Y90/INT_R.LOGIC_OUTS8->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_10_n_0 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX47 CLBLL_R_X27Y106/CLBLL_LL_B CLBLL_R_X27Y106/CLBLL_LL_BMUX CLBLL_R_X27Y106/CLBLL_LL_D5 CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS21 INT_R_X27Y106/IMUX47 INT_R_X27Y106/LOGIC_OUTS21 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X27Y106/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X27Y106/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y106/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[15] - 
wires: BRKH_INT_X27Y99/BRKH_INT_SS2A1 CLBLL_R_X27Y103/CLBLL_IMUX40 CLBLL_R_X27Y103/CLBLL_LL_D1 CLBLL_R_X27Y105/CLBLL_LL_AQ CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y106/CLBLL_IMUX24 CLBLL_R_X27Y106/CLBLL_LL_B5 CLBLL_R_X27Y98/CLBLL_IMUX42 CLBLL_R_X27Y98/CLBLL_IMUX43 CLBLL_R_X27Y98/CLBLL_LL_D6 CLBLL_R_X27Y98/CLBLL_L_D6 CLBLM_L_X26Y100/CLBLM_IMUX39 CLBLM_L_X26Y100/CLBLM_L_D3 CLBLM_L_X26Y98/CLBLM_IMUX32 CLBLM_L_X26Y98/CLBLM_M_C1 INT_L_X26Y100/IMUX_L39 INT_L_X26Y100/WL1END3 INT_L_X26Y101/WL1END_N1_3 INT_L_X26Y98/IMUX_L32 INT_L_X26Y98/WL1END0 INT_R_X27Y100/SR1END1 INT_R_X27Y100/SS2BEG1 INT_R_X27Y100/WL1BEG3 INT_R_X27Y101/SR1BEG1 INT_R_X27Y101/SS2END0 INT_R_X27Y101/WL1BEG_N3 INT_R_X27Y102/SS2A0 INT_R_X27Y103/IMUX40 INT_R_X27Y103/SS2BEG0 INT_R_X27Y103/SS2END0 INT_R_X27Y104/SS2A0 INT_R_X27Y105/LOGIC_OUTS4 INT_R_X27Y105/NR1BEG0 INT_R_X27Y105/SS2BEG0 INT_R_X27Y106/IMUX24 INT_R_X27Y106/NR1END0 INT_R_X27Y98/IMUX42 INT_R_X27Y98/IMUX43 INT_R_X27Y98/SS2END1 INT_R_X27Y98/WL1BEG0 INT_R_X27Y99/SS2A1 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y105/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y98/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X26Y100/INT_L.WL1END3->>IMUX_L39 INT_L_X26Y98/INT_L.WL1END0->>IMUX_L32 INT_R_X27Y100/INT_R.SR1END1->>SS2BEG1 INT_R_X27Y101/INT_R.SS2END0->>SR1BEG1 INT_R_X27Y101/INT_R.SS2END0->>WL1BEG_N3 INT_R_X27Y103/INT_R.SS2END0->>IMUX40 INT_R_X27Y103/INT_R.SS2END0->>SS2BEG0 INT_R_X27Y105/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X27Y105/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X27Y106/INT_R.NR1END0->>IMUX24 INT_R_X27Y98/INT_R.SS2END1->>IMUX42 INT_R_X27Y98/INT_R.SS2END1->>IMUX43 INT_R_X27Y98/INT_R.SS2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

raddrhold[15]_i_11_n_0 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX44 CLBLL_R_X27Y106/CLBLL_LL_C CLBLL_R_X27Y106/CLBLL_LL_D4 CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS14 INT_R_X27Y106/IMUX44 INT_R_X27Y106/LOGIC_OUTS14 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y106/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y106/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_13_n_0 - 
wires: CLBLL_R_X27Y106/CLBLL_IMUX29 CLBLL_R_X27Y106/CLBLL_LL_C2 CLBLL_R_X27Y106/CLBLL_NE4C2 CLBLL_R_X27Y106/CLBLL_WR1END3 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y102/CLBLM_M_AMUX CLBLM_L_X28Y106/CLBLM_NE4C2 CLBLM_L_X28Y106/CLBLM_WR1END3 INT_L_X26Y102/LOGIC_OUTS_L20 INT_L_X26Y102/NE6BEG2 INT_L_X28Y106/NE6END2 INT_L_X28Y106/WR1BEG3 INT_R_X27Y102/NE6A2 INT_R_X27Y103/NE6B2 INT_R_X27Y104/NE6C2 INT_R_X27Y105/NE6D2 INT_R_X27Y106/IMUX29 INT_R_X27Y106/NE6E2 INT_R_X27Y106/WR1END3 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y102/INT_L.LOGIC_OUTS_L20->>NE6BEG2 INT_L_X28Y106/INT_L.NE6END2->>WR1BEG3 INT_R_X27Y106/INT_R.WR1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_12_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX34 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y89/CLBLL_L_B CLBLL_R_X25Y89/CLBLL_L_C6 INT_R_X25Y89/IMUX34 INT_R_X25Y89/LOGIC_OUTS9 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X25Y89/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_14_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX19 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y89/CLBLL_L_AMUX CLBLL_R_X25Y89/CLBLL_L_B2 INT_R_X25Y89/FAN_ALT5 INT_R_X25Y89/FAN_BOUNCE5 INT_R_X25Y89/IMUX19 INT_R_X25Y89/LOGIC_OUTS16 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X25Y89/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y89/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X25Y89/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[15]_i_4_n_5 - 
wires: CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y102/CLBLL_L_CMUX CLBLL_R_X27Y103/CLBLL_NE2A0 CLBLM_L_X28Y103/CLBLM_NE2A0 CLBLM_L_X28Y105/CLBLM_IMUX32 CLBLM_L_X28Y105/CLBLM_M_C1 INT_L_X28Y102/NE2END_S3_0 INT_L_X28Y103/NE2END0 INT_L_X28Y103/NR1BEG0 INT_L_X28Y104/NR1BEG0 INT_L_X28Y104/NR1END0 INT_L_X28Y105/IMUX_L32 INT_L_X28Y105/NR1END0 INT_R_X27Y102/LOGIC_OUTS18 INT_R_X27Y102/NE2BEG0 INT_R_X27Y103/NE2A0 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X28Y103/INT_L.NE2END0->>NR1BEG0 INT_L_X28Y104/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y105/INT_L.NR1END0->>IMUX_L32 INT_R_X27Y102/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_5_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_SE2A3 CLBLL_R_X27Y106/CLBLL_LL_D CLBLL_R_X27Y106/CLBLL_LOGIC_OUTS15 CLBLM_L_X28Y105/CLBLM_IMUX22 CLBLM_L_X28Y105/CLBLM_M_C3 CLBLM_L_X28Y105/CLBLM_SE2A3 INT_L_X28Y105/IMUX_L22 INT_L_X28Y105/SE2END3 INT_R_X27Y105/SE2A3 INT_R_X27Y106/LOGIC_OUTS15 INT_R_X27Y106/SE2BEG3 
pips: CLBLL_R_X27Y106/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X28Y105/INT_L.SE2END3->>IMUX_L22 INT_R_X27Y106/INT_R.LOGIC_OUTS15->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[15]_i_6_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y89/CLBLL_L_C CLBLL_R_X25Y90/CLBLL_IMUX9 CLBLL_R_X25Y90/CLBLL_L_A5 INT_R_X25Y89/LOGIC_OUTS10 INT_R_X25Y89/NL1BEG1 INT_R_X25Y90/IMUX9 INT_R_X25Y90/NL1END1 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X25Y89/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X25Y90/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_13_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_EE2BEG2 CLBLL_R_X23Y89/CLBLL_IMUX16 CLBLL_R_X23Y89/CLBLL_IMUX42 CLBLL_R_X23Y89/CLBLL_L_B3 CLBLL_R_X23Y89/CLBLL_L_D6 CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y91/CLBLL_L_C CLBLL_R_X25Y89/CLBLL_ER1BEG3 CLBLL_R_X25Y89/CLBLL_IMUX21 CLBLL_R_X25Y89/CLBLL_IMUX7 CLBLL_R_X25Y89/CLBLL_LL_A1 CLBLL_R_X25Y89/CLBLL_L_C4 CLBLM_L_X22Y89/CLBLM_IMUX13 CLBLM_L_X22Y89/CLBLM_IMUX29 CLBLM_L_X22Y89/CLBLM_L_B6 CLBLM_L_X22Y89/CLBLM_M_C2 CLBLM_L_X22Y90/CLBLM_IMUX1 CLBLM_L_X22Y90/CLBLM_IMUX16 CLBLM_L_X22Y90/CLBLM_IMUX28 CLBLM_L_X22Y90/CLBLM_L_B3 CLBLM_L_X22Y90/CLBLM_M_A3 CLBLM_L_X22Y90/CLBLM_M_C4 CLBLM_L_X24Y89/CLBLM_EE2BEG2 CLBLM_L_X24Y89/CLBLM_IMUX6 CLBLM_L_X24Y89/CLBLM_L_A1 CLBLM_L_X26Y89/CLBLM_ER1BEG3 CLBLM_L_X26Y89/CLBLM_IMUX7 CLBLM_L_X26Y89/CLBLM_M_A1 INT_L_X22Y89/IMUX_L13 INT_L_X22Y89/IMUX_L29 INT_L_X22Y89/SE2A2 INT_L_X22Y89/SL1END2 INT_L_X22Y90/FAN_ALT5 INT_L_X22Y90/FAN_ALT7 INT_L_X22Y90/FAN_BOUNCE5 INT_L_X22Y90/FAN_BOUNCE7 INT_L_X22Y90/IMUX_L1 INT_L_X22Y90/IMUX_L16 INT_L_X22Y90/IMUX_L28 INT_L_X22Y90/SE2BEG2 INT_L_X22Y90/SL1BEG2 INT_L_X22Y90/SW2END2 INT_L_X24Y89/EE2A2 INT_L_X24Y89/IMUX_L6 INT_L_X24Y89/WR1END3 INT_L_X26Y89/ER1END3 INT_L_X26Y89/IMUX_L7 INT_L_X26Y90/ER1END_N3_3 INT_R_X23Y89/EE2BEG2 INT_R_X23Y89/FAN_ALT7 INT_R_X23Y89/FAN_BOUNCE7 INT_R_X23Y89/IMUX16 INT_R_X23Y89/IMUX42 INT_R_X23Y89/SE2END2 INT_R_X23Y90/SW2A2 INT_R_X23Y91/LOGIC_OUTS10 INT_R_X23Y91/SW2BEG2 INT_R_X25Y89/BYP_ALT3 INT_R_X25Y89/BYP_BOUNCE3 INT_R_X25Y89/EE2END2 INT_R_X25Y89/ER1BEG3 INT_R_X25Y89/IMUX21 INT_R_X25Y89/IMUX7 INT_R_X25Y89/WR1BEG3 INT_R_X25Y90/BYP_BOUNCE_N3_3 VBRK_X60Y93/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y89/INT_L.SL1END2->>IMUX_L13 INT_L_X22Y89/INT_L.SL1END2->>IMUX_L29 INT_L_X22Y90/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y90/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y90/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X22Y90/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X22Y90/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X22Y90/INT_L.SW2END2->>FAN_ALT5 INT_L_X22Y90/INT_L.SW2END2->>IMUX_L28 INT_L_X22Y90/INT_L.SW2END2->>SE2BEG2 INT_L_X22Y90/INT_L.SW2END2->>SL1BEG2 INT_L_X24Y89/INT_L.WR1END3->>IMUX_L6 INT_L_X26Y89/INT_L.ER1END3->>IMUX_L7 INT_R_X23Y89/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y89/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X23Y89/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X23Y89/INT_R.SE2END2->>EE2BEG2 INT_R_X23Y89/INT_R.SE2END2->>FAN_ALT7 INT_R_X23Y91/INT_R.LOGIC_OUTS10->>SW2BEG2 INT_R_X25Y89/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y89/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X25Y89/INT_R.EE2END2->>BYP_ALT3 INT_R_X25Y89/INT_R.EE2END2->>ER1BEG3 INT_R_X25Y89/INT_R.EE2END2->>IMUX21 INT_R_X25Y89/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

state[4]_i_14_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_WW2A2 CLBLL_R_X25Y89/CLBLL_IMUX30 CLBLL_R_X25Y89/CLBLL_L_C5 CLBLM_L_X22Y89/CLBLM_IMUX14 CLBLM_L_X22Y89/CLBLM_L_B1 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y89/CLBLM_L_C CLBLM_L_X24Y89/CLBLM_WW2A2 INT_L_X22Y89/IMUX_L14 INT_L_X22Y89/WW2END2 INT_L_X24Y89/ER1BEG3 INT_L_X24Y89/LOGIC_OUTS_L10 INT_L_X24Y89/WW2BEG2 INT_R_X23Y89/WW2A2 INT_R_X25Y89/ER1END3 INT_R_X25Y89/IMUX30 INT_R_X25Y90/ER1END_N3_3 VBRK_X60Y93/VBRK_WW2A2 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y89/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X22Y89/INT_L.WW2END2->>IMUX_L14 INT_L_X24Y89/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_L_X24Y89/INT_L.LOGIC_OUTS_L10->>WW2BEG2 INT_R_X25Y89/INT_R.ER1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

raddrhold[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[4]_i_2_n_7 - 
wires: CLBLL_R_X27Y96/CLBLL_SE2A2 CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y99/CLBLL_L_AMUX CLBLM_L_X28Y96/CLBLM_IMUX4 CLBLM_L_X28Y96/CLBLM_M_A6 CLBLM_L_X28Y96/CLBLM_SE2A2 INT_L_X28Y96/IMUX_L4 INT_L_X28Y96/SE2END2 INT_R_X27Y96/SE2A2 INT_R_X27Y97/SE2BEG2 INT_R_X27Y97/SS2END2 INT_R_X27Y98/SS2A2 INT_R_X27Y99/LOGIC_OUTS16 INT_R_X27Y99/SS2BEG2 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y96/INT_L.SE2END2->>IMUX_L4 INT_R_X27Y97/INT_R.SS2END2->>SE2BEG2 INT_R_X27Y99/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[1]_i_2_n_0 - 
wires: CLBLM_L_X28Y96/CLBLM_IMUX7 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y96/CLBLM_M_A1 CLBLM_L_X28Y96/CLBLM_M_D INT_L_X28Y96/IMUX_L7 INT_L_X28Y96/LOGIC_OUTS_L15 
pips: CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X28Y96/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[1]_i_3_n_0 - 
wires: CLBLM_L_X28Y96/CLBLM_IMUX43 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y96/CLBLM_M_B CLBLM_L_X28Y96/CLBLM_M_D6 INT_L_X28Y96/IMUX_L43 INT_L_X28Y96/LOGIC_OUTS_L13 
pips: CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y96/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y96/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[1]_i_4_n_0 - 
wires: CLBLL_R_X27Y96/CLBLL_SE2A0 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y96/CLBLM_L_B CLBLM_L_X26Y96/CLBLM_L_BMUX CLBLM_L_X28Y96/CLBLM_IMUX40 CLBLM_L_X28Y96/CLBLM_M_D1 CLBLM_L_X28Y96/CLBLM_SE2A0 INT_L_X26Y96/ER1BEG_S0 INT_L_X26Y96/LOGIC_OUTS_L17 INT_L_X26Y97/ER1BEG0 INT_L_X28Y96/IMUX_L40 INT_L_X28Y96/SE2END0 INT_R_X27Y96/SE2A0 INT_R_X27Y97/ER1END0 INT_R_X27Y97/SE2BEG0 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X26Y96/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y96/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_L_X28Y96/INT_L.SE2END0->>IMUX_L40 INT_R_X27Y97/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[1] - 
wires: CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y93/CLBLL_L_AQ CLBLL_R_X27Y95/CLBLL_BYP4 CLBLL_R_X27Y95/CLBLL_BYP5 CLBLL_R_X27Y95/CLBLL_IMUX16 CLBLL_R_X27Y95/CLBLL_IMUX17 CLBLL_R_X27Y95/CLBLL_LL_B3 CLBLL_R_X27Y95/CLBLL_LL_BX CLBLL_R_X27Y95/CLBLL_L_B3 CLBLL_R_X27Y95/CLBLL_L_BX CLBLL_R_X27Y96/CLBLL_NE2A0 CLBLL_R_X27Y96/CLBLL_WR1END1 CLBLM_L_X26Y95/CLBLM_BYP4 CLBLM_L_X26Y95/CLBLM_IMUX15 CLBLM_L_X26Y95/CLBLM_IMUX7 CLBLM_L_X26Y95/CLBLM_M_A1 CLBLM_L_X26Y95/CLBLM_M_B1 CLBLM_L_X26Y95/CLBLM_M_BX CLBLM_L_X26Y97/CLBLM_IMUX25 CLBLM_L_X26Y97/CLBLM_L_B5 CLBLM_L_X28Y95/CLBLM_IMUX47 CLBLM_L_X28Y95/CLBLM_M_D5 CLBLM_L_X28Y96/CLBLM_IMUX24 CLBLM_L_X28Y96/CLBLM_M_B5 CLBLM_L_X28Y96/CLBLM_NE2A0 CLBLM_L_X28Y96/CLBLM_WR1END1 INT_L_X26Y95/BYP_ALT4 INT_L_X26Y95/BYP_L4 INT_L_X26Y95/IMUX_L15 INT_L_X26Y95/IMUX_L7 INT_L_X26Y95/NW2END_S0_0 INT_L_X26Y95/SR1BEG_S0 INT_L_X26Y96/NW2END0 INT_L_X26Y97/IMUX_L25 INT_L_X26Y97/NW2END1 INT_L_X28Y95/IMUX_L47 INT_L_X28Y95/NE2END_S3_0 INT_L_X28Y96/IMUX_L24 INT_L_X28Y96/NE2END0 INT_L_X28Y96/WR1BEG1 INT_R_X27Y93/LOGIC_OUTS0 INT_R_X27Y93/NN2BEG0 INT_R_X27Y94/BYP_ALT7 INT_R_X27Y94/BYP_BOUNCE7 INT_R_X27Y94/NN2A0 INT_R_X27Y94/NN2END_S2_0 INT_R_X27Y95/BYP4 INT_R_X27Y95/BYP5 INT_R_X27Y95/BYP_ALT4 INT_R_X27Y95/BYP_ALT5 INT_R_X27Y95/BYP_BOUNCE4 INT_R_X27Y95/BYP_BOUNCE_N3_7 INT_R_X27Y95/IMUX16 INT_R_X27Y95/IMUX17 INT_R_X27Y95/NE2BEG0 INT_R_X27Y95/NN2END0 INT_R_X27Y95/NW2BEG0 INT_R_X27Y96/NE2A0 INT_R_X27Y96/NW2A0 INT_R_X27Y96/NW2BEG1 INT_R_X27Y96/WR1END1 INT_R_X27Y97/NW2A1 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y95/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X27Y95/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y95/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y95/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y95/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X26Y95/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X26Y95/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X26Y95/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X26Y97/INT_L.NW2END1->>IMUX_L25 INT_L_X28Y95/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X28Y96/INT_L.NE2END0->>IMUX_L24 INT_L_X28Y96/INT_L.NE2END0->>WR1BEG1 INT_R_X27Y93/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X27Y94/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X27Y94/INT_R.NN2END_S2_0->>BYP_ALT7 INT_R_X27Y95/INT_R.BYP_ALT4->>BYP4 INT_R_X27Y95/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y95/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y95/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X27Y95/INT_R.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_R_X27Y95/INT_R.NN2END0->>IMUX16 INT_R_X27Y95/INT_R.NN2END0->>IMUX17 INT_R_X27Y95/INT_R.NN2END0->>NE2BEG0 INT_R_X27Y95/INT_R.NN2END0->>NW2BEG0 INT_R_X27Y96/INT_R.WR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

raddrhold[1]_i_5_n_0 - 
wires: CLBLM_L_X26Y96/CLBLM_IMUX14 CLBLM_L_X26Y96/CLBLM_L_B1 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y99/CLBLM_M_A INT_L_X26Y96/IMUX_L14 INT_L_X26Y96/SR1END2 INT_L_X26Y97/SL1END1 INT_L_X26Y97/SR1BEG2 INT_L_X26Y98/SL1BEG1 INT_L_X26Y98/SR1END1 INT_L_X26Y99/LOGIC_OUTS_L12 INT_L_X26Y99/SR1BEG1 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y99/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y96/INT_L.SR1END2->>IMUX_L14 INT_L_X26Y97/INT_L.SL1END1->>SR1BEG2 INT_L_X26Y98/INT_L.SR1END1->>SL1BEG1 INT_L_X26Y99/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[4]_i_2_n_6 - 
wires: CLBLL_R_X27Y97/CLBLL_SE2A0 CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y99/CLBLL_L_BMUX CLBLM_L_X28Y97/CLBLM_IMUX1 CLBLM_L_X28Y97/CLBLM_M_A3 CLBLM_L_X28Y97/CLBLM_SE2A0 INT_L_X28Y97/IMUX_L1 INT_L_X28Y97/SE2END0 INT_R_X27Y97/SE2A0 INT_R_X27Y98/SE2BEG0 INT_R_X27Y98/SL1END3 INT_R_X27Y98/SR1BEG_S0 INT_R_X27Y99/LOGIC_OUTS17 INT_R_X27Y99/SL1BEG3 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X28Y97/INT_L.SE2END0->>IMUX_L1 INT_R_X27Y98/INT_R.SL1END3->>SR1BEG_S0 INT_R_X27Y98/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X27Y99/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[2]_i_2_n_0 - 
wires: CLBLL_R_X27Y92/CLBLL_LL_A CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y97/CLBLL_EL1BEG3 CLBLM_L_X28Y97/CLBLM_EL1BEG3 CLBLM_L_X28Y97/CLBLM_IMUX7 CLBLM_L_X28Y97/CLBLM_M_A1 INT_L_X28Y97/EL1END3 INT_L_X28Y97/IMUX_L7 INT_R_X27Y92/LOGIC_OUTS12 INT_R_X27Y92/NN6BEG0 INT_R_X27Y93/NN6A0 INT_R_X27Y94/NN6B0 INT_R_X27Y95/NN6C0 INT_R_X27Y96/NN6D0 INT_R_X27Y97/EL1BEG3 INT_R_X27Y97/NN6E0 INT_R_X27Y97/NN6END_S1_0 INT_R_X27Y98/EL1BEG_N3 INT_R_X27Y98/NN6END0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y97/INT_L.EL1END3->>IMUX_L7 INT_R_X27Y92/INT_R.LOGIC_OUTS12->>NN6BEG0 INT_R_X27Y98/INT_R.NN6END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[2]_i_3_n_0 - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX11 CLBLL_R_X27Y92/CLBLL_LL_A4 CLBLL_R_X27Y92/CLBLL_LL_B CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS13 INT_R_X27Y92/IMUX11 INT_R_X27Y92/LOGIC_OUTS13 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y92/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y92/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[2]_i_4_n_0 - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX8 CLBLL_R_X27Y92/CLBLL_LL_A5 CLBLL_R_X27Y92/CLBLL_LL_C CLBLL_R_X27Y92/CLBLL_LL_CMUX CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS22 INT_R_X27Y92/IMUX8 INT_R_X27Y92/LOGIC_OUTS22 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y92/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X27Y92/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X27Y92/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[2] - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX24 CLBLL_R_X27Y92/CLBLL_LL_B5 CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y92/CLBLL_L_AQ CLBLL_R_X27Y93/CLBLL_IMUX46 CLBLL_R_X27Y93/CLBLL_L_D5 CLBLL_R_X27Y95/CLBLL_BYP2 CLBLL_R_X27Y95/CLBLL_IMUX23 CLBLL_R_X27Y95/CLBLL_IMUX35 CLBLL_R_X27Y95/CLBLL_LL_C6 CLBLL_R_X27Y95/CLBLL_L_C3 CLBLL_R_X27Y95/CLBLL_L_CX CLBLM_L_X26Y95/CLBLM_BYP3 CLBLM_L_X26Y95/CLBLM_IMUX27 CLBLM_L_X26Y95/CLBLM_IMUX31 CLBLM_L_X26Y95/CLBLM_M_B4 CLBLM_L_X26Y95/CLBLM_M_C5 CLBLM_L_X26Y95/CLBLM_M_CX CLBLM_L_X26Y97/CLBLM_IMUX20 CLBLM_L_X26Y97/CLBLM_L_C2 INT_L_X26Y95/BYP_ALT2 INT_L_X26Y95/BYP_ALT3 INT_L_X26Y95/BYP_BOUNCE2 INT_L_X26Y95/BYP_L3 INT_L_X26Y95/IMUX_L27 INT_L_X26Y95/IMUX_L31 INT_L_X26Y95/NN2BEG2 INT_L_X26Y95/NW2END2 INT_L_X26Y95/WR1END_S1_0 INT_L_X26Y96/BYP_BOUNCE_N3_2 INT_L_X26Y96/NN2A2 INT_L_X26Y96/WR1END0 INT_L_X26Y97/IMUX_L20 INT_L_X26Y97/NN2END2 INT_R_X27Y92/IMUX24 INT_R_X27Y92/LOGIC_OUTS0 INT_R_X27Y92/NL1BEG_N3 INT_R_X27Y92/NR1BEG3 INT_R_X27Y93/IMUX46 INT_R_X27Y93/NL1BEG2 INT_R_X27Y93/NN2BEG3 INT_R_X27Y93/NR1END3 INT_R_X27Y94/NL1END2 INT_R_X27Y94/NN2A3 INT_R_X27Y94/NW2BEG2 INT_R_X27Y95/BYP2 INT_R_X27Y95/BYP_ALT2 INT_R_X27Y95/FAN_ALT1 INT_R_X27Y95/FAN_ALT3 INT_R_X27Y95/FAN_BOUNCE1 INT_R_X27Y95/FAN_BOUNCE3 INT_R_X27Y95/IMUX23 INT_R_X27Y95/IMUX35 INT_R_X27Y95/NN2END3 INT_R_X27Y95/NW2A2 INT_R_X27Y95/WR1BEG_S0 INT_R_X27Y96/WR1BEG0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y92/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y95/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X26Y95/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y95/INT_L.BYP_ALT3->>BYP_L3 INT_L_X26Y95/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X26Y95/INT_L.NW2END2->>BYP_ALT2 INT_L_X26Y95/INT_L.NW2END2->>IMUX_L27 INT_L_X26Y95/INT_L.NW2END2->>NN2BEG2 INT_L_X26Y95/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X26Y97/INT_L.NN2END2->>IMUX_L20 INT_R_X27Y92/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X27Y92/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X27Y92/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X27Y93/INT_R.NR1END3->>IMUX46 INT_R_X27Y93/INT_R.NR1END3->>NL1BEG2 INT_R_X27Y93/INT_R.NR1END3->>NN2BEG3 INT_R_X27Y94/INT_R.NL1END2->>NW2BEG2 INT_R_X27Y95/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y95/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y95/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y95/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X27Y95/INT_R.FAN_BOUNCE3->>FAN_ALT1 INT_R_X27Y95/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X27Y95/INT_R.NN2END3->>FAN_ALT3 INT_R_X27Y95/INT_R.NN2END3->>IMUX23 INT_R_X27Y95/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[2]_i_5_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_SS6A0 CLBLL_R_X27Y92/CLBLL_IMUX32 CLBLL_R_X27Y92/CLBLL_LL_C1 CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y100/CLBLM_M_A INT_L_X26Y100/LOGIC_OUTS_L12 INT_L_X26Y100/SS6BEG0 INT_L_X26Y93/SE2A0 INT_L_X26Y94/SE2BEG0 INT_L_X26Y94/SS6END0 INT_L_X26Y95/SS6E0 INT_L_X26Y96/SS6D0 INT_L_X26Y97/SS6C0 INT_L_X26Y98/SS6B0 INT_L_X26Y99/SS6A0 INT_R_X27Y91/NR1BEG0 INT_R_X27Y91/SS2END0 INT_R_X27Y92/IMUX32 INT_R_X27Y92/NR1END0 INT_R_X27Y92/SS2A0 INT_R_X27Y93/SE2END0 INT_R_X27Y93/SS2BEG0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X26Y100/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y100/INT_L.LOGIC_OUTS_L12->>SS6BEG0 INT_L_X26Y94/INT_L.SS6END0->>SE2BEG0 INT_R_X27Y91/INT_R.SS2END0->>NR1BEG0 INT_R_X27Y92/INT_R.NR1END0->>IMUX32 INT_R_X27Y93/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[4]_i_2_n_5 - 
wires: CLBLL_R_X27Y98/CLBLL_SE2A0 CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y99/CLBLL_L_CMUX CLBLM_L_X28Y97/CLBLM_IMUX17 CLBLM_L_X28Y97/CLBLM_M_B3 CLBLM_L_X28Y98/CLBLM_SE2A0 INT_L_X28Y97/IMUX_L17 INT_L_X28Y97/SL1END0 INT_L_X28Y98/SE2END0 INT_L_X28Y98/SL1BEG0 INT_R_X27Y98/SE2A0 INT_R_X27Y99/LOGIC_OUTS18 INT_R_X27Y99/SE2BEG0 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X28Y97/INT_L.SL1END0->>IMUX_L17 INT_L_X28Y98/INT_L.SE2END0->>SL1BEG0 INT_R_X27Y99/INT_R.LOGIC_OUTS18->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[3]_i_2_n_0 - 
wires: CLBLL_R_X29Y94/CLBLL_LL_B CLBLL_R_X29Y94/CLBLL_LOGIC_OUTS13 CLBLM_L_X28Y97/CLBLM_IMUX18 CLBLM_L_X28Y97/CLBLM_M_B2 INT_L_X28Y97/IMUX_L18 INT_L_X28Y97/NW2END1 INT_R_X29Y94/LOGIC_OUTS13 INT_R_X29Y94/NN2BEG1 INT_R_X29Y95/NN2A1 INT_R_X29Y96/NN2END1 INT_R_X29Y96/NW2BEG1 INT_R_X29Y97/NW2A1 
pips: CLBLL_R_X29Y94/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y97/INT_L.NW2END1->>IMUX_L18 INT_R_X29Y94/INT_R.LOGIC_OUTS13->>NN2BEG1 INT_R_X29Y96/INT_R.NN2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[3]_i_3_n_0 - 
wires: CLBLL_R_X29Y94/CLBLL_IMUX24 CLBLL_R_X29Y94/CLBLL_LL_A CLBLL_R_X29Y94/CLBLL_LL_B5 CLBLL_R_X29Y94/CLBLL_LOGIC_OUTS12 INT_R_X29Y94/IMUX24 INT_R_X29Y94/LOGIC_OUTS12 
pips: CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y94/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X29Y94/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[3]_i_4_n_0 - 
wires: CLBLL_R_X29Y94/CLBLL_IMUX18 CLBLL_R_X29Y94/CLBLL_LL_B2 CLBLL_R_X29Y94/CLBLL_SE2A1 CLBLL_R_X29Y94/CLBLL_WL1END0 CLBLL_R_X29Y95/CLBLL_LL_B CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS13 CLBLM_L_X30Y94/CLBLM_SE2A1 CLBLM_L_X30Y94/CLBLM_WL1END0 INT_L_X30Y94/SE2END1 INT_L_X30Y94/WL1BEG0 INT_R_X29Y94/IMUX18 INT_R_X29Y94/SE2A1 INT_R_X29Y94/WL1END0 INT_R_X29Y95/LOGIC_OUTS13 INT_R_X29Y95/SE2BEG1 VBRK_X73Y98/VBRK_SE2A1 VBRK_X73Y98/VBRK_WL1END0 
pips: CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y95/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X30Y94/INT_L.SE2END1->>WL1BEG0 INT_R_X29Y94/INT_R.WL1END0->>IMUX18 INT_R_X29Y95/INT_R.LOGIC_OUTS13->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[3] - 
wires: CLBLL_R_X27Y94/CLBLL_EE2BEG0 CLBLL_R_X27Y94/CLBLL_IMUX46 CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y94/CLBLL_L_AQ CLBLL_R_X27Y94/CLBLL_L_D5 CLBLL_R_X27Y95/CLBLL_BYP7 CLBLL_R_X27Y95/CLBLL_IMUX41 CLBLL_R_X27Y95/CLBLL_IMUX43 CLBLL_R_X27Y95/CLBLL_LL_D6 CLBLL_R_X27Y95/CLBLL_L_D1 CLBLL_R_X27Y95/CLBLL_L_DX CLBLL_R_X29Y94/CLBLL_IMUX8 CLBLL_R_X29Y94/CLBLL_LL_A5 CLBLM_L_X26Y95/CLBLM_BYP6 CLBLM_L_X26Y95/CLBLM_IMUX32 CLBLM_L_X26Y95/CLBLM_IMUX40 CLBLM_L_X26Y95/CLBLM_M_C1 CLBLM_L_X26Y95/CLBLM_M_D1 CLBLM_L_X26Y95/CLBLM_M_DX CLBLM_L_X26Y97/CLBLM_IMUX37 CLBLM_L_X26Y97/CLBLM_L_D4 CLBLM_L_X28Y94/CLBLM_EE2BEG0 INT_L_X26Y94/WR1END_S1_0 INT_L_X26Y95/BYP_ALT6 INT_L_X26Y95/BYP_L6 INT_L_X26Y95/IMUX_L32 INT_L_X26Y95/IMUX_L40 INT_L_X26Y95/NN2BEG3 INT_L_X26Y95/WR1END0 INT_L_X26Y95/WR1END3 INT_L_X26Y96/NN2A3 INT_L_X26Y97/IMUX_L37 INT_L_X26Y97/NN2END3 INT_L_X28Y94/EE2A0 INT_R_X27Y94/EE2BEG0 INT_R_X27Y94/IMUX46 INT_R_X27Y94/LOGIC_OUTS0 INT_R_X27Y94/NL1BEG2 INT_R_X27Y94/NL1BEG_N3 INT_R_X27Y94/NR1BEG0 INT_R_X27Y94/NR1BEG3 INT_R_X27Y94/WR1BEG_S0 INT_R_X27Y95/BYP7 INT_R_X27Y95/BYP_ALT7 INT_R_X27Y95/IMUX41 INT_R_X27Y95/IMUX43 INT_R_X27Y95/NL1END2 INT_R_X27Y95/NR1END0 INT_R_X27Y95/NR1END3 INT_R_X27Y95/WR1BEG0 INT_R_X27Y95/WR1BEG3 INT_R_X29Y94/EE2END0 INT_R_X29Y94/IMUX8 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y95/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y95/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y94/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X26Y95/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X26Y95/INT_L.BYP_ALT6->>BYP_L6 INT_L_X26Y95/INT_L.WR1END0->>IMUX_L32 INT_L_X26Y95/INT_L.WR1END0->>IMUX_L40 INT_L_X26Y95/INT_L.WR1END3->>BYP_ALT6 INT_L_X26Y95/INT_L.WR1END3->>NN2BEG3 INT_L_X26Y97/INT_L.NN2END3->>IMUX_L37 INT_R_X27Y94/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y94/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X27Y94/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X27Y94/INT_R.NL1BEG_N3->>IMUX46 INT_R_X27Y94/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X27Y94/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X27Y94/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X27Y95/INT_R.BYP_ALT7->>BYP7 INT_R_X27Y95/INT_R.NL1END2->>IMUX43 INT_R_X27Y95/INT_R.NL1END2->>WR1BEG3 INT_R_X27Y95/INT_R.NR1END0->>IMUX41 INT_R_X27Y95/INT_R.NR1END3->>BYP_ALT7 INT_R_X29Y94/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[3]_i_5_n_0 - 
wires: CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y99/CLBLL_L_C CLBLL_R_X25Y99/CLBLL_SE4BEG2 CLBLL_R_X27Y95/CLBLL_EE2BEG2 CLBLL_R_X29Y95/CLBLL_IMUX12 CLBLL_R_X29Y95/CLBLL_LL_B6 CLBLM_L_X26Y99/CLBLM_SE4BEG2 CLBLM_L_X28Y95/CLBLM_EE2BEG2 INT_L_X26Y95/SE6E2 INT_L_X26Y96/SE6D2 INT_L_X26Y97/SE6C2 INT_L_X26Y98/SE6B2 INT_L_X26Y99/SE6A2 INT_L_X28Y95/EE2A2 INT_R_X25Y99/LOGIC_OUTS10 INT_R_X25Y99/SE6BEG2 INT_R_X27Y95/EE2BEG2 INT_R_X27Y95/SE6END2 INT_R_X29Y95/EE2END2 INT_R_X29Y95/IMUX12 
pips: CLBLL_R_X25Y99/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 INT_R_X25Y99/INT_R.LOGIC_OUTS10->>SE6BEG2 INT_R_X27Y95/INT_R.SE6END2->>EE2BEG2 INT_R_X29Y95/INT_R.EE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[4]_i_2_n_4 - 
wires: CLBLL_R_X27Y95/CLBLL_SE2A1 CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y99/CLBLL_L_DMUX CLBLM_L_X28Y95/CLBLM_IMUX11 CLBLM_L_X28Y95/CLBLM_M_A4 CLBLM_L_X28Y95/CLBLM_SE2A1 INT_L_X28Y95/IMUX_L11 INT_L_X28Y95/SE2END1 INT_R_X27Y95/SE2A1 INT_R_X27Y96/SE2BEG1 INT_R_X27Y96/SL1END1 INT_R_X27Y97/SL1BEG1 INT_R_X27Y97/SS2END1 INT_R_X27Y98/SS2A1 INT_R_X27Y99/LOGIC_OUTS19 INT_R_X27Y99/SS2BEG1 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y95/INT_L.SE2END1->>IMUX_L11 INT_R_X27Y96/INT_R.SL1END1->>SE2BEG1 INT_R_X27Y97/INT_R.SS2END1->>SL1BEG1 INT_R_X27Y99/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[4]_i_3_n_0 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX4 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y95/CLBLM_M_A6 CLBLM_L_X28Y95/CLBLM_M_C INT_L_X28Y95/IMUX_L4 INT_L_X28Y95/LOGIC_OUTS_L14 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y95/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[4]_i_10_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_SE6B0 CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y100/CLBLL_L_A CLBLL_R_X25Y100/CLBLL_SE4BEG0 CLBLL_R_X27Y95/CLBLL_SE2A0 CLBLM_L_X26Y100/CLBLM_SE4BEG0 CLBLM_L_X28Y95/CLBLM_IMUX17 CLBLM_L_X28Y95/CLBLM_M_B3 CLBLM_L_X28Y95/CLBLM_SE2A0 INT_L_X26Y100/SE6A0 INT_L_X26Y96/SE6E0 INT_L_X26Y97/SE6D0 INT_L_X26Y98/SE6C0 INT_L_X26Y99/SE6B0 INT_L_X28Y95/IMUX_L17 INT_L_X28Y95/SE2END0 INT_R_X25Y100/LOGIC_OUTS8 INT_R_X25Y100/SE6BEG0 INT_R_X27Y95/SE2A0 INT_R_X27Y96/SE2BEG0 INT_R_X27Y96/SE6END0 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X28Y95/INT_L.SE2END0->>IMUX_L17 INT_R_X25Y100/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X27Y96/INT_R.SE6END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[4]_i_8_n_0 - 
wires: CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y94/CLBLM_M_B CLBLM_L_X28Y94/CLBLM_M_BMUX CLBLM_L_X28Y95/CLBLM_IMUX22 CLBLM_L_X28Y95/CLBLM_M_C3 INT_L_X28Y94/LOGIC_OUTS_L21 INT_L_X28Y94/NR1BEG3 INT_L_X28Y95/IMUX_L22 INT_L_X28Y95/NR1END3 
pips: CLBLM_L_X28Y94/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X28Y94/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X28Y94/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X28Y95/INT_L.NR1END3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[4]_i_9_n_0 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX35 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y95/CLBLM_M_B CLBLM_L_X28Y95/CLBLM_M_C6 INT_L_X28Y95/IMUX_L35 INT_L_X28Y95/LOGIC_OUTS_L13 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y95/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y95/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[4] - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX23 CLBLL_R_X25Y96/CLBLL_L_C3 CLBLL_R_X25Y96/CLBLL_WW2END3 CLBLL_R_X25Y97/CLBLL_ER1BEG0 CLBLL_R_X27Y96/CLBLL_BYP0 CLBLL_R_X27Y96/CLBLL_IMUX10 CLBLL_R_X27Y96/CLBLL_IMUX4 CLBLL_R_X27Y96/CLBLL_LL_A6 CLBLL_R_X27Y96/CLBLL_L_A4 CLBLL_R_X27Y96/CLBLL_L_AX CLBLL_R_X27Y97/CLBLL_NW2A0 CLBLM_L_X26Y95/CLBLM_IMUX38 CLBLM_L_X26Y95/CLBLM_M_D3 CLBLM_L_X26Y96/CLBLM_BYP1 CLBLM_L_X26Y96/CLBLM_IMUX8 CLBLM_L_X26Y96/CLBLM_M_A5 CLBLM_L_X26Y96/CLBLM_M_AX CLBLM_L_X26Y96/CLBLM_WW2END3 CLBLM_L_X26Y97/CLBLM_ER1BEG0 CLBLM_L_X26Y98/CLBLM_IMUX0 CLBLM_L_X26Y98/CLBLM_L_A3 CLBLM_L_X28Y94/CLBLM_IMUX17 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y94/CLBLM_M_AQ CLBLM_L_X28Y94/CLBLM_M_B3 CLBLM_L_X28Y97/CLBLM_NW2A0 INT_L_X26Y95/IMUX_L38 INT_L_X26Y95/WL1END3 INT_L_X26Y96/BYP_ALT1 INT_L_X26Y96/BYP_L1 INT_L_X26Y96/IMUX_L8 INT_L_X26Y96/SL1END0 INT_L_X26Y96/WL1END_N1_3 INT_L_X26Y96/WW2A3 INT_L_X26Y97/ER1END0 INT_L_X26Y97/NW2END_S0_0 INT_L_X26Y97/SL1BEG0 INT_L_X26Y98/IMUX_L0 INT_L_X26Y98/NW2END0 INT_L_X28Y94/IMUX_L17 INT_L_X28Y94/LOGIC_OUTS_L4 INT_L_X28Y94/NN2BEG0 INT_L_X28Y95/NN2A0 INT_L_X28Y95/NN2END_S2_0 INT_L_X28Y96/NN2END0 INT_L_X28Y96/NW2BEG0 INT_L_X28Y97/NW2A0 INT_R_X25Y96/ER1BEG_S0 INT_R_X25Y96/IMUX23 INT_R_X25Y96/WW2END3 INT_R_X25Y97/ER1BEG0 INT_R_X25Y97/WW2END_N0_3 INT_R_X27Y95/FAN_BOUNCE_S3_2 INT_R_X27Y95/WL1BEG3 INT_R_X27Y96/BYP0 INT_R_X27Y96/BYP_ALT0 INT_R_X27Y96/BYP_BOUNCE0 INT_R_X27Y96/FAN_ALT2 INT_R_X27Y96/FAN_BOUNCE2 INT_R_X27Y96/IMUX10 INT_R_X27Y96/IMUX4 INT_R_X27Y96/NW2END_S0_0 INT_R_X27Y96/SR1BEG_S0 INT_R_X27Y96/WL1BEG_N3 INT_R_X27Y96/WW2BEG3 INT_R_X27Y97/NW2BEG0 INT_R_X27Y97/NW2END0 INT_R_X27Y98/NW2A0 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y96/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y95/INT_L.WL1END3->>IMUX_L38 INT_L_X26Y96/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y96/INT_L.SL1END0->>BYP_ALT1 INT_L_X26Y96/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X26Y97/INT_L.ER1END0->>SL1BEG0 INT_L_X26Y98/INT_L.NW2END0->>IMUX_L0 INT_L_X28Y94/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X28Y94/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X28Y96/INT_L.NN2END0->>NW2BEG0 INT_R_X25Y96/INT_R.WW2END3->>ER1BEG_S0 INT_R_X25Y96/INT_R.WW2END3->>IMUX23 INT_R_X27Y96/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y96/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y96/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X27Y96/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X27Y96/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X27Y96/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X27Y96/INT_R.NW2END_S0_0->>WW2BEG3 INT_R_X27Y96/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X27Y96/INT_R.SR1BEG_S0->>IMUX10 INT_R_X27Y96/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X27Y97/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[8]_i_2_n_7 - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX1 CLBLL_R_X27Y100/CLBLL_LL_A3 CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y100/CLBLL_L_AMUX INT_R_X27Y100/FAN_ALT5 INT_R_X27Y100/FAN_BOUNCE5 INT_R_X27Y100/IMUX1 INT_R_X27Y100/LOGIC_OUTS16 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y100/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X27Y100/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y100/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X27Y100/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[5]_i_2_n_0 - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX4 CLBLL_R_X27Y100/CLBLL_LL_A6 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y102/CLBLM_L_C INT_L_X26Y101/SE2A2 INT_L_X26Y102/LOGIC_OUTS_L10 INT_L_X26Y102/SE2BEG2 INT_R_X27Y100/IMUX4 INT_R_X27Y100/SL1END2 INT_R_X27Y101/SE2END2 INT_R_X27Y101/SL1BEG2 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X26Y102/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y102/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X27Y100/INT_R.SL1END2->>IMUX4 INT_R_X27Y101/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[5]_i_3_n_0 - 
wires: CLBLM_L_X26Y102/CLBLM_IMUX33 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y102/CLBLM_L_A CLBLM_L_X26Y102/CLBLM_L_C1 INT_L_X26Y102/IMUX_L33 INT_L_X26Y102/LOGIC_OUTS_L8 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y102/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[5]_i_4_n_0 - 
wires: CLBLM_L_X26Y102/CLBLM_IMUX30 CLBLM_L_X26Y102/CLBLM_L_C5 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y105/CLBLM_L_C INT_L_X26Y102/IMUX_L30 INT_L_X26Y102/SS2END3 INT_L_X26Y103/SS2A3 INT_L_X26Y103/SS2END_N0_3 INT_L_X26Y104/SR1END3 INT_L_X26Y104/SS2BEG3 INT_L_X26Y105/LOGIC_OUTS_L10 INT_L_X26Y105/SR1BEG3 INT_L_X26Y105/SR1END_N3_3 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y102/INT_L.SS2END3->>IMUX_L30 INT_L_X26Y104/INT_L.SR1END3->>SS2BEG3 INT_L_X26Y105/INT_L.LOGIC_OUTS_L10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[5] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6C0 CLBLL_R_X27Y96/CLBLL_BYP5 CLBLL_R_X27Y96/CLBLL_IMUX12 CLBLL_R_X27Y96/CLBLL_IMUX19 CLBLL_R_X27Y96/CLBLL_LL_B6 CLBLL_R_X27Y96/CLBLL_L_B2 CLBLL_R_X27Y96/CLBLL_L_BX CLBLL_R_X27Y98/CLBLL_NE2A3 CLBLM_L_X26Y102/CLBLM_IMUX5 CLBLM_L_X26Y102/CLBLM_L_A6 CLBLM_L_X26Y96/CLBLM_BYP4 CLBLM_L_X26Y96/CLBLM_IMUX2 CLBLM_L_X26Y96/CLBLM_IMUX24 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y96/CLBLM_L_AQ CLBLM_L_X26Y96/CLBLM_M_A2 CLBLM_L_X26Y96/CLBLM_M_B5 CLBLM_L_X26Y96/CLBLM_M_BX CLBLM_L_X26Y98/CLBLM_IMUX16 CLBLM_L_X26Y98/CLBLM_L_B3 CLBLM_L_X28Y98/CLBLM_IMUX45 CLBLM_L_X28Y98/CLBLM_M_D2 CLBLM_L_X28Y98/CLBLM_NE2A3 INT_L_X26Y100/NN6D0 INT_L_X26Y101/NN6E0 INT_L_X26Y101/NN6END_S1_0 INT_L_X26Y102/IMUX_L5 INT_L_X26Y102/NL1BEG_N3 INT_L_X26Y102/NN6END0 INT_L_X26Y96/BYP_ALT0 INT_L_X26Y96/BYP_ALT4 INT_L_X26Y96/BYP_BOUNCE0 INT_L_X26Y96/BYP_L4 INT_L_X26Y96/ER1BEG1 INT_L_X26Y96/FAN_ALT7 INT_L_X26Y96/FAN_BOUNCE7 INT_L_X26Y96/IMUX_L2 INT_L_X26Y96/IMUX_L24 INT_L_X26Y96/LOGIC_OUTS_L0 INT_L_X26Y96/NN2BEG0 INT_L_X26Y96/NN6BEG0 INT_L_X26Y97/EL1BEG3 INT_L_X26Y97/NN2A0 INT_L_X26Y97/NN2END_S2_0 INT_L_X26Y97/NN6A0 INT_L_X26Y98/EL1BEG_N3 INT_L_X26Y98/IMUX_L16 INT_L_X26Y98/NN2END0 INT_L_X26Y98/NN6B0 INT_L_X26Y99/NN6C0 INT_L_X28Y98/IMUX_L45 INT_L_X28Y98/NE2END3 INT_R_X27Y96/BYP5 INT_R_X27Y96/BYP_ALT5 INT_R_X27Y96/ER1END1 INT_R_X27Y96/IMUX12 INT_R_X27Y96/IMUX19 INT_R_X27Y97/EL1END3 INT_R_X27Y97/NE2BEG3 INT_R_X27Y98/NE2A3 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y96/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y96/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y102/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X26Y102/INT_L.NN6END0->>NL1BEG_N3 INT_L_X26Y96/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y96/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y96/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X26Y96/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y96/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X26Y96/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X26Y96/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X26Y96/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X26Y96/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X26Y96/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X26Y96/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X26Y98/INT_L.NN2END0->>EL1BEG_N3 INT_L_X26Y98/INT_L.NN2END0->>IMUX_L16 INT_L_X28Y98/INT_L.NE2END3->>IMUX_L45 INT_R_X27Y96/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y96/INT_R.ER1END1->>BYP_ALT5 INT_R_X27Y96/INT_R.ER1END1->>IMUX12 INT_R_X27Y96/INT_R.ER1END1->>IMUX19 INT_R_X27Y97/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[5]_i_5_n_0 - 
wires: CLBLM_L_X26Y105/CLBLM_IMUX20 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y105/CLBLM_L_C2 CLBLM_L_X26Y105/CLBLM_M_A INT_L_X26Y105/BYP_ALT0 INT_L_X26Y105/BYP_BOUNCE0 INT_L_X26Y105/IMUX_L20 INT_L_X26Y105/LOGIC_OUTS_L12 
pips: CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y105/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y105/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X26Y105/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[8]_i_2_n_6 - 
wires: CLBLL_R_X27Y100/CLBLL_EL1BEG2 CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y100/CLBLL_L_BMUX CLBLM_L_X28Y100/CLBLM_EL1BEG2 CLBLM_L_X28Y100/CLBLM_IMUX4 CLBLM_L_X28Y100/CLBLM_M_A6 INT_L_X28Y100/EL1END2 INT_L_X28Y100/IMUX_L4 INT_R_X27Y100/EL1BEG2 INT_R_X27Y100/LOGIC_OUTS17 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X28Y100/INT_L.EL1END2->>IMUX_L4 INT_R_X27Y100/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[6]_i_2_n_0 - 
wires: CLBLL_R_X27Y102/CLBLL_EE2A3 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y102/CLBLM_L_D CLBLM_L_X28Y100/CLBLM_IMUX7 CLBLM_L_X28Y100/CLBLM_M_A1 CLBLM_L_X28Y102/CLBLM_EE2A3 INT_L_X26Y102/EE2BEG3 INT_L_X26Y102/LOGIC_OUTS_L11 INT_L_X28Y100/IMUX_L7 INT_L_X28Y100/SS2END3 INT_L_X28Y101/SS2A3 INT_L_X28Y101/SS2END_N0_3 INT_L_X28Y102/EE2END3 INT_L_X28Y102/SS2BEG3 INT_R_X27Y102/EE2A3 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X26Y102/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X28Y100/INT_L.SS2END3->>IMUX_L7 INT_L_X28Y102/INT_L.EE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[6]_i_3_n_0 - 
wires: CLBLM_L_X26Y101/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y101/CLBLM_M_A CLBLM_L_X26Y102/CLBLM_IMUX41 CLBLM_L_X26Y102/CLBLM_L_D1 INT_L_X26Y101/LOGIC_OUTS_L12 INT_L_X26Y101/NR1BEG0 INT_L_X26Y102/IMUX_L41 INT_L_X26Y102/NR1END0 
pips: CLBLM_L_X26Y101/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X26Y101/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X26Y102/INT_L.NR1END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[6]_i_4_n_0 - 
wires: CLBLM_L_X26Y102/CLBLM_IMUX46 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y102/CLBLM_L_B CLBLM_L_X26Y102/CLBLM_L_BMUX CLBLM_L_X26Y102/CLBLM_L_D5 INT_L_X26Y102/IMUX_L46 INT_L_X26Y102/LOGIC_OUTS_L17 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y102/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X26Y102/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y102/INT_L.LOGIC_OUTS_L17->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[6] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN2BEG2 CLBLL_R_X27Y96/CLBLL_BYP2 CLBLL_R_X27Y96/CLBLL_IMUX20 CLBLL_R_X27Y96/CLBLL_IMUX35 CLBLL_R_X27Y96/CLBLL_LL_C6 CLBLL_R_X27Y96/CLBLL_L_C2 CLBLL_R_X27Y96/CLBLL_L_CX CLBLM_L_X26Y101/CLBLM_IMUX4 CLBLM_L_X26Y101/CLBLM_M_A6 CLBLM_L_X26Y94/CLBLM_IMUX37 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y94/CLBLM_L_AQ CLBLM_L_X26Y94/CLBLM_L_D4 CLBLM_L_X26Y96/CLBLM_BYP3 CLBLM_L_X26Y96/CLBLM_IMUX15 CLBLM_L_X26Y96/CLBLM_IMUX22 CLBLM_L_X26Y96/CLBLM_M_B1 CLBLM_L_X26Y96/CLBLM_M_C3 CLBLM_L_X26Y96/CLBLM_M_CX CLBLM_L_X26Y98/CLBLM_IMUX23 CLBLM_L_X26Y98/CLBLM_L_C3 INT_L_X26Y100/NN2A2 INT_L_X26Y101/IMUX_L4 INT_L_X26Y101/NN2END2 INT_L_X26Y94/IMUX_L37 INT_L_X26Y94/LOGIC_OUTS_L0 INT_L_X26Y94/NL1BEG_N3 INT_L_X26Y94/NN2BEG3 INT_L_X26Y95/NN2A3 INT_L_X26Y96/BYP_ALT3 INT_L_X26Y96/BYP_L3 INT_L_X26Y96/EL1BEG2 INT_L_X26Y96/IMUX_L15 INT_L_X26Y96/IMUX_L22 INT_L_X26Y96/NN2BEG3 INT_L_X26Y96/NN2END3 INT_L_X26Y97/NN2A3 INT_L_X26Y98/IMUX_L23 INT_L_X26Y98/NL1BEG2 INT_L_X26Y98/NN2END3 INT_L_X26Y99/NL1END2 INT_L_X26Y99/NN2BEG2 INT_R_X27Y96/BYP2 INT_R_X27Y96/BYP_ALT2 INT_R_X27Y96/EL1END2 INT_R_X27Y96/IMUX20 INT_R_X27Y96/IMUX35 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y96/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X26Y101/INT_L.NN2END2->>IMUX_L4 INT_L_X26Y94/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X26Y94/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X26Y94/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X26Y96/INT_L.BYP_ALT3->>BYP_L3 INT_L_X26Y96/INT_L.NN2END3->>BYP_ALT3 INT_L_X26Y96/INT_L.NN2END3->>EL1BEG2 INT_L_X26Y96/INT_L.NN2END3->>IMUX_L15 INT_L_X26Y96/INT_L.NN2END3->>IMUX_L22 INT_L_X26Y96/INT_L.NN2END3->>NN2BEG3 INT_L_X26Y98/INT_L.NN2END3->>IMUX_L23 INT_L_X26Y98/INT_L.NN2END3->>NL1BEG2 INT_L_X26Y99/INT_L.NL1END2->>NN2BEG2 INT_R_X27Y96/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y96/INT_R.EL1END2->>BYP_ALT2 INT_R_X27Y96/INT_R.EL1END2->>IMUX20 INT_R_X27Y96/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[6]_i_5_n_0 - 
wires: CLBLM_L_X26Y102/CLBLM_IMUX16 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y102/CLBLM_L_B3 CLBLM_L_X26Y102/CLBLM_M_A INT_L_X26Y102/IMUX_L16 INT_L_X26Y102/LOGIC_OUTS_L12 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y102/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y102/INT_L.LOGIC_OUTS_L12->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[8]_i_2_n_5 - 
wires: CLBLL_R_X27Y100/CLBLL_ER1BEG1 CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y100/CLBLL_L_CMUX CLBLM_L_X28Y100/CLBLM_ER1BEG1 CLBLM_L_X28Y100/CLBLM_IMUX27 CLBLM_L_X28Y100/CLBLM_M_B4 INT_L_X28Y100/ER1END1 INT_L_X28Y100/IMUX_L27 INT_R_X27Y100/ER1BEG1 INT_R_X27Y100/LOGIC_OUTS18 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X28Y100/INT_L.ER1END1->>IMUX_L27 INT_R_X27Y100/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[7]_i_2_n_0 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NE2BEG2 CLBLL_R_X25Y99/CLBLL_EE2BEG2 CLBLL_R_X27Y100/CLBLL_NE2A2 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y99/CLBLM_M_D CLBLM_L_X26Y99/CLBLM_EE2BEG2 CLBLM_L_X28Y100/CLBLM_IMUX12 CLBLM_L_X28Y100/CLBLM_M_B6 CLBLM_L_X28Y100/CLBLM_NE2A2 INT_L_X24Y99/EL1BEG2 INT_L_X24Y99/LOGIC_OUTS_L15 INT_L_X26Y99/EE2A2 INT_L_X28Y100/IMUX_L12 INT_L_X28Y100/NE2END2 INT_R_X25Y99/EE2BEG2 INT_R_X25Y99/EL1END2 INT_R_X27Y100/NE2A2 INT_R_X27Y99/EE2END2 INT_R_X27Y99/NE2BEG2 
pips: CLBLM_L_X24Y99/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y100/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X24Y99/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_L_X28Y100/INT_L.NE2END2->>IMUX_L12 INT_R_X25Y99/INT_R.EL1END2->>EE2BEG2 INT_R_X27Y99/INT_R.EE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[7]_i_3_n_0 - 
wires: CLBLM_L_X24Y99/CLBLM_IMUX38 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y99/CLBLM_M_A CLBLM_L_X24Y99/CLBLM_M_D3 INT_L_X24Y99/IMUX_L38 INT_L_X24Y99/LOGIC_OUTS_L12 INT_L_X24Y99/NL1BEG_N3 
pips: CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y99/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y99/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X24Y99/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[7]_i_4_n_0 - 
wires: CLBLM_L_X24Y99/CLBLM_IMUX43 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y99/CLBLM_M_B CLBLM_L_X24Y99/CLBLM_M_D6 INT_L_X24Y99/IMUX_L43 INT_L_X24Y99/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y99/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[7] - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX42 CLBLL_R_X25Y96/CLBLL_L_D6 CLBLL_R_X25Y96/CLBLL_WR1END1 CLBLL_R_X27Y96/CLBLL_BYP7 CLBLL_R_X27Y96/CLBLL_IMUX39 CLBLL_R_X27Y96/CLBLL_IMUX43 CLBLL_R_X27Y96/CLBLL_LL_D6 CLBLL_R_X27Y96/CLBLL_L_D3 CLBLL_R_X27Y96/CLBLL_L_DX CLBLM_L_X24Y99/CLBLM_IMUX2 CLBLM_L_X24Y99/CLBLM_M_A2 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y95/CLBLM_L_AQ CLBLM_L_X26Y96/CLBLM_BYP6 CLBLM_L_X26Y96/CLBLM_IMUX32 CLBLM_L_X26Y96/CLBLM_IMUX40 CLBLM_L_X26Y96/CLBLM_M_C1 CLBLM_L_X26Y96/CLBLM_M_D1 CLBLM_L_X26Y96/CLBLM_M_DX CLBLM_L_X26Y96/CLBLM_WR1END1 CLBLM_L_X26Y98/CLBLM_IMUX36 CLBLM_L_X26Y98/CLBLM_L_D2 INT_L_X24Y97/NN2BEG1 INT_L_X24Y97/NW2END1 INT_L_X24Y98/NN2A1 INT_L_X24Y99/IMUX_L2 INT_L_X24Y99/NN2END1 INT_L_X26Y95/EL1BEG3 INT_L_X26Y95/LOGIC_OUTS_L0 INT_L_X26Y95/NL1BEG_N3 INT_L_X26Y95/NR1BEG0 INT_L_X26Y95/NR1BEG3 INT_L_X26Y96/BYP_ALT6 INT_L_X26Y96/BYP_L6 INT_L_X26Y96/EL1BEG_N3 INT_L_X26Y96/IMUX_L32 INT_L_X26Y96/IMUX_L40 INT_L_X26Y96/NL1BEG2 INT_L_X26Y96/NR1END0 INT_L_X26Y96/NR1END3 INT_L_X26Y96/WR1BEG1 INT_L_X26Y97/NL1END2 INT_L_X26Y97/NR1BEG2 INT_L_X26Y98/IMUX_L36 INT_L_X26Y98/NR1END2 INT_R_X25Y96/IMUX42 INT_R_X25Y96/NW2BEG1 INT_R_X25Y96/WR1END1 INT_R_X25Y97/NW2A1 INT_R_X27Y95/EL1END3 INT_R_X27Y95/NR1BEG3 INT_R_X27Y96/BYP7 INT_R_X27Y96/BYP_ALT7 INT_R_X27Y96/FAN_ALT3 INT_R_X27Y96/FAN_BOUNCE3 INT_R_X27Y96/IMUX39 INT_R_X27Y96/IMUX43 INT_R_X27Y96/NR1END3 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y96/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X27Y96/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y95/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y96/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y98/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X24Y97/INT_L.NW2END1->>NN2BEG1 INT_L_X24Y99/INT_L.NN2END1->>IMUX_L2 INT_L_X26Y95/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X26Y95/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X26Y95/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X26Y96/INT_L.BYP_ALT6->>BYP_L6 INT_L_X26Y96/INT_L.NR1END0->>EL1BEG_N3 INT_L_X26Y96/INT_L.NR1END0->>IMUX_L32 INT_L_X26Y96/INT_L.NR1END0->>IMUX_L40 INT_L_X26Y96/INT_L.NR1END0->>WR1BEG1 INT_L_X26Y96/INT_L.NR1END3->>BYP_ALT6 INT_L_X26Y96/INT_L.NR1END3->>NL1BEG2 INT_L_X26Y97/INT_L.NL1END2->>NR1BEG2 INT_L_X26Y98/INT_L.NR1END2->>IMUX_L36 INT_R_X25Y96/INT_R.WR1END1->>IMUX42 INT_R_X25Y96/INT_R.WR1END1->>NW2BEG1 INT_R_X27Y95/INT_R.EL1END3->>NR1BEG3 INT_R_X27Y96/INT_R.BYP_ALT7->>BYP7 INT_R_X27Y96/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y96/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X27Y96/INT_R.NR1END3->>BYP_ALT7 INT_R_X27Y96/INT_R.NR1END3->>FAN_ALT3 INT_R_X27Y96/INT_R.NR1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[7]_i_5_n_0 - 
wires: CLBLL_R_X23Y97/CLBLL_LL_AMUX CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y99/CLBLL_NE2A1 CLBLM_L_X24Y99/CLBLM_IMUX18 CLBLM_L_X24Y99/CLBLM_M_B2 CLBLM_L_X24Y99/CLBLM_NE2A1 INT_L_X24Y99/IMUX_L18 INT_L_X24Y99/NE2END1 INT_R_X23Y97/LOGIC_OUTS20 INT_R_X23Y97/NL1BEG1 INT_R_X23Y98/NE2BEG1 INT_R_X23Y98/NL1END1 INT_R_X23Y99/NE2A1 VBRK_X60Y103/VBRK_NE2A1 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y99/INT_L.NE2END1->>IMUX_L18 INT_R_X23Y97/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X23Y98/INT_R.NL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[8]_i_1_n_0 - 
wires: CLBLL_R_X25Y97/CLBLL_NW4END0 CLBLL_R_X25Y98/CLBLL_NE2A0 CLBLL_R_X27Y93/CLBLL_LL_A CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y97/CLBLL_IMUX8 CLBLL_R_X27Y97/CLBLL_LL_A5 CLBLM_L_X26Y97/CLBLM_NW4END0 CLBLM_L_X26Y98/CLBLM_NE2A0 INT_L_X26Y93/NW6A0 INT_L_X26Y94/NW6B0 INT_L_X26Y95/NW6C0 INT_L_X26Y96/NW6D0 INT_L_X26Y97/NE2END_S3_0 INT_L_X26Y97/NW6E0 INT_L_X26Y97/SE2A0 INT_L_X26Y98/NE2END0 INT_L_X26Y98/SE2BEG0 INT_R_X25Y96/NW6END_S0_0 INT_R_X25Y97/NE2BEG0 INT_R_X25Y97/NW6END0 INT_R_X25Y98/NE2A0 INT_R_X27Y93/LOGIC_OUTS12 INT_R_X27Y93/NW6BEG0 INT_R_X27Y97/IMUX8 INT_R_X27Y97/SE2END0 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X26Y98/INT_L.NE2END0->>SE2BEG0 INT_R_X25Y97/INT_R.NW6END0->>NE2BEG0 INT_R_X27Y93/INT_R.LOGIC_OUTS12->>NW6BEG0 INT_R_X27Y97/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[8]_i_2_n_4 - 
wires: BRKH_INT_X27Y99/BRKH_INT_SS6A1 CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y100/CLBLL_L_DMUX CLBLL_R_X27Y93/CLBLL_IMUX2 CLBLL_R_X27Y93/CLBLL_LL_A2 INT_R_X27Y100/LOGIC_OUTS19 INT_R_X27Y100/SS6BEG1 INT_R_X27Y93/IMUX2 INT_R_X27Y93/SL1END1 INT_R_X27Y94/SL1BEG1 INT_R_X27Y94/SS6END1 INT_R_X27Y95/SS6E1 INT_R_X27Y96/SS6D1 INT_R_X27Y97/SS6C1 INT_R_X27Y98/SS6B1 INT_R_X27Y99/SS6A1 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X27Y100/INT_R.LOGIC_OUTS19->>SS6BEG1 INT_R_X27Y93/INT_R.SL1END1->>IMUX2 INT_R_X27Y94/INT_R.SS6END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[8]_i_3_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX7 CLBLL_R_X27Y93/CLBLL_LL_A1 CLBLL_R_X27Y93/CLBLL_LL_D CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS15 INT_R_X27Y93/IMUX7 INT_R_X27Y93/LOGIC_OUTS15 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X27Y93/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[8]_i_10_n_0 - 
wires: CLBLL_R_X23Y93/CLBLL_EE2BEG2 CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y93/CLBLL_L_C CLBLL_R_X25Y93/CLBLL_EE2BEG2 CLBLL_R_X27Y93/CLBLL_IMUX29 CLBLL_R_X27Y93/CLBLL_LL_C2 CLBLM_L_X24Y93/CLBLM_EE2BEG2 CLBLM_L_X26Y93/CLBLM_EE2BEG2 INT_L_X24Y93/EE2A2 INT_L_X26Y93/EE2A2 INT_R_X23Y93/EE2BEG2 INT_R_X23Y93/LOGIC_OUTS10 INT_R_X25Y93/EE2BEG2 INT_R_X25Y93/EE2END2 INT_R_X27Y93/EE2END2 INT_R_X27Y93/IMUX29 VBRK_X60Y97/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X23Y93/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X25Y93/INT_R.EE2END2->>EE2BEG2 INT_R_X27Y93/INT_R.EE2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[8]_i_8_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX43 CLBLL_R_X27Y93/CLBLL_LL_B CLBLL_R_X27Y93/CLBLL_LL_D6 CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS13 INT_R_X27Y93/IMUX43 INT_R_X27Y93/LOGIC_OUTS13 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y93/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y93/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[8]_i_9_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX44 CLBLL_R_X27Y93/CLBLL_LL_C CLBLL_R_X27Y93/CLBLL_LL_D4 CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS14 INT_R_X27Y93/IMUX44 INT_R_X27Y93/LOGIC_OUTS14 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y93/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[8] - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX24 CLBLL_R_X27Y93/CLBLL_LL_B5 CLBLL_R_X27Y94/CLBLL_IMUX40 CLBLL_R_X27Y94/CLBLL_LL_D1 CLBLL_R_X27Y97/CLBLL_BYP0 CLBLL_R_X27Y97/CLBLL_IMUX1 CLBLL_R_X27Y97/CLBLL_IMUX10 CLBLL_R_X27Y97/CLBLL_LL_A3 CLBLL_R_X27Y97/CLBLL_L_A4 CLBLL_R_X27Y97/CLBLL_L_AX CLBLL_R_X27Y99/CLBLL_LL_AQ CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y96/CLBLM_IMUX38 CLBLM_L_X26Y96/CLBLM_M_D3 CLBLM_L_X26Y97/CLBLM_BYP1 CLBLM_L_X26Y97/CLBLM_IMUX8 CLBLM_L_X26Y97/CLBLM_M_A5 CLBLM_L_X26Y97/CLBLM_M_AX CLBLM_L_X26Y99/CLBLM_IMUX3 CLBLM_L_X26Y99/CLBLM_L_A2 INT_L_X26Y96/IMUX_L38 INT_L_X26Y96/WL1END3 INT_L_X26Y97/BYP_ALT1 INT_L_X26Y97/BYP_L1 INT_L_X26Y97/IMUX_L8 INT_L_X26Y97/SW2END0 INT_L_X26Y97/WL1END_N1_3 INT_L_X26Y99/IMUX_L3 INT_L_X26Y99/WR1END1 INT_R_X27Y93/IMUX24 INT_R_X27Y93/SL1END0 INT_R_X27Y94/IMUX40 INT_R_X27Y94/SL1BEG0 INT_R_X27Y94/SS2END0 INT_R_X27Y95/SS2A0 INT_R_X27Y96/SL1END0 INT_R_X27Y96/SS2BEG0 INT_R_X27Y96/WL1BEG3 INT_R_X27Y97/BYP0 INT_R_X27Y97/BYP_ALT0 INT_R_X27Y97/IMUX1 INT_R_X27Y97/IMUX10 INT_R_X27Y97/SL1BEG0 INT_R_X27Y97/SS2END0 INT_R_X27Y97/SW2A0 INT_R_X27Y97/WL1BEG_N3 INT_R_X27Y98/SL1END0 INT_R_X27Y98/SS2A0 INT_R_X27Y98/SW2BEG0 INT_R_X27Y99/LOGIC_OUTS4 INT_R_X27Y99/SL1BEG0 INT_R_X27Y99/SS2BEG0 INT_R_X27Y99/WR1BEG1 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y97/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y99/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X26Y96/INT_L.WL1END3->>IMUX_L38 INT_L_X26Y97/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y97/INT_L.SW2END0->>BYP_ALT1 INT_L_X26Y97/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X26Y99/INT_L.WR1END1->>IMUX_L3 INT_R_X27Y93/INT_R.SL1END0->>IMUX24 INT_R_X27Y94/INT_R.SS2END0->>IMUX40 INT_R_X27Y94/INT_R.SS2END0->>SL1BEG0 INT_R_X27Y96/INT_R.SL1END0->>SS2BEG0 INT_R_X27Y97/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y97/INT_R.SS2END0->>BYP_ALT0 INT_R_X27Y97/INT_R.SS2END0->>IMUX1 INT_R_X27Y97/INT_R.SS2END0->>IMUX10 INT_R_X27Y97/INT_R.SS2END0->>SL1BEG0 INT_R_X27Y97/INT_R.SS2END0->>WL1BEG_N3 INT_R_X27Y98/INT_R.SL1END0->>SW2BEG0 INT_R_X27Y99/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X27Y99/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X27Y99/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[12]_i_2_n_7 - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX29 CLBLL_R_X27Y101/CLBLL_LL_C2 CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y101/CLBLL_L_AMUX INT_R_X27Y101/IMUX29 INT_R_X27Y101/LOGIC_OUTS16 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y101/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X27Y101/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[9]_i_2_n_0 - 
wires: CLBLL_R_X27Y100/CLBLL_LL_D CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y101/CLBLL_IMUX35 CLBLL_R_X27Y101/CLBLL_LL_C6 INT_R_X27Y100/LOGIC_OUTS15 INT_R_X27Y100/NL1BEG2 INT_R_X27Y101/IMUX35 INT_R_X27Y101/NL1END2 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X27Y100/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X27Y101/INT_R.NL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[9]_i_3_n_0 - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX43 CLBLL_R_X27Y100/CLBLL_LL_B CLBLL_R_X27Y100/CLBLL_LL_D6 CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS13 INT_R_X27Y100/IMUX43 INT_R_X27Y100/LOGIC_OUTS13 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y100/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y100/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold[9]_i_4_n_0 - 
wires: CLBLL_R_X27Y100/CLBLL_IMUX44 CLBLL_R_X27Y100/CLBLL_LL_C CLBLL_R_X27Y100/CLBLL_LL_D4 CLBLL_R_X27Y100/CLBLL_LOGIC_OUTS14 INT_R_X27Y100/IMUX44 INT_R_X27Y100/LOGIC_OUTS14 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y100/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y100/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg_n_0_[9] - 
wires: BRKH_INT_X28Y99/BRKH_INT_NW2BEG1 CLBLL_R_X25Y97/CLBLL_ER1BEG1 CLBLL_R_X25Y97/CLBLL_IMUX42 CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y97/CLBLL_L_AQ CLBLL_R_X25Y97/CLBLL_L_D6 CLBLL_R_X27Y100/CLBLL_IMUX17 CLBLL_R_X27Y100/CLBLL_LL_B3 CLBLL_R_X27Y100/CLBLL_NW2A1 CLBLL_R_X27Y97/CLBLL_BYP5 CLBLL_R_X27Y97/CLBLL_EE2A1 CLBLL_R_X27Y97/CLBLL_IMUX12 CLBLL_R_X27Y97/CLBLL_IMUX16 CLBLL_R_X27Y97/CLBLL_LL_B6 CLBLL_R_X27Y97/CLBLL_L_B3 CLBLL_R_X27Y97/CLBLL_L_BX CLBLL_R_X27Y97/CLBLL_WR1END2 CLBLM_L_X26Y97/CLBLM_BYP4 CLBLM_L_X26Y97/CLBLM_ER1BEG1 CLBLM_L_X26Y97/CLBLM_IMUX11 CLBLM_L_X26Y97/CLBLM_IMUX27 CLBLM_L_X26Y97/CLBLM_M_A4 CLBLM_L_X26Y97/CLBLM_M_B4 CLBLM_L_X26Y97/CLBLM_M_BX CLBLM_L_X26Y99/CLBLM_IMUX16 CLBLM_L_X26Y99/CLBLM_L_B3 CLBLM_L_X28Y100/CLBLM_NW2A1 CLBLM_L_X28Y97/CLBLM_EE2A1 CLBLM_L_X28Y97/CLBLM_WR1END2 INT_L_X26Y97/BYP_ALT4 INT_L_X26Y97/BYP_L4 INT_L_X26Y97/EE2BEG1 INT_L_X26Y97/EL1BEG0 INT_L_X26Y97/ER1END1 INT_L_X26Y97/IMUX_L11 INT_L_X26Y97/IMUX_L27 INT_L_X26Y97/NR1BEG1 INT_L_X26Y98/NL1BEG0 INT_L_X26Y98/NL1END_S3_0 INT_L_X26Y98/NR1END1 INT_L_X26Y99/IMUX_L16 INT_L_X26Y99/NL1END0 INT_L_X28Y100/NW2A1 INT_L_X28Y97/EE2END1 INT_L_X28Y97/NN2BEG1 INT_L_X28Y97/WR1BEG2 INT_L_X28Y98/NN2A1 INT_L_X28Y99/NN2END1 INT_L_X28Y99/NW2BEG1 INT_R_X25Y97/BYP_ALT0 INT_R_X25Y97/BYP_BOUNCE0 INT_R_X25Y97/ER1BEG1 INT_R_X25Y97/IMUX42 INT_R_X25Y97/LOGIC_OUTS0 INT_R_X27Y100/IMUX17 INT_R_X27Y100/NW2END1 INT_R_X27Y96/EL1END_S3_0 INT_R_X27Y97/BYP5 INT_R_X27Y97/BYP_ALT5 INT_R_X27Y97/EE2A1 INT_R_X27Y97/EL1END0 INT_R_X27Y97/IMUX12 INT_R_X27Y97/IMUX16 INT_R_X27Y97/WR1END2 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y97/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y97/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y97/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X26Y97/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y97/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X26Y97/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y97/INT_L.ER1END1->>BYP_ALT4 INT_L_X26Y97/INT_L.ER1END1->>EE2BEG1 INT_L_X26Y97/INT_L.ER1END1->>EL1BEG0 INT_L_X26Y97/INT_L.ER1END1->>IMUX_L11 INT_L_X26Y97/INT_L.ER1END1->>IMUX_L27 INT_L_X26Y97/INT_L.ER1END1->>NR1BEG1 INT_L_X26Y98/INT_L.NR1END1->>NL1BEG0 INT_L_X26Y99/INT_L.NL1END0->>IMUX_L16 INT_L_X28Y97/INT_L.EE2END1->>NN2BEG1 INT_L_X28Y97/INT_L.EE2END1->>WR1BEG2 INT_L_X28Y99/INT_L.NN2END1->>NW2BEG1 INT_R_X25Y97/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y97/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X25Y97/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X25Y97/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X27Y100/INT_R.NW2END1->>IMUX17 INT_R_X27Y97/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y97/INT_R.EL1END0->>IMUX16 INT_R_X27Y97/INT_R.WR1END2->>BYP_ALT5 INT_R_X27Y97/INT_R.WR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

raddrhold[9]_i_5_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NE2BEG2 CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y96/CLBLL_L_AMUX CLBLL_R_X25Y97/CLBLL_NE2A2 CLBLL_R_X27Y100/CLBLL_IMUX28 CLBLL_R_X27Y100/CLBLL_LL_C4 CLBLM_L_X26Y97/CLBLM_NE2A2 INT_L_X26Y100/NE2A2 INT_L_X26Y97/NE2END2 INT_L_X26Y97/NN2BEG2 INT_L_X26Y98/NN2A2 INT_L_X26Y99/NE2BEG2 INT_L_X26Y99/NN2END2 INT_R_X25Y96/LOGIC_OUTS16 INT_R_X25Y96/NE2BEG2 INT_R_X25Y97/NE2A2 INT_R_X27Y100/IMUX28 INT_R_X27Y100/NE2END2 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y100/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X26Y97/INT_L.NE2END2->>NN2BEG2 INT_L_X26Y99/INT_L.NN2END2->>NE2BEG2 INT_R_X25Y96/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X27Y100/INT_R.NE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[12]_i_2_n_0 - 
wires: CLBLL_R_X27Y101/CLBLL_L_COUT CLBLL_R_X27Y101/CLBLL_L_COUT_N CLBLL_R_X27Y102/CLBLL_L_CIN 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[8]_i_2_n_0 - 
wires: CLBLL_R_X27Y100/CLBLL_L_COUT CLBLL_R_X27Y100/CLBLL_L_COUT_N CLBLL_R_X27Y101/CLBLL_L_CIN 
pips: CLBLL_R_X27Y100/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

raddrhold_reg[4]_i_2_n_0 - 
wires: BRKH_CLB_X27Y99/BRKH_CLB_COUT0_R CLBLL_R_X27Y100/CLBLL_L_CIN CLBLL_R_X27Y99/CLBLL_L_COUT CLBLL_R_X27Y99/CLBLL_L_COUT_N 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rdatahold[7]_i_1_n_0 - 
wires: BRKH_INT_X25Y99/BRKH_INT_NW6B2 CLBLL_R_X21Y105/CLBLL_FAN6 CLBLL_R_X21Y105/CLBLL_L_CE CLBLL_R_X21Y105/CLBLL_SW2A1 CLBLL_R_X23Y102/CLBLL_NW4A2 CLBLL_R_X23Y102/CLBLL_WW2A1 CLBLL_R_X23Y97/CLBLL_FAN6 CLBLL_R_X23Y97/CLBLL_L_CE CLBLL_R_X23Y97/CLBLL_WW2END1 CLBLL_R_X23Y99/CLBLL_WW2A1 CLBLL_R_X25Y93/CLBLL_NE2A1 CLBLL_R_X25Y96/CLBLL_NE4C2 CLBLL_R_X25Y97/CLBLL_WR1END2 CLBLL_R_X25Y98/CLBLL_NW4A2 CLBLL_R_X25Y99/CLBLL_WR1END3 CLBLL_R_X27Y95/CLBLL_FAN7 CLBLL_R_X27Y95/CLBLL_LL_CE CLBLM_L_X22Y102/CLBLM_FAN6 CLBLM_L_X22Y102/CLBLM_L_CE CLBLM_L_X22Y105/CLBLM_SW2A1 CLBLM_L_X22Y99/CLBLM_FAN7 CLBLM_L_X22Y99/CLBLM_M_CE CLBLM_L_X24Y102/CLBLM_NW4A2 CLBLM_L_X24Y102/CLBLM_WW2A1 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y92/CLBLM_M_C CLBLM_L_X24Y97/CLBLM_WW2END1 CLBLM_L_X24Y99/CLBLM_WW2A1 CLBLM_L_X26Y93/CLBLM_FAN6 CLBLM_L_X26Y93/CLBLM_L_CE CLBLM_L_X26Y93/CLBLM_NE2A1 CLBLM_L_X26Y95/CLBLM_FAN7 CLBLM_L_X26Y95/CLBLM_M_CE CLBLM_L_X26Y96/CLBLM_NE4C2 CLBLM_L_X26Y97/CLBLM_WR1END2 CLBLM_L_X26Y98/CLBLM_FAN7 CLBLM_L_X26Y98/CLBLM_M_CE CLBLM_L_X26Y98/CLBLM_NW4A2 CLBLM_L_X26Y99/CLBLM_FAN6 CLBLM_L_X26Y99/CLBLM_L_CE CLBLM_L_X26Y99/CLBLM_WR1END3 INT_L_X22Y102/FAN_ALT6 INT_L_X22Y102/FAN_L6 INT_L_X22Y102/WW2END1 INT_L_X22Y105/SW2A1 INT_L_X22Y106/NW6END2 INT_L_X22Y106/SW2BEG1 INT_L_X22Y99/FAN_ALT7 INT_L_X22Y99/FAN_L7 INT_L_X22Y99/WW2END1 INT_L_X24Y102/NW6BEG2 INT_L_X24Y102/NW6END2 INT_L_X24Y102/WW2BEG1 INT_L_X24Y92/EL1BEG1 INT_L_X24Y92/LOGIC_OUTS_L14 INT_L_X24Y92/NE6BEG2 INT_L_X24Y97/WW2A1 INT_L_X24Y99/WL1END1 INT_L_X24Y99/WW2BEG1 INT_L_X26Y93/FAN_ALT6 INT_L_X26Y93/FAN_L6 INT_L_X26Y93/NE2END1 INT_L_X26Y95/FAN_ALT7 INT_L_X26Y95/FAN_L7 INT_L_X26Y95/SE2A2 INT_L_X26Y95/SL1END2 INT_L_X26Y96/NE6END2 INT_L_X26Y96/NL1BEG1 INT_L_X26Y96/NN2BEG2 INT_L_X26Y96/SE2BEG2 INT_L_X26Y96/SL1BEG2 INT_L_X26Y97/NL1END1 INT_L_X26Y97/NN2A2 INT_L_X26Y97/WR1BEG2 INT_L_X26Y98/FAN_ALT7 INT_L_X26Y98/FAN_L7 INT_L_X26Y98/NN2END2 INT_L_X26Y98/NR1BEG2 INT_L_X26Y98/NW6BEG2 INT_L_X26Y99/FAN_ALT6 INT_L_X26Y99/FAN_ALT7 INT_L_X26Y99/FAN_BOUNCE7 INT_L_X26Y99/FAN_L6 INT_L_X26Y99/NR1END2 INT_L_X26Y99/WR1BEG3 INT_R_X21Y105/FAN6 INT_R_X21Y105/FAN_ALT6 INT_R_X21Y105/SW2END1 INT_R_X23Y102/NW6A2 INT_R_X23Y102/WW2A1 INT_R_X23Y103/NW6B2 INT_R_X23Y104/NW6C2 INT_R_X23Y105/NW6D2 INT_R_X23Y106/NW6E2 INT_R_X23Y97/FAN6 INT_R_X23Y97/FAN_ALT6 INT_R_X23Y97/WW2END1 INT_R_X23Y99/WW2A1 INT_R_X25Y100/NW6C2 INT_R_X25Y101/NW6D2 INT_R_X25Y102/NW6E2 INT_R_X25Y92/EL1END1 INT_R_X25Y92/NE2BEG1 INT_R_X25Y92/NE6A2 INT_R_X25Y93/NE2A1 INT_R_X25Y93/NE6B2 INT_R_X25Y94/NE6C2 INT_R_X25Y95/NE6D2 INT_R_X25Y96/NE6E2 INT_R_X25Y97/WR1END2 INT_R_X25Y97/WW2BEG1 INT_R_X25Y98/NW6A2 INT_R_X25Y99/NW6B2 INT_R_X25Y99/WL1BEG1 INT_R_X25Y99/WR1END3 INT_R_X27Y95/FAN7 INT_R_X27Y95/FAN_ALT7 INT_R_X27Y95/SE2END2 VBRK_X60Y101/VBRK_WW2END1 VBRK_X60Y103/VBRK_WW2A1 VBRK_X60Y107/VBRK_NW4A2 VBRK_X60Y107/VBRK_WW2A1 
pips: CLBLL_R_X21Y105/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y97/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y95/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X22Y102/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y99/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y93/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y95/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y98/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y99/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X22Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y102/INT_L.WW2END1->>FAN_ALT6 INT_L_X22Y106/INT_L.NW6END2->>SW2BEG1 INT_L_X22Y99/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y99/INT_L.WW2END1->>FAN_ALT7 INT_L_X24Y102/INT_L.NW6END2->>NW6BEG2 INT_L_X24Y102/INT_L.NW6END2->>WW2BEG1 INT_L_X24Y92/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_L_X24Y92/INT_L.LOGIC_OUTS_L14->>NE6BEG2 INT_L_X24Y99/INT_L.WL1END1->>WW2BEG1 INT_L_X26Y93/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y93/INT_L.NE2END1->>FAN_ALT6 INT_L_X26Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y95/INT_L.SL1END2->>FAN_ALT7 INT_L_X26Y96/INT_L.NE6END2->>NL1BEG1 INT_L_X26Y96/INT_L.NE6END2->>NN2BEG2 INT_L_X26Y96/INT_L.NE6END2->>SE2BEG2 INT_L_X26Y96/INT_L.NE6END2->>SL1BEG2 INT_L_X26Y97/INT_L.NL1END1->>WR1BEG2 INT_L_X26Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y98/INT_L.NN2END2->>FAN_ALT7 INT_L_X26Y98/INT_L.NN2END2->>NR1BEG2 INT_L_X26Y98/INT_L.NN2END2->>NW6BEG2 INT_L_X26Y99/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y99/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y99/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X26Y99/INT_L.NR1END2->>FAN_ALT7 INT_L_X26Y99/INT_L.NR1END2->>WR1BEG3 INT_R_X21Y105/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y105/INT_R.SW2END1->>FAN_ALT6 INT_R_X23Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y97/INT_R.WW2END1->>FAN_ALT6 INT_R_X25Y92/INT_R.EL1END1->>NE2BEG1 INT_R_X25Y97/INT_R.WR1END2->>WW2BEG1 INT_R_X25Y99/INT_R.WR1END3->>WL1BEG1 INT_R_X27Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y95/INT_R.SE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

rdatahold[7]_i_2_n_0 - 
wires: CLBLM_L_X24Y92/CLBLM_IMUX31 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y92/CLBLM_M_C5 CLBLM_L_X24Y92/CLBLM_M_D INT_L_X24Y92/IMUX_L31 INT_L_X24Y92/LOGIC_OUTS_L15 
pips: CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y92/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readio_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readio_i_2_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX5 CLBLL_R_X23Y89/CLBLL_L_A6 CLBLL_R_X23Y89/CLBLL_SW2A2 CLBLM_L_X24Y89/CLBLM_SW2A2 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y90/CLBLM_M_AMUX INT_L_X24Y89/SW2A2 INT_L_X24Y90/LOGIC_OUTS_L20 INT_L_X24Y90/SW2BEG2 INT_R_X23Y89/IMUX5 INT_R_X23Y89/SW2END2 VBRK_X60Y93/VBRK_SW2A2 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y90/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X23Y89/INT_R.SW2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readmem_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readmem_i_2_n_0 - 
wires: CLBLL_R_X23Y91/CLBLL_IMUX8 CLBLL_R_X23Y91/CLBLL_LL_A5 CLBLL_R_X23Y91/CLBLL_LL_CMUX CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS22 INT_R_X23Y91/IMUX8 INT_R_X23Y91/LOGIC_OUTS22 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y91/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y91/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readmem_reg_i_3_n_0 - 
wires: CLBLL_R_X23Y91/CLBLL_IMUX11 CLBLL_R_X23Y91/CLBLL_LL_A4 CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y91/CLBLL_L_AMUX INT_R_X23Y91/FAN_ALT5 INT_R_X23Y91/FAN_BOUNCE5 INT_R_X23Y91/IMUX11 INT_R_X23Y91/LOGIC_OUTS16 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y91/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X23Y91/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y91/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X23Y91/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readmem_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

readmem_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regd[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regd[2]_i_2_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_WW2A2 CLBLM_L_X20Y91/CLBLM_IMUX14 CLBLM_L_X20Y91/CLBLM_IMUX30 CLBLM_L_X20Y91/CLBLM_IMUX6 CLBLM_L_X20Y91/CLBLM_L_A1 CLBLM_L_X20Y91/CLBLM_L_B1 CLBLM_L_X20Y91/CLBLM_L_C5 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y91/CLBLM_M_C CLBLM_L_X22Y91/CLBLM_WW2A2 INT_L_X20Y91/IMUX_L14 INT_L_X20Y91/IMUX_L30 INT_L_X20Y91/IMUX_L6 INT_L_X20Y91/WW2END2 INT_L_X22Y91/LOGIC_OUTS_L14 INT_L_X22Y91/WW2BEG2 INT_R_X21Y91/WW2A2 
pips: CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y91/INT_L.WW2END2->>IMUX_L14 INT_L_X20Y91/INT_L.WW2END2->>IMUX_L30 INT_L_X20Y91/INT_L.WW2END2->>IMUX_L6 INT_L_X22Y91/INT_L.LOGIC_OUTS_L14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

regd_reg_n_0_[0] - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX11 CLBLL_R_X21Y91/CLBLL_IMUX27 CLBLL_R_X21Y91/CLBLL_LL_A4 CLBLL_R_X21Y91/CLBLL_LL_B4 CLBLL_R_X21Y92/CLBLL_IMUX17 CLBLL_R_X21Y92/CLBLL_IMUX40 CLBLL_R_X21Y92/CLBLL_LL_B3 CLBLL_R_X21Y92/CLBLL_LL_D1 CLBLM_L_X20Y91/CLBLM_IMUX10 CLBLM_L_X20Y91/CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y91/CLBLM_L_A4 CLBLM_L_X20Y91/CLBLM_L_AQ CLBLM_L_X20Y92/CLBLM_IMUX25 CLBLM_L_X20Y92/CLBLM_L_B5 INT_L_X20Y91/BYP_ALT0 INT_L_X20Y91/BYP_BOUNCE0 INT_L_X20Y91/ER1BEG1 INT_L_X20Y91/IMUX_L10 INT_L_X20Y91/LOGIC_OUTS_L0 INT_L_X20Y91/NE2BEG0 INT_L_X20Y91/NR1BEG0 INT_L_X20Y92/IMUX_L25 INT_L_X20Y92/NE2A0 INT_L_X20Y92/NR1END0 INT_R_X21Y91/ER1END1 INT_R_X21Y91/IMUX11 INT_R_X21Y91/IMUX27 INT_R_X21Y91/NE2END_S3_0 INT_R_X21Y92/IMUX17 INT_R_X21Y92/IMUX40 INT_R_X21Y92/NE2END0 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y91/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X20Y91/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X20Y91/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X20Y91/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X20Y91/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X20Y91/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X20Y91/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X20Y92/INT_L.NR1END0->>IMUX_L25 INT_R_X21Y91/INT_R.ER1END1->>IMUX11 INT_R_X21Y91/INT_R.ER1END1->>IMUX27 INT_R_X21Y92/INT_R.NE2END0->>IMUX17 INT_R_X21Y92/INT_R.NE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regd[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regd_reg_n_0_[1] - 
wires: CLBLL_R_X19Y92/CLBLL_EL1BEG0 CLBLL_R_X19Y92/CLBLL_NW2A1 CLBLL_R_X21Y91/CLBLL_IMUX24 CLBLL_R_X21Y91/CLBLL_IMUX8 CLBLL_R_X21Y91/CLBLL_LL_A5 CLBLL_R_X21Y91/CLBLL_LL_B5 CLBLL_R_X21Y92/CLBLL_IMUX18 CLBLL_R_X21Y92/CLBLL_IMUX43 CLBLL_R_X21Y92/CLBLL_LL_B2 CLBLL_R_X21Y92/CLBLL_LL_D6 CLBLM_L_X20Y91/CLBLM_IMUX25 CLBLM_L_X20Y91/CLBLM_LOGIC_OUTS1 CLBLM_L_X20Y91/CLBLM_L_B5 CLBLM_L_X20Y91/CLBLM_L_BQ CLBLM_L_X20Y92/CLBLM_EL1BEG0 CLBLM_L_X20Y92/CLBLM_IMUX16 CLBLM_L_X20Y92/CLBLM_L_B3 CLBLM_L_X20Y92/CLBLM_NW2A1 INT_L_X20Y90/FAN_BOUNCE_S3_6 INT_L_X20Y91/EL1BEG0 INT_L_X20Y91/EL1END_S3_0 INT_L_X20Y91/FAN_ALT6 INT_L_X20Y91/FAN_BOUNCE6 INT_L_X20Y91/IMUX_L25 INT_L_X20Y91/LOGIC_OUTS_L1 INT_L_X20Y91/NE2BEG1 INT_L_X20Y91/NW2BEG1 INT_L_X20Y92/EL1END0 INT_L_X20Y92/IMUX_L16 INT_L_X20Y92/NE2A1 INT_L_X20Y92/NW2A1 INT_R_X19Y92/EL1BEG0 INT_R_X19Y92/NW2END1 INT_R_X21Y90/EL1END_S3_0 INT_R_X21Y91/EL1END0 INT_R_X21Y91/IMUX24 INT_R_X21Y91/IMUX8 INT_R_X21Y92/BYP_ALT1 INT_R_X21Y92/BYP_BOUNCE1 INT_R_X21Y92/IMUX18 INT_R_X21Y92/IMUX43 INT_R_X21Y92/NE2END1 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y91/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y91/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X20Y91/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X20Y91/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X20Y91/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 INT_L_X20Y91/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X20Y91/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_L_X20Y92/INT_L.EL1END0->>IMUX_L16 INT_R_X19Y92/INT_R.NW2END1->>EL1BEG0 INT_R_X21Y91/INT_R.EL1END0->>IMUX24 INT_R_X21Y91/INT_R.EL1END0->>IMUX8 INT_R_X21Y92/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X21Y92/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X21Y92/INT_R.NE2END1->>BYP_ALT1 INT_R_X21Y92/INT_R.NE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regd[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regd_reg_n_0_[2] - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX18 CLBLL_R_X21Y91/CLBLL_IMUX2 CLBLL_R_X21Y91/CLBLL_LL_A2 CLBLL_R_X21Y91/CLBLL_LL_B2 CLBLL_R_X21Y92/CLBLL_IMUX27 CLBLL_R_X21Y92/CLBLL_IMUX44 CLBLL_R_X21Y92/CLBLL_LL_B4 CLBLL_R_X21Y92/CLBLL_LL_D4 CLBLM_L_X20Y91/CLBLM_IMUX20 CLBLM_L_X20Y91/CLBLM_LOGIC_OUTS2 CLBLM_L_X20Y91/CLBLM_L_C2 CLBLM_L_X20Y91/CLBLM_L_CQ CLBLM_L_X20Y92/CLBLM_IMUX26 CLBLM_L_X20Y92/CLBLM_L_B4 INT_L_X20Y91/EL1BEG1 INT_L_X20Y91/IMUX_L20 INT_L_X20Y91/LOGIC_OUTS_L2 INT_L_X20Y91/NE2BEG2 INT_L_X20Y91/NL1BEG1 INT_L_X20Y92/IMUX_L26 INT_L_X20Y92/NE2A2 INT_L_X20Y92/NL1END1 INT_R_X21Y91/EL1END1 INT_R_X21Y91/IMUX18 INT_R_X21Y91/IMUX2 INT_R_X21Y92/IMUX27 INT_R_X21Y92/IMUX44 INT_R_X21Y92/NE2END2 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X20Y91/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X20Y91/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X20Y91/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X20Y91/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X20Y91/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X20Y92/INT_L.NL1END1->>IMUX_L26 INT_R_X21Y91/INT_R.EL1END1->>IMUX18 INT_R_X21Y91/INT_R.EL1END1->>IMUX2 INT_R_X21Y92/INT_R.NE2END2->>IMUX27 INT_R_X21Y92/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

regd[2]_i_3_n_0 - 
wires: CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y90/CLBLM_M_C CLBLM_L_X22Y91/CLBLM_IMUX29 CLBLM_L_X22Y91/CLBLM_M_C2 INT_L_X22Y90/LOGIC_OUTS_L14 INT_L_X22Y90/NR1BEG2 INT_L_X22Y91/IMUX_L29 INT_L_X22Y91/NR1END2 
pips: CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X22Y90/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X22Y91/INT_L.NR1END2->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regd[2]_i_4_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y90/CLBLL_L_A CLBLL_R_X21Y91/CLBLL_NE2A0 CLBLM_L_X22Y90/CLBLM_IMUX31 CLBLM_L_X22Y90/CLBLM_M_C5 CLBLM_L_X22Y91/CLBLM_NE2A0 INT_L_X22Y90/IMUX_L31 INT_L_X22Y90/NE2END_S3_0 INT_L_X22Y91/NE2END0 INT_R_X21Y90/LOGIC_OUTS8 INT_R_X21Y90/NE2BEG0 INT_R_X21Y91/NE2A0 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X22Y90/INT_L.NE2END_S3_0->>IMUX_L31 INT_R_X21Y90/INT_R.LOGIC_OUTS8->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[0] - 
wires: BRKH_INT_X22Y99/BRKH_INT_NW2BEG2 CLBLL_R_X21Y100/CLBLL_IMUX4 CLBLL_R_X21Y100/CLBLL_LL_A6 CLBLL_R_X21Y100/CLBLL_NW2A2 CLBLL_R_X21Y102/CLBLL_IMUX19 CLBLL_R_X21Y102/CLBLL_L_B2 CLBLL_R_X21Y93/CLBLL_IMUX27 CLBLL_R_X21Y93/CLBLL_LL_B4 CLBLL_R_X21Y93/CLBLL_WL1END1 CLBLL_R_X23Y93/CLBLL_EL1BEG2 CLBLL_R_X23Y93/CLBLL_IMUX15 CLBLL_R_X23Y93/CLBLL_LL_B1 CLBLL_R_X23Y94/CLBLL_IMUX23 CLBLL_R_X23Y94/CLBLL_L_C3 CLBLL_R_X25Y93/CLBLL_EE2A2 CLBLL_R_X25Y93/CLBLL_IMUX4 CLBLL_R_X25Y93/CLBLL_LL_A6 CLBLM_L_X22Y100/CLBLM_NW2A2 CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y93/CLBLM_M_C CLBLM_L_X22Y93/CLBLM_WL1END1 CLBLM_L_X24Y93/CLBLM_EL1BEG2 CLBLM_L_X24Y93/CLBLM_IMUX20 CLBLM_L_X24Y93/CLBLM_L_C2 CLBLM_L_X26Y93/CLBLM_EE2A2 CLBLM_L_X26Y93/CLBLM_IMUX44 CLBLM_L_X26Y93/CLBLM_M_D4 INT_L_X22Y100/NW2A2 INT_L_X22Y93/ER1BEG3 INT_L_X22Y93/LOGIC_OUTS_L14 INT_L_X22Y93/NL1BEG1 INT_L_X22Y93/NN6BEG2 INT_L_X22Y93/WL1BEG1 INT_L_X22Y94/EL1BEG3 INT_L_X22Y94/NL1BEG0 INT_L_X22Y94/NL1END1 INT_L_X22Y94/NL1END_S3_0 INT_L_X22Y94/NN6A2 INT_L_X22Y95/EL1BEG_N3 INT_L_X22Y95/NL1END0 INT_L_X22Y95/NN6B2 INT_L_X22Y96/NN6C2 INT_L_X22Y97/NN6D2 INT_L_X22Y98/NN6E2 INT_L_X22Y99/NN6END2 INT_L_X22Y99/NW2BEG2 INT_L_X24Y93/EE2BEG2 INT_L_X24Y93/EL1BEG1 INT_L_X24Y93/EL1END2 INT_L_X24Y93/IMUX_L20 INT_L_X26Y93/EE2END2 INT_L_X26Y93/IMUX_L44 INT_R_X21Y100/IMUX4 INT_R_X21Y100/NL1BEG1 INT_R_X21Y100/NW2END2 INT_R_X21Y101/NL1END1 INT_R_X21Y101/NR1BEG1 INT_R_X21Y102/IMUX19 INT_R_X21Y102/NR1END1 INT_R_X21Y93/IMUX27 INT_R_X21Y93/WL1END1 INT_R_X23Y93/EL1BEG2 INT_R_X23Y93/ER1END3 INT_R_X23Y93/IMUX15 INT_R_X23Y94/EL1END3 INT_R_X23Y94/ER1END_N3_3 INT_R_X23Y94/IMUX23 INT_R_X25Y93/BYP_ALT4 INT_R_X25Y93/BYP_BOUNCE4 INT_R_X25Y93/EE2A2 INT_R_X25Y93/EL1END1 INT_R_X25Y93/IMUX4 VBRK_X60Y97/VBRK_EL1BEG2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X22Y93/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X22Y93/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X22Y93/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X22Y93/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X22Y93/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X22Y94/INT_L.NL1END1->>NL1BEG0 INT_L_X22Y95/INT_L.NL1END0->>EL1BEG_N3 INT_L_X22Y99/INT_L.NN6END2->>NW2BEG2 INT_L_X24Y93/INT_L.EL1END2->>EE2BEG2 INT_L_X24Y93/INT_L.EL1END2->>EL1BEG1 INT_L_X24Y93/INT_L.EL1END2->>IMUX_L20 INT_L_X26Y93/INT_L.EE2END2->>IMUX_L44 INT_R_X21Y100/INT_R.NW2END2->>IMUX4 INT_R_X21Y100/INT_R.NW2END2->>NL1BEG1 INT_R_X21Y101/INT_R.NL1END1->>NR1BEG1 INT_R_X21Y102/INT_R.NR1END1->>IMUX19 INT_R_X21Y93/INT_R.WL1END1->>IMUX27 INT_R_X23Y93/INT_R.ER1END3->>EL1BEG2 INT_R_X23Y93/INT_R.ER1END3->>IMUX15 INT_R_X23Y94/INT_R.EL1END3->>IMUX23 INT_R_X25Y93/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y93/INT_R.BYP_BOUNCE4->>IMUX4 INT_R_X25Y93/INT_R.EL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

regfil[0][0]_i_3_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX7 CLBLL_R_X21Y100/CLBLL_LL_A1 CLBLL_R_X21Y100/CLBLL_LL_D CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS15 INT_R_X21Y100/IMUX7 INT_R_X21Y100/LOGIC_OUTS15 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y100/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y100/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][0]_i_5_n_4 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX43 CLBLL_R_X21Y100/CLBLL_LL_D6 CLBLL_R_X21Y100/CLBLL_WR1END2 CLBLM_L_X22Y100/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y100/CLBLM_L_DMUX CLBLM_L_X22Y100/CLBLM_WR1END2 INT_L_X22Y100/LOGIC_OUTS_L19 INT_L_X22Y100/WR1BEG2 INT_R_X21Y100/IMUX43 INT_R_X21Y100/WR1END2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X22Y100/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y100/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_R_X21Y100/INT_R.WR1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][0]_i_6_n_4 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX40 CLBLL_R_X21Y100/CLBLL_LL_D1 CLBLL_R_X21Y100/CLBLL_WL1END0 CLBLM_L_X22Y100/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y100/CLBLM_M_DMUX CLBLM_L_X22Y100/CLBLM_WL1END0 INT_L_X22Y100/LOGIC_OUTS_L23 INT_L_X22Y100/WL1BEG0 INT_R_X21Y100/IMUX40 INT_R_X21Y100/WL1END0 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X22Y100/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y100/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_R_X21Y100/INT_R.WL1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][0]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][3]_i_8_n_7 - 
wires: CLBLL_R_X21Y94/CLBLL_ER1BEG3 CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y94/CLBLL_L_AMUX CLBLM_L_X20Y94/CLBLM_IMUX28 CLBLM_L_X20Y94/CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_IMUX15 CLBLM_L_X22Y93/CLBLM_M_B1 CLBLM_L_X22Y94/CLBLM_ER1BEG3 CLBLM_L_X22Y94/CLBLM_IMUX31 CLBLM_L_X22Y94/CLBLM_IMUX38 CLBLM_L_X22Y94/CLBLM_M_C5 CLBLM_L_X22Y94/CLBLM_M_D3 INT_L_X20Y93/NL1BEG2 INT_L_X20Y93/SW2END2 INT_L_X20Y94/IMUX_L28 INT_L_X20Y94/NL1END2 INT_L_X22Y93/IMUX_L15 INT_L_X22Y93/SL1END3 INT_L_X22Y94/ER1END3 INT_L_X22Y94/IMUX_L31 INT_L_X22Y94/IMUX_L38 INT_L_X22Y94/SL1BEG3 INT_L_X22Y95/ER1END_N3_3 INT_R_X21Y93/SW2A2 INT_R_X21Y94/ER1BEG3 INT_R_X21Y94/LOGIC_OUTS16 INT_R_X21Y94/SW2BEG2 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X20Y93/INT_L.SW2END2->>NL1BEG2 INT_L_X20Y94/INT_L.NL1END2->>IMUX_L28 INT_L_X22Y93/INT_L.SL1END3->>IMUX_L15 INT_L_X22Y94/INT_L.ER1END3->>IMUX_L31 INT_L_X22Y94/INT_L.ER1END3->>IMUX_L38 INT_L_X22Y94/INT_L.ER1END3->>SL1BEG3 INT_R_X21Y94/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X21Y94/INT_R.LOGIC_OUTS16->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

regfil[0][0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[1] - 
wires: BRKH_INT_X21Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X22Y99/BRKH_INT_NN2BEG3 BRKH_INT_X22Y99/BRKH_INT_WR1BEG_S0 BRKH_INT_X23Y99/BRKH_INT_NN6B3 CLBLL_R_X21Y100/CLBLL_IMUX0 CLBLL_R_X21Y100/CLBLL_L_A3 CLBLL_R_X21Y100/CLBLL_WR1END0 CLBLL_R_X21Y102/CLBLL_IMUX16 CLBLL_R_X21Y102/CLBLL_L_B3 CLBLL_R_X21Y102/CLBLL_WR1END0 CLBLL_R_X21Y97/CLBLL_EE2BEG3 CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y97/CLBLL_L_D CLBLL_R_X21Y99/CLBLL_NE2A3 CLBLL_R_X23Y103/CLBLL_EL1BEG2 CLBLL_R_X23Y97/CLBLL_EL1BEG2 CLBLL_R_X23Y97/CLBLL_IMUX22 CLBLL_R_X23Y97/CLBLL_LL_C3 CLBLM_L_X22Y100/CLBLM_WR1END0 CLBLM_L_X22Y102/CLBLM_WR1END0 CLBLM_L_X22Y97/CLBLM_EE2BEG3 CLBLM_L_X22Y99/CLBLM_NE2A3 CLBLM_L_X24Y103/CLBLM_EL1BEG2 CLBLM_L_X24Y103/CLBLM_IMUX5 CLBLM_L_X24Y103/CLBLM_L_A6 CLBLM_L_X24Y97/CLBLM_EL1BEG2 CLBLM_L_X24Y97/CLBLM_IMUX5 CLBLM_L_X24Y97/CLBLM_L_A6 INT_L_X22Y100/NN2A3 INT_L_X22Y100/WR1BEG0 INT_L_X22Y101/NN2END3 INT_L_X22Y101/WR1BEG_S0 INT_L_X22Y102/WR1BEG0 INT_L_X22Y97/EE2A3 INT_L_X22Y99/NE2END3 INT_L_X22Y99/NN2BEG3 INT_L_X22Y99/WR1BEG_S0 INT_L_X24Y103/EL1END2 INT_L_X24Y103/IMUX_L5 INT_L_X24Y97/EL1END2 INT_L_X24Y97/IMUX_L5 INT_R_X21Y100/IMUX0 INT_R_X21Y100/WR1END0 INT_R_X21Y101/WR1END_S1_0 INT_R_X21Y102/IMUX16 INT_R_X21Y102/WR1END0 INT_R_X21Y97/EE2BEG3 INT_R_X21Y97/LOGIC_OUTS11 INT_R_X21Y97/NR1BEG3 INT_R_X21Y98/NE2BEG3 INT_R_X21Y98/NR1END3 INT_R_X21Y99/NE2A3 INT_R_X21Y99/WR1END_S1_0 INT_R_X23Y100/NN6C3 INT_R_X23Y101/NN6D3 INT_R_X23Y102/NN6E3 INT_R_X23Y103/EL1BEG2 INT_R_X23Y103/NN6END3 INT_R_X23Y97/EE2END3 INT_R_X23Y97/EL1BEG2 INT_R_X23Y97/IMUX22 INT_R_X23Y97/NN6BEG3 INT_R_X23Y98/NN6A3 INT_R_X23Y99/NN6B3 VBRK_X60Y101/VBRK_EL1BEG2 VBRK_X60Y108/VBRK_EL1BEG2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X22Y101/INT_L.NN2END3->>WR1BEG_S0 INT_L_X22Y99/INT_L.NE2END3->>NN2BEG3 INT_L_X22Y99/INT_L.NE2END3->>WR1BEG_S0 INT_L_X24Y103/INT_L.EL1END2->>IMUX_L5 INT_L_X24Y97/INT_L.EL1END2->>IMUX_L5 INT_R_X21Y100/INT_R.WR1END0->>IMUX0 INT_R_X21Y102/INT_R.WR1END0->>IMUX16 INT_R_X21Y97/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X21Y97/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X21Y98/INT_R.NR1END3->>NE2BEG3 INT_R_X23Y103/INT_R.NN6END3->>EL1BEG2 INT_R_X23Y97/INT_R.EE2END3->>EL1BEG2 INT_R_X23Y97/INT_R.EE2END3->>IMUX22 INT_R_X23Y97/INT_R.EE2END3->>NN6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[0][1]_i_3_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX10 CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y100/CLBLL_L_A4 CLBLL_R_X21Y100/CLBLL_L_B INT_R_X21Y100/IMUX10 INT_R_X21Y100/LOGIC_OUTS9 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X21Y100/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y100/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_4_n_7 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX19 CLBLL_R_X21Y100/CLBLL_L_B2 CLBLL_R_X21Y100/CLBLL_WL1END1 CLBLM_L_X22Y100/CLBLM_WL1END1 CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y101/CLBLM_L_AMUX INT_L_X22Y100/SL1END2 INT_L_X22Y100/WL1BEG1 INT_L_X22Y101/LOGIC_OUTS_L16 INT_L_X22Y101/SL1BEG2 INT_R_X21Y100/IMUX19 INT_R_X21Y100/WL1END1 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y101/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y100/INT_L.SL1END2->>WL1BEG1 INT_L_X22Y101/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_R_X21Y100/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_5_n_7 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX14 CLBLL_R_X21Y100/CLBLL_L_B1 CLBLL_R_X21Y100/CLBLL_SW2A2 CLBLM_L_X22Y100/CLBLM_SW2A2 CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y101/CLBLM_M_AMUX INT_L_X22Y100/SW2A2 INT_L_X22Y101/LOGIC_OUTS_L20 INT_L_X22Y101/SW2BEG2 INT_R_X21Y100/IMUX14 INT_R_X21Y100/SW2END2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y101/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y101/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X21Y100/INT_R.SW2END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[2] - 
wires: BRKH_INT_X22Y99/BRKH_INT_NN6C3 CLBLL_R_X21Y100/CLBLL_IMUX34 CLBLL_R_X21Y100/CLBLL_L_C6 CLBLL_R_X21Y100/CLBLL_SW2A1 CLBLL_R_X21Y102/CLBLL_IMUX20 CLBLL_R_X21Y102/CLBLL_L_C2 CLBLL_R_X21Y102/CLBLL_WW2END1 CLBLL_R_X21Y96/CLBLL_EE2A3 CLBLL_R_X23Y102/CLBLL_WL1END1 CLBLL_R_X23Y103/CLBLL_NE2A2 CLBLM_L_X20Y96/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y96/CLBLM_M_D CLBLM_L_X22Y100/CLBLM_SW2A1 CLBLM_L_X22Y102/CLBLM_WW2END1 CLBLM_L_X22Y96/CLBLM_EE2A3 CLBLM_L_X22Y96/CLBLM_IMUX30 CLBLM_L_X22Y96/CLBLM_L_C5 CLBLM_L_X24Y102/CLBLM_WL1END1 CLBLM_L_X24Y103/CLBLM_IMUX13 CLBLM_L_X24Y103/CLBLM_IMUX4 CLBLM_L_X24Y103/CLBLM_L_B6 CLBLM_L_X24Y103/CLBLM_M_A6 CLBLM_L_X24Y103/CLBLM_NE2A2 INT_L_X20Y96/EE2BEG3 INT_L_X20Y96/LOGIC_OUTS_L15 INT_L_X22Y100/NN6D3 INT_L_X22Y100/SW2A1 INT_L_X22Y101/NN6E3 INT_L_X22Y101/SW2BEG1 INT_L_X22Y101/SW2END1 INT_L_X22Y102/EL1BEG2 INT_L_X22Y102/NN6END3 INT_L_X22Y102/WW2A1 INT_L_X22Y96/EE2END3 INT_L_X22Y96/IMUX_L30 INT_L_X22Y96/NN6BEG3 INT_L_X22Y97/NN6A3 INT_L_X22Y98/NN6B3 INT_L_X22Y99/NN6C3 INT_L_X24Y102/SL1END2 INT_L_X24Y102/WL1BEG1 INT_L_X24Y103/IMUX_L13 INT_L_X24Y103/IMUX_L4 INT_L_X24Y103/NE2END2 INT_L_X24Y103/SL1BEG2 INT_R_X21Y100/IMUX34 INT_R_X21Y100/SW2END1 INT_R_X21Y102/IMUX20 INT_R_X21Y102/WW2END1 INT_R_X21Y96/EE2A3 INT_R_X23Y101/SW2A1 INT_R_X23Y102/EL1END2 INT_R_X23Y102/NE2BEG2 INT_R_X23Y102/SW2BEG1 INT_R_X23Y102/WL1END1 INT_R_X23Y102/WW2BEG1 INT_R_X23Y103/NE2A2 VBRK_X60Y107/VBRK_WL1END1 VBRK_X60Y108/VBRK_NE2A2 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X20Y96/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X20Y96/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X22Y101/INT_L.SW2END1->>SW2BEG1 INT_L_X22Y102/INT_L.NN6END3->>EL1BEG2 INT_L_X22Y96/INT_L.EE2END3->>IMUX_L30 INT_L_X22Y96/INT_L.EE2END3->>NN6BEG3 INT_L_X24Y102/INT_L.SL1END2->>WL1BEG1 INT_L_X24Y103/INT_L.NE2END2->>IMUX_L13 INT_L_X24Y103/INT_L.NE2END2->>IMUX_L4 INT_L_X24Y103/INT_L.NE2END2->>SL1BEG2 INT_R_X21Y100/INT_R.SW2END1->>IMUX34 INT_R_X21Y102/INT_R.WW2END1->>IMUX20 INT_R_X23Y102/INT_R.EL1END2->>NE2BEG2 INT_R_X23Y102/INT_R.WL1END1->>SW2BEG1 INT_R_X23Y102/INT_R.WL1END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[0][2]_i_3_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX30 CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y100/CLBLL_L_C5 CLBLL_R_X21Y100/CLBLL_L_D INT_R_X21Y100/IMUX30 INT_R_X21Y100/LOGIC_OUTS11 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X21Y100/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X21Y100/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_4_n_6 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX46 CLBLL_R_X21Y100/CLBLL_L_D5 CLBLL_R_X21Y100/CLBLL_WL1END3 CLBLM_L_X22Y100/CLBLM_WL1END3 CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y101/CLBLM_L_BMUX INT_L_X22Y100/WL1BEG3 INT_L_X22Y101/LOGIC_OUTS_L17 INT_L_X22Y101/SR1BEG_S0 INT_L_X22Y101/WL1BEG_N3 INT_R_X21Y100/IMUX46 INT_R_X21Y100/WL1END3 INT_R_X21Y101/WL1END_N1_3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X22Y101/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y101/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X22Y101/INT_L.SR1BEG_S0->>WL1BEG_N3 INT_R_X21Y100/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_5_n_6 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX39 CLBLL_R_X21Y100/CLBLL_L_D3 CLBLL_R_X21Y100/CLBLL_SW2A3 CLBLM_L_X22Y100/CLBLM_SW2A3 CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y101/CLBLM_M_BMUX INT_L_X22Y100/SW2A3 INT_L_X22Y101/LOGIC_OUTS_L21 INT_L_X22Y101/SW2BEG3 INT_R_X21Y100/IMUX39 INT_R_X21Y100/SW2END3 INT_R_X21Y101/SW2END_N0_3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X22Y101/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y101/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X21Y100/INT_R.SW2END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[3] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NW6C2 CLBLL_R_X19Y101/CLBLL_NW4END2 CLBLL_R_X19Y102/CLBLL_EE2BEG1 CLBLL_R_X21Y102/CLBLL_EL1BEG0 CLBLL_R_X21Y102/CLBLL_IMUX33 CLBLL_R_X21Y102/CLBLL_IMUX35 CLBLL_R_X21Y102/CLBLL_LL_C6 CLBLL_R_X21Y102/CLBLL_L_C1 CLBLL_R_X21Y97/CLBLL_LL_AMUX CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y99/CLBLL_IMUX10 CLBLL_R_X21Y99/CLBLL_L_A4 CLBLL_R_X23Y103/CLBLL_IMUX0 CLBLL_R_X23Y103/CLBLL_L_A3 CLBLL_R_X23Y105/CLBLL_IMUX1 CLBLL_R_X23Y105/CLBLL_LL_A3 CLBLM_L_X20Y101/CLBLM_NW4END2 CLBLM_L_X20Y102/CLBLM_EE2BEG1 CLBLM_L_X22Y102/CLBLM_EL1BEG0 INT_L_X20Y100/NW6D2 INT_L_X20Y101/NW6E2 INT_L_X20Y102/EE2A1 INT_L_X20Y97/NW6A2 INT_L_X20Y98/NW6B2 INT_L_X20Y99/NW6C2 INT_L_X22Y101/EL1END_S3_0 INT_L_X22Y102/EL1END0 INT_L_X22Y102/NE2BEG0 INT_L_X22Y103/NE2A0 INT_R_X19Y101/NL1BEG1 INT_R_X19Y101/NW6END2 INT_R_X19Y102/EE2BEG1 INT_R_X19Y102/NL1END1 INT_R_X21Y102/BYP_ALT5 INT_R_X21Y102/BYP_BOUNCE5 INT_R_X21Y102/EE2END1 INT_R_X21Y102/EL1BEG0 INT_R_X21Y102/FAN_ALT5 INT_R_X21Y102/FAN_BOUNCE5 INT_R_X21Y102/IMUX33 INT_R_X21Y102/IMUX35 INT_R_X21Y97/LOGIC_OUTS20 INT_R_X21Y97/NL1BEG1 INT_R_X21Y97/NW6BEG2 INT_R_X21Y98/NL1END1 INT_R_X21Y98/NR1BEG1 INT_R_X21Y99/IMUX10 INT_R_X21Y99/NR1END1 INT_R_X23Y102/NE2END_S3_0 INT_R_X23Y103/IMUX0 INT_R_X23Y103/NE2END0 INT_R_X23Y103/NN2BEG0 INT_R_X23Y104/NN2A0 INT_R_X23Y104/NN2END_S2_0 INT_R_X23Y105/IMUX1 INT_R_X23Y105/NN2END0 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y97/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X22Y102/INT_L.EL1END0->>NE2BEG0 INT_R_X19Y101/INT_R.NW6END2->>NL1BEG1 INT_R_X19Y102/INT_R.NL1END1->>EE2BEG1 INT_R_X21Y102/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X21Y102/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X21Y102/INT_R.EE2END1->>BYP_ALT5 INT_R_X21Y102/INT_R.EE2END1->>EL1BEG0 INT_R_X21Y102/INT_R.EE2END1->>IMUX35 INT_R_X21Y102/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X21Y102/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X21Y97/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X21Y97/INT_R.LOGIC_OUTS20->>NW6BEG2 INT_R_X21Y98/INT_R.NL1END1->>NR1BEG1 INT_R_X21Y99/INT_R.NR1END1->>IMUX10 INT_R_X23Y103/INT_R.NE2END0->>IMUX0 INT_R_X23Y103/INT_R.NE2END0->>NN2BEG0 INT_R_X23Y105/INT_R.NN2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[0][3]_i_3_n_0 - 
wires: CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y101/CLBLL_L_D CLBLL_R_X21Y102/CLBLL_IMUX22 CLBLL_R_X21Y102/CLBLL_LL_C3 INT_R_X21Y101/LOGIC_OUTS11 INT_R_X21Y101/NR1BEG3 INT_R_X21Y102/IMUX22 INT_R_X21Y102/NR1END3 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_R_X21Y101/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X21Y102/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_4_n_5 - 
wires: CLBLL_R_X21Y101/CLBLL_IMUX39 CLBLL_R_X21Y101/CLBLL_L_D3 CLBLL_R_X21Y102/CLBLL_NW2A0 CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y101/CLBLM_L_CMUX CLBLM_L_X22Y102/CLBLM_NW2A0 INT_L_X22Y101/LOGIC_OUTS_L18 INT_L_X22Y101/NW2BEG0 INT_L_X22Y102/NW2A0 INT_R_X21Y101/IMUX39 INT_R_X21Y101/NW2END_S0_0 INT_R_X21Y102/NW2END0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X22Y101/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y101/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_R_X21Y101/INT_R.NW2END_S0_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_5_n_5 - 
wires: CLBLL_R_X21Y101/CLBLL_IMUX41 CLBLL_R_X21Y101/CLBLL_L_D1 CLBLL_R_X21Y101/CLBLL_WR1END1 CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y101/CLBLM_M_CMUX CLBLM_L_X22Y101/CLBLM_WR1END1 INT_L_X22Y101/LOGIC_OUTS_L22 INT_L_X22Y101/WR1BEG1 INT_R_X21Y101/IMUX41 INT_R_X21Y101/WR1END1 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X22Y101/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y101/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X21Y101/INT_R.WR1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[4] - 
wires: BRKH_INT_X22Y99/BRKH_INT_NE6A1 CLBLL_R_X21Y103/CLBLL_IMUX9 CLBLL_R_X21Y103/CLBLL_L_A5 CLBLL_R_X21Y103/CLBLL_SW2A0 CLBLL_R_X21Y106/CLBLL_IMUX3 CLBLL_R_X21Y106/CLBLL_L_A2 CLBLL_R_X21Y107/CLBLL_NW4END1 CLBLL_R_X21Y99/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y99/CLBLL_L_B CLBLL_R_X21Y99/CLBLL_NE4BEG1 CLBLL_R_X23Y104/CLBLL_IMUX9 CLBLL_R_X23Y104/CLBLL_L_A5 CLBLM_L_X22Y103/CLBLM_IMUX27 CLBLM_L_X22Y103/CLBLM_M_B4 CLBLM_L_X22Y103/CLBLM_SW2A0 CLBLM_L_X22Y104/CLBLM_IMUX10 CLBLM_L_X22Y104/CLBLM_L_A4 CLBLM_L_X22Y107/CLBLM_NW4END1 CLBLM_L_X22Y99/CLBLM_NE4BEG1 INT_L_X22Y100/NE6B1 INT_L_X22Y101/NE6C1 INT_L_X22Y102/NE6D1 INT_L_X22Y103/IMUX_L27 INT_L_X22Y103/NE6E1 INT_L_X22Y103/NW6A1 INT_L_X22Y103/SR1END1 INT_L_X22Y103/SW2A0 INT_L_X22Y104/EL1BEG0 INT_L_X22Y104/IMUX_L10 INT_L_X22Y104/NW2END1 INT_L_X22Y104/NW6B1 INT_L_X22Y104/SR1BEG1 INT_L_X22Y104/SW2BEG0 INT_L_X22Y105/NW6C1 INT_L_X22Y106/NW6D1 INT_L_X22Y107/NW6E1 INT_L_X22Y99/NE6A1 INT_R_X21Y103/IMUX9 INT_R_X21Y103/SW2END0 INT_R_X21Y106/IMUX3 INT_R_X21Y106/SR1END1 INT_R_X21Y107/NW6END1 INT_R_X21Y107/SR1BEG1 INT_R_X21Y99/LOGIC_OUTS9 INT_R_X21Y99/NE6BEG1 INT_R_X23Y103/EL1END_S3_0 INT_R_X23Y103/NE6END1 INT_R_X23Y103/NW2BEG1 INT_R_X23Y103/NW6BEG1 INT_R_X23Y104/EL1END0 INT_R_X23Y104/IMUX9 INT_R_X23Y104/NW2A1 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y106/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X21Y99/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y103/INT_L.SR1END1->>IMUX_L27 INT_L_X22Y104/INT_L.NW2END1->>EL1BEG0 INT_L_X22Y104/INT_L.NW2END1->>IMUX_L10 INT_L_X22Y104/INT_L.NW2END1->>SR1BEG1 INT_L_X22Y104/INT_L.NW2END1->>SW2BEG0 INT_R_X21Y103/INT_R.SW2END0->>IMUX9 INT_R_X21Y106/INT_R.SR1END1->>IMUX3 INT_R_X21Y107/INT_R.NW6END1->>SR1BEG1 INT_R_X21Y99/INT_R.LOGIC_OUTS9->>NE6BEG1 INT_R_X23Y103/INT_R.NE6END1->>NW2BEG1 INT_R_X23Y103/INT_R.NE6END1->>NW6BEG1 INT_R_X23Y104/INT_R.EL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[0][4]_i_3_n_0 - 
wires: CLBLL_R_X21Y103/CLBLL_IMUX10 CLBLL_R_X21Y103/CLBLL_L_A4 CLBLL_R_X21Y103/CLBLL_WR1END1 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y103/CLBLM_M_A CLBLM_L_X22Y103/CLBLM_WR1END1 INT_L_X22Y103/LOGIC_OUTS_L12 INT_L_X22Y103/WR1BEG1 INT_R_X21Y103/IMUX10 INT_R_X21Y103/WR1END1 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y103/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y103/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X21Y103/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_4_n_4 - 
wires: CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y101/CLBLM_L_DMUX CLBLM_L_X22Y103/CLBLM_IMUX7 CLBLM_L_X22Y103/CLBLM_M_A1 INT_L_X22Y101/LOGIC_OUTS_L19 INT_L_X22Y101/NN2BEG1 INT_L_X22Y102/NN2A1 INT_L_X22Y103/IMUX_L7 INT_L_X22Y103/NL1BEG0 INT_L_X22Y103/NL1END_S3_0 INT_L_X22Y103/NN2END1 INT_L_X22Y104/NL1END0 
pips: CLBLM_L_X22Y101/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y101/INT_L.LOGIC_OUTS_L19->>NN2BEG1 INT_L_X22Y103/INT_L.NL1END_S3_0->>IMUX_L7 INT_L_X22Y103/INT_L.NN2END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_5_n_4 - 
wires: CLBLM_L_X22Y101/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y101/CLBLM_M_DMUX CLBLM_L_X22Y103/CLBLM_IMUX8 CLBLM_L_X22Y103/CLBLM_M_A5 INT_L_X22Y101/LOGIC_OUTS_L23 INT_L_X22Y101/NL1BEG0 INT_L_X22Y101/NL1END_S3_0 INT_L_X22Y102/NL1END0 INT_L_X22Y102/NR1BEG0 INT_L_X22Y103/IMUX_L8 INT_L_X22Y103/NR1END0 
pips: CLBLM_L_X22Y101/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y101/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X22Y102/INT_L.NL1END0->>NR1BEG0 INT_L_X22Y103/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[5] - 
wires: BRKH_INT_X21Y99/BRKH_INT_NN6BEG0 CLBLL_R_X21Y103/CLBLL_IMUX19 CLBLL_R_X21Y103/CLBLL_L_B2 CLBLL_R_X21Y103/CLBLL_WW2END1 CLBLL_R_X21Y106/CLBLL_EE2BEG0 CLBLL_R_X21Y106/CLBLL_IMUX0 CLBLL_R_X21Y106/CLBLL_L_A3 CLBLL_R_X21Y99/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y99/CLBLL_L_C CLBLL_R_X21Y99/CLBLL_L_CMUX CLBLL_R_X23Y103/CLBLL_IMUX23 CLBLL_R_X23Y103/CLBLL_IMUX27 CLBLL_R_X23Y103/CLBLL_LL_B4 CLBLL_R_X23Y103/CLBLL_L_C3 CLBLL_R_X23Y105/CLBLL_IMUX17 CLBLL_R_X23Y105/CLBLL_LL_B3 CLBLM_L_X22Y103/CLBLM_WW2END1 CLBLM_L_X22Y106/CLBLM_EE2BEG0 INT_L_X22Y103/WW2A1 INT_L_X22Y106/EE2A0 INT_R_X21Y100/NN6A0 INT_R_X21Y101/NN6B0 INT_R_X21Y102/NN6C0 INT_R_X21Y103/IMUX19 INT_R_X21Y103/NN6D0 INT_R_X21Y103/WW2END1 INT_R_X21Y104/NN6E0 INT_R_X21Y104/NN6END_S1_0 INT_R_X21Y105/NN6END0 INT_R_X21Y105/NR1BEG0 INT_R_X21Y106/EE2BEG0 INT_R_X21Y106/IMUX0 INT_R_X21Y106/NR1END0 INT_R_X21Y99/LOGIC_OUTS18 INT_R_X21Y99/NN6BEG0 INT_R_X23Y103/BYP_ALT5 INT_R_X23Y103/BYP_BOUNCE5 INT_R_X23Y103/IMUX23 INT_R_X23Y103/IMUX27 INT_R_X23Y103/SL1END1 INT_R_X23Y103/WW2BEG1 INT_R_X23Y104/SL1BEG1 INT_R_X23Y104/SR1END1 INT_R_X23Y105/IMUX17 INT_R_X23Y105/SL1END0 INT_R_X23Y105/SR1BEG1 INT_R_X23Y106/EE2END0 INT_R_X23Y106/SL1BEG0 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y106/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y99/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X21Y99/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X21Y103/INT_R.WW2END1->>IMUX19 INT_R_X21Y105/INT_R.NN6END0->>NR1BEG0 INT_R_X21Y106/INT_R.NR1END0->>EE2BEG0 INT_R_X21Y106/INT_R.NR1END0->>IMUX0 INT_R_X21Y99/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X23Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y103/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X23Y103/INT_R.SL1END1->>BYP_ALT5 INT_R_X23Y103/INT_R.SL1END1->>IMUX27 INT_R_X23Y103/INT_R.SL1END1->>WW2BEG1 INT_R_X23Y104/INT_R.SR1END1->>SL1BEG1 INT_R_X23Y105/INT_R.SL1END0->>IMUX17 INT_R_X23Y105/INT_R.SL1END0->>SR1BEG1 INT_R_X23Y106/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[0][5]_i_3_n_0 - 
wires: CLBLL_R_X21Y103/CLBLL_IMUX13 CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y103/CLBLL_L_B6 CLBLL_R_X21Y103/CLBLL_L_C INT_R_X21Y103/IMUX13 INT_R_X21Y103/LOGIC_OUTS10 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X21Y103/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X21Y103/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][7]_i_9_n_7 - 
wires: CLBLL_R_X21Y103/CLBLL_IMUX23 CLBLL_R_X21Y103/CLBLL_L_C3 CLBLL_R_X21Y103/CLBLL_NW2A2 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y102/CLBLM_L_AMUX CLBLM_L_X22Y103/CLBLM_NW2A2 INT_L_X22Y102/LOGIC_OUTS_L16 INT_L_X22Y102/NW2BEG2 INT_L_X22Y103/NW2A2 INT_R_X21Y103/BYP_ALT5 INT_R_X21Y103/BYP_BOUNCE5 INT_R_X21Y103/IMUX23 INT_R_X21Y103/NW2END2 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y102/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X21Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X21Y103/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X21Y103/INT_R.NW2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][7]_i_10_n_7 - 
wires: CLBLL_R_X21Y102/CLBLL_WR1END3 CLBLL_R_X21Y103/CLBLL_IMUX20 CLBLL_R_X21Y103/CLBLL_L_C2 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y102/CLBLM_M_AMUX CLBLM_L_X22Y102/CLBLM_WR1END3 INT_L_X20Y103/EL1BEG2 INT_L_X20Y103/NW2END3 INT_L_X22Y102/LOGIC_OUTS_L20 INT_L_X22Y102/WR1BEG3 INT_R_X21Y102/NW2BEG3 INT_R_X21Y102/WR1END3 INT_R_X21Y103/EL1END2 INT_R_X21Y103/IMUX20 INT_R_X21Y103/NW2A3 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y103/INT_L.NW2END3->>EL1BEG2 INT_L_X22Y102/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X21Y102/INT_R.WR1END3->>NW2BEG3 INT_R_X21Y103/INT_R.EL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[6] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN2BEG0 BRKH_INT_X20Y99/BRKH_INT_NN6A1 CLBLL_R_X21Y102/CLBLL_IMUX43 CLBLL_R_X21Y102/CLBLL_LL_D6 CLBLL_R_X21Y104/CLBLL_EE2A1 CLBLL_R_X23Y104/CLBLL_EL1BEG1 CLBLM_L_X20Y101/CLBLM_IMUX24 CLBLM_L_X20Y101/CLBLM_M_B5 CLBLM_L_X20Y103/CLBLM_IMUX9 CLBLM_L_X20Y103/CLBLM_L_A5 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y98/CLBLM_M_B CLBLM_L_X22Y104/CLBLM_EE2A1 CLBLM_L_X22Y104/CLBLM_IMUX7 CLBLM_L_X22Y104/CLBLM_M_A1 CLBLM_L_X24Y102/CLBLM_IMUX11 CLBLM_L_X24Y102/CLBLM_M_A4 CLBLM_L_X24Y104/CLBLM_EL1BEG1 CLBLM_L_X24Y104/CLBLM_IMUX11 CLBLM_L_X24Y104/CLBLM_M_A4 INT_L_X20Y100/NN2A0 INT_L_X20Y100/NN2END_S2_0 INT_L_X20Y100/NN6B1 INT_L_X20Y101/IMUX_L24 INT_L_X20Y101/NN2BEG0 INT_L_X20Y101/NN2END0 INT_L_X20Y101/NN6C1 INT_L_X20Y102/NN2A0 INT_L_X20Y102/NN2END_S2_0 INT_L_X20Y102/NN6D1 INT_L_X20Y102/SE2A1 INT_L_X20Y103/IMUX_L9 INT_L_X20Y103/NN2END0 INT_L_X20Y103/NN6E1 INT_L_X20Y103/SE2BEG1 INT_L_X20Y103/SR1END1 INT_L_X20Y104/EE2BEG1 INT_L_X20Y104/NN6END1 INT_L_X20Y104/SR1BEG1 INT_L_X20Y98/LOGIC_OUTS_L13 INT_L_X20Y98/NL1BEG0 INT_L_X20Y98/NL1END_S3_0 INT_L_X20Y98/NN6BEG1 INT_L_X20Y99/NL1END0 INT_L_X20Y99/NN2BEG0 INT_L_X20Y99/NN6A1 INT_L_X22Y104/BYP_ALT5 INT_L_X22Y104/BYP_BOUNCE5 INT_L_X22Y104/EE2END1 INT_L_X22Y104/ER1BEG2 INT_L_X22Y104/IMUX_L7 INT_L_X24Y102/IMUX_L11 INT_L_X24Y102/SS2END1 INT_L_X24Y103/SS2A1 INT_L_X24Y104/EL1END1 INT_L_X24Y104/IMUX_L11 INT_L_X24Y104/SS2BEG1 INT_R_X21Y102/IMUX43 INT_R_X21Y102/SE2END1 INT_R_X21Y104/EE2A1 INT_R_X23Y104/EL1BEG1 INT_R_X23Y104/ER1END2 VBRK_X60Y109/VBRK_EL1BEG1 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X20Y98/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y101/INT_L.NN2END0->>IMUX_L24 INT_L_X20Y101/INT_L.NN2END0->>NN2BEG0 INT_L_X20Y103/INT_L.NN2END0->>IMUX_L9 INT_L_X20Y103/INT_L.SR1END1->>SE2BEG1 INT_L_X20Y104/INT_L.NN6END1->>EE2BEG1 INT_L_X20Y104/INT_L.NN6END1->>SR1BEG1 INT_L_X20Y98/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X20Y98/INT_L.LOGIC_OUTS_L13->>NN6BEG1 INT_L_X20Y99/INT_L.NL1END0->>NN2BEG0 INT_L_X22Y104/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y104/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X22Y104/INT_L.EE2END1->>BYP_ALT5 INT_L_X22Y104/INT_L.EE2END1->>ER1BEG2 INT_L_X24Y102/INT_L.SS2END1->>IMUX_L11 INT_L_X24Y104/INT_L.EL1END1->>IMUX_L11 INT_L_X24Y104/INT_L.EL1END1->>SS2BEG1 INT_R_X21Y102/INT_R.SE2END1->>IMUX43 INT_R_X23Y104/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

regfil[0][6]_i_3_n_0 - 
wires: CLBLL_R_X21Y102/CLBLL_IMUX38 CLBLL_R_X21Y102/CLBLL_LL_D3 CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y102/CLBLL_L_D INT_R_X21Y102/IMUX38 INT_R_X21Y102/LOGIC_OUTS11 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X21Y102/INT_R.LOGIC_OUTS11->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][7]_i_9_n_6 - 
wires: CLBLL_R_X21Y102/CLBLL_IMUX37 CLBLL_R_X21Y102/CLBLL_L_D4 CLBLL_R_X21Y102/CLBLL_WL1END2 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y102/CLBLM_L_BMUX CLBLM_L_X22Y102/CLBLM_WL1END2 INT_L_X22Y102/LOGIC_OUTS_L17 INT_L_X22Y102/WL1BEG2 INT_R_X21Y102/IMUX37 INT_R_X21Y102/WL1END2 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y102/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X21Y102/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][7]_i_10_n_6 - 
wires: CLBLL_R_X21Y102/CLBLL_IMUX39 CLBLL_R_X21Y102/CLBLL_L_D3 CLBLL_R_X21Y103/CLBLL_WR1END0 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y102/CLBLM_M_BMUX CLBLM_L_X22Y103/CLBLM_WR1END0 INT_L_X22Y102/LOGIC_OUTS_L21 INT_L_X22Y102/WR1BEG_S0 INT_L_X22Y103/WR1BEG0 INT_R_X21Y102/IMUX39 INT_R_X21Y102/WR1END_S1_0 INT_R_X21Y103/WR1END0 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y102/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X21Y102/INT_R.WR1END_S1_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_1_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_NW6B3 BRKH_INT_X22Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X23Y99/BRKH_INT_WR1BEG_S0 CLBLL_R_X21Y100/CLBLL_FAN6 CLBLL_R_X21Y100/CLBLL_FAN7 CLBLL_R_X21Y100/CLBLL_LL_CE CLBLL_R_X21Y100/CLBLL_L_CE CLBLL_R_X21Y100/CLBLL_WR1END1 CLBLL_R_X21Y102/CLBLL_FAN7 CLBLL_R_X21Y102/CLBLL_LL_CE CLBLL_R_X21Y103/CLBLL_FAN6 CLBLL_R_X21Y103/CLBLL_L_CE CLBLL_R_X21Y98/CLBLL_NW4A3 CLBLM_L_X22Y100/CLBLM_WR1END1 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y92/CLBLM_L_D CLBLM_L_X22Y98/CLBLM_NW4A3 INT_L_X20Y102/NL1BEG2 INT_L_X20Y102/NW6END3 INT_L_X20Y103/EL1BEG1 INT_L_X20Y103/NL1END2 INT_L_X22Y100/WR1BEG1 INT_L_X22Y100/WR1END0 INT_L_X22Y92/LOGIC_OUTS_L11 INT_L_X22Y92/NN6BEG3 INT_L_X22Y93/NN6A3 INT_L_X22Y94/NN6B3 INT_L_X22Y95/NN6C3 INT_L_X22Y96/NN6D3 INT_L_X22Y97/NN6E3 INT_L_X22Y98/NE2BEG3 INT_L_X22Y98/NN6END3 INT_L_X22Y98/NW6BEG3 INT_L_X22Y99/NE2A3 INT_L_X22Y99/WR1END_S1_0 INT_R_X21Y100/BYP_ALT4 INT_R_X21Y100/BYP_BOUNCE4 INT_R_X21Y100/FAN6 INT_R_X21Y100/FAN7 INT_R_X21Y100/FAN_ALT6 INT_R_X21Y100/FAN_ALT7 INT_R_X21Y100/NN2BEG1 INT_R_X21Y100/NW6C3 INT_R_X21Y100/WR1END1 INT_R_X21Y101/NN2A1 INT_R_X21Y101/NW6D3 INT_R_X21Y102/BYP_ALT4 INT_R_X21Y102/BYP_BOUNCE4 INT_R_X21Y102/FAN7 INT_R_X21Y102/FAN_ALT7 INT_R_X21Y102/NN2END1 INT_R_X21Y102/NW6E3 INT_R_X21Y103/EL1END1 INT_R_X21Y103/FAN6 INT_R_X21Y103/FAN_ALT6 INT_R_X21Y98/NW6A3 INT_R_X21Y99/NW6B3 INT_R_X23Y100/WR1BEG0 INT_R_X23Y99/NE2END3 INT_R_X23Y99/WR1BEG_S0 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y100/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y102/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X21Y103/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X22Y92/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y102/INT_L.NW6END3->>NL1BEG2 INT_L_X20Y103/INT_L.NL1END2->>EL1BEG1 INT_L_X22Y100/INT_L.WR1END0->>WR1BEG1 INT_L_X22Y92/INT_L.LOGIC_OUTS_L11->>NN6BEG3 INT_L_X22Y98/INT_L.NN6END3->>NE2BEG3 INT_L_X22Y98/INT_L.NN6END3->>NW6BEG3 INT_R_X21Y100/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y100/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X21Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y100/INT_R.WR1END1->>BYP_ALT4 INT_R_X21Y100/INT_R.WR1END1->>FAN_ALT6 INT_R_X21Y100/INT_R.WR1END1->>NN2BEG1 INT_R_X21Y102/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y102/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X21Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y102/INT_R.NN2END1->>BYP_ALT4 INT_R_X21Y103/INT_R.EL1END1->>FAN_ALT6 INT_R_X21Y103/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y99/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[0][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_EL1BEG1 CLBLL_R_X21Y92/CLBLL_LL_C CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y92/CLBLM_EL1BEG1 CLBLM_L_X22Y92/CLBLM_IMUX42 CLBLM_L_X22Y92/CLBLM_L_D6 INT_L_X22Y92/EL1END1 INT_L_X22Y92/IMUX_L42 INT_R_X21Y92/EL1BEG1 INT_R_X21Y92/LOGIC_OUTS14 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X22Y92/INT_L.EL1END1->>IMUX_L42 INT_R_X21Y92/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_4_n_0 - 
wires: CLBLM_L_X22Y92/CLBLM_IMUX37 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y92/CLBLM_L_A CLBLM_L_X22Y92/CLBLM_L_AMUX CLBLM_L_X22Y92/CLBLM_L_D4 INT_L_X22Y92/IMUX_L37 INT_L_X22Y92/LOGIC_OUTS_L16 
pips: CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X22Y92/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y92/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alures[7] - 
wires: BRKH_INT_X20Y99/BRKH_INT_NW6A1 CLBLL_R_X19Y103/CLBLL_EL1BEG0 CLBLL_R_X19Y103/CLBLL_NW4END1 CLBLL_R_X21Y103/CLBLL_EE2A0 CLBLL_R_X21Y103/CLBLL_IMUX42 CLBLL_R_X21Y103/CLBLL_L_D6 CLBLL_R_X21Y104/CLBLL_NE2A1 CLBLL_R_X21Y99/CLBLL_IMUX11 CLBLL_R_X21Y99/CLBLL_LL_A4 CLBLL_R_X21Y99/CLBLL_LL_B CLBLL_R_X21Y99/CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y103/CLBLM_EL1BEG0 CLBLM_L_X20Y103/CLBLM_NW4END1 CLBLM_L_X22Y103/CLBLM_EE2A0 CLBLM_L_X22Y103/CLBLM_IMUX32 CLBLM_L_X22Y103/CLBLM_M_C1 CLBLM_L_X22Y104/CLBLM_IMUX19 CLBLM_L_X22Y104/CLBLM_IMUX2 CLBLM_L_X22Y104/CLBLM_L_B2 CLBLM_L_X22Y104/CLBLM_M_A2 CLBLM_L_X22Y104/CLBLM_NE2A1 INT_L_X20Y100/NW6B1 INT_L_X20Y101/NW6C1 INT_L_X20Y102/EL1END_S3_0 INT_L_X20Y102/NW6D1 INT_L_X20Y103/EE2BEG0 INT_L_X20Y103/EL1END0 INT_L_X20Y103/ER1BEG1 INT_L_X20Y103/NW6E1 INT_L_X20Y99/NW6A1 INT_L_X22Y103/EE2END0 INT_L_X22Y103/IMUX_L32 INT_L_X22Y104/IMUX_L19 INT_L_X22Y104/IMUX_L2 INT_L_X22Y104/NE2END1 INT_R_X19Y103/EL1BEG0 INT_R_X19Y103/NW6END1 INT_R_X21Y103/EE2A0 INT_R_X21Y103/ER1END1 INT_R_X21Y103/IMUX42 INT_R_X21Y103/NE2BEG1 INT_R_X21Y104/NE2A1 INT_R_X21Y99/IMUX11 INT_R_X21Y99/LOGIC_OUTS13 INT_R_X21Y99/NW6BEG1 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y99/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y99/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X20Y103/INT_L.EL1END0->>EE2BEG0 INT_L_X20Y103/INT_L.EL1END0->>ER1BEG1 INT_L_X22Y103/INT_L.EE2END0->>IMUX_L32 INT_L_X22Y104/INT_L.NE2END1->>IMUX_L19 INT_L_X22Y104/INT_L.NE2END1->>IMUX_L2 INT_R_X19Y103/INT_R.NW6END1->>EL1BEG0 INT_R_X21Y103/INT_R.ER1END1->>IMUX42 INT_R_X21Y103/INT_R.ER1END1->>NE2BEG1 INT_R_X21Y99/INT_R.LOGIC_OUTS13->>IMUX11 INT_R_X21Y99/INT_R.LOGIC_OUTS13->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[0][7]_i_6_n_0 - 
wires: CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y102/CLBLL_L_A CLBLL_R_X21Y103/CLBLL_IMUX39 CLBLL_R_X21Y103/CLBLL_L_D3 INT_L_X20Y102/NW2END_S0_0 INT_L_X20Y103/NE2BEG0 INT_L_X20Y103/NW2END0 INT_L_X20Y104/NE2A0 INT_R_X21Y102/LOGIC_OUTS8 INT_R_X21Y102/NW2BEG0 INT_R_X21Y103/IMUX39 INT_R_X21Y103/NE2END_S3_0 INT_R_X21Y103/NW2A0 INT_R_X21Y104/NE2END0 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y103/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X20Y103/INT_L.NW2END0->>NE2BEG0 INT_R_X21Y102/INT_R.LOGIC_OUTS8->>NW2BEG0 INT_R_X21Y103/INT_R.NE2END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_6_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX5 CLBLL_R_X21Y91/CLBLL_L_A6 CLBLL_R_X21Y92/CLBLL_IMUX28 CLBLL_R_X21Y92/CLBLL_LL_AMUX CLBLL_R_X21Y92/CLBLL_LL_C4 CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS20 INT_R_X21Y91/IMUX5 INT_R_X21Y91/SL1END2 INT_R_X21Y92/IMUX28 INT_R_X21Y92/LOGIC_OUTS20 INT_R_X21Y92/SL1BEG2 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y92/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y91/INT_R.SL1END2->>IMUX5 INT_R_X21Y92/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X21Y92/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg[0]__0 - 
wires: CLBLL_R_X21Y92/CLBLL_IMUX35 CLBLL_R_X21Y92/CLBLL_LL_C6 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y92/CLBLM_L_BMUX INT_L_X20Y92/EL1BEG2 INT_L_X20Y92/LOGIC_OUTS_L17 INT_R_X21Y92/EL1END2 INT_R_X21Y92/IMUX35 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X20Y92/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X21Y92/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[0][7]_i_8_n_0 - 
wires: CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y90/CLBLM_L_B CLBLM_L_X22Y92/CLBLM_IMUX10 CLBLM_L_X22Y92/CLBLM_L_A4 INT_L_X22Y90/LOGIC_OUTS_L9 INT_L_X22Y90/NN2BEG1 INT_L_X22Y91/NN2A1 INT_L_X22Y92/IMUX_L10 INT_L_X22Y92/NN2END1 
pips: CLBLM_L_X22Y90/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y90/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X22Y92/INT_L.NN2END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][7]_i_9_n_5 - 
wires: CLBLL_R_X21Y102/CLBLL_IMUX6 CLBLL_R_X21Y102/CLBLL_L_A1 CLBLL_R_X21Y103/CLBLL_NW2A0 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y102/CLBLM_L_CMUX CLBLM_L_X22Y103/CLBLM_NW2A0 INT_L_X22Y102/LOGIC_OUTS_L18 INT_L_X22Y102/NW2BEG0 INT_L_X22Y103/NW2A0 INT_R_X21Y102/FAN_BOUNCE_S3_0 INT_R_X21Y102/IMUX6 INT_R_X21Y102/NW2END_S0_0 INT_R_X21Y103/FAN_ALT0 INT_R_X21Y103/FAN_BOUNCE0 INT_R_X21Y103/NW2END0 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y102/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y102/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_R_X21Y102/INT_R.FAN_BOUNCE_S3_0->>IMUX6 INT_R_X21Y103/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X21Y103/INT_R.NW2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][7]_i_10_n_5 - 
wires: CLBLL_R_X21Y101/CLBLL_WL1END3 CLBLL_R_X21Y102/CLBLL_IMUX0 CLBLL_R_X21Y102/CLBLL_L_A3 CLBLM_L_X22Y101/CLBLM_WL1END3 CLBLM_L_X22Y102/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y102/CLBLM_M_CMUX INT_L_X22Y101/WL1BEG3 INT_L_X22Y102/LOGIC_OUTS_L22 INT_L_X22Y102/WL1BEG_N3 INT_R_X21Y101/WL1END3 INT_R_X21Y102/IMUX0 INT_R_X21Y102/WL1END_N1_3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X22Y102/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y102/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X21Y102/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[5]_i_7_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_IMUX47 CLBLL_R_X23Y90/CLBLL_LL_D5 CLBLM_L_X22Y90/CLBLM_IMUX14 CLBLM_L_X22Y90/CLBLM_L_B1 CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y93/CLBLM_L_AMUX INT_L_X22Y90/IMUX_L14 INT_L_X22Y90/SE2A3 INT_L_X22Y90/SL1END3 INT_L_X22Y91/SE2BEG3 INT_L_X22Y91/SL1BEG3 INT_L_X22Y91/SL1END3 INT_L_X22Y92/SL1BEG3 INT_L_X22Y92/SR1END3 INT_L_X22Y93/LOGIC_OUTS_L16 INT_L_X22Y93/SR1BEG3 INT_L_X22Y93/SR1END_N3_3 INT_R_X23Y90/IMUX47 INT_R_X23Y90/SE2END3 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y93/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y90/INT_L.SL1END3->>IMUX_L14 INT_L_X22Y91/INT_L.SL1END3->>SE2BEG3 INT_L_X22Y91/INT_L.SL1END3->>SL1BEG3 INT_L_X22Y92/INT_L.SR1END3->>SL1BEG3 INT_L_X22Y93/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_R_X23Y90/INT_R.SE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[1][7]_i_13_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_IMUX23 CLBLL_R_X21Y90/CLBLL_L_C3 CLBLL_R_X21Y90/CLBLL_WL1END3 CLBLL_R_X23Y91/CLBLL_WW2A0 CLBLM_L_X22Y90/CLBLM_IMUX13 CLBLM_L_X22Y90/CLBLM_L_B6 CLBLM_L_X22Y90/CLBLM_WL1END3 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y91/CLBLM_L_A CLBLM_L_X24Y91/CLBLM_WW2A0 INT_L_X22Y90/FAN_BOUNCE_S3_4 INT_L_X22Y90/IMUX_L13 INT_L_X22Y90/WL1BEG3 INT_L_X22Y91/FAN_ALT4 INT_L_X22Y91/FAN_BOUNCE4 INT_L_X22Y91/WL1BEG_N3 INT_L_X22Y91/WW2END0 INT_L_X24Y91/LOGIC_OUTS_L8 INT_L_X24Y91/WW2BEG0 INT_R_X21Y90/IMUX23 INT_R_X21Y90/WL1END3 INT_R_X21Y91/WL1END_N1_3 INT_R_X23Y91/WW2A0 VBRK_X60Y95/VBRK_WW2A0 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y90/INT_L.FAN_BOUNCE_S3_4->>IMUX_L13 INT_L_X22Y91/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X22Y91/INT_L.WW2END0->>FAN_ALT4 INT_L_X22Y91/INT_L.WW2END0->>WL1BEG_N3 INT_L_X24Y91/INT_L.LOGIC_OUTS_L8->>WW2BEG0 INT_R_X21Y90/INT_R.WL1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[1][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][0]_i_2_n_0 - 
wires: CLBLM_L_X24Y93/CLBLM_IMUX9 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y93/CLBLM_L_A5 CLBLM_L_X24Y93/CLBLM_L_C CLBLM_L_X24Y93/CLBLM_L_CMUX INT_L_X24Y93/IMUX_L9 INT_L_X24Y93/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y93/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X24Y93/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y93/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][1]_i_2_n_0 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX12 CLBLL_R_X25Y95/CLBLL_LL_B6 CLBLL_R_X25Y95/CLBLL_LL_C CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS14 INT_R_X25Y95/IMUX12 INT_R_X25Y95/LOGIC_OUTS14 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y95/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

alu/res1__1 - 
wires: BRKH_INT_X20Y99/BRKH_INT_NN2A3 BRKH_INT_X21Y99/BRKH_INT_NN2A0 BRKH_INT_X21Y99/BRKH_INT_NN2END_S2_0 CLBLL_R_X21Y100/CLBLL_IMUX17 CLBLL_R_X21Y100/CLBLL_LL_B3 CLBLL_R_X21Y96/CLBLL_EL1BEG3 CLBLL_R_X21Y97/CLBLL_IMUX16 CLBLL_R_X21Y97/CLBLL_IMUX22 CLBLL_R_X21Y97/CLBLL_IMUX40 CLBLL_R_X21Y97/CLBLL_LL_A CLBLL_R_X21Y97/CLBLL_LL_C3 CLBLL_R_X21Y97/CLBLL_LL_D1 CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y97/CLBLL_L_B3 CLBLL_R_X21Y98/CLBLL_IMUX32 CLBLL_R_X21Y98/CLBLL_IMUX40 CLBLL_R_X21Y98/CLBLL_IMUX41 CLBLL_R_X21Y98/CLBLL_LL_C1 CLBLL_R_X21Y98/CLBLL_LL_D1 CLBLL_R_X21Y98/CLBLL_L_D1 CLBLL_R_X23Y93/CLBLL_SE2A3 CLBLL_R_X23Y94/CLBLL_IMUX46 CLBLL_R_X23Y94/CLBLL_L_D5 CLBLL_R_X23Y95/CLBLL_ER1BEG1 CLBLL_R_X23Y95/CLBLL_IMUX25 CLBLL_R_X23Y95/CLBLL_IMUX32 CLBLL_R_X23Y95/CLBLL_IMUX40 CLBLL_R_X23Y95/CLBLL_LL_C1 CLBLL_R_X23Y95/CLBLL_LL_D1 CLBLL_R_X23Y95/CLBLL_L_B5 CLBLL_R_X25Y94/CLBLL_IMUX44 CLBLL_R_X25Y94/CLBLL_LL_D4 CLBLL_R_X25Y95/CLBLL_IMUX29 CLBLL_R_X25Y95/CLBLL_LL_C2 CLBLM_L_X20Y100/CLBLM_IMUX15 CLBLM_L_X20Y100/CLBLM_M_B1 CLBLM_L_X20Y101/CLBLM_IMUX14 CLBLM_L_X20Y101/CLBLM_IMUX22 CLBLM_L_X20Y101/CLBLM_IMUX46 CLBLM_L_X20Y101/CLBLM_L_B1 CLBLM_L_X20Y101/CLBLM_L_D5 CLBLM_L_X20Y101/CLBLM_M_C3 CLBLM_L_X20Y98/CLBLM_IMUX30 CLBLM_L_X20Y98/CLBLM_IMUX32 CLBLM_L_X20Y98/CLBLM_L_C5 CLBLM_L_X20Y98/CLBLM_M_C1 CLBLM_L_X22Y94/CLBLM_IMUX39 CLBLM_L_X22Y94/CLBLM_L_D3 CLBLM_L_X22Y96/CLBLM_EL1BEG3 CLBLM_L_X22Y96/CLBLM_IMUX45 CLBLM_L_X22Y96/CLBLM_M_D2 CLBLM_L_X22Y97/CLBLM_IMUX38 CLBLM_L_X22Y97/CLBLM_M_D3 CLBLM_L_X22Y98/CLBLM_IMUX22 CLBLM_L_X22Y98/CLBLM_M_C3 CLBLM_L_X24Y93/CLBLM_SE2A3 CLBLM_L_X24Y94/CLBLM_IMUX27 CLBLM_L_X24Y94/CLBLM_IMUX35 CLBLM_L_X24Y94/CLBLM_IMUX38 CLBLM_L_X24Y94/CLBLM_M_B4 CLBLM_L_X24Y94/CLBLM_M_C6 CLBLM_L_X24Y94/CLBLM_M_D3 CLBLM_L_X24Y95/CLBLM_ER1BEG1 CLBLM_L_X24Y95/CLBLM_IMUX26 CLBLM_L_X24Y95/CLBLM_IMUX34 CLBLM_L_X24Y95/CLBLM_L_B4 CLBLM_L_X24Y95/CLBLM_L_C6 INT_L_X20Y100/IMUX_L15 INT_L_X20Y100/NN2END3 INT_L_X20Y100/NR1BEG3 INT_L_X20Y101/IMUX_L14 INT_L_X20Y101/IMUX_L22 INT_L_X20Y101/IMUX_L46 INT_L_X20Y101/NR1END3 INT_L_X20Y97/EL1BEG3 INT_L_X20Y97/NW2END_S0_0 INT_L_X20Y98/EL1BEG_N3 INT_L_X20Y98/IMUX_L30 INT_L_X20Y98/IMUX_L32 INT_L_X20Y98/NL1BEG_N3 INT_L_X20Y98/NN2BEG3 INT_L_X20Y98/NW2END0 INT_L_X20Y99/NN2A3 INT_L_X22Y94/ER1BEG_S0 INT_L_X22Y94/IMUX_L39 INT_L_X22Y94/SE2A3 INT_L_X22Y94/SL1END3 INT_L_X22Y95/ER1BEG0 INT_L_X22Y95/SE2BEG3 INT_L_X22Y95/SL1BEG3 INT_L_X22Y95/SL1END3 INT_L_X22Y96/EL1END3 INT_L_X22Y96/IMUX_L45 INT_L_X22Y96/NR1BEG3 INT_L_X22Y96/SL1BEG3 INT_L_X22Y97/IMUX_L38 INT_L_X22Y97/NR1BEG3 INT_L_X22Y97/NR1END3 INT_L_X22Y98/IMUX_L22 INT_L_X22Y98/NR1END3 INT_L_X24Y93/NR1BEG3 INT_L_X24Y93/SE2END3 INT_L_X24Y94/ER1BEG2 INT_L_X24Y94/IMUX_L27 INT_L_X24Y94/IMUX_L35 INT_L_X24Y94/IMUX_L38 INT_L_X24Y94/NR1END3 INT_L_X24Y94/SL1END1 INT_L_X24Y95/ER1BEG2 INT_L_X24Y95/ER1END1 INT_L_X24Y95/IMUX_L26 INT_L_X24Y95/IMUX_L34 INT_L_X24Y95/SL1BEG1 INT_R_X21Y100/IMUX17 INT_R_X21Y100/NN2END0 INT_R_X21Y96/EL1BEG3 INT_R_X21Y97/EL1BEG_N3 INT_R_X21Y97/EL1END3 INT_R_X21Y97/IMUX16 INT_R_X21Y97/IMUX22 INT_R_X21Y97/IMUX40 INT_R_X21Y97/LOGIC_OUTS12 INT_R_X21Y97/NR1BEG0 INT_R_X21Y97/NW2BEG0 INT_R_X21Y98/IMUX32 INT_R_X21Y98/IMUX40 INT_R_X21Y98/IMUX41 INT_R_X21Y98/NN2BEG0 INT_R_X21Y98/NR1END0 INT_R_X21Y98/NW2A0 INT_R_X21Y99/NN2A0 INT_R_X21Y99/NN2END_S2_0 INT_R_X23Y93/SE2A3 INT_R_X23Y94/IMUX46 INT_R_X23Y94/SE2BEG3 INT_R_X23Y94/SE2END3 INT_R_X23Y95/ER1BEG1 INT_R_X23Y95/ER1END0 INT_R_X23Y95/IMUX25 INT_R_X23Y95/IMUX32 INT_R_X23Y95/IMUX40 INT_R_X25Y94/ER1END2 INT_R_X25Y94/IMUX44 INT_R_X25Y95/ER1END2 INT_R_X25Y95/IMUX29 VBRK_X60Y97/VBRK_SE2A3 VBRK_X60Y99/VBRK_ER1BEG1 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y97/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X20Y100/INT_L.NN2END3->>IMUX_L15 INT_L_X20Y100/INT_L.NN2END3->>NR1BEG3 INT_L_X20Y101/INT_L.NR1END3->>IMUX_L14 INT_L_X20Y101/INT_L.NR1END3->>IMUX_L22 INT_L_X20Y101/INT_L.NR1END3->>IMUX_L46 INT_L_X20Y98/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X20Y98/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X20Y98/INT_L.NW2END0->>EL1BEG_N3 INT_L_X20Y98/INT_L.NW2END0->>IMUX_L32 INT_L_X20Y98/INT_L.NW2END0->>NL1BEG_N3 INT_L_X22Y94/INT_L.SL1END3->>ER1BEG_S0 INT_L_X22Y94/INT_L.SL1END3->>IMUX_L39 INT_L_X22Y95/INT_L.SL1END3->>SE2BEG3 INT_L_X22Y95/INT_L.SL1END3->>SL1BEG3 INT_L_X22Y96/INT_L.EL1END3->>IMUX_L45 INT_L_X22Y96/INT_L.EL1END3->>NR1BEG3 INT_L_X22Y96/INT_L.EL1END3->>SL1BEG3 INT_L_X22Y97/INT_L.NR1END3->>IMUX_L38 INT_L_X22Y97/INT_L.NR1END3->>NR1BEG3 INT_L_X22Y98/INT_L.NR1END3->>IMUX_L22 INT_L_X24Y93/INT_L.SE2END3->>NR1BEG3 INT_L_X24Y94/INT_L.NR1END3->>IMUX_L38 INT_L_X24Y94/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y94/INT_L.SL1END1->>IMUX_L27 INT_L_X24Y94/INT_L.SL1END1->>IMUX_L35 INT_L_X24Y95/INT_L.ER1END1->>ER1BEG2 INT_L_X24Y95/INT_L.ER1END1->>IMUX_L26 INT_L_X24Y95/INT_L.ER1END1->>IMUX_L34 INT_L_X24Y95/INT_L.ER1END1->>SL1BEG1 INT_R_X21Y100/INT_R.NN2END0->>IMUX17 INT_R_X21Y97/INT_R.EL1END3->>IMUX22 INT_R_X21Y97/INT_R.LOGIC_OUTS12->>EL1BEG_N3 INT_R_X21Y97/INT_R.LOGIC_OUTS12->>IMUX16 INT_R_X21Y97/INT_R.LOGIC_OUTS12->>IMUX40 INT_R_X21Y97/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X21Y97/INT_R.LOGIC_OUTS12->>NW2BEG0 INT_R_X21Y98/INT_R.NR1END0->>IMUX32 INT_R_X21Y98/INT_R.NR1END0->>IMUX40 INT_R_X21Y98/INT_R.NR1END0->>IMUX41 INT_R_X21Y98/INT_R.NR1END0->>NN2BEG0 INT_R_X23Y94/INT_R.SE2END3->>IMUX46 INT_R_X23Y94/INT_R.SE2END3->>SE2BEG3 INT_R_X23Y95/INT_R.ER1END0->>ER1BEG1 INT_R_X23Y95/INT_R.ER1END0->>IMUX25 INT_R_X23Y95/INT_R.ER1END0->>IMUX32 INT_R_X23Y95/INT_R.ER1END0->>IMUX40 INT_R_X25Y94/INT_R.ER1END2->>IMUX44 INT_R_X25Y95/INT_R.ER1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 29, 

regfil[1][1]_i_4_n_0 - 
wires: CLBLL_R_X23Y96/CLBLL_EL1BEG2 CLBLL_R_X23Y96/CLBLL_LL_D CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y95/CLBLL_IMUX28 CLBLL_R_X25Y95/CLBLL_LL_C4 CLBLM_L_X24Y96/CLBLM_EL1BEG2 INT_L_X24Y95/SE2A2 INT_L_X24Y96/EL1END2 INT_L_X24Y96/SE2BEG2 INT_R_X23Y96/EL1BEG2 INT_R_X23Y96/LOGIC_OUTS15 INT_R_X25Y95/IMUX28 INT_R_X25Y95/SE2END2 VBRK_X60Y100/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X24Y96/INT_L.EL1END2->>SE2BEG2 INT_R_X23Y96/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X25Y95/INT_R.SE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[1] - 
wires: CLBLL_R_X23Y96/CLBLL_IMUX44 CLBLL_R_X23Y96/CLBLL_LL_D4 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y97/CLBLM_L_AMUX INT_L_X22Y96/SE2A2 INT_L_X22Y97/LOGIC_OUTS_L16 INT_L_X22Y97/SE2BEG2 INT_R_X23Y96/IMUX44 INT_R_X23Y96/SE2END2 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X22Y97/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y97/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X23Y96/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][1]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][1]_i_7_n_0 - 
wires: CLBLM_L_X20Y94/CLBLM_IMUX24 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS22 CLBLM_L_X20Y94/CLBLM_M_B5 CLBLM_L_X20Y94/CLBLM_M_CMUX INT_L_X20Y94/IMUX_L24 INT_L_X20Y94/LOGIC_OUTS_L22 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y94/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X20Y94/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][3]_i_8_n_6 - 
wires: CLBLL_R_X21Y94/CLBLL_EL1BEG2 CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y94/CLBLL_L_BMUX CLBLM_L_X20Y94/CLBLM_IMUX18 CLBLM_L_X20Y94/CLBLM_IMUX31 CLBLM_L_X20Y94/CLBLM_M_B2 CLBLM_L_X20Y94/CLBLM_M_C5 CLBLM_L_X22Y94/CLBLM_EL1BEG2 CLBLM_L_X22Y94/CLBLM_IMUX28 CLBLM_L_X22Y94/CLBLM_IMUX43 CLBLM_L_X22Y94/CLBLM_M_C4 CLBLM_L_X22Y94/CLBLM_M_D6 INT_L_X20Y94/IMUX_L18 INT_L_X20Y94/IMUX_L31 INT_L_X20Y94/SR1BEG_S0 INT_L_X20Y94/WR1END_S1_0 INT_L_X20Y95/WR1END0 INT_L_X22Y94/EL1END2 INT_L_X22Y94/IMUX_L28 INT_L_X22Y94/IMUX_L43 INT_R_X21Y94/EL1BEG2 INT_R_X21Y94/LOGIC_OUTS17 INT_R_X21Y94/WR1BEG_S0 INT_R_X21Y95/WR1BEG0 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X20Y94/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X20Y94/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X20Y94/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X20Y94/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X22Y94/INT_L.EL1END2->>IMUX_L28 INT_L_X22Y94/INT_L.EL1END2->>IMUX_L43 INT_R_X21Y94/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X21Y94/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[1][1]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][2]_i_2_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_EL1BEG0 CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y95/CLBLL_L_B CLBLM_L_X24Y95/CLBLM_EL1BEG0 CLBLM_L_X24Y95/CLBLM_IMUX1 CLBLM_L_X24Y95/CLBLM_M_A3 INT_L_X24Y94/EL1END_S3_0 INT_L_X24Y95/EL1END0 INT_L_X24Y95/IMUX_L1 INT_R_X23Y95/EL1BEG0 INT_R_X23Y95/LOGIC_OUTS9 VBRK_X60Y99/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y95/INT_L.EL1END0->>IMUX_L1 INT_R_X23Y95/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][2]_i_4_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX26 CLBLL_R_X23Y95/CLBLL_LL_BMUX CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y95/CLBLL_L_B4 INT_R_X23Y95/IMUX26 INT_R_X23Y95/LOGIC_OUTS21 INT_R_X23Y95/SR1BEG_S0 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y95/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X23Y95/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X23Y95/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[2] - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX18 CLBLL_R_X23Y95/CLBLL_LL_B2 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y97/CLBLM_L_BMUX INT_L_X22Y95/SE2A1 INT_L_X22Y96/SE2BEG1 INT_L_X22Y96/SR1END1 INT_L_X22Y97/LOGIC_OUTS_L17 INT_L_X22Y97/SR1BEG1 INT_L_X22Y97/SR1BEG_S0 INT_R_X23Y95/IMUX18 INT_R_X23Y95/SE2END1 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y96/INT_L.SR1END1->>SE2BEG1 INT_L_X22Y97/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X22Y97/INT_L.SR1BEG_S0->>SR1BEG1 INT_R_X23Y95/INT_R.SE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][2]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][2]_i_7_n_0 - 
wires: CLBLL_R_X21Y94/CLBLL_EE2A2 CLBLM_L_X20Y94/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y94/CLBLM_M_C CLBLM_L_X22Y94/CLBLM_EE2A2 CLBLM_L_X22Y94/CLBLM_IMUX13 CLBLM_L_X22Y94/CLBLM_L_B6 INT_L_X20Y94/EE2BEG2 INT_L_X20Y94/LOGIC_OUTS_L14 INT_L_X22Y94/EE2END2 INT_L_X22Y94/IMUX_L13 INT_R_X21Y94/EE2A2 
pips: CLBLM_L_X20Y94/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X20Y94/INT_L.LOGIC_OUTS_L14->>EE2BEG2 INT_L_X22Y94/INT_L.EE2END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][3]_i_8_n_5 - 
wires: CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y94/CLBLL_L_CMUX CLBLL_R_X21Y95/CLBLL_NE2A0 CLBLM_L_X22Y94/CLBLM_IMUX25 CLBLM_L_X22Y94/CLBLM_IMUX32 CLBLM_L_X22Y94/CLBLM_IMUX47 CLBLM_L_X22Y94/CLBLM_L_B5 CLBLM_L_X22Y94/CLBLM_M_C1 CLBLM_L_X22Y94/CLBLM_M_D5 CLBLM_L_X22Y95/CLBLM_NE2A0 INT_L_X22Y94/IMUX_L25 INT_L_X22Y94/IMUX_L32 INT_L_X22Y94/IMUX_L47 INT_L_X22Y94/NE2END_S3_0 INT_L_X22Y94/SL1END0 INT_L_X22Y95/NE2END0 INT_L_X22Y95/SL1BEG0 INT_R_X21Y94/LOGIC_OUTS18 INT_R_X21Y94/NE2BEG0 INT_R_X21Y95/NE2A0 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y94/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X22Y94/INT_L.SL1END0->>IMUX_L25 INT_L_X22Y94/INT_L.SL1END0->>IMUX_L32 INT_L_X22Y95/INT_L.NE2END0->>SL1BEG0 INT_R_X21Y94/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

regfil[1][2]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_2_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_EE2BEG1 CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y94/CLBLL_L_D CLBLL_R_X23Y94/CLBLL_L_DMUX CLBLL_R_X25Y94/CLBLL_IMUX10 CLBLL_R_X25Y94/CLBLL_L_A4 CLBLM_L_X24Y94/CLBLM_EE2BEG1 INT_L_X24Y94/EE2A1 INT_R_X23Y94/EE2BEG1 INT_R_X23Y94/LOGIC_OUTS19 INT_R_X25Y94/EE2END1 INT_R_X25Y94/IMUX10 VBRK_X60Y98/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X23Y94/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X23Y94/INT_R.LOGIC_OUTS19->>EE2BEG1 INT_R_X25Y94/INT_R.EE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_4_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_IMUX41 CLBLL_R_X23Y94/CLBLL_L_D1 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y97/CLBLM_M_A INT_L_X22Y94/SE2A0 INT_L_X22Y95/SE2BEG0 INT_L_X22Y95/SS2END0 INT_L_X22Y96/SS2A0 INT_L_X22Y97/LOGIC_OUTS_L12 INT_L_X22Y97/SS2BEG0 INT_R_X23Y94/IMUX41 INT_R_X23Y94/SE2END0 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X22Y97/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y95/INT_L.SS2END0->>SE2BEG0 INT_L_X22Y97/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_R_X23Y94/INT_R.SE2END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[3] - 
wires: CLBLM_L_X22Y97/CLBLM_IMUX1 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y97/CLBLM_L_CMUX CLBLM_L_X22Y97/CLBLM_M_A3 INT_L_X22Y97/IMUX_L1 INT_L_X22Y97/LOGIC_OUTS_L18 
pips: CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y97/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y97/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_7_n_0 - 
wires: CLBLM_L_X22Y94/CLBLM_IMUX24 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y94/CLBLM_M_B5 CLBLM_L_X22Y94/CLBLM_M_CMUX INT_L_X22Y94/IMUX_L24 INT_L_X22Y94/LOGIC_OUTS_L22 
pips: CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X22Y94/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y94/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][3]_i_8_n_4 - 
wires: CLBLL_R_X21Y94/CLBLL_ER1BEG2 CLBLL_R_X21Y94/CLBLL_LOGIC_OUTS19 CLBLL_R_X21Y94/CLBLL_L_DMUX CLBLM_L_X22Y94/CLBLM_ER1BEG2 CLBLM_L_X22Y94/CLBLM_IMUX12 CLBLM_L_X22Y94/CLBLM_IMUX22 CLBLM_L_X22Y94/CLBLM_IMUX44 CLBLM_L_X22Y94/CLBLM_M_B6 CLBLM_L_X22Y94/CLBLM_M_C3 CLBLM_L_X22Y94/CLBLM_M_D4 INT_L_X22Y94/ER1END2 INT_L_X22Y94/FAN_ALT1 INT_L_X22Y94/FAN_BOUNCE1 INT_L_X22Y94/IMUX_L12 INT_L_X22Y94/IMUX_L22 INT_L_X22Y94/IMUX_L44 INT_R_X21Y94/ER1BEG2 INT_R_X21Y94/LOGIC_OUTS19 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X22Y94/INT_L.ER1END2->>FAN_ALT1 INT_L_X22Y94/INT_L.ER1END2->>IMUX_L22 INT_L_X22Y94/INT_L.ER1END2->>IMUX_L44 INT_L_X22Y94/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y94/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_R_X21Y94/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

regfil[1][3]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_2_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX4 CLBLL_R_X23Y95/CLBLL_LL_A6 CLBLL_R_X23Y95/CLBLL_LL_C CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS14 INT_R_X23Y95/IMUX4 INT_R_X23Y95/LOGIC_OUTS14 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y95/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X23Y95/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_4_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX35 CLBLL_R_X23Y95/CLBLL_LL_B CLBLL_R_X23Y95/CLBLL_LL_C6 CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS13 INT_R_X23Y95/IMUX35 INT_R_X23Y95/LOGIC_OUTS13 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y95/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X23Y95/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[4] - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX24 CLBLL_R_X23Y95/CLBLL_LL_B5 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y97/CLBLM_L_DMUX INT_L_X22Y97/EL1BEG0 INT_L_X22Y97/LOGIC_OUTS_L19 INT_R_X23Y95/IMUX24 INT_R_X23Y95/SS2END0 INT_R_X23Y96/EL1END_S3_0 INT_R_X23Y96/SS2A0 INT_R_X23Y97/EL1END0 INT_R_X23Y97/SS2BEG0 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X22Y97/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y97/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X23Y95/INT_R.SS2END0->>IMUX24 INT_R_X23Y97/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_8_n_0 - 
wires: CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y94/CLBLM_M_C CLBLM_L_X22Y95/CLBLM_IMUX12 CLBLM_L_X22Y95/CLBLM_M_B6 INT_L_X22Y94/LOGIC_OUTS_L14 INT_L_X22Y94/NR1BEG2 INT_L_X22Y95/IMUX_L12 INT_L_X22Y95/NR1END2 
pips: CLBLM_L_X22Y94/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X22Y94/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X22Y95/INT_L.NR1END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][7]_i_18_n_7 - 
wires: CLBLL_R_X21Y94/CLBLL_SE2A2 CLBLL_R_X21Y95/CLBLL_ER1BEG3 CLBLL_R_X21Y95/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y95/CLBLL_L_AMUX CLBLM_L_X22Y94/CLBLM_IMUX45 CLBLM_L_X22Y94/CLBLM_M_D2 CLBLM_L_X22Y94/CLBLM_SE2A2 CLBLM_L_X22Y95/CLBLM_ER1BEG3 CLBLM_L_X22Y95/CLBLM_IMUX15 CLBLM_L_X22Y95/CLBLM_M_B1 INT_L_X22Y94/IMUX_L45 INT_L_X22Y94/SE2END2 INT_L_X22Y95/ER1END3 INT_L_X22Y95/IMUX_L15 INT_L_X22Y96/ER1END_N3_3 INT_R_X21Y94/SE2A2 INT_R_X21Y95/ER1BEG3 INT_R_X21Y95/LOGIC_OUTS16 INT_R_X21Y95/SE2BEG2 
pips: CLBLL_R_X21Y95/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X22Y94/INT_L.SE2END2->>IMUX_L45 INT_L_X22Y95/INT_L.ER1END3->>IMUX_L15 INT_R_X21Y95/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X21Y95/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[1][4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][5]_i_2_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_ER1BEG3 CLBLL_R_X23Y100/CLBLL_EE2A3 CLBLM_L_X20Y100/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y100/CLBLM_M_B CLBLM_L_X22Y100/CLBLM_ER1BEG3 CLBLM_L_X24Y100/CLBLM_EE2A3 CLBLM_L_X24Y100/CLBLM_IMUX7 CLBLM_L_X24Y100/CLBLM_M_A1 INT_L_X20Y100/ER1BEG2 INT_L_X20Y100/LOGIC_OUTS_L13 INT_L_X22Y100/EE2BEG3 INT_L_X22Y100/ER1END3 INT_L_X22Y101/ER1END_N3_3 INT_L_X24Y100/EE2END3 INT_L_X24Y100/IMUX_L7 INT_R_X21Y100/ER1BEG3 INT_R_X21Y100/ER1END2 INT_R_X23Y100/EE2A3 VBRK_X60Y105/VBRK_EE2A3 
pips: CLBLM_L_X20Y100/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y100/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_L_X22Y100/INT_L.ER1END3->>EE2BEG3 INT_L_X24Y100/INT_L.EE2END3->>IMUX_L7 INT_R_X21Y100/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][5]_i_4_n_0 - 
wires: CLBLM_L_X20Y100/CLBLM_IMUX24 CLBLM_L_X20Y100/CLBLM_LOGIC_OUTS20 CLBLM_L_X20Y100/CLBLM_M_AMUX CLBLM_L_X20Y100/CLBLM_M_B5 INT_L_X20Y100/FAN_ALT7 INT_L_X20Y100/FAN_BOUNCE7 INT_L_X20Y100/IMUX_L24 INT_L_X20Y100/LOGIC_OUTS_L20 
pips: CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X20Y100/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y100/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X20Y100/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X20Y100/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[5] - 
wires: BRKH_INT_X20Y99/BRKH_INT_WR1END_S1_0 BRKH_INT_X21Y99/BRKH_INT_WR1BEG_S0 CLBLL_R_X21Y99/CLBLL_WR1END3 CLBLM_L_X20Y100/CLBLM_IMUX1 CLBLM_L_X20Y100/CLBLM_M_A3 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y98/CLBLM_L_AMUX CLBLM_L_X22Y99/CLBLM_WR1END3 INT_L_X20Y100/IMUX_L1 INT_L_X20Y100/WR1END0 INT_L_X20Y99/WR1END_S1_0 INT_L_X22Y98/LOGIC_OUTS_L16 INT_L_X22Y98/NR1BEG2 INT_L_X22Y99/NR1END2 INT_L_X22Y99/WR1BEG3 INT_R_X21Y100/WR1BEG0 INT_R_X21Y99/WR1BEG_S0 INT_R_X21Y99/WR1END3 
pips: CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X22Y98/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y100/INT_L.WR1END0->>IMUX_L1 INT_L_X22Y98/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X22Y99/INT_L.NR1END2->>WR1BEG3 INT_R_X21Y99/INT_R.WR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][5]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][5]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][6]_i_2_n_0 - 
wires: CLBLM_L_X20Y98/CLBLM_IMUX4 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y98/CLBLM_M_A6 CLBLM_L_X20Y98/CLBLM_M_C INT_L_X20Y98/IMUX_L4 INT_L_X20Y98/LOGIC_OUTS_L14 
pips: CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X20Y98/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y98/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][6]_i_4_n_0 - 
wires: CLBLM_L_X20Y98/CLBLM_IMUX29 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS16 CLBLM_L_X20Y98/CLBLM_L_AMUX CLBLM_L_X20Y98/CLBLM_M_C2 INT_L_X20Y98/IMUX_L29 INT_L_X20Y98/LOGIC_OUTS_L16 
pips: CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X20Y98/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X20Y98/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[6] - 
wires: CLBLL_R_X21Y99/CLBLL_WR1END0 CLBLM_L_X20Y98/CLBLM_IMUX6 CLBLM_L_X20Y98/CLBLM_L_A1 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y98/CLBLM_L_BMUX CLBLM_L_X22Y99/CLBLM_WR1END0 INT_L_X20Y98/IMUX_L6 INT_L_X20Y98/WL1END2 INT_L_X22Y98/LOGIC_OUTS_L17 INT_L_X22Y98/WR1BEG_S0 INT_L_X22Y99/WR1BEG0 INT_R_X21Y98/WL1BEG2 INT_R_X21Y98/WR1END_S1_0 INT_R_X21Y99/WR1END0 
pips: CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y98/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X20Y98/INT_L.WL1END2->>IMUX_L6 INT_L_X22Y98/INT_L.LOGIC_OUTS_L17->>WR1BEG_S0 INT_R_X21Y98/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][6]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][6]_i_7_n_0 - 
wires: CLBLM_L_X22Y95/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y95/CLBLM_L_A CLBLM_L_X22Y96/CLBLM_IMUX24 CLBLM_L_X22Y96/CLBLM_M_B5 INT_L_X22Y95/LOGIC_OUTS_L8 INT_L_X22Y95/NR1BEG0 INT_L_X22Y96/IMUX_L24 INT_L_X22Y96/NR1END0 
pips: CLBLM_L_X22Y95/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y95/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X22Y96/INT_L.NR1END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][6]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_1_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6E2 CLBLL_R_X21Y91/CLBLL_EL1BEG2 CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y91/CLBLL_L_D CLBLL_R_X23Y91/CLBLL_EE2A2 CLBLL_R_X23Y95/CLBLL_FAN7 CLBLL_R_X23Y95/CLBLL_LL_CE CLBLL_R_X23Y95/CLBLL_WR1END3 CLBLL_R_X25Y100/CLBLL_WW2A1 CLBLL_R_X25Y94/CLBLL_FAN6 CLBLL_R_X25Y94/CLBLL_L_CE CLBLL_R_X25Y94/CLBLL_NE2A2 CLBLL_R_X25Y95/CLBLL_FAN7 CLBLL_R_X25Y95/CLBLL_LL_CE CLBLM_L_X20Y98/CLBLM_FAN6 CLBLM_L_X20Y98/CLBLM_FAN7 CLBLM_L_X20Y98/CLBLM_L_CE CLBLM_L_X20Y98/CLBLM_M_CE CLBLM_L_X22Y91/CLBLM_EL1BEG2 CLBLM_L_X24Y100/CLBLM_FAN7 CLBLM_L_X24Y100/CLBLM_M_CE CLBLM_L_X24Y91/CLBLM_EE2A2 CLBLM_L_X24Y93/CLBLM_FAN6 CLBLM_L_X24Y93/CLBLM_L_CE CLBLM_L_X24Y95/CLBLM_FAN7 CLBLM_L_X24Y95/CLBLM_M_CE CLBLM_L_X24Y95/CLBLM_WR1END3 CLBLM_L_X26Y100/CLBLM_WW2A1 CLBLM_L_X26Y94/CLBLM_NE2A2 INT_L_X20Y97/WR1END_S1_0 INT_L_X20Y98/BYP_ALT0 INT_L_X20Y98/BYP_BOUNCE0 INT_L_X20Y98/FAN_ALT6 INT_L_X20Y98/FAN_ALT7 INT_L_X20Y98/FAN_BOUNCE7 INT_L_X20Y98/FAN_L6 INT_L_X20Y98/FAN_L7 INT_L_X20Y98/WR1END0 INT_L_X22Y91/EE2BEG2 INT_L_X22Y91/EL1END2 INT_L_X24Y100/FAN_ALT7 INT_L_X24Y100/FAN_L7 INT_L_X24Y100/WW2END1 INT_L_X24Y91/EE2END2 INT_L_X24Y91/NE2BEG2 INT_L_X24Y91/NN2BEG2 INT_L_X24Y92/NE2A2 INT_L_X24Y92/NN2A2 INT_L_X24Y93/FAN_ALT6 INT_L_X24Y93/FAN_L6 INT_L_X24Y93/NN2BEG2 INT_L_X24Y93/NN2END2 INT_L_X24Y93/NR1BEG2 INT_L_X24Y93/NW2END2 INT_L_X24Y94/EL1BEG1 INT_L_X24Y94/NN2A2 INT_L_X24Y94/NR1END2 INT_L_X24Y95/FAN_ALT7 INT_L_X24Y95/FAN_L7 INT_L_X24Y95/NN2END2 INT_L_X24Y95/WR1BEG3 INT_L_X26Y100/NN6END2 INT_L_X26Y100/WW2BEG1 INT_L_X26Y94/NE2END2 INT_L_X26Y94/NN6BEG2 INT_L_X26Y95/NN6A2 INT_L_X26Y96/NN6B2 INT_L_X26Y97/NN6C2 INT_L_X26Y98/NN6D2 INT_L_X26Y99/NN6E2 INT_R_X21Y91/EL1BEG2 INT_R_X21Y91/LOGIC_OUTS11 INT_R_X21Y91/NN6BEG3 INT_R_X21Y92/NN6A3 INT_R_X21Y93/NN6B3 INT_R_X21Y94/NN6C3 INT_R_X21Y95/NN6D3 INT_R_X21Y96/NN6E3 INT_R_X21Y97/NN6END3 INT_R_X21Y97/WR1BEG_S0 INT_R_X21Y98/WR1BEG0 INT_R_X23Y91/EE2A2 INT_R_X23Y95/FAN7 INT_R_X23Y95/FAN_ALT3 INT_R_X23Y95/FAN_ALT7 INT_R_X23Y95/FAN_BOUNCE3 INT_R_X23Y95/WR1END3 INT_R_X25Y100/WW2A1 INT_R_X25Y92/NE2END2 INT_R_X25Y92/NR1BEG2 INT_R_X25Y92/NW2BEG2 INT_R_X25Y93/NE2BEG2 INT_R_X25Y93/NN2BEG2 INT_R_X25Y93/NR1END2 INT_R_X25Y93/NW2A2 INT_R_X25Y94/EL1END1 INT_R_X25Y94/FAN6 INT_R_X25Y94/FAN_ALT6 INT_R_X25Y94/NE2A2 INT_R_X25Y94/NN2A2 INT_R_X25Y95/FAN7 INT_R_X25Y95/FAN_ALT7 INT_R_X25Y95/NN2END2 VBRK_X60Y95/VBRK_EE2A2 VBRK_X60Y99/VBRK_WR1END3 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y95/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y94/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y95/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y98/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X20Y98/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y100/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y93/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y95/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X20Y98/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X20Y98/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X20Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y98/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X20Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y98/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X20Y98/INT_L.WR1END0->>BYP_ALT0 INT_L_X22Y91/INT_L.EL1END2->>EE2BEG2 INT_L_X24Y100/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y100/INT_L.WW2END1->>FAN_ALT7 INT_L_X24Y91/INT_L.EE2END2->>NE2BEG2 INT_L_X24Y91/INT_L.EE2END2->>NN2BEG2 INT_L_X24Y93/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y93/INT_L.NN2END2->>NR1BEG2 INT_L_X24Y93/INT_L.NW2END2->>FAN_ALT6 INT_L_X24Y93/INT_L.NW2END2->>NN2BEG2 INT_L_X24Y94/INT_L.NR1END2->>EL1BEG1 INT_L_X24Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y95/INT_L.NN2END2->>FAN_ALT7 INT_L_X24Y95/INT_L.NN2END2->>WR1BEG3 INT_L_X26Y100/INT_L.NN6END2->>WW2BEG1 INT_L_X26Y94/INT_L.NE2END2->>NN6BEG2 INT_R_X21Y91/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X21Y91/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X21Y97/INT_R.NN6END3->>WR1BEG_S0 INT_R_X23Y95/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y95/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X23Y95/INT_R.WR1END3->>FAN_ALT3 INT_R_X25Y92/INT_R.NE2END2->>NR1BEG2 INT_R_X25Y92/INT_R.NE2END2->>NW2BEG2 INT_R_X25Y93/INT_R.NR1END2->>NE2BEG2 INT_R_X25Y93/INT_R.NR1END2->>NN2BEG2 INT_R_X25Y94/INT_R.EL1END1->>FAN_ALT6 INT_R_X25Y94/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y95/INT_R.NN2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[1][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX41 CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y91/CLBLL_L_A CLBLL_R_X21Y91/CLBLL_L_D1 INT_R_X21Y91/IMUX41 INT_R_X21Y91/LOGIC_OUTS8 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X21Y91/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X21Y91/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_4_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX42 CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y91/CLBLL_L_B CLBLL_R_X21Y91/CLBLL_L_D6 INT_R_X21Y91/IMUX42 INT_R_X21Y91/LOGIC_OUTS9 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y91/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y91/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_11_n_0 - 
wires: CLBLM_L_X20Y98/CLBLM_IMUX33 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y98/CLBLM_L_A CLBLM_L_X20Y98/CLBLM_L_C1 INT_L_X20Y98/IMUX_L33 INT_L_X20Y98/LOGIC_OUTS_L8 
pips: CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X20Y98/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y98/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil0_in[7] - 
wires: CLBLL_R_X21Y98/CLBLL_WW2A0 CLBLM_L_X20Y98/CLBLM_IMUX10 CLBLM_L_X20Y98/CLBLM_L_A4 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y98/CLBLM_L_CMUX CLBLM_L_X22Y98/CLBLM_WW2A0 INT_L_X20Y98/IMUX_L10 INT_L_X20Y98/WW2END0 INT_L_X22Y98/LOGIC_OUTS_L18 INT_L_X22Y98/WW2BEG0 INT_R_X21Y98/WW2A0 
pips: CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y98/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X20Y98/INT_L.WW2END0->>IMUX_L10 INT_L_X22Y98/INT_L.LOGIC_OUTS_L18->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_12_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_IMUX12 CLBLL_R_X21Y90/CLBLL_IMUX20 CLBLL_R_X21Y90/CLBLL_IMUX28 CLBLL_R_X21Y90/CLBLL_LL_B6 CLBLL_R_X21Y90/CLBLL_LL_C4 CLBLL_R_X21Y90/CLBLL_L_C2 CLBLL_R_X21Y90/CLBLL_WW2A0 CLBLM_L_X20Y90/CLBLM_IMUX25 CLBLM_L_X20Y90/CLBLM_IMUX41 CLBLM_L_X20Y90/CLBLM_L_B5 CLBLM_L_X20Y90/CLBLM_L_D1 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y90/CLBLM_M_A CLBLM_L_X22Y90/CLBLM_WW2A0 INT_L_X20Y90/ER1BEG1 INT_L_X20Y90/IMUX_L25 INT_L_X20Y90/IMUX_L41 INT_L_X20Y90/WW2END0 INT_L_X22Y90/LOGIC_OUTS_L12 INT_L_X22Y90/WW2BEG0 INT_R_X21Y90/BYP_ALT4 INT_R_X21Y90/BYP_BOUNCE4 INT_R_X21Y90/ER1END1 INT_R_X21Y90/IMUX12 INT_R_X21Y90/IMUX20 INT_R_X21Y90/IMUX28 INT_R_X21Y90/WW2A0 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y90/INT_L.WW2END0->>ER1BEG1 INT_L_X20Y90/INT_L.WW2END0->>IMUX_L25 INT_L_X20Y90/INT_L.WW2END0->>IMUX_L41 INT_L_X22Y90/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X21Y90/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X21Y90/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X21Y90/INT_R.ER1END1->>BYP_ALT4 INT_R_X21Y90/INT_R.ER1END1->>IMUX12 INT_R_X21Y90/INT_R.ER1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

regfil[1][7]_i_14_n_0 - 
wires: CLBLM_L_X22Y95/CLBLM_IMUX19 CLBLM_L_X22Y95/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y95/CLBLM_L_B2 CLBLM_L_X22Y95/CLBLM_M_D CLBLM_L_X22Y95/CLBLM_M_DMUX INT_L_X22Y95/IMUX_L19 INT_L_X22Y95/LOGIC_OUTS_L23 
pips: CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y95/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X22Y95/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y95/INT_L.LOGIC_OUTS_L23->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_15_n_0 - 
wires: CLBLM_L_X22Y95/CLBLM_IMUX13 CLBLM_L_X22Y95/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y95/CLBLM_L_AMUX CLBLM_L_X22Y95/CLBLM_L_B6 INT_L_X22Y95/IMUX_L13 INT_L_X22Y95/LOGIC_OUTS_L16 
pips: CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y95/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y95/INT_L.LOGIC_OUTS_L16->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_16_n_0 - 
wires: CLBLL_R_X21Y95/CLBLL_NE2A1 CLBLM_L_X20Y95/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y95/CLBLM_M_B CLBLM_L_X22Y95/CLBLM_IMUX25 CLBLM_L_X22Y95/CLBLM_L_B5 CLBLM_L_X22Y95/CLBLM_NE2A1 INT_L_X20Y94/SE2A1 INT_L_X20Y95/LOGIC_OUTS_L13 INT_L_X20Y95/SE2BEG1 INT_L_X22Y95/IMUX_L25 INT_L_X22Y95/NE2END1 INT_R_X21Y94/NE2BEG1 INT_R_X21Y94/SE2END1 INT_R_X21Y95/NE2A1 
pips: CLBLM_L_X20Y95/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X20Y95/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X22Y95/INT_L.NE2END1->>IMUX_L25 INT_R_X21Y94/INT_R.SE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_5_n_0 - 
wires: CLBLM_L_X20Y98/CLBLM_IMUX25 CLBLM_L_X20Y98/CLBLM_LOGIC_OUTS18 CLBLM_L_X20Y98/CLBLM_L_B5 CLBLM_L_X20Y98/CLBLM_L_C CLBLM_L_X20Y98/CLBLM_L_CMUX INT_L_X20Y98/IMUX_L25 INT_L_X20Y98/LOGIC_OUTS_L18 
pips: CLBLM_L_X20Y98/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X20Y98/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X20Y98/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X20Y98/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1]__0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX0 CLBLL_R_X21Y91/CLBLL_LL_A CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS12 CLBLL_R_X21Y91/CLBLL_L_A3 INT_R_X21Y91/IMUX0 INT_R_X21Y91/LOGIC_OUTS12 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X21Y91/INT_R.LOGIC_OUTS12->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[1][7]_i_8_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y90/CLBLL_L_C CLBLL_R_X21Y91/CLBLL_IMUX13 CLBLL_R_X21Y91/CLBLL_L_B6 INT_R_X21Y90/LOGIC_OUTS10 INT_R_X21Y90/NR1BEG2 INT_R_X21Y91/IMUX13 INT_R_X21Y91/NR1END2 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X21Y90/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X21Y91/INT_R.NR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_2_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y94/CLBLL_L_CMUX CLBLL_R_X23Y97/CLBLL_IMUX17 CLBLL_R_X23Y97/CLBLL_LL_B3 INT_R_X23Y94/LOGIC_OUTS18 INT_R_X23Y94/NR1BEG0 INT_R_X23Y95/NN2BEG0 INT_R_X23Y95/NR1END0 INT_R_X23Y96/NN2A0 INT_R_X23Y96/NN2END_S2_0 INT_R_X23Y97/IMUX17 INT_R_X23Y97/NN2END0 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X23Y94/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X23Y95/INT_R.NR1END0->>NN2BEG0 INT_R_X23Y97/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_3_n_0 - 
wires: BRKH_INT_X23Y99/BRKH_INT_SW2END3 BRKH_INT_X24Y99/BRKH_INT_SW2A3 CLBLL_R_X23Y97/CLBLL_IMUX15 CLBLL_R_X23Y97/CLBLL_LL_B1 CLBLL_R_X23Y99/CLBLL_SW2A3 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y100/CLBLM_M_D CLBLM_L_X24Y99/CLBLM_SW2A3 INT_L_X24Y100/LOGIC_OUTS_L15 INT_L_X24Y100/SW2BEG3 INT_L_X24Y99/SW2A3 INT_R_X23Y100/SW2END_N0_3 INT_R_X23Y97/IMUX15 INT_R_X23Y97/SS2END3 INT_R_X23Y98/SS2A3 INT_R_X23Y98/SS2END_N0_3 INT_R_X23Y99/SS2BEG3 INT_R_X23Y99/SW2END3 VBRK_X60Y103/VBRK_SW2A3 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X24Y100/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y100/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X23Y97/INT_R.SS2END3->>IMUX15 INT_R_X23Y99/INT_R.SW2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][0]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][0]_i_4_n_4 - 
wires: CLBLL_R_X23Y100/CLBLL_ER1BEG2 CLBLL_R_X23Y100/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y100/CLBLL_L_DMUX CLBLM_L_X24Y100/CLBLM_ER1BEG2 CLBLM_L_X24Y100/CLBLM_IMUX45 CLBLM_L_X24Y100/CLBLM_M_D2 INT_L_X24Y100/ER1END2 INT_L_X24Y100/IMUX_L45 INT_R_X23Y100/ER1BEG2 INT_R_X23Y100/LOGIC_OUTS19 VBRK_X60Y105/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y100/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X24Y100/INT_L.ER1END2->>IMUX_L45 INT_R_X23Y100/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][0]_i_5_n_4 - 
wires: BRKH_INT_X24Y99/BRKH_INT_EL1END_S3_0 CLBLL_R_X23Y100/CLBLL_EL1BEG0 CLBLL_R_X23Y100/CLBLL_LL_DMUX CLBLL_R_X23Y100/CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y100/CLBLM_EL1BEG0 CLBLM_L_X24Y100/CLBLM_IMUX40 CLBLM_L_X24Y100/CLBLM_M_D1 INT_L_X24Y100/EL1END0 INT_L_X24Y100/IMUX_L40 INT_L_X24Y99/EL1END_S3_0 INT_R_X23Y100/EL1BEG0 INT_R_X23Y100/LOGIC_OUTS23 VBRK_X60Y105/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y100/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y100/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X24Y100/INT_L.EL1END0->>IMUX_L40 INT_R_X23Y100/INT_R.LOGIC_OUTS23->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][1]_i_1_n_0 - 
wires: CLBLL_R_X23Y97/CLBLL_BYP1 CLBLL_R_X23Y97/CLBLL_LL_AX CLBLL_R_X23Y97/CLBLL_LL_CMUX CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS22 INT_R_X23Y97/BYP1 INT_R_X23Y97/BYP_ALT1 INT_R_X23Y97/FAN_ALT5 INT_R_X23Y97/FAN_BOUNCE5 INT_R_X23Y97/LOGIC_OUTS22 INT_R_X23Y97/NL1BEG_N3 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y97/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y97/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y97/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X23Y97/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y97/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][1]_i_2_n_0 - 
wires: BRKH_INT_X22Y99/BRKH_INT_SW6E0 CLBLL_R_X21Y98/CLBLL_SE2A0 CLBLL_R_X21Y99/CLBLL_SW4END0 CLBLL_R_X23Y103/CLBLL_LL_A CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y97/CLBLL_IMUX32 CLBLL_R_X23Y97/CLBLL_LL_C1 CLBLM_L_X22Y98/CLBLM_SE2A0 CLBLM_L_X22Y99/CLBLM_SW4END0 INT_L_X22Y100/SW6D0 INT_L_X22Y101/SW6C0 INT_L_X22Y102/SW6B0 INT_L_X22Y103/SW6A0 INT_L_X22Y97/SE2A0 INT_L_X22Y98/SE2BEG0 INT_L_X22Y98/SE2END0 INT_L_X22Y99/SW6E0 INT_R_X21Y98/SE2A0 INT_R_X21Y99/SE2BEG0 INT_R_X21Y99/SW6END0 INT_R_X23Y103/LOGIC_OUTS12 INT_R_X23Y103/SW6BEG0 INT_R_X23Y97/IMUX32 INT_R_X23Y97/SE2END0 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X22Y98/INT_L.SE2END0->>SE2BEG0 INT_R_X21Y99/INT_R.SW6END0->>SE2BEG0 INT_R_X23Y103/INT_R.LOGIC_OUTS12->>SW6BEG0 INT_R_X23Y97/INT_R.SE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][1]_i_3_n_0 - 
wires: CLBLL_R_X23Y103/CLBLL_IMUX8 CLBLL_R_X23Y103/CLBLL_LL_A5 CLBLL_R_X23Y103/CLBLL_LL_C CLBLL_R_X23Y103/CLBLL_LL_CMUX CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS22 INT_R_X23Y103/IMUX8 INT_R_X23Y103/LOGIC_OUTS22 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y103/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X23Y103/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y103/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_4_n_7 - 
wires: CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y101/CLBLL_L_AMUX CLBLL_R_X23Y103/CLBLL_IMUX35 CLBLL_R_X23Y103/CLBLL_LL_C6 INT_R_X23Y101/LOGIC_OUTS16 INT_R_X23Y101/NN2BEG2 INT_R_X23Y102/NN2A2 INT_R_X23Y103/IMUX35 INT_R_X23Y103/NN2END2 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X23Y101/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X23Y103/INT_R.NN2END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_5_n_7 - 
wires: CLBLL_R_X23Y101/CLBLL_LL_AMUX CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y103/CLBLL_IMUX31 CLBLL_R_X23Y103/CLBLL_LL_C5 INT_R_X23Y101/LOGIC_OUTS20 INT_R_X23Y101/NL1BEG1 INT_R_X23Y102/NL1END1 INT_R_X23Y102/NR1BEG1 INT_R_X23Y103/GFAN1 INT_R_X23Y103/IMUX31 INT_R_X23Y103/NR1END1 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_R_X23Y101/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X23Y102/INT_R.NL1END1->>NR1BEG1 INT_R_X23Y103/INT_R.GFAN1->>IMUX31 INT_R_X23Y103/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][2]_i_2_n_0 - 
wires: CLBLM_L_X24Y103/CLBLM_IMUX11 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y103/CLBLM_M_A4 CLBLM_L_X24Y103/CLBLM_M_B INT_L_X24Y103/IMUX_L11 INT_L_X24Y103/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y103/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][2]_i_3_n_0 - 
wires: CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y101/CLBLM_M_B CLBLM_L_X24Y103/CLBLM_IMUX18 CLBLM_L_X24Y103/CLBLM_M_B2 INT_L_X24Y101/LOGIC_OUTS_L13 INT_L_X24Y101/NN2BEG1 INT_L_X24Y102/NN2A1 INT_L_X24Y103/IMUX_L18 INT_L_X24Y103/NN2END1 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y101/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X24Y103/INT_L.NN2END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_4_n_6 - 
wires: CLBLL_R_X23Y101/CLBLL_EL1BEG2 CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y101/CLBLL_L_BMUX CLBLM_L_X24Y101/CLBLM_EL1BEG2 CLBLM_L_X24Y101/CLBLM_IMUX12 CLBLM_L_X24Y101/CLBLM_M_B6 INT_L_X24Y101/EL1END2 INT_L_X24Y101/IMUX_L12 INT_R_X23Y101/EL1BEG2 INT_R_X23Y101/LOGIC_OUTS17 VBRK_X60Y106/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X24Y101/INT_L.EL1END2->>IMUX_L12 INT_R_X23Y101/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_5_n_6 - 
wires: CLBLL_R_X23Y101/CLBLL_ER1BEG0 CLBLL_R_X23Y101/CLBLL_LL_BMUX CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y101/CLBLM_ER1BEG0 CLBLM_L_X24Y101/CLBLM_IMUX17 CLBLM_L_X24Y101/CLBLM_M_B3 INT_L_X24Y101/ER1END0 INT_L_X24Y101/IMUX_L17 INT_R_X23Y100/ER1BEG_S0 INT_R_X23Y100/SL1END3 INT_R_X23Y101/ER1BEG0 INT_R_X23Y101/LOGIC_OUTS21 INT_R_X23Y101/SL1BEG3 VBRK_X60Y106/VBRK_ER1BEG0 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X24Y101/INT_L.ER1END0->>IMUX_L17 INT_R_X23Y100/INT_R.SL1END3->>ER1BEG_S0 INT_R_X23Y101/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][3]_i_2_n_0 - 
wires: CLBLL_R_X23Y103/CLBLL_IMUX10 CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y103/CLBLL_L_A4 CLBLL_R_X23Y103/CLBLL_L_B INT_R_X23Y103/IMUX10 INT_R_X23Y103/LOGIC_OUTS9 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y103/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X23Y103/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][3]_i_3_n_0 - 
wires: CLBLL_R_X23Y102/CLBLL_WL1END2 CLBLL_R_X23Y103/CLBLL_IMUX19 CLBLL_R_X23Y103/CLBLL_L_B2 CLBLM_L_X24Y102/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y102/CLBLM_M_B CLBLM_L_X24Y102/CLBLM_M_BMUX CLBLM_L_X24Y102/CLBLM_WL1END2 INT_L_X24Y102/LOGIC_OUTS_L21 INT_L_X24Y102/WL1BEG2 INT_R_X23Y102/NL1BEG2 INT_R_X23Y102/WL1END2 INT_R_X23Y103/IMUX19 INT_R_X23Y103/NL1END2 VBRK_X60Y107/VBRK_WL1END2 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X24Y102/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X24Y102/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y102/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X23Y102/INT_R.WL1END2->>NL1BEG2 INT_R_X23Y103/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_4_n_5 - 
wires: CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y101/CLBLL_L_CMUX CLBLL_R_X23Y102/CLBLL_NE2A0 CLBLM_L_X24Y102/CLBLM_IMUX24 CLBLM_L_X24Y102/CLBLM_M_B5 CLBLM_L_X24Y102/CLBLM_NE2A0 INT_L_X24Y101/NE2END_S3_0 INT_L_X24Y102/IMUX_L24 INT_L_X24Y102/NE2END0 INT_R_X23Y101/LOGIC_OUTS18 INT_R_X23Y101/NE2BEG0 INT_R_X23Y102/NE2A0 VBRK_X60Y107/VBRK_NE2A0 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X24Y102/INT_L.NE2END0->>IMUX_L24 INT_R_X23Y101/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_5_n_5 - 
wires: CLBLL_R_X23Y101/CLBLL_LL_CMUX CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y102/CLBLL_NE2A3 CLBLM_L_X24Y102/CLBLM_IMUX15 CLBLM_L_X24Y102/CLBLM_M_B1 CLBLM_L_X24Y102/CLBLM_NE2A3 INT_L_X24Y102/IMUX_L15 INT_L_X24Y102/NE2END3 INT_R_X23Y101/LOGIC_OUTS22 INT_R_X23Y101/NE2BEG3 INT_R_X23Y101/NL1BEG_N3 INT_R_X23Y102/NE2A3 VBRK_X60Y107/VBRK_NE2A3 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X24Y102/INT_L.NE2END3->>IMUX_L15 INT_R_X23Y101/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y101/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_2_n_0 - 
wires: CLBLM_L_X22Y103/CLBLM_IMUX15 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y103/CLBLM_M_B1 CLBLM_L_X22Y103/CLBLM_M_D INT_L_X22Y103/IMUX_L15 INT_L_X22Y103/LOGIC_OUTS_L15 
pips: CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X22Y103/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y103/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][4]_i_3_n_0 - 
wires: CLBLL_R_X23Y102/CLBLL_WW2A2 CLBLM_L_X22Y103/CLBLM_IMUX47 CLBLM_L_X22Y103/CLBLM_M_D5 CLBLM_L_X24Y102/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y102/CLBLM_M_C CLBLM_L_X24Y102/CLBLM_WW2A2 INT_L_X22Y102/NN2BEG3 INT_L_X22Y102/WW2END2 INT_L_X22Y103/IMUX_L47 INT_L_X22Y103/NN2A3 INT_L_X22Y103/SR1END3 INT_L_X22Y104/NN2END3 INT_L_X22Y104/SR1BEG3 INT_L_X22Y104/SR1END_N3_3 INT_L_X24Y102/LOGIC_OUTS_L14 INT_L_X24Y102/WW2BEG2 INT_R_X23Y102/WW2A2 VBRK_X60Y107/VBRK_WW2A2 
pips: CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y102/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y102/INT_L.WW2END2->>NN2BEG3 INT_L_X22Y103/INT_L.SR1END3->>IMUX_L47 INT_L_X22Y104/INT_L.NN2END3->>SR1BEG3 INT_L_X24Y102/INT_L.LOGIC_OUTS_L14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_4_n_4 - 
wires: CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y101/CLBLL_L_DMUX CLBLL_R_X23Y103/CLBLL_EL1BEG0 CLBLM_L_X24Y102/CLBLM_IMUX31 CLBLM_L_X24Y102/CLBLM_M_C5 CLBLM_L_X24Y103/CLBLM_EL1BEG0 INT_L_X24Y102/EL1END_S3_0 INT_L_X24Y102/IMUX_L31 INT_L_X24Y103/EL1END0 INT_R_X23Y101/LOGIC_OUTS19 INT_R_X23Y101/NN2BEG1 INT_R_X23Y102/NN2A1 INT_R_X23Y103/EL1BEG0 INT_R_X23Y103/NN2END1 VBRK_X60Y108/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X24Y102/INT_L.EL1END_S3_0->>IMUX_L31 INT_R_X23Y101/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X23Y103/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_5_n_4 - 
wires: CLBLL_R_X23Y101/CLBLL_LL_DMUX CLBLL_R_X23Y101/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y102/CLBLL_NE2A1 CLBLM_L_X24Y102/CLBLM_IMUX28 CLBLM_L_X24Y102/CLBLM_M_C4 CLBLM_L_X24Y102/CLBLM_NE2A1 INT_L_X24Y102/BYP_ALT4 INT_L_X24Y102/BYP_BOUNCE4 INT_L_X24Y102/IMUX_L28 INT_L_X24Y102/NE2END1 INT_R_X23Y101/LOGIC_OUTS23 INT_R_X23Y101/NE2BEG1 INT_R_X23Y102/NE2A1 VBRK_X60Y107/VBRK_NE2A1 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X24Y102/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y102/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X24Y102/INT_L.NE2END1->>BYP_ALT4 INT_R_X23Y101/INT_R.LOGIC_OUTS23->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][5]_i_2_n_0 - 
wires: CLBLL_R_X23Y103/CLBLL_IMUX30 CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y103/CLBLL_L_BMUX CLBLL_R_X23Y103/CLBLL_L_C5 INT_R_X23Y103/IMUX30 INT_R_X23Y103/LOGIC_OUTS17 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y103/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X23Y103/INT_R.LOGIC_OUTS17->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][5]_i_3_n_0 - 
wires: CLBLL_R_X23Y103/CLBLL_IMUX14 CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y103/CLBLL_L_B1 CLBLL_R_X23Y103/CLBLL_L_D INT_R_X23Y103/IMUX14 INT_R_X23Y103/LOGIC_OUTS11 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y103/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X23Y103/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][7]_i_9_n_7 - 
wires: CLBLL_R_X23Y102/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y102/CLBLL_L_AMUX CLBLL_R_X23Y103/CLBLL_IMUX46 CLBLL_R_X23Y103/CLBLL_L_D5 INT_R_X23Y102/LOGIC_OUTS16 INT_R_X23Y102/NR1BEG2 INT_R_X23Y103/BYP_ALT2 INT_R_X23Y103/BYP_BOUNCE2 INT_R_X23Y103/IMUX46 INT_R_X23Y103/NR1END2 INT_R_X23Y104/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X23Y102/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X23Y103/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y103/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X23Y103/INT_R.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][7]_i_10_n_7 - 
wires: CLBLL_R_X23Y102/CLBLL_LL_AMUX CLBLL_R_X23Y102/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y103/CLBLL_IMUX42 CLBLL_R_X23Y103/CLBLL_L_D6 INT_R_X23Y102/LOGIC_OUTS20 INT_R_X23Y102/NL1BEG1 INT_R_X23Y103/IMUX42 INT_R_X23Y103/NL1END1 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X23Y102/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X23Y103/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][6]_i_2_n_0 - 
wires: CLBLL_R_X23Y102/CLBLL_ER1BEG1 CLBLL_R_X23Y102/CLBLL_SW2A3 CLBLM_L_X24Y102/CLBLM_ER1BEG1 CLBLM_L_X24Y102/CLBLM_IMUX4 CLBLM_L_X24Y102/CLBLM_M_A6 CLBLM_L_X24Y102/CLBLM_SW2A3 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y103/CLBLM_M_BMUX INT_L_X24Y102/ER1END1 INT_L_X24Y102/IMUX_L4 INT_L_X24Y102/SW2A3 INT_L_X24Y103/LOGIC_OUTS_L21 INT_L_X24Y103/SW2BEG3 INT_R_X23Y102/ER1BEG1 INT_R_X23Y102/SR1BEG_S0 INT_R_X23Y102/SW2END3 INT_R_X23Y103/SW2END_N0_3 VBRK_X60Y107/VBRK_ER1BEG1 VBRK_X60Y107/VBRK_SW2A3 
pips: CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y102/INT_L.ER1END1->>IMUX_L4 INT_L_X24Y103/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X23Y102/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X23Y102/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][6]_i_3_n_0 - 
wires: CLBLM_L_X24Y102/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y102/CLBLM_M_D CLBLM_L_X24Y103/CLBLM_IMUX15 CLBLM_L_X24Y103/CLBLM_M_B1 INT_L_X24Y102/LOGIC_OUTS_L15 INT_L_X24Y102/NR1BEG3 INT_L_X24Y103/IMUX_L15 INT_L_X24Y103/NR1END3 
pips: CLBLM_L_X24Y102/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X24Y102/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X24Y103/INT_L.NR1END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][7]_i_9_n_6 - 
wires: CLBLL_R_X23Y102/CLBLL_EL1BEG2 CLBLL_R_X23Y102/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y102/CLBLL_L_BMUX CLBLM_L_X24Y102/CLBLM_EL1BEG2 CLBLM_L_X24Y102/CLBLM_IMUX44 CLBLM_L_X24Y102/CLBLM_M_D4 INT_L_X24Y102/EL1END2 INT_L_X24Y102/IMUX_L44 INT_R_X23Y102/EL1BEG2 INT_R_X23Y102/LOGIC_OUTS17 VBRK_X60Y107/VBRK_EL1BEG2 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y102/INT_L.EL1END2->>IMUX_L44 INT_R_X23Y102/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][7]_i_10_n_6 - 
wires: CLBLL_R_X23Y101/CLBLL_SE2A3 CLBLL_R_X23Y102/CLBLL_LL_BMUX CLBLL_R_X23Y102/CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y101/CLBLM_SE2A3 CLBLM_L_X24Y102/CLBLM_IMUX47 CLBLM_L_X24Y102/CLBLM_M_D5 INT_L_X24Y101/NR1BEG3 INT_L_X24Y101/SE2END3 INT_L_X24Y102/IMUX_L47 INT_L_X24Y102/NR1END3 INT_R_X23Y101/SE2A3 INT_R_X23Y102/LOGIC_OUTS21 INT_R_X23Y102/SE2BEG3 VBRK_X60Y106/VBRK_SE2A3 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y102/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X24Y101/INT_L.SE2END3->>NR1BEG3 INT_L_X24Y102/INT_L.NR1END3->>IMUX_L47 INT_R_X23Y102/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_1_n_0 - 
wires: BRKH_INT_X22Y99/BRKH_INT_NE6C2 CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y91/CLBLL_L_C CLBLL_R_X21Y97/CLBLL_EE2BEG2 CLBLL_R_X21Y97/CLBLL_NE4BEG2 CLBLL_R_X23Y102/CLBLL_NE2A2 CLBLL_R_X23Y103/CLBLL_FAN6 CLBLL_R_X23Y103/CLBLL_L_CE CLBLL_R_X23Y97/CLBLL_FAN7 CLBLL_R_X23Y97/CLBLL_LL_CE CLBLM_L_X22Y103/CLBLM_FAN7 CLBLM_L_X22Y103/CLBLM_M_CE CLBLM_L_X22Y97/CLBLM_EE2BEG2 CLBLM_L_X22Y97/CLBLM_NE4BEG2 CLBLM_L_X24Y102/CLBLM_FAN7 CLBLM_L_X24Y102/CLBLM_M_CE CLBLM_L_X24Y102/CLBLM_NE2A2 CLBLM_L_X24Y103/CLBLM_FAN7 CLBLM_L_X24Y103/CLBLM_M_CE INT_L_X22Y100/NE6D2 INT_L_X22Y101/NE6E2 INT_L_X22Y103/EL1BEG1 INT_L_X22Y103/FAN_ALT7 INT_L_X22Y103/FAN_L7 INT_L_X22Y103/NW2END2 INT_L_X22Y97/EE2A2 INT_L_X22Y97/NE6A2 INT_L_X22Y98/NE6B2 INT_L_X22Y99/NE6C2 INT_L_X24Y102/FAN_ALT7 INT_L_X24Y102/FAN_L7 INT_L_X24Y102/NE2END2 INT_L_X24Y102/NR1BEG2 INT_L_X24Y103/FAN_ALT7 INT_L_X24Y103/FAN_L7 INT_L_X24Y103/NR1END2 INT_R_X21Y91/LOGIC_OUTS10 INT_R_X21Y91/NN6BEG2 INT_R_X21Y92/NN6A2 INT_R_X21Y93/NN6B2 INT_R_X21Y94/NN6C2 INT_R_X21Y95/NN6D2 INT_R_X21Y96/NN6E2 INT_R_X21Y97/EE2BEG2 INT_R_X21Y97/NE6BEG2 INT_R_X21Y97/NN6END2 INT_R_X23Y101/NE2BEG2 INT_R_X23Y101/NE6END2 INT_R_X23Y101/NR1BEG2 INT_R_X23Y102/NE2A2 INT_R_X23Y102/NR1END2 INT_R_X23Y102/NW2BEG2 INT_R_X23Y103/EL1END1 INT_R_X23Y103/FAN6 INT_R_X23Y103/FAN_ALT6 INT_R_X23Y103/NW2A2 INT_R_X23Y97/EE2END2 INT_R_X23Y97/FAN7 INT_R_X23Y97/FAN_ALT7 VBRK_X60Y107/VBRK_NE2A2 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y103/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y97/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X22Y103/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y102/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y103/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X22Y103/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y103/INT_L.NW2END2->>EL1BEG1 INT_L_X22Y103/INT_L.NW2END2->>FAN_ALT7 INT_L_X24Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y102/INT_L.NE2END2->>FAN_ALT7 INT_L_X24Y102/INT_L.NE2END2->>NR1BEG2 INT_L_X24Y103/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y103/INT_L.NR1END2->>FAN_ALT7 INT_R_X21Y91/INT_R.LOGIC_OUTS10->>NN6BEG2 INT_R_X21Y97/INT_R.NN6END2->>EE2BEG2 INT_R_X21Y97/INT_R.NN6END2->>NE6BEG2 INT_R_X23Y101/INT_R.NE6END2->>NE2BEG2 INT_R_X23Y101/INT_R.NE6END2->>NR1BEG2 INT_R_X23Y102/INT_R.NR1END2->>NW2BEG2 INT_R_X23Y103/INT_R.EL1END1->>FAN_ALT6 INT_R_X23Y103/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y97/INT_R.EE2END2->>FAN_ALT7 INT_R_X23Y97/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[2][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX20 CLBLL_R_X21Y91/CLBLL_LL_C CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS14 CLBLL_R_X21Y91/CLBLL_L_C2 INT_R_X21Y91/IMUX20 INT_R_X21Y91/LOGIC_OUTS14 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y91/INT_R.LOGIC_OUTS14->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_4_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX30 CLBLL_R_X21Y91/CLBLL_L_C5 CLBLM_L_X20Y90/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y90/CLBLM_L_A INT_L_X20Y90/LOGIC_OUTS_L8 INT_L_X20Y90/NE2BEG3 INT_L_X20Y90/NL1BEG_N3 INT_L_X20Y91/NE2A3 INT_R_X21Y91/IMUX30 INT_R_X21Y91/NE2END3 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X20Y90/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y90/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X20Y90/INT_L.NL1BEG_N3->>NE2BEG3 INT_R_X21Y91/INT_R.NE2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_5_n_0 - 
wires: CLBLL_R_X23Y103/CLBLL_LL_AMUX CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y103/CLBLM_IMUX22 CLBLM_L_X22Y103/CLBLM_M_C3 INT_L_X22Y103/IMUX_L22 INT_L_X22Y103/WR1END3 INT_R_X23Y103/LOGIC_OUTS20 INT_R_X23Y103/WR1BEG3 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y103/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X22Y103/INT_L.WR1END3->>IMUX_L22 INT_R_X23Y103/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_6_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX35 CLBLL_R_X21Y91/CLBLL_IMUX44 CLBLL_R_X21Y91/CLBLL_LL_C6 CLBLL_R_X21Y91/CLBLL_LL_D4 CLBLL_R_X21Y92/CLBLL_LL_A CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS12 INT_R_X21Y91/IMUX35 INT_R_X21Y91/IMUX44 INT_R_X21Y91/SR1END1 INT_R_X21Y92/LOGIC_OUTS12 INT_R_X21Y92/SR1BEG1 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X21Y92/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X21Y91/INT_R.SR1END1->>IMUX35 INT_R_X21Y91/INT_R.SR1END1->>IMUX44 INT_R_X21Y92/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil_reg[2]__0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX28 CLBLL_R_X21Y91/CLBLL_LL_AMUX CLBLL_R_X21Y91/CLBLL_LL_C4 CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS20 INT_R_X21Y91/IMUX28 INT_R_X21Y91/LOGIC_OUTS20 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X21Y91/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[2][7]_i_7_n_0 - 
wires: CLBLM_L_X20Y90/CLBLM_IMUX6 CLBLM_L_X20Y90/CLBLM_LOGIC_OUTS17 CLBLM_L_X20Y90/CLBLM_L_A1 CLBLM_L_X20Y90/CLBLM_L_B CLBLM_L_X20Y90/CLBLM_L_BMUX INT_L_X20Y90/IMUX_L6 INT_L_X20Y90/LOGIC_OUTS_L17 
pips: CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X20Y90/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X20Y90/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X20Y90/INT_L.LOGIC_OUTS_L17->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_9_n_0 - 
wires: CLBLL_R_X19Y90/CLBLL_EL1BEG3 CLBLL_R_X19Y91/CLBLL_NW2A0 CLBLM_L_X20Y90/CLBLM_EL1BEG3 CLBLM_L_X20Y90/CLBLM_IMUX0 CLBLM_L_X20Y90/CLBLM_IMUX23 CLBLM_L_X20Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y90/CLBLM_L_A3 CLBLM_L_X20Y90/CLBLM_L_C3 CLBLM_L_X20Y90/CLBLM_M_A CLBLM_L_X20Y91/CLBLM_NW2A0 INT_L_X20Y90/EL1END3 INT_L_X20Y90/IMUX_L0 INT_L_X20Y90/IMUX_L23 INT_L_X20Y90/LOGIC_OUTS_L12 INT_L_X20Y90/NW2BEG0 INT_L_X20Y91/NW2A0 INT_R_X19Y90/EL1BEG3 INT_R_X19Y90/NW2END_S0_0 INT_R_X19Y91/EL1BEG_N3 INT_R_X19Y91/NW2END0 
pips: CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X20Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X20Y90/INT_L.EL1END3->>IMUX_L23 INT_L_X20Y90/INT_L.LOGIC_OUTS_L12->>IMUX_L0 INT_L_X20Y90/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X19Y91/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[2][7]_i_8_n_0 - 
wires: CLBLL_R_X23Y103/CLBLL_IMUX7 CLBLL_R_X23Y103/CLBLL_LL_A1 CLBLL_R_X23Y103/CLBLL_LL_D CLBLL_R_X23Y103/CLBLL_LOGIC_OUTS15 INT_R_X23Y103/IMUX7 INT_R_X23Y103/LOGIC_OUTS15 
pips: CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y103/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y103/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_11_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_IMUX24 CLBLL_R_X21Y90/CLBLL_IMUX29 CLBLL_R_X21Y90/CLBLL_LL_A CLBLL_R_X21Y90/CLBLL_LL_B5 CLBLL_R_X21Y90/CLBLL_LL_C2 CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS12 CLBLM_L_X20Y90/CLBLM_IMUX16 CLBLM_L_X20Y90/CLBLM_IMUX39 CLBLM_L_X20Y90/CLBLM_L_B3 CLBLM_L_X20Y90/CLBLM_L_D3 INT_L_X20Y89/WL1END3 INT_L_X20Y90/IMUX_L16 INT_L_X20Y90/IMUX_L39 INT_L_X20Y90/WL1END_N1_3 INT_L_X20Y90/WR1END_S1_0 INT_L_X20Y91/WR1END0 INT_R_X21Y89/WL1BEG3 INT_R_X21Y90/IMUX24 INT_R_X21Y90/IMUX29 INT_R_X21Y90/LOGIC_OUTS12 INT_R_X21Y90/NL1BEG_N3 INT_R_X21Y90/WL1BEG_N3 INT_R_X21Y90/WR1BEG_S0 INT_R_X21Y91/WR1BEG0 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y90/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X21Y90/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X20Y90/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X20Y90/INT_L.WR1END_S1_0->>IMUX_L39 INT_R_X21Y90/INT_R.LOGIC_OUTS12->>IMUX24 INT_R_X21Y90/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X21Y90/INT_R.LOGIC_OUTS12->>WL1BEG_N3 INT_R_X21Y90/INT_R.NL1BEG_N3->>IMUX29 INT_R_X21Y90/INT_R.NL1BEG_N3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

regfil_reg[2][7]_i_9_n_5 - 
wires: CLBLL_R_X23Y102/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y102/CLBLL_L_CMUX CLBLL_R_X23Y103/CLBLL_IMUX47 CLBLL_R_X23Y103/CLBLL_LL_D5 INT_R_X23Y102/LOGIC_OUTS18 INT_R_X23Y102/NN2BEG0 INT_R_X23Y103/IMUX47 INT_R_X23Y103/NN2A0 INT_R_X23Y103/NN2END_S2_0 INT_R_X23Y104/NN2END0 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X23Y102/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X23Y103/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][7]_i_10_n_5 - 
wires: CLBLL_R_X23Y102/CLBLL_LL_CMUX CLBLL_R_X23Y102/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y103/CLBLL_IMUX40 CLBLL_R_X23Y103/CLBLL_LL_D1 INT_R_X23Y102/LOGIC_OUTS22 INT_R_X23Y102/NR1BEG0 INT_R_X23Y103/IMUX40 INT_R_X23Y103/NR1END0 
pips: CLBLL_R_X23Y102/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y103/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X23Y102/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X23Y103/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][0]_i_2_n_0 - 
wires: CLBLL_R_X23Y93/CLBLL_IMUX11 CLBLL_R_X23Y93/CLBLL_LL_A4 CLBLL_R_X23Y93/CLBLL_LL_B CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS13 INT_R_X23Y93/IMUX11 INT_R_X23Y93/LOGIC_OUTS13 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y93/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X23Y93/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][0]_i_3_n_0 - 
wires: CLBLL_R_X23Y93/CLBLL_IMUX24 CLBLL_R_X23Y93/CLBLL_LL_B5 CLBLL_R_X23Y93/CLBLL_LL_C CLBLL_R_X23Y93/CLBLL_LL_CMUX CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS22 INT_R_X23Y93/IMUX24 INT_R_X23Y93/LOGIC_OUTS22 
pips: CLBLL_R_X23Y93/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y93/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X23Y93/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y93/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][1]_i_2_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_IMUX15 CLBLL_R_X25Y94/CLBLL_LL_B1 CLBLL_R_X25Y94/CLBLL_LL_D CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS15 INT_R_X25Y94/IMUX15 INT_R_X25Y94/LOGIC_OUTS15 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y94/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X25Y94/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][1]_i_3_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_IMUX38 CLBLL_R_X25Y94/CLBLL_LL_D3 CLBLL_R_X25Y95/CLBLL_LL_D CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS15 INT_R_X25Y94/IMUX38 INT_R_X25Y94/SL1END3 INT_R_X25Y95/LOGIC_OUTS15 INT_R_X25Y95/SL1BEG3 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y95/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X25Y94/INT_R.SL1END3->>IMUX38 INT_R_X25Y95/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[1] - 
wires: CLBLL_R_X23Y96/CLBLL_EL1BEG1 CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y96/CLBLL_L_AMUX CLBLL_R_X25Y95/CLBLL_IMUX47 CLBLL_R_X25Y95/CLBLL_LL_D5 CLBLM_L_X24Y96/CLBLM_EL1BEG1 INT_L_X24Y96/EL1BEG0 INT_L_X24Y96/EL1END1 INT_R_X23Y96/EL1BEG1 INT_R_X23Y96/LOGIC_OUTS16 INT_R_X25Y95/EL1END_S3_0 INT_R_X25Y95/IMUX47 INT_R_X25Y96/EL1END0 VBRK_X60Y100/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X24Y96/INT_L.EL1END1->>EL1BEG0 INT_R_X23Y96/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X25Y95/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][2]_i_2_n_0 - 
wires: CLBLM_L_X24Y94/CLBLM_IMUX8 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS22 CLBLM_L_X24Y94/CLBLM_M_A5 CLBLM_L_X24Y94/CLBLM_M_C CLBLM_L_X24Y94/CLBLM_M_CMUX INT_L_X24Y94/IMUX_L8 INT_L_X24Y94/LOGIC_OUTS_L22 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y94/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X24Y94/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y94/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][2]_i_3_n_0 - 
wires: CLBLM_L_X24Y94/CLBLM_IMUX28 CLBLM_L_X24Y94/CLBLM_M_C4 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y95/CLBLM_M_C INT_L_X24Y94/IMUX_L28 INT_L_X24Y94/SL1END2 INT_L_X24Y95/LOGIC_OUTS_L14 INT_L_X24Y95/SL1BEG2 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y94/INT_L.SL1END2->>IMUX_L28 INT_L_X24Y95/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[2] - 
wires: CLBLL_R_X23Y95/CLBLL_SE2A3 CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y96/CLBLL_L_BMUX CLBLM_L_X24Y95/CLBLM_IMUX31 CLBLM_L_X24Y95/CLBLM_M_C5 CLBLM_L_X24Y95/CLBLM_SE2A3 INT_L_X24Y95/IMUX_L31 INT_L_X24Y95/SE2END3 INT_R_X23Y95/SE2A3 INT_R_X23Y96/LOGIC_OUTS17 INT_R_X23Y96/SE2BEG3 VBRK_X60Y99/VBRK_SE2A3 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X24Y95/INT_L.SE2END3->>IMUX_L31 INT_R_X23Y96/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][3]_i_2_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_IMUX1 CLBLL_R_X25Y94/CLBLL_LL_A3 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y94/CLBLM_M_D INT_L_X24Y94/EL1BEG2 INT_L_X24Y94/LOGIC_OUTS_L15 INT_R_X25Y94/EL1END2 INT_R_X25Y94/FAN_ALT5 INT_R_X25Y94/FAN_BOUNCE5 INT_R_X25Y94/IMUX1 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X24Y94/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y94/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_R_X25Y94/INT_R.EL1END2->>FAN_ALT5 INT_R_X25Y94/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y94/INT_R.FAN_BOUNCE5->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][3]_i_3_n_0 - 
wires: CLBLM_L_X24Y94/CLBLM_IMUX47 CLBLM_L_X24Y94/CLBLM_M_D5 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y95/CLBLM_M_D INT_L_X24Y94/IMUX_L47 INT_L_X24Y94/SL1END3 INT_L_X24Y95/LOGIC_OUTS_L15 INT_L_X24Y95/SL1BEG3 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y94/INT_L.SL1END3->>IMUX_L47 INT_L_X24Y95/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[3] - 
wires: CLBLL_R_X23Y95/CLBLL_ER1BEG2 CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y96/CLBLL_L_CMUX CLBLM_L_X24Y95/CLBLM_ER1BEG2 CLBLM_L_X24Y95/CLBLM_IMUX44 CLBLM_L_X24Y95/CLBLM_M_D4 INT_L_X24Y95/ER1END2 INT_L_X24Y95/IMUX_L44 INT_R_X23Y95/ER1BEG2 INT_R_X23Y95/SR1END1 INT_R_X23Y96/LOGIC_OUTS18 INT_R_X23Y96/SR1BEG1 VBRK_X60Y99/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y95/INT_L.ER1END2->>IMUX_L44 INT_R_X23Y95/INT_R.SR1END1->>ER1BEG2 INT_R_X23Y96/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_2_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_LL_D CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y95/CLBLM_IMUX28 CLBLM_L_X22Y95/CLBLM_M_C4 INT_L_X22Y95/IMUX_L28 INT_L_X22Y95/WL1END2 INT_R_X23Y95/LOGIC_OUTS15 INT_R_X23Y95/WL1BEG2 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y95/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X22Y95/INT_L.WL1END2->>IMUX_L28 INT_R_X23Y95/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_3_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX45 CLBLL_R_X23Y95/CLBLL_LL_D2 CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y95/CLBLL_L_C INT_R_X23Y95/IMUX45 INT_R_X23Y95/LOGIC_OUTS10 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y95/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y95/INT_R.LOGIC_OUTS10->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[4] - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX34 CLBLL_R_X23Y95/CLBLL_L_C6 CLBLL_R_X23Y96/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y96/CLBLL_L_DMUX INT_R_X23Y95/IMUX34 INT_R_X23Y95/SL1END1 INT_R_X23Y96/LOGIC_OUTS19 INT_R_X23Y96/SL1BEG1 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X23Y96/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X23Y95/INT_R.SL1END1->>IMUX34 INT_R_X23Y96/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][5]_i_2_n_0 - 
wires: CLBLM_L_X22Y98/CLBLM_IMUX4 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y98/CLBLM_M_A6 CLBLM_L_X22Y98/CLBLM_M_C INT_L_X22Y98/IMUX_L4 INT_L_X22Y98/LOGIC_OUTS_L14 
pips: CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y98/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y98/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][5]_i_3_n_0 - 
wires: CLBLL_R_X23Y98/CLBLL_LL_D CLBLL_R_X23Y98/CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y98/CLBLM_IMUX31 CLBLM_L_X22Y98/CLBLM_M_C5 INT_L_X22Y98/IMUX_L31 INT_L_X22Y98/WR1END_S1_0 INT_L_X22Y99/WR1END0 INT_R_X23Y98/LOGIC_OUTS15 INT_R_X23Y98/WR1BEG_S0 INT_R_X23Y99/WR1BEG0 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X22Y98/INT_L.WR1END_S1_0->>IMUX_L31 INT_R_X23Y98/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[5] - 
wires: CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y97/CLBLL_L_AMUX CLBLL_R_X23Y98/CLBLL_IMUX45 CLBLL_R_X23Y98/CLBLL_LL_D2 INT_R_X23Y97/LOGIC_OUTS16 INT_R_X23Y97/NR1BEG2 INT_R_X23Y98/IMUX45 INT_R_X23Y98/NR1END2 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 INT_R_X23Y97/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X23Y98/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][6]_i_2_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX7 CLBLL_R_X21Y98/CLBLL_LL_A1 CLBLL_R_X21Y98/CLBLL_LL_D CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS15 INT_R_X21Y98/IMUX7 INT_R_X21Y98/LOGIC_OUTS15 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X21Y98/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][6]_i_3_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX44 CLBLL_R_X21Y98/CLBLL_LL_D4 CLBLL_R_X21Y98/CLBLL_WL1END2 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y98/CLBLM_M_D CLBLM_L_X22Y98/CLBLM_WL1END2 INT_L_X22Y98/LOGIC_OUTS_L15 INT_L_X22Y98/WL1BEG2 INT_R_X21Y98/IMUX44 INT_R_X21Y98/WL1END2 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X22Y98/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y98/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X21Y98/INT_R.WL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[6] - 
wires: CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y97/CLBLL_L_BMUX CLBLM_L_X22Y98/CLBLM_IMUX40 CLBLM_L_X22Y98/CLBLM_M_D1 INT_L_X22Y97/WR1END_S1_0 INT_L_X22Y98/IMUX_L40 INT_L_X22Y98/WR1END0 INT_R_X23Y97/LOGIC_OUTS17 INT_R_X23Y97/WR1BEG_S0 INT_R_X23Y98/WR1BEG0 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X22Y98/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X22Y98/INT_L.WR1END0->>IMUX_L40 INT_R_X23Y97/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_1_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_EE2A3 CLBLL_R_X21Y98/CLBLL_FAN7 CLBLL_R_X21Y98/CLBLL_LL_CE CLBLL_R_X21Y98/CLBLL_NW2A2 CLBLL_R_X23Y93/CLBLL_FAN7 CLBLL_R_X23Y93/CLBLL_LL_CE CLBLL_R_X23Y94/CLBLL_NE2A2 CLBLL_R_X23Y95/CLBLL_WW2A1 CLBLL_R_X25Y94/CLBLL_FAN7 CLBLL_R_X25Y94/CLBLL_LL_CE CLBLM_L_X20Y91/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y91/CLBLM_L_D CLBLM_L_X20Y97/CLBLM_FAN6 CLBLM_L_X20Y97/CLBLM_L_CE CLBLM_L_X22Y91/CLBLM_EE2A3 CLBLM_L_X22Y95/CLBLM_FAN7 CLBLM_L_X22Y95/CLBLM_M_CE CLBLM_L_X22Y98/CLBLM_FAN7 CLBLM_L_X22Y98/CLBLM_M_CE CLBLM_L_X22Y98/CLBLM_NW2A2 CLBLM_L_X24Y94/CLBLM_FAN7 CLBLM_L_X24Y94/CLBLM_M_CE CLBLM_L_X24Y94/CLBLM_NE2A2 CLBLM_L_X24Y95/CLBLM_WW2A1 INT_L_X20Y91/EE2BEG3 INT_L_X20Y91/LOGIC_OUTS_L11 INT_L_X20Y97/FAN_ALT6 INT_L_X20Y97/FAN_L6 INT_L_X20Y97/SW2END1 INT_L_X22Y91/EE2END3 INT_L_X22Y91/NN2BEG3 INT_L_X22Y92/NN2A3 INT_L_X22Y93/EL1BEG2 INT_L_X22Y93/NN2END3 INT_L_X22Y95/FAN_ALT7 INT_L_X22Y95/FAN_L7 INT_L_X22Y95/NN2BEG2 INT_L_X22Y95/WW2END1 INT_L_X22Y96/NN2A2 INT_L_X22Y97/NN2END2 INT_L_X22Y97/NR1BEG2 INT_L_X22Y97/NW2BEG2 INT_L_X22Y98/FAN_ALT7 INT_L_X22Y98/FAN_L7 INT_L_X22Y98/NR1END2 INT_L_X22Y98/NW2A2 INT_L_X24Y93/SE2A2 INT_L_X24Y94/FAN_ALT7 INT_L_X24Y94/FAN_L7 INT_L_X24Y94/NE2END2 INT_L_X24Y94/SE2BEG2 INT_L_X24Y95/NW2END2 INT_L_X24Y95/WW2BEG1 INT_R_X21Y91/EE2A3 INT_R_X21Y97/SW2A1 INT_R_X21Y98/FAN7 INT_R_X21Y98/FAN_ALT7 INT_R_X21Y98/NW2END2 INT_R_X21Y98/SW2BEG1 INT_R_X23Y93/EL1END2 INT_R_X23Y93/FAN7 INT_R_X23Y93/FAN_ALT7 INT_R_X23Y93/NE2BEG2 INT_R_X23Y94/NE2A2 INT_R_X23Y95/WW2A1 INT_R_X25Y93/NR1BEG2 INT_R_X25Y93/SE2END2 INT_R_X25Y94/FAN7 INT_R_X25Y94/FAN_ALT7 INT_R_X25Y94/NR1END2 INT_R_X25Y94/NW2BEG2 INT_R_X25Y95/NW2A2 VBRK_X60Y98/VBRK_NE2A2 VBRK_X60Y99/VBRK_WW2A1 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y93/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y94/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y91/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y97/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y95/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y98/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y94/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X20Y91/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X20Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y97/INT_L.SW2END1->>FAN_ALT6 INT_L_X22Y91/INT_L.EE2END3->>NN2BEG3 INT_L_X22Y93/INT_L.NN2END3->>EL1BEG2 INT_L_X22Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y95/INT_L.WW2END1->>FAN_ALT7 INT_L_X22Y95/INT_L.WW2END1->>NN2BEG2 INT_L_X22Y97/INT_L.NN2END2->>NR1BEG2 INT_L_X22Y97/INT_L.NN2END2->>NW2BEG2 INT_L_X22Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y98/INT_L.NR1END2->>FAN_ALT7 INT_L_X24Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y94/INT_L.NE2END2->>FAN_ALT7 INT_L_X24Y94/INT_L.NE2END2->>SE2BEG2 INT_L_X24Y95/INT_L.NW2END2->>WW2BEG1 INT_R_X21Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y98/INT_R.NW2END2->>FAN_ALT7 INT_R_X21Y98/INT_R.NW2END2->>SW2BEG1 INT_R_X23Y93/INT_R.EL1END2->>FAN_ALT7 INT_R_X23Y93/INT_R.EL1END2->>NE2BEG2 INT_R_X23Y93/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y93/INT_R.SE2END2->>NR1BEG2 INT_R_X25Y94/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y94/INT_R.NR1END2->>FAN_ALT7 INT_R_X25Y94/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[3][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y91/CLBLL_LL_D CLBLL_R_X21Y91/CLBLL_LL_DMUX CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS23 CLBLM_L_X20Y91/CLBLM_IMUX41 CLBLM_L_X20Y91/CLBLM_L_D1 INT_L_X20Y91/IMUX_L41 INT_L_X20Y91/WL1END0 INT_R_X21Y91/LOGIC_OUTS23 INT_R_X21Y91/WL1BEG0 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X20Y91/INT_L.WL1END0->>IMUX_L41 INT_R_X21Y91/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_4_n_0 - 
wires: CLBLM_L_X20Y90/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y90/CLBLM_L_C CLBLM_L_X20Y91/CLBLM_IMUX46 CLBLM_L_X20Y91/CLBLM_L_D5 INT_L_X20Y90/LOGIC_OUTS_L10 INT_L_X20Y90/NR1BEG2 INT_L_X20Y91/BYP_ALT2 INT_L_X20Y91/BYP_BOUNCE2 INT_L_X20Y91/IMUX_L46 INT_L_X20Y91/NR1END2 INT_L_X20Y92/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X20Y90/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y91/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X20Y90/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X20Y91/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X20Y91/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X20Y91/INT_L.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_10_n_0 - 
wires: CLBLL_R_X21Y97/CLBLL_IMUX35 CLBLL_R_X21Y97/CLBLL_LL_B CLBLL_R_X21Y97/CLBLL_LL_C6 CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS13 INT_R_X21Y97/IMUX35 INT_R_X21Y97/LOGIC_OUTS13 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y97/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y97/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil1_in[7] - 
wires: CLBLL_R_X21Y97/CLBLL_IMUX18 CLBLL_R_X21Y97/CLBLL_LL_B2 CLBLL_R_X21Y97/CLBLL_WW2END0 CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y97/CLBLL_L_CMUX CLBLM_L_X22Y97/CLBLM_WW2END0 INT_L_X22Y97/WW2A0 INT_R_X21Y97/IMUX18 INT_R_X21Y97/WW2END0 INT_R_X23Y97/LOGIC_OUTS18 INT_R_X23Y97/WW2BEG0 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y97/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X21Y97/INT_R.WW2END0->>IMUX18 INT_R_X23Y97/INT_R.LOGIC_OUTS18->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_5_n_0 - 
wires: CLBLL_R_X21Y97/CLBLL_LL_C CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y97/CLBLM_IMUX6 CLBLM_L_X20Y97/CLBLM_L_A1 INT_L_X20Y97/IMUX_L6 INT_L_X20Y97/WR1END3 INT_R_X21Y97/LOGIC_OUTS14 INT_R_X21Y97/WR1BEG3 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X20Y97/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X20Y97/INT_L.WR1END3->>IMUX_L6 INT_R_X21Y97/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[3]__0 - 
wires: CLBLL_R_X21Y91/CLBLL_IMUX47 CLBLL_R_X21Y91/CLBLL_LL_BMUX CLBLL_R_X21Y91/CLBLL_LL_D5 CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS21 INT_R_X21Y91/IMUX47 INT_R_X21Y91/LOGIC_OUTS21 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X21Y91/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[3][7]_i_8_n_0 - 
wires: CLBLM_L_X20Y90/CLBLM_IMUX30 CLBLM_L_X20Y90/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y90/CLBLM_L_C5 CLBLM_L_X20Y90/CLBLM_L_D INT_L_X20Y90/IMUX_L30 INT_L_X20Y90/LOGIC_OUTS_L11 
pips: CLBLM_L_X20Y90/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X20Y90/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y90/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_2_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX2 CLBLL_R_X25Y93/CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_LL_D CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS15 INT_R_X25Y93/IMUX2 INT_R_X25Y93/LOGIC_OUTS15 INT_R_X25Y93/SR1BEG_S0 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X25Y93/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X25Y93/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_3_n_0 - 
wires: BRKH_INT_X25Y99/BRKH_INT_SS6A3 CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y100/CLBLL_L_D CLBLL_R_X25Y93/CLBLL_IMUX38 CLBLL_R_X25Y93/CLBLL_LL_D3 INT_R_X25Y100/LOGIC_OUTS11 INT_R_X25Y100/SS6BEG3 INT_R_X25Y93/IMUX38 INT_R_X25Y93/SL1END3 INT_R_X25Y94/SL1BEG3 INT_R_X25Y94/SS6END3 INT_R_X25Y95/SS6E3 INT_R_X25Y95/SS6END_N0_3 INT_R_X25Y96/SS6D3 INT_R_X25Y97/SS6C3 INT_R_X25Y98/SS6B3 INT_R_X25Y99/SS6A3 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X25Y100/INT_R.LOGIC_OUTS11->>SS6BEG3 INT_R_X25Y93/INT_R.SL1END3->>IMUX38 INT_R_X25Y94/INT_R.SS6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[0] - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX37 CLBLL_R_X25Y100/CLBLL_L_D4 CLBLL_R_X25Y103/CLBLL_LL_DMUX CLBLL_R_X25Y103/CLBLL_LOGIC_OUTS23 INT_R_X25Y100/IMUX37 INT_R_X25Y100/SR1END2 INT_R_X25Y101/SR1BEG2 INT_R_X25Y101/SS2END1 INT_R_X25Y102/SS2A1 INT_R_X25Y103/LOGIC_OUTS23 INT_R_X25Y103/SS2BEG1 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y103/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X25Y100/INT_R.SR1END2->>IMUX37 INT_R_X25Y101/INT_R.SS2END1->>SR1BEG2 INT_R_X25Y103/INT_R.LOGIC_OUTS23->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[0] - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX42 CLBLL_R_X25Y100/CLBLL_L_D6 CLBLL_R_X25Y102/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y102/CLBLL_L_DMUX INT_R_X25Y100/IMUX42 INT_R_X25Y100/SS2END1 INT_R_X25Y101/SS2A1 INT_R_X25Y102/LOGIC_OUTS19 INT_R_X25Y102/SS2BEG1 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y102/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X25Y100/INT_R.SS2END1->>IMUX42 INT_R_X25Y102/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_6_n_0 - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX46 CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y100/CLBLL_L_B CLBLL_R_X25Y100/CLBLL_L_BMUX CLBLL_R_X25Y100/CLBLL_L_D5 INT_R_X25Y100/IMUX46 INT_R_X25Y100/LOGIC_OUTS17 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y100/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X25Y100/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X25Y100/INT_R.LOGIC_OUTS17->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[0] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NW2BEG2 CLBLL_R_X25Y100/CLBLL_IMUX13 CLBLL_R_X25Y100/CLBLL_L_B6 CLBLL_R_X25Y100/CLBLL_NW2A2 CLBLM_L_X26Y100/CLBLM_NW2A2 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y99/CLBLM_L_AMUX INT_L_X26Y100/NW2A2 INT_L_X26Y99/LOGIC_OUTS_L16 INT_L_X26Y99/NW2BEG2 INT_R_X25Y100/BYP_ALT5 INT_R_X25Y100/BYP_BOUNCE5 INT_R_X25Y100/IMUX13 INT_R_X25Y100/NW2END2 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X26Y99/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y99/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X25Y100/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y100/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X25Y100/INT_R.NW2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_6_n_7 - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX19 CLBLL_R_X25Y100/CLBLL_L_B2 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y100/CLBLM_L_AMUX INT_L_X24Y100/EL1BEG1 INT_L_X24Y100/LOGIC_OUTS_L16 INT_R_X25Y100/EL1END1 INT_R_X25Y100/IMUX19 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X24Y100/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y100/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X25Y100/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_7_n_7 - 
wires: BRKH_INT_X25Y99/BRKH_INT_NE2BEG2 CLBLL_R_X25Y100/CLBLL_IMUX14 CLBLL_R_X25Y100/CLBLL_L_B1 CLBLL_R_X25Y100/CLBLL_NE2A2 CLBLL_R_X25Y100/CLBLL_WR1END3 CLBLL_R_X25Y99/CLBLL_LL_AMUX CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS20 CLBLM_L_X26Y100/CLBLM_NE2A2 CLBLM_L_X26Y100/CLBLM_WR1END3 INT_L_X26Y100/NE2END2 INT_L_X26Y100/WR1BEG3 INT_R_X25Y100/IMUX14 INT_R_X25Y100/NE2A2 INT_R_X25Y100/WR1END3 INT_R_X25Y99/LOGIC_OUTS20 INT_R_X25Y99/NE2BEG2 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y99/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X26Y100/INT_L.NE2END2->>WR1BEG3 INT_R_X25Y100/INT_R.WR1END3->>IMUX14 INT_R_X25Y99/INT_R.LOGIC_OUTS20->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][0]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][1]_i_2_n_0 - 
wires: CLBLM_L_X24Y103/CLBLM_IMUX0 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y103/CLBLM_L_A3 CLBLM_L_X24Y103/CLBLM_M_C INT_L_X24Y102/SR1END3 INT_L_X24Y103/IMUX_L0 INT_L_X24Y103/LOGIC_OUTS_L14 INT_L_X24Y103/SR1BEG3 INT_L_X24Y103/SR1END_N3_3 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y103/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y103/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X24Y103/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][1]_i_3_n_0 - 
wires: CLBLL_R_X25Y103/CLBLL_WW2A2 CLBLM_L_X24Y103/CLBLM_IMUX29 CLBLM_L_X24Y103/CLBLM_M_C2 CLBLM_L_X26Y103/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y103/CLBLM_M_A CLBLM_L_X26Y103/CLBLM_M_AMUX CLBLM_L_X26Y103/CLBLM_WW2A2 INT_L_X24Y103/IMUX_L29 INT_L_X24Y103/WW2END2 INT_L_X26Y103/LOGIC_OUTS_L20 INT_L_X26Y103/WW2BEG2 INT_R_X25Y103/WW2A2 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y103/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X26Y103/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y103/INT_L.WW2END2->>IMUX_L29 INT_L_X26Y103/INT_L.LOGIC_OUTS_L20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[1] - 
wires: CLBLL_R_X25Y103/CLBLL_SE2A2 CLBLL_R_X25Y104/CLBLL_LL_AMUX CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS20 CLBLM_L_X26Y103/CLBLM_IMUX4 CLBLM_L_X26Y103/CLBLM_M_A6 CLBLM_L_X26Y103/CLBLM_SE2A2 INT_L_X26Y103/IMUX_L4 INT_L_X26Y103/SE2END2 INT_R_X25Y103/SE2A2 INT_R_X25Y104/LOGIC_OUTS20 INT_R_X25Y104/SE2BEG2 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X26Y103/INT_L.SE2END2->>IMUX_L4 INT_R_X25Y104/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[1] - 
wires: CLBLL_R_X25Y103/CLBLL_EL1BEG1 CLBLL_R_X25Y103/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y103/CLBLL_L_AMUX CLBLM_L_X26Y103/CLBLM_EL1BEG1 CLBLM_L_X26Y103/CLBLM_IMUX2 CLBLM_L_X26Y103/CLBLM_M_A2 INT_L_X26Y103/EL1END1 INT_L_X26Y103/IMUX_L2 INT_R_X25Y103/EL1BEG1 INT_R_X25Y103/LOGIC_OUTS16 
pips: CLBLL_R_X25Y103/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X26Y103/INT_L.EL1END1->>IMUX_L2 INT_R_X25Y103/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][1]_i_4_n_0 - 
wires: CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y100/CLBLM_M_B CLBLM_L_X26Y103/CLBLM_IMUX1 CLBLM_L_X26Y103/CLBLM_M_A3 INT_L_X26Y100/LOGIC_OUTS_L13 INT_L_X26Y100/NL1BEG0 INT_L_X26Y100/NL1END_S3_0 INT_L_X26Y101/NL1END0 INT_L_X26Y101/NN2BEG0 INT_L_X26Y102/NN2A0 INT_L_X26Y102/NN2END_S2_0 INT_L_X26Y103/IMUX_L1 INT_L_X26Y103/NN2END0 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y100/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X26Y101/INT_L.NL1END0->>NN2BEG0 INT_L_X26Y103/INT_L.NN2END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[1] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NW2BEG3 CLBLL_R_X25Y100/CLBLL_EL1BEG2 CLBLL_R_X25Y100/CLBLL_NW2A3 CLBLM_L_X26Y100/CLBLM_EL1BEG2 CLBLM_L_X26Y100/CLBLM_IMUX27 CLBLM_L_X26Y100/CLBLM_M_B4 CLBLM_L_X26Y100/CLBLM_NW2A3 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y99/CLBLM_L_BMUX INT_L_X26Y100/EL1END2 INT_L_X26Y100/IMUX_L27 INT_L_X26Y100/NW2A3 INT_L_X26Y99/LOGIC_OUTS_L17 INT_L_X26Y99/NW2BEG3 INT_R_X25Y100/EL1BEG2 INT_R_X25Y100/NW2END3 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y100/INT_L.EL1END2->>IMUX_L27 INT_L_X26Y99/INT_L.LOGIC_OUTS_L17->>NW2BEG3 INT_R_X25Y100/INT_R.NW2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_6_n_6 - 
wires: CLBLL_R_X25Y100/CLBLL_EE2A3 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y100/CLBLM_L_BMUX CLBLM_L_X26Y100/CLBLM_EE2A3 CLBLM_L_X26Y100/CLBLM_IMUX12 CLBLM_L_X26Y100/CLBLM_M_B6 INT_L_X24Y100/EE2BEG3 INT_L_X24Y100/LOGIC_OUTS_L17 INT_L_X26Y100/EE2END3 INT_L_X26Y100/FAN_ALT1 INT_L_X26Y100/FAN_BOUNCE1 INT_L_X26Y100/IMUX_L12 INT_R_X25Y100/EE2A3 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X24Y100/INT_L.LOGIC_OUTS_L17->>EE2BEG3 INT_L_X26Y100/INT_L.EE2END3->>FAN_ALT1 INT_L_X26Y100/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y100/INT_L.FAN_BOUNCE1->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_7_n_6 - 
wires: BRKH_INT_X25Y99/BRKH_INT_ER1BEG_S0 CLBLL_R_X25Y100/CLBLL_ER1BEG0 CLBLL_R_X25Y99/CLBLL_LL_BMUX CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y100/CLBLM_ER1BEG0 CLBLM_L_X26Y100/CLBLM_IMUX18 CLBLM_L_X26Y100/CLBLM_M_B2 INT_L_X26Y100/ER1END0 INT_L_X26Y100/IMUX_L18 INT_R_X25Y100/ER1BEG0 INT_R_X25Y99/ER1BEG_S0 INT_R_X25Y99/LOGIC_OUTS21 
pips: CLBLL_R_X25Y99/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X26Y100/INT_L.ER1END0->>IMUX_L18 INT_R_X25Y99/INT_R.LOGIC_OUTS21->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][2]_i_2_n_0 - 
wires: CLBLM_L_X24Y103/CLBLM_IMUX25 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y103/CLBLM_L_B5 CLBLM_L_X24Y103/CLBLM_M_D INT_L_X24Y103/IMUX_L25 INT_L_X24Y103/LOGIC_OUTS_L15 INT_L_X24Y103/SR1BEG_S0 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y103/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y103/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X24Y103/INT_L.SR1BEG_S0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][2]_i_3_n_0 - 
wires: CLBLL_R_X25Y103/CLBLL_WW2A1 CLBLM_L_X24Y103/CLBLM_IMUX44 CLBLM_L_X24Y103/CLBLM_M_D4 CLBLM_L_X26Y103/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y103/CLBLM_M_B CLBLM_L_X26Y103/CLBLM_WW2A1 INT_L_X24Y103/IMUX_L44 INT_L_X24Y103/WW2END1 INT_L_X26Y103/LOGIC_OUTS_L13 INT_L_X26Y103/WW2BEG1 INT_R_X25Y103/WW2A1 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y103/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y103/INT_L.WW2END1->>IMUX_L44 INT_L_X26Y103/INT_L.LOGIC_OUTS_L13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[2] - 
wires: CLBLL_R_X25Y103/CLBLL_SE2A0 CLBLL_R_X25Y104/CLBLL_LL_BMUX CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y103/CLBLM_IMUX24 CLBLM_L_X26Y103/CLBLM_M_B5 CLBLM_L_X26Y103/CLBLM_SE2A0 INT_L_X26Y103/IMUX_L24 INT_L_X26Y103/SE2END0 INT_R_X25Y103/SE2A0 INT_R_X25Y104/LOGIC_OUTS21 INT_R_X25Y104/SE2BEG0 INT_R_X25Y104/SR1BEG_S0 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y103/INT_L.SE2END0->>IMUX_L24 INT_R_X25Y104/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X25Y104/INT_R.SR1BEG_S0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[2] - 
wires: CLBLL_R_X25Y103/CLBLL_EL1BEG2 CLBLL_R_X25Y103/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y103/CLBLL_L_BMUX CLBLM_L_X26Y103/CLBLM_EL1BEG2 CLBLM_L_X26Y103/CLBLM_IMUX27 CLBLM_L_X26Y103/CLBLM_M_B4 INT_L_X26Y103/EL1END2 INT_L_X26Y103/IMUX_L27 INT_R_X25Y103/EL1BEG2 INT_R_X25Y103/LOGIC_OUTS17 
pips: CLBLL_R_X25Y103/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y103/INT_L.EL1END2->>IMUX_L27 INT_R_X25Y103/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][2]_i_4_n_0 - 
wires: CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y100/CLBLM_M_C CLBLM_L_X26Y103/CLBLM_IMUX17 CLBLM_L_X26Y103/CLBLM_M_B3 INT_L_X26Y100/LOGIC_OUTS_L14 INT_L_X26Y100/NN2BEG2 INT_L_X26Y101/NN2A2 INT_L_X26Y102/NL1BEG1 INT_L_X26Y102/NN2END2 INT_L_X26Y103/IMUX_L17 INT_L_X26Y103/NL1END1 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y100/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X26Y102/INT_L.NN2END2->>NL1BEG1 INT_L_X26Y103/INT_L.NL1END1->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[2] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN2BEG0 CLBLM_L_X26Y100/CLBLM_IMUX31 CLBLM_L_X26Y100/CLBLM_M_C5 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y99/CLBLM_L_CMUX INT_L_X26Y100/IMUX_L31 INT_L_X26Y100/NN2A0 INT_L_X26Y100/NN2END_S2_0 INT_L_X26Y101/NN2END0 INT_L_X26Y99/LOGIC_OUTS_L18 INT_L_X26Y99/NN2BEG0 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y99/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y100/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X26Y99/INT_L.LOGIC_OUTS_L18->>NN2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_6_n_5 - 
wires: CLBLL_R_X25Y100/CLBLL_EL1BEG3 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y100/CLBLM_L_CMUX CLBLM_L_X26Y100/CLBLM_EL1BEG3 CLBLM_L_X26Y100/CLBLM_IMUX22 CLBLM_L_X26Y100/CLBLM_M_C3 INT_L_X24Y100/LOGIC_OUTS_L18 INT_L_X24Y100/NE2BEG0 INT_L_X24Y101/NE2A0 INT_L_X26Y100/EL1END3 INT_L_X26Y100/IMUX_L22 INT_R_X25Y100/EL1BEG3 INT_R_X25Y100/NE2END_S3_0 INT_R_X25Y101/EL1BEG_N3 INT_R_X25Y101/NE2END0 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y100/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_L_X26Y100/INT_L.EL1END3->>IMUX_L22 INT_R_X25Y101/INT_R.NE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_7_n_5 - 
wires: BRKH_INT_X25Y99/BRKH_INT_NE2BEG0 BRKH_INT_X26Y99/BRKH_INT_NE2END_S3_0 CLBLL_R_X25Y100/CLBLL_NE2A0 CLBLL_R_X25Y99/CLBLL_LL_CMUX CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y100/CLBLM_IMUX29 CLBLM_L_X26Y100/CLBLM_M_C2 CLBLM_L_X26Y100/CLBLM_NE2A0 INT_L_X26Y100/IMUX_L29 INT_L_X26Y100/NE2END0 INT_L_X26Y100/NL1BEG_N3 INT_L_X26Y99/NE2END_S3_0 INT_R_X25Y100/NE2A0 INT_R_X25Y99/LOGIC_OUTS22 INT_R_X25Y99/NE2BEG0 
pips: CLBLL_R_X25Y99/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y100/INT_L.NE2END0->>NL1BEG_N3 INT_L_X26Y100/INT_L.NL1BEG_N3->>IMUX_L29 INT_R_X25Y99/INT_R.LOGIC_OUTS22->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_2_n_0 - 
wires: CLBLL_R_X23Y104/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y104/CLBLL_L_B CLBLL_R_X23Y105/CLBLL_IMUX8 CLBLL_R_X23Y105/CLBLL_LL_A5 INT_L_X22Y105/EL1BEG0 INT_L_X22Y105/NW2END1 INT_R_X23Y104/EL1END_S3_0 INT_R_X23Y104/LOGIC_OUTS9 INT_R_X23Y104/NW2BEG1 INT_R_X23Y105/EL1END0 INT_R_X23Y105/IMUX8 INT_R_X23Y105/NW2A1 
pips: CLBLL_R_X23Y104/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X22Y105/INT_L.NW2END1->>EL1BEG0 INT_R_X23Y104/INT_R.LOGIC_OUTS9->>NW2BEG1 INT_R_X23Y105/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_3_n_0 - 
wires: CLBLL_R_X23Y104/CLBLL_IMUX13 CLBLL_R_X23Y104/CLBLL_L_B6 CLBLL_R_X23Y104/CLBLL_NW2A3 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y103/CLBLM_L_D CLBLM_L_X24Y104/CLBLM_NW2A3 INT_L_X24Y103/LOGIC_OUTS_L11 INT_L_X24Y103/NW2BEG3 INT_L_X24Y104/NW2A3 INT_R_X23Y104/IMUX13 INT_R_X23Y104/NW2END3 VBRK_X60Y109/VBRK_NW2A3 
pips: CLBLL_R_X23Y104/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X24Y103/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y103/INT_L.LOGIC_OUTS_L11->>NW2BEG3 INT_R_X23Y104/INT_R.NW2END3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[3] - 
wires: CLBLL_R_X25Y104/CLBLL_LL_CMUX CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS22 CLBLM_L_X24Y103/CLBLM_IMUX46 CLBLM_L_X24Y103/CLBLM_L_D5 INT_L_X24Y103/IMUX_L46 INT_L_X24Y103/WL1END3 INT_L_X24Y104/WL1END_N1_3 INT_R_X25Y103/WL1BEG3 INT_R_X25Y104/LOGIC_OUTS22 INT_R_X25Y104/WL1BEG_N3 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X24Y103/INT_L.WL1END3->>IMUX_L46 INT_R_X25Y104/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[3] - 
wires: CLBLL_R_X25Y103/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y103/CLBLL_L_CMUX CLBLM_L_X24Y103/CLBLM_IMUX42 CLBLM_L_X24Y103/CLBLM_L_D6 INT_L_X24Y103/IMUX_L42 INT_L_X24Y103/WR1END1 INT_R_X25Y103/LOGIC_OUTS18 INT_R_X25Y103/WR1BEG1 
pips: CLBLL_R_X25Y103/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X24Y103/INT_L.WR1END1->>IMUX_L42 INT_R_X25Y103/INT_R.LOGIC_OUTS18->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_4_n_0 - 
wires: CLBLM_L_X24Y103/CLBLM_IMUX37 CLBLM_L_X24Y103/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y103/CLBLM_L_C CLBLM_L_X24Y103/CLBLM_L_D4 INT_L_X24Y103/IMUX_L37 INT_L_X24Y103/LOGIC_OUTS_L10 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y103/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y103/INT_L.LOGIC_OUTS_L10->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[3] - 
wires: BRKH_INT_X27Y99/BRKH_INT_NE6A1 CLBLL_R_X25Y103/CLBLL_WW4C1 CLBLL_R_X27Y103/CLBLL_NE4C1 CLBLL_R_X27Y103/CLBLL_WW4A1 CLBLM_L_X24Y103/CLBLM_IMUX23 CLBLM_L_X24Y103/CLBLM_L_C3 CLBLM_L_X26Y103/CLBLM_WW4C1 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y99/CLBLM_L_DMUX CLBLM_L_X28Y103/CLBLM_NE4C1 CLBLM_L_X28Y103/CLBLM_WW4A1 INT_L_X24Y103/GFAN1 INT_L_X24Y103/IMUX_L23 INT_L_X24Y103/WW4END1 INT_L_X26Y103/WW4B1 INT_L_X26Y99/LOGIC_OUTS_L19 INT_L_X26Y99/NE6BEG1 INT_L_X28Y103/NE6END1 INT_L_X28Y103/WW4BEG1 INT_R_X25Y103/WW4C1 INT_R_X27Y100/NE6B1 INT_R_X27Y101/NE6C1 INT_R_X27Y102/NE6D1 INT_R_X27Y103/NE6E1 INT_R_X27Y103/WW4A1 INT_R_X27Y99/NE6A1 
pips: CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y99/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y103/INT_L.GFAN1->>IMUX_L23 INT_L_X24Y103/INT_L.WW4END1->>GFAN1 INT_L_X26Y99/INT_L.LOGIC_OUTS_L19->>NE6BEG1 INT_L_X28Y103/INT_L.NE6END1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_6_n_4 - 
wires: CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y100/CLBLM_L_DMUX CLBLM_L_X24Y103/CLBLM_IMUX34 CLBLM_L_X24Y103/CLBLM_L_C6 INT_L_X24Y100/LOGIC_OUTS_L19 INT_L_X24Y100/NN2BEG1 INT_L_X24Y101/NN2A1 INT_L_X24Y102/NN2END1 INT_L_X24Y102/NR1BEG1 INT_L_X24Y103/IMUX_L34 INT_L_X24Y103/NR1END1 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X24Y100/INT_L.LOGIC_OUTS_L19->>NN2BEG1 INT_L_X24Y102/INT_L.NN2END1->>NR1BEG1 INT_L_X24Y103/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_7_n_4 - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN6BEG1 CLBLL_R_X25Y99/CLBLL_LL_DMUX CLBLL_R_X25Y99/CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y103/CLBLM_IMUX20 CLBLM_L_X24Y103/CLBLM_L_C2 INT_L_X24Y103/IMUX_L20 INT_L_X24Y103/SW2END1 INT_R_X25Y100/NN6A1 INT_R_X25Y101/NN6B1 INT_R_X25Y102/NN6C1 INT_R_X25Y103/NN6D1 INT_R_X25Y103/SW2A1 INT_R_X25Y104/NN6E1 INT_R_X25Y104/SR1END1 INT_R_X25Y104/SW2BEG1 INT_R_X25Y105/NN6END1 INT_R_X25Y105/SR1BEG1 INT_R_X25Y99/LOGIC_OUTS23 INT_R_X25Y99/NN6BEG1 
pips: CLBLL_R_X25Y99/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X24Y103/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X24Y103/INT_L.SW2END1->>IMUX_L20 INT_R_X25Y104/INT_R.SR1END1->>SW2BEG1 INT_R_X25Y105/INT_R.NN6END1->>SR1BEG1 INT_R_X25Y99/INT_R.LOGIC_OUTS23->>NN6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_2_n_0 - 
wires: CLBLM_L_X22Y104/CLBLM_IMUX5 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y104/CLBLM_L_A6 CLBLM_L_X22Y104/CLBLM_L_C INT_L_X22Y104/IMUX_L5 INT_L_X22Y104/LOGIC_OUTS_L10 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X22Y104/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_3_n_0 - 
wires: CLBLL_R_X23Y104/CLBLL_WW2END1 CLBLL_R_X25Y104/CLBLL_NW2A2 CLBLM_L_X22Y104/CLBLM_IMUX23 CLBLM_L_X22Y104/CLBLM_L_C3 CLBLM_L_X24Y104/CLBLM_WW2END1 CLBLM_L_X26Y103/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y103/CLBLM_M_C CLBLM_L_X26Y104/CLBLM_NW2A2 INT_L_X22Y104/IMUX_L23 INT_L_X22Y104/WR1END3 INT_L_X24Y104/WW2A1 INT_L_X26Y103/LOGIC_OUTS_L14 INT_L_X26Y103/NW2BEG2 INT_L_X26Y104/NW2A2 INT_R_X23Y104/WR1BEG3 INT_R_X23Y104/WW2END1 INT_R_X25Y104/NW2END2 INT_R_X25Y104/WW2BEG1 VBRK_X60Y109/VBRK_WW2END1 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y103/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y104/INT_L.WR1END3->>IMUX_L23 INT_L_X26Y103/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X23Y104/INT_R.WW2END1->>WR1BEG3 INT_R_X25Y104/INT_R.NW2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[4] - 
wires: CLBLL_R_X25Y103/CLBLL_SE2A1 CLBLL_R_X25Y104/CLBLL_LL_DMUX CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y103/CLBLM_IMUX22 CLBLM_L_X26Y103/CLBLM_M_C3 CLBLM_L_X26Y103/CLBLM_SE2A1 INT_L_X26Y103/BYP_ALT4 INT_L_X26Y103/BYP_BOUNCE4 INT_L_X26Y103/IMUX_L22 INT_L_X26Y103/SE2END1 INT_R_X25Y103/SE2A1 INT_R_X25Y104/LOGIC_OUTS23 INT_R_X25Y104/SE2BEG1 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y103/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y103/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X26Y103/INT_L.SE2END1->>BYP_ALT4 INT_R_X25Y104/INT_R.LOGIC_OUTS23->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[4] - 
wires: CLBLL_R_X25Y103/CLBLL_ER1BEG2 CLBLL_R_X25Y103/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y103/CLBLL_L_DMUX CLBLM_L_X26Y103/CLBLM_ER1BEG2 CLBLM_L_X26Y103/CLBLM_IMUX29 CLBLM_L_X26Y103/CLBLM_M_C2 INT_L_X26Y103/ER1END2 INT_L_X26Y103/IMUX_L29 INT_R_X25Y103/ER1BEG2 INT_R_X25Y103/LOGIC_OUTS19 
pips: CLBLL_R_X25Y103/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y103/INT_L.ER1END2->>IMUX_L29 INT_R_X25Y103/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_6_n_0 - 
wires: CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y100/CLBLL_L_C CLBLL_R_X25Y101/CLBLL_NE2A2 CLBLM_L_X26Y101/CLBLM_NE2A2 CLBLM_L_X26Y103/CLBLM_IMUX28 CLBLM_L_X26Y103/CLBLM_M_C4 INT_L_X26Y101/NE2END2 INT_L_X26Y101/NN2BEG2 INT_L_X26Y102/NN2A2 INT_L_X26Y103/IMUX_L28 INT_L_X26Y103/NN2END2 INT_R_X25Y100/LOGIC_OUTS10 INT_R_X25Y100/NE2BEG2 INT_R_X25Y101/NE2A2 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X26Y101/INT_L.NE2END2->>NN2BEG2 INT_L_X26Y103/INT_L.NN2END2->>IMUX_L28 INT_R_X25Y100/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[4] - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX34 CLBLL_R_X25Y100/CLBLL_L_C6 CLBLL_R_X25Y100/CLBLL_WL1END1 CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y100/CLBLM_L_AMUX CLBLM_L_X26Y100/CLBLM_WL1END1 INT_L_X26Y100/LOGIC_OUTS_L16 INT_L_X26Y100/WL1BEG1 INT_R_X25Y100/IMUX34 INT_R_X25Y100/WL1END1 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X26Y100/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y100/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X25Y100/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_19_n_7 - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX21 CLBLL_R_X25Y100/CLBLL_L_C4 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y101/CLBLM_L_AMUX INT_L_X24Y100/SE2A2 INT_L_X24Y101/LOGIC_OUTS_L16 INT_L_X24Y101/SE2BEG2 INT_R_X25Y100/IMUX21 INT_R_X25Y100/SE2END2 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y101/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y101/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X25Y100/INT_R.SE2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_20_n_7 - 
wires: CLBLL_R_X25Y100/CLBLL_IMUX30 CLBLL_R_X25Y100/CLBLL_LL_AMUX CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y100/CLBLL_L_C5 INT_R_X25Y100/BYP_ALT2 INT_R_X25Y100/BYP_BOUNCE2 INT_R_X25Y100/IMUX30 INT_R_X25Y100/LOGIC_OUTS20 INT_R_X25Y101/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y100/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X25Y100/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y100/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X25Y100/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][5]_i_2_n_0 - 
wires: CLBLL_R_X23Y105/CLBLL_IMUX24 CLBLL_R_X23Y105/CLBLL_LL_B5 CLBLL_R_X23Y105/CLBLL_LL_C CLBLL_R_X23Y105/CLBLL_LL_CMUX CLBLL_R_X23Y105/CLBLL_LOGIC_OUTS22 INT_R_X23Y105/IMUX24 INT_R_X23Y105/LOGIC_OUTS22 
pips: CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y105/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X23Y105/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X23Y105/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][5]_i_3_n_0 - 
wires: CLBLL_R_X23Y105/CLBLL_IMUX28 CLBLL_R_X23Y105/CLBLL_LL_C4 CLBLL_R_X23Y105/CLBLL_WW2END1 CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y105/CLBLL_L_B CLBLM_L_X24Y105/CLBLM_WW2END1 INT_L_X24Y105/WW2A1 INT_R_X23Y105/IMUX28 INT_R_X23Y105/WW2END1 INT_R_X25Y105/LOGIC_OUTS9 INT_R_X25Y105/WW2BEG1 VBRK_X60Y110/VBRK_WW2END1 
pips: CLBLL_R_X23Y105/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y105/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X23Y105/INT_R.WW2END1->>IMUX28 INT_R_X25Y105/INT_R.LOGIC_OUTS9->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[5] - 
wires: CLBLL_R_X25Y105/CLBLL_IMUX14 CLBLL_R_X25Y105/CLBLL_LL_AMUX CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y105/CLBLL_L_B1 INT_R_X25Y105/BYP_ALT2 INT_R_X25Y105/BYP_BOUNCE2 INT_R_X25Y105/IMUX14 INT_R_X25Y105/LOGIC_OUTS20 INT_R_X25Y106/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y105/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X25Y105/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X25Y105/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X25Y105/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[5] - 
wires: CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y104/CLBLL_L_AMUX CLBLL_R_X25Y105/CLBLL_IMUX13 CLBLL_R_X25Y105/CLBLL_L_B6 INT_R_X25Y104/LOGIC_OUTS16 INT_R_X25Y104/NR1BEG2 INT_R_X25Y105/IMUX13 INT_R_X25Y105/NR1END2 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X25Y104/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X25Y105/INT_R.NR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][5]_i_4_n_0 - 
wires: CLBLL_R_X25Y101/CLBLL_NW4A1 CLBLL_R_X25Y105/CLBLL_IMUX16 CLBLL_R_X25Y105/CLBLL_L_B3 CLBLM_L_X26Y101/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y101/CLBLM_M_B CLBLM_L_X26Y101/CLBLM_NW4A1 INT_L_X24Y105/EL1BEG0 INT_L_X24Y105/NW6END1 INT_L_X26Y101/LOGIC_OUTS_L13 INT_L_X26Y101/NW6BEG1 INT_R_X25Y101/NW6A1 INT_R_X25Y102/NW6B1 INT_R_X25Y103/NW6C1 INT_R_X25Y104/EL1END_S3_0 INT_R_X25Y104/NW6D1 INT_R_X25Y105/EL1END0 INT_R_X25Y105/IMUX16 INT_R_X25Y105/NW6E1 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X26Y101/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y105/INT_L.NW6END1->>EL1BEG0 INT_L_X26Y101/INT_L.LOGIC_OUTS_L13->>NW6BEG1 INT_R_X25Y105/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[5] - 
wires: CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y100/CLBLM_L_BMUX CLBLM_L_X26Y101/CLBLM_IMUX27 CLBLM_L_X26Y101/CLBLM_M_B4 INT_L_X26Y100/LOGIC_OUTS_L17 INT_L_X26Y100/NL1BEG2 INT_L_X26Y101/IMUX_L27 INT_L_X26Y101/NL1END2 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y100/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X26Y101/INT_L.NL1END2->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_19_n_6 - 
wires: CLBLL_R_X25Y101/CLBLL_EE2A3 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y101/CLBLM_L_BMUX CLBLM_L_X26Y101/CLBLM_EE2A3 CLBLM_L_X26Y101/CLBLM_IMUX12 CLBLM_L_X26Y101/CLBLM_M_B6 INT_L_X24Y101/EE2BEG3 INT_L_X24Y101/LOGIC_OUTS_L17 INT_L_X26Y101/EE2END3 INT_L_X26Y101/FAN_ALT1 INT_L_X26Y101/FAN_BOUNCE1 INT_L_X26Y101/IMUX_L12 INT_R_X25Y101/EE2A3 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X24Y101/INT_L.LOGIC_OUTS_L17->>EE2BEG3 INT_L_X26Y101/INT_L.EE2END3->>FAN_ALT1 INT_L_X26Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y101/INT_L.FAN_BOUNCE1->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_20_n_6 - 
wires: CLBLL_R_X25Y100/CLBLL_LL_BMUX CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS21 CLBLL_R_X25Y101/CLBLL_ER1BEG0 CLBLM_L_X26Y101/CLBLM_ER1BEG0 CLBLM_L_X26Y101/CLBLM_IMUX24 CLBLM_L_X26Y101/CLBLM_M_B5 INT_L_X26Y101/ER1END0 INT_L_X26Y101/IMUX_L24 INT_R_X25Y100/ER1BEG_S0 INT_R_X25Y100/LOGIC_OUTS21 INT_R_X25Y101/ER1BEG0 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y101/INT_L.ER1END0->>IMUX_L24 INT_R_X25Y100/INT_R.LOGIC_OUTS21->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][6]_i_2_n_0 - 
wires: CLBLM_L_X24Y104/CLBLM_IMUX8 CLBLM_L_X24Y104/CLBLM_LOGIC_OUTS22 CLBLM_L_X24Y104/CLBLM_M_A5 CLBLM_L_X24Y104/CLBLM_M_C CLBLM_L_X24Y104/CLBLM_M_CMUX INT_L_X24Y104/IMUX_L8 INT_L_X24Y104/LOGIC_OUTS_L22 
pips: CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X24Y104/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y104/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][6]_i_3_n_0 - 
wires: CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y105/CLBLL_L_C CLBLM_L_X24Y104/CLBLM_IMUX22 CLBLM_L_X24Y104/CLBLM_M_C3 INT_L_X24Y104/IMUX_L22 INT_L_X24Y104/SW2END2 INT_R_X25Y104/SW2A2 INT_R_X25Y105/LOGIC_OUTS10 INT_R_X25Y105/SW2BEG2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y104/INT_L.SW2END2->>IMUX_L22 INT_R_X25Y105/INT_R.LOGIC_OUTS10->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[6] - 
wires: CLBLL_R_X25Y105/CLBLL_IMUX23 CLBLL_R_X25Y105/CLBLL_LL_BMUX CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS21 CLBLL_R_X25Y105/CLBLL_L_C3 INT_R_X25Y105/IMUX23 INT_R_X25Y105/LOGIC_OUTS21 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y105/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y105/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[6] - 
wires: CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y104/CLBLL_L_BMUX CLBLL_R_X25Y105/CLBLL_IMUX30 CLBLL_R_X25Y105/CLBLL_L_C5 INT_R_X25Y104/LOGIC_OUTS17 INT_R_X25Y104/NR1BEG3 INT_R_X25Y105/IMUX30 INT_R_X25Y105/NR1END3 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_R_X25Y104/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X25Y105/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][6]_i_4_n_0 - 
wires: CLBLL_R_X25Y101/CLBLL_NW4A2 CLBLL_R_X25Y105/CLBLL_IMUX21 CLBLL_R_X25Y105/CLBLL_L_C4 CLBLM_L_X26Y101/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y101/CLBLM_M_C CLBLM_L_X26Y101/CLBLM_NW4A2 INT_L_X24Y105/NE2BEG2 INT_L_X24Y105/NW6END2 INT_L_X24Y106/NE2A2 INT_L_X26Y101/LOGIC_OUTS_L14 INT_L_X26Y101/NW6BEG2 INT_R_X25Y101/NW6A2 INT_R_X25Y102/NW6B2 INT_R_X25Y103/NW6C2 INT_R_X25Y104/NW6D2 INT_R_X25Y105/IMUX21 INT_R_X25Y105/NW6E2 INT_R_X25Y105/SL1END2 INT_R_X25Y106/NE2END2 INT_R_X25Y106/SL1BEG2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y101/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y105/INT_L.NW6END2->>NE2BEG2 INT_L_X26Y101/INT_L.LOGIC_OUTS_L14->>NW6BEG2 INT_R_X25Y105/INT_R.SL1END2->>IMUX21 INT_R_X25Y106/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[6] - 
wires: CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y100/CLBLM_L_CMUX CLBLM_L_X26Y101/CLBLM_IMUX35 CLBLM_L_X26Y101/CLBLM_M_C6 INT_L_X26Y100/LOGIC_OUTS_L18 INT_L_X26Y100/NR1BEG0 INT_L_X26Y101/BYP_ALT1 INT_L_X26Y101/BYP_BOUNCE1 INT_L_X26Y101/IMUX_L35 INT_L_X26Y101/NR1END0 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X26Y100/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X26Y101/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X26Y101/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X26Y101/INT_L.NR1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_19_n_5 - 
wires: CLBLL_R_X25Y101/CLBLL_ER1BEG2 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y101/CLBLM_L_CMUX CLBLM_L_X26Y101/CLBLM_ER1BEG2 CLBLM_L_X26Y101/CLBLM_IMUX22 CLBLM_L_X26Y101/CLBLM_M_C3 INT_L_X24Y101/ER1BEG1 INT_L_X24Y101/LOGIC_OUTS_L18 INT_L_X26Y101/ER1END2 INT_L_X26Y101/IMUX_L22 INT_R_X25Y101/ER1BEG2 INT_R_X25Y101/ER1END1 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y101/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_L_X26Y101/INT_L.ER1END2->>IMUX_L22 INT_R_X25Y101/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_20_n_5 - 
wires: CLBLL_R_X25Y100/CLBLL_LL_CMUX CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS22 CLBLL_R_X25Y101/CLBLL_NE2A0 CLBLM_L_X26Y101/CLBLM_IMUX29 CLBLM_L_X26Y101/CLBLM_M_C2 CLBLM_L_X26Y101/CLBLM_NE2A0 INT_L_X26Y100/NE2END_S3_0 INT_L_X26Y101/IMUX_L29 INT_L_X26Y101/NE2END0 INT_L_X26Y101/NL1BEG_N3 INT_R_X25Y100/LOGIC_OUTS22 INT_R_X25Y100/NE2BEG0 INT_R_X25Y101/NE2A0 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y101/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y101/INT_L.NE2END0->>NL1BEG_N3 INT_L_X26Y101/INT_L.NL1BEG_N3->>IMUX_L29 INT_R_X25Y100/INT_R.LOGIC_OUTS22->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_1_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_NW6A2 CLBLL_R_X23Y103/CLBLL_EL1BEG1 CLBLL_R_X23Y103/CLBLL_NW4END2 CLBLL_R_X23Y104/CLBLL_SE2A2 CLBLL_R_X23Y105/CLBLL_FAN7 CLBLL_R_X23Y105/CLBLL_LL_CE CLBLL_R_X23Y92/CLBLL_ER1BEG2 CLBLL_R_X23Y92/CLBLL_LL_B CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y93/CLBLL_FAN7 CLBLL_R_X25Y93/CLBLL_LL_CE CLBLM_L_X22Y104/CLBLM_FAN6 CLBLM_L_X22Y104/CLBLM_L_CE CLBLM_L_X24Y103/CLBLM_EL1BEG1 CLBLM_L_X24Y103/CLBLM_FAN6 CLBLM_L_X24Y103/CLBLM_L_CE CLBLM_L_X24Y103/CLBLM_NW4END2 CLBLM_L_X24Y104/CLBLM_FAN7 CLBLM_L_X24Y104/CLBLM_M_CE CLBLM_L_X24Y104/CLBLM_SE2A2 CLBLM_L_X24Y92/CLBLM_ER1BEG2 INT_L_X22Y104/FAN_ALT6 INT_L_X22Y104/FAN_L6 INT_L_X22Y104/NE2BEG2 INT_L_X22Y104/NW2END2 INT_L_X22Y105/NE2A2 INT_L_X24Y100/NW6B2 INT_L_X24Y101/NW6C2 INT_L_X24Y102/NW6D2 INT_L_X24Y103/EL1END1 INT_L_X24Y103/FAN_ALT6 INT_L_X24Y103/FAN_L6 INT_L_X24Y103/NW6E2 INT_L_X24Y104/FAN_ALT7 INT_L_X24Y104/FAN_L7 INT_L_X24Y104/SE2END2 INT_L_X24Y92/ER1END2 INT_L_X24Y92/NE2BEG2 INT_L_X24Y93/NE2A2 INT_L_X24Y99/NW6A2 INT_R_X23Y103/EL1BEG1 INT_R_X23Y103/NW2BEG2 INT_R_X23Y103/NW6END2 INT_R_X23Y104/NW2A2 INT_R_X23Y104/SE2A2 INT_R_X23Y105/FAN7 INT_R_X23Y105/FAN_ALT7 INT_R_X23Y105/NE2END2 INT_R_X23Y105/SE2BEG2 INT_R_X23Y92/ER1BEG2 INT_R_X23Y92/LOGIC_OUTS13 INT_R_X25Y93/FAN7 INT_R_X25Y93/FAN_ALT7 INT_R_X25Y93/NE2END2 INT_R_X25Y93/NN6BEG2 INT_R_X25Y94/NN6A2 INT_R_X25Y95/NN6B2 INT_R_X25Y96/NN6C2 INT_R_X25Y97/NN6D2 INT_R_X25Y98/NN6E2 INT_R_X25Y99/NN6END2 INT_R_X25Y99/NW6BEG2 VBRK_X60Y108/VBRK_EL1BEG1 VBRK_X60Y108/VBRK_NW4END2 VBRK_X60Y109/VBRK_SE2A2 VBRK_X60Y96/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y105/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y92/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y93/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X22Y104/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y103/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y104/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X22Y104/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y104/INT_L.NW2END2->>FAN_ALT6 INT_L_X22Y104/INT_L.NW2END2->>NE2BEG2 INT_L_X24Y103/INT_L.EL1END1->>FAN_ALT6 INT_L_X24Y103/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y104/INT_L.SE2END2->>FAN_ALT7 INT_L_X24Y92/INT_L.ER1END2->>NE2BEG2 INT_R_X23Y103/INT_R.NW6END2->>EL1BEG1 INT_R_X23Y103/INT_R.NW6END2->>NW2BEG2 INT_R_X23Y105/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y105/INT_R.NE2END2->>FAN_ALT7 INT_R_X23Y105/INT_R.NE2END2->>SE2BEG2 INT_R_X23Y92/INT_R.LOGIC_OUTS13->>ER1BEG2 INT_R_X25Y93/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y93/INT_R.NE2END2->>FAN_ALT7 INT_R_X25Y93/INT_R.NE2END2->>NN6BEG2 INT_R_X25Y99/INT_R.NN6END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[4][7]_i_3_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX17 CLBLL_R_X23Y92/CLBLL_LL_B3 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y91/CLBLM_L_B CLBLM_L_X22Y91/CLBLM_L_BMUX INT_L_X22Y91/ER1BEG_S0 INT_L_X22Y91/LOGIC_OUTS_L17 INT_L_X22Y92/ER1BEG0 INT_R_X23Y92/ER1END0 INT_R_X23Y92/IMUX17 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y91/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_R_X23Y92/INT_R.ER1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_4_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX24 CLBLL_R_X23Y92/CLBLL_LL_B5 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y92/CLBLM_L_B INT_L_X22Y92/EL1BEG0 INT_L_X22Y92/LOGIC_OUTS_L9 INT_R_X23Y91/EL1END_S3_0 INT_R_X23Y92/EL1END0 INT_R_X23Y92/IMUX24 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X22Y92/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X22Y92/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X23Y92/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_11_n_0 - 
wires: CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y100/CLBLM_M_D CLBLM_L_X26Y104/CLBLM_IMUX45 CLBLM_L_X26Y104/CLBLM_M_D2 INT_L_X26Y100/LOGIC_OUTS_L15 INT_L_X26Y100/NN2BEG3 INT_L_X26Y101/NN2A3 INT_L_X26Y102/NN2BEG3 INT_L_X26Y102/NN2END3 INT_L_X26Y103/NN2A3 INT_L_X26Y104/IMUX_L45 INT_L_X26Y104/NN2END3 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y100/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X26Y102/INT_L.NN2END3->>NN2BEG3 INT_L_X26Y104/INT_L.NN2END3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data3[7] - 
wires: CLBLM_L_X26Y100/CLBLM_IMUX44 CLBLM_L_X26Y100/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y100/CLBLM_L_DMUX CLBLM_L_X26Y100/CLBLM_M_D4 INT_L_X26Y100/BYP_ALT4 INT_L_X26Y100/BYP_BOUNCE4 INT_L_X26Y100/IMUX_L44 INT_L_X26Y100/LOGIC_OUTS_L19 
pips: CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y100/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y100/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y100/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X26Y100/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_19_n_4 - 
wires: CLBLL_R_X25Y101/CLBLL_EE2A1 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y101/CLBLM_L_DMUX CLBLM_L_X26Y100/CLBLM_IMUX43 CLBLM_L_X26Y100/CLBLM_M_D6 CLBLM_L_X26Y101/CLBLM_EE2A1 INT_L_X24Y101/EE2BEG1 INT_L_X24Y101/LOGIC_OUTS_L19 INT_L_X26Y100/IMUX_L43 INT_L_X26Y100/SL1END1 INT_L_X26Y101/EE2END1 INT_L_X26Y101/SL1BEG1 INT_R_X25Y101/EE2A1 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X24Y101/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X26Y100/INT_L.SL1END1->>IMUX_L43 INT_L_X26Y101/INT_L.EE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][7]_i_20_n_4 - 
wires: CLBLL_R_X25Y100/CLBLL_ER1BEG2 CLBLL_R_X25Y100/CLBLL_LL_DMUX CLBLL_R_X25Y100/CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y100/CLBLM_ER1BEG2 CLBLM_L_X26Y100/CLBLM_IMUX45 CLBLM_L_X26Y100/CLBLM_M_D2 INT_L_X26Y100/ER1END2 INT_L_X26Y100/IMUX_L45 INT_R_X25Y100/ER1BEG2 INT_R_X25Y100/LOGIC_OUTS23 
pips: CLBLL_R_X25Y100/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y100/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y100/INT_L.ER1END2->>IMUX_L45 INT_R_X25Y100/INT_R.LOGIC_OUTS23->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_5_n_0 - 
wires: CLBLM_L_X22Y104/CLBLM_IMUX26 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y104/CLBLM_L_B4 CLBLM_L_X22Y104/CLBLM_L_D CLBLM_L_X22Y104/CLBLM_L_DMUX INT_L_X22Y104/IMUX_L26 INT_L_X22Y104/LOGIC_OUTS_L19 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X22Y104/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y104/INT_L.LOGIC_OUTS_L19->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_6_n_0 - 
wires: CLBLM_L_X22Y91/CLBLM_IMUX14 CLBLM_L_X22Y91/CLBLM_IMUX30 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y91/CLBLM_L_B1 CLBLM_L_X22Y91/CLBLM_L_C5 CLBLM_L_X22Y91/CLBLM_L_D INT_L_X22Y91/IMUX_L14 INT_L_X22Y91/IMUX_L30 INT_L_X22Y91/LOGIC_OUTS_L11 
pips: CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X22Y91/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X22Y91/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[4][7]_i_6_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_LL_B CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS13 CLBLL_R_X21Y91/CLBLL_NE2A1 CLBLM_L_X22Y91/CLBLM_IMUX26 CLBLM_L_X22Y91/CLBLM_L_B4 CLBLM_L_X22Y91/CLBLM_NE2A1 INT_L_X22Y91/IMUX_L26 INT_L_X22Y91/NE2END1 INT_R_X21Y90/LOGIC_OUTS13 INT_R_X21Y90/NE2BEG1 INT_R_X21Y91/NE2A1 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X22Y91/INT_L.NE2END1->>IMUX_L26 INT_R_X21Y90/INT_R.LOGIC_OUTS13->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_8_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_WW4C2 CLBLL_R_X25Y89/CLBLL_WW4A2 CLBLM_L_X22Y91/CLBLM_IMUX13 CLBLM_L_X22Y91/CLBLM_IMUX21 CLBLM_L_X22Y91/CLBLM_L_B6 CLBLM_L_X22Y91/CLBLM_L_C4 CLBLM_L_X24Y89/CLBLM_WW4C2 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y89/CLBLM_L_AMUX CLBLM_L_X26Y89/CLBLM_WW4A2 INT_L_X22Y89/NN2BEG2 INT_L_X22Y89/WW4END2 INT_L_X22Y90/NN2A2 INT_L_X22Y91/IMUX_L13 INT_L_X22Y91/IMUX_L21 INT_L_X22Y91/NN2END2 INT_L_X24Y89/WW4B2 INT_L_X26Y89/LOGIC_OUTS_L16 INT_L_X26Y89/WW4BEG2 INT_R_X23Y89/WW4C2 INT_R_X25Y89/WW4A2 VBRK_X60Y93/VBRK_WW4C2 
pips: CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y89/INT_L.WW4END2->>NN2BEG2 INT_L_X22Y91/INT_L.NN2END2->>IMUX_L13 INT_L_X22Y91/INT_L.NN2END2->>IMUX_L21 INT_L_X26Y89/INT_L.LOGIC_OUTS_L16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

regfil[4][7]_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4]__0 - 
wires: CLBLL_R_X21Y91/CLBLL_LL_B CLBLL_R_X21Y91/CLBLL_LOGIC_OUTS13 CLBLL_R_X21Y92/CLBLL_NE2A1 CLBLM_L_X22Y92/CLBLM_IMUX25 CLBLM_L_X22Y92/CLBLM_L_B5 CLBLM_L_X22Y92/CLBLM_NE2A1 INT_L_X22Y92/IMUX_L25 INT_L_X22Y92/NE2END1 INT_R_X21Y91/LOGIC_OUTS13 INT_R_X21Y91/NE2BEG1 INT_R_X21Y92/NE2A1 
pips: CLBLL_R_X21Y91/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X22Y92/INT_L.NE2END1->>IMUX_L25 INT_R_X21Y91/INT_R.LOGIC_OUTS13->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[4][7]_i_8_n_0 - 
wires: CLBLL_R_X23Y104/CLBLL_WW2A1 CLBLL_R_X25Y104/CLBLL_WL1END2 CLBLM_L_X22Y104/CLBLM_IMUX36 CLBLM_L_X22Y104/CLBLM_L_D2 CLBLM_L_X24Y104/CLBLM_WW2A1 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y104/CLBLM_M_D CLBLM_L_X26Y104/CLBLM_WL1END2 INT_L_X22Y104/IMUX_L36 INT_L_X22Y104/WW2END1 INT_L_X24Y104/WL1END1 INT_L_X24Y104/WW2BEG1 INT_L_X26Y104/LOGIC_OUTS_L15 INT_L_X26Y104/WL1BEG2 INT_R_X23Y104/WW2A1 INT_R_X25Y104/WL1BEG1 INT_R_X25Y104/WL1END2 VBRK_X60Y109/VBRK_WW2A1 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y104/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y104/INT_L.WW2END1->>IMUX_L36 INT_L_X24Y104/INT_L.WL1END1->>WW2BEG1 INT_L_X26Y104/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X25Y104/INT_R.WL1END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data5[7] - 
wires: CLBLL_R_X25Y104/CLBLL_SE2A0 CLBLL_R_X25Y105/CLBLL_LL_CMUX CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y104/CLBLM_IMUX40 CLBLM_L_X26Y104/CLBLM_M_D1 CLBLM_L_X26Y104/CLBLM_SE2A0 INT_L_X26Y104/IMUX_L40 INT_L_X26Y104/SE2END0 INT_R_X25Y104/SE2A0 INT_R_X25Y105/LOGIC_OUTS22 INT_R_X25Y105/SE2BEG0 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y104/INT_L.SE2END0->>IMUX_L40 INT_R_X25Y105/INT_R.LOGIC_OUTS22->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[7] - 
wires: CLBLL_R_X25Y103/CLBLL_EL1BEG3 CLBLL_R_X25Y104/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y104/CLBLL_L_CMUX CLBLM_L_X26Y103/CLBLM_EL1BEG3 CLBLM_L_X26Y104/CLBLM_IMUX47 CLBLM_L_X26Y104/CLBLM_M_D5 INT_L_X26Y103/EL1END3 INT_L_X26Y103/NR1BEG3 INT_L_X26Y104/IMUX_L47 INT_L_X26Y104/NR1END3 INT_R_X25Y103/EL1BEG3 INT_R_X25Y104/EL1BEG_N3 INT_R_X25Y104/LOGIC_OUTS18 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X26Y103/INT_L.EL1END3->>NR1BEG3 INT_L_X26Y104/INT_L.NR1END3->>IMUX_L47 INT_R_X25Y104/INT_R.LOGIC_OUTS18->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][0]_i_2_n_0 - 
wires: CLBLM_L_X26Y93/CLBLM_IMUX15 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y93/CLBLM_M_B1 CLBLM_L_X26Y93/CLBLM_M_D INT_L_X26Y93/IMUX_L15 INT_L_X26Y93/LOGIC_OUTS_L15 
pips: CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y93/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y93/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][0]_i_3_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_ER1BEG2 CLBLL_R_X25Y93/CLBLL_LL_B CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y93/CLBLM_ER1BEG2 CLBLM_L_X26Y93/CLBLM_IMUX45 CLBLM_L_X26Y93/CLBLM_M_D2 INT_L_X26Y93/ER1END2 INT_L_X26Y93/IMUX_L45 INT_R_X25Y93/ER1BEG2 INT_R_X25Y93/LOGIC_OUTS13 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y93/INT_L.ER1END2->>IMUX_L45 INT_R_X25Y93/INT_R.LOGIC_OUTS13->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][0]_i_4_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX18 CLBLL_R_X25Y93/CLBLL_LL_B2 CLBLL_R_X25Y95/CLBLL_LL_A CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS12 INT_R_X25Y93/IMUX18 INT_R_X25Y93/SS2END0 INT_R_X25Y94/SS2A0 INT_R_X25Y95/LOGIC_OUTS12 INT_R_X25Y95/SS2BEG0 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y95/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X25Y93/INT_R.SS2END0->>IMUX18 INT_R_X25Y95/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_6_n_7 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX2 CLBLL_R_X25Y95/CLBLL_LL_A2 CLBLL_R_X25Y95/CLBLL_SW2A3 CLBLM_L_X26Y95/CLBLM_SW2A3 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y97/CLBLM_L_AMUX INT_L_X26Y95/SW2A3 INT_L_X26Y96/SR1END3 INT_L_X26Y96/SW2BEG3 INT_L_X26Y97/LOGIC_OUTS_L16 INT_L_X26Y97/SR1BEG3 INT_L_X26Y97/SR1END_N3_3 INT_R_X25Y95/IMUX2 INT_R_X25Y95/SR1BEG_S0 INT_R_X25Y95/SW2END3 INT_R_X25Y96/SW2END_N0_3 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y97/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y96/INT_L.SR1END3->>SW2BEG3 INT_L_X26Y97/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_R_X25Y95/INT_R.SR1BEG_S0->>IMUX2 INT_R_X25Y95/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_7_n_7 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX7 CLBLL_R_X25Y95/CLBLL_LL_A1 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y98/CLBLM_L_AMUX INT_L_X24Y95/ER1BEG3 INT_L_X24Y95/SS2END2 INT_L_X24Y96/SS2A2 INT_L_X24Y97/SL1END2 INT_L_X24Y97/SS2BEG2 INT_L_X24Y98/LOGIC_OUTS_L16 INT_L_X24Y98/SL1BEG2 INT_R_X25Y95/ER1END3 INT_R_X25Y95/IMUX7 INT_R_X25Y96/ER1END_N3_3 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y95/INT_L.SS2END2->>ER1BEG3 INT_L_X24Y97/INT_L.SL1END2->>SS2BEG2 INT_L_X24Y98/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_R_X25Y95/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_8_n_7 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX11 CLBLL_R_X25Y95/CLBLL_LL_A4 CLBLL_R_X25Y97/CLBLL_LL_AMUX CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS20 INT_R_X25Y95/FAN_ALT5 INT_R_X25Y95/FAN_BOUNCE5 INT_R_X25Y95/IMUX11 INT_R_X25Y95/SS2END2 INT_R_X25Y96/SS2A2 INT_R_X25Y97/LOGIC_OUTS20 INT_R_X25Y97/SS2BEG2 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y97/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X25Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y95/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X25Y95/INT_R.SS2END2->>FAN_ALT5 INT_R_X25Y97/INT_R.LOGIC_OUTS20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][1]_i_2_n_0 - 
wires: CLBLM_L_X24Y95/CLBLM_IMUX10 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y95/CLBLM_L_A4 CLBLM_L_X24Y95/CLBLM_L_B INT_L_X24Y95/IMUX_L10 INT_L_X24Y95/LOGIC_OUTS_L9 
pips: CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y95/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][1]_i_3_n_0 - 
wires: CLBLM_L_X24Y95/CLBLM_IMUX19 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y95/CLBLM_L_B2 CLBLM_L_X24Y95/CLBLM_M_B INT_L_X24Y95/IMUX_L19 INT_L_X24Y95/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y95/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y95/INT_L.LOGIC_OUTS_L13->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][1]_i_4_n_0 - 
wires: CLBLM_L_X24Y95/CLBLM_IMUX13 CLBLM_L_X24Y95/CLBLM_L_B6 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y96/CLBLM_L_C INT_L_X24Y95/IMUX_L13 INT_L_X24Y95/SL1END2 INT_L_X24Y96/LOGIC_OUTS_L10 INT_L_X24Y96/SL1BEG2 
pips: CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y96/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y95/INT_L.SL1END2->>IMUX_L13 INT_L_X24Y96/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][1]_i_5_n_0 - 
wires: CLBLM_L_X24Y96/CLBLM_IMUX34 CLBLM_L_X24Y96/CLBLM_L_C6 CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y97/CLBLM_L_B INT_L_X24Y96/IMUX_L34 INT_L_X24Y96/SL1END1 INT_L_X24Y97/LOGIC_OUTS_L9 INT_L_X24Y97/SL1BEG1 
pips: CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y96/INT_L.SL1END1->>IMUX_L34 INT_L_X24Y97/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][4]_i_6_n_7 - 
wires: CLBLM_L_X24Y96/CLBLM_IMUX30 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y96/CLBLM_L_C5 CLBLM_L_X24Y96/CLBLM_M_AMUX INT_L_X24Y96/BYP_ALT2 INT_L_X24Y96/BYP_BOUNCE2 INT_L_X24Y96/IMUX_L30 INT_L_X24Y96/LOGIC_OUTS_L20 INT_L_X24Y97/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y96/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y96/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X24Y96/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X24Y96/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_6_n_6 - 
wires: CLBLL_R_X25Y97/CLBLL_WW2A3 CLBLM_L_X24Y97/CLBLM_IMUX26 CLBLM_L_X24Y97/CLBLM_L_B4 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y97/CLBLM_L_BMUX CLBLM_L_X26Y97/CLBLM_WW2A3 INT_L_X24Y97/IMUX_L26 INT_L_X24Y97/SR1BEG_S0 INT_L_X24Y97/WW2END3 INT_L_X24Y98/WW2END_N0_3 INT_L_X26Y97/LOGIC_OUTS_L17 INT_L_X26Y97/WW2BEG3 INT_R_X25Y97/WW2A3 
pips: CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y97/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y97/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X24Y97/INT_L.WW2END3->>SR1BEG_S0 INT_L_X26Y97/INT_L.LOGIC_OUTS_L17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_7_n_6 - 
wires: CLBLM_L_X24Y97/CLBLM_IMUX14 CLBLM_L_X24Y97/CLBLM_L_B1 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y98/CLBLM_L_BMUX INT_L_X24Y97/IMUX_L14 INT_L_X24Y97/SL1END3 INT_L_X24Y98/LOGIC_OUTS_L17 INT_L_X24Y98/SL1BEG3 
pips: CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y97/INT_L.SL1END3->>IMUX_L14 INT_L_X24Y98/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_8_n_6 - 
wires: CLBLL_R_X25Y97/CLBLL_LL_BMUX CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y97/CLBLM_IMUX13 CLBLM_L_X24Y97/CLBLM_L_B6 INT_L_X24Y97/IMUX_L13 INT_L_X24Y97/WL1END2 INT_R_X25Y97/LOGIC_OUTS21 INT_R_X25Y97/WL1BEG2 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X24Y97/INT_L.WL1END2->>IMUX_L13 INT_R_X25Y97/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][2]_i_2_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_SE2A0 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y94/CLBLM_M_B CLBLM_L_X26Y93/CLBLM_IMUX8 CLBLM_L_X26Y93/CLBLM_M_A5 CLBLM_L_X26Y93/CLBLM_SE2A0 INT_L_X24Y94/EL1BEG0 INT_L_X24Y94/LOGIC_OUTS_L13 INT_L_X26Y93/IMUX_L8 INT_L_X26Y93/SE2END0 INT_R_X25Y93/EL1END_S3_0 INT_R_X25Y93/SE2A0 INT_R_X25Y94/EL1END0 INT_R_X25Y94/SE2BEG0 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y93/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y94/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X26Y93/INT_L.SE2END0->>IMUX_L8 INT_R_X25Y94/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][2]_i_3_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_EL1BEG1 CLBLL_R_X23Y94/CLBLL_LL_C CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y94/CLBLM_EL1BEG1 CLBLM_L_X24Y94/CLBLM_IMUX18 CLBLM_L_X24Y94/CLBLM_M_B2 INT_L_X24Y94/EL1END1 INT_L_X24Y94/IMUX_L18 INT_R_X23Y94/EL1BEG1 INT_R_X23Y94/LOGIC_OUTS14 VBRK_X60Y98/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y94/INT_L.EL1END1->>IMUX_L18 INT_R_X23Y94/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][2]_i_4_n_0 - 
wires: CLBLM_L_X24Y94/CLBLM_IMUX17 CLBLM_L_X24Y94/CLBLM_M_B3 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y96/CLBLM_L_D INT_L_X24Y94/IMUX_L17 INT_L_X24Y94/SR1BEG_S0 INT_L_X24Y94/SS2END3 INT_L_X24Y95/SS2A3 INT_L_X24Y95/SS2END_N0_3 INT_L_X24Y96/LOGIC_OUTS_L11 INT_L_X24Y96/SS2BEG3 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y94/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X24Y94/INT_L.SS2END3->>SR1BEG_S0 INT_L_X24Y96/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][2]_i_5_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_LL_A CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y96/CLBLM_IMUX42 CLBLM_L_X24Y96/CLBLM_L_D6 INT_L_X24Y96/IMUX_L42 INT_L_X24Y96/WR1END1 INT_R_X25Y96/LOGIC_OUTS12 INT_R_X25Y96/WR1BEG1 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X24Y96/INT_L.WR1END1->>IMUX_L42 INT_R_X25Y96/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][4]_i_6_n_6 - 
wires: CLBLM_L_X24Y96/CLBLM_IMUX39 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y96/CLBLM_L_D3 CLBLM_L_X24Y96/CLBLM_M_BMUX INT_L_X24Y96/IMUX_L39 INT_L_X24Y96/LOGIC_OUTS_L21 
pips: CLBLM_L_X24Y96/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y96/INT_L.LOGIC_OUTS_L21->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_6_n_5 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX1 CLBLL_R_X25Y96/CLBLL_LL_A3 CLBLL_R_X25Y96/CLBLL_SW2A0 CLBLM_L_X26Y96/CLBLM_SW2A0 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y97/CLBLM_L_CMUX INT_L_X26Y96/SW2A0 INT_L_X26Y97/LOGIC_OUTS_L18 INT_L_X26Y97/SW2BEG0 INT_R_X25Y96/IMUX1 INT_R_X25Y96/SW2END0 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X26Y97/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y97/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_R_X25Y96/INT_R.SW2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_7_n_5 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX7 CLBLL_R_X25Y96/CLBLL_LL_A1 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y98/CLBLM_L_CMUX INT_L_X24Y97/EL1BEG3 INT_L_X24Y98/EL1BEG_N3 INT_L_X24Y98/LOGIC_OUTS_L18 INT_R_X25Y96/IMUX7 INT_R_X25Y96/SL1END3 INT_R_X25Y97/EL1END3 INT_R_X25Y97/SL1BEG3 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y98/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X25Y96/INT_R.SL1END3->>IMUX7 INT_R_X25Y97/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_8_n_5 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX4 CLBLL_R_X25Y96/CLBLL_LL_A6 CLBLL_R_X25Y97/CLBLL_LL_CMUX CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS22 INT_R_X25Y96/IMUX4 INT_R_X25Y96/SR1END1 INT_R_X25Y97/LOGIC_OUTS22 INT_R_X25Y97/SR1BEG1 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X25Y97/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X25Y96/INT_R.SR1END1->>IMUX4 INT_R_X25Y97/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_2_n_0 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX10 CLBLL_R_X25Y95/CLBLL_L_A4 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y95/CLBLM_L_C INT_L_X24Y95/EL1BEG1 INT_L_X24Y95/LOGIC_OUTS_L10 INT_R_X25Y95/EL1END1 INT_R_X25Y95/IMUX10 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X24Y95/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y95/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_R_X25Y95/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_3_n_0 - 
wires: CLBLL_R_X23Y97/CLBLL_EE2A1 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y97/CLBLM_M_B CLBLM_L_X24Y95/CLBLM_IMUX20 CLBLM_L_X24Y95/CLBLM_L_C2 CLBLM_L_X24Y97/CLBLM_EE2A1 INT_L_X22Y97/EE2BEG1 INT_L_X22Y97/LOGIC_OUTS_L13 INT_L_X24Y95/IMUX_L20 INT_L_X24Y95/SS2END1 INT_L_X24Y96/SS2A1 INT_L_X24Y97/EE2END1 INT_L_X24Y97/SS2BEG1 INT_R_X23Y97/EE2A1 VBRK_X60Y101/VBRK_EE2A1 
pips: CLBLM_L_X22Y97/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X22Y97/INT_L.LOGIC_OUTS_L13->>EE2BEG1 INT_L_X24Y95/INT_L.SS2END1->>IMUX_L20 INT_L_X24Y97/INT_L.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_4_n_0 - 
wires: CLBLM_L_X24Y95/CLBLM_IMUX30 CLBLM_L_X24Y95/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y95/CLBLM_L_C5 CLBLM_L_X24Y95/CLBLM_L_D INT_L_X24Y95/IMUX_L30 INT_L_X24Y95/LOGIC_OUTS_L11 
pips: CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y95/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y95/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_5_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_LL_B CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y95/CLBLM_IMUX42 CLBLM_L_X24Y95/CLBLM_L_D6 INT_L_X24Y95/IMUX_L42 INT_L_X24Y95/SW2END1 INT_R_X25Y95/SW2A1 INT_R_X25Y96/LOGIC_OUTS13 INT_R_X25Y96/SW2BEG1 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X24Y95/INT_L.SW2END1->>IMUX_L42 INT_R_X25Y96/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][4]_i_6_n_5 - 
wires: CLBLM_L_X24Y95/CLBLM_IMUX36 CLBLM_L_X24Y95/CLBLM_L_D2 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS22 CLBLM_L_X24Y96/CLBLM_M_CMUX INT_L_X24Y95/IMUX_L36 INT_L_X24Y95/SR1END1 INT_L_X24Y96/LOGIC_OUTS_L22 INT_L_X24Y96/SR1BEG1 
pips: CLBLM_L_X24Y95/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y96/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y95/INT_L.SR1END1->>IMUX_L36 INT_L_X24Y96/INT_L.LOGIC_OUTS_L22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_6_n_4 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX24 CLBLL_R_X25Y96/CLBLL_LL_B5 CLBLL_R_X25Y96/CLBLL_WL1END0 CLBLM_L_X26Y96/CLBLM_WL1END0 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y97/CLBLM_L_DMUX INT_L_X26Y96/SL1END1 INT_L_X26Y96/WL1BEG0 INT_L_X26Y97/LOGIC_OUTS_L19 INT_L_X26Y97/SL1BEG1 INT_R_X25Y96/IMUX24 INT_R_X25Y96/WL1END0 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y96/INT_L.SL1END1->>WL1BEG0 INT_L_X26Y97/INT_L.LOGIC_OUTS_L19->>SL1BEG1 INT_R_X25Y96/INT_R.WL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_7_n_4 - 
wires: CLBLL_R_X25Y94/CLBLL_SE4C1 CLBLL_R_X25Y96/CLBLL_IMUX17 CLBLL_R_X25Y96/CLBLL_LL_B3 CLBLL_R_X25Y96/CLBLL_NW2A1 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y98/CLBLM_L_DMUX CLBLM_L_X26Y94/CLBLM_SE4C1 CLBLM_L_X26Y96/CLBLM_NW2A1 INT_L_X24Y98/LOGIC_OUTS_L19 INT_L_X24Y98/SE6BEG1 INT_L_X26Y94/NR1BEG1 INT_L_X26Y94/SE6END1 INT_L_X26Y95/NR1END1 INT_L_X26Y95/NW2BEG1 INT_L_X26Y96/NW2A1 INT_R_X25Y94/SE6E1 INT_R_X25Y95/SE6D1 INT_R_X25Y96/IMUX17 INT_R_X25Y96/NW2END1 INT_R_X25Y96/SE6C1 INT_R_X25Y97/SE6B1 INT_R_X25Y98/SE6A1 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X24Y98/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y98/INT_L.LOGIC_OUTS_L19->>SE6BEG1 INT_L_X26Y94/INT_L.SE6END1->>NR1BEG1 INT_L_X26Y95/INT_L.NR1END1->>NW2BEG1 INT_R_X25Y96/INT_R.NW2END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_8_n_4 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX27 CLBLL_R_X25Y96/CLBLL_LL_B4 CLBLL_R_X25Y97/CLBLL_LL_DMUX CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS23 INT_R_X25Y96/IMUX27 INT_R_X25Y96/SL1END1 INT_R_X25Y97/LOGIC_OUTS23 INT_R_X25Y97/SL1BEG1 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y97/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X25Y96/INT_R.SL1END1->>IMUX27 INT_R_X25Y97/INT_R.LOGIC_OUTS23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_2_n_0 - 
wires: CLBLM_L_X22Y94/CLBLM_IMUX30 CLBLM_L_X22Y94/CLBLM_L_C5 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y96/CLBLM_M_D INT_L_X22Y94/IMUX_L30 INT_L_X22Y94/SS2END3 INT_L_X22Y95/SS2A3 INT_L_X22Y95/SS2END_N0_3 INT_L_X22Y96/LOGIC_OUTS_L15 INT_L_X22Y96/SS2BEG3 
pips: CLBLM_L_X22Y94/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y96/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y94/INT_L.SS2END3->>IMUX_L30 INT_L_X22Y96/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_3_n_0 - 
wires: CLBLM_L_X22Y96/CLBLM_IMUX47 CLBLM_L_X22Y96/CLBLM_M_D5 CLBLM_L_X22Y98/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y98/CLBLM_M_B INT_L_X22Y96/IMUX_L47 INT_L_X22Y96/SR1END3 INT_L_X22Y97/SR1BEG3 INT_L_X22Y97/SR1END2 INT_L_X22Y97/SR1END_N3_3 INT_L_X22Y98/LOGIC_OUTS_L13 INT_L_X22Y98/SR1BEG2 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y98/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X22Y96/INT_L.SR1END3->>IMUX_L47 INT_L_X22Y97/INT_L.SR1END2->>SR1BEG3 INT_L_X22Y98/INT_L.LOGIC_OUTS_L13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_4_n_0 - 
wires: CLBLM_L_X22Y96/CLBLM_IMUX38 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y96/CLBLM_L_D CLBLM_L_X22Y96/CLBLM_M_D3 INT_L_X22Y96/IMUX_L38 INT_L_X22Y96/LOGIC_OUTS_L11 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y96/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X22Y96/INT_L.LOGIC_OUTS_L11->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_5_n_0 - 
wires: CLBLL_R_X23Y98/CLBLL_WW2A0 CLBLM_L_X22Y96/CLBLM_IMUX41 CLBLM_L_X22Y96/CLBLM_L_D1 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y98/CLBLM_M_A CLBLM_L_X24Y98/CLBLM_WW2A0 INT_L_X22Y96/IMUX_L41 INT_L_X22Y96/SS2END0 INT_L_X22Y97/SS2A0 INT_L_X22Y98/SS2BEG0 INT_L_X22Y98/WW2END0 INT_L_X24Y98/LOGIC_OUTS_L12 INT_L_X24Y98/WW2BEG0 INT_R_X23Y98/WW2A0 VBRK_X60Y102/VBRK_WW2A0 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X22Y96/INT_L.SS2END0->>IMUX_L41 INT_L_X22Y98/INT_L.WW2END0->>SS2BEG0 INT_L_X24Y98/INT_L.LOGIC_OUTS_L12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][4]_i_6_n_4 - 
wires: CLBLL_R_X23Y96/CLBLL_WW2A1 CLBLM_L_X22Y96/CLBLM_IMUX39 CLBLM_L_X22Y96/CLBLM_L_D3 CLBLM_L_X24Y96/CLBLM_LOGIC_OUTS23 CLBLM_L_X24Y96/CLBLM_M_DMUX CLBLM_L_X24Y96/CLBLM_WW2A1 INT_L_X22Y96/BYP_ALT5 INT_L_X22Y96/BYP_BOUNCE5 INT_L_X22Y96/IMUX_L39 INT_L_X22Y96/WW2END1 INT_L_X24Y96/LOGIC_OUTS_L23 INT_L_X24Y96/WW2BEG1 INT_R_X23Y96/WW2A1 VBRK_X60Y100/VBRK_WW2A1 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y96/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y96/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y96/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X22Y96/INT_L.WW2END1->>BYP_ALT5 INT_L_X24Y96/INT_L.LOGIC_OUTS_L23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_7_n_7 - 
wires: CLBLL_R_X25Y98/CLBLL_WL1END1 CLBLM_L_X24Y98/CLBLM_IMUX2 CLBLM_L_X24Y98/CLBLM_M_A2 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y98/CLBLM_L_AMUX CLBLM_L_X26Y98/CLBLM_WL1END1 INT_L_X24Y98/IMUX_L2 INT_L_X24Y98/WL1END0 INT_L_X26Y98/LOGIC_OUTS_L16 INT_L_X26Y98/WL1BEG1 INT_R_X25Y98/WL1BEG0 INT_R_X25Y98/WL1END1 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y98/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y98/INT_L.WL1END0->>IMUX_L2 INT_L_X26Y98/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X25Y98/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_8_n_7 - 
wires: CLBLM_L_X24Y98/CLBLM_IMUX4 CLBLM_L_X24Y98/CLBLM_M_A6 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y99/CLBLM_L_AMUX INT_L_X24Y98/IMUX_L4 INT_L_X24Y98/SL1END2 INT_L_X24Y99/LOGIC_OUTS_L16 INT_L_X24Y99/SL1BEG2 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y98/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y99/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_9_n_7 - 
wires: CLBLL_R_X25Y98/CLBLL_LL_AMUX CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y98/CLBLM_IMUX11 CLBLM_L_X24Y98/CLBLM_M_A4 INT_L_X24Y98/IMUX_L11 INT_L_X24Y98/WL1END1 INT_R_X25Y98/LOGIC_OUTS20 INT_R_X25Y98/WL1BEG1 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y98/INT_L.WL1END1->>IMUX_L11 INT_R_X25Y98/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][5]_i_2_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX6 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS11 CLBLL_R_X21Y98/CLBLL_L_A1 CLBLL_R_X21Y98/CLBLL_L_D INT_R_X21Y98/IMUX6 INT_R_X21Y98/LOGIC_OUTS11 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y98/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X21Y98/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][5]_i_3_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX42 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y98/CLBLL_L_B CLBLL_R_X21Y98/CLBLL_L_D6 INT_R_X21Y98/IMUX42 INT_R_X21Y98/LOGIC_OUTS9 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X21Y98/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y98/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][5]_i_4_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX46 CLBLL_R_X21Y98/CLBLL_L_D5 CLBLL_R_X21Y98/CLBLL_WW2END2 CLBLL_R_X23Y98/CLBLL_LL_C CLBLL_R_X23Y98/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y98/CLBLM_WW2END2 INT_L_X22Y98/WW2A2 INT_R_X21Y98/IMUX46 INT_R_X21Y98/WW2END2 INT_R_X23Y98/LOGIC_OUTS14 INT_R_X23Y98/WW2BEG2 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y98/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y98/INT_R.WW2END2->>IMUX46 INT_R_X23Y98/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][5]_i_5_n_0 - 
wires: CLBLL_R_X23Y98/CLBLL_IMUX32 CLBLL_R_X23Y98/CLBLL_LL_C1 CLBLL_R_X23Y98/CLBLL_WL1END0 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y98/CLBLM_M_B CLBLM_L_X24Y98/CLBLM_WL1END0 INT_L_X24Y98/LOGIC_OUTS_L13 INT_L_X24Y98/WL1BEG0 INT_R_X23Y98/IMUX32 INT_R_X23Y98/WL1END0 VBRK_X60Y102/VBRK_WL1END0 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X24Y98/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y98/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X23Y98/INT_R.WL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_6_n_7 - 
wires: CLBLL_R_X23Y98/CLBLL_IMUX35 CLBLL_R_X23Y98/CLBLL_LL_C6 CLBLL_R_X23Y98/CLBLL_NW2A2 CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y97/CLBLM_M_AMUX CLBLM_L_X24Y98/CLBLM_NW2A2 INT_L_X24Y97/LOGIC_OUTS_L20 INT_L_X24Y97/NW2BEG2 INT_L_X24Y98/NW2A2 INT_R_X23Y98/IMUX35 INT_R_X23Y98/NW2END2 VBRK_X60Y102/VBRK_NW2A2 
pips: CLBLL_R_X23Y98/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y97/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_R_X23Y98/INT_R.NW2END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_7_n_6 - 
wires: CLBLL_R_X25Y98/CLBLL_WW2A3 CLBLM_L_X24Y98/CLBLM_IMUX15 CLBLM_L_X24Y98/CLBLM_M_B1 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y98/CLBLM_L_BMUX CLBLM_L_X26Y98/CLBLM_WW2A3 INT_L_X24Y98/IMUX_L15 INT_L_X24Y98/WW2END3 INT_L_X24Y99/WW2END_N0_3 INT_L_X26Y98/LOGIC_OUTS_L17 INT_L_X26Y98/WW2BEG3 INT_R_X25Y98/WW2A3 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y98/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y98/INT_L.WW2END3->>IMUX_L15 INT_L_X26Y98/INT_L.LOGIC_OUTS_L17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_8_n_6 - 
wires: CLBLM_L_X24Y98/CLBLM_IMUX27 CLBLM_L_X24Y98/CLBLM_M_B4 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y99/CLBLM_L_BMUX INT_L_X24Y97/BYP_ALT7 INT_L_X24Y97/BYP_BOUNCE7 INT_L_X24Y97/SS2END3 INT_L_X24Y98/BYP_BOUNCE_N3_7 INT_L_X24Y98/IMUX_L27 INT_L_X24Y98/SS2A3 INT_L_X24Y98/SS2END_N0_3 INT_L_X24Y99/LOGIC_OUTS_L17 INT_L_X24Y99/SS2BEG3 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y99/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y97/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X24Y97/INT_L.SS2END3->>BYP_ALT7 INT_L_X24Y98/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X24Y99/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_9_n_6 - 
wires: CLBLL_R_X25Y98/CLBLL_LL_BMUX CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y98/CLBLM_IMUX18 CLBLM_L_X24Y98/CLBLM_M_B2 INT_L_X24Y98/IMUX_L18 INT_L_X24Y98/SR1BEG_S0 INT_L_X24Y98/WR1END_S1_0 INT_L_X24Y99/WR1END0 INT_R_X25Y98/LOGIC_OUTS21 INT_R_X25Y98/WR1BEG_S0 INT_R_X25Y99/WR1BEG0 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y98/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X24Y98/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X25Y98/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_2_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX20 CLBLL_R_X21Y98/CLBLL_LL_C CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS14 CLBLL_R_X21Y98/CLBLL_L_C2 INT_R_X21Y98/IMUX20 INT_R_X21Y98/LOGIC_OUTS14 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X21Y98/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y98/INT_R.LOGIC_OUTS14->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_3_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX35 CLBLL_R_X21Y98/CLBLL_LL_B CLBLL_R_X21Y98/CLBLL_LL_C6 CLBLL_R_X21Y98/CLBLL_LOGIC_OUTS13 INT_R_X21Y98/IMUX35 INT_R_X21Y98/LOGIC_OUTS13 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X21Y98/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y98/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_4_n_0 - 
wires: CLBLL_R_X21Y98/CLBLL_IMUX29 CLBLL_R_X21Y98/CLBLL_LL_C2 CLBLL_R_X21Y98/CLBLL_WW4C2 CLBLL_R_X23Y98/CLBLL_WW4A2 CLBLM_L_X22Y98/CLBLM_WW4C2 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y98/CLBLM_M_C CLBLM_L_X24Y98/CLBLM_WW4A2 INT_L_X20Y98/ER1BEG2 INT_L_X20Y98/WW4END2 INT_L_X22Y98/WW4B2 INT_L_X24Y98/LOGIC_OUTS_L14 INT_L_X24Y98/WW4BEG2 INT_R_X21Y98/ER1END2 INT_R_X21Y98/IMUX29 INT_R_X21Y98/WW4C2 INT_R_X23Y98/WW4A2 VBRK_X60Y102/VBRK_WW4A2 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X24Y98/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y98/INT_L.WW4END2->>ER1BEG2 INT_L_X24Y98/INT_L.LOGIC_OUTS_L14->>WW4BEG2 INT_R_X21Y98/INT_R.ER1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][6]_i_5_n_0 - 
wires: CLBLM_L_X24Y98/CLBLM_IMUX31 CLBLM_L_X24Y98/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y98/CLBLM_M_C5 CLBLM_L_X24Y98/CLBLM_M_D INT_L_X24Y98/IMUX_L31 INT_L_X24Y98/LOGIC_OUTS_L15 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y98/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y98/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_6_n_6 - 
wires: CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y97/CLBLM_M_BMUX CLBLM_L_X24Y98/CLBLM_IMUX28 CLBLM_L_X24Y98/CLBLM_M_C4 INT_L_X24Y97/LOGIC_OUTS_L21 INT_L_X24Y97/NL1BEG2 INT_L_X24Y98/IMUX_L28 INT_L_X24Y98/NL1END2 
pips: CLBLM_L_X24Y97/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X24Y97/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X24Y98/INT_L.NL1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_7_n_5 - 
wires: CLBLL_R_X25Y98/CLBLL_WW2A0 CLBLM_L_X24Y98/CLBLM_IMUX45 CLBLM_L_X24Y98/CLBLM_M_D2 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y98/CLBLM_L_CMUX CLBLM_L_X26Y98/CLBLM_WW2A0 INT_L_X24Y98/BYP_ALT1 INT_L_X24Y98/BYP_BOUNCE1 INT_L_X24Y98/IMUX_L45 INT_L_X24Y98/WW2END0 INT_L_X26Y98/LOGIC_OUTS_L18 INT_L_X26Y98/WW2BEG0 INT_R_X25Y98/WW2A0 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y98/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y98/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y98/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X24Y98/INT_L.WW2END0->>BYP_ALT1 INT_L_X26Y98/INT_L.LOGIC_OUTS_L18->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_8_n_5 - 
wires: CLBLM_L_X24Y98/CLBLM_IMUX43 CLBLM_L_X24Y98/CLBLM_M_D6 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y99/CLBLM_L_CMUX INT_L_X24Y98/IMUX_L43 INT_L_X24Y98/SR1END1 INT_L_X24Y99/LOGIC_OUTS_L18 INT_L_X24Y99/SR1BEG1 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y99/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y98/INT_L.SR1END1->>IMUX_L43 INT_L_X24Y99/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_9_n_5 - 
wires: CLBLL_R_X25Y98/CLBLL_LL_CMUX CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS22 CLBLM_L_X24Y98/CLBLM_IMUX47 CLBLM_L_X24Y98/CLBLM_M_D5 INT_L_X24Y98/IMUX_L47 INT_L_X24Y98/NW2END_S0_0 INT_L_X24Y99/NW2END0 INT_R_X25Y98/LOGIC_OUTS22 INT_R_X25Y98/NW2BEG0 INT_R_X25Y99/NW2A0 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X24Y98/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X24Y98/INT_L.NW2END_S0_0->>IMUX_L47 INT_R_X25Y98/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_1_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_NW4A1 CLBLL_R_X21Y97/CLBLL_SE2A1 CLBLL_R_X21Y98/CLBLL_FAN6 CLBLL_R_X21Y98/CLBLL_L_CE CLBLL_R_X23Y95/CLBLL_EE2A1 CLBLL_R_X25Y95/CLBLL_EE2A1 CLBLL_R_X25Y95/CLBLL_FAN6 CLBLL_R_X25Y95/CLBLL_L_CE CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y93/CLBLM_L_D CLBLM_L_X22Y93/CLBLM_L_DMUX CLBLM_L_X22Y93/CLBLM_NW4A1 CLBLM_L_X22Y94/CLBLM_FAN6 CLBLM_L_X22Y94/CLBLM_L_CE CLBLM_L_X22Y97/CLBLM_FAN7 CLBLM_L_X22Y97/CLBLM_M_CE CLBLM_L_X22Y97/CLBLM_SE2A1 CLBLM_L_X24Y95/CLBLM_EE2A1 CLBLM_L_X24Y95/CLBLM_FAN6 CLBLM_L_X24Y95/CLBLM_L_CE CLBLM_L_X26Y93/CLBLM_FAN7 CLBLM_L_X26Y93/CLBLM_M_CE CLBLM_L_X26Y95/CLBLM_EE2A1 INT_L_X20Y97/NE2BEG1 INT_L_X20Y97/NW6END1 INT_L_X20Y98/NE2A1 INT_L_X22Y93/LOGIC_OUTS_L19 INT_L_X22Y93/NN2BEG1 INT_L_X22Y93/NW6BEG1 INT_L_X22Y94/FAN_ALT6 INT_L_X22Y94/FAN_L6 INT_L_X22Y94/NN2A1 INT_L_X22Y94/SR1END1 INT_L_X22Y95/EE2BEG1 INT_L_X22Y95/NN2END1 INT_L_X22Y95/SR1BEG1 INT_L_X22Y97/BYP_ALT4 INT_L_X22Y97/BYP_BOUNCE4 INT_L_X22Y97/FAN_ALT7 INT_L_X22Y97/FAN_L7 INT_L_X22Y97/SE2END1 INT_L_X24Y95/EE2BEG1 INT_L_X24Y95/EE2END1 INT_L_X24Y95/FAN_ALT6 INT_L_X24Y95/FAN_L6 INT_L_X24Y95/NE2BEG1 INT_L_X24Y96/NE2A1 INT_L_X26Y93/FAN_ALT7 INT_L_X26Y93/FAN_L7 INT_L_X26Y93/SS2END1 INT_L_X26Y94/SS2A1 INT_L_X26Y95/EE2END1 INT_L_X26Y95/SS2BEG1 INT_R_X21Y93/NW6A1 INT_R_X21Y94/NW6B1 INT_R_X21Y95/NW6C1 INT_R_X21Y96/NW6D1 INT_R_X21Y97/NW6E1 INT_R_X21Y97/SE2A1 INT_R_X21Y98/FAN6 INT_R_X21Y98/FAN_ALT6 INT_R_X21Y98/NE2END1 INT_R_X21Y98/SE2BEG1 INT_R_X23Y95/EE2A1 INT_R_X25Y95/EE2A1 INT_R_X25Y95/FAN6 INT_R_X25Y95/FAN_ALT6 INT_R_X25Y95/SL1END1 INT_R_X25Y96/NE2END1 INT_R_X25Y96/SL1BEG1 VBRK_X60Y99/VBRK_EE2A1 
pips: CLBLL_R_X21Y98/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y95/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X22Y93/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X22Y93/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y94/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y97/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y95/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y93/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X20Y97/INT_L.NW6END1->>NE2BEG1 INT_L_X22Y93/INT_L.LOGIC_OUTS_L19->>NN2BEG1 INT_L_X22Y93/INT_L.LOGIC_OUTS_L19->>NW6BEG1 INT_L_X22Y94/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y94/INT_L.SR1END1->>FAN_ALT6 INT_L_X22Y95/INT_L.NN2END1->>EE2BEG1 INT_L_X22Y95/INT_L.NN2END1->>SR1BEG1 INT_L_X22Y97/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y97/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X22Y97/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y97/INT_L.SE2END1->>BYP_ALT4 INT_L_X24Y95/INT_L.EE2END1->>EE2BEG1 INT_L_X24Y95/INT_L.EE2END1->>FAN_ALT6 INT_L_X24Y95/INT_L.EE2END1->>NE2BEG1 INT_L_X24Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y93/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y93/INT_L.SS2END1->>FAN_ALT7 INT_L_X26Y95/INT_L.EE2END1->>SS2BEG1 INT_R_X21Y98/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y98/INT_R.NE2END1->>FAN_ALT6 INT_R_X21Y98/INT_R.NE2END1->>SE2BEG1 INT_R_X25Y95/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y95/INT_R.SL1END1->>FAN_ALT6 INT_R_X25Y96/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[5][7]_i_3_n_0 - 
wires: CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y91/CLBLM_L_C CLBLM_L_X22Y93/CLBLM_IMUX36 CLBLM_L_X22Y93/CLBLM_L_D2 INT_L_X22Y91/LOGIC_OUTS_L10 INT_L_X22Y91/NN2BEG2 INT_L_X22Y92/NN2A2 INT_L_X22Y93/IMUX_L36 INT_L_X22Y93/NN2END2 
pips: CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X22Y91/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X22Y93/INT_L.NN2END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_4_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_EL1BEG1 CLBLL_R_X21Y93/CLBLL_NW2A2 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y92/CLBLM_L_C CLBLM_L_X22Y93/CLBLM_EL1BEG1 CLBLM_L_X22Y93/CLBLM_IMUX42 CLBLM_L_X22Y93/CLBLM_L_D6 CLBLM_L_X22Y93/CLBLM_NW2A2 INT_L_X22Y92/LOGIC_OUTS_L10 INT_L_X22Y92/NW2BEG2 INT_L_X22Y93/EL1END1 INT_L_X22Y93/IMUX_L42 INT_L_X22Y93/NW2A2 INT_R_X21Y93/EL1BEG1 INT_R_X21Y93/NW2END2 
pips: CLBLM_L_X22Y92/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y93/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X22Y92/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X22Y93/INT_L.EL1END1->>IMUX_L42 INT_R_X21Y93/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_10_n_0 - 
wires: CLBLL_R_X23Y97/CLBLL_LL_A CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y97/CLBLM_IMUX47 CLBLM_L_X22Y97/CLBLM_M_D5 INT_L_X22Y97/IMUX_L47 INT_L_X22Y97/NW2END_S0_0 INT_L_X22Y98/NW2END0 INT_R_X23Y97/LOGIC_OUTS12 INT_R_X23Y97/NW2BEG0 INT_R_X23Y98/NW2A0 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y97/INT_L.NW2END_S0_0->>IMUX_L47 INT_R_X23Y97/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_12_n_0 - 
wires: CLBLL_R_X23Y97/CLBLL_IMUX7 CLBLL_R_X23Y97/CLBLL_LL_A1 CLBLL_R_X23Y97/CLBLL_LL_D CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS15 INT_R_X23Y97/IMUX7 INT_R_X23Y97/LOGIC_OUTS15 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y97/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_11_n_0 - 
wires: CLBLM_L_X22Y91/CLBLM_IMUX37 CLBLM_L_X22Y91/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y91/CLBLM_L_A CLBLM_L_X22Y91/CLBLM_L_AMUX CLBLM_L_X22Y91/CLBLM_L_D4 INT_L_X22Y91/IMUX_L37 INT_L_X22Y91/LOGIC_OUTS_L16 
pips: CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X22Y91/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y91/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_13_n_0 - 
wires: CLBLL_R_X23Y97/CLBLL_IMUX45 CLBLL_R_X23Y97/CLBLL_LL_D2 CLBLL_R_X23Y97/CLBLL_WL1END2 CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y98/CLBLL_L_A CLBLM_L_X24Y97/CLBLM_WL1END2 INT_L_X24Y97/WL1BEG2 INT_L_X24Y97/WL1END3 INT_L_X24Y98/WL1END_N1_3 INT_R_X23Y97/IMUX45 INT_R_X23Y97/WL1END2 INT_R_X25Y97/WL1BEG3 INT_R_X25Y98/LOGIC_OUTS8 INT_R_X25Y98/WL1BEG_N3 VBRK_X60Y101/VBRK_WL1END2 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y98/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X24Y97/INT_L.WL1END3->>WL1BEG2 INT_R_X23Y97/INT_R.WL1END2->>IMUX45 INT_R_X25Y98/INT_R.LOGIC_OUTS8->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_6_n_5 - 
wires: CLBLL_R_X23Y97/CLBLL_IMUX43 CLBLL_R_X23Y97/CLBLL_LL_D6 CLBLL_R_X23Y97/CLBLL_WW2A0 CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS22 CLBLM_L_X24Y97/CLBLM_M_CMUX CLBLM_L_X24Y97/CLBLM_WW2A0 INT_L_X22Y97/ER1BEG1 INT_L_X22Y97/WW2END0 INT_L_X24Y97/LOGIC_OUTS_L22 INT_L_X24Y97/WW2BEG0 INT_R_X23Y97/ER1END1 INT_R_X23Y97/IMUX43 INT_R_X23Y97/WW2A0 VBRK_X60Y101/VBRK_WW2A0 
pips: CLBLL_R_X23Y97/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y97/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y97/INT_L.WW2END0->>ER1BEG1 INT_L_X24Y97/INT_L.LOGIC_OUTS_L22->>WW2BEG0 INT_R_X23Y97/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_7_n_4 - 
wires: CLBLL_R_X25Y98/CLBLL_IMUX5 CLBLL_R_X25Y98/CLBLL_L_A6 CLBLL_R_X25Y98/CLBLL_WR1END2 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y98/CLBLM_L_DMUX CLBLM_L_X26Y98/CLBLM_WR1END2 INT_L_X26Y98/LOGIC_OUTS_L19 INT_L_X26Y98/WR1BEG2 INT_R_X25Y98/IMUX5 INT_R_X25Y98/WR1END2 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X26Y98/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y98/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_R_X25Y98/INT_R.WR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_8_n_4 - 
wires: CLBLL_R_X25Y98/CLBLL_IMUX10 CLBLL_R_X25Y98/CLBLL_L_A4 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y99/CLBLM_L_DMUX INT_L_X24Y98/SE2A1 INT_L_X24Y99/LOGIC_OUTS_L19 INT_L_X24Y99/SE2BEG1 INT_R_X25Y98/IMUX10 INT_R_X25Y98/SE2END1 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X24Y99/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y99/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X25Y98/INT_R.SE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_9_n_4 - 
wires: CLBLL_R_X25Y98/CLBLL_IMUX3 CLBLL_R_X25Y98/CLBLL_LL_DMUX CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS23 CLBLL_R_X25Y98/CLBLL_L_A2 INT_R_X25Y98/IMUX3 INT_R_X25Y98/LOGIC_OUTS23 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y98/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X25Y98/INT_R.LOGIC_OUTS23->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_5_n_0 - 
wires: CLBLM_L_X22Y97/CLBLM_IMUX29 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y97/CLBLM_M_C2 CLBLM_L_X22Y97/CLBLM_M_D INT_L_X22Y97/FAN_ALT3 INT_L_X22Y97/FAN_BOUNCE3 INT_L_X22Y97/IMUX_L29 INT_L_X22Y97/LOGIC_OUTS_L15 
pips: CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y97/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y97/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y97/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X22Y97/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[5][7]_i_7_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_LL_C CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS14 CLBLL_R_X21Y91/CLBLL_NE2A2 CLBLM_L_X22Y91/CLBLM_IMUX20 CLBLM_L_X22Y91/CLBLM_L_C2 CLBLM_L_X22Y91/CLBLM_NE2A2 INT_L_X22Y91/IMUX_L20 INT_L_X22Y91/NE2END2 INT_R_X21Y90/LOGIC_OUTS14 INT_R_X21Y90/NE2BEG2 INT_R_X21Y91/NE2A2 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y91/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X22Y91/INT_L.NE2END2->>IMUX_L20 INT_R_X21Y90/INT_R.LOGIC_OUTS14->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5]__0 - 
wires: CLBLL_R_X21Y92/CLBLL_EL1BEG3 CLBLL_R_X21Y92/CLBLL_LL_B CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y92/CLBLM_EL1BEG3 CLBLM_L_X22Y92/CLBLM_IMUX30 CLBLM_L_X22Y92/CLBLM_L_C5 INT_L_X22Y92/EL1END3 INT_L_X22Y92/IMUX_L30 INT_R_X21Y92/EL1BEG3 INT_R_X21Y92/LOGIC_OUTS13 INT_R_X21Y92/NL1BEG0 INT_R_X21Y92/NL1END_S3_0 INT_R_X21Y93/EL1BEG_N3 INT_R_X21Y93/NL1END0 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X22Y92/INT_L.EL1END3->>IMUX_L30 INT_R_X21Y92/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X21Y93/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][0]_i_1_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_BYP5 CLBLL_R_X23Y94/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y94/CLBLL_L_BX CLBLL_R_X23Y94/CLBLL_L_C INT_R_X23Y94/BYP5 INT_R_X23Y94/BYP_ALT3 INT_R_X23Y94/BYP_ALT5 INT_R_X23Y94/BYP_BOUNCE3 INT_R_X23Y94/FAN_ALT3 INT_R_X23Y94/FAN_BOUNCE3 INT_R_X23Y94/LOGIC_OUTS10 INT_R_X23Y95/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X23Y94/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y94/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y94/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X23Y94/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y94/INT_R.BYP_BOUNCE3->>FAN_ALT3 INT_R_X23Y94/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y94/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X23Y94/INT_R.LOGIC_OUTS10->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][0]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][1]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][1]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][2]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][2]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][3]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][3]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][5]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][5]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][6]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][6]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][7]_i_1_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_NN6B1 CLBLL_R_X21Y103/CLBLL_WW4C1 CLBLL_R_X21Y93/CLBLL_LL_D CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y94/CLBLL_ER1BEG0 CLBLL_R_X21Y94/CLBLL_NE2A3 CLBLL_R_X21Y94/CLBLL_NW4A3 CLBLL_R_X21Y99/CLBLL_FAN6 CLBLL_R_X21Y99/CLBLL_FAN7 CLBLL_R_X21Y99/CLBLL_LL_CE CLBLL_R_X21Y99/CLBLL_L_CE CLBLL_R_X23Y103/CLBLL_FAN7 CLBLL_R_X23Y103/CLBLL_LL_CE CLBLL_R_X23Y103/CLBLL_WR1END2 CLBLL_R_X23Y103/CLBLL_WW4A1 CLBLL_R_X23Y104/CLBLL_FAN6 CLBLL_R_X23Y104/CLBLL_L_CE CLBLL_R_X23Y104/CLBLL_WR1END1 CLBLL_R_X23Y94/CLBLL_FAN6 CLBLL_R_X23Y94/CLBLL_L_CE CLBLL_R_X23Y97/CLBLL_NE2A1 CLBLM_L_X20Y103/CLBLM_FAN6 CLBLM_L_X20Y103/CLBLM_L_CE CLBLM_L_X22Y103/CLBLM_WW4C1 CLBLM_L_X22Y94/CLBLM_ER1BEG0 CLBLM_L_X22Y94/CLBLM_NE2A3 CLBLM_L_X22Y94/CLBLM_NW4A3 CLBLM_L_X22Y96/CLBLM_FAN6 CLBLM_L_X22Y96/CLBLM_L_CE CLBLM_L_X24Y103/CLBLM_WR1END2 CLBLM_L_X24Y103/CLBLM_WW4A1 CLBLM_L_X24Y104/CLBLM_WR1END1 CLBLM_L_X24Y97/CLBLM_FAN6 CLBLM_L_X24Y97/CLBLM_L_CE CLBLM_L_X24Y97/CLBLM_NE2A1 INT_L_X20Y103/FAN_ALT6 INT_L_X20Y103/FAN_L6 INT_L_X20Y103/GFAN0 INT_L_X20Y103/WW4END1 INT_L_X20Y98/EL1BEG2 INT_L_X20Y98/NW6END3 INT_L_X22Y103/WW4B1 INT_L_X22Y94/ER1BEG1 INT_L_X22Y94/ER1END0 INT_L_X22Y94/NE2END3 INT_L_X22Y94/NR1BEG3 INT_L_X22Y94/NW6BEG3 INT_L_X22Y95/NL1BEG2 INT_L_X22Y95/NR1END3 INT_L_X22Y96/EL1BEG1 INT_L_X22Y96/FAN_ALT6 INT_L_X22Y96/FAN_L6 INT_L_X22Y96/NL1END2 INT_L_X24Y100/NN6C1 INT_L_X24Y101/NN6D1 INT_L_X24Y102/NN6E1 INT_L_X24Y103/NL1BEG0 INT_L_X24Y103/NL1END_S3_0 INT_L_X24Y103/NN6END1 INT_L_X24Y103/WR1BEG2 INT_L_X24Y103/WW4BEG1 INT_L_X24Y104/NL1END0 INT_L_X24Y104/WR1BEG1 INT_L_X24Y97/FAN_ALT6 INT_L_X24Y97/FAN_L6 INT_L_X24Y97/NE2END1 INT_L_X24Y97/NN6BEG1 INT_L_X24Y98/NN6A1 INT_L_X24Y99/NN6B1 INT_R_X21Y103/WW4C1 INT_R_X21Y93/ER1BEG_S0 INT_R_X21Y93/LOGIC_OUTS15 INT_R_X21Y93/NE2BEG3 INT_R_X21Y94/ER1BEG0 INT_R_X21Y94/NE2A3 INT_R_X21Y94/NW6A3 INT_R_X21Y95/NW6B3 INT_R_X21Y96/NW6C3 INT_R_X21Y97/NW6D3 INT_R_X21Y98/EL1END2 INT_R_X21Y98/NR1BEG2 INT_R_X21Y98/NW6E3 INT_R_X21Y99/FAN6 INT_R_X21Y99/FAN7 INT_R_X21Y99/FAN_ALT6 INT_R_X21Y99/FAN_ALT7 INT_R_X21Y99/FAN_BOUNCE7 INT_R_X21Y99/NR1END2 INT_R_X23Y103/FAN7 INT_R_X23Y103/FAN_ALT7 INT_R_X23Y103/WR1END2 INT_R_X23Y103/WW4A1 INT_R_X23Y104/FAN6 INT_R_X23Y104/FAN_ALT6 INT_R_X23Y104/WR1END1 INT_R_X23Y94/ER1END1 INT_R_X23Y94/FAN6 INT_R_X23Y94/FAN_ALT6 INT_R_X23Y96/EL1END1 INT_R_X23Y96/NE2BEG1 INT_R_X23Y97/NE2A1 VBRK_X60Y101/VBRK_NE2A1 VBRK_X60Y108/VBRK_WR1END2 VBRK_X60Y108/VBRK_WW4A1 VBRK_X60Y109/VBRK_WR1END1 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y99/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y99/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y103/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y104/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y94/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X20Y103/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y96/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y97/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X20Y103/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y103/INT_L.GFAN0->>FAN_ALT6 INT_L_X20Y103/INT_L.WW4END1->>GFAN0 INT_L_X20Y98/INT_L.NW6END3->>EL1BEG2 INT_L_X22Y94/INT_L.ER1END0->>ER1BEG1 INT_L_X22Y94/INT_L.NE2END3->>NR1BEG3 INT_L_X22Y94/INT_L.NE2END3->>NW6BEG3 INT_L_X22Y95/INT_L.NR1END3->>NL1BEG2 INT_L_X22Y96/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y96/INT_L.NL1END2->>EL1BEG1 INT_L_X22Y96/INT_L.NL1END2->>FAN_ALT6 INT_L_X24Y103/INT_L.NN6END1->>NL1BEG0 INT_L_X24Y103/INT_L.NN6END1->>WR1BEG2 INT_L_X24Y103/INT_L.NN6END1->>WW4BEG1 INT_L_X24Y104/INT_L.NL1END0->>WR1BEG1 INT_L_X24Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y97/INT_L.NE2END1->>FAN_ALT6 INT_L_X24Y97/INT_L.NE2END1->>NN6BEG1 INT_R_X21Y93/INT_R.LOGIC_OUTS15->>ER1BEG_S0 INT_R_X21Y93/INT_R.LOGIC_OUTS15->>NE2BEG3 INT_R_X21Y98/INT_R.EL1END2->>NR1BEG2 INT_R_X21Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X21Y99/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X21Y99/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X21Y99/INT_R.NR1END2->>FAN_ALT7 INT_R_X23Y103/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y103/INT_R.WR1END2->>FAN_ALT7 INT_R_X23Y104/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y104/INT_R.WR1END1->>FAN_ALT6 INT_R_X23Y94/INT_R.ER1END1->>FAN_ALT6 INT_R_X23Y94/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y96/INT_R.EL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[6][7]_i_3_n_0 - 
wires: CLBLL_R_X21Y92/CLBLL_LL_D CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y93/CLBLL_IMUX47 CLBLL_R_X21Y93/CLBLL_LL_D5 INT_R_X21Y92/LOGIC_OUTS15 INT_R_X21Y92/NR1BEG3 INT_R_X21Y93/IMUX47 INT_R_X21Y93/NR1END3 
pips: CLBLL_R_X21Y92/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X21Y92/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X21Y93/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][7]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[6][7]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][0]_i_2_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_IMUX11 CLBLL_R_X21Y93/CLBLL_LL_A4 CLBLL_R_X21Y93/CLBLL_LL_B CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS13 INT_R_X21Y93/IMUX11 INT_R_X21Y93/LOGIC_OUTS13 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X21Y93/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X21Y93/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][0]_i_3_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_IMUX24 CLBLL_R_X21Y93/CLBLL_LL_B5 CLBLL_R_X21Y99/CLBLL_LL_C CLBLL_R_X21Y99/CLBLL_LOGIC_OUTS14 INT_R_X21Y92/SR1END3 INT_R_X21Y93/IMUX24 INT_R_X21Y93/SR1BEG3 INT_R_X21Y93/SR1END_N3_3 INT_R_X21Y93/SS6END2 INT_R_X21Y94/SS6E2 INT_R_X21Y95/SS6D2 INT_R_X21Y96/SS6C2 INT_R_X21Y97/SS6B2 INT_R_X21Y98/SS6A2 INT_R_X21Y99/LOGIC_OUTS14 INT_R_X21Y99/SS6BEG2 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y99/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y93/INT_R.SR1END_N3_3->>IMUX24 INT_R_X21Y93/INT_R.SS6END2->>SR1BEG3 INT_R_X21Y99/INT_R.LOGIC_OUTS14->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_14_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_NN2A2 CLBLL_R_X21Y100/CLBLL_IMUX12 CLBLL_R_X21Y100/CLBLL_LL_B6 CLBLL_R_X21Y91/CLBLL_WL1END2 CLBLL_R_X21Y93/CLBLL_IMUX15 CLBLL_R_X21Y93/CLBLL_LL_B1 CLBLL_R_X21Y96/CLBLL_NW4END0 CLBLL_R_X21Y97/CLBLL_IMUX19 CLBLL_R_X21Y97/CLBLL_IMUX44 CLBLL_R_X21Y97/CLBLL_LL_D4 CLBLL_R_X21Y97/CLBLL_L_B2 CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y92/CLBLL_L_A CLBLM_L_X20Y101/CLBLM_IMUX19 CLBLM_L_X20Y101/CLBLM_IMUX27 CLBLM_L_X20Y101/CLBLM_IMUX28 CLBLM_L_X20Y101/CLBLM_IMUX36 CLBLM_L_X20Y101/CLBLM_L_B2 CLBLM_L_X20Y101/CLBLM_L_D2 CLBLM_L_X20Y101/CLBLM_M_B4 CLBLM_L_X20Y101/CLBLM_M_C4 CLBLM_L_X22Y91/CLBLM_WL1END2 CLBLM_L_X22Y96/CLBLM_NW4END0 INT_L_X20Y100/NL1BEG2 INT_L_X20Y100/WR1END3 INT_L_X20Y101/IMUX_L19 INT_L_X20Y101/IMUX_L27 INT_L_X20Y101/IMUX_L28 INT_L_X20Y101/IMUX_L36 INT_L_X20Y101/NL1END2 INT_L_X22Y91/WL1BEG2 INT_L_X22Y91/WL1END3 INT_L_X22Y92/NW6A0 INT_L_X22Y92/WL1END_N1_3 INT_L_X22Y93/NW6B0 INT_L_X22Y94/NW6C0 INT_L_X22Y95/NW6D0 INT_L_X22Y96/NW6E0 INT_R_X21Y100/IMUX12 INT_R_X21Y100/NN2END2 INT_R_X21Y100/WR1BEG3 INT_R_X21Y91/NN2BEG3 INT_R_X21Y91/WL1END2 INT_R_X21Y92/NN2A3 INT_R_X21Y93/IMUX15 INT_R_X21Y93/NN2END3 INT_R_X21Y95/NW6END_S0_0 INT_R_X21Y96/NL1BEG2 INT_R_X21Y96/NL1BEG_N3 INT_R_X21Y96/NW6END0 INT_R_X21Y97/IMUX19 INT_R_X21Y97/IMUX44 INT_R_X21Y97/NL1END2 INT_R_X21Y97/NR1BEG2 INT_R_X21Y98/NN2BEG2 INT_R_X21Y98/NR1END2 INT_R_X21Y99/NN2A2 INT_R_X23Y91/WL1BEG3 INT_R_X23Y92/LOGIC_OUTS8 INT_R_X23Y92/NW6BEG0 INT_R_X23Y92/WL1BEG_N3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y92/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X20Y100/INT_L.WR1END3->>NL1BEG2 INT_L_X20Y101/INT_L.NL1END2->>IMUX_L19 INT_L_X20Y101/INT_L.NL1END2->>IMUX_L27 INT_L_X20Y101/INT_L.NL1END2->>IMUX_L28 INT_L_X20Y101/INT_L.NL1END2->>IMUX_L36 INT_L_X22Y91/INT_L.WL1END3->>WL1BEG2 INT_R_X21Y100/INT_R.NN2END2->>IMUX12 INT_R_X21Y100/INT_R.NN2END2->>WR1BEG3 INT_R_X21Y91/INT_R.WL1END2->>NN2BEG3 INT_R_X21Y93/INT_R.NN2END3->>IMUX15 INT_R_X21Y96/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X21Y96/INT_R.NW6END0->>NL1BEG_N3 INT_R_X21Y97/INT_R.NL1END2->>IMUX19 INT_R_X21Y97/INT_R.NL1END2->>IMUX44 INT_R_X21Y97/INT_R.NL1END2->>NR1BEG2 INT_R_X21Y98/INT_R.NR1END2->>NN2BEG2 INT_R_X23Y92/INT_R.LOGIC_OUTS8->>NW6BEG0 INT_R_X23Y92/INT_R.LOGIC_OUTS8->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[7][0]_i_4_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_IMUX12 CLBLL_R_X21Y93/CLBLL_LL_B6 CLBLL_R_X21Y93/CLBLL_LL_C CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS14 INT_R_X21Y93/IMUX12 INT_R_X21Y93/LOGIC_OUTS14 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X21Y93/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X21Y93/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][0]_i_5_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_IMUX31 CLBLL_R_X21Y93/CLBLL_LL_C5 CLBLL_R_X21Y94/CLBLL_NW2A0 CLBLM_L_X22Y93/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y93/CLBLM_L_A CLBLM_L_X22Y94/CLBLM_NW2A0 INT_L_X22Y93/LOGIC_OUTS_L8 INT_L_X22Y93/NW2BEG0 INT_L_X22Y94/NW2A0 INT_R_X21Y93/IMUX31 INT_R_X21Y93/NW2END_S0_0 INT_R_X21Y94/NW2END0 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X22Y93/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y93/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X21Y93/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][1]_i_2_n_0 - 
wires: CLBLM_L_X20Y102/CLBLM_IMUX26 CLBLM_L_X20Y102/CLBLM_L_B4 CLBLM_L_X20Y105/CLBLM_LOGIC_OUTS8 CLBLM_L_X20Y105/CLBLM_L_A INT_L_X20Y102/IMUX_L26 INT_L_X20Y102/SS2END1 INT_L_X20Y103/SS2A1 INT_L_X20Y104/SR1END1 INT_L_X20Y104/SS2BEG1 INT_L_X20Y105/LOGIC_OUTS_L8 INT_L_X20Y105/SR1BEG1 
pips: CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X20Y105/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X20Y102/INT_L.SS2END1->>IMUX_L26 INT_L_X20Y104/INT_L.SR1END1->>SS2BEG1 INT_L_X20Y105/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][1]_i_3_n_0 - 
wires: BRKH_INT_X20Y99/BRKH_INT_NW6C1 CLBLL_R_X19Y101/CLBLL_NW4END1 CLBLL_R_X19Y102/CLBLL_NE2A1 CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y97/CLBLL_L_B CLBLM_L_X20Y101/CLBLM_NW4END1 CLBLM_L_X20Y102/CLBLM_IMUX25 CLBLM_L_X20Y102/CLBLM_L_B5 CLBLM_L_X20Y102/CLBLM_NE2A1 INT_L_X20Y100/NW6D1 INT_L_X20Y101/NW6E1 INT_L_X20Y102/IMUX_L25 INT_L_X20Y102/NE2END1 INT_L_X20Y97/NW6A1 INT_L_X20Y98/NW6B1 INT_L_X20Y99/NW6C1 INT_R_X19Y101/NE2BEG1 INT_R_X19Y101/NW6END1 INT_R_X19Y102/NE2A1 INT_R_X21Y97/LOGIC_OUTS9 INT_R_X21Y97/NW6BEG1 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X20Y102/INT_L.NE2END1->>IMUX_L25 INT_R_X19Y101/INT_R.NW6END1->>NE2BEG1 INT_R_X21Y97/INT_R.LOGIC_OUTS9->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][1]_i_4_n_0 - 
wires: BRKH_INT_X20Y99/BRKH_INT_SW2END3 BRKH_INT_X21Y99/BRKH_INT_SW2A3 CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y100/CLBLL_L_BMUX CLBLL_R_X21Y97/CLBLL_IMUX14 CLBLL_R_X21Y97/CLBLL_L_B1 INT_L_X20Y100/SW2END_N0_3 INT_L_X20Y97/SE2A3 INT_L_X20Y98/SE2BEG3 INT_L_X20Y98/SL1END3 INT_L_X20Y99/SL1BEG3 INT_L_X20Y99/SW2END3 INT_R_X21Y100/LOGIC_OUTS17 INT_R_X21Y100/SW2BEG3 INT_R_X21Y97/IMUX14 INT_R_X21Y97/SE2END3 INT_R_X21Y99/SW2A3 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X20Y98/INT_L.SL1END3->>SE2BEG3 INT_L_X20Y99/INT_L.SW2END3->>SL1BEG3 INT_R_X21Y100/INT_R.LOGIC_OUTS17->>SW2BEG3 INT_R_X21Y97/INT_R.SE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][1]_i_5_n_0 - 
wires: CLBLL_R_X21Y97/CLBLL_IMUX25 CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y97/CLBLL_L_B5 CLBLL_R_X21Y97/CLBLL_L_C CLBLL_R_X21Y97/CLBLL_L_CMUX INT_R_X21Y97/IMUX25 INT_R_X21Y97/LOGIC_OUTS18 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X21Y97/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X21Y97/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X21Y97/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][2]_i_2_n_0 - 
wires: CLBLM_L_X20Y102/CLBLM_IMUX5 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y102/CLBLM_L_A6 CLBLM_L_X20Y102/CLBLM_L_C INT_L_X20Y102/IMUX_L5 INT_L_X20Y102/LOGIC_OUTS_L10 
pips: CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X20Y102/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y102/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][2]_i_3_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_LL_B CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y102/CLBLM_IMUX10 CLBLM_L_X20Y102/CLBLM_L_A4 INT_L_X20Y100/NN2BEG1 INT_L_X20Y100/WL1END0 INT_L_X20Y101/NN2A1 INT_L_X20Y102/IMUX_L10 INT_L_X20Y102/NN2END1 INT_R_X21Y100/LOGIC_OUTS13 INT_R_X21Y100/WL1BEG0 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X20Y100/INT_L.WL1END0->>NN2BEG1 INT_L_X20Y102/INT_L.NN2END1->>IMUX_L10 INT_R_X21Y100/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][2]_i_4_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX18 CLBLL_R_X21Y100/CLBLL_LL_B2 CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS19 CLBLL_R_X21Y100/CLBLL_L_DMUX INT_R_X21Y100/IMUX18 INT_R_X21Y100/LOGIC_OUTS19 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X21Y100/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X21Y100/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][2]_i_5_n_0 - 
wires: CLBLL_R_X21Y100/CLBLL_IMUX24 CLBLL_R_X21Y100/CLBLL_LL_B5 CLBLL_R_X21Y100/CLBLL_LL_C CLBLL_R_X21Y100/CLBLL_LL_CMUX CLBLL_R_X21Y100/CLBLL_LOGIC_OUTS22 INT_R_X21Y100/IMUX24 INT_R_X21Y100/LOGIC_OUTS22 
pips: CLBLL_R_X21Y100/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X21Y100/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X21Y100/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X21Y100/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][3]_i_2_n_0 - 
wires: CLBLM_L_X20Y102/CLBLM_IMUX11 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS13 CLBLM_L_X20Y102/CLBLM_M_A4 CLBLM_L_X20Y102/CLBLM_M_B INT_L_X20Y102/IMUX_L11 INT_L_X20Y102/LOGIC_OUTS_L13 
pips: CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X20Y102/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X20Y102/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][3]_i_3_n_0 - 
wires: BRKH_INT_X20Y99/BRKH_INT_NW6C3 CLBLL_R_X19Y101/CLBLL_NW4END3 CLBLL_R_X19Y102/CLBLL_NE2A3 CLBLL_R_X21Y97/CLBLL_LL_D CLBLL_R_X21Y97/CLBLL_LOGIC_OUTS15 CLBLM_L_X20Y101/CLBLM_NW4END3 CLBLM_L_X20Y102/CLBLM_IMUX7 CLBLM_L_X20Y102/CLBLM_M_A1 CLBLM_L_X20Y102/CLBLM_NE2A3 INT_L_X20Y100/NW6D3 INT_L_X20Y101/NW6E3 INT_L_X20Y102/IMUX_L7 INT_L_X20Y102/NE2END3 INT_L_X20Y97/NW6A3 INT_L_X20Y98/NW6B3 INT_L_X20Y99/NW6C3 INT_R_X19Y101/NE2BEG3 INT_R_X19Y101/NW6END3 INT_R_X19Y102/NE2A3 INT_R_X21Y97/LOGIC_OUTS15 INT_R_X21Y97/NW6BEG3 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X20Y102/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y102/INT_L.NE2END3->>IMUX_L7 INT_R_X19Y101/INT_R.NW6END3->>NE2BEG3 INT_R_X21Y97/INT_R.LOGIC_OUTS15->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][3]_i_4_n_0 - 
wires: CLBLL_R_X21Y97/CLBLL_IMUX43 CLBLL_R_X21Y97/CLBLL_LL_D6 CLBLL_R_X21Y97/CLBLL_WL1END1 CLBLM_L_X22Y97/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y97/CLBLM_M_AMUX CLBLM_L_X22Y97/CLBLM_WL1END1 INT_L_X22Y97/LOGIC_OUTS_L20 INT_L_X22Y97/WL1BEG1 INT_R_X21Y97/IMUX43 INT_R_X21Y97/WL1END1 
pips: CLBLL_R_X21Y97/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X22Y97/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y97/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X21Y97/INT_R.WL1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][3]_i_5_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_SE6D2 CLBLL_R_X21Y97/CLBLL_ER1BEG3 CLBLL_R_X21Y97/CLBLL_SW2A2 CLBLL_R_X21Y98/CLBLL_SE4C2 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y102/CLBLM_M_C CLBLM_L_X22Y97/CLBLM_ER1BEG3 CLBLM_L_X22Y97/CLBLM_IMUX7 CLBLM_L_X22Y97/CLBLM_M_A1 CLBLM_L_X22Y97/CLBLM_SW2A2 CLBLM_L_X22Y98/CLBLM_SE4C2 INT_L_X20Y102/LOGIC_OUTS_L14 INT_L_X20Y102/SE6BEG2 INT_L_X22Y97/ER1END3 INT_L_X22Y97/IMUX_L7 INT_L_X22Y97/SW2A2 INT_L_X22Y98/ER1END_N3_3 INT_L_X22Y98/SE6END2 INT_L_X22Y98/SW2BEG2 INT_R_X21Y100/SE6C2 INT_R_X21Y101/SE6B2 INT_R_X21Y102/SE6A2 INT_R_X21Y97/ER1BEG3 INT_R_X21Y97/SW2END2 INT_R_X21Y98/SE6E2 INT_R_X21Y99/SE6D2 
pips: CLBLM_L_X20Y102/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y97/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X20Y102/INT_L.LOGIC_OUTS_L14->>SE6BEG2 INT_L_X22Y97/INT_L.ER1END3->>IMUX_L7 INT_L_X22Y98/INT_L.SE6END2->>SW2BEG2 INT_R_X21Y97/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][4]_i_2_n_0 - 
wires: CLBLL_R_X19Y102/CLBLL_IMUX9 CLBLL_R_X19Y102/CLBLL_L_A5 CLBLL_R_X19Y102/CLBLL_SW2A0 CLBLL_R_X21Y103/CLBLL_LL_B CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y102/CLBLM_SW2A0 INT_L_X20Y102/SW2A0 INT_L_X20Y103/SW2BEG0 INT_L_X20Y103/WL1END0 INT_R_X19Y102/IMUX9 INT_R_X19Y102/SW2END0 INT_R_X21Y103/LOGIC_OUTS13 INT_R_X21Y103/WL1BEG0 
pips: CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y103/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X20Y103/INT_L.WL1END0->>SW2BEG0 INT_R_X19Y102/INT_R.SW2END0->>IMUX9 INT_R_X21Y103/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][4]_i_3_n_0 - 
wires: CLBLL_R_X19Y102/CLBLL_IMUX3 CLBLL_R_X19Y102/CLBLL_L_A2 CLBLL_R_X19Y102/CLBLL_NW2A2 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS14 CLBLM_L_X20Y101/CLBLM_M_C CLBLM_L_X20Y102/CLBLM_NW2A2 INT_L_X20Y101/LOGIC_OUTS_L14 INT_L_X20Y101/NW2BEG2 INT_L_X20Y102/NW2A2 INT_R_X19Y102/IMUX3 INT_R_X19Y102/NW2END2 
pips: CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X20Y101/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X20Y101/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X19Y102/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][4]_i_4_n_0 - 
wires: CLBLL_R_X21Y101/CLBLL_WW2A2 CLBLM_L_X20Y101/CLBLM_IMUX29 CLBLM_L_X20Y101/CLBLM_M_C2 CLBLM_L_X22Y101/CLBLM_WW2A2 CLBLM_L_X22Y103/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y103/CLBLM_M_AMUX INT_L_X20Y101/IMUX_L29 INT_L_X20Y101/WW2END2 INT_L_X22Y101/SS2END2 INT_L_X22Y101/WW2BEG2 INT_L_X22Y102/SS2A2 INT_L_X22Y103/LOGIC_OUTS_L20 INT_L_X22Y103/SS2BEG2 INT_R_X21Y101/WW2A2 
pips: CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X22Y103/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X20Y101/INT_L.WW2END2->>IMUX_L29 INT_L_X22Y101/INT_L.SS2END2->>WW2BEG2 INT_L_X22Y103/INT_L.LOGIC_OUTS_L20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][4]_i_5_n_0 - 
wires: CLBLL_R_X19Y101/CLBLL_EL1BEG0 CLBLL_R_X19Y101/CLBLL_LL_B CLBLL_R_X19Y101/CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y101/CLBLM_EL1BEG0 CLBLM_L_X20Y101/CLBLM_IMUX32 CLBLM_L_X20Y101/CLBLM_M_C1 INT_L_X20Y100/EL1END_S3_0 INT_L_X20Y101/EL1END0 INT_L_X20Y101/IMUX_L32 INT_R_X19Y101/EL1BEG0 INT_R_X19Y101/LOGIC_OUTS13 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X20Y101/INT_L.EL1END0->>IMUX_L32 INT_R_X19Y101/INT_R.LOGIC_OUTS13->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][4]_i_6_n_0 - 
wires: CLBLL_R_X19Y101/CLBLL_IMUX27 CLBLL_R_X19Y101/CLBLL_LL_B4 CLBLL_R_X19Y102/CLBLL_LL_A CLBLL_R_X19Y102/CLBLL_LOGIC_OUTS12 INT_R_X19Y101/IMUX27 INT_R_X19Y101/SR1END1 INT_R_X19Y102/LOGIC_OUTS12 INT_R_X19Y102/SR1BEG1 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X19Y102/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X19Y101/INT_R.SR1END1->>IMUX27 INT_R_X19Y102/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][5]_i_2_n_0 - 
wires: CLBLL_R_X21Y104/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y104/CLBLL_L_B CLBLM_L_X20Y101/CLBLM_IMUX3 CLBLM_L_X20Y101/CLBLM_L_A2 INT_L_X20Y101/IMUX_L3 INT_L_X20Y101/SW2END1 INT_R_X21Y101/SW2A1 INT_R_X21Y102/SS2END1 INT_R_X21Y102/SW2BEG1 INT_R_X21Y103/SS2A1 INT_R_X21Y104/LOGIC_OUTS9 INT_R_X21Y104/SS2BEG1 
pips: CLBLL_R_X21Y104/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X20Y101/INT_L.SW2END1->>IMUX_L3 INT_R_X21Y102/INT_R.SS2END1->>SW2BEG1 INT_R_X21Y104/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][5]_i_3_n_0 - 
wires: CLBLM_L_X20Y101/CLBLM_IMUX10 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y101/CLBLM_L_A4 CLBLM_L_X20Y101/CLBLM_L_B INT_L_X20Y101/IMUX_L10 INT_L_X20Y101/LOGIC_OUTS_L9 
pips: CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y101/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][5]_i_4_n_0 - 
wires: CLBLL_R_X21Y103/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y103/CLBLL_L_CMUX CLBLM_L_X20Y101/CLBLM_IMUX16 CLBLM_L_X20Y101/CLBLM_L_B3 INT_L_X20Y101/IMUX_L16 INT_L_X20Y101/SL1END0 INT_L_X20Y102/SL1BEG0 INT_L_X20Y102/SW2END0 INT_R_X21Y102/SW2A0 INT_R_X21Y103/LOGIC_OUTS18 INT_R_X21Y103/SW2BEG0 
pips: CLBLL_R_X21Y103/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X20Y101/INT_L.SL1END0->>IMUX_L16 INT_L_X20Y102/INT_L.SW2END0->>SL1BEG0 INT_R_X21Y103/INT_R.LOGIC_OUTS18->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][5]_i_5_n_0 - 
wires: CLBLL_R_X19Y101/CLBLL_ER1BEG0 CLBLL_R_X19Y101/CLBLL_LOGIC_OUTS10 CLBLL_R_X19Y101/CLBLL_L_C CLBLM_L_X20Y101/CLBLM_ER1BEG0 CLBLM_L_X20Y101/CLBLM_IMUX25 CLBLM_L_X20Y101/CLBLM_L_B5 INT_L_X20Y101/ER1END0 INT_L_X20Y101/IMUX_L25 INT_R_X19Y100/ER1BEG_S0 INT_R_X19Y100/SR1END3 INT_R_X19Y101/ER1BEG0 INT_R_X19Y101/LOGIC_OUTS10 INT_R_X19Y101/SR1BEG3 INT_R_X19Y101/SR1END_N3_3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X20Y101/INT_L.ER1END0->>IMUX_L25 INT_R_X19Y100/INT_R.SR1END3->>ER1BEG_S0 INT_R_X19Y101/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][5]_i_6_n_0 - 
wires: CLBLL_R_X19Y101/CLBLL_IMUX34 CLBLL_R_X19Y101/CLBLL_L_C6 CLBLL_R_X19Y102/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y102/CLBLL_L_B INT_R_X19Y101/IMUX34 INT_R_X19Y101/SL1END1 INT_R_X19Y102/LOGIC_OUTS9 INT_R_X19Y102/SL1BEG1 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X19Y102/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X19Y101/INT_R.SL1END1->>IMUX34 INT_R_X19Y102/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][6]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][6]_i_4_n_0 - 
wires: CLBLM_L_X20Y101/CLBLM_IMUX15 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS15 CLBLM_L_X20Y101/CLBLM_M_B1 CLBLM_L_X20Y101/CLBLM_M_D INT_L_X20Y101/IMUX_L15 INT_L_X20Y101/LOGIC_OUTS_L15 
pips: CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X20Y101/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][6]_i_5_n_0 - 
wires: CLBLM_L_X20Y100/CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y100/CLBLM_M_A CLBLM_L_X20Y101/CLBLM_IMUX17 CLBLM_L_X20Y101/CLBLM_M_B3 INT_L_X20Y100/LOGIC_OUTS_L12 INT_L_X20Y100/NR1BEG0 INT_L_X20Y101/IMUX_L17 INT_L_X20Y101/NR1END0 
pips: CLBLM_L_X20Y100/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X20Y100/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X20Y101/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][6]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][6]_i_6_n_0 - 
wires: CLBLL_R_X19Y102/CLBLL_EL1BEG1 CLBLL_R_X19Y102/CLBLL_LOGIC_OUTS10 CLBLL_R_X19Y102/CLBLL_L_C CLBLM_L_X20Y100/CLBLM_IMUX11 CLBLM_L_X20Y100/CLBLM_M_A4 CLBLM_L_X20Y102/CLBLM_EL1BEG1 INT_L_X20Y100/IMUX_L11 INT_L_X20Y100/SS2END1 INT_L_X20Y101/SS2A1 INT_L_X20Y102/EL1END1 INT_L_X20Y102/SS2BEG1 INT_R_X19Y102/EL1BEG1 INT_R_X19Y102/LOGIC_OUTS10 
pips: CLBLL_R_X19Y102/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X20Y100/INT_L.SS2END1->>IMUX_L11 INT_L_X20Y102/INT_L.EL1END1->>SS2BEG1 INT_R_X19Y102/INT_R.LOGIC_OUTS10->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][6]_i_7_n_0 - 
wires: CLBLL_R_X19Y102/CLBLL_IMUX30 CLBLL_R_X19Y102/CLBLL_LOGIC_OUTS11 CLBLL_R_X19Y102/CLBLL_L_C5 CLBLL_R_X19Y102/CLBLL_L_D INT_R_X19Y102/IMUX30 INT_R_X19Y102/LOGIC_OUTS11 
pips: CLBLL_R_X19Y102/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X19Y102/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X19Y102/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_1_n_0 - 
wires: BRKH_INT_X19Y99/BRKH_INT_NN6E3 CLBLL_R_X19Y101/CLBLL_EL1BEG1 CLBLL_R_X19Y101/CLBLL_EL1BEG2 CLBLL_R_X19Y101/CLBLL_FAN6 CLBLL_R_X19Y101/CLBLL_L_CE CLBLL_R_X19Y102/CLBLL_FAN6 CLBLL_R_X19Y102/CLBLL_L_CE CLBLL_R_X19Y92/CLBLL_LOGIC_OUTS8 CLBLL_R_X19Y92/CLBLL_L_A CLBLL_R_X19Y93/CLBLL_NE2A0 CLBLL_R_X19Y94/CLBLL_NW2A3 CLBLL_R_X21Y93/CLBLL_FAN7 CLBLL_R_X21Y93/CLBLL_LL_CE CLBLM_L_X20Y101/CLBLM_EL1BEG1 CLBLM_L_X20Y101/CLBLM_EL1BEG2 CLBLM_L_X20Y101/CLBLM_FAN6 CLBLM_L_X20Y101/CLBLM_FAN7 CLBLM_L_X20Y101/CLBLM_L_CE CLBLM_L_X20Y101/CLBLM_M_CE CLBLM_L_X20Y102/CLBLM_FAN6 CLBLM_L_X20Y102/CLBLM_FAN7 CLBLM_L_X20Y102/CLBLM_L_CE CLBLM_L_X20Y102/CLBLM_M_CE CLBLM_L_X20Y93/CLBLM_NE2A0 CLBLM_L_X20Y94/CLBLM_NW2A3 INT_L_X20Y101/EL1END1 INT_L_X20Y101/EL1END2 INT_L_X20Y101/FAN_ALT6 INT_L_X20Y101/FAN_ALT7 INT_L_X20Y101/FAN_L6 INT_L_X20Y101/FAN_L7 INT_L_X20Y101/NR1BEG1 INT_L_X20Y101/NR1BEG2 INT_L_X20Y102/FAN_ALT6 INT_L_X20Y102/FAN_ALT7 INT_L_X20Y102/FAN_L6 INT_L_X20Y102/FAN_L7 INT_L_X20Y102/NR1END1 INT_L_X20Y102/NR1END2 INT_L_X20Y92/NE2END_S3_0 INT_L_X20Y93/EL1BEG2 INT_L_X20Y93/NE2END0 INT_L_X20Y93/NL1BEG_N3 INT_L_X20Y93/NW2BEG3 INT_L_X20Y94/NW2A3 INT_R_X19Y100/NL1BEG2 INT_R_X19Y100/NN6END3 INT_R_X19Y100/NR1BEG3 INT_R_X19Y101/EL1BEG1 INT_R_X19Y101/EL1BEG2 INT_R_X19Y101/FAN6 INT_R_X19Y101/FAN_ALT6 INT_R_X19Y101/NL1BEG2 INT_R_X19Y101/NL1END2 INT_R_X19Y101/NR1END3 INT_R_X19Y102/FAN6 INT_R_X19Y102/FAN_ALT6 INT_R_X19Y102/NL1END2 INT_R_X19Y92/LOGIC_OUTS8 INT_R_X19Y92/NE2BEG0 INT_R_X19Y93/NE2A0 INT_R_X19Y94/NN6BEG3 INT_R_X19Y94/NW2END3 INT_R_X19Y95/NN6A3 INT_R_X19Y96/NN6B3 INT_R_X19Y97/NN6C3 INT_R_X19Y98/NN6D3 INT_R_X19Y99/NN6E3 INT_R_X21Y93/EL1END2 INT_R_X21Y93/FAN7 INT_R_X21Y93/FAN_ALT7 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X19Y102/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X19Y92/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y93/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X20Y101/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X20Y101/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X20Y102/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X20Y102/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X20Y101/INT_L.EL1END1->>FAN_ALT6 INT_L_X20Y101/INT_L.EL1END1->>NR1BEG1 INT_L_X20Y101/INT_L.EL1END2->>FAN_ALT7 INT_L_X20Y101/INT_L.EL1END2->>NR1BEG2 INT_L_X20Y101/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y101/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y102/INT_L.FAN_ALT6->>FAN_L6 INT_L_X20Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X20Y102/INT_L.NR1END1->>FAN_ALT6 INT_L_X20Y102/INT_L.NR1END2->>FAN_ALT7 INT_L_X20Y93/INT_L.NE2END0->>NL1BEG_N3 INT_L_X20Y93/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X20Y93/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X19Y100/INT_R.NN6END3->>NL1BEG2 INT_R_X19Y100/INT_R.NN6END3->>NR1BEG3 INT_R_X19Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X19Y101/INT_R.NL1END2->>EL1BEG1 INT_R_X19Y101/INT_R.NL1END2->>FAN_ALT6 INT_R_X19Y101/INT_R.NR1END3->>EL1BEG2 INT_R_X19Y101/INT_R.NR1END3->>NL1BEG2 INT_R_X19Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X19Y102/INT_R.NL1END2->>FAN_ALT6 INT_R_X19Y92/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X19Y94/INT_R.NW2END3->>NN6BEG3 INT_R_X21Y93/INT_R.EL1END2->>FAN_ALT7 INT_R_X21Y93/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

regfil[7][7]_i_3_n_0 - 
wires: CLBLL_R_X19Y92/CLBLL_IMUX0 CLBLL_R_X19Y92/CLBLL_L_A3 CLBLL_R_X19Y92/CLBLL_WW4END3 CLBLL_R_X21Y92/CLBLL_WW4B3 CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y92/CLBLL_L_D CLBLM_L_X20Y92/CLBLM_WW4END3 CLBLM_L_X22Y92/CLBLM_WW4B3 INT_L_X20Y92/WW4C3 INT_L_X22Y92/WW4A3 INT_R_X19Y91/SR1END3 INT_R_X19Y92/IMUX0 INT_R_X19Y92/SR1BEG3 INT_R_X19Y92/SR1END_N3_3 INT_R_X19Y92/WW4END3 INT_R_X21Y92/WW4B3 INT_R_X23Y92/LOGIC_OUTS11 INT_R_X23Y92/WW4BEG3 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y92/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X19Y92/INT_R.SR1END_N3_3->>IMUX0 INT_R_X19Y92/INT_R.WW4END3->>SR1BEG3 INT_R_X23Y92/INT_R.LOGIC_OUTS11->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_4_n_0 - 
wires: CLBLL_R_X19Y92/CLBLL_IMUX9 CLBLL_R_X19Y92/CLBLL_L_A5 CLBLL_R_X19Y92/CLBLL_WW2END3 CLBLL_R_X21Y92/CLBLL_LL_BMUX CLBLL_R_X21Y92/CLBLL_LOGIC_OUTS21 CLBLM_L_X20Y92/CLBLM_WW2END3 INT_L_X20Y92/WW2A3 INT_R_X19Y92/IMUX9 INT_R_X19Y92/SR1BEG_S0 INT_R_X19Y92/WW2END3 INT_R_X19Y93/WW2END_N0_3 INT_R_X21Y92/LOGIC_OUTS21 INT_R_X21Y92/WW2BEG3 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y92/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X19Y92/INT_R.SR1BEG_S0->>IMUX9 INT_R_X19Y92/INT_R.WW2END3->>SR1BEG_S0 INT_R_X21Y92/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_5_n_0 - 
wires: CLBLL_R_X19Y92/CLBLL_IMUX6 CLBLL_R_X19Y92/CLBLL_L_A1 CLBLL_R_X19Y92/CLBLL_WR1END3 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y92/CLBLM_L_C CLBLM_L_X20Y92/CLBLM_WR1END3 INT_L_X20Y92/LOGIC_OUTS_L10 INT_L_X20Y92/WR1BEG3 INT_R_X19Y92/IMUX6 INT_R_X19Y92/WR1END3 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X20Y92/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y92/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X19Y92/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_6_n_0 - 
wires: CLBLL_R_X19Y92/CLBLL_IMUX10 CLBLL_R_X19Y92/CLBLL_LOGIC_OUTS9 CLBLL_R_X19Y92/CLBLL_L_A4 CLBLL_R_X19Y92/CLBLL_L_B INT_R_X19Y92/IMUX10 INT_R_X19Y92/LOGIC_OUTS9 
pips: CLBLL_R_X19Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X19Y92/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X19Y92/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_10_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX46 CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y92/CLBLL_L_B CLBLL_R_X23Y92/CLBLL_L_BMUX CLBLL_R_X23Y92/CLBLL_L_D5 INT_R_X23Y92/IMUX46 INT_R_X23Y92/LOGIC_OUTS17 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y92/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X23Y92/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X23Y92/INT_R.LOGIC_OUTS17->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_17_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y89/CLBLL_L_B CLBLL_R_X23Y92/CLBLL_IMUX16 CLBLL_R_X23Y92/CLBLL_L_B3 INT_R_X23Y89/LOGIC_OUTS9 INT_R_X23Y89/NN2BEG1 INT_R_X23Y90/NN2A1 INT_R_X23Y91/NL1BEG0 INT_R_X23Y91/NL1END_S3_0 INT_R_X23Y91/NN2END1 INT_R_X23Y92/IMUX16 INT_R_X23Y92/NL1END0 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X23Y89/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X23Y91/INT_R.NN2END1->>NL1BEG0 INT_R_X23Y92/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_18_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX19 CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y92/CLBLL_L_B2 CLBLL_R_X23Y92/CLBLL_L_C INT_R_X23Y92/FAN_ALT5 INT_R_X23Y92/FAN_BOUNCE5 INT_R_X23Y92/IMUX19 INT_R_X23Y92/LOGIC_OUTS10 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y92/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y92/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y92/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X23Y92/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[7]__0 - 
wires: CLBLM_L_X20Y92/CLBLM_IMUX34 CLBLM_L_X20Y92/CLBLM_LOGIC_OUTS9 CLBLM_L_X20Y92/CLBLM_L_B CLBLM_L_X20Y92/CLBLM_L_C6 INT_L_X20Y92/IMUX_L34 INT_L_X20Y92/LOGIC_OUTS_L9 
pips: CLBLM_L_X20Y92/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X20Y92/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X20Y92/INT_L.LOGIC_OUTS_L9->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_15_n_0 - 
wires: CLBLL_R_X21Y102/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y102/CLBLL_L_AMUX CLBLM_L_X20Y101/CLBLM_IMUX42 CLBLM_L_X20Y101/CLBLM_L_D6 INT_L_X20Y101/FAN_ALT1 INT_L_X20Y101/FAN_BOUNCE1 INT_L_X20Y101/IMUX_L42 INT_L_X20Y101/SW2END2 INT_R_X21Y101/SW2A2 INT_R_X21Y102/LOGIC_OUTS16 INT_R_X21Y102/SW2BEG2 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X20Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X20Y101/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X20Y101/INT_L.SW2END2->>FAN_ALT1 INT_R_X21Y102/INT_R.LOGIC_OUTS16->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_16_n_0 - 
wires: CLBLM_L_X20Y101/CLBLM_IMUX37 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS10 CLBLM_L_X20Y101/CLBLM_L_C CLBLM_L_X20Y101/CLBLM_L_D4 INT_L_X20Y101/IMUX_L37 INT_L_X20Y101/LOGIC_OUTS_L10 
pips: CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X20Y101/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X20Y101/INT_L.LOGIC_OUTS_L10->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_19_n_0 - 
wires: CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y101/CLBLL_L_C CLBLM_L_X20Y101/CLBLM_IMUX30 CLBLM_L_X20Y101/CLBLM_L_C5 INT_L_X20Y101/IMUX_L30 INT_L_X20Y101/WR1END3 INT_R_X21Y101/LOGIC_OUTS10 INT_R_X21Y101/WR1BEG3 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X20Y101/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X20Y101/INT_L.WR1END3->>IMUX_L30 INT_R_X21Y101/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

auxcar0 - 
wires: CLBLL_R_X23Y92/CLBLL_IMUX30 CLBLL_R_X23Y92/CLBLL_L_C5 CLBLL_R_X23Y93/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y93/CLBLL_L_D INT_R_X23Y92/IMUX30 INT_R_X23Y92/SL1END3 INT_R_X23Y93/LOGIC_OUTS11 INT_R_X23Y93/SL1BEG3 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y93/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X23Y92/INT_R.SL1END3->>IMUX30 INT_R_X23Y93/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_8_n_0 - 
wires: CLBLL_R_X19Y101/CLBLL_IMUX26 CLBLL_R_X19Y101/CLBLL_L_B4 CLBLL_R_X19Y101/CLBLL_SW2A3 CLBLM_L_X20Y101/CLBLM_SW2A3 CLBLM_L_X20Y102/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y102/CLBLM_L_D INT_L_X20Y101/SW2A3 INT_L_X20Y102/LOGIC_OUTS_L11 INT_L_X20Y102/SW2BEG3 INT_R_X19Y101/IMUX26 INT_R_X19Y101/SR1BEG_S0 INT_R_X19Y101/SW2END3 INT_R_X19Y102/SW2END_N0_3 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X20Y102/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y102/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_R_X19Y101/INT_R.SR1BEG_S0->>IMUX26 INT_R_X19Y101/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil[7][7]_i_9_n_0 - 
wires: CLBLL_R_X19Y101/CLBLL_IMUX14 CLBLL_R_X19Y101/CLBLL_L_B1 CLBLL_R_X19Y101/CLBLL_WL1END2 CLBLM_L_X20Y101/CLBLM_LOGIC_OUTS11 CLBLM_L_X20Y101/CLBLM_L_D CLBLM_L_X20Y101/CLBLM_WL1END2 INT_L_X20Y101/LOGIC_OUTS_L11 INT_L_X20Y101/WL1BEG2 INT_R_X19Y101/IMUX14 INT_R_X19Y101/WL1END2 
pips: CLBLL_R_X19Y101/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X20Y101/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X20Y101/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X19Y101/INT_R.WL1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][0]_i_14_n_0 - 
wires: BRKH_CLB_X22Y99/BRKH_CLB_COUT0_L CLBLM_L_X22Y100/CLBLM_M_CIN CLBLM_L_X22Y99/CLBLM_M_COUT CLBLM_L_X22Y99/CLBLM_M_COUT_N 
pips: CLBLM_L_X22Y99/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][0]_i_5_n_0 - 
wires: CLBLM_L_X22Y100/CLBLM_L_COUT CLBLM_L_X22Y100/CLBLM_L_COUT_N CLBLM_L_X22Y101/CLBLM_L_CIN 
pips: CLBLM_L_X22Y100/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][0]_i_9_n_0 - 
wires: BRKH_CLB_X22Y99/BRKH_CLB_COUT1_L CLBLM_L_X22Y100/CLBLM_L_CIN CLBLM_L_X22Y99/CLBLM_L_COUT CLBLM_L_X22Y99/CLBLM_L_COUT_N 
pips: CLBLM_L_X22Y99/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][0]_i_6_n_0 - 
wires: CLBLM_L_X22Y100/CLBLM_M_COUT CLBLM_L_X22Y100/CLBLM_M_COUT_N CLBLM_L_X22Y101/CLBLM_M_CIN 
pips: CLBLM_L_X22Y100/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_4_n_0 - 
wires: CLBLM_L_X22Y101/CLBLM_L_COUT CLBLM_L_X22Y101/CLBLM_L_COUT_N CLBLM_L_X22Y102/CLBLM_L_CIN 
pips: CLBLM_L_X22Y101/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[0][4]_i_5_n_0 - 
wires: CLBLM_L_X22Y101/CLBLM_M_COUT CLBLM_L_X22Y101/CLBLM_M_COUT_N CLBLM_L_X22Y102/CLBLM_M_CIN 
pips: CLBLM_L_X22Y101/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][3]_i_8_n_0 - 
wires: CLBLL_R_X21Y94/CLBLL_L_COUT CLBLL_R_X21Y94/CLBLL_L_COUT_N CLBLL_R_X21Y95/CLBLL_L_CIN 
pips: CLBLL_R_X21Y94/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[1][4]_i_7_n_0 - 
wires: CLBLM_L_X22Y97/CLBLM_L_COUT CLBLM_L_X22Y97/CLBLM_L_COUT_N CLBLM_L_X22Y98/CLBLM_L_CIN 
pips: CLBLM_L_X22Y97/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][0]_i_11_n_0 - 
wires: BRKH_CLB_X23Y99/BRKH_CLB_COUT1_R CLBLL_R_X23Y100/CLBLL_LL_CIN CLBLL_R_X23Y99/CLBLL_LL_COUT CLBLL_R_X23Y99/CLBLL_LL_COUT_N 
pips: CLBLL_R_X23Y99/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][0]_i_4_n_0 - 
wires: CLBLL_R_X23Y100/CLBLL_L_COUT CLBLL_R_X23Y100/CLBLL_L_COUT_N CLBLL_R_X23Y101/CLBLL_L_CIN 
pips: CLBLL_R_X23Y100/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][0]_i_6_n_0 - 
wires: BRKH_CLB_X23Y99/BRKH_CLB_COUT0_R CLBLL_R_X23Y100/CLBLL_L_CIN CLBLL_R_X23Y99/CLBLL_L_COUT CLBLL_R_X23Y99/CLBLL_L_COUT_N 
pips: CLBLL_R_X23Y99/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][0]_i_5_n_0 - 
wires: CLBLL_R_X23Y100/CLBLL_LL_COUT CLBLL_R_X23Y100/CLBLL_LL_COUT_N CLBLL_R_X23Y101/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y100/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_4_n_0 - 
wires: CLBLL_R_X23Y101/CLBLL_L_COUT CLBLL_R_X23Y101/CLBLL_L_COUT_N CLBLL_R_X23Y102/CLBLL_L_CIN 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[2][4]_i_5_n_0 - 
wires: CLBLL_R_X23Y101/CLBLL_LL_COUT CLBLL_R_X23Y101/CLBLL_LL_COUT_N CLBLL_R_X23Y102/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y101/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[3][4]_i_4_n_0 - 
wires: CLBLL_R_X23Y96/CLBLL_L_COUT CLBLL_R_X23Y96/CLBLL_L_COUT_N CLBLL_R_X23Y97/CLBLL_L_CIN 
pips: CLBLL_R_X23Y96/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][0]_i_12_n_0 - 
wires: CLBLL_R_X25Y101/CLBLL_L_COUT CLBLL_R_X25Y101/CLBLL_L_COUT_N CLBLL_R_X25Y102/CLBLL_L_CIN 
pips: CLBLL_R_X25Y101/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][0]_i_4_n_0 - 
wires: CLBLL_R_X25Y103/CLBLL_LL_COUT CLBLL_R_X25Y103/CLBLL_LL_COUT_N CLBLL_R_X25Y104/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y103/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][0]_i_7_n_0 - 
wires: CLBLL_R_X25Y102/CLBLL_LL_COUT CLBLL_R_X25Y102/CLBLL_LL_COUT_N CLBLL_R_X25Y103/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y102/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][0]_i_5_n_0 - 
wires: CLBLL_R_X25Y102/CLBLL_L_COUT CLBLL_R_X25Y102/CLBLL_L_COUT_N CLBLL_R_X25Y103/CLBLL_L_CIN 
pips: CLBLL_R_X25Y102/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_5_n_0 - 
wires: BRKH_CLB_X26Y99/BRKH_CLB_COUT1_L CLBLM_L_X26Y100/CLBLM_L_CIN CLBLM_L_X26Y99/CLBLM_L_COUT CLBLM_L_X26Y99/CLBLM_L_COUT_N 
pips: CLBLM_L_X26Y99/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_7_n_0 - 
wires: CLBLM_L_X26Y98/CLBLM_L_COUT CLBLM_L_X26Y98/CLBLM_L_COUT_N CLBLM_L_X26Y99/CLBLM_L_CIN 
pips: CLBLM_L_X26Y98/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_6_n_0 - 
wires: CLBLM_L_X24Y100/CLBLM_L_COUT CLBLM_L_X24Y100/CLBLM_L_COUT_N CLBLM_L_X24Y101/CLBLM_L_CIN 
pips: CLBLM_L_X24Y100/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_8_n_0 - 
wires: BRKH_CLB_X24Y99/BRKH_CLB_COUT1_L CLBLM_L_X24Y100/CLBLM_L_CIN CLBLM_L_X24Y99/CLBLM_L_COUT CLBLM_L_X24Y99/CLBLM_L_COUT_N 
pips: CLBLM_L_X24Y99/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][3]_i_7_n_0 - 
wires: BRKH_CLB_X25Y99/BRKH_CLB_COUT1_R CLBLL_R_X25Y100/CLBLL_LL_CIN CLBLL_R_X25Y99/CLBLL_LL_COUT CLBLL_R_X25Y99/CLBLL_LL_COUT_N 
pips: CLBLL_R_X25Y99/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][6]_i_9_n_0 - 
wires: CLBLL_R_X25Y98/CLBLL_LL_COUT CLBLL_R_X25Y98/CLBLL_LL_COUT_N CLBLL_R_X25Y99/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][4]_i_4_n_0 - 
wires: CLBLL_R_X25Y104/CLBLL_LL_COUT CLBLL_R_X25Y104/CLBLL_LL_COUT_N CLBLL_R_X25Y105/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y104/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[4][4]_i_5_n_0 - 
wires: CLBLL_R_X25Y103/CLBLL_L_COUT CLBLL_R_X25Y103/CLBLL_L_COUT_N CLBLL_R_X25Y104/CLBLL_L_CIN 
pips: CLBLL_R_X25Y103/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_6_n_0 - 
wires: CLBLM_L_X26Y97/CLBLM_L_COUT CLBLM_L_X26Y97/CLBLM_L_COUT_N CLBLM_L_X26Y98/CLBLM_L_CIN 
pips: CLBLM_L_X26Y97/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_7_n_0 - 
wires: CLBLM_L_X24Y98/CLBLM_L_COUT CLBLM_L_X24Y98/CLBLM_L_COUT_N CLBLM_L_X24Y99/CLBLM_L_CIN 
pips: CLBLM_L_X24Y98/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][3]_i_8_n_0 - 
wires: CLBLL_R_X25Y97/CLBLL_LL_COUT CLBLL_R_X25Y97/CLBLL_LL_COUT_N CLBLL_R_X25Y98/CLBLL_LL_CIN 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[5][4]_i_6_n_0 - 
wires: CLBLM_L_X24Y96/CLBLM_M_COUT CLBLM_L_X24Y96/CLBLM_M_COUT_N CLBLM_L_X24Y97/CLBLM_M_CIN 
pips: CLBLM_L_X24Y96/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

regfil_reg[7][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sign_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sign - 
wires: CLBLL_R_X23Y94/CLBLL_EE2A3 CLBLM_L_X22Y94/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y94/CLBLM_L_D CLBLM_L_X24Y94/CLBLM_EE2A3 CLBLM_L_X24Y94/CLBLM_IMUX23 CLBLM_L_X24Y94/CLBLM_L_C3 INT_L_X22Y94/EE2BEG3 INT_L_X22Y94/LOGIC_OUTS_L11 INT_L_X24Y94/EE2END3 INT_L_X24Y94/IMUX_L23 INT_R_X23Y94/EE2A3 VBRK_X60Y98/VBRK_EE2A3 
pips: CLBLM_L_X22Y94/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X22Y94/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X24Y94/INT_L.EE2END3->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sign_reg_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX15 CLBLL_R_X25Y91/CLBLL_IMUX7 CLBLL_R_X25Y91/CLBLL_LL_A1 CLBLL_R_X25Y91/CLBLL_LL_B1 CLBLM_L_X24Y94/CLBLM_IMUX20 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y94/CLBLM_L_C2 CLBLM_L_X24Y94/CLBLM_L_CQ CLBLM_L_X24Y97/CLBLM_IMUX36 CLBLM_L_X24Y97/CLBLM_L_D2 INT_L_X24Y92/ER1BEG3 INT_L_X24Y92/SS2END2 INT_L_X24Y93/SS2A2 INT_L_X24Y94/IMUX_L20 INT_L_X24Y94/LOGIC_OUTS_L2 INT_L_X24Y94/NN2BEG2 INT_L_X24Y94/SS2BEG2 INT_L_X24Y95/NN2A2 INT_L_X24Y96/NN2END2 INT_L_X24Y96/NR1BEG2 INT_L_X24Y97/IMUX_L36 INT_L_X24Y97/NR1END2 INT_R_X25Y91/IMUX15 INT_R_X25Y91/IMUX7 INT_R_X25Y91/SL1END3 INT_R_X25Y92/ER1END3 INT_R_X25Y92/SL1BEG3 INT_R_X25Y93/ER1END_N3_3 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X24Y94/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y97/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X24Y92/INT_L.SS2END2->>ER1BEG3 INT_L_X24Y94/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X24Y94/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X24Y94/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X24Y96/INT_L.NN2END2->>NR1BEG2 INT_L_X24Y97/INT_L.NR1END2->>IMUX_L36 INT_R_X25Y91/INT_R.SL1END3->>IMUX15 INT_R_X25Y91/INT_R.SL1END3->>IMUX7 INT_R_X25Y92/INT_R.ER1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

sp[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[3]_i_3_n_7 - 
wires: CLBLL_R_X27Y93/CLBLL_SE2A2 CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y95/CLBLL_L_AMUX CLBLL_R_X29Y93/CLBLL_IMUX26 CLBLL_R_X29Y93/CLBLL_IMUX3 CLBLL_R_X29Y93/CLBLL_L_A2 CLBLL_R_X29Y93/CLBLL_L_B4 CLBLM_L_X28Y93/CLBLM_IMUX37 CLBLM_L_X28Y93/CLBLM_L_D4 CLBLM_L_X28Y93/CLBLM_SE2A2 INT_L_X28Y93/EL1BEG1 INT_L_X28Y93/IMUX_L37 INT_L_X28Y93/SE2END2 INT_R_X27Y93/SE2A2 INT_R_X27Y94/SE2BEG2 INT_R_X27Y94/SL1END2 INT_R_X27Y95/LOGIC_OUTS16 INT_R_X27Y95/SL1BEG2 INT_R_X29Y93/EL1END1 INT_R_X29Y93/IMUX26 INT_R_X29Y93/IMUX3 
pips: CLBLL_R_X27Y95/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X28Y93/INT_L.SE2END2->>EL1BEG1 INT_L_X28Y93/INT_L.SE2END2->>IMUX_L37 INT_R_X27Y94/INT_R.SL1END2->>SE2BEG2 INT_R_X27Y95/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X29Y93/INT_R.EL1END1->>IMUX26 INT_R_X29Y93/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[0]_i_2_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6A2 CLBLL_R_X25Y97/CLBLL_IMUX20 CLBLL_R_X25Y97/CLBLL_L_C2 CLBLL_R_X25Y97/CLBLL_WL1END1 CLBLL_R_X27Y102/CLBLL_IMUX38 CLBLL_R_X27Y102/CLBLL_LL_D3 CLBLL_R_X27Y102/CLBLL_WW2END2 CLBLL_R_X27Y104/CLBLL_EE2A2 CLBLL_R_X27Y104/CLBLL_IMUX29 CLBLL_R_X27Y104/CLBLL_LL_C2 CLBLL_R_X27Y104/CLBLL_WR1END3 CLBLL_R_X27Y105/CLBLL_IMUX20 CLBLL_R_X27Y105/CLBLL_IMUX28 CLBLL_R_X27Y105/CLBLL_LL_C4 CLBLL_R_X27Y105/CLBLL_L_C2 CLBLL_R_X27Y92/CLBLL_ER1BEG3 CLBLL_R_X27Y92/CLBLL_IMUX21 CLBLL_R_X27Y92/CLBLL_L_C4 CLBLL_R_X27Y93/CLBLL_IMUX30 CLBLL_R_X27Y93/CLBLL_L_C5 CLBLL_R_X27Y94/CLBLL_ER1BEG2 CLBLL_R_X27Y94/CLBLL_IMUX28 CLBLL_R_X27Y94/CLBLL_IMUX33 CLBLL_R_X27Y94/CLBLL_LL_C4 CLBLL_R_X27Y94/CLBLL_L_C1 CLBLL_R_X27Y99/CLBLL_IMUX28 CLBLL_R_X27Y99/CLBLL_LL_C4 CLBLL_R_X29Y93/CLBLL_IMUX6 CLBLL_R_X29Y93/CLBLL_L_A1 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y92/CLBLM_L_AMUX CLBLM_L_X26Y94/CLBLM_IMUX20 CLBLM_L_X26Y94/CLBLM_IMUX29 CLBLM_L_X26Y94/CLBLM_L_C2 CLBLM_L_X26Y94/CLBLM_M_C2 CLBLM_L_X26Y95/CLBLM_IMUX41 CLBLM_L_X26Y95/CLBLM_L_D1 CLBLM_L_X26Y96/CLBLM_IMUX42 CLBLM_L_X26Y96/CLBLM_L_D6 CLBLM_L_X26Y97/CLBLM_WL1END1 CLBLM_L_X28Y102/CLBLM_WW2END2 CLBLM_L_X28Y104/CLBLM_EE2A2 CLBLM_L_X28Y104/CLBLM_WR1END3 CLBLM_L_X28Y92/CLBLM_ER1BEG3 CLBLM_L_X28Y94/CLBLM_ER1BEG2 CLBLM_L_X28Y94/CLBLM_IMUX45 CLBLM_L_X28Y94/CLBLM_M_D2 INT_L_X26Y100/NN6B2 INT_L_X26Y101/NN6C2 INT_L_X26Y102/NN6D2 INT_L_X26Y103/NN6E2 INT_L_X26Y104/EE2BEG2 INT_L_X26Y104/NN6END2 INT_L_X26Y92/LOGIC_OUTS_L16 INT_L_X26Y92/NE2BEG2 INT_L_X26Y92/NN2BEG2 INT_L_X26Y92/NN6BEG2 INT_L_X26Y93/NE2A2 INT_L_X26Y93/NN2A2 INT_L_X26Y93/NN6A2 INT_L_X26Y94/EL1BEG1 INT_L_X26Y94/IMUX_L20 INT_L_X26Y94/IMUX_L29 INT_L_X26Y94/NL1BEG1 INT_L_X26Y94/NN2END2 INT_L_X26Y94/NN6B2 INT_L_X26Y94/WR1END3 INT_L_X26Y95/IMUX_L41 INT_L_X26Y95/NL1END1 INT_L_X26Y95/NN6C2 INT_L_X26Y95/NR1BEG1 INT_L_X26Y96/IMUX_L42 INT_L_X26Y96/NN6D2 INT_L_X26Y96/NR1END1 INT_L_X26Y97/NN6E2 INT_L_X26Y97/SR1END2 INT_L_X26Y97/WL1BEG1 INT_L_X26Y98/NE2BEG2 INT_L_X26Y98/NN6BEG2 INT_L_X26Y98/NN6END2 INT_L_X26Y98/SR1BEG2 INT_L_X26Y99/NE2A2 INT_L_X26Y99/NN6A2 INT_L_X28Y102/WW2A2 INT_L_X28Y103/SE2A2 INT_L_X28Y104/EE2END2 INT_L_X28Y104/SE2BEG2 INT_L_X28Y104/WR1BEG3 INT_L_X28Y92/ER1END3 INT_L_X28Y92/NE2BEG3 INT_L_X28Y93/ER1END_N3_3 INT_L_X28Y93/NE2A3 INT_L_X28Y94/ER1END2 INT_L_X28Y94/IMUX_L45 INT_R_X25Y97/IMUX20 INT_R_X25Y97/WL1END1 INT_R_X27Y102/IMUX38 INT_R_X27Y102/WW2END2 INT_R_X27Y104/EE2A2 INT_R_X27Y104/IMUX29 INT_R_X27Y104/NL1BEG2 INT_R_X27Y104/WR1END3 INT_R_X27Y105/IMUX20 INT_R_X27Y105/IMUX28 INT_R_X27Y105/NL1END2 INT_R_X27Y92/ER1BEG3 INT_R_X27Y92/IMUX21 INT_R_X27Y92/SL1END2 INT_R_X27Y93/BYP_ALT2 INT_R_X27Y93/BYP_BOUNCE2 INT_R_X27Y93/IMUX30 INT_R_X27Y93/NE2END2 INT_R_X27Y93/NR1BEG2 INT_R_X27Y93/SL1BEG2 INT_R_X27Y94/BYP_BOUNCE_N3_2 INT_R_X27Y94/EL1END1 INT_R_X27Y94/ER1BEG2 INT_R_X27Y94/IMUX28 INT_R_X27Y94/IMUX33 INT_R_X27Y94/NR1END2 INT_R_X27Y94/WR1BEG3 INT_R_X27Y99/IMUX28 INT_R_X27Y99/NE2END2 INT_R_X29Y102/SL1END2 INT_R_X29Y102/WW2BEG2 INT_R_X29Y103/SE2END2 INT_R_X29Y103/SL1BEG2 INT_R_X29Y93/IMUX6 INT_R_X29Y93/NE2END3 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X26Y92/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y104/INT_L.NN6END2->>EE2BEG2 INT_L_X26Y92/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X26Y92/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X26Y92/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X26Y94/INT_L.NN2END2->>EL1BEG1 INT_L_X26Y94/INT_L.NN2END2->>IMUX_L20 INT_L_X26Y94/INT_L.NN2END2->>NL1BEG1 INT_L_X26Y94/INT_L.WR1END3->>IMUX_L29 INT_L_X26Y95/INT_L.NL1END1->>IMUX_L41 INT_L_X26Y95/INT_L.NL1END1->>NR1BEG1 INT_L_X26Y96/INT_L.NR1END1->>IMUX_L42 INT_L_X26Y97/INT_L.SR1END2->>WL1BEG1 INT_L_X26Y98/INT_L.NN6END2->>NE2BEG2 INT_L_X26Y98/INT_L.NN6END2->>NN6BEG2 INT_L_X26Y98/INT_L.NN6END2->>SR1BEG2 INT_L_X28Y104/INT_L.EE2END2->>SE2BEG2 INT_L_X28Y104/INT_L.EE2END2->>WR1BEG3 INT_L_X28Y92/INT_L.ER1END3->>NE2BEG3 INT_L_X28Y94/INT_L.ER1END2->>IMUX_L45 INT_R_X25Y97/INT_R.WL1END1->>IMUX20 INT_R_X27Y102/INT_R.WW2END2->>IMUX38 INT_R_X27Y104/INT_R.WR1END3->>IMUX29 INT_R_X27Y104/INT_R.WR1END3->>NL1BEG2 INT_R_X27Y105/INT_R.NL1END2->>IMUX20 INT_R_X27Y105/INT_R.NL1END2->>IMUX28 INT_R_X27Y92/INT_R.SL1END2->>ER1BEG3 INT_R_X27Y92/INT_R.SL1END2->>IMUX21 INT_R_X27Y93/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y93/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X27Y93/INT_R.NE2END2->>BYP_ALT2 INT_R_X27Y93/INT_R.NE2END2->>NR1BEG2 INT_R_X27Y93/INT_R.NE2END2->>SL1BEG2 INT_R_X27Y94/INT_R.EL1END1->>ER1BEG2 INT_R_X27Y94/INT_R.EL1END1->>IMUX33 INT_R_X27Y94/INT_R.NR1END2->>IMUX28 INT_R_X27Y94/INT_R.NR1END2->>WR1BEG3 INT_R_X27Y99/INT_R.NE2END2->>IMUX28 INT_R_X29Y102/INT_R.SL1END2->>WW2BEG2 INT_R_X29Y103/INT_R.SE2END2->>SL1BEG2 INT_R_X29Y93/INT_R.NE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

sp[0]_i_3_n_0 - 
wires: CLBLL_R_X29Y93/CLBLL_IMUX10 CLBLL_R_X29Y93/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y93/CLBLL_L_A4 CLBLL_R_X29Y93/CLBLL_L_B INT_R_X29Y93/IMUX10 INT_R_X29Y93/LOGIC_OUTS9 
pips: CLBLL_R_X29Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y93/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X29Y93/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[11]_i_2_n_5 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX12 CLBLL_R_X27Y94/CLBLL_IMUX4 CLBLL_R_X27Y94/CLBLL_LL_A6 CLBLL_R_X27Y94/CLBLL_LL_B6 CLBLL_R_X27Y97/CLBLL_LL_CMUX CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS22 INT_R_X27Y94/IMUX12 INT_R_X27Y94/IMUX4 INT_R_X27Y94/SS2END1 INT_R_X27Y95/SS2A1 INT_R_X27Y96/SR1END1 INT_R_X27Y96/SS2BEG1 INT_R_X27Y97/LOGIC_OUTS22 INT_R_X27Y97/SR1BEG1 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y97/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X27Y94/INT_R.SS2END1->>IMUX12 INT_R_X27Y94/INT_R.SS2END1->>IMUX4 INT_R_X27Y96/INT_R.SR1END1->>SS2BEG1 INT_R_X27Y97/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[11]_i_3_n_5 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX11 CLBLL_R_X27Y94/CLBLL_IMUX27 CLBLL_R_X27Y94/CLBLL_LL_A4 CLBLL_R_X27Y94/CLBLL_LL_B4 CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y97/CLBLL_L_CMUX CLBLL_R_X27Y99/CLBLL_IMUX38 CLBLL_R_X27Y99/CLBLL_LL_D3 INT_R_X27Y94/IMUX11 INT_R_X27Y94/IMUX27 INT_R_X27Y94/SR1END1 INT_R_X27Y95/SR1BEG1 INT_R_X27Y95/SS2END0 INT_R_X27Y96/SS2A0 INT_R_X27Y97/LOGIC_OUTS18 INT_R_X27Y97/NL1BEG_N3 INT_R_X27Y97/NN2BEG3 INT_R_X27Y97/SS2BEG0 INT_R_X27Y98/NN2A3 INT_R_X27Y99/IMUX38 INT_R_X27Y99/NN2END3 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y97/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X27Y94/INT_R.SR1END1->>IMUX11 INT_R_X27Y94/INT_R.SR1END1->>IMUX27 INT_R_X27Y95/INT_R.SS2END0->>SR1BEG1 INT_R_X27Y97/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X27Y97/INT_R.LOGIC_OUTS18->>SS2BEG0 INT_R_X27Y97/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X27Y99/INT_R.NN2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[10]_i_2_n_0 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX8 CLBLL_R_X27Y94/CLBLL_LL_A5 CLBLL_R_X27Y94/CLBLL_LL_C CLBLL_R_X27Y94/CLBLL_LL_CMUX CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS22 INT_R_X27Y94/IMUX8 INT_R_X27Y94/LOGIC_OUTS22 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X27Y94/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X27Y94/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[10]_i_3_n_0 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX35 CLBLL_R_X27Y94/CLBLL_LL_B CLBLL_R_X27Y94/CLBLL_LL_C6 CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS13 INT_R_X27Y94/IMUX35 INT_R_X27Y94/LOGIC_OUTS13 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y94/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y94/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[10] - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX31 CLBLL_R_X27Y94/CLBLL_LL_C5 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y97/CLBLM_M_BMUX INT_L_X26Y96/SE2A3 INT_L_X26Y97/LOGIC_OUTS_L21 INT_L_X26Y97/SE2BEG3 INT_R_X27Y94/IMUX31 INT_R_X27Y94/SS2END3 INT_R_X27Y95/SS2A3 INT_R_X27Y95/SS2END_N0_3 INT_R_X27Y96/SE2END3 INT_R_X27Y96/SS2BEG3 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y97/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_R_X27Y94/INT_R.SS2END3->>IMUX31 INT_R_X27Y96/INT_R.SE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[11]_i_2_n_4 - 
wires: CLBLL_R_X27Y97/CLBLL_LL_DMUX CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y94/CLBLM_IMUX15 CLBLM_L_X26Y94/CLBLM_IMUX7 CLBLM_L_X26Y94/CLBLM_M_A1 CLBLM_L_X26Y94/CLBLM_M_B1 INT_L_X26Y94/BYP_ALT5 INT_L_X26Y94/BYP_BOUNCE5 INT_L_X26Y94/IMUX_L15 INT_L_X26Y94/IMUX_L7 INT_L_X26Y94/SW2END1 INT_R_X27Y94/SW2A1 INT_R_X27Y95/SS2END1 INT_R_X27Y95/SW2BEG1 INT_R_X27Y96/SS2A1 INT_R_X27Y97/LOGIC_OUTS23 INT_R_X27Y97/SS2BEG1 
pips: CLBLL_R_X27Y97/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X26Y94/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X26Y94/INT_L.BYP_BOUNCE5->>IMUX_L15 INT_L_X26Y94/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X26Y94/INT_L.SW2END1->>BYP_ALT5 INT_R_X27Y95/INT_R.SS2END1->>SW2BEG1 INT_R_X27Y97/INT_R.LOGIC_OUTS23->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[11]_i_3_n_4 - 
wires: CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y97/CLBLL_L_DMUX CLBLM_L_X26Y94/CLBLM_IMUX11 CLBLM_L_X26Y94/CLBLM_IMUX27 CLBLM_L_X26Y94/CLBLM_M_A4 CLBLM_L_X26Y94/CLBLM_M_B4 CLBLM_L_X26Y99/CLBLM_IMUX43 CLBLM_L_X26Y99/CLBLM_M_D6 INT_L_X26Y94/IMUX_L11 INT_L_X26Y94/IMUX_L27 INT_L_X26Y94/SS2END1 INT_L_X26Y95/SS2A1 INT_L_X26Y96/SS2BEG1 INT_L_X26Y96/SW2END1 INT_L_X26Y97/NL1BEG1 INT_L_X26Y97/WR1END2 INT_L_X26Y98/NL1END1 INT_L_X26Y98/NR1BEG1 INT_L_X26Y99/IMUX_L43 INT_L_X26Y99/NR1END1 INT_R_X27Y96/SW2A1 INT_R_X27Y97/LOGIC_OUTS19 INT_R_X27Y97/SW2BEG1 INT_R_X27Y97/WR1BEG2 
pips: CLBLL_R_X27Y97/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y94/INT_L.SS2END1->>IMUX_L11 INT_L_X26Y94/INT_L.SS2END1->>IMUX_L27 INT_L_X26Y96/INT_L.SW2END1->>SS2BEG1 INT_L_X26Y97/INT_L.WR1END2->>NL1BEG1 INT_L_X26Y98/INT_L.NL1END1->>NR1BEG1 INT_L_X26Y99/INT_L.NR1END1->>IMUX_L43 INT_R_X27Y97/INT_R.LOGIC_OUTS19->>SW2BEG1 INT_R_X27Y97/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[11]_i_4_n_0 - 
wires: CLBLM_L_X26Y94/CLBLM_IMUX8 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y94/CLBLM_M_A5 CLBLM_L_X26Y94/CLBLM_M_C CLBLM_L_X26Y94/CLBLM_M_CMUX INT_L_X26Y94/IMUX_L8 INT_L_X26Y94/LOGIC_OUTS_L22 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X26Y94/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y94/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11]_i_13_n_0 - 
wires: CLBLM_L_X26Y94/CLBLM_IMUX31 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y94/CLBLM_M_B CLBLM_L_X26Y94/CLBLM_M_BMUX CLBLM_L_X26Y94/CLBLM_M_C5 INT_L_X26Y94/IMUX_L31 INT_L_X26Y94/LOGIC_OUTS_L21 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X26Y94/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y94/INT_L.LOGIC_OUTS_L21->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[11] - 
wires: CLBLM_L_X26Y94/CLBLM_IMUX28 CLBLM_L_X26Y94/CLBLM_M_C4 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y97/CLBLM_M_CMUX INT_L_X26Y94/IMUX_L28 INT_L_X26Y94/SR1END1 INT_L_X26Y95/SR1BEG1 INT_L_X26Y95/SS2END0 INT_L_X26Y96/SS2A0 INT_L_X26Y97/LOGIC_OUTS_L22 INT_L_X26Y97/SS2BEG0 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y97/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y94/INT_L.SR1END1->>IMUX_L28 INT_L_X26Y95/INT_L.SS2END0->>SR1BEG1 INT_L_X26Y97/INT_L.LOGIC_OUTS_L22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[15]_i_4_n_7 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN2A2 CLBLL_R_X27Y102/CLBLL_IMUX12 CLBLL_R_X27Y102/CLBLL_IMUX4 CLBLL_R_X27Y102/CLBLL_LL_A6 CLBLL_R_X27Y102/CLBLL_LL_B6 CLBLL_R_X27Y98/CLBLL_LL_AMUX CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS20 INT_R_X27Y100/NN2BEG2 INT_R_X27Y100/NN2END2 INT_R_X27Y101/NN2A2 INT_R_X27Y102/IMUX12 INT_R_X27Y102/IMUX4 INT_R_X27Y102/NN2END2 INT_R_X27Y98/LOGIC_OUTS20 INT_R_X27Y98/NN2BEG2 INT_R_X27Y99/NN2A2 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y98/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X27Y100/INT_R.NN2END2->>NN2BEG2 INT_R_X27Y102/INT_R.NN2END2->>IMUX12 INT_R_X27Y102/INT_R.NN2END2->>IMUX4 INT_R_X27Y98/INT_R.LOGIC_OUTS20->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[15]_i_5_n_7 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN2BEG2 CLBLL_R_X27Y101/CLBLL_IMUX43 CLBLL_R_X27Y101/CLBLL_LL_D6 CLBLL_R_X27Y102/CLBLL_IMUX1 CLBLL_R_X27Y102/CLBLL_IMUX17 CLBLL_R_X27Y102/CLBLL_LL_A3 CLBLL_R_X27Y102/CLBLL_LL_B3 CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y98/CLBLL_L_AMUX INT_R_X27Y100/NN2A2 INT_R_X27Y101/IMUX43 INT_R_X27Y101/NL1BEG1 INT_R_X27Y101/NN2END2 INT_R_X27Y102/IMUX1 INT_R_X27Y102/IMUX17 INT_R_X27Y102/NL1END1 INT_R_X27Y98/LOGIC_OUTS16 INT_R_X27Y98/NR1BEG2 INT_R_X27Y99/NN2BEG2 INT_R_X27Y99/NR1END2 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y98/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X27Y101/INT_R.NN2END2->>IMUX43 INT_R_X27Y101/INT_R.NN2END2->>NL1BEG1 INT_R_X27Y102/INT_R.NL1END1->>IMUX1 INT_R_X27Y102/INT_R.NL1END1->>IMUX17 INT_R_X27Y98/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X27Y99/INT_R.NR1END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[12]_i_2_n_0 - 
wires: CLBLL_R_X27Y102/CLBLL_IMUX7 CLBLL_R_X27Y102/CLBLL_LL_A1 CLBLL_R_X27Y102/CLBLL_LL_D CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS15 INT_R_X27Y102/IMUX7 INT_R_X27Y102/LOGIC_OUTS15 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y102/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X27Y102/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12]_i_3_n_0 - 
wires: CLBLL_R_X27Y102/CLBLL_IMUX43 CLBLL_R_X27Y102/CLBLL_LL_B CLBLL_R_X27Y102/CLBLL_LL_D6 CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS13 INT_R_X27Y102/IMUX43 INT_R_X27Y102/LOGIC_OUTS13 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X27Y102/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y102/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[12] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6B1 CLBLL_R_X27Y102/CLBLL_IMUX47 CLBLL_R_X27Y102/CLBLL_LL_D5 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS23 CLBLM_L_X26Y97/CLBLM_M_DMUX INT_L_X26Y100/NN6C1 INT_L_X26Y101/NN6D1 INT_L_X26Y102/NN6E1 INT_L_X26Y103/EL1BEG0 INT_L_X26Y103/NN6END1 INT_L_X26Y97/LOGIC_OUTS_L23 INT_L_X26Y97/NN6BEG1 INT_L_X26Y98/NN6A1 INT_L_X26Y99/NN6B1 INT_R_X27Y102/EL1END_S3_0 INT_R_X27Y102/IMUX47 INT_R_X27Y103/EL1END0 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X26Y103/INT_L.NN6END1->>EL1BEG0 INT_L_X26Y97/INT_L.LOGIC_OUTS_L23->>NN6BEG1 INT_R_X27Y102/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[15]_i_4_n_6 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN6A3 CLBLL_R_X27Y105/CLBLL_IMUX14 CLBLL_R_X27Y105/CLBLL_IMUX6 CLBLL_R_X27Y105/CLBLL_L_A1 CLBLL_R_X27Y105/CLBLL_L_B1 CLBLL_R_X27Y98/CLBLL_LL_BMUX CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS21 INT_R_X27Y100/NN6B3 INT_R_X27Y101/NN6C3 INT_R_X27Y102/NN6D3 INT_R_X27Y103/NN6E3 INT_R_X27Y104/NN6END3 INT_R_X27Y104/NR1BEG3 INT_R_X27Y105/IMUX14 INT_R_X27Y105/IMUX6 INT_R_X27Y105/NR1END3 INT_R_X27Y98/LOGIC_OUTS21 INT_R_X27Y98/NN6BEG3 INT_R_X27Y99/NN6A3 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y98/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y104/INT_R.NN6END3->>NR1BEG3 INT_R_X27Y105/INT_R.NR1END3->>IMUX14 INT_R_X27Y105/INT_R.NR1END3->>IMUX6 INT_R_X27Y98/INT_R.LOGIC_OUTS21->>NN6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[15]_i_5_n_6 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN2A3 CLBLL_R_X27Y105/CLBLL_IMUX19 CLBLL_R_X27Y105/CLBLL_IMUX3 CLBLL_R_X27Y105/CLBLL_IMUX37 CLBLL_R_X27Y105/CLBLL_L_A2 CLBLL_R_X27Y105/CLBLL_L_B2 CLBLL_R_X27Y105/CLBLL_L_D4 CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y98/CLBLL_L_BMUX INT_R_X27Y100/NN2END3 INT_R_X27Y100/NN6BEG3 INT_R_X27Y101/NN6A3 INT_R_X27Y102/NN6B3 INT_R_X27Y103/NN6C3 INT_R_X27Y104/NN6D3 INT_R_X27Y105/FAN_ALT3 INT_R_X27Y105/FAN_BOUNCE3 INT_R_X27Y105/IMUX19 INT_R_X27Y105/IMUX3 INT_R_X27Y105/IMUX37 INT_R_X27Y105/NN6E3 INT_R_X27Y105/SR1END3 INT_R_X27Y106/NN6END3 INT_R_X27Y106/SR1BEG3 INT_R_X27Y106/SR1END_N3_3 INT_R_X27Y98/LOGIC_OUTS17 INT_R_X27Y98/NN2BEG3 INT_R_X27Y99/NN2A3 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y98/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X27Y100/INT_R.NN2END3->>NN6BEG3 INT_R_X27Y105/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y105/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X27Y105/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X27Y105/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X27Y105/INT_R.SR1END3->>FAN_ALT3 INT_R_X27Y106/INT_R.NN6END3->>SR1BEG3 INT_R_X27Y98/INT_R.LOGIC_OUTS17->>NN2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[13]_i_2_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_IMUX5 CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y105/CLBLL_L_A6 CLBLL_R_X27Y105/CLBLL_L_C INT_R_X27Y105/IMUX5 INT_R_X27Y105/LOGIC_OUTS10 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y105/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y105/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[13]_i_3_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_IMUX34 CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y105/CLBLL_L_B CLBLL_R_X27Y105/CLBLL_L_C6 INT_R_X27Y105/IMUX34 INT_R_X27Y105/LOGIC_OUTS9 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y105/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y105/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[13] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN6BEG2 CLBLL_R_X25Y105/CLBLL_EE2BEG2 CLBLL_R_X25Y99/CLBLL_NW2A2 CLBLL_R_X27Y105/CLBLL_IMUX21 CLBLL_R_X27Y105/CLBLL_L_C4 CLBLM_L_X26Y105/CLBLM_EE2BEG2 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y98/CLBLM_M_AMUX CLBLM_L_X26Y99/CLBLM_NW2A2 INT_L_X26Y105/EE2A2 INT_L_X26Y98/LOGIC_OUTS_L20 INT_L_X26Y98/NW2BEG2 INT_L_X26Y99/NW2A2 INT_R_X25Y100/NN6A2 INT_R_X25Y101/NN6B2 INT_R_X25Y102/NN6C2 INT_R_X25Y103/NN6D2 INT_R_X25Y104/NN6E2 INT_R_X25Y105/EE2BEG2 INT_R_X25Y105/NN6END2 INT_R_X25Y99/NN6BEG2 INT_R_X25Y99/NW2END2 INT_R_X27Y105/EE2END2 INT_R_X27Y105/IMUX21 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y98/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y98/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_R_X25Y105/INT_R.NN6END2->>EE2BEG2 INT_R_X25Y99/INT_R.NW2END2->>NN6BEG2 INT_R_X27Y105/INT_R.EE2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[15]_i_4_n_5 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN6A0 CLBLL_R_X27Y104/CLBLL_IMUX15 CLBLL_R_X27Y104/CLBLL_IMUX7 CLBLL_R_X27Y104/CLBLL_LL_A1 CLBLL_R_X27Y104/CLBLL_LL_B1 CLBLL_R_X27Y98/CLBLL_LL_CMUX CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS22 INT_L_X26Y104/EL1BEG3 INT_L_X26Y104/NW2END_S0_0 INT_L_X26Y105/EL1BEG_N3 INT_L_X26Y105/NW2END0 INT_R_X27Y100/NN6B0 INT_R_X27Y101/NN6C0 INT_R_X27Y102/NN6D0 INT_R_X27Y103/NN6E0 INT_R_X27Y103/NN6END_S1_0 INT_R_X27Y104/EL1END3 INT_R_X27Y104/IMUX15 INT_R_X27Y104/IMUX7 INT_R_X27Y104/NN6END0 INT_R_X27Y104/NW2BEG0 INT_R_X27Y105/NW2A0 INT_R_X27Y98/LOGIC_OUTS22 INT_R_X27Y98/NN6BEG0 INT_R_X27Y99/NN6A0 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y98/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X26Y105/INT_L.NW2END0->>EL1BEG_N3 INT_R_X27Y104/INT_R.EL1END3->>IMUX15 INT_R_X27Y104/INT_R.EL1END3->>IMUX7 INT_R_X27Y104/INT_R.NN6END0->>NW2BEG0 INT_R_X27Y98/INT_R.LOGIC_OUTS22->>NN6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[15]_i_5_n_5 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NW6A0 CLBLL_R_X27Y104/CLBLL_IMUX1 CLBLL_R_X27Y104/CLBLL_IMUX17 CLBLL_R_X27Y104/CLBLL_IMUX45 CLBLL_R_X27Y104/CLBLL_LL_A3 CLBLL_R_X27Y104/CLBLL_LL_B3 CLBLL_R_X27Y104/CLBLL_LL_D2 CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y98/CLBLL_L_CMUX CLBLL_R_X27Y99/CLBLL_NE2A0 CLBLL_R_X27Y99/CLBLL_NW4A0 CLBLM_L_X28Y99/CLBLM_NE2A0 CLBLM_L_X28Y99/CLBLM_NW4A0 INT_L_X26Y102/NW6END_S0_0 INT_L_X26Y103/NE2BEG0 INT_L_X26Y103/NW6END0 INT_L_X26Y104/NE2A0 INT_L_X28Y98/NE2END_S3_0 INT_L_X28Y99/NE2END0 INT_L_X28Y99/NW6BEG0 INT_R_X27Y100/NW6B0 INT_R_X27Y101/NW6C0 INT_R_X27Y102/NW6D0 INT_R_X27Y103/NE2END_S3_0 INT_R_X27Y103/NW6E0 INT_R_X27Y104/IMUX1 INT_R_X27Y104/IMUX17 INT_R_X27Y104/IMUX45 INT_R_X27Y104/NE2END0 INT_R_X27Y104/NL1BEG_N3 INT_R_X27Y98/LOGIC_OUTS18 INT_R_X27Y98/NE2BEG0 INT_R_X27Y99/NE2A0 INT_R_X27Y99/NW6A0 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y98/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X26Y103/INT_L.NW6END0->>NE2BEG0 INT_L_X28Y99/INT_L.NE2END0->>NW6BEG0 INT_R_X27Y104/INT_R.NE2END0->>IMUX1 INT_R_X27Y104/INT_R.NE2END0->>IMUX17 INT_R_X27Y104/INT_R.NE2END0->>NL1BEG_N3 INT_R_X27Y104/INT_R.NL1BEG_N3->>IMUX45 INT_R_X27Y98/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[14]_i_2_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_IMUX4 CLBLL_R_X27Y104/CLBLL_LL_A6 CLBLL_R_X27Y104/CLBLL_LL_C CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS14 INT_R_X27Y104/IMUX4 INT_R_X27Y104/LOGIC_OUTS14 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y104/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y104/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[14]_i_3_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_IMUX35 CLBLL_R_X27Y104/CLBLL_LL_B CLBLL_R_X27Y104/CLBLL_LL_C6 CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS13 INT_R_X27Y104/IMUX35 INT_R_X27Y104/LOGIC_OUTS13 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X27Y104/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X27Y104/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[14] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6A3 CLBLL_R_X27Y104/CLBLL_IMUX22 CLBLL_R_X27Y104/CLBLL_LL_C3 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y98/CLBLM_M_BMUX INT_L_X26Y100/NN6B3 INT_L_X26Y101/NN6C3 INT_L_X26Y102/NN6D3 INT_L_X26Y103/NN6E3 INT_L_X26Y104/NE2BEG3 INT_L_X26Y104/NN6END3 INT_L_X26Y105/NE2A3 INT_L_X26Y98/LOGIC_OUTS_L21 INT_L_X26Y98/NN6BEG3 INT_L_X26Y99/NN6A3 INT_R_X27Y104/IMUX22 INT_R_X27Y104/SL1END3 INT_R_X27Y105/NE2END3 INT_R_X27Y105/SL1BEG3 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X26Y98/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y104/INT_L.NN6END3->>NE2BEG3 INT_L_X26Y98/INT_L.LOGIC_OUTS_L21->>NN6BEG3 INT_R_X27Y104/INT_R.SL1END3->>IMUX22 INT_R_X27Y105/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_1_n_0 - 
wires: BRKH_INT_X29Y99/BRKH_INT_NN6BEG2 CLBLL_R_X25Y97/CLBLL_FAN6 CLBLL_R_X25Y97/CLBLL_L_CE CLBLL_R_X25Y97/CLBLL_WW2END1 CLBLL_R_X27Y102/CLBLL_FAN7 CLBLL_R_X27Y102/CLBLL_LL_CE CLBLL_R_X27Y104/CLBLL_FAN7 CLBLL_R_X27Y104/CLBLL_LL_CE CLBLL_R_X27Y105/CLBLL_FAN6 CLBLL_R_X27Y105/CLBLL_FAN7 CLBLL_R_X27Y105/CLBLL_LL_CE CLBLL_R_X27Y105/CLBLL_L_CE CLBLL_R_X27Y105/CLBLL_WW2END1 CLBLL_R_X27Y92/CLBLL_FAN6 CLBLL_R_X27Y92/CLBLL_L_CE CLBLL_R_X27Y93/CLBLL_EE2BEG1 CLBLL_R_X27Y93/CLBLL_FAN6 CLBLL_R_X27Y93/CLBLL_L_CE CLBLL_R_X27Y94/CLBLL_FAN6 CLBLL_R_X27Y94/CLBLL_FAN7 CLBLL_R_X27Y94/CLBLL_LL_CE CLBLL_R_X27Y94/CLBLL_L_CE CLBLL_R_X27Y95/CLBLL_NE4BEG2 CLBLL_R_X27Y95/CLBLL_NW2A2 CLBLL_R_X27Y99/CLBLL_FAN7 CLBLL_R_X27Y99/CLBLL_LL_CE CLBLL_R_X27Y99/CLBLL_WL1END1 CLBLL_R_X29Y93/CLBLL_FAN6 CLBLL_R_X29Y93/CLBLL_L_CE CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y92/CLBLM_M_A CLBLM_L_X26Y94/CLBLM_FAN6 CLBLM_L_X26Y94/CLBLM_FAN7 CLBLM_L_X26Y94/CLBLM_L_CE CLBLM_L_X26Y94/CLBLM_M_CE CLBLM_L_X26Y95/CLBLM_FAN6 CLBLM_L_X26Y95/CLBLM_L_CE CLBLM_L_X26Y96/CLBLM_FAN6 CLBLM_L_X26Y96/CLBLM_L_CE CLBLM_L_X26Y97/CLBLM_WW2END1 CLBLM_L_X28Y105/CLBLM_WW2END1 CLBLM_L_X28Y93/CLBLM_EE2BEG1 CLBLM_L_X28Y94/CLBLM_FAN7 CLBLM_L_X28Y94/CLBLM_M_CE CLBLM_L_X28Y95/CLBLM_NE4BEG2 CLBLM_L_X28Y95/CLBLM_NW2A2 CLBLM_L_X28Y99/CLBLM_WL1END1 INT_L_X26Y102/SE2A2 INT_L_X26Y103/SE2BEG2 INT_L_X26Y103/SW2END2 INT_L_X26Y92/ER1BEG1 INT_L_X26Y92/LOGIC_OUTS_L12 INT_L_X26Y92/NN2BEG0 INT_L_X26Y93/NN2A0 INT_L_X26Y93/NN2END_S2_0 INT_L_X26Y94/BYP_ALT0 INT_L_X26Y94/BYP_BOUNCE0 INT_L_X26Y94/FAN_ALT6 INT_L_X26Y94/FAN_ALT7 INT_L_X26Y94/FAN_BOUNCE7 INT_L_X26Y94/FAN_L6 INT_L_X26Y94/FAN_L7 INT_L_X26Y94/NE2BEG0 INT_L_X26Y94/NN2END0 INT_L_X26Y95/FAN_ALT6 INT_L_X26Y95/FAN_L6 INT_L_X26Y95/NE2A0 INT_L_X26Y95/WR1END1 INT_L_X26Y96/FAN_ALT6 INT_L_X26Y96/FAN_L6 INT_L_X26Y96/NW2END2 INT_L_X26Y97/WW2A1 INT_L_X28Y105/WW2A1 INT_L_X28Y93/EE2A1 INT_L_X28Y94/FAN_ALT7 INT_L_X28Y94/FAN_L7 INT_L_X28Y94/NW2BEG2 INT_L_X28Y94/WR1END2 INT_L_X28Y95/NE6A2 INT_L_X28Y95/NW2A2 INT_L_X28Y96/NE6B2 INT_L_X28Y97/NE6C2 INT_L_X28Y98/NE6D2 INT_L_X28Y99/NE6E2 INT_L_X28Y99/WL1BEG1 INT_L_X28Y99/WR1END3 INT_R_X25Y97/FAN6 INT_R_X25Y97/FAN_ALT6 INT_R_X25Y97/WW2END1 INT_R_X27Y102/FAN7 INT_R_X27Y102/FAN_ALT7 INT_R_X27Y102/SE2END2 INT_R_X27Y103/SW2A2 INT_R_X27Y104/FAN7 INT_R_X27Y104/FAN_ALT5 INT_R_X27Y104/FAN_ALT7 INT_R_X27Y104/FAN_BOUNCE5 INT_R_X27Y104/SR1END2 INT_R_X27Y104/SW2BEG2 INT_R_X27Y105/FAN6 INT_R_X27Y105/FAN7 INT_R_X27Y105/FAN_ALT6 INT_R_X27Y105/FAN_ALT7 INT_R_X27Y105/SR1BEG2 INT_R_X27Y105/WW2END1 INT_R_X27Y92/ER1END1 INT_R_X27Y92/FAN6 INT_R_X27Y92/FAN_ALT6 INT_R_X27Y92/NR1BEG1 INT_R_X27Y93/EE2BEG1 INT_R_X27Y93/FAN6 INT_R_X27Y93/FAN_ALT6 INT_R_X27Y93/NL1BEG0 INT_R_X27Y93/NL1END_S3_0 INT_R_X27Y93/NR1END1 INT_R_X27Y94/BYP_ALT0 INT_R_X27Y94/BYP_BOUNCE0 INT_R_X27Y94/FAN6 INT_R_X27Y94/FAN7 INT_R_X27Y94/FAN_ALT6 INT_R_X27Y94/FAN_ALT7 INT_R_X27Y94/FAN_BOUNCE7 INT_R_X27Y94/NE2END_S3_0 INT_R_X27Y94/NL1END0 INT_R_X27Y95/NE2END0 INT_R_X27Y95/NE6BEG2 INT_R_X27Y95/NN2BEG2 INT_R_X27Y95/NW2BEG2 INT_R_X27Y95/NW2END2 INT_R_X27Y95/WR1BEG1 INT_R_X27Y96/NN2A2 INT_R_X27Y96/NW2A2 INT_R_X27Y97/NN2END2 INT_R_X27Y97/WW2BEG1 INT_R_X27Y99/FAN7 INT_R_X27Y99/FAN_ALT7 INT_R_X27Y99/WL1END1 INT_R_X29Y100/NN6A2 INT_R_X29Y101/NN6B2 INT_R_X29Y102/NN6C2 INT_R_X29Y103/NN6D2 INT_R_X29Y104/NN6E2 INT_R_X29Y105/NN6END2 INT_R_X29Y105/WW2BEG1 INT_R_X29Y93/EE2END1 INT_R_X29Y93/FAN6 INT_R_X29Y93/FAN_ALT6 INT_R_X29Y93/NR1BEG1 INT_R_X29Y94/NR1END1 INT_R_X29Y94/WR1BEG2 INT_R_X29Y99/NE6END2 INT_R_X29Y99/NN6BEG2 INT_R_X29Y99/WR1BEG3 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y102/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y104/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y105/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y105/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y92/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y93/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y94/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y94/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y99/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y93/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y94/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y94/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y95/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y96/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y94/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X26Y103/INT_L.SW2END2->>SE2BEG2 INT_L_X26Y92/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X26Y92/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X26Y94/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y94/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X26Y94/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y94/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y94/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X26Y94/INT_L.NN2END0->>BYP_ALT0 INT_L_X26Y94/INT_L.NN2END0->>NE2BEG0 INT_L_X26Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y95/INT_L.WR1END1->>FAN_ALT6 INT_L_X26Y96/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y96/INT_L.NW2END2->>FAN_ALT6 INT_L_X28Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y94/INT_L.WR1END2->>FAN_ALT7 INT_L_X28Y94/INT_L.WR1END2->>NW2BEG2 INT_L_X28Y99/INT_L.WR1END3->>WL1BEG1 INT_R_X25Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y97/INT_R.WW2END1->>FAN_ALT6 INT_R_X27Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y102/INT_R.SE2END2->>FAN_ALT7 INT_R_X27Y104/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y104/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y104/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X27Y104/INT_R.SR1END2->>FAN_ALT5 INT_R_X27Y104/INT_R.SR1END2->>SW2BEG2 INT_R_X27Y105/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y105/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y105/INT_R.WW2END1->>FAN_ALT6 INT_R_X27Y105/INT_R.WW2END1->>FAN_ALT7 INT_R_X27Y105/INT_R.WW2END1->>SR1BEG2 INT_R_X27Y92/INT_R.ER1END1->>FAN_ALT6 INT_R_X27Y92/INT_R.ER1END1->>NR1BEG1 INT_R_X27Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y93/INT_R.NR1END1->>EE2BEG1 INT_R_X27Y93/INT_R.NR1END1->>FAN_ALT6 INT_R_X27Y93/INT_R.NR1END1->>NL1BEG0 INT_R_X27Y94/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X27Y94/INT_R.BYP_BOUNCE0->>FAN_ALT7 INT_R_X27Y94/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y94/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y94/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X27Y94/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X27Y94/INT_R.NL1END0->>BYP_ALT0 INT_R_X27Y95/INT_R.NE2END0->>WR1BEG1 INT_R_X27Y95/INT_R.NW2END2->>NE6BEG2 INT_R_X27Y95/INT_R.NW2END2->>NN2BEG2 INT_R_X27Y95/INT_R.NW2END2->>NW2BEG2 INT_R_X27Y97/INT_R.NN2END2->>WW2BEG1 INT_R_X27Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y99/INT_R.WL1END1->>FAN_ALT7 INT_R_X29Y105/INT_R.NN6END2->>WW2BEG1 INT_R_X29Y93/INT_R.EE2END1->>FAN_ALT6 INT_R_X29Y93/INT_R.EE2END1->>NR1BEG1 INT_R_X29Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y94/INT_R.NR1END1->>WR1BEG2 INT_R_X29Y99/INT_R.NE6END2->>NN6BEG2 INT_R_X29Y99/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

sp[15]_i_3_n_0 - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX11 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y92/CLBLM_M_A4 CLBLM_L_X26Y92/CLBLM_M_B INT_L_X26Y92/IMUX_L11 INT_L_X26Y92/LOGIC_OUTS_L13 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y92/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_17_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_IMUX31 CLBLL_R_X27Y105/CLBLL_LL_B CLBLL_R_X27Y105/CLBLL_LL_BMUX CLBLL_R_X27Y105/CLBLL_LL_C5 CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS21 INT_R_X27Y105/IMUX31 INT_R_X27Y105/LOGIC_OUTS21 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y105/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X27Y105/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y105/INT_R.LOGIC_OUTS21->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[15]_i_4_n_4 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN2A1 CLBLL_R_X27Y105/CLBLL_IMUX11 CLBLL_R_X27Y105/CLBLL_IMUX27 CLBLL_R_X27Y105/CLBLL_LL_A4 CLBLL_R_X27Y105/CLBLL_LL_B4 CLBLL_R_X27Y98/CLBLL_LL_DMUX CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS23 INT_R_X27Y100/NN2END1 INT_R_X27Y100/NN6BEG1 INT_R_X27Y101/NN6A1 INT_R_X27Y102/NN6B1 INT_R_X27Y103/NN6C1 INT_R_X27Y104/NN6D1 INT_R_X27Y105/IMUX11 INT_R_X27Y105/IMUX27 INT_R_X27Y105/NN6E1 INT_R_X27Y105/SR1END1 INT_R_X27Y106/NN6END1 INT_R_X27Y106/SR1BEG1 INT_R_X27Y98/LOGIC_OUTS23 INT_R_X27Y98/NN2BEG1 INT_R_X27Y99/NN2A1 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y98/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X27Y100/INT_R.NN2END1->>NN6BEG1 INT_R_X27Y105/INT_R.SR1END1->>IMUX11 INT_R_X27Y105/INT_R.SR1END1->>IMUX27 INT_R_X27Y106/INT_R.NN6END1->>SR1BEG1 INT_R_X27Y98/INT_R.LOGIC_OUTS23->>NN2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[15]_i_5_n_4 - 
wires: BRKH_INT_X27Y99/BRKH_INT_NN6A1 CLBLL_R_X27Y103/CLBLL_IMUX45 CLBLL_R_X27Y103/CLBLL_LL_D2 CLBLL_R_X27Y105/CLBLL_IMUX1 CLBLL_R_X27Y105/CLBLL_IMUX18 CLBLL_R_X27Y105/CLBLL_LL_A3 CLBLL_R_X27Y105/CLBLL_LL_B2 CLBLL_R_X27Y98/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y98/CLBLL_L_DMUX INT_L_X26Y103/SE2A2 INT_L_X26Y104/SE2BEG2 INT_L_X26Y104/SR1END2 INT_L_X26Y105/SR1BEG2 INT_L_X26Y105/WR1END2 INT_R_X27Y100/NN6B1 INT_R_X27Y101/NN6C1 INT_R_X27Y102/NN6D1 INT_R_X27Y103/IMUX45 INT_R_X27Y103/NN6E1 INT_R_X27Y103/SE2END2 INT_R_X27Y104/NN6END1 INT_R_X27Y104/NR1BEG1 INT_R_X27Y105/GFAN0 INT_R_X27Y105/IMUX1 INT_R_X27Y105/IMUX18 INT_R_X27Y105/NR1END1 INT_R_X27Y105/WR1BEG2 INT_R_X27Y98/LOGIC_OUTS19 INT_R_X27Y98/NN6BEG1 INT_R_X27Y99/NN6A1 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y98/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X26Y104/INT_L.SR1END2->>SE2BEG2 INT_L_X26Y105/INT_L.WR1END2->>SR1BEG2 INT_R_X27Y103/INT_R.SE2END2->>IMUX45 INT_R_X27Y104/INT_R.NN6END1->>NR1BEG1 INT_R_X27Y105/INT_R.GFAN0->>IMUX1 INT_R_X27Y105/INT_R.NR1END1->>GFAN0 INT_R_X27Y105/INT_R.NR1END1->>IMUX18 INT_R_X27Y105/INT_R.NR1END1->>WR1BEG2 INT_R_X27Y98/INT_R.LOGIC_OUTS19->>NN6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[15]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_6_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_IMUX4 CLBLL_R_X27Y105/CLBLL_LL_A6 CLBLL_R_X27Y105/CLBLL_LL_C CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS14 INT_R_X27Y105/IMUX4 INT_R_X27Y105/LOGIC_OUTS14 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X27Y105/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y105/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_7_n_0 - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX12 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y92/CLBLM_M_B6 CLBLM_L_X26Y92/CLBLM_M_C INT_L_X26Y92/IMUX_L12 INT_L_X26Y92/LOGIC_OUTS_L14 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y92/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_8_n_0 - 
wires: CLBLM_L_X26Y92/CLBLM_IMUX17 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y92/CLBLM_M_B3 CLBLM_L_X26Y92/CLBLM_M_D INT_L_X26Y92/IMUX_L17 INT_L_X26Y92/LOGIC_OUTS_L15 INT_L_X26Y92/SR1BEG_S0 
pips: CLBLM_L_X26Y92/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y92/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y92/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X26Y92/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[15] - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6A0 CLBLL_R_X27Y105/CLBLL_IMUX29 CLBLL_R_X27Y105/CLBLL_LL_C2 CLBLM_L_X26Y98/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y98/CLBLM_M_CMUX INT_L_X26Y100/NN6B0 INT_L_X26Y101/NN6C0 INT_L_X26Y102/NN6D0 INT_L_X26Y103/NN6E0 INT_L_X26Y103/NN6END_S1_0 INT_L_X26Y104/NN2BEG0 INT_L_X26Y104/NN6END0 INT_L_X26Y105/EL1BEG3 INT_L_X26Y105/NN2A0 INT_L_X26Y105/NN2END_S2_0 INT_L_X26Y106/EL1BEG_N3 INT_L_X26Y106/NN2END0 INT_L_X26Y98/LOGIC_OUTS_L22 INT_L_X26Y98/NN6BEG0 INT_L_X26Y99/NN6A0 INT_R_X27Y105/EL1END3 INT_R_X27Y105/IMUX29 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X26Y98/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y104/INT_L.NN6END0->>NN2BEG0 INT_L_X26Y106/INT_L.NN2END0->>EL1BEG_N3 INT_L_X26Y98/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_R_X27Y105/INT_R.EL1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[3]_i_2_n_6 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX14 CLBLL_R_X27Y93/CLBLL_IMUX6 CLBLL_R_X27Y93/CLBLL_L_A1 CLBLL_R_X27Y93/CLBLL_L_B1 CLBLL_R_X27Y95/CLBLL_LL_BMUX CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS21 INT_L_X26Y93/SE2A3 INT_L_X26Y94/SE2BEG3 INT_L_X26Y94/SW2END3 INT_L_X26Y95/SW2END_N0_3 INT_R_X27Y93/IMUX14 INT_R_X27Y93/IMUX6 INT_R_X27Y93/SE2END3 INT_R_X27Y94/SW2A3 INT_R_X27Y95/LOGIC_OUTS21 INT_R_X27Y95/SW2BEG3 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y95/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X26Y94/INT_L.SW2END3->>SE2BEG3 INT_R_X27Y93/INT_R.SE2END3->>IMUX14 INT_R_X27Y93/INT_R.SE2END3->>IMUX6 INT_R_X27Y95/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[3]_i_3_n_6 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX10 CLBLL_R_X27Y93/CLBLL_IMUX26 CLBLL_R_X27Y93/CLBLL_L_A4 CLBLL_R_X27Y93/CLBLL_L_B4 CLBLL_R_X27Y95/CLBLL_EL1BEG2 CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y95/CLBLL_L_BMUX CLBLM_L_X28Y95/CLBLM_EL1BEG2 CLBLM_L_X28Y95/CLBLM_IMUX44 CLBLM_L_X28Y95/CLBLM_M_D4 INT_L_X28Y95/EL1END2 INT_L_X28Y95/IMUX_L44 INT_R_X27Y93/IMUX10 INT_R_X27Y93/IMUX26 INT_R_X27Y93/SR1BEG_S0 INT_R_X27Y93/SS2END3 INT_R_X27Y94/SS2A3 INT_R_X27Y94/SS2END_N0_3 INT_R_X27Y95/EL1BEG2 INT_R_X27Y95/LOGIC_OUTS17 INT_R_X27Y95/SS2BEG3 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y95/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X28Y95/INT_L.EL1END2->>IMUX_L44 INT_R_X27Y93/INT_R.SR1BEG_S0->>IMUX10 INT_R_X27Y93/INT_R.SR1BEG_S0->>IMUX26 INT_R_X27Y93/INT_R.SS2END3->>SR1BEG_S0 INT_R_X27Y95/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X27Y95/INT_R.LOGIC_OUTS17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[1]_i_2_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX5 CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y93/CLBLL_L_A6 CLBLL_R_X27Y93/CLBLL_L_C INT_R_X27Y93/IMUX5 INT_R_X27Y93/LOGIC_OUTS10 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y93/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y93/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[1]_i_3_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX34 CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y93/CLBLL_L_B CLBLL_R_X27Y93/CLBLL_L_C6 INT_R_X27Y93/IMUX34 INT_R_X27Y93/LOGIC_OUTS9 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y93/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y93/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[1] - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX20 CLBLL_R_X27Y93/CLBLL_L_C2 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y95/CLBLM_M_AMUX INT_L_X26Y93/SE2A2 INT_L_X26Y94/SE2BEG2 INT_L_X26Y94/SL1END2 INT_L_X26Y95/LOGIC_OUTS_L20 INT_L_X26Y95/SL1BEG2 INT_R_X27Y93/IMUX20 INT_R_X27Y93/SE2END2 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y94/INT_L.SL1END2->>SE2BEG2 INT_L_X26Y95/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_R_X27Y93/INT_R.SE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[3]_i_2_n_5 - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX10 CLBLL_R_X27Y92/CLBLL_IMUX25 CLBLL_R_X27Y92/CLBLL_L_A4 CLBLL_R_X27Y92/CLBLL_L_B5 CLBLL_R_X27Y95/CLBLL_LL_CMUX CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS22 INT_R_X27Y92/IMUX10 INT_R_X27Y92/IMUX25 INT_R_X27Y92/SS2END0 INT_R_X27Y93/SS2A0 INT_R_X27Y94/SL1END0 INT_R_X27Y94/SS2BEG0 INT_R_X27Y95/LOGIC_OUTS22 INT_R_X27Y95/SL1BEG0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y95/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X27Y92/INT_R.SS2END0->>IMUX10 INT_R_X27Y92/INT_R.SS2END0->>IMUX25 INT_R_X27Y94/INT_R.SL1END0->>SS2BEG0 INT_R_X27Y95/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[3]_i_3_n_5 - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX0 CLBLL_R_X27Y92/CLBLL_IMUX16 CLBLL_R_X27Y92/CLBLL_L_A3 CLBLL_R_X27Y92/CLBLL_L_B3 CLBLL_R_X27Y93/CLBLL_IMUX41 CLBLL_R_X27Y93/CLBLL_L_D1 CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y95/CLBLL_L_CMUX INT_R_X27Y92/IMUX0 INT_R_X27Y92/IMUX16 INT_R_X27Y92/SL1END0 INT_R_X27Y93/IMUX41 INT_R_X27Y93/SL1BEG0 INT_R_X27Y93/SS2END0 INT_R_X27Y94/SS2A0 INT_R_X27Y95/LOGIC_OUTS18 INT_R_X27Y95/SS2BEG0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X27Y95/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X27Y92/INT_R.SL1END0->>IMUX0 INT_R_X27Y92/INT_R.SL1END0->>IMUX16 INT_R_X27Y93/INT_R.SS2END0->>IMUX41 INT_R_X27Y93/INT_R.SS2END0->>SL1BEG0 INT_R_X27Y95/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[2]_i_2_n_0 - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX5 CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y92/CLBLL_L_A6 CLBLL_R_X27Y92/CLBLL_L_C INT_R_X27Y92/IMUX5 INT_R_X27Y92/LOGIC_OUTS10 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y92/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[2]_i_3_n_0 - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX34 CLBLL_R_X27Y92/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y92/CLBLL_L_B CLBLL_R_X27Y92/CLBLL_L_C6 INT_R_X27Y92/IMUX34 INT_R_X27Y92/LOGIC_OUTS9 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y92/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y92/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[2] - 
wires: CLBLL_R_X27Y92/CLBLL_IMUX33 CLBLL_R_X27Y92/CLBLL_L_C1 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y95/CLBLM_M_BMUX INT_L_X26Y92/SE2A0 INT_L_X26Y93/SE2BEG0 INT_L_X26Y93/SR1BEG_S0 INT_L_X26Y93/SS2END3 INT_L_X26Y94/SS2A3 INT_L_X26Y94/SS2END_N0_3 INT_L_X26Y95/LOGIC_OUTS_L21 INT_L_X26Y95/SS2BEG3 INT_R_X27Y92/IMUX33 INT_R_X27Y92/SE2END0 
pips: CLBLL_R_X27Y92/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y93/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X26Y93/INT_L.SS2END3->>SR1BEG_S0 INT_L_X26Y95/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X27Y92/INT_R.SE2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[3]_i_2_n_4 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX26 CLBLL_R_X27Y94/CLBLL_IMUX3 CLBLL_R_X27Y94/CLBLL_L_A2 CLBLL_R_X27Y94/CLBLL_L_B4 CLBLL_R_X27Y95/CLBLL_LL_DMUX CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS23 INT_R_X27Y94/IMUX26 INT_R_X27Y94/IMUX3 INT_R_X27Y94/SL1END1 INT_R_X27Y95/LOGIC_OUTS23 INT_R_X27Y95/SL1BEG1 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y95/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X27Y94/INT_R.SL1END1->>IMUX26 INT_R_X27Y94/INT_R.SL1END1->>IMUX3 INT_R_X27Y95/INT_R.LOGIC_OUTS23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[3]_i_3_n_4 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX14 CLBLL_R_X27Y94/CLBLL_IMUX37 CLBLL_R_X27Y94/CLBLL_IMUX6 CLBLL_R_X27Y94/CLBLL_L_A1 CLBLL_R_X27Y94/CLBLL_L_B1 CLBLL_R_X27Y94/CLBLL_L_D4 CLBLL_R_X27Y95/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y95/CLBLL_L_DMUX INT_R_X27Y94/IMUX14 INT_R_X27Y94/IMUX37 INT_R_X27Y94/IMUX6 INT_R_X27Y94/SR1END2 INT_R_X27Y95/LOGIC_OUTS19 INT_R_X27Y95/SR1BEG2 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y95/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X27Y94/INT_R.SR1END2->>IMUX14 INT_R_X27Y94/INT_R.SR1END2->>IMUX37 INT_R_X27Y94/INT_R.SR1END2->>IMUX6 INT_R_X27Y95/INT_R.LOGIC_OUTS19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[3]_i_4_n_0 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX9 CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y94/CLBLL_L_A5 CLBLL_R_X27Y94/CLBLL_L_C CLBLL_R_X27Y94/CLBLL_L_CMUX INT_R_X27Y94/IMUX9 INT_R_X27Y94/LOGIC_OUTS18 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y94/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X27Y94/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X27Y94/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[3]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[3]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[3]_i_13_n_0 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX34 CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y94/CLBLL_L_B CLBLL_R_X27Y94/CLBLL_L_C6 INT_R_X27Y94/IMUX34 INT_R_X27Y94/LOGIC_OUTS9 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y94/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y94/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[3] - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX30 CLBLL_R_X27Y94/CLBLL_L_C5 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y95/CLBLM_M_CMUX INT_L_X26Y94/EL1BEG3 INT_L_X26Y95/EL1BEG_N3 INT_L_X26Y95/LOGIC_OUTS_L22 INT_R_X27Y94/EL1END3 INT_R_X27Y94/IMUX30 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y95/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_R_X27Y94/INT_R.EL1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[3]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[7]_i_2_n_7 - 
wires: CLBLL_R_X27Y94/CLBLL_SE2A3 CLBLL_R_X27Y96/CLBLL_LL_AMUX CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS20 CLBLM_L_X28Y94/CLBLM_IMUX22 CLBLM_L_X28Y94/CLBLM_IMUX7 CLBLM_L_X28Y94/CLBLM_M_A1 CLBLM_L_X28Y94/CLBLM_M_C3 CLBLM_L_X28Y94/CLBLM_SE2A3 INT_L_X28Y94/IMUX_L22 INT_L_X28Y94/IMUX_L7 INT_L_X28Y94/SE2END3 INT_R_X27Y94/SE2A3 INT_R_X27Y95/SE2BEG3 INT_R_X27Y95/SR1END3 INT_R_X27Y96/LOGIC_OUTS20 INT_R_X27Y96/SR1BEG3 INT_R_X27Y96/SR1END_N3_3 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y94/INT_L.SE2END3->>IMUX_L22 INT_L_X28Y94/INT_L.SE2END3->>IMUX_L7 INT_R_X27Y95/INT_R.SR1END3->>SE2BEG3 INT_R_X27Y96/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[7]_i_3_n_7 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX30 CLBLL_R_X25Y96/CLBLL_L_C5 CLBLL_R_X25Y96/CLBLL_WW2END2 CLBLL_R_X27Y96/CLBLL_EL1BEG1 CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y96/CLBLL_L_AMUX CLBLM_L_X26Y96/CLBLM_WW2END2 CLBLM_L_X28Y94/CLBLM_IMUX11 CLBLM_L_X28Y94/CLBLM_IMUX35 CLBLM_L_X28Y94/CLBLM_M_A4 CLBLM_L_X28Y94/CLBLM_M_C6 CLBLM_L_X28Y96/CLBLM_EL1BEG1 INT_L_X26Y96/WW2A2 INT_L_X28Y94/IMUX_L11 INT_L_X28Y94/IMUX_L35 INT_L_X28Y94/SS2END1 INT_L_X28Y95/SS2A1 INT_L_X28Y96/EL1END1 INT_L_X28Y96/SS2BEG1 INT_R_X25Y96/IMUX30 INT_R_X25Y96/WW2END2 INT_R_X27Y96/EL1BEG1 INT_R_X27Y96/LOGIC_OUTS16 INT_R_X27Y96/WW2BEG2 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y96/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X28Y94/INT_L.SS2END1->>IMUX_L11 INT_L_X28Y94/INT_L.SS2END1->>IMUX_L35 INT_L_X28Y96/INT_L.EL1END1->>SS2BEG1 INT_R_X25Y96/INT_R.WW2END2->>IMUX30 INT_R_X27Y96/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X27Y96/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[4]_i_2_n_0 - 
wires: CLBLM_L_X28Y94/CLBLM_IMUX2 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y94/CLBLM_M_A2 CLBLM_L_X28Y94/CLBLM_M_D INT_L_X28Y94/IMUX_L2 INT_L_X28Y94/LOGIC_OUTS_L15 INT_L_X28Y94/SR1BEG_S0 
pips: CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y94/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X28Y94/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X28Y94/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_3_n_0 - 
wires: CLBLM_L_X28Y94/CLBLM_IMUX44 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y94/CLBLM_M_C CLBLM_L_X28Y94/CLBLM_M_D4 INT_L_X28Y94/IMUX_L44 INT_L_X28Y94/LOGIC_OUTS_L14 
pips: CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y94/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y94/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[4] - 
wires: CLBLL_R_X27Y94/CLBLL_EL1BEG3 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS23 CLBLM_L_X26Y95/CLBLM_M_DMUX CLBLM_L_X28Y94/CLBLM_EL1BEG3 CLBLM_L_X28Y94/CLBLM_IMUX38 CLBLM_L_X28Y94/CLBLM_M_D3 INT_L_X26Y95/EL1BEG0 INT_L_X26Y95/LOGIC_OUTS_L23 INT_L_X28Y94/EL1END3 INT_L_X28Y94/IMUX_L38 INT_R_X27Y94/EL1BEG3 INT_R_X27Y94/EL1END_S3_0 INT_R_X27Y95/EL1BEG_N3 INT_R_X27Y95/EL1END0 
pips: CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X26Y95/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_L_X28Y94/INT_L.EL1END3->>IMUX_L38 INT_R_X27Y95/INT_R.EL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[7]_i_2_n_6 - 
wires: CLBLL_R_X27Y96/CLBLL_LL_BMUX CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y96/CLBLM_IMUX0 CLBLM_L_X26Y96/CLBLM_IMUX21 CLBLM_L_X26Y96/CLBLM_L_A3 CLBLM_L_X26Y96/CLBLM_L_C4 INT_L_X26Y95/SW2END3 INT_L_X26Y96/IMUX_L0 INT_L_X26Y96/IMUX_L21 INT_L_X26Y96/NL1BEG_N3 INT_L_X26Y96/SW2END_N0_3 INT_R_X27Y95/SW2A3 INT_R_X27Y96/LOGIC_OUTS21 INT_R_X27Y96/SW2BEG3 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X26Y96/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X26Y96/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X26Y96/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X27Y96/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[7]_i_3_n_6 - 
wires: CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y96/CLBLL_L_BMUX CLBLL_R_X27Y97/CLBLL_ER1BEG0 CLBLM_L_X26Y96/CLBLM_IMUX34 CLBLM_L_X26Y96/CLBLM_IMUX5 CLBLM_L_X26Y96/CLBLM_L_A6 CLBLM_L_X26Y96/CLBLM_L_C6 CLBLM_L_X28Y97/CLBLM_ER1BEG0 CLBLM_L_X28Y98/CLBLM_IMUX40 CLBLM_L_X28Y98/CLBLM_M_D1 INT_L_X26Y96/FAN_ALT1 INT_L_X26Y96/FAN_BOUNCE1 INT_L_X26Y96/IMUX_L34 INT_L_X26Y96/IMUX_L5 INT_L_X26Y96/WL1END2 INT_L_X28Y97/ER1END0 INT_L_X28Y97/NR1BEG0 INT_L_X28Y98/IMUX_L40 INT_L_X28Y98/NR1END0 INT_R_X27Y96/ER1BEG_S0 INT_R_X27Y96/LOGIC_OUTS17 INT_R_X27Y96/WL1BEG2 INT_R_X27Y97/ER1BEG0 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y96/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y96/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X26Y96/INT_L.WL1END2->>FAN_ALT1 INT_L_X26Y96/INT_L.WL1END2->>IMUX_L5 INT_L_X28Y97/INT_L.ER1END0->>NR1BEG0 INT_L_X28Y98/INT_L.NR1END0->>IMUX_L40 INT_R_X27Y96/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X27Y96/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[5]_i_2_n_0 - 
wires: CLBLM_L_X26Y96/CLBLM_IMUX6 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y96/CLBLM_L_A1 CLBLM_L_X26Y96/CLBLM_L_D INT_L_X26Y96/IMUX_L6 INT_L_X26Y96/LOGIC_OUTS_L11 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y96/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y96/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[5]_i_3_n_0 - 
wires: CLBLM_L_X26Y96/CLBLM_IMUX37 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y96/CLBLM_L_C CLBLM_L_X26Y96/CLBLM_L_D4 INT_L_X26Y96/IMUX_L37 INT_L_X26Y96/LOGIC_OUTS_L10 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y96/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y96/INT_L.LOGIC_OUTS_L10->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[5] - 
wires: CLBLM_L_X26Y96/CLBLM_IMUX36 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y96/CLBLM_L_D2 CLBLM_L_X26Y96/CLBLM_M_AMUX INT_L_X26Y96/IMUX_L36 INT_L_X26Y96/LOGIC_OUTS_L20 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y96/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y96/INT_L.LOGIC_OUTS_L20->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[7]_i_2_n_5 - 
wires: CLBLL_R_X27Y96/CLBLL_LL_CMUX CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y94/CLBLM_IMUX25 CLBLM_L_X26Y94/CLBLM_IMUX9 CLBLM_L_X26Y94/CLBLM_L_A5 CLBLM_L_X26Y94/CLBLM_L_B5 INT_L_X26Y94/IMUX_L25 INT_L_X26Y94/IMUX_L9 INT_L_X26Y94/SW2END0 INT_R_X27Y94/SW2A0 INT_R_X27Y95/SL1END0 INT_R_X27Y95/SW2BEG0 INT_R_X27Y96/LOGIC_OUTS22 INT_R_X27Y96/SL1BEG0 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X26Y94/INT_L.SW2END0->>IMUX_L25 INT_L_X26Y94/INT_L.SW2END0->>IMUX_L9 INT_R_X27Y95/INT_R.SL1END0->>SW2BEG0 INT_R_X27Y96/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[7]_i_3_n_5 - 
wires: CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS18 CLBLL_R_X27Y96/CLBLL_L_CMUX CLBLM_L_X26Y94/CLBLM_IMUX0 CLBLM_L_X26Y94/CLBLM_IMUX16 CLBLM_L_X26Y94/CLBLM_IMUX41 CLBLM_L_X26Y94/CLBLM_L_A3 CLBLM_L_X26Y94/CLBLM_L_B3 CLBLM_L_X26Y94/CLBLM_L_D1 INT_L_X26Y94/IMUX_L0 INT_L_X26Y94/IMUX_L16 INT_L_X26Y94/IMUX_L41 INT_L_X26Y94/SL1END0 INT_L_X26Y95/SL1BEG0 INT_L_X26Y95/SW2END0 INT_R_X27Y95/SW2A0 INT_R_X27Y96/LOGIC_OUTS18 INT_R_X27Y96/SW2BEG0 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X26Y94/INT_L.SL1END0->>IMUX_L0 INT_L_X26Y94/INT_L.SL1END0->>IMUX_L16 INT_L_X26Y94/INT_L.SL1END0->>IMUX_L41 INT_L_X26Y95/INT_L.SW2END0->>SL1BEG0 INT_R_X27Y96/INT_R.LOGIC_OUTS18->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[6]_i_2_n_0 - 
wires: CLBLM_L_X26Y94/CLBLM_IMUX5 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y94/CLBLM_L_A6 CLBLM_L_X26Y94/CLBLM_L_C INT_L_X26Y94/IMUX_L5 INT_L_X26Y94/LOGIC_OUTS_L10 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y94/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y94/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[6]_i_3_n_0 - 
wires: CLBLM_L_X26Y94/CLBLM_IMUX30 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y94/CLBLM_L_B CLBLM_L_X26Y94/CLBLM_L_BMUX CLBLM_L_X26Y94/CLBLM_L_C5 INT_L_X26Y94/IMUX_L30 INT_L_X26Y94/LOGIC_OUTS_L17 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y94/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X26Y94/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y94/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[6] - 
wires: CLBLM_L_X26Y94/CLBLM_IMUX23 CLBLM_L_X26Y94/CLBLM_L_C3 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y96/CLBLM_M_BMUX INT_L_X26Y94/IMUX_L23 INT_L_X26Y94/SS2END3 INT_L_X26Y95/SS2A3 INT_L_X26Y95/SS2END_N0_3 INT_L_X26Y96/LOGIC_OUTS_L21 INT_L_X26Y96/SS2BEG3 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y96/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y94/INT_L.SS2END3->>IMUX_L23 INT_L_X26Y96/INT_L.LOGIC_OUTS_L21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[7]_i_2_n_4 - 
wires: CLBLL_R_X27Y96/CLBLL_LL_DMUX CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y95/CLBLM_IMUX26 CLBLM_L_X26Y95/CLBLM_IMUX3 CLBLM_L_X26Y95/CLBLM_L_A2 CLBLM_L_X26Y95/CLBLM_L_B4 INT_L_X26Y95/IMUX_L26 INT_L_X26Y95/IMUX_L3 INT_L_X26Y95/SW2END1 INT_R_X27Y95/SW2A1 INT_R_X27Y96/LOGIC_OUTS23 INT_R_X27Y96/SW2BEG1 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X26Y95/INT_L.SW2END1->>IMUX_L26 INT_L_X26Y95/INT_L.SW2END1->>IMUX_L3 INT_R_X27Y96/INT_R.LOGIC_OUTS23->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[7]_i_3_n_4 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX46 CLBLL_R_X25Y96/CLBLL_L_D5 CLBLL_R_X25Y96/CLBLL_WR1END3 CLBLL_R_X27Y96/CLBLL_LOGIC_OUTS19 CLBLL_R_X27Y96/CLBLL_L_DMUX CLBLM_L_X26Y95/CLBLM_IMUX14 CLBLM_L_X26Y95/CLBLM_IMUX5 CLBLM_L_X26Y95/CLBLM_L_A6 CLBLM_L_X26Y95/CLBLM_L_B1 CLBLM_L_X26Y96/CLBLM_WR1END3 INT_L_X26Y95/IMUX_L14 INT_L_X26Y95/IMUX_L5 INT_L_X26Y95/SR1END2 INT_L_X26Y96/SR1BEG2 INT_L_X26Y96/WR1BEG3 INT_L_X26Y96/WR1END2 INT_R_X25Y96/IMUX46 INT_R_X25Y96/WR1END3 INT_R_X27Y96/LOGIC_OUTS19 INT_R_X27Y96/WR1BEG2 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y96/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X26Y95/INT_L.SR1END2->>IMUX_L14 INT_L_X26Y95/INT_L.SR1END2->>IMUX_L5 INT_L_X26Y96/INT_L.WR1END2->>SR1BEG2 INT_L_X26Y96/INT_L.WR1END2->>WR1BEG3 INT_R_X25Y96/INT_R.WR1END3->>IMUX46 INT_R_X27Y96/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[7]_i_4_n_0 - 
wires: CLBLM_L_X26Y95/CLBLM_IMUX6 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y95/CLBLM_L_A1 CLBLM_L_X26Y95/CLBLM_L_D INT_L_X26Y95/IMUX_L6 INT_L_X26Y95/LOGIC_OUTS_L11 
pips: CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y95/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y95/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7]_i_13_n_0 - 
wires: CLBLM_L_X26Y95/CLBLM_IMUX42 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y95/CLBLM_L_B CLBLM_L_X26Y95/CLBLM_L_D6 INT_L_X26Y95/IMUX_L42 INT_L_X26Y95/LOGIC_OUTS_L9 
pips: CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X26Y95/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X26Y95/INT_L.LOGIC_OUTS_L9->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[7] - 
wires: CLBLM_L_X26Y95/CLBLM_IMUX36 CLBLM_L_X26Y95/CLBLM_L_D2 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y96/CLBLM_M_CMUX INT_L_X26Y95/IMUX_L36 INT_L_X26Y95/SR1END1 INT_L_X26Y96/LOGIC_OUTS_L22 INT_L_X26Y96/SR1BEG1 
pips: CLBLM_L_X26Y95/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y96/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y95/INT_L.SR1END1->>IMUX_L36 INT_L_X26Y96/INT_L.LOGIC_OUTS_L22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[11]_i_2_n_7 - 
wires: CLBLL_R_X27Y97/CLBLL_LL_AMUX CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y99/CLBLL_IMUX27 CLBLL_R_X27Y99/CLBLL_IMUX4 CLBLL_R_X27Y99/CLBLL_LL_A6 CLBLL_R_X27Y99/CLBLL_LL_B4 INT_R_X27Y97/LOGIC_OUTS20 INT_R_X27Y97/NN2BEG2 INT_R_X27Y98/NN2A2 INT_R_X27Y99/IMUX27 INT_R_X27Y99/IMUX4 INT_R_X27Y99/NN2END2 
pips: CLBLL_R_X27Y97/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X27Y97/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X27Y99/INT_R.NN2END2->>IMUX27 INT_R_X27Y99/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[11]_i_3_n_7 - 
wires: CLBLL_R_X27Y94/CLBLL_IMUX45 CLBLL_R_X27Y94/CLBLL_LL_D2 CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y97/CLBLL_L_AMUX CLBLL_R_X27Y99/CLBLL_IMUX18 CLBLL_R_X27Y99/CLBLL_IMUX2 CLBLL_R_X27Y99/CLBLL_LL_A2 CLBLL_R_X27Y99/CLBLL_LL_B2 INT_R_X27Y94/IMUX45 INT_R_X27Y94/SS2END2 INT_R_X27Y95/SS2A2 INT_R_X27Y96/SL1END2 INT_R_X27Y96/SS2BEG2 INT_R_X27Y97/LOGIC_OUTS16 INT_R_X27Y97/NL1BEG1 INT_R_X27Y97/SL1BEG2 INT_R_X27Y98/NL1END1 INT_R_X27Y98/NR1BEG1 INT_R_X27Y99/IMUX18 INT_R_X27Y99/IMUX2 INT_R_X27Y99/NR1END1 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y97/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X27Y94/INT_R.SS2END2->>IMUX45 INT_R_X27Y96/INT_R.SL1END2->>SS2BEG2 INT_R_X27Y97/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X27Y97/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X27Y98/INT_R.NL1END1->>NR1BEG1 INT_R_X27Y99/INT_R.NR1END1->>IMUX18 INT_R_X27Y99/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[8]_i_2_n_0 - 
wires: CLBLL_R_X27Y99/CLBLL_IMUX8 CLBLL_R_X27Y99/CLBLL_LL_A5 CLBLL_R_X27Y99/CLBLL_LL_C CLBLL_R_X27Y99/CLBLL_LL_CMUX CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS22 INT_R_X27Y99/IMUX8 INT_R_X27Y99/LOGIC_OUTS22 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y99/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X27Y99/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X27Y99/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8]_i_3_n_0 - 
wires: CLBLL_R_X27Y99/CLBLL_IMUX31 CLBLL_R_X27Y99/CLBLL_LL_B CLBLL_R_X27Y99/CLBLL_LL_BMUX CLBLL_R_X27Y99/CLBLL_LL_C5 CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS21 INT_R_X27Y99/IMUX31 INT_R_X27Y99/LOGIC_OUTS21 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y99/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X27Y99/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y99/INT_R.LOGIC_OUTS21->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[8] - 
wires: CLBLL_R_X27Y99/CLBLL_IMUX32 CLBLL_R_X27Y99/CLBLL_LL_C1 CLBLM_L_X26Y96/CLBLM_LOGIC_OUTS23 CLBLM_L_X26Y96/CLBLM_M_DMUX INT_L_X26Y96/LOGIC_OUTS_L23 INT_L_X26Y96/NR1BEG1 INT_L_X26Y97/NL1BEG0 INT_L_X26Y97/NL1END_S3_0 INT_L_X26Y97/NR1END1 INT_L_X26Y98/NE2BEG0 INT_L_X26Y98/NL1END0 INT_L_X26Y99/NE2A0 INT_R_X27Y98/NE2END_S3_0 INT_R_X27Y99/IMUX32 INT_R_X27Y99/NE2END0 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X26Y96/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X26Y96/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X26Y97/INT_L.NR1END1->>NL1BEG0 INT_L_X26Y98/INT_L.NL1END0->>NE2BEG0 INT_R_X27Y99/INT_R.NE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[11]_i_2_n_6 - 
wires: CLBLL_R_X25Y97/CLBLL_IMUX26 CLBLL_R_X25Y97/CLBLL_IMUX9 CLBLL_R_X25Y97/CLBLL_L_A5 CLBLL_R_X25Y97/CLBLL_L_B4 CLBLL_R_X25Y97/CLBLL_WW2END0 CLBLL_R_X27Y97/CLBLL_LL_BMUX CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS21 CLBLM_L_X26Y97/CLBLM_WW2END0 INT_L_X26Y97/WW2A0 INT_R_X25Y97/IMUX26 INT_R_X25Y97/IMUX9 INT_R_X25Y97/WW2END0 INT_R_X27Y97/LOGIC_OUTS21 INT_R_X27Y97/SR1BEG_S0 INT_R_X27Y97/WW2BEG0 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y97/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y97/INT_R.WW2END0->>IMUX26 INT_R_X25Y97/INT_R.WW2END0->>IMUX9 INT_R_X27Y97/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X27Y97/INT_R.SR1BEG_S0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp_reg[11]_i_3_n_6 - 
wires: CLBLL_R_X25Y97/CLBLL_IMUX13 CLBLL_R_X25Y97/CLBLL_IMUX3 CLBLL_R_X25Y97/CLBLL_IMUX39 CLBLL_R_X25Y97/CLBLL_L_A2 CLBLL_R_X25Y97/CLBLL_L_B6 CLBLL_R_X25Y97/CLBLL_L_D3 CLBLL_R_X25Y97/CLBLL_WW2END3 CLBLL_R_X27Y97/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y97/CLBLL_L_BMUX CLBLM_L_X26Y97/CLBLM_WW2END3 INT_L_X26Y97/WW2A3 INT_R_X25Y97/FAN_ALT3 INT_R_X25Y97/FAN_BOUNCE3 INT_R_X25Y97/IMUX13 INT_R_X25Y97/IMUX3 INT_R_X25Y97/IMUX39 INT_R_X25Y97/WW2END3 INT_R_X25Y98/WW2END_N0_3 INT_R_X27Y97/LOGIC_OUTS17 INT_R_X27Y97/WW2BEG3 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X27Y97/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X25Y97/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y97/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X25Y97/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X25Y97/INT_R.WW2END3->>FAN_ALT3 INT_R_X25Y97/INT_R.WW2END3->>IMUX39 INT_R_X27Y97/INT_R.LOGIC_OUTS17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[9]_i_2_n_0 - 
wires: CLBLL_R_X25Y97/CLBLL_IMUX5 CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y97/CLBLL_L_A6 CLBLL_R_X25Y97/CLBLL_L_C INT_R_X25Y97/IMUX5 INT_R_X25Y97/LOGIC_OUTS10 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X25Y97/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X25Y97/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[9]_i_3_n_0 - 
wires: CLBLL_R_X25Y97/CLBLL_IMUX34 CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y97/CLBLL_L_B CLBLL_R_X25Y97/CLBLL_L_C6 INT_R_X25Y97/IMUX34 INT_R_X25Y97/LOGIC_OUTS9 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y97/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X25Y97/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp0_in[9] - 
wires: CLBLL_R_X25Y97/CLBLL_IMUX30 CLBLL_R_X25Y97/CLBLL_L_C5 CLBLL_R_X25Y97/CLBLL_WR1END3 CLBLM_L_X26Y97/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y97/CLBLM_M_AMUX CLBLM_L_X26Y97/CLBLM_WR1END3 INT_L_X26Y97/LOGIC_OUTS_L20 INT_L_X26Y97/WR1BEG3 INT_R_X25Y97/IMUX30 INT_R_X25Y97/WR1END3 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X26Y97/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y97/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X25Y97/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[11]_i_2_n_0 - 
wires: CLBLL_R_X27Y97/CLBLL_LL_COUT CLBLL_R_X27Y97/CLBLL_LL_COUT_N CLBLL_R_X27Y98/CLBLL_LL_CIN 
pips: CLBLL_R_X27Y97/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[7]_i_2_n_0 - 
wires: CLBLL_R_X27Y96/CLBLL_LL_COUT CLBLL_R_X27Y96/CLBLL_LL_COUT_N CLBLL_R_X27Y97/CLBLL_LL_CIN 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[11]_i_3_n_0 - 
wires: CLBLL_R_X27Y97/CLBLL_L_COUT CLBLL_R_X27Y97/CLBLL_L_COUT_N CLBLL_R_X27Y98/CLBLL_L_CIN 
pips: CLBLL_R_X27Y97/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[7]_i_3_n_0 - 
wires: CLBLL_R_X27Y96/CLBLL_L_COUT CLBLL_R_X27Y96/CLBLL_L_COUT_N CLBLL_R_X27Y97/CLBLL_L_CIN 
pips: CLBLL_R_X27Y96/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[12]_i_4_n_0 - 
wires: CLBLM_L_X26Y97/CLBLM_M_COUT CLBLM_L_X26Y97/CLBLM_M_COUT_N CLBLM_L_X26Y98/CLBLM_M_CIN 
pips: CLBLM_L_X26Y97/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[8]_i_4_n_0 - 
wires: CLBLM_L_X26Y96/CLBLM_M_COUT CLBLM_L_X26Y96/CLBLM_M_COUT_N CLBLM_L_X26Y97/CLBLM_M_CIN 
pips: CLBLM_L_X26Y96/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[3]_i_2_n_0 - 
wires: CLBLL_R_X27Y95/CLBLL_LL_COUT CLBLL_R_X27Y95/CLBLL_LL_COUT_N CLBLL_R_X27Y96/CLBLL_LL_CIN 
pips: CLBLL_R_X27Y95/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[3]_i_3_n_0 - 
wires: CLBLL_R_X27Y95/CLBLL_L_COUT CLBLL_R_X27Y95/CLBLL_L_COUT_N CLBLL_R_X27Y96/CLBLL_L_CIN 
pips: CLBLL_R_X27Y95/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp_reg[4]_i_4_n_0 - 
wires: CLBLM_L_X26Y95/CLBLM_M_COUT CLBLM_L_X26Y95/CLBLM_M_COUT_N CLBLM_L_X26Y96/CLBLM_M_CIN 
pips: CLBLM_L_X26Y95/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_2_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX13 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y89/CLBLM_L_B6 CLBLM_L_X26Y89/CLBLM_L_C INT_L_X26Y89/IMUX_L13 INT_L_X26Y89/LOGIC_OUTS_L10 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y89/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_3_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX25 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y89/CLBLM_L_A CLBLM_L_X26Y89/CLBLM_L_B5 INT_L_X26Y89/IMUX_L25 INT_L_X26Y89/LOGIC_OUTS_L8 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y89/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_4_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX26 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y89/CLBLM_L_B4 CLBLM_L_X26Y89/CLBLM_L_D CLBLM_L_X26Y89/CLBLM_L_DMUX INT_L_X26Y89/IMUX_L26 INT_L_X26Y89/LOGIC_OUTS_L19 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X26Y89/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y89/INT_L.LOGIC_OUTS_L19->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_5_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX19 CLBLM_L_X26Y89/CLBLM_L_B2 CLBLM_L_X26Y92/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y92/CLBLM_L_A INT_L_X26Y89/IMUX_L19 INT_L_X26Y89/SS2END1 INT_L_X26Y90/SS2A1 INT_L_X26Y91/SR1END1 INT_L_X26Y91/SS2BEG1 INT_L_X26Y92/LOGIC_OUTS_L8 INT_L_X26Y92/SR1BEG1 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y92/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y89/INT_L.SS2END1->>IMUX_L19 INT_L_X26Y91/INT_L.SR1END1->>SS2BEG1 INT_L_X26Y92/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_10_n_0 - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX28 CLBLM_L_X26Y90/CLBLM_M_C4 CLBLM_L_X26Y91/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y91/CLBLM_M_A INT_L_X26Y90/IMUX_L28 INT_L_X26Y90/SR1END1 INT_L_X26Y91/LOGIC_OUTS_L12 INT_L_X26Y91/SR1BEG1 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y91/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y90/INT_L.SR1END1->>IMUX_L28 INT_L_X26Y91/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_12_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_ER1BEG1 CLBLL_R_X25Y91/CLBLL_LL_A CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y91/CLBLM_ER1BEG1 CLBLM_L_X26Y91/CLBLM_IMUX11 CLBLM_L_X26Y91/CLBLM_M_A4 INT_L_X26Y91/ER1END1 INT_L_X26Y91/IMUX_L11 INT_R_X25Y91/ER1BEG1 INT_R_X25Y91/LOGIC_OUTS12 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X26Y91/INT_L.ER1END1->>IMUX_L11 INT_R_X25Y91/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_13_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_EL1BEG3 CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y92/CLBLL_L_A CLBLM_L_X26Y91/CLBLM_EL1BEG3 CLBLM_L_X26Y91/CLBLM_IMUX7 CLBLM_L_X26Y91/CLBLM_M_A1 INT_L_X26Y91/EL1END3 INT_L_X26Y91/IMUX_L7 INT_R_X25Y91/EL1BEG3 INT_R_X25Y92/EL1BEG_N3 INT_R_X25Y92/LOGIC_OUTS8 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X26Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X26Y91/INT_L.EL1END3->>IMUX_L7 INT_R_X25Y92/INT_R.LOGIC_OUTS8->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_11_n_0 - 
wires: CLBLM_L_X26Y90/CLBLM_IMUX29 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y90/CLBLM_M_A CLBLM_L_X26Y90/CLBLM_M_C2 INT_L_X26Y90/IMUX_L29 INT_L_X26Y90/LOGIC_OUTS_L12 INT_L_X26Y90/NL1BEG_N3 
pips: CLBLM_L_X26Y90/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y90/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X26Y90/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

zero_reg_n_0 - 
wires: CLBLL_R_X25Y92/CLBLL_IMUX6 CLBLL_R_X25Y92/CLBLL_L_A1 CLBLL_R_X25Y98/CLBLL_IMUX37 CLBLL_R_X25Y98/CLBLL_L_D4 CLBLM_L_X24Y94/CLBLM_IMUX39 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS3 CLBLM_L_X24Y94/CLBLM_L_D3 CLBLM_L_X24Y94/CLBLM_L_DQ INT_L_X24Y92/SE2A3 INT_L_X24Y93/SE2BEG3 INT_L_X24Y93/SL1END3 INT_L_X24Y94/IMUX_L39 INT_L_X24Y94/LOGIC_OUTS_L3 INT_L_X24Y94/NE2BEG3 INT_L_X24Y94/SL1BEG3 INT_L_X24Y95/NE2A3 INT_R_X25Y92/IMUX6 INT_R_X25Y92/SE2END3 INT_R_X25Y95/NE2END3 INT_R_X25Y95/NR1BEG3 INT_R_X25Y96/NN2BEG3 INT_R_X25Y96/NR1END3 INT_R_X25Y97/NN2A3 INT_R_X25Y98/IMUX37 INT_R_X25Y98/NN2END3 
pips: CLBLL_R_X25Y92/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y98/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X24Y94/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X24Y93/INT_L.SL1END3->>SE2BEG3 INT_L_X24Y94/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X24Y94/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_L_X24Y94/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_R_X25Y92/INT_R.SE2END3->>IMUX6 INT_R_X25Y95/INT_R.NE2END3->>NR1BEG3 INT_R_X25Y96/INT_R.NR1END3->>NN2BEG3 INT_R_X25Y98/INT_R.NN2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

state[0]_i_6_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX41 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS12 CLBLM_L_X26Y89/CLBLM_L_D1 CLBLM_L_X26Y89/CLBLM_M_A INT_L_X26Y89/FAN_ALT5 INT_L_X26Y89/FAN_BOUNCE5 INT_L_X26Y89/IMUX_L41 INT_L_X26Y89/LOGIC_OUTS_L12 INT_L_X26Y89/NL1BEG_N3 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y89/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y89/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y89/INT_L.FAN_BOUNCE5->>IMUX_L41 INT_L_X26Y89/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X26Y89/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_7_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX2 CLBLM_L_X26Y89/CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y90/CLBLM_M_B INT_L_X26Y89/IMUX_L2 INT_L_X26Y89/SL1END1 INT_L_X26Y90/LOGIC_OUTS_L13 INT_L_X26Y90/SL1BEG1 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y89/INT_L.SL1END1->>IMUX_L2 INT_L_X26Y90/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_8_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX4 CLBLM_L_X26Y89/CLBLM_M_A6 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y90/CLBLM_M_C INT_L_X26Y89/IMUX_L4 INT_L_X26Y89/SL1END2 INT_L_X26Y90/LOGIC_OUTS_L14 INT_L_X26Y90/SL1BEG2 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y89/INT_L.SL1END2->>IMUX_L4 INT_L_X26Y90/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_9_n_0 - 
wires: CLBLM_L_X26Y89/CLBLM_IMUX11 CLBLM_L_X26Y89/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y89/CLBLM_M_A4 CLBLM_L_X26Y89/CLBLM_M_B INT_L_X26Y89/IMUX_L11 INT_L_X26Y89/LOGIC_OUTS_L13 
pips: CLBLM_L_X26Y89/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y89/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y89/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_5_n_0 - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX4 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y89/CLBLM_M_A6 CLBLM_L_X22Y89/CLBLM_M_C INT_L_X22Y89/IMUX_L4 INT_L_X22Y89/LOGIC_OUTS_L14 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y89/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1] - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX31 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y89/CLBLM_M_C5 CLBLM_L_X22Y89/CLBLM_M_D INT_L_X22Y89/IMUX_L31 INT_L_X22Y89/LOGIC_OUTS_L15 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X22Y89/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y89/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_7_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y88/CLBLM_M_A CLBLM_L_X22Y89/CLBLM_IMUX32 CLBLM_L_X22Y89/CLBLM_M_C1 INT_L_X22Y88/LOGIC_OUTS_L12 INT_L_X22Y88/NR1BEG0 INT_L_X22Y89/IMUX_L32 INT_L_X22Y89/NR1END0 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X22Y88/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X22Y89/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_8_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y88/CLBLM_M_B CLBLM_L_X22Y88/CLBLM_M_BMUX CLBLM_L_X22Y89/CLBLM_IMUX22 CLBLM_L_X22Y89/CLBLM_M_C3 INT_L_X22Y88/LOGIC_OUTS_L21 INT_L_X22Y88/NR1BEG3 INT_L_X22Y89/IMUX_L22 INT_L_X22Y89/NR1END3 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X22Y88/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X22Y88/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X22Y89/INT_L.NR1END3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_9_n_0 - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX38 CLBLM_L_X22Y89/CLBLM_M_D3 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y90/CLBLM_M_D INT_L_X22Y89/IMUX_L38 INT_L_X22Y89/SL1END3 INT_L_X22Y90/LOGIC_OUTS_L15 INT_L_X22Y90/SL1BEG3 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y89/INT_L.SL1END3->>IMUX_L38 INT_L_X22Y90/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_16_n_0 - 
wires: CLBLL_R_X23Y91/CLBLL_WW2END1 CLBLL_R_X25Y91/CLBLL_LL_B CLBLL_R_X25Y91/CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y90/CLBLM_IMUX27 CLBLM_L_X22Y90/CLBLM_IMUX45 CLBLM_L_X22Y90/CLBLM_M_B4 CLBLM_L_X22Y90/CLBLM_M_D2 CLBLM_L_X24Y91/CLBLM_WW2END1 INT_L_X22Y90/BYP_ALT5 INT_L_X22Y90/BYP_BOUNCE5 INT_L_X22Y90/IMUX_L27 INT_L_X22Y90/IMUX_L45 INT_L_X22Y90/SW2END1 INT_L_X24Y91/WW2A1 INT_R_X23Y90/SW2A1 INT_R_X23Y91/SW2BEG1 INT_R_X23Y91/WW2END1 INT_R_X25Y91/LOGIC_OUTS13 INT_R_X25Y91/WW2BEG1 VBRK_X60Y95/VBRK_WW2END1 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X22Y90/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X22Y90/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X22Y90/INT_L.SW2END1->>BYP_ALT5 INT_L_X22Y90/INT_L.SW2END1->>IMUX_L27 INT_R_X23Y91/INT_R.WW2END1->>SW2BEG1 INT_R_X25Y91/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_2_n_0 - 
wires: CLBLM_L_X22Y90/CLBLM_IMUX9 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y90/CLBLM_L_A5 CLBLM_L_X22Y90/CLBLM_L_C CLBLM_L_X22Y90/CLBLM_L_CMUX INT_L_X22Y90/IMUX_L9 INT_L_X22Y90/LOGIC_OUTS_L18 
pips: CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X22Y90/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y90/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_3_n_0 - 
wires: CLBLM_L_X22Y90/CLBLM_IMUX6 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y90/CLBLM_L_A1 CLBLM_L_X22Y90/CLBLM_L_D INT_L_X22Y90/IMUX_L6 INT_L_X22Y90/LOGIC_OUTS_L11 
pips: CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y90/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X22Y90/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_4_n_0 - 
wires: CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y90/CLBLL_L_D CLBLM_L_X22Y90/CLBLM_IMUX5 CLBLM_L_X22Y90/CLBLM_L_A6 INT_L_X22Y90/IMUX_L5 INT_L_X22Y90/WL1END2 INT_R_X23Y90/LOGIC_OUTS11 INT_R_X23Y90/WL1BEG2 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X22Y90/INT_L.WL1END2->>IMUX_L5 INT_R_X23Y90/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_5_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_WW2END1 CLBLL_R_X23Y90/CLBLL_IMUX41 CLBLL_R_X23Y90/CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_LL_B CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y89/CLBLM_WW2END1 INT_L_X22Y90/EL1BEG1 INT_L_X22Y90/NW2END2 INT_L_X24Y89/WW2A1 INT_R_X23Y89/NW2BEG2 INT_R_X23Y89/WW2END1 INT_R_X23Y90/EL1END1 INT_R_X23Y90/IMUX41 INT_R_X23Y90/NW2A2 INT_R_X25Y89/LOGIC_OUTS13 INT_R_X25Y89/WW2BEG1 VBRK_X60Y93/VBRK_WW2END1 
pips: CLBLL_R_X23Y90/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X22Y90/INT_L.NW2END2->>EL1BEG1 INT_R_X23Y89/INT_R.WW2END1->>NW2BEG2 INT_R_X23Y90/INT_R.EL1END1->>IMUX41 INT_R_X25Y89/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[3] - 
wires: CLBLL_R_X25Y88/CLBLL_LL_AMUX CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y89/CLBLL_IMUX18 CLBLL_R_X25Y89/CLBLL_LL_B2 CLBLM_L_X24Y89/CLBLM_IMUX3 CLBLM_L_X24Y89/CLBLM_L_A2 INT_L_X24Y89/IMUX_L3 INT_L_X24Y89/NW2END2 INT_R_X25Y88/LOGIC_OUTS20 INT_R_X25Y88/NL1BEG1 INT_R_X25Y88/NW2BEG2 INT_R_X25Y89/IMUX18 INT_R_X25Y89/NL1END1 INT_R_X25Y89/NW2A2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y89/INT_L.NW2END2->>IMUX_L3 INT_R_X25Y88/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X25Y88/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X25Y89/INT_R.NL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[2]_i_7_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX12 CLBLL_R_X25Y89/CLBLL_LL_AMUX CLBLL_R_X25Y89/CLBLL_LL_B6 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS20 INT_R_X25Y89/IMUX12 INT_R_X25Y89/LOGIC_OUTS20 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X25Y89/INT_R.LOGIC_OUTS20->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_8_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX24 CLBLL_R_X25Y89/CLBLL_LL_B5 CLBLL_R_X25Y89/CLBLL_LL_C CLBLL_R_X25Y89/CLBLL_LL_CMUX CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS22 INT_R_X25Y89/IMUX24 INT_R_X25Y89/LOGIC_OUTS22 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X25Y89/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_6_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX24 CLBLL_R_X23Y89/CLBLL_LL_B5 CLBLL_R_X23Y89/CLBLL_SE2A3 CLBLL_R_X23Y97/CLBLL_LL_C CLBLL_R_X23Y97/CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y89/CLBLM_IMUX0 CLBLM_L_X22Y89/CLBLM_L_A3 CLBLM_L_X24Y89/CLBLM_IMUX2 CLBLM_L_X24Y89/CLBLM_M_A2 CLBLM_L_X24Y89/CLBLM_SE2A3 CLBLM_L_X24Y90/CLBLM_IMUX40 CLBLM_L_X24Y90/CLBLM_M_D1 INT_L_X22Y88/FAN_BOUNCE_S3_2 INT_L_X22Y89/ER1BEG_S0 INT_L_X22Y89/FAN_ALT2 INT_L_X22Y89/FAN_BOUNCE2 INT_L_X22Y89/IMUX_L0 INT_L_X22Y89/SR1BEG_S0 INT_L_X22Y89/SW2END3 INT_L_X22Y90/ER1BEG0 INT_L_X22Y90/SW2END_N0_3 INT_L_X24Y89/BYP_ALT2 INT_L_X24Y89/BYP_BOUNCE2 INT_L_X24Y89/FAN_ALT1 INT_L_X24Y89/FAN_BOUNCE1 INT_L_X24Y89/IMUX_L2 INT_L_X24Y89/SE2END3 INT_L_X24Y90/BYP_BOUNCE_N3_2 INT_L_X24Y90/IMUX_L40 INT_R_X23Y89/IMUX24 INT_R_X23Y89/SE2A3 INT_R_X23Y89/SL1END0 INT_R_X23Y89/SW2A3 INT_R_X23Y90/ER1END0 INT_R_X23Y90/SE2BEG3 INT_R_X23Y90/SL1BEG0 INT_R_X23Y90/SR1END3 INT_R_X23Y90/SW2BEG3 INT_R_X23Y91/SR1BEG3 INT_R_X23Y91/SR1END_N3_3 INT_R_X23Y91/SS6END2 INT_R_X23Y92/SS6E2 INT_R_X23Y93/SS6D2 INT_R_X23Y94/SS6C2 INT_R_X23Y95/SS6B2 INT_R_X23Y96/SS6A2 INT_R_X23Y97/LOGIC_OUTS14 INT_R_X23Y97/SS6BEG2 VBRK_X60Y93/VBRK_SE2A3 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y97/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X22Y89/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y89/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X22Y89/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X22Y89/INT_L.SW2END3->>ER1BEG_S0 INT_L_X22Y89/INT_L.SW2END3->>SR1BEG_S0 INT_L_X24Y89/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X24Y89/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y89/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X24Y89/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X24Y89/INT_L.SE2END3->>FAN_ALT1 INT_L_X24Y90/INT_L.BYP_BOUNCE_N3_2->>IMUX_L40 INT_R_X23Y89/INT_R.SL1END0->>IMUX24 INT_R_X23Y90/INT_R.ER1END0->>SL1BEG0 INT_R_X23Y90/INT_R.SR1END3->>SE2BEG3 INT_R_X23Y90/INT_R.SR1END3->>SW2BEG3 INT_R_X23Y91/INT_R.SS6END2->>SR1BEG3 INT_R_X23Y97/INT_R.LOGIC_OUTS14->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

state[3]_i_2_n_0 - 
wires: CLBLM_L_X24Y89/CLBLM_IMUX11 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y89/CLBLM_M_A4 CLBLM_L_X24Y89/CLBLM_M_B INT_L_X24Y89/IMUX_L11 INT_L_X24Y89/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y89/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[3]_i_3_n_0 - 
wires: CLBLM_L_X24Y89/CLBLM_IMUX4 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y89/CLBLM_M_A6 CLBLM_L_X24Y89/CLBLM_M_C INT_L_X24Y89/IMUX_L4 INT_L_X24Y89/LOGIC_OUTS_L14 
pips: CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y89/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y89/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_reg[3]_i_4_n_0 - 
wires: CLBLM_L_X24Y89/CLBLM_IMUX24 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y89/CLBLM_L_AMUX CLBLM_L_X24Y89/CLBLM_M_B5 INT_L_X24Y88/SR1END3 INT_L_X24Y89/IMUX_L24 INT_L_X24Y89/LOGIC_OUTS_L16 INT_L_X24Y89/SR1BEG3 INT_L_X24Y89/SR1END_N3_3 
pips: CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y89/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X24Y89/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[3]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[3]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_1_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_EL1BEG1 CLBLL_R_X21Y90/CLBLL_NW2A2 CLBLL_R_X23Y89/CLBLL_WW2A1 CLBLL_R_X25Y89/CLBLL_EE2A1 CLBLM_L_X22Y89/CLBLM_FAN6 CLBLM_L_X22Y89/CLBLM_FAN7 CLBLM_L_X22Y89/CLBLM_L_CE CLBLM_L_X22Y89/CLBLM_M_CE CLBLM_L_X22Y90/CLBLM_EL1BEG1 CLBLM_L_X22Y90/CLBLM_FAN6 CLBLM_L_X22Y90/CLBLM_L_CE CLBLM_L_X22Y90/CLBLM_NW2A2 CLBLM_L_X24Y89/CLBLM_FAN7 CLBLM_L_X24Y89/CLBLM_M_CE CLBLM_L_X24Y89/CLBLM_WW2A1 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y91/CLBLM_L_B CLBLM_L_X26Y89/CLBLM_EE2A1 CLBLM_L_X26Y89/CLBLM_FAN6 CLBLM_L_X26Y89/CLBLM_L_CE INT_L_X22Y89/FAN_ALT6 INT_L_X22Y89/FAN_ALT7 INT_L_X22Y89/FAN_L6 INT_L_X22Y89/FAN_L7 INT_L_X22Y89/NW2BEG2 INT_L_X22Y89/WW2END1 INT_L_X22Y90/EL1END1 INT_L_X22Y90/FAN_ALT6 INT_L_X22Y90/FAN_L6 INT_L_X22Y90/NW2A2 INT_L_X24Y89/EE2BEG1 INT_L_X24Y89/FAN_ALT7 INT_L_X24Y89/FAN_L7 INT_L_X24Y89/SS2END1 INT_L_X24Y89/WW2BEG1 INT_L_X24Y90/SS2A1 INT_L_X24Y91/LOGIC_OUTS_L9 INT_L_X24Y91/SS2BEG1 INT_L_X26Y89/EE2END1 INT_L_X26Y89/FAN_ALT6 INT_L_X26Y89/FAN_L6 INT_R_X21Y90/EL1BEG1 INT_R_X21Y90/NW2END2 INT_R_X23Y89/WW2A1 INT_R_X25Y89/EE2A1 VBRK_X60Y93/VBRK_WW2A1 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y89/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y90/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y89/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y89/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X22Y89/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y89/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y89/INT_L.WW2END1->>FAN_ALT6 INT_L_X22Y89/INT_L.WW2END1->>FAN_ALT7 INT_L_X22Y89/INT_L.WW2END1->>NW2BEG2 INT_L_X22Y90/INT_L.EL1END1->>FAN_ALT6 INT_L_X22Y90/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y89/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y89/INT_L.SS2END1->>EE2BEG1 INT_L_X24Y89/INT_L.SS2END1->>FAN_ALT7 INT_L_X24Y89/INT_L.SS2END1->>WW2BEG1 INT_L_X24Y91/INT_L.LOGIC_OUTS_L9->>SS2BEG1 INT_L_X26Y89/INT_L.EE2END1->>FAN_ALT6 INT_L_X26Y89/INT_L.FAN_ALT6->>FAN_L6 INT_R_X21Y90/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

state[4]_i_3_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_WW4C2 CLBLL_R_X27Y93/CLBLL_WW4A2 CLBLM_L_X24Y91/CLBLM_IMUX19 CLBLM_L_X24Y91/CLBLM_L_B2 CLBLM_L_X26Y93/CLBLM_WW4C2 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y93/CLBLM_L_AMUX CLBLM_L_X28Y93/CLBLM_WW4A2 INT_L_X24Y91/IMUX_L19 INT_L_X24Y91/SS2END1 INT_L_X24Y92/SS2A1 INT_L_X24Y93/SS2BEG1 INT_L_X24Y93/WW4END2 INT_L_X26Y93/WW4B2 INT_L_X28Y93/LOGIC_OUTS_L16 INT_L_X28Y93/WW4BEG2 INT_R_X25Y93/WW4C2 INT_R_X27Y93/WW4A2 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y91/INT_L.SS2END1->>IMUX_L19 INT_L_X24Y93/INT_L.WW4END2->>SS2BEG1 INT_L_X28Y93/INT_L.LOGIC_OUTS_L16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_4_n_0 - 
wires: CLBLM_L_X24Y91/CLBLM_IMUX13 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y91/CLBLM_L_B6 CLBLM_L_X24Y91/CLBLM_L_C INT_L_X24Y91/IMUX_L13 INT_L_X24Y91/LOGIC_OUTS_L10 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y91/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_5_n_0 - 
wires: CLBLM_L_X24Y91/CLBLM_IMUX14 CLBLM_L_X24Y91/CLBLM_L_B1 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y93/CLBLM_L_AMUX INT_L_X24Y91/IMUX_L14 INT_L_X24Y91/SS2END2 INT_L_X24Y92/SS2A2 INT_L_X24Y93/LOGIC_OUTS_L16 INT_L_X24Y93/SS2BEG2 
pips: CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X24Y93/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y91/INT_L.SS2END2->>IMUX_L14 INT_L_X24Y93/INT_L.LOGIC_OUTS_L16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_10_n_0 - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX42 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y89/CLBLM_L_B CLBLM_L_X22Y89/CLBLM_L_D6 INT_L_X22Y89/IMUX_L42 INT_L_X22Y89/LOGIC_OUTS_L9 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X22Y89/INT_L.LOGIC_OUTS_L9->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4] - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX16 CLBLM_L_X22Y89/CLBLM_L_B3 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y90/CLBLM_M_BMUX INT_L_X22Y89/IMUX_L16 INT_L_X22Y89/SL1END0 INT_L_X22Y90/LOGIC_OUTS_L21 INT_L_X22Y90/SL1BEG0 INT_L_X22Y90/SR1BEG_S0 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y89/INT_L.SL1END0->>IMUX_L16 INT_L_X22Y90/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X22Y90/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_15_n_0 - 
wires: CLBLL_R_X21Y90/CLBLL_ER1BEG0 CLBLL_R_X21Y90/CLBLL_LOGIC_OUTS16 CLBLL_R_X21Y90/CLBLL_L_AMUX CLBLM_L_X22Y90/CLBLM_ER1BEG0 CLBLM_L_X22Y90/CLBLM_IMUX17 CLBLM_L_X22Y90/CLBLM_M_B3 INT_L_X22Y90/ER1END0 INT_L_X22Y90/IMUX_L17 INT_R_X21Y89/ER1BEG_S0 INT_R_X21Y89/SR1END3 INT_R_X21Y90/ER1BEG0 INT_R_X21Y90/LOGIC_OUTS16 INT_R_X21Y90/SR1BEG3 INT_R_X21Y90/SR1END_N3_3 
pips: CLBLL_R_X21Y90/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X22Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X22Y90/INT_L.ER1END0->>IMUX_L17 INT_R_X21Y89/INT_R.SR1END3->>ER1BEG_S0 INT_R_X21Y90/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_17_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_SS6A1 CLBLL_R_X23Y91/CLBLL_IMUX34 CLBLL_R_X23Y91/CLBLL_L_C6 CLBLL_R_X23Y93/CLBLL_SW2A1 CLBLM_L_X24Y100/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y100/CLBLM_M_B CLBLM_L_X24Y93/CLBLM_SW2A1 INT_L_X24Y100/LOGIC_OUTS_L13 INT_L_X24Y100/SS6BEG1 INT_L_X24Y93/SW2A1 INT_L_X24Y94/SS6END1 INT_L_X24Y94/SW2BEG1 INT_L_X24Y95/SS6E1 INT_L_X24Y96/SS6D1 INT_L_X24Y97/SS6C1 INT_L_X24Y98/SS6B1 INT_L_X24Y99/SS6A1 INT_R_X23Y91/IMUX34 INT_R_X23Y91/SS2END1 INT_R_X23Y92/SS2A1 INT_R_X23Y93/SS2BEG1 INT_R_X23Y93/SW2END1 VBRK_X60Y97/VBRK_SW2A1 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X24Y100/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y100/INT_L.LOGIC_OUTS_L13->>SS6BEG1 INT_L_X24Y94/INT_L.SS6END1->>SW2BEG1 INT_R_X23Y91/INT_R.SS2END1->>IMUX34 INT_R_X23Y93/INT_R.SW2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_18_n_0 - 
wires: CLBLL_R_X23Y91/CLBLL_IMUX30 CLBLL_R_X23Y91/CLBLL_L_C5 CLBLM_L_X22Y90/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y90/CLBLM_M_AMUX INT_L_X22Y90/LOGIC_OUTS_L20 INT_L_X22Y90/NE2BEG2 INT_L_X22Y91/NE2A2 INT_R_X23Y91/BYP_ALT2 INT_R_X23Y91/BYP_BOUNCE2 INT_R_X23Y91/IMUX30 INT_R_X23Y91/NE2END2 INT_R_X23Y92/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X22Y90/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y90/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X23Y91/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y91/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X23Y91/INT_R.NE2END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_19_n_0 - 
wires: CLBLL_R_X25Y91/CLBLL_IMUX12 CLBLL_R_X25Y91/CLBLL_LL_B6 CLBLL_R_X25Y92/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y92/CLBLL_L_AMUX INT_R_X25Y91/IMUX12 INT_R_X25Y91/SL1END2 INT_R_X25Y92/LOGIC_OUTS16 INT_R_X25Y92/SL1BEG2 
pips: CLBLL_R_X25Y91/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y92/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X25Y91/INT_R.SL1END2->>IMUX12 INT_R_X25Y92/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_7_n_0 - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX6 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS11 CLBLM_L_X22Y89/CLBLM_L_A1 CLBLM_L_X22Y89/CLBLM_L_D INT_L_X22Y89/IMUX_L6 INT_L_X22Y89/LOGIC_OUTS_L11 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y89/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X22Y89/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_8_n_0 - 
wires: CLBLM_L_X22Y89/CLBLM_IMUX5 CLBLM_L_X22Y89/CLBLM_LOGIC_OUTS10 CLBLM_L_X22Y89/CLBLM_L_A6 CLBLM_L_X22Y89/CLBLM_L_C INT_L_X22Y89/IMUX_L5 INT_L_X22Y89/LOGIC_OUTS_L10 
pips: CLBLM_L_X22Y89/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y89/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X22Y89/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[4]_i_9_n_0 - 
wires: CLBLM_L_X24Y89/CLBLM_IMUX42 CLBLM_L_X24Y89/CLBLM_L_D6 CLBLM_L_X24Y91/CLBLM_IMUX30 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y91/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y91/CLBLM_L_C5 CLBLM_L_X24Y91/CLBLM_L_D CLBLM_L_X24Y91/CLBLM_L_DMUX INT_L_X24Y89/IMUX_L42 INT_L_X24Y89/SW2END1 INT_L_X24Y90/SE2A1 INT_L_X24Y91/IMUX_L30 INT_L_X24Y91/LOGIC_OUTS_L11 INT_L_X24Y91/LOGIC_OUTS_L19 INT_L_X24Y91/SE2BEG1 INT_R_X25Y89/SW2A1 INT_R_X25Y90/SE2END1 INT_R_X25Y90/SW2BEG1 
pips: CLBLM_L_X24Y89/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X24Y91/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y91/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y89/INT_L.SW2END1->>IMUX_L42 INT_L_X24Y91/INT_L.LOGIC_OUTS_L11->>IMUX_L30 INT_L_X24Y91/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X25Y90/INT_R.SE2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[5]_i_2_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX11 CLBLL_R_X23Y89/CLBLL_LL_A4 CLBLL_R_X23Y89/CLBLL_LL_B CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS13 INT_R_X23Y89/IMUX11 INT_R_X23Y89/LOGIC_OUTS13 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y89/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X23Y89/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[5]_i_3_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX4 CLBLL_R_X23Y89/CLBLL_LL_A6 CLBLL_R_X23Y89/CLBLL_LL_C CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS14 INT_R_X23Y89/IMUX4 INT_R_X23Y89/LOGIC_OUTS14 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X23Y89/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X23Y89/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[5]_i_4_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX7 CLBLL_R_X23Y89/CLBLL_LL_A1 CLBLL_R_X23Y89/CLBLL_LL_D CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS15 INT_R_X23Y89/IMUX7 INT_R_X23Y89/LOGIC_OUTS15 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y89/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[5]_i_5_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_SW2A3 CLBLL_R_X23Y89/CLBLL_IMUX8 CLBLL_R_X23Y89/CLBLL_LL_A5 CLBLM_L_X24Y88/CLBLM_SW2A3 CLBLM_L_X24Y89/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y89/CLBLM_L_D INT_L_X24Y88/SW2A3 INT_L_X24Y89/LOGIC_OUTS_L11 INT_L_X24Y89/SW2BEG3 INT_R_X23Y88/SW2END3 INT_R_X23Y89/IMUX8 INT_R_X23Y89/SW2END_N0_3 VBRK_X60Y92/VBRK_SW2A3 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y89/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X24Y89/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_R_X23Y89/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[5]_i_6_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX15 CLBLL_R_X23Y89/CLBLL_LL_B1 CLBLL_R_X23Y90/CLBLL_LL_D CLBLL_R_X23Y90/CLBLL_LOGIC_OUTS15 INT_R_X23Y89/IMUX15 INT_R_X23Y89/SL1END3 INT_R_X23Y90/LOGIC_OUTS15 INT_R_X23Y90/SL1BEG3 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y90/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y89/INT_R.SL1END3->>IMUX15 INT_R_X23Y90/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_reg[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_6_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_BYP1 CLBLL_R_X23Y88/CLBLL_IMUX14 CLBLL_R_X23Y88/CLBLL_IMUX3 CLBLL_R_X23Y88/CLBLL_LL_AX CLBLL_R_X23Y88/CLBLL_L_A2 CLBLL_R_X23Y88/CLBLL_L_B1 CLBLL_R_X23Y88/CLBLL_WL1END2 CLBLM_L_X24Y88/CLBLM_IMUX15 CLBLM_L_X24Y88/CLBLM_IMUX7 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y88/CLBLM_M_A1 CLBLM_L_X24Y88/CLBLM_M_B1 CLBLM_L_X24Y88/CLBLM_M_D CLBLM_L_X24Y88/CLBLM_WL1END2 INT_L_X24Y88/IMUX_L15 INT_L_X24Y88/IMUX_L7 INT_L_X24Y88/LOGIC_OUTS_L15 INT_L_X24Y88/WL1BEG2 INT_R_X23Y88/BYP1 INT_R_X23Y88/BYP_ALT1 INT_R_X23Y88/FAN_ALT5 INT_R_X23Y88/FAN_BOUNCE5 INT_R_X23Y88/IMUX14 INT_R_X23Y88/IMUX3 INT_R_X23Y88/WL1END2 VBRK_X60Y92/VBRK_WL1END2 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y88/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y88/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X24Y88/INT_L.LOGIC_OUTS_L15->>IMUX_L7 INT_L_X24Y88/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X23Y88/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y88/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y88/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X23Y88/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X23Y88/INT_R.WL1END2->>FAN_ALT5 INT_R_X23Y88/INT_R.WL1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

statesel[0]_i_2_n_0 - 
wires: CLBLL_R_X21Y88/CLBLL_EE2BEG0 CLBLL_R_X21Y88/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y88/CLBLL_L_A CLBLL_R_X23Y88/CLBLL_IMUX16 CLBLL_R_X23Y88/CLBLL_L_B3 CLBLM_L_X22Y88/CLBLM_EE2BEG0 INT_L_X22Y88/EE2A0 INT_R_X21Y88/EE2BEG0 INT_R_X21Y88/LOGIC_OUTS8 INT_R_X23Y88/EE2END0 INT_R_X23Y88/IMUX16 
pips: CLBLL_R_X21Y88/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X21Y88/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X23Y88/INT_R.EE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[0]_i_3_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_IMUX13 CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y88/CLBLL_L_B6 CLBLL_R_X23Y88/CLBLL_L_C INT_R_X23Y88/IMUX13 INT_R_X23Y88/LOGIC_OUTS10 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y88/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X23Y88/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[0]_i_4_n_0 - 
wires: CLBLL_R_X21Y88/CLBLL_IMUX6 CLBLL_R_X21Y88/CLBLL_LOGIC_OUTS17 CLBLL_R_X21Y88/CLBLL_L_A1 CLBLL_R_X21Y88/CLBLL_L_B CLBLL_R_X21Y88/CLBLL_L_BMUX INT_R_X21Y88/IMUX6 INT_R_X21Y88/LOGIC_OUTS17 
pips: CLBLL_R_X21Y88/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y88/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X21Y88/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X21Y88/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[1]_i_2_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_IMUX9 CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y88/CLBLM_L_A5 CLBLM_L_X22Y88/CLBLM_M_D INT_L_X22Y88/IMUX_L9 INT_L_X22Y88/LOGIC_OUTS_L15 INT_L_X22Y88/SR1BEG_S0 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y88/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y88/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X22Y88/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[1]_i_3_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_IMUX44 CLBLM_L_X22Y88/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y88/CLBLM_M_C CLBLM_L_X22Y88/CLBLM_M_D4 INT_L_X22Y88/IMUX_L44 INT_L_X22Y88/LOGIC_OUTS_L14 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y88/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y88/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[1]_i_5_n_0 - 
wires: CLBLM_L_X22Y88/CLBLM_IMUX47 CLBLM_L_X22Y88/CLBLM_M_D5 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS15 CLBLM_L_X22Y92/CLBLM_M_D INT_L_X22Y88/IMUX_L47 INT_L_X22Y88/SS2END3 INT_L_X22Y89/SS2A3 INT_L_X22Y89/SS2END_N0_3 INT_L_X22Y90/SS2BEG3 INT_L_X22Y90/SS2END3 INT_L_X22Y91/SS2A3 INT_L_X22Y91/SS2END_N0_3 INT_L_X22Y92/LOGIC_OUTS_L15 INT_L_X22Y92/SS2BEG3 
pips: CLBLM_L_X22Y88/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y88/INT_L.SS2END3->>IMUX_L47 INT_L_X22Y90/INT_L.SS2END3->>SS2BEG3 INT_L_X22Y92/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[1]_i_6_n_0 - 
wires: CLBLM_L_X22Y92/CLBLM_IMUX44 CLBLM_L_X22Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y92/CLBLM_M_C CLBLM_L_X22Y92/CLBLM_M_D4 INT_L_X22Y92/IMUX_L44 INT_L_X22Y92/LOGIC_OUTS_L14 
pips: CLBLM_L_X22Y92/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y92/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[2]_i_2_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_WW4END0 CLBLL_R_X27Y88/CLBLL_WW4B0 CLBLL_R_X29Y88/CLBLL_LL_A CLBLL_R_X29Y88/CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y88/CLBLM_IMUX11 CLBLM_L_X24Y88/CLBLM_M_A4 CLBLM_L_X26Y88/CLBLM_WW4END0 CLBLM_L_X28Y88/CLBLM_WW4B0 INT_L_X24Y88/IMUX_L11 INT_L_X24Y88/WR1END1 INT_L_X26Y88/WW4C0 INT_L_X28Y88/WW4A0 INT_R_X25Y87/WW4END_S0_0 INT_R_X25Y88/WR1BEG1 INT_R_X25Y88/WW4END0 INT_R_X27Y88/WW4B0 INT_R_X29Y88/LOGIC_OUTS12 INT_R_X29Y88/WW4BEG0 
pips: CLBLL_R_X29Y88/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y88/INT_L.WR1END1->>IMUX_L11 INT_R_X25Y88/INT_R.WW4END0->>WR1BEG1 INT_R_X29Y88/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[2]_i_3_n_0 - 
wires: CLBLL_R_X29Y88/CLBLL_IMUX11 CLBLL_R_X29Y88/CLBLL_LL_A4 CLBLL_R_X29Y88/CLBLL_LL_B CLBLL_R_X29Y88/CLBLL_LOGIC_OUTS13 INT_R_X29Y88/IMUX11 INT_R_X29Y88/LOGIC_OUTS13 
pips: CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y88/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y88/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[2]_i_4_n_0 - 
wires: CLBLL_R_X29Y88/CLBLL_IMUX1 CLBLL_R_X29Y88/CLBLL_LL_A3 CLBLL_R_X29Y89/CLBLL_LL_AMUX CLBLL_R_X29Y89/CLBLL_LOGIC_OUTS20 INT_R_X29Y88/IMUX1 INT_R_X29Y88/SR1BEG_S0 INT_R_X29Y88/SR1END3 INT_R_X29Y89/LOGIC_OUTS20 INT_R_X29Y89/SR1BEG3 INT_R_X29Y89/SR1END_N3_3 
pips: CLBLL_R_X29Y88/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y89/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X29Y88/INT_R.SR1BEG_S0->>IMUX1 INT_R_X29Y88/INT_R.SR1END3->>SR1BEG_S0 INT_R_X29Y89/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[3]_i_2_n_0 - 
wires: CLBLM_L_X24Y88/CLBLM_IMUX12 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS20 CLBLM_L_X24Y88/CLBLM_M_AMUX CLBLM_L_X24Y88/CLBLM_M_B6 INT_L_X24Y88/IMUX_L12 INT_L_X24Y88/LOGIC_OUTS_L20 
pips: CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y88/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y88/INT_L.LOGIC_OUTS_L20->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[3]_i_3_n_0 - 
wires: CLBLM_L_X24Y88/CLBLM_IMUX17 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y88/CLBLM_L_C CLBLM_L_X24Y88/CLBLM_L_CMUX CLBLM_L_X24Y88/CLBLM_M_B3 INT_L_X24Y88/IMUX_L17 INT_L_X24Y88/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y88/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X24Y88/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y88/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[3]_i_4_n_0 - 
wires: CLBLM_L_X24Y88/CLBLM_IMUX24 CLBLM_L_X24Y88/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y88/CLBLM_M_B5 CLBLM_L_X24Y88/CLBLM_M_C INT_L_X24Y87/SR1END3 INT_L_X24Y88/IMUX_L24 INT_L_X24Y88/LOGIC_OUTS_L14 INT_L_X24Y88/SR1BEG3 INT_L_X24Y88/SR1END_N3_3 
pips: CLBLM_L_X24Y88/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y88/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y88/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X24Y88/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[4]_i_4_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_IMUX15 CLBLL_R_X23Y88/CLBLL_LL_B1 CLBLL_R_X23Y88/CLBLL_LL_D CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS15 INT_R_X23Y88/IMUX15 INT_R_X23Y88/LOGIC_OUTS15 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y88/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X23Y88/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[4]_i_5_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_SS6B0 CLBLL_R_X21Y101/CLBLL_LOGIC_OUTS18 CLBLL_R_X21Y101/CLBLL_L_CMUX CLBLL_R_X21Y89/CLBLL_EE2BEG0 CLBLL_R_X23Y88/CLBLL_IMUX17 CLBLL_R_X23Y88/CLBLL_LL_B3 CLBLM_L_X22Y89/CLBLM_EE2BEG0 INT_L_X22Y89/EE2A0 INT_R_X21Y100/SS6A0 INT_R_X21Y101/LOGIC_OUTS18 INT_R_X21Y101/SS6BEG0 INT_R_X21Y89/EE2BEG0 INT_R_X21Y89/SS6END0 INT_R_X21Y90/SS6E0 INT_R_X21Y91/SS6D0 INT_R_X21Y92/SS6C0 INT_R_X21Y93/SS6B0 INT_R_X21Y94/SS6A0 INT_R_X21Y95/SS6BEG0 INT_R_X21Y95/SS6END0 INT_R_X21Y96/SS6E0 INT_R_X21Y97/SS6D0 INT_R_X21Y98/SS6C0 INT_R_X21Y99/SS6B0 INT_R_X23Y88/IMUX17 INT_R_X23Y88/SL1END0 INT_R_X23Y89/EE2END0 INT_R_X23Y89/SL1BEG0 
pips: CLBLL_R_X21Y101/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X21Y101/INT_R.LOGIC_OUTS18->>SS6BEG0 INT_R_X21Y89/INT_R.SS6END0->>EE2BEG0 INT_R_X21Y95/INT_R.SS6END0->>SS6BEG0 INT_R_X23Y88/INT_R.SL1END0->>IMUX17 INT_R_X23Y89/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_1_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_FAN6 CLBLL_R_X23Y88/CLBLL_FAN7 CLBLL_R_X23Y88/CLBLL_LL_CE CLBLL_R_X23Y88/CLBLL_L_CE CLBLL_R_X23Y88/CLBLL_WL1END1 CLBLL_R_X23Y88/CLBLL_WW2A2 CLBLM_L_X22Y88/CLBLM_FAN6 CLBLM_L_X22Y88/CLBLM_L_CE CLBLM_L_X24Y88/CLBLM_FAN7 CLBLM_L_X24Y88/CLBLM_M_CE CLBLM_L_X24Y88/CLBLM_WL1END1 CLBLM_L_X24Y88/CLBLM_WW2A2 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y90/CLBLM_M_C INT_L_X22Y88/FAN_ALT1 INT_L_X22Y88/FAN_ALT6 INT_L_X22Y88/FAN_BOUNCE1 INT_L_X22Y88/FAN_L6 INT_L_X22Y88/WW2END2 INT_L_X24Y88/FAN_ALT5 INT_L_X24Y88/FAN_ALT7 INT_L_X24Y88/FAN_BOUNCE5 INT_L_X24Y88/FAN_L7 INT_L_X24Y88/SS2END2 INT_L_X24Y88/WL1BEG1 INT_L_X24Y88/WW2BEG2 INT_L_X24Y89/SS2A2 INT_L_X24Y90/LOGIC_OUTS_L14 INT_L_X24Y90/SS2BEG2 INT_R_X23Y88/FAN6 INT_R_X23Y88/FAN7 INT_R_X23Y88/FAN_ALT6 INT_R_X23Y88/FAN_ALT7 INT_R_X23Y88/WL1END1 INT_R_X23Y88/WW2A2 VBRK_X60Y92/VBRK_WL1END1 VBRK_X60Y92/VBRK_WW2A2 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y88/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X22Y88/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y88/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y88/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y88/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y88/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X22Y88/INT_L.WW2END2->>FAN_ALT1 INT_L_X24Y88/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y88/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y88/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X24Y88/INT_L.SS2END2->>FAN_ALT5 INT_L_X24Y88/INT_L.SS2END2->>WL1BEG1 INT_L_X24Y88/INT_L.SS2END2->>WW2BEG2 INT_L_X24Y90/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_R_X23Y88/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y88/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y88/INT_R.WL1END1->>FAN_ALT6 INT_R_X23Y88/INT_R.WL1END1->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

statesel[5]_i_3_n_0 - 
wires: CLBLM_L_X24Y90/CLBLM_IMUX32 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y90/CLBLM_M_A CLBLM_L_X24Y90/CLBLM_M_C1 INT_L_X24Y90/IMUX_L32 INT_L_X24Y90/LOGIC_OUTS_L12 
pips: CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y90/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_4_n_0 - 
wires: CLBLM_L_X24Y90/CLBLM_IMUX29 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y90/CLBLM_M_C2 CLBLM_L_X24Y90/CLBLM_M_D INT_L_X24Y90/FAN_ALT3 INT_L_X24Y90/FAN_BOUNCE3 INT_L_X24Y90/IMUX_L29 INT_L_X24Y90/LOGIC_OUTS_L15 
pips: CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y90/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y90/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y90/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X24Y90/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX41 CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y89/CLBLL_L_C CLBLL_R_X23Y89/CLBLL_L_CMUX CLBLL_R_X23Y89/CLBLL_L_D1 INT_R_X23Y89/IMUX41 INT_R_X23Y89/LOGIC_OUTS18 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y89/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X23Y89/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X23Y89/INT_R.LOGIC_OUTS18->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_12_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_IMUX46 CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y89/CLBLL_L_BMUX CLBLL_R_X23Y89/CLBLL_L_D5 INT_R_X23Y89/IMUX46 INT_R_X23Y89/LOGIC_OUTS17 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y89/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X23Y89/INT_R.LOGIC_OUTS17->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_5_n_0 - 
wires: CLBLL_R_X23Y88/CLBLL_IMUX9 CLBLL_R_X23Y88/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y88/CLBLL_L_A5 CLBLL_R_X23Y88/CLBLL_L_D INT_R_X23Y88/IMUX9 INT_R_X23Y88/LOGIC_OUTS11 INT_R_X23Y88/SR1BEG_S0 
pips: CLBLL_R_X23Y88/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y88/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X23Y88/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X23Y88/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel0 - 
wires: CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y89/CLBLL_L_D CLBLM_L_X24Y90/CLBLM_IMUX38 CLBLM_L_X24Y90/CLBLM_M_D3 INT_L_X24Y90/IMUX_L38 INT_L_X24Y90/NW2END3 INT_R_X25Y89/LOGIC_OUTS11 INT_R_X25Y89/NW2BEG3 INT_R_X25Y90/NW2A3 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X24Y90/INT_L.NW2END3->>IMUX_L38 INT_R_X25Y89/INT_R.LOGIC_OUTS11->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_8_n_0 - 
wires: CLBLL_R_X23Y89/CLBLL_EE2BEG3 CLBLL_R_X23Y89/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y89/CLBLL_L_D CLBLL_R_X25Y89/CLBLL_IMUX46 CLBLL_R_X25Y89/CLBLL_L_D5 CLBLM_L_X24Y89/CLBLM_EE2BEG3 INT_L_X24Y89/EE2A3 INT_R_X23Y89/EE2BEG3 INT_R_X23Y89/LOGIC_OUTS11 INT_R_X25Y89/EE2END3 INT_R_X25Y89/IMUX46 VBRK_X60Y93/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y89/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X23Y89/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X25Y89/INT_R.EE2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel[5]_i_9_n_0 - 
wires: CLBLL_R_X25Y89/CLBLL_IMUX41 CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y89/CLBLL_L_A CLBLL_R_X25Y89/CLBLL_L_D1 INT_R_X25Y89/IMUX41 INT_R_X25Y89/LOGIC_OUTS8 
pips: CLBLL_R_X25Y89/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y89/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X25Y89/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

statesel_reg[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[0]_i_2_n_0 - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX3 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y93/CLBLM_L_A2 CLBLM_L_X28Y93/CLBLM_M_B INT_L_X28Y93/IMUX_L3 INT_L_X28Y93/LOGIC_OUTS_L13 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y93/INT_L.LOGIC_OUTS_L13->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[0]_i_3_n_0 - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX6 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y93/CLBLM_L_A1 CLBLM_L_X28Y93/CLBLM_L_D INT_L_X28Y93/IMUX_L6 INT_L_X28Y93/LOGIC_OUTS_L11 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X28Y93/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X28Y93/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[0]_i_4_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_EE2A2 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y93/CLBLM_M_C CLBLM_L_X28Y93/CLBLM_EE2A2 CLBLM_L_X28Y93/CLBLM_IMUX36 CLBLM_L_X28Y93/CLBLM_L_D2 INT_L_X26Y93/EE2BEG2 INT_L_X26Y93/LOGIC_OUTS_L14 INT_L_X28Y93/EE2END2 INT_L_X28Y93/IMUX_L36 INT_R_X27Y93/EE2A2 
pips: CLBLM_L_X26Y93/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X26Y93/INT_L.LOGIC_OUTS_L14->>EE2BEG2 INT_L_X28Y93/INT_L.EE2END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[10]_i_2_n_0 - 
wires: CLBLL_R_X29Y98/CLBLL_IMUX44 CLBLL_R_X29Y98/CLBLL_LL_A CLBLL_R_X29Y98/CLBLL_LL_D4 CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS12 INT_R_X29Y98/BYP_ALT0 INT_R_X29Y98/BYP_BOUNCE0 INT_R_X29Y98/IMUX44 INT_R_X29Y98/LOGIC_OUTS12 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y98/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X29Y98/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X29Y98/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X29Y98/INT_R.LOGIC_OUTS12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[12]_i_3_n_6 - 
wires: CLBLL_R_X29Y98/CLBLL_IMUX43 CLBLL_R_X29Y98/CLBLL_LL_D6 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y98/CLBLM_L_BMUX INT_L_X28Y98/EL1BEG2 INT_L_X28Y98/LOGIC_OUTS_L17 INT_R_X29Y98/EL1END2 INT_R_X29Y98/IMUX43 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X28Y98/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y98/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X29Y98/INT_R.EL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[10]_i_3_n_0 - 
wires: CLBLL_R_X27Y99/CLBLL_EL1BEG2 CLBLL_R_X27Y99/CLBLL_LL_D CLBLL_R_X27Y99/CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y98/CLBLL_IMUX45 CLBLL_R_X29Y98/CLBLL_LL_D2 CLBLM_L_X28Y99/CLBLM_EL1BEG2 INT_L_X28Y98/SE2A2 INT_L_X28Y99/EL1END2 INT_L_X28Y99/SE2BEG2 INT_R_X27Y99/EL1BEG2 INT_R_X27Y99/LOGIC_OUTS15 INT_R_X29Y98/IMUX45 INT_R_X29Y98/SE2END2 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X28Y99/INT_L.EL1END2->>SE2BEG2 INT_R_X27Y99/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X29Y98/INT_R.SE2END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[10]_i_4_n_0 - 
wires: CLBLL_R_X27Y99/CLBLL_IMUX44 CLBLL_R_X27Y99/CLBLL_LL_D4 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS13 CLBLM_L_X26Y99/CLBLM_M_B INT_L_X26Y99/ER1BEG2 INT_L_X26Y99/LOGIC_OUTS_L13 INT_R_X27Y99/ER1END2 INT_R_X27Y99/IMUX44 
pips: CLBLL_R_X27Y99/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y99/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_R_X27Y99/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[11]_i_2_n_0 - 
wires: CLBLL_R_X29Y99/CLBLL_IMUX11 CLBLL_R_X29Y99/CLBLL_LL_A4 CLBLL_R_X29Y99/CLBLL_LL_B CLBLL_R_X29Y99/CLBLL_LOGIC_OUTS13 INT_R_X29Y99/IMUX11 INT_R_X29Y99/LOGIC_OUTS13 
pips: CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y99/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y99/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[12]_i_3_n_5 - 
wires: CLBLL_R_X29Y99/CLBLL_IMUX1 CLBLL_R_X29Y99/CLBLL_LL_A3 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y98/CLBLM_L_CMUX INT_L_X28Y98/LOGIC_OUTS_L18 INT_L_X28Y98/NE2BEG0 INT_L_X28Y99/NE2A0 INT_R_X29Y98/NE2END_S3_0 INT_R_X29Y99/IMUX1 INT_R_X29Y99/NE2END0 
pips: CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y98/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y98/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_R_X29Y99/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[11]_i_3_n_0 - 
wires: CLBLL_R_X27Y99/CLBLL_EE2A3 CLBLL_R_X29Y99/CLBLL_IMUX4 CLBLL_R_X29Y99/CLBLL_LL_A6 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y99/CLBLM_M_D CLBLM_L_X28Y99/CLBLM_EE2A3 INT_L_X26Y99/EE2BEG3 INT_L_X26Y99/LOGIC_OUTS_L15 INT_L_X28Y99/EE2END3 INT_L_X28Y99/EL1BEG2 INT_R_X27Y99/EE2A3 INT_R_X29Y99/EL1END2 INT_R_X29Y99/IMUX4 
pips: CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X26Y99/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y99/INT_L.LOGIC_OUTS_L15->>EE2BEG3 INT_L_X28Y99/INT_L.EE2END3->>EL1BEG2 INT_R_X29Y99/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[11]_i_4_n_0 - 
wires: CLBLM_L_X26Y99/CLBLM_IMUX44 CLBLM_L_X26Y99/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y99/CLBLM_M_C CLBLM_L_X26Y99/CLBLM_M_D4 INT_L_X26Y99/IMUX_L44 INT_L_X26Y99/LOGIC_OUTS_L14 
pips: CLBLM_L_X26Y99/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y99/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y99/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[12]_i_2_n_0 - 
wires: CLBLL_R_X29Y98/CLBLL_IMUX12 CLBLL_R_X29Y98/CLBLL_LL_B6 CLBLL_R_X29Y98/CLBLL_LL_C CLBLL_R_X29Y98/CLBLL_LOGIC_OUTS14 INT_R_X29Y98/IMUX12 INT_R_X29Y98/LOGIC_OUTS14 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y98/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X29Y98/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[12]_i_3_n_4 - 
wires: CLBLL_R_X29Y98/CLBLL_IMUX18 CLBLL_R_X29Y98/CLBLL_LL_B2 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y98/CLBLM_L_DMUX INT_L_X28Y98/LOGIC_OUTS_L19 INT_L_X28Y98/NE2BEG1 INT_L_X28Y99/NE2A1 INT_R_X29Y98/IMUX18 INT_R_X29Y98/SL1END1 INT_R_X29Y99/NE2END1 INT_R_X29Y99/SL1BEG1 
pips: CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X28Y98/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y98/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_R_X29Y98/INT_R.SL1END1->>IMUX18 INT_R_X29Y99/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[12]_i_4_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SE2A3 CLBLL_R_X27Y100/CLBLL_SE2A3 CLBLL_R_X27Y101/CLBLL_LL_D CLBLL_R_X27Y101/CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y98/CLBLL_IMUX15 CLBLL_R_X29Y98/CLBLL_LL_B1 CLBLM_L_X28Y100/CLBLM_SE2A3 INT_L_X28Y100/SE2BEG3 INT_L_X28Y100/SE2END3 INT_L_X28Y99/SE2A3 INT_R_X27Y100/SE2A3 INT_R_X27Y101/LOGIC_OUTS15 INT_R_X27Y101/SE2BEG3 INT_R_X29Y98/IMUX15 INT_R_X29Y98/SL1END3 INT_R_X29Y99/SE2END3 INT_R_X29Y99/SL1BEG3 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y98/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X28Y100/INT_L.SE2END3->>SE2BEG3 INT_R_X27Y101/INT_R.LOGIC_OUTS15->>SE2BEG3 INT_R_X29Y98/INT_R.SL1END3->>IMUX15 INT_R_X29Y99/INT_R.SE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[12]_i_9_n_0 - 
wires: CLBLL_R_X27Y101/CLBLL_IMUX44 CLBLL_R_X27Y101/CLBLL_LL_D4 CLBLM_L_X26Y101/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y101/CLBLM_M_D INT_L_X26Y101/EL1BEG2 INT_L_X26Y101/LOGIC_OUTS_L15 INT_R_X27Y101/EL1END2 INT_R_X27Y101/IMUX44 
pips: CLBLL_R_X27Y101/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X26Y101/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y101/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_R_X27Y101/INT_R.EL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[13]_i_2_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_ER1END3 BRKH_INT_X28Y99/BRKH_INT_SW2A2 CLBLL_R_X27Y99/CLBLL_ER1BEG3 CLBLL_R_X27Y99/CLBLL_SW2A2 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y100/CLBLM_L_C CLBLM_L_X28Y99/CLBLM_ER1BEG3 CLBLM_L_X28Y99/CLBLM_IMUX7 CLBLM_L_X28Y99/CLBLM_M_A1 CLBLM_L_X28Y99/CLBLM_SW2A2 INT_L_X28Y100/ER1END_N3_3 INT_L_X28Y100/LOGIC_OUTS_L10 INT_L_X28Y100/SW2BEG2 INT_L_X28Y99/ER1END3 INT_L_X28Y99/IMUX_L7 INT_L_X28Y99/SW2A2 INT_R_X27Y99/ER1BEG3 INT_R_X27Y99/SW2END2 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y100/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_L_X28Y99/INT_L.ER1END3->>IMUX_L7 INT_R_X27Y99/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[15]_i_5_n_7 - 
wires: CLBLM_L_X28Y99/CLBLM_IMUX1 CLBLM_L_X28Y99/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y99/CLBLM_L_AMUX CLBLM_L_X28Y99/CLBLM_M_A3 INT_L_X28Y99/FAN_ALT5 INT_L_X28Y99/FAN_BOUNCE5 INT_L_X28Y99/IMUX_L1 INT_L_X28Y99/LOGIC_OUTS_L16 
pips: CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y99/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y99/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y99/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X28Y99/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[13]_i_3_n_0 - 
wires: BRKH_INT_X27Y99/BRKH_INT_SS6END3 BRKH_INT_X27Y99/BRKH_INT_SS6END_N0_3 CLBLL_R_X27Y105/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y105/CLBLL_L_D CLBLL_R_X27Y99/CLBLL_ER1BEG1 CLBLM_L_X28Y99/CLBLM_ER1BEG1 CLBLM_L_X28Y99/CLBLM_IMUX11 CLBLM_L_X28Y99/CLBLM_M_A4 INT_L_X28Y99/ER1END1 INT_L_X28Y99/IMUX_L11 INT_R_X27Y100/SS6E3 INT_R_X27Y100/SS6END_N0_3 INT_R_X27Y101/SS6D3 INT_R_X27Y102/SS6C3 INT_R_X27Y103/SS6B3 INT_R_X27Y104/SS6A3 INT_R_X27Y105/LOGIC_OUTS11 INT_R_X27Y105/SS6BEG3 INT_R_X27Y99/ER1BEG1 INT_R_X27Y99/SR1BEG_S0 INT_R_X27Y99/SS6END3 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y99/INT_L.ER1END1->>IMUX_L11 INT_R_X27Y105/INT_R.LOGIC_OUTS11->>SS6BEG3 INT_R_X27Y99/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X27Y99/INT_R.SS6END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[13]_i_4_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_IMUX42 CLBLL_R_X27Y105/CLBLL_L_D6 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y105/CLBLM_M_C INT_L_X26Y105/EL1BEG1 INT_L_X26Y105/LOGIC_OUTS_L14 INT_R_X27Y105/EL1END1 INT_R_X27Y105/IMUX42 
pips: CLBLL_R_X27Y105/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X26Y105/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y105/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_R_X27Y105/INT_R.EL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[14]_i_2_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SS2A3 CLBLM_L_X28Y100/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y100/CLBLM_L_D CLBLM_L_X28Y99/CLBLM_IMUX15 CLBLM_L_X28Y99/CLBLM_M_B1 INT_L_X28Y100/LOGIC_OUTS_L11 INT_L_X28Y100/SS2BEG3 INT_L_X28Y98/NR1BEG3 INT_L_X28Y98/SS2END3 INT_L_X28Y99/IMUX_L15 INT_L_X28Y99/NR1END3 INT_L_X28Y99/SS2A3 INT_L_X28Y99/SS2END_N0_3 
pips: CLBLM_L_X28Y100/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X28Y100/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_L_X28Y98/INT_L.SS2END3->>NR1BEG3 INT_L_X28Y99/INT_L.NR1END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[15]_i_5_n_6 - 
wires: CLBLM_L_X28Y99/CLBLM_IMUX17 CLBLM_L_X28Y99/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y99/CLBLM_L_BMUX CLBLM_L_X28Y99/CLBLM_M_B3 INT_L_X28Y99/IMUX_L17 INT_L_X28Y99/LOGIC_OUTS_L17 INT_L_X28Y99/SR1BEG_S0 
pips: CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y99/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y99/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y99/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[14]_i_3_n_0 - 
wires: BRKH_INT_X27Y99/BRKH_INT_SS6E3 CLBLL_R_X27Y104/CLBLL_LL_D CLBLL_R_X27Y104/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y99/CLBLL_ER1BEG0 CLBLM_L_X28Y99/CLBLM_ER1BEG0 CLBLM_L_X28Y99/CLBLM_IMUX18 CLBLM_L_X28Y99/CLBLM_M_B2 INT_L_X28Y99/ER1END0 INT_L_X28Y99/IMUX_L18 INT_R_X27Y100/SS6D3 INT_R_X27Y101/SS6C3 INT_R_X27Y102/SS6B3 INT_R_X27Y103/SS6A3 INT_R_X27Y104/LOGIC_OUTS15 INT_R_X27Y104/SS6BEG3 INT_R_X27Y98/ER1BEG_S0 INT_R_X27Y98/SS6END3 INT_R_X27Y99/ER1BEG0 INT_R_X27Y99/SS6E3 INT_R_X27Y99/SS6END_N0_3 
pips: CLBLL_R_X27Y104/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y99/INT_L.ER1END0->>IMUX_L18 INT_R_X27Y104/INT_R.LOGIC_OUTS15->>SS6BEG3 INT_R_X27Y98/INT_R.SS6END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[14]_i_4_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_EE2BEG2 CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y106/CLBLL_L_C CLBLL_R_X27Y104/CLBLL_IMUX44 CLBLL_R_X27Y104/CLBLL_LL_D4 CLBLM_L_X26Y106/CLBLM_EE2BEG2 INT_L_X26Y106/EE2A2 INT_R_X25Y106/EE2BEG2 INT_R_X25Y106/LOGIC_OUTS10 INT_R_X27Y104/IMUX44 INT_R_X27Y104/SS2END2 INT_R_X27Y105/SS2A2 INT_R_X27Y106/EE2END2 INT_R_X27Y106/SS2BEG2 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y104/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_R_X25Y106/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X27Y104/INT_R.SS2END2->>IMUX44 INT_R_X27Y106/INT_R.EE2END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_1_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_FAN7 CLBLL_R_X29Y96/CLBLL_LL_CE CLBLL_R_X29Y97/CLBLL_FAN7 CLBLL_R_X29Y97/CLBLL_LL_CE CLBLL_R_X29Y98/CLBLL_FAN7 CLBLL_R_X29Y98/CLBLL_LL_CE CLBLL_R_X29Y99/CLBLL_FAN7 CLBLL_R_X29Y99/CLBLL_LL_CE CLBLM_L_X28Y89/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y89/CLBLM_M_D CLBLM_L_X28Y93/CLBLM_FAN6 CLBLM_L_X28Y93/CLBLM_L_CE CLBLM_L_X28Y95/CLBLM_FAN6 CLBLM_L_X28Y95/CLBLM_L_CE CLBLM_L_X28Y98/CLBLM_FAN7 CLBLM_L_X28Y98/CLBLM_M_CE CLBLM_L_X28Y99/CLBLM_FAN7 CLBLM_L_X28Y99/CLBLM_M_CE INT_L_X28Y89/LOGIC_OUTS_L15 INT_L_X28Y89/NN2BEG3 INT_L_X28Y90/NN2A3 INT_L_X28Y91/NN2END3 INT_L_X28Y91/NR1BEG3 INT_L_X28Y92/NL1BEG2 INT_L_X28Y92/NN2BEG3 INT_L_X28Y92/NR1END3 INT_L_X28Y93/FAN_ALT6 INT_L_X28Y93/FAN_L6 INT_L_X28Y93/NL1END2 INT_L_X28Y93/NN2A3 INT_L_X28Y94/NL1BEG2 INT_L_X28Y94/NN2END3 INT_L_X28Y95/FAN_ALT6 INT_L_X28Y95/FAN_L6 INT_L_X28Y95/NE2BEG2 INT_L_X28Y95/NL1END2 INT_L_X28Y96/NE2A2 INT_L_X28Y98/FAN_ALT7 INT_L_X28Y98/FAN_L7 INT_L_X28Y98/NW2END2 INT_L_X28Y99/FAN_ALT7 INT_L_X28Y99/FAN_L7 INT_L_X28Y99/NW2END2 INT_R_X29Y96/FAN7 INT_R_X29Y96/FAN_ALT7 INT_R_X29Y96/NE2END2 INT_R_X29Y96/NR1BEG2 INT_R_X29Y97/FAN7 INT_R_X29Y97/FAN_ALT7 INT_R_X29Y97/NR1BEG2 INT_R_X29Y97/NR1END2 INT_R_X29Y97/NW2BEG2 INT_R_X29Y98/FAN7 INT_R_X29Y98/FAN_ALT7 INT_R_X29Y98/NR1BEG2 INT_R_X29Y98/NR1END2 INT_R_X29Y98/NW2A2 INT_R_X29Y98/NW2BEG2 INT_R_X29Y99/FAN7 INT_R_X29Y99/FAN_ALT7 INT_R_X29Y99/NR1END2 INT_R_X29Y99/NW2A2 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y97/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y98/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y99/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y89/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y93/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y95/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y98/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y99/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X28Y89/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X28Y91/INT_L.NN2END3->>NR1BEG3 INT_L_X28Y92/INT_L.NR1END3->>NL1BEG2 INT_L_X28Y92/INT_L.NR1END3->>NN2BEG3 INT_L_X28Y93/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y93/INT_L.NL1END2->>FAN_ALT6 INT_L_X28Y94/INT_L.NN2END3->>NL1BEG2 INT_L_X28Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y95/INT_L.NL1END2->>FAN_ALT6 INT_L_X28Y95/INT_L.NL1END2->>NE2BEG2 INT_L_X28Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y98/INT_L.NW2END2->>FAN_ALT7 INT_L_X28Y99/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y99/INT_L.NW2END2->>FAN_ALT7 INT_R_X29Y96/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y96/INT_R.NE2END2->>FAN_ALT7 INT_R_X29Y96/INT_R.NE2END2->>NR1BEG2 INT_R_X29Y97/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y97/INT_R.NR1END2->>FAN_ALT7 INT_R_X29Y97/INT_R.NR1END2->>NR1BEG2 INT_R_X29Y97/INT_R.NR1END2->>NW2BEG2 INT_R_X29Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y98/INT_R.NR1END2->>FAN_ALT7 INT_R_X29Y98/INT_R.NR1END2->>NR1BEG2 INT_R_X29Y98/INT_R.NR1END2->>NW2BEG2 INT_R_X29Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y99/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

waddrhold[15]_i_3_n_0 - 
wires: CLBLM_L_X28Y89/CLBLM_IMUX43 CLBLM_L_X28Y89/CLBLM_LOGIC_OUTS13 CLBLM_L_X28Y89/CLBLM_M_B CLBLM_L_X28Y89/CLBLM_M_D6 INT_L_X28Y89/IMUX_L43 INT_L_X28Y89/LOGIC_OUTS_L13 
pips: CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X28Y89/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_11_n_0 - 
wires: CLBLL_R_X27Y103/CLBLL_IMUX43 CLBLL_R_X27Y103/CLBLL_LL_D6 CLBLM_L_X26Y103/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y103/CLBLM_L_A INT_L_X26Y103/ER1BEG1 INT_L_X26Y103/LOGIC_OUTS_L8 INT_R_X27Y103/ER1END1 INT_R_X27Y103/IMUX43 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X26Y103/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y103/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X27Y103/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_12_n_0 - 
wires: CLBLM_L_X28Y89/CLBLM_IMUX32 CLBLM_L_X28Y89/CLBLM_LOGIC_OUTS12 CLBLM_L_X28Y89/CLBLM_M_A CLBLM_L_X28Y89/CLBLM_M_C1 INT_L_X28Y89/IMUX_L32 INT_L_X28Y89/LOGIC_OUTS_L12 
pips: CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y89/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X28Y89/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_13_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_EE2BEG1 CLBLL_R_X25Y88/CLBLL_LL_B CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS13 CLBLL_R_X27Y88/CLBLL_ER1BEG2 CLBLM_L_X26Y88/CLBLM_EE2BEG1 CLBLM_L_X28Y88/CLBLM_ER1BEG2 CLBLM_L_X28Y89/CLBLM_IMUX29 CLBLM_L_X28Y89/CLBLM_M_C2 INT_L_X26Y88/EE2A1 INT_L_X28Y88/ER1END2 INT_L_X28Y88/NR1BEG2 INT_L_X28Y89/IMUX_L29 INT_L_X28Y89/NR1END2 INT_R_X25Y88/EE2BEG1 INT_R_X25Y88/LOGIC_OUTS13 INT_R_X27Y88/EE2END1 INT_R_X27Y88/ER1BEG2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X28Y88/INT_L.ER1END2->>NR1BEG2 INT_L_X28Y89/INT_L.NR1END2->>IMUX_L29 INT_R_X25Y88/INT_R.LOGIC_OUTS13->>EE2BEG1 INT_R_X27Y88/INT_R.EE2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_14_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX24 CLBLL_R_X25Y88/CLBLL_LL_A CLBLL_R_X25Y88/CLBLL_LL_B5 CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS12 INT_R_X25Y88/IMUX24 INT_R_X25Y88/LOGIC_OUTS12 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X25Y88/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_10_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX17 CLBLL_R_X25Y88/CLBLL_LL_B3 CLBLL_R_X25Y89/CLBLL_LL_A CLBLL_R_X25Y89/CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y90/CLBLL_IMUX43 CLBLL_R_X25Y90/CLBLL_LL_D6 INT_R_X25Y88/IMUX17 INT_R_X25Y88/SL1END0 INT_R_X25Y89/LOGIC_OUTS12 INT_R_X25Y89/NL1BEG2 INT_R_X25Y89/NL1BEG_N3 INT_R_X25Y89/SL1BEG0 INT_R_X25Y90/IMUX43 INT_R_X25Y90/NL1END2 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y89/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 INT_R_X25Y88/INT_R.SL1END0->>IMUX17 INT_R_X25Y89/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X25Y89/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X25Y89/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X25Y90/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

waddrhold[15]_i_15_n_0 - 
wires: CLBLL_R_X25Y88/CLBLL_IMUX12 CLBLL_R_X25Y88/CLBLL_LL_B6 CLBLL_R_X25Y88/CLBLL_LL_C CLBLL_R_X25Y88/CLBLL_LOGIC_OUTS14 INT_R_X25Y88/IMUX12 INT_R_X25Y88/LOGIC_OUTS14 
pips: CLBLL_R_X25Y88/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y88/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y88/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_4_n_0 - 
wires: CLBLL_R_X29Y99/CLBLL_LOGIC_OUTS9 CLBLL_R_X29Y99/CLBLL_L_B CLBLM_L_X28Y99/CLBLM_IMUX28 CLBLM_L_X28Y99/CLBLM_M_C4 INT_L_X28Y99/IMUX_L28 INT_L_X28Y99/WR1END2 INT_R_X29Y99/LOGIC_OUTS9 INT_R_X29Y99/WR1BEG2 
pips: CLBLL_R_X29Y99/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X28Y99/INT_L.WR1END2->>IMUX_L28 INT_R_X29Y99/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[15]_i_5_n_5 - 
wires: CLBLM_L_X28Y99/CLBLM_IMUX29 CLBLM_L_X28Y99/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y99/CLBLM_L_CMUX CLBLM_L_X28Y99/CLBLM_M_C2 INT_L_X28Y99/BYP_ALT1 INT_L_X28Y99/BYP_BOUNCE1 INT_L_X28Y99/IMUX_L29 INT_L_X28Y99/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y99/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y99/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y99/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X28Y99/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_6_n_0 - 
wires: BRKH_INT_X28Y99/BRKH_INT_SE6E3 CLBLL_R_X27Y103/CLBLL_LL_D CLBLL_R_X27Y103/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y103/CLBLL_SE4BEG3 CLBLM_L_X28Y103/CLBLM_SE4BEG3 CLBLM_L_X28Y99/CLBLM_IMUX22 CLBLM_L_X28Y99/CLBLM_M_C3 INT_L_X28Y100/SE6D3 INT_L_X28Y101/SE6C3 INT_L_X28Y102/SE6B3 INT_L_X28Y103/SE6A3 INT_L_X28Y99/IMUX_L22 INT_L_X28Y99/SE6E3 INT_L_X28Y99/WL1END2 INT_R_X27Y103/LOGIC_OUTS15 INT_R_X27Y103/SE6BEG3 INT_R_X29Y99/SE6END3 INT_R_X29Y99/WL1BEG2 
pips: CLBLL_R_X27Y103/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X28Y99/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X28Y99/INT_L.WL1END2->>IMUX_L22 INT_R_X27Y103/INT_R.LOGIC_OUTS15->>SE6BEG3 INT_R_X29Y99/INT_R.SE6END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[15]_i_7_n_0 - 
wires: CLBLM_L_X28Y89/CLBLM_IMUX12 CLBLM_L_X28Y89/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y89/CLBLM_M_B6 CLBLM_L_X28Y89/CLBLM_M_C INT_L_X28Y89/IMUX_L12 INT_L_X28Y89/LOGIC_OUTS_L14 
pips: CLBLM_L_X28Y89/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y89/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y89/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[1]_i_2_n_0 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX10 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS9 CLBLM_L_X28Y95/CLBLM_L_A4 CLBLM_L_X28Y95/CLBLM_L_B INT_L_X28Y95/IMUX_L10 INT_L_X28Y95/LOGIC_OUTS_L9 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X28Y95/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X28Y95/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[4]_i_3_n_7 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX5 CLBLM_L_X28Y95/CLBLM_L_A6 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y96/CLBLM_L_AMUX INT_L_X28Y95/IMUX_L5 INT_L_X28Y95/SL1END2 INT_L_X28Y96/LOGIC_OUTS_L16 INT_L_X28Y96/SL1BEG2 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X28Y96/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y95/INT_L.SL1END2->>IMUX_L5 INT_L_X28Y96/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[1]_i_3_n_0 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX9 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y95/CLBLM_L_A5 CLBLM_L_X28Y95/CLBLM_M_D INT_L_X28Y95/IMUX_L9 INT_L_X28Y95/LOGIC_OUTS_L15 INT_L_X28Y95/SR1BEG_S0 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X28Y95/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X28Y95/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[1]_i_4_n_0 - 
wires: CLBLL_R_X27Y95/CLBLL_EE2A2 CLBLM_L_X26Y95/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y95/CLBLM_L_C CLBLM_L_X28Y95/CLBLM_EE2A2 CLBLM_L_X28Y95/CLBLM_IMUX45 CLBLM_L_X28Y95/CLBLM_M_D2 INT_L_X26Y95/EE2BEG2 INT_L_X26Y95/LOGIC_OUTS_L10 INT_L_X28Y95/EE2END2 INT_L_X28Y95/IMUX_L45 INT_R_X27Y95/EE2A2 
pips: CLBLM_L_X26Y95/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y95/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X28Y95/INT_L.EE2END2->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[2]_i_2_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX11 CLBLL_R_X29Y96/CLBLL_LL_A4 CLBLL_R_X29Y96/CLBLL_LL_B CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS13 INT_R_X29Y96/IMUX11 INT_R_X29Y96/LOGIC_OUTS13 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y96/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X29Y96/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[4]_i_3_n_6 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX4 CLBLL_R_X29Y96/CLBLL_LL_A6 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y96/CLBLM_L_BMUX INT_L_X28Y96/EL1BEG2 INT_L_X28Y96/LOGIC_OUTS_L17 INT_R_X29Y96/EL1END2 INT_R_X29Y96/IMUX4 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X28Y96/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y96/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X29Y96/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[2]_i_3_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_EE2BEG3 CLBLL_R_X27Y93/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y93/CLBLL_L_D CLBLL_R_X29Y96/CLBLL_IMUX7 CLBLL_R_X29Y96/CLBLL_LL_A1 CLBLM_L_X28Y93/CLBLM_EE2BEG3 INT_L_X28Y93/EE2A3 INT_R_X27Y93/EE2BEG3 INT_R_X27Y93/LOGIC_OUTS11 INT_R_X29Y93/EE2END3 INT_R_X29Y93/NR1BEG3 INT_R_X29Y94/NN2BEG3 INT_R_X29Y94/NR1END3 INT_R_X29Y95/NN2A3 INT_R_X29Y96/IMUX7 INT_R_X29Y96/NN2END3 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X27Y93/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X29Y93/INT_R.EE2END3->>NR1BEG3 INT_R_X29Y94/INT_R.NR1END3->>NN2BEG3 INT_R_X29Y96/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[2]_i_4_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_IMUX42 CLBLL_R_X27Y93/CLBLL_L_D6 CLBLM_L_X26Y93/CLBLM_LOGIC_OUTS8 CLBLM_L_X26Y93/CLBLM_L_A INT_L_X26Y93/ER1BEG1 INT_L_X26Y93/LOGIC_OUTS_L8 INT_R_X27Y93/ER1END1 INT_R_X27Y93/IMUX42 
pips: CLBLL_R_X27Y93/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X26Y93/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X26Y93/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X27Y93/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[3]_i_2_n_0 - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX16 CLBLM_L_X28Y93/CLBLM_L_B3 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y94/CLBLM_L_BMUX INT_L_X28Y92/SS2END3 INT_L_X28Y93/IMUX_L16 INT_L_X28Y93/SS2A3 INT_L_X28Y93/SS2END_N0_3 INT_L_X28Y94/LOGIC_OUTS_L17 INT_L_X28Y94/SS2BEG3 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y94/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y93/INT_L.SS2END_N0_3->>IMUX_L16 INT_L_X28Y94/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[4]_i_3_n_5 - 
wires: CLBLM_L_X28Y93/CLBLM_IMUX25 CLBLM_L_X28Y93/CLBLM_L_B5 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y96/CLBLM_L_CMUX INT_L_X28Y93/IMUX_L25 INT_L_X28Y93/SS2END0 INT_L_X28Y94/SS2A0 INT_L_X28Y95/SL1END0 INT_L_X28Y95/SS2BEG0 INT_L_X28Y96/LOGIC_OUTS_L18 INT_L_X28Y96/SL1BEG0 
pips: CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y96/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y93/INT_L.SS2END0->>IMUX_L25 INT_L_X28Y95/INT_L.SL1END0->>SS2BEG0 INT_L_X28Y96/INT_L.LOGIC_OUTS_L18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[3]_i_3_n_0 - 
wires: CLBLL_R_X27Y93/CLBLL_SE2A3 CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y94/CLBLL_L_D CLBLM_L_X28Y93/CLBLM_IMUX14 CLBLM_L_X28Y93/CLBLM_L_B1 CLBLM_L_X28Y93/CLBLM_SE2A3 INT_L_X28Y93/IMUX_L14 INT_L_X28Y93/SE2END3 INT_R_X27Y93/SE2A3 INT_R_X27Y94/LOGIC_OUTS11 INT_R_X27Y94/SE2BEG3 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X28Y93/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X28Y93/INT_L.SE2END3->>IMUX_L14 INT_R_X27Y94/INT_R.LOGIC_OUTS11->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[3]_i_4_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_EE2BEG0 CLBLL_R_X25Y94/CLBLL_LL_C CLBLL_R_X25Y94/CLBLL_LL_CMUX CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS22 CLBLL_R_X27Y94/CLBLL_IMUX41 CLBLL_R_X27Y94/CLBLL_L_D1 CLBLM_L_X26Y94/CLBLM_EE2BEG0 INT_L_X26Y94/EE2A0 INT_R_X25Y94/EE2BEG0 INT_R_X25Y94/LOGIC_OUTS22 INT_R_X27Y94/EE2END0 INT_R_X27Y94/IMUX41 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X25Y94/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X25Y94/INT_R.LOGIC_OUTS22->>EE2BEG0 INT_R_X27Y94/INT_R.EE2END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[4]_i_2_n_0 - 
wires: CLBLL_R_X29Y95/CLBLL_LL_AMUX CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y96/CLBLL_IMUX29 CLBLL_R_X29Y96/CLBLL_LL_C2 INT_R_X29Y95/LOGIC_OUTS20 INT_R_X29Y95/NR1BEG2 INT_R_X29Y96/IMUX29 INT_R_X29Y96/NR1END2 
pips: CLBLL_R_X29Y95/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X29Y95/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X29Y96/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[4]_i_3_n_4 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX32 CLBLL_R_X29Y96/CLBLL_LL_C1 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y96/CLBLM_L_DMUX INT_L_X28Y96/EL1BEG0 INT_L_X28Y96/LOGIC_OUTS_L19 INT_R_X29Y95/EL1END_S3_0 INT_R_X29Y96/EL1END0 INT_R_X29Y96/IMUX32 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y96/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X29Y96/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[4]_i_4_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_EE2BEG2 CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y96/CLBLL_L_C CLBLL_R_X27Y96/CLBLL_EE2BEG2 CLBLL_R_X29Y96/CLBLL_IMUX28 CLBLL_R_X29Y96/CLBLL_LL_C4 CLBLM_L_X26Y96/CLBLM_EE2BEG2 CLBLM_L_X28Y96/CLBLM_EE2BEG2 INT_L_X26Y96/EE2A2 INT_L_X28Y96/EE2A2 INT_R_X25Y96/EE2BEG2 INT_R_X25Y96/LOGIC_OUTS10 INT_R_X27Y96/EE2BEG2 INT_R_X27Y96/EE2END2 INT_R_X29Y96/EE2END2 INT_R_X29Y96/IMUX28 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X25Y96/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X27Y96/INT_R.EE2END2->>EE2BEG2 INT_R_X29Y96/INT_R.EE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[4]_i_9_n_0 - 
wires: CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y95/CLBLL_L_B CLBLL_R_X25Y95/CLBLL_L_BMUX CLBLL_R_X25Y96/CLBLL_IMUX20 CLBLL_R_X25Y96/CLBLL_L_C2 INT_R_X25Y95/LOGIC_OUTS17 INT_R_X25Y95/NL1BEG2 INT_R_X25Y96/IMUX20 INT_R_X25Y96/NL1END2 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X25Y95/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X25Y95/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X25Y96/INT_R.NL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[5]_i_2_n_0 - 
wires: CLBLM_L_X28Y98/CLBLM_IMUX12 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y98/CLBLM_M_AMUX CLBLM_L_X28Y98/CLBLM_M_B6 INT_L_X28Y98/IMUX_L12 INT_L_X28Y98/LOGIC_OUTS_L20 
pips: CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y98/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X28Y98/INT_L.LOGIC_OUTS_L20->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[8]_i_3_n_7 - 
wires: CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y97/CLBLM_L_AMUX CLBLM_L_X28Y98/CLBLM_IMUX17 CLBLM_L_X28Y98/CLBLM_M_B3 INT_L_X28Y97/LOGIC_OUTS_L16 INT_L_X28Y97/NL1BEG1 INT_L_X28Y98/IMUX_L17 INT_L_X28Y98/NL1END1 
pips: CLBLM_L_X28Y97/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X28Y97/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X28Y98/INT_L.NL1END1->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[5]_i_3_n_0 - 
wires: CLBLM_L_X28Y98/CLBLM_IMUX15 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y98/CLBLM_M_B1 CLBLM_L_X28Y98/CLBLM_M_D INT_L_X28Y98/IMUX_L15 INT_L_X28Y98/LOGIC_OUTS_L15 
pips: CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y98/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X28Y98/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[5]_i_4_n_0 - 
wires: CLBLM_L_X28Y98/CLBLM_IMUX44 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y98/CLBLM_M_C CLBLM_L_X28Y98/CLBLM_M_D4 INT_L_X28Y98/IMUX_L44 INT_L_X28Y98/LOGIC_OUTS_L14 
pips: CLBLM_L_X28Y98/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y98/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X28Y98/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[6]_i_2_n_0 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX30 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y95/CLBLM_L_BMUX CLBLM_L_X28Y95/CLBLM_L_C5 INT_L_X28Y95/IMUX_L30 INT_L_X28Y95/LOGIC_OUTS_L17 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X28Y95/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y95/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[8]_i_3_n_6 - 
wires: CLBLM_L_X28Y95/CLBLM_IMUX23 CLBLM_L_X28Y95/CLBLM_L_C3 CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y97/CLBLM_L_BMUX INT_L_X28Y95/IMUX_L23 INT_L_X28Y95/SS2END3 INT_L_X28Y96/SS2A3 INT_L_X28Y96/SS2END_N0_3 INT_L_X28Y97/LOGIC_OUTS_L17 INT_L_X28Y97/SS2BEG3 
pips: CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X28Y97/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y95/INT_L.SS2END3->>IMUX_L23 INT_L_X28Y97/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[6]_i_3_n_0 - 
wires: CLBLL_R_X27Y95/CLBLL_ER1BEG1 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y94/CLBLM_L_D CLBLM_L_X28Y95/CLBLM_ER1BEG1 CLBLM_L_X28Y95/CLBLM_IMUX20 CLBLM_L_X28Y95/CLBLM_L_C2 INT_L_X26Y94/ER1BEG_S0 INT_L_X26Y94/LOGIC_OUTS_L11 INT_L_X26Y95/ER1BEG0 INT_L_X28Y95/ER1END1 INT_L_X28Y95/IMUX_L20 INT_R_X27Y95/ER1BEG1 INT_R_X27Y95/ER1END0 
pips: CLBLM_L_X26Y94/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X26Y94/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_L_X28Y95/INT_L.ER1END1->>IMUX_L20 INT_R_X27Y95/INT_R.ER1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[6]_i_4_n_0 - 
wires: CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y98/CLBLL_L_B CLBLL_R_X25Y98/CLBLL_SE4BEG1 CLBLM_L_X26Y94/CLBLM_IMUX42 CLBLM_L_X26Y94/CLBLM_L_D6 CLBLM_L_X26Y98/CLBLM_SE4BEG1 INT_L_X26Y93/NL1BEG1 INT_L_X26Y93/SW2END1 INT_L_X26Y94/IMUX_L42 INT_L_X26Y94/NL1END1 INT_L_X26Y94/SE6E1 INT_L_X26Y95/SE6D1 INT_L_X26Y96/SE6C1 INT_L_X26Y97/SE6B1 INT_L_X26Y98/SE6A1 INT_R_X25Y98/LOGIC_OUTS9 INT_R_X25Y98/SE6BEG1 INT_R_X27Y93/SW2A1 INT_R_X27Y94/SE6END1 INT_R_X27Y94/SW2BEG1 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X26Y93/INT_L.SW2END1->>NL1BEG1 INT_L_X26Y94/INT_L.NL1END1->>IMUX_L42 INT_R_X25Y98/INT_R.LOGIC_OUTS9->>SE6BEG1 INT_R_X27Y94/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[7]_i_2_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX47 CLBLL_R_X29Y96/CLBLL_LL_BMUX CLBLL_R_X29Y96/CLBLL_LL_D5 CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS21 INT_R_X29Y96/IMUX47 INT_R_X29Y96/LOGIC_OUTS21 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y96/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X29Y96/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[8]_i_3_n_5 - 
wires: CLBLL_R_X29Y96/CLBLL_IMUX45 CLBLL_R_X29Y96/CLBLL_LL_D2 CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y97/CLBLM_L_CMUX INT_L_X28Y96/EL1BEG3 INT_L_X28Y97/EL1BEG_N3 INT_L_X28Y97/LOGIC_OUTS_L18 INT_R_X29Y96/EL1END3 INT_R_X29Y96/IMUX45 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X28Y97/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y97/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_R_X29Y96/INT_R.EL1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[7]_i_3_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_EL1BEG2 CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y96/CLBLL_L_D CLBLL_R_X27Y96/CLBLL_EE2BEG1 CLBLL_R_X29Y96/CLBLL_IMUX43 CLBLL_R_X29Y96/CLBLL_LL_D6 CLBLM_L_X26Y96/CLBLM_EL1BEG2 CLBLM_L_X28Y96/CLBLM_EE2BEG1 INT_L_X26Y96/EL1BEG1 INT_L_X26Y96/EL1END2 INT_L_X28Y96/EE2A1 INT_R_X25Y96/EL1BEG2 INT_R_X25Y96/LOGIC_OUTS11 INT_R_X27Y96/EE2BEG1 INT_R_X27Y96/EL1END1 INT_R_X29Y96/EE2END1 INT_R_X29Y96/IMUX43 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y96/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X26Y96/INT_L.EL1END2->>EL1BEG1 INT_R_X25Y96/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X27Y96/INT_R.EL1END1->>EE2BEG1 INT_R_X29Y96/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[7]_i_4_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX37 CLBLL_R_X25Y96/CLBLL_L_D4 CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS10 CLBLM_L_X24Y97/CLBLM_L_C INT_L_X24Y96/SE2A2 INT_L_X24Y97/LOGIC_OUTS_L10 INT_L_X24Y97/SE2BEG2 INT_R_X25Y96/IMUX37 INT_R_X25Y96/SE2END2 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X24Y97/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X24Y97/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X25Y96/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[8]_i_2_n_0 - 
wires: CLBLL_R_X29Y97/CLBLL_IMUX4 CLBLL_R_X29Y97/CLBLL_LL_A6 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS10 CLBLM_L_X28Y94/CLBLM_L_C INT_L_X28Y94/LOGIC_OUTS_L10 INT_L_X28Y94/NE2BEG2 INT_L_X28Y95/NE2A2 INT_R_X29Y95/NE2END2 INT_R_X29Y95/NN2BEG2 INT_R_X29Y96/NN2A2 INT_R_X29Y97/IMUX4 INT_R_X29Y97/NN2END2 
pips: CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X28Y94/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_R_X29Y95/INT_R.NE2END2->>NN2BEG2 INT_R_X29Y97/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[8]_i_3_n_4 - 
wires: CLBLL_R_X29Y97/CLBLL_IMUX1 CLBLL_R_X29Y97/CLBLL_LL_A3 CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y97/CLBLM_L_DMUX INT_L_X28Y97/EL1BEG0 INT_L_X28Y97/LOGIC_OUTS_L19 INT_R_X29Y96/EL1END_S3_0 INT_R_X29Y97/EL1END0 INT_R_X29Y97/IMUX1 
pips: CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y97/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y97/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X29Y97/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[8]_i_4_n_0 - 
wires: CLBLL_R_X27Y94/CLBLL_LL_D CLBLL_R_X27Y94/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y94/CLBLL_NE4BEG3 CLBLL_R_X29Y97/CLBLL_IMUX7 CLBLL_R_X29Y97/CLBLL_LL_A1 CLBLM_L_X28Y94/CLBLM_NE4BEG3 INT_L_X28Y94/NE6A3 INT_L_X28Y95/NE6B3 INT_L_X28Y96/NE6C3 INT_L_X28Y97/NE6D3 INT_L_X28Y98/NE6E3 INT_R_X27Y94/LOGIC_OUTS15 INT_R_X27Y94/NE6BEG3 INT_R_X29Y97/IMUX7 INT_R_X29Y97/SL1END3 INT_R_X29Y98/NE6END3 INT_R_X29Y98/SL1BEG3 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X27Y94/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X29Y97/INT_R.SL1END3->>IMUX7 INT_R_X29Y98/INT_R.NE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[8]_i_9_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_EE2BEG1 CLBLL_R_X27Y94/CLBLL_IMUX43 CLBLL_R_X27Y94/CLBLL_LL_D6 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y93/CLBLM_L_B CLBLM_L_X26Y94/CLBLM_EE2BEG1 INT_L_X24Y93/LOGIC_OUTS_L9 INT_L_X24Y93/NE2BEG1 INT_L_X24Y94/NE2A1 INT_L_X26Y94/EE2A1 INT_R_X25Y94/EE2BEG1 INT_R_X25Y94/NE2END1 INT_R_X27Y94/EE2END1 INT_R_X27Y94/IMUX43 
pips: CLBLL_R_X27Y94/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y93/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X25Y94/INT_R.NE2END1->>EE2BEG1 INT_R_X27Y94/INT_R.EE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[9]_i_2_n_0 - 
wires: CLBLL_R_X29Y96/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y96/CLBLL_L_D CLBLL_R_X29Y97/CLBLL_IMUX27 CLBLL_R_X29Y97/CLBLL_LL_B4 INT_R_X29Y96/LOGIC_OUTS11 INT_R_X29Y96/NL1BEG2 INT_R_X29Y97/IMUX27 INT_R_X29Y97/NL1END2 
pips: CLBLL_R_X29Y96/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_R_X29Y96/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X29Y97/INT_R.NL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[12]_i_3_n_7 - 
wires: CLBLL_R_X29Y97/CLBLL_IMUX12 CLBLL_R_X29Y97/CLBLL_LL_B6 CLBLM_L_X28Y98/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y98/CLBLM_L_AMUX INT_L_X28Y97/SE2A2 INT_L_X28Y98/LOGIC_OUTS_L16 INT_L_X28Y98/SE2BEG2 INT_R_X29Y97/IMUX12 INT_R_X29Y97/SE2END2 
pips: CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X28Y98/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y98/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X29Y97/INT_R.SE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[9]_i_3_n_0 - 
wires: CLBLL_R_X25Y97/CLBLL_EE2BEG3 CLBLL_R_X25Y97/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y97/CLBLL_L_D CLBLL_R_X27Y97/CLBLL_EE2BEG3 CLBLL_R_X29Y97/CLBLL_IMUX15 CLBLL_R_X29Y97/CLBLL_LL_B1 CLBLM_L_X26Y97/CLBLM_EE2BEG3 CLBLM_L_X28Y97/CLBLM_EE2BEG3 INT_L_X26Y97/EE2A3 INT_L_X28Y97/EE2A3 INT_R_X25Y97/EE2BEG3 INT_R_X25Y97/LOGIC_OUTS11 INT_R_X27Y97/EE2BEG3 INT_R_X27Y97/EE2END3 INT_R_X29Y97/EE2END3 INT_R_X29Y97/IMUX15 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y97/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 INT_R_X25Y97/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X27Y97/INT_R.EE2END3->>EE2BEG3 INT_R_X29Y97/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold[9]_i_4_n_0 - 
wires: CLBLL_R_X25Y97/CLBLL_IMUX37 CLBLL_R_X25Y97/CLBLL_L_D4 CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y98/CLBLL_L_C INT_R_X25Y97/IMUX37 INT_R_X25Y97/SL1END2 INT_R_X25Y98/LOGIC_OUTS10 INT_R_X25Y98/SL1BEG2 
pips: CLBLL_R_X25Y97/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y98/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X25Y97/INT_R.SL1END2->>IMUX37 INT_R_X25Y98/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[12]_i_3_n_0 - 
wires: CLBLM_L_X28Y98/CLBLM_L_COUT CLBLM_L_X28Y98/CLBLM_L_COUT_N CLBLM_L_X28Y99/CLBLM_L_CIN 
pips: CLBLM_L_X28Y98/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[8]_i_3_n_0 - 
wires: CLBLM_L_X28Y97/CLBLM_L_COUT CLBLM_L_X28Y97/CLBLM_L_COUT_N CLBLM_L_X28Y98/CLBLM_L_CIN 
pips: CLBLM_L_X28Y97/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

waddrhold_reg[4]_i_3_n_0 - 
wires: CLBLM_L_X28Y96/CLBLM_L_COUT CLBLM_L_X28Y96/CLBLM_L_COUT_N CLBLM_L_X28Y97/CLBLM_L_CIN 
pips: CLBLM_L_X28Y96/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[0]_i_2_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX3 CLBLL_R_X25Y93/CLBLL_L_A2 CLBLL_R_X25Y93/CLBLL_WL1END1 CLBLL_R_X27Y97/CLBLL_SW4A2 CLBLM_L_X26Y93/CLBLM_WL1END1 CLBLM_L_X28Y97/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y97/CLBLM_M_C CLBLM_L_X28Y97/CLBLM_SW4A2 INT_L_X26Y93/SW6END2 INT_L_X26Y93/WL1BEG1 INT_L_X28Y97/LOGIC_OUTS_L14 INT_L_X28Y97/SW6BEG2 INT_R_X25Y93/IMUX3 INT_R_X25Y93/WL1END1 INT_R_X27Y93/SW6E2 INT_R_X27Y94/SW6D2 INT_R_X27Y95/SW6C2 INT_R_X27Y96/SW6B2 INT_R_X27Y97/SW6A2 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X28Y97/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y93/INT_L.SW6END2->>WL1BEG1 INT_L_X28Y97/INT_L.LOGIC_OUTS_L14->>SW6BEG2 INT_R_X25Y93/INT_R.WL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_6_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_SS6C2 CLBLL_R_X25Y101/CLBLL_WW2A3 CLBLL_R_X25Y104/CLBLL_WL1END1 CLBLL_R_X25Y105/CLBLL_IMUX41 CLBLL_R_X25Y105/CLBLL_L_D1 CLBLL_R_X25Y106/CLBLL_IMUX8 CLBLL_R_X25Y106/CLBLL_IMUX9 CLBLL_R_X25Y106/CLBLL_LL_A5 CLBLL_R_X25Y106/CLBLL_L_A5 CLBLL_R_X25Y106/CLBLL_NW2A1 CLBLL_R_X25Y93/CLBLL_IMUX21 CLBLL_R_X25Y93/CLBLL_IMUX6 CLBLL_R_X25Y93/CLBLL_L_A1 CLBLL_R_X25Y93/CLBLL_L_C4 CLBLL_R_X25Y94/CLBLL_IMUX26 CLBLL_R_X25Y94/CLBLL_L_B4 CLBLL_R_X25Y95/CLBLL_IMUX23 CLBLL_R_X25Y95/CLBLL_L_C3 CLBLL_R_X25Y96/CLBLL_IMUX45 CLBLL_R_X25Y96/CLBLL_LL_D2 CLBLL_R_X25Y96/CLBLL_WL1END1 CLBLM_L_X24Y101/CLBLM_IMUX7 CLBLM_L_X24Y101/CLBLM_M_A1 CLBLM_L_X24Y99/CLBLM_IMUX35 CLBLM_L_X24Y99/CLBLM_M_C6 CLBLM_L_X26Y101/CLBLM_WW2A3 CLBLM_L_X26Y102/CLBLM_IMUX24 CLBLM_L_X26Y102/CLBLM_IMUX44 CLBLM_L_X26Y102/CLBLM_M_B5 CLBLM_L_X26Y102/CLBLM_M_D4 CLBLM_L_X26Y104/CLBLM_IMUX1 CLBLM_L_X26Y104/CLBLM_IMUX5 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y104/CLBLM_L_A6 CLBLM_L_X26Y104/CLBLM_L_C CLBLM_L_X26Y104/CLBLM_L_CMUX CLBLM_L_X26Y104/CLBLM_M_A3 CLBLM_L_X26Y104/CLBLM_WL1END1 CLBLM_L_X26Y105/CLBLM_IMUX17 CLBLM_L_X26Y105/CLBLM_M_B3 CLBLM_L_X26Y106/CLBLM_NW2A1 CLBLM_L_X26Y94/CLBLM_IMUX47 CLBLM_L_X26Y94/CLBLM_M_D5 CLBLM_L_X26Y96/CLBLM_WL1END1 INT_L_X24Y101/IMUX_L7 INT_L_X24Y101/WW2END3 INT_L_X24Y102/WW2END_N0_3 INT_L_X24Y99/IMUX_L35 INT_L_X24Y99/NW2END2 INT_L_X26Y100/SS6B2 INT_L_X26Y101/SR1END3 INT_L_X26Y101/SS6A2 INT_L_X26Y101/WW2BEG3 INT_L_X26Y102/IMUX_L24 INT_L_X26Y102/IMUX_L44 INT_L_X26Y102/SR1BEG3 INT_L_X26Y102/SR1END_N3_3 INT_L_X26Y102/SS2END2 INT_L_X26Y102/SS6BEG2 INT_L_X26Y103/SS2A2 INT_L_X26Y104/IMUX_L1 INT_L_X26Y104/IMUX_L5 INT_L_X26Y104/LOGIC_OUTS_L10 INT_L_X26Y104/LOGIC_OUTS_L18 INT_L_X26Y104/NL1BEG1 INT_L_X26Y104/SS2BEG2 INT_L_X26Y104/WL1BEG1 INT_L_X26Y105/IMUX_L17 INT_L_X26Y105/NL1END1 INT_L_X26Y105/NW2BEG1 INT_L_X26Y106/NW2A1 INT_L_X26Y94/IMUX_L47 INT_L_X26Y94/SL1END3 INT_L_X26Y95/SL1BEG3 INT_L_X26Y95/SR1END3 INT_L_X26Y96/SR1BEG3 INT_L_X26Y96/SR1END_N3_3 INT_L_X26Y96/SS6END2 INT_L_X26Y96/WL1BEG1 INT_L_X26Y97/SS6E2 INT_L_X26Y98/SS6D2 INT_L_X26Y99/SS6C2 INT_R_X25Y101/WW2A3 INT_R_X25Y104/NL1BEG1 INT_R_X25Y104/WL1END1 INT_R_X25Y105/IMUX41 INT_R_X25Y105/NL1BEG0 INT_R_X25Y105/NL1END1 INT_R_X25Y105/NL1END_S3_0 INT_R_X25Y106/IMUX8 INT_R_X25Y106/IMUX9 INT_R_X25Y106/NL1END0 INT_R_X25Y106/NW2END1 INT_R_X25Y93/IMUX21 INT_R_X25Y93/IMUX6 INT_R_X25Y93/SS2END2 INT_R_X25Y94/IMUX26 INT_R_X25Y94/SR1BEG_S0 INT_R_X25Y94/SR1END3 INT_R_X25Y94/SS2A2 INT_R_X25Y95/BYP_ALT3 INT_R_X25Y95/BYP_BOUNCE3 INT_R_X25Y95/IMUX23 INT_R_X25Y95/SR1BEG3 INT_R_X25Y95/SR1END2 INT_R_X25Y95/SR1END_N3_3 INT_R_X25Y95/SS2BEG2 INT_R_X25Y96/BYP_ALT5 INT_R_X25Y96/BYP_BOUNCE5 INT_R_X25Y96/BYP_BOUNCE_N3_3 INT_R_X25Y96/IMUX45 INT_R_X25Y96/NN2BEG2 INT_R_X25Y96/SR1BEG2 INT_R_X25Y96/WL1END1 INT_R_X25Y97/NN2A2 INT_R_X25Y98/NN2END2 INT_R_X25Y98/NW2BEG2 INT_R_X25Y99/NW2A2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X24Y101/INT_L.WW2END3->>IMUX_L7 INT_L_X24Y99/INT_L.NW2END2->>IMUX_L35 INT_L_X26Y101/INT_L.SR1END3->>WW2BEG3 INT_L_X26Y102/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X26Y102/INT_L.SS2END2->>IMUX_L44 INT_L_X26Y102/INT_L.SS2END2->>SR1BEG3 INT_L_X26Y102/INT_L.SS2END2->>SS6BEG2 INT_L_X26Y104/INT_L.LOGIC_OUTS_L10->>IMUX_L5 INT_L_X26Y104/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X26Y104/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X26Y104/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_L_X26Y104/INT_L.LOGIC_OUTS_L18->>IMUX_L1 INT_L_X26Y105/INT_L.NL1END1->>IMUX_L17 INT_L_X26Y105/INT_L.NL1END1->>NW2BEG1 INT_L_X26Y94/INT_L.SL1END3->>IMUX_L47 INT_L_X26Y95/INT_L.SR1END3->>SL1BEG3 INT_L_X26Y96/INT_L.SS6END2->>SR1BEG3 INT_L_X26Y96/INT_L.SS6END2->>WL1BEG1 INT_R_X25Y104/INT_R.WL1END1->>NL1BEG1 INT_R_X25Y105/INT_R.NL1END1->>IMUX41 INT_R_X25Y105/INT_R.NL1END1->>NL1BEG0 INT_R_X25Y106/INT_R.NL1END0->>IMUX8 INT_R_X25Y106/INT_R.NW2END1->>IMUX9 INT_R_X25Y93/INT_R.SS2END2->>IMUX21 INT_R_X25Y93/INT_R.SS2END2->>IMUX6 INT_R_X25Y94/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y94/INT_R.SR1END3->>SR1BEG_S0 INT_R_X25Y95/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y95/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X25Y95/INT_R.SR1END2->>BYP_ALT3 INT_R_X25Y95/INT_R.SR1END2->>SR1BEG3 INT_R_X25Y95/INT_R.SR1END2->>SS2BEG2 INT_R_X25Y96/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X25Y96/INT_R.BYP_BOUNCE5->>IMUX45 INT_R_X25Y96/INT_R.WL1END1->>BYP_ALT5 INT_R_X25Y96/INT_R.WL1END1->>NN2BEG2 INT_R_X25Y96/INT_R.WL1END1->>SR1BEG2 INT_R_X25Y98/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

wdatahold2[7]_i_7_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_NN2BEG0 CLBLL_R_X25Y102/CLBLL_EE2A3 CLBLL_R_X25Y105/CLBLL_SE2A2 CLBLL_R_X25Y106/CLBLL_IMUX2 CLBLL_R_X25Y106/CLBLL_IMUX3 CLBLL_R_X25Y106/CLBLL_LL_A2 CLBLL_R_X25Y106/CLBLL_L_A2 CLBLL_R_X25Y106/CLBLL_WW2A1 CLBLL_R_X25Y93/CLBLL_IMUX10 CLBLL_R_X25Y93/CLBLL_IMUX34 CLBLL_R_X25Y93/CLBLL_L_A4 CLBLL_R_X25Y93/CLBLL_L_C6 CLBLL_R_X25Y94/CLBLL_IMUX19 CLBLL_R_X25Y94/CLBLL_IMUX34 CLBLL_R_X25Y94/CLBLL_L_B2 CLBLL_R_X25Y94/CLBLL_L_C6 CLBLL_R_X25Y95/CLBLL_IMUX34 CLBLL_R_X25Y95/CLBLL_L_C6 CLBLL_R_X25Y96/CLBLL_EL1BEG0 CLBLL_R_X25Y96/CLBLL_IMUX14 CLBLL_R_X25Y96/CLBLL_L_B1 CLBLL_R_X27Y102/CLBLL_EL1BEG1 CLBLL_R_X27Y102/CLBLL_IMUX35 CLBLL_R_X27Y102/CLBLL_LL_C6 CLBLL_R_X27Y105/CLBLL_EE2A2 CLBLL_R_X27Y96/CLBLL_EE2A0 CLBLL_R_X29Y102/CLBLL_EL1BEG1 CLBLL_R_X29Y102/CLBLL_IMUX21 CLBLL_R_X29Y102/CLBLL_L_C4 CLBLL_R_X29Y104/CLBLL_IMUX36 CLBLL_R_X29Y104/CLBLL_L_D2 CLBLL_R_X29Y105/CLBLL_IMUX20 CLBLL_R_X29Y105/CLBLL_IMUX22 CLBLL_R_X29Y105/CLBLL_LL_C3 CLBLL_R_X29Y105/CLBLL_L_C2 CLBLL_R_X29Y95/CLBLL_IMUX22 CLBLL_R_X29Y95/CLBLL_LL_C3 CLBLM_L_X24Y101/CLBLM_IMUX8 CLBLM_L_X24Y101/CLBLM_M_A5 CLBLM_L_X24Y92/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y92/CLBLM_M_B CLBLM_L_X24Y99/CLBLM_IMUX32 CLBLM_L_X24Y99/CLBLM_M_C1 CLBLM_L_X26Y102/CLBLM_EE2A3 CLBLM_L_X26Y102/CLBLM_IMUX15 CLBLM_L_X26Y102/CLBLM_IMUX38 CLBLM_L_X26Y102/CLBLM_M_B1 CLBLM_L_X26Y102/CLBLM_M_D3 CLBLM_L_X26Y104/CLBLM_IMUX11 CLBLM_L_X26Y104/CLBLM_IMUX3 CLBLM_L_X26Y104/CLBLM_L_A2 CLBLM_L_X26Y104/CLBLM_M_A4 CLBLM_L_X26Y105/CLBLM_IMUX18 CLBLM_L_X26Y105/CLBLM_IMUX38 CLBLM_L_X26Y105/CLBLM_M_B2 CLBLM_L_X26Y105/CLBLM_M_D3 CLBLM_L_X26Y105/CLBLM_SE2A2 CLBLM_L_X26Y106/CLBLM_WW2A1 CLBLM_L_X26Y96/CLBLM_EL1BEG0 CLBLM_L_X28Y102/CLBLM_EL1BEG1 CLBLM_L_X28Y105/CLBLM_EE2A2 CLBLM_L_X28Y105/CLBLM_IMUX36 CLBLM_L_X28Y105/CLBLM_IMUX38 CLBLM_L_X28Y105/CLBLM_L_D2 CLBLM_L_X28Y105/CLBLM_M_D3 CLBLM_L_X28Y96/CLBLM_EE2A0 CLBLM_L_X28Y96/CLBLM_IMUX32 CLBLM_L_X28Y96/CLBLM_M_C1 CLBLM_L_X28Y97/CLBLM_IMUX32 CLBLM_L_X28Y97/CLBLM_M_C1 CLBLM_L_X30Y102/CLBLM_EL1BEG1 CLBLM_L_X30Y102/CLBLM_IMUX18 CLBLM_L_X30Y102/CLBLM_M_B2 INT_L_X24Y100/NN2A0 INT_L_X24Y100/NN2END_S2_0 INT_L_X24Y101/IMUX_L8 INT_L_X24Y101/NN2END0 INT_L_X24Y101/NR1BEG0 INT_L_X24Y102/EE2BEG3 INT_L_X24Y102/NL1BEG_N3 INT_L_X24Y102/NR1END0 INT_L_X24Y106/ER1BEG2 INT_L_X24Y106/WW2END1 INT_L_X24Y92/LOGIC_OUTS_L13 INT_L_X24Y92/NE2BEG1 INT_L_X24Y92/NN6BEG1 INT_L_X24Y93/NE2A1 INT_L_X24Y93/NN6A1 INT_L_X24Y94/NN6B1 INT_L_X24Y95/NN6C1 INT_L_X24Y96/NN6D1 INT_L_X24Y97/NN6E1 INT_L_X24Y98/NL1BEG0 INT_L_X24Y98/NL1END_S3_0 INT_L_X24Y98/NN6END1 INT_L_X24Y99/IMUX_L32 INT_L_X24Y99/NL1END0 INT_L_X24Y99/NN2BEG0 INT_L_X26Y102/EE2END3 INT_L_X26Y102/EL1BEG2 INT_L_X26Y102/IMUX_L15 INT_L_X26Y102/IMUX_L38 INT_L_X26Y104/IMUX_L11 INT_L_X26Y104/IMUX_L3 INT_L_X26Y104/NN2BEG2 INT_L_X26Y104/NW2END2 INT_L_X26Y105/EE2BEG2 INT_L_X26Y105/FAN_ALT1 INT_L_X26Y105/FAN_BOUNCE1 INT_L_X26Y105/IMUX_L18 INT_L_X26Y105/IMUX_L38 INT_L_X26Y105/NN2A2 INT_L_X26Y105/SE2END2 INT_L_X26Y105/SR1END2 INT_L_X26Y106/NN2END2 INT_L_X26Y106/SR1BEG2 INT_L_X26Y106/WW2BEG1 INT_L_X26Y95/EL1END_S3_0 INT_L_X26Y96/EE2BEG0 INT_L_X26Y96/EL1END0 INT_L_X28Y102/EL1END1 INT_L_X28Y102/ER1BEG2 INT_L_X28Y105/BYP_ALT2 INT_L_X28Y105/BYP_BOUNCE2 INT_L_X28Y105/EE2END2 INT_L_X28Y105/IMUX_L36 INT_L_X28Y105/IMUX_L38 INT_L_X28Y106/BYP_BOUNCE_N3_2 INT_L_X28Y95/EL1BEG3 INT_L_X28Y96/EE2END0 INT_L_X28Y96/EL1BEG_N3 INT_L_X28Y96/IMUX_L32 INT_L_X28Y96/NR1BEG0 INT_L_X28Y97/IMUX_L32 INT_L_X28Y97/NR1END0 INT_L_X30Y102/EL1END1 INT_L_X30Y102/IMUX_L18 INT_R_X25Y102/EE2A3 INT_R_X25Y105/SE2A2 INT_R_X25Y106/ER1END2 INT_R_X25Y106/FAN_ALT1 INT_R_X25Y106/FAN_ALT5 INT_R_X25Y106/FAN_BOUNCE1 INT_R_X25Y106/FAN_BOUNCE5 INT_R_X25Y106/IMUX2 INT_R_X25Y106/IMUX3 INT_R_X25Y106/SE2BEG2 INT_R_X25Y106/WW2A1 INT_R_X25Y93/IMUX10 INT_R_X25Y93/IMUX34 INT_R_X25Y93/NE2END1 INT_R_X25Y93/NR1BEG1 INT_R_X25Y94/IMUX19 INT_R_X25Y94/IMUX34 INT_R_X25Y94/NR1BEG1 INT_R_X25Y94/NR1END1 INT_R_X25Y95/IMUX34 INT_R_X25Y95/NR1BEG1 INT_R_X25Y95/NR1END1 INT_R_X25Y96/EL1BEG0 INT_R_X25Y96/GFAN1 INT_R_X25Y96/IMUX14 INT_R_X25Y96/NR1END1 INT_R_X27Y102/EL1BEG1 INT_R_X27Y102/EL1END2 INT_R_X27Y102/IMUX35 INT_R_X27Y102/NR1BEG2 INT_R_X27Y103/NR1END2 INT_R_X27Y103/NW2BEG2 INT_R_X27Y104/NW2A2 INT_R_X27Y105/EE2A2 INT_R_X27Y96/EE2A0 INT_R_X29Y102/EL1BEG1 INT_R_X29Y102/ER1END2 INT_R_X29Y102/IMUX21 INT_R_X29Y102/NR1BEG2 INT_R_X29Y103/NN2BEG2 INT_R_X29Y103/NR1BEG2 INT_R_X29Y103/NR1END2 INT_R_X29Y104/IMUX36 INT_R_X29Y104/NN2A2 INT_R_X29Y104/NR1END2 INT_R_X29Y105/BYP_ALT2 INT_R_X29Y105/BYP_BOUNCE2 INT_R_X29Y105/IMUX20 INT_R_X29Y105/IMUX22 INT_R_X29Y105/NN2END2 INT_R_X29Y106/BYP_BOUNCE_N3_2 INT_R_X29Y95/EL1END3 INT_R_X29Y95/IMUX22 VBRK_X73Y107/VBRK_EL1BEG1 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y92/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X24Y101/INT_L.NN2END0->>IMUX_L8 INT_L_X24Y101/INT_L.NN2END0->>NR1BEG0 INT_L_X24Y102/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X24Y102/INT_L.NR1END0->>NL1BEG_N3 INT_L_X24Y106/INT_L.WW2END1->>ER1BEG2 INT_L_X24Y92/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X24Y92/INT_L.LOGIC_OUTS_L13->>NN6BEG1 INT_L_X24Y98/INT_L.NN6END1->>NL1BEG0 INT_L_X24Y99/INT_L.NL1END0->>IMUX_L32 INT_L_X24Y99/INT_L.NL1END0->>NN2BEG0 INT_L_X26Y102/INT_L.EE2END3->>EL1BEG2 INT_L_X26Y102/INT_L.EE2END3->>IMUX_L15 INT_L_X26Y102/INT_L.EE2END3->>IMUX_L38 INT_L_X26Y104/INT_L.NW2END2->>IMUX_L11 INT_L_X26Y104/INT_L.NW2END2->>IMUX_L3 INT_L_X26Y104/INT_L.NW2END2->>NN2BEG2 INT_L_X26Y105/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y105/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X26Y105/INT_L.SE2END2->>EE2BEG2 INT_L_X26Y105/INT_L.SR1END2->>FAN_ALT1 INT_L_X26Y105/INT_L.SR1END2->>IMUX_L38 INT_L_X26Y106/INT_L.NN2END2->>SR1BEG2 INT_L_X26Y106/INT_L.NN2END2->>WW2BEG1 INT_L_X26Y96/INT_L.EL1END0->>EE2BEG0 INT_L_X28Y102/INT_L.EL1END1->>ER1BEG2 INT_L_X28Y105/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X28Y105/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X28Y105/INT_L.EE2END2->>BYP_ALT2 INT_L_X28Y105/INT_L.EE2END2->>IMUX_L36 INT_L_X28Y96/INT_L.EE2END0->>EL1BEG_N3 INT_L_X28Y96/INT_L.EE2END0->>IMUX_L32 INT_L_X28Y96/INT_L.EE2END0->>NR1BEG0 INT_L_X28Y97/INT_L.NR1END0->>IMUX_L32 INT_L_X30Y102/INT_L.EL1END1->>IMUX_L18 INT_R_X25Y106/INT_R.ER1END2->>FAN_ALT1 INT_R_X25Y106/INT_R.ER1END2->>FAN_ALT5 INT_R_X25Y106/INT_R.ER1END2->>SE2BEG2 INT_R_X25Y106/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X25Y106/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y106/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X25Y106/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X25Y93/INT_R.NE2END1->>IMUX10 INT_R_X25Y93/INT_R.NE2END1->>IMUX34 INT_R_X25Y93/INT_R.NE2END1->>NR1BEG1 INT_R_X25Y94/INT_R.NR1END1->>IMUX19 INT_R_X25Y94/INT_R.NR1END1->>IMUX34 INT_R_X25Y94/INT_R.NR1END1->>NR1BEG1 INT_R_X25Y95/INT_R.NR1END1->>IMUX34 INT_R_X25Y95/INT_R.NR1END1->>NR1BEG1 INT_R_X25Y96/INT_R.GFAN1->>IMUX14 INT_R_X25Y96/INT_R.NR1END1->>EL1BEG0 INT_R_X25Y96/INT_R.NR1END1->>GFAN1 INT_R_X27Y102/INT_R.EL1END2->>EL1BEG1 INT_R_X27Y102/INT_R.EL1END2->>IMUX35 INT_R_X27Y102/INT_R.EL1END2->>NR1BEG2 INT_R_X27Y103/INT_R.NR1END2->>NW2BEG2 INT_R_X29Y102/INT_R.ER1END2->>EL1BEG1 INT_R_X29Y102/INT_R.ER1END2->>IMUX21 INT_R_X29Y102/INT_R.ER1END2->>NR1BEG2 INT_R_X29Y103/INT_R.NR1END2->>NN2BEG2 INT_R_X29Y103/INT_R.NR1END2->>NR1BEG2 INT_R_X29Y104/INT_R.NR1END2->>IMUX36 INT_R_X29Y105/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X29Y105/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X29Y105/INT_R.NN2END2->>BYP_ALT2 INT_R_X29Y105/INT_R.NN2END2->>IMUX20 INT_R_X29Y95/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

wdatahold2[0]_i_3_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_EE2A0 CLBLL_R_X25Y93/CLBLL_IMUX0 CLBLL_R_X25Y93/CLBLL_L_A3 CLBLL_R_X25Y93/CLBLL_WR1END1 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS12 CLBLM_L_X24Y93/CLBLM_M_A CLBLM_L_X26Y93/CLBLM_EE2A0 CLBLM_L_X26Y93/CLBLM_WR1END1 INT_L_X24Y93/EE2BEG0 INT_L_X24Y93/LOGIC_OUTS_L12 INT_L_X26Y93/EE2END0 INT_L_X26Y93/WR1BEG1 INT_R_X25Y92/FAN_BOUNCE_S3_2 INT_R_X25Y93/EE2A0 INT_R_X25Y93/FAN_ALT2 INT_R_X25Y93/FAN_BOUNCE2 INT_R_X25Y93/IMUX0 INT_R_X25Y93/WR1END1 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X24Y93/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X24Y93/INT_L.LOGIC_OUTS_L12->>EE2BEG0 INT_L_X26Y93/INT_L.EE2END0->>WR1BEG1 INT_R_X25Y93/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y93/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X25Y93/INT_R.WR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_11_n_0 - 
wires: BRKH_INT_X29Y99/BRKH_INT_NN2BEG2 CLBLL_R_X27Y102/CLBLL_IMUX22 CLBLL_R_X27Y102/CLBLL_LL_C3 CLBLL_R_X27Y102/CLBLL_NW2A3 CLBLL_R_X29Y102/CLBLL_EL1BEG0 CLBLL_R_X29Y102/CLBLL_IMUX34 CLBLL_R_X29Y102/CLBLL_L_C6 CLBLL_R_X29Y102/CLBLL_NE2A2 CLBLL_R_X29Y104/CLBLL_IMUX41 CLBLL_R_X29Y104/CLBLL_L_D1 CLBLL_R_X29Y104/CLBLL_NW2A1 CLBLL_R_X29Y105/CLBLL_IMUX21 CLBLL_R_X29Y105/CLBLL_IMUX28 CLBLL_R_X29Y105/CLBLL_LL_C4 CLBLL_R_X29Y105/CLBLL_L_C4 CLBLL_R_X29Y105/CLBLL_WR1END2 CLBLL_R_X29Y95/CLBLL_IMUX31 CLBLL_R_X29Y95/CLBLL_LL_C5 CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y95/CLBLL_L_A CLBLL_R_X29Y95/CLBLL_L_AMUX CLBLL_R_X29Y99/CLBLL_IMUX28 CLBLL_R_X29Y99/CLBLL_LL_C4 CLBLM_L_X28Y102/CLBLM_NW2A3 CLBLM_L_X28Y105/CLBLM_IMUX44 CLBLM_L_X28Y105/CLBLM_IMUX46 CLBLM_L_X28Y105/CLBLM_L_D5 CLBLM_L_X28Y105/CLBLM_M_D4 CLBLM_L_X28Y94/CLBLM_IMUX36 CLBLM_L_X28Y94/CLBLM_L_D2 CLBLM_L_X28Y95/CLBLM_IMUX41 CLBLM_L_X28Y95/CLBLM_L_D1 CLBLM_L_X28Y96/CLBLM_IMUX35 CLBLM_L_X28Y96/CLBLM_M_C6 CLBLM_L_X28Y97/CLBLM_IMUX22 CLBLM_L_X28Y97/CLBLM_M_C3 CLBLM_L_X30Y102/CLBLM_EL1BEG0 CLBLM_L_X30Y102/CLBLM_IMUX17 CLBLM_L_X30Y102/CLBLM_IMUX21 CLBLM_L_X30Y102/CLBLM_L_C4 CLBLM_L_X30Y102/CLBLM_M_B3 CLBLM_L_X30Y102/CLBLM_NE2A2 CLBLM_L_X30Y104/CLBLM_NW2A1 CLBLM_L_X30Y105/CLBLM_WR1END2 INT_L_X28Y101/NW2BEG3 INT_L_X28Y101/WR1END3 INT_L_X28Y102/NW2A3 INT_L_X28Y105/BYP_ALT4 INT_L_X28Y105/BYP_BOUNCE4 INT_L_X28Y105/IMUX_L44 INT_L_X28Y105/IMUX_L46 INT_L_X28Y105/NW2END1 INT_L_X28Y94/IMUX_L36 INT_L_X28Y94/SR1END1 INT_L_X28Y95/IMUX_L41 INT_L_X28Y95/SR1BEG1 INT_L_X28Y95/WR1END1 INT_L_X28Y96/IMUX_L35 INT_L_X28Y96/NE2BEG2 INT_L_X28Y96/NW2END2 INT_L_X28Y97/IMUX_L22 INT_L_X28Y97/NE2A2 INT_L_X28Y97/WR1END3 INT_L_X30Y101/EL1END_S3_0 INT_L_X30Y102/EL1END0 INT_L_X30Y102/IMUX_L17 INT_L_X30Y102/IMUX_L21 INT_L_X30Y102/NE2END2 INT_L_X30Y102/NL1BEG1 INT_L_X30Y103/NL1END1 INT_L_X30Y103/NN2BEG1 INT_L_X30Y103/NW2BEG1 INT_L_X30Y104/NN2A1 INT_L_X30Y104/NW2A1 INT_L_X30Y105/NN2END1 INT_L_X30Y105/WR1BEG2 INT_R_X27Y102/IMUX22 INT_R_X27Y102/NW2END3 INT_R_X29Y100/NN2A2 INT_R_X29Y101/NE2BEG2 INT_R_X29Y101/NL1BEG1 INT_R_X29Y101/NN2END2 INT_R_X29Y101/WR1BEG3 INT_R_X29Y102/EL1BEG0 INT_R_X29Y102/IMUX34 INT_R_X29Y102/NE2A2 INT_R_X29Y102/NL1END1 INT_R_X29Y104/IMUX41 INT_R_X29Y104/NW2BEG1 INT_R_X29Y104/NW2END1 INT_R_X29Y105/IMUX21 INT_R_X29Y105/IMUX28 INT_R_X29Y105/NW2A1 INT_R_X29Y105/WR1END2 INT_R_X29Y95/BYP_ALT3 INT_R_X29Y95/BYP_BOUNCE3 INT_R_X29Y95/IMUX31 INT_R_X29Y95/LOGIC_OUTS16 INT_R_X29Y95/LOGIC_OUTS8 INT_R_X29Y95/NW2BEG2 INT_R_X29Y95/WR1BEG1 INT_R_X29Y96/BYP_BOUNCE_N3_3 INT_R_X29Y96/NW2A2 INT_R_X29Y97/NE2END2 INT_R_X29Y97/NN2BEG2 INT_R_X29Y97/WR1BEG3 INT_R_X29Y98/NN2A2 INT_R_X29Y99/IMUX28 INT_R_X29Y99/NN2BEG2 INT_R_X29Y99/NN2END2 VBRK_X73Y107/VBRK_EL1BEG0 VBRK_X73Y107/VBRK_NE2A2 VBRK_X73Y109/VBRK_NW2A1 VBRK_X73Y110/VBRK_WR1END2 
pips: CLBLL_R_X27Y102/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y102/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X29Y104/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y105/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y95/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X29Y95/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X29Y95/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X29Y95/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y99/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y105/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X28Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X28Y95/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X28Y96/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y97/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y102/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X28Y101/INT_L.WR1END3->>NW2BEG3 INT_L_X28Y105/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y105/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X28Y105/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X28Y105/INT_L.NW2END1->>BYP_ALT4 INT_L_X28Y94/INT_L.SR1END1->>IMUX_L36 INT_L_X28Y95/INT_L.WR1END1->>IMUX_L41 INT_L_X28Y95/INT_L.WR1END1->>SR1BEG1 INT_L_X28Y96/INT_L.NW2END2->>IMUX_L35 INT_L_X28Y96/INT_L.NW2END2->>NE2BEG2 INT_L_X28Y97/INT_L.WR1END3->>IMUX_L22 INT_L_X30Y102/INT_L.EL1END0->>IMUX_L17 INT_L_X30Y102/INT_L.NE2END2->>IMUX_L21 INT_L_X30Y102/INT_L.NE2END2->>NL1BEG1 INT_L_X30Y103/INT_L.NL1END1->>NN2BEG1 INT_L_X30Y103/INT_L.NL1END1->>NW2BEG1 INT_L_X30Y105/INT_L.NN2END1->>WR1BEG2 INT_R_X27Y102/INT_R.NW2END3->>IMUX22 INT_R_X29Y101/INT_R.NN2END2->>NE2BEG2 INT_R_X29Y101/INT_R.NN2END2->>NL1BEG1 INT_R_X29Y101/INT_R.NN2END2->>WR1BEG3 INT_R_X29Y102/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y102/INT_R.NL1END1->>IMUX34 INT_R_X29Y104/INT_R.NW2END1->>IMUX41 INT_R_X29Y104/INT_R.NW2END1->>NW2BEG1 INT_R_X29Y105/INT_R.WR1END2->>IMUX21 INT_R_X29Y105/INT_R.WR1END2->>IMUX28 INT_R_X29Y95/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X29Y95/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X29Y95/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X29Y95/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X29Y95/INT_R.LOGIC_OUTS8->>WR1BEG1 INT_R_X29Y97/INT_R.NE2END2->>NN2BEG2 INT_R_X29Y97/INT_R.NE2END2->>WR1BEG3 INT_R_X29Y99/INT_R.NN2END2->>IMUX28 INT_R_X29Y99/INT_R.NN2END2->>NN2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

wdatahold2[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[1]_i_2_n_0 - 
wires: CLBLL_R_X25Y102/CLBLL_WW4END2 CLBLL_R_X27Y102/CLBLL_WW4B2 CLBLL_R_X29Y102/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y102/CLBLL_L_C CLBLM_L_X24Y101/CLBLM_IMUX11 CLBLM_L_X24Y101/CLBLM_M_A4 CLBLM_L_X26Y102/CLBLM_WW4END2 CLBLM_L_X28Y102/CLBLM_WW4B2 INT_L_X24Y101/IMUX_L11 INT_L_X24Y101/SW2END1 INT_L_X26Y102/WW4C2 INT_L_X28Y102/WW4A2 INT_R_X25Y101/SW2A1 INT_R_X25Y102/SW2BEG1 INT_R_X25Y102/WW4END2 INT_R_X27Y102/WW4B2 INT_R_X29Y102/LOGIC_OUTS10 INT_R_X29Y102/WW4BEG2 
pips: CLBLL_R_X29Y102/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y101/INT_L.SW2END1->>IMUX_L11 INT_R_X25Y102/INT_R.WW4END2->>SW2BEG1 INT_R_X29Y102/INT_R.LOGIC_OUTS10->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[1]_i_3_n_0 - 
wires: CLBLM_L_X24Y101/CLBLM_IMUX4 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y101/CLBLM_M_A6 CLBLM_L_X24Y101/CLBLM_M_C INT_L_X24Y101/IMUX_L4 INT_L_X24Y101/LOGIC_OUTS_L14 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y101/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X24Y101/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[2]_i_2_n_0 - 
wires: CLBLL_R_X27Y102/CLBLL_WW4C1 CLBLL_R_X29Y102/CLBLL_WW4A1 CLBLM_L_X26Y102/CLBLM_IMUX18 CLBLM_L_X26Y102/CLBLM_M_B2 CLBLM_L_X28Y102/CLBLM_WW4C1 CLBLM_L_X30Y102/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y102/CLBLM_M_B CLBLM_L_X30Y102/CLBLM_WW4A1 INT_L_X26Y102/GFAN0 INT_L_X26Y102/IMUX_L18 INT_L_X26Y102/WW4END1 INT_L_X28Y102/WW4B1 INT_L_X30Y102/LOGIC_OUTS_L13 INT_L_X30Y102/WW4BEG1 INT_R_X27Y102/WW4C1 INT_R_X29Y102/WW4A1 VBRK_X73Y107/VBRK_WW4A1 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y102/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y102/INT_L.GFAN0->>IMUX_L18 INT_L_X26Y102/INT_L.WW4END1->>GFAN0 INT_L_X30Y102/INT_L.LOGIC_OUTS_L13->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[2]_i_3_n_0 - 
wires: CLBLM_L_X26Y102/CLBLM_IMUX12 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y102/CLBLM_M_B6 CLBLM_L_X26Y102/CLBLM_M_C INT_L_X26Y102/IMUX_L12 INT_L_X26Y102/LOGIC_OUTS_L14 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X26Y102/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y102/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[3]_i_2_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_WW2A0 CLBLM_L_X26Y104/CLBLM_IMUX2 CLBLM_L_X26Y104/CLBLM_M_A2 CLBLM_L_X28Y104/CLBLM_WW2A0 CLBLM_L_X28Y105/CLBLM_LOGIC_OUTS15 CLBLM_L_X28Y105/CLBLM_M_D INT_L_X26Y104/IMUX_L2 INT_L_X26Y104/WW2END0 INT_L_X28Y104/SL1END3 INT_L_X28Y104/SR1BEG_S0 INT_L_X28Y104/WW2BEG0 INT_L_X28Y105/LOGIC_OUTS_L15 INT_L_X28Y105/SL1BEG3 INT_R_X27Y104/WW2A0 
pips: CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y105/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y104/INT_L.WW2END0->>IMUX_L2 INT_L_X28Y104/INT_L.SL1END3->>SR1BEG_S0 INT_L_X28Y104/INT_L.SR1BEG_S0->>WW2BEG0 INT_L_X28Y105/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[3]_i_3_n_0 - 
wires: CLBLM_L_X26Y104/CLBLM_IMUX4 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS14 CLBLM_L_X26Y104/CLBLM_M_A6 CLBLM_L_X26Y104/CLBLM_M_C INT_L_X26Y104/IMUX_L4 INT_L_X26Y104/LOGIC_OUTS_L14 
pips: CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X26Y104/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y104/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[4]_i_2_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX10 CLBLL_R_X25Y106/CLBLL_L_A4 CLBLL_R_X25Y106/CLBLL_WW2END0 CLBLL_R_X27Y106/CLBLL_WL1END0 CLBLL_R_X29Y105/CLBLL_LOGIC_OUTS10 CLBLL_R_X29Y105/CLBLL_L_C CLBLM_L_X26Y106/CLBLM_WW2END0 CLBLM_L_X28Y106/CLBLM_WL1END0 INT_L_X26Y106/WW2A0 INT_L_X28Y106/NW2END2 INT_L_X28Y106/WL1BEG0 INT_R_X25Y106/IMUX10 INT_R_X25Y106/WW2END0 INT_R_X27Y106/WL1END0 INT_R_X27Y106/WW2BEG0 INT_R_X29Y105/LOGIC_OUTS10 INT_R_X29Y105/NW2BEG2 INT_R_X29Y106/NW2A2 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y105/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X28Y106/INT_L.NW2END2->>WL1BEG0 INT_R_X25Y106/INT_R.WW2END0->>IMUX10 INT_R_X27Y106/INT_R.WL1END0->>WW2BEG0 INT_R_X29Y105/INT_R.LOGIC_OUTS10->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[4]_i_3_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX0 CLBLL_R_X25Y106/CLBLL_L_A3 CLBLM_L_X24Y104/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y104/CLBLM_L_A INT_L_X24Y104/LOGIC_OUTS_L8 INT_L_X24Y104/NE2BEG0 INT_L_X24Y105/NE2A0 INT_R_X25Y104/NE2END_S3_0 INT_R_X25Y105/NE2END0 INT_R_X25Y105/NR1BEG0 INT_R_X25Y106/IMUX0 INT_R_X25Y106/NR1END0 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X24Y104/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X24Y104/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_R_X25Y105/INT_R.NE2END0->>NR1BEG0 INT_R_X25Y106/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[5]_i_2_n_0 - 
wires: CLBLL_R_X27Y105/CLBLL_WW2A1 CLBLM_L_X26Y105/CLBLM_IMUX12 CLBLM_L_X26Y105/CLBLM_M_B6 CLBLM_L_X28Y105/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y105/CLBLM_L_D CLBLM_L_X28Y105/CLBLM_L_DMUX CLBLM_L_X28Y105/CLBLM_WW2A1 INT_L_X26Y105/IMUX_L12 INT_L_X26Y105/WW2END1 INT_L_X28Y105/LOGIC_OUTS_L19 INT_L_X28Y105/WW2BEG1 INT_R_X27Y105/WW2A1 
pips: CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y105/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X28Y105/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y105/INT_L.WW2END1->>IMUX_L12 INT_L_X28Y105/INT_L.LOGIC_OUTS_L19->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[5]_i_3_n_0 - 
wires: CLBLL_R_X23Y105/CLBLL_EE2BEG0 CLBLL_R_X23Y105/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y105/CLBLL_L_A CLBLL_R_X25Y105/CLBLL_ER1BEG1 CLBLM_L_X24Y105/CLBLM_EE2BEG0 CLBLM_L_X26Y105/CLBLM_ER1BEG1 CLBLM_L_X26Y105/CLBLM_IMUX27 CLBLM_L_X26Y105/CLBLM_M_B4 INT_L_X24Y105/EE2A0 INT_L_X26Y105/ER1END1 INT_L_X26Y105/IMUX_L27 INT_R_X23Y105/EE2BEG0 INT_R_X23Y105/LOGIC_OUTS8 INT_R_X25Y105/EE2END0 INT_R_X25Y105/ER1BEG1 VBRK_X60Y110/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y105/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X26Y105/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y105/INT_L.ER1END1->>IMUX_L27 INT_R_X23Y105/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X25Y105/INT_R.EE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[6]_i_2_n_0 - 
wires: CLBLL_R_X25Y105/CLBLL_WW4END2 CLBLL_R_X25Y106/CLBLL_IMUX1 CLBLL_R_X25Y106/CLBLL_LL_A3 CLBLL_R_X27Y105/CLBLL_WW4B2 CLBLL_R_X29Y105/CLBLL_LL_C CLBLL_R_X29Y105/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y105/CLBLM_WW4END2 CLBLM_L_X28Y105/CLBLM_WW4B2 INT_L_X26Y105/WW4C2 INT_L_X28Y105/WW4A2 INT_R_X25Y105/NL1BEG1 INT_R_X25Y105/WW4END2 INT_R_X25Y106/IMUX1 INT_R_X25Y106/NL1END1 INT_R_X27Y105/WW4B2 INT_R_X29Y105/LOGIC_OUTS14 INT_R_X29Y105/WW4BEG2 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y105/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y105/INT_R.WW4END2->>NL1BEG1 INT_R_X25Y106/INT_R.NL1END1->>IMUX1 INT_R_X29Y105/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[6]_i_3_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX11 CLBLL_R_X25Y106/CLBLL_LL_A4 CLBLL_R_X25Y106/CLBLL_LL_B CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS13 INT_R_X25Y106/IMUX11 INT_R_X25Y106/LOGIC_OUTS13 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y106/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X25Y106/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_1_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_NN6E2 CLBLL_R_X25Y102/CLBLL_EE2A2 CLBLL_R_X25Y106/CLBLL_FAN6 CLBLL_R_X25Y106/CLBLL_FAN7 CLBLL_R_X25Y106/CLBLL_LL_CE CLBLL_R_X25Y106/CLBLL_L_CE CLBLL_R_X25Y106/CLBLL_NW2A2 CLBLL_R_X25Y90/CLBLL_LL_A CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y93/CLBLL_FAN6 CLBLL_R_X25Y93/CLBLL_L_CE CLBLM_L_X24Y101/CLBLM_FAN7 CLBLM_L_X24Y101/CLBLM_M_CE CLBLM_L_X26Y102/CLBLM_EE2A2 CLBLM_L_X26Y102/CLBLM_FAN7 CLBLM_L_X26Y102/CLBLM_M_CE CLBLM_L_X26Y104/CLBLM_FAN6 CLBLM_L_X26Y104/CLBLM_FAN7 CLBLM_L_X26Y104/CLBLM_L_CE CLBLM_L_X26Y104/CLBLM_M_CE CLBLM_L_X26Y105/CLBLM_FAN7 CLBLM_L_X26Y105/CLBLM_M_CE CLBLM_L_X26Y106/CLBLM_NW2A2 INT_L_X24Y100/NN6END2 INT_L_X24Y100/NR1BEG2 INT_L_X24Y101/FAN_ALT7 INT_L_X24Y101/FAN_L7 INT_L_X24Y101/NR1BEG2 INT_L_X24Y101/NR1END2 INT_L_X24Y102/EE2BEG2 INT_L_X24Y102/NR1END2 INT_L_X24Y94/NN6BEG2 INT_L_X24Y94/NW2END2 INT_L_X24Y95/NN6A2 INT_L_X24Y96/NN6B2 INT_L_X24Y97/NN6C2 INT_L_X24Y98/NN6D2 INT_L_X24Y99/NN6E2 INT_L_X26Y102/EE2END2 INT_L_X26Y102/FAN_ALT7 INT_L_X26Y102/FAN_L7 INT_L_X26Y102/NN2BEG2 INT_L_X26Y103/NN2A2 INT_L_X26Y104/FAN_ALT6 INT_L_X26Y104/FAN_ALT7 INT_L_X26Y104/FAN_BOUNCE7 INT_L_X26Y104/FAN_L6 INT_L_X26Y104/FAN_L7 INT_L_X26Y104/NN2END2 INT_L_X26Y104/NR1BEG2 INT_L_X26Y105/FAN_ALT7 INT_L_X26Y105/FAN_L7 INT_L_X26Y105/NR1END2 INT_L_X26Y105/NW2BEG2 INT_L_X26Y106/NW2A2 INT_R_X25Y102/EE2A2 INT_R_X25Y106/FAN6 INT_R_X25Y106/FAN7 INT_R_X25Y106/FAN_ALT6 INT_R_X25Y106/FAN_ALT7 INT_R_X25Y106/NW2END2 INT_R_X25Y90/LOGIC_OUTS12 INT_R_X25Y90/NN2BEG0 INT_R_X25Y91/NN2A0 INT_R_X25Y91/NN2END_S2_0 INT_R_X25Y92/NL1BEG2 INT_R_X25Y92/NL1BEG_N3 INT_R_X25Y92/NN2END0 INT_R_X25Y93/FAN6 INT_R_X25Y93/FAN_ALT6 INT_R_X25Y93/NL1END2 INT_R_X25Y93/NW2BEG2 INT_R_X25Y94/NW2A2 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y106/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X25Y93/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X24Y101/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y102/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y104/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y104/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y105/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X24Y100/INT_L.NN6END2->>NR1BEG2 INT_L_X24Y101/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y101/INT_L.NR1END2->>FAN_ALT7 INT_L_X24Y101/INT_L.NR1END2->>NR1BEG2 INT_L_X24Y102/INT_L.NR1END2->>EE2BEG2 INT_L_X24Y94/INT_L.NW2END2->>NN6BEG2 INT_L_X26Y102/INT_L.EE2END2->>FAN_ALT7 INT_L_X26Y102/INT_L.EE2END2->>NN2BEG2 INT_L_X26Y102/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y104/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y104/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y104/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X26Y104/INT_L.NN2END2->>FAN_ALT7 INT_L_X26Y104/INT_L.NN2END2->>NR1BEG2 INT_L_X26Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y105/INT_L.NR1END2->>FAN_ALT7 INT_L_X26Y105/INT_L.NR1END2->>NW2BEG2 INT_R_X25Y106/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y106/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y106/INT_R.NW2END2->>FAN_ALT6 INT_R_X25Y106/INT_R.NW2END2->>FAN_ALT7 INT_R_X25Y90/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X25Y92/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X25Y92/INT_R.NN2END0->>NL1BEG_N3 INT_R_X25Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y93/INT_R.NL1END2->>FAN_ALT6 INT_R_X25Y93/INT_R.NL1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

wdatahold20 - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX11 CLBLL_R_X25Y90/CLBLL_LL_A4 CLBLL_R_X25Y90/CLBLL_LL_B CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS13 INT_R_X25Y90/IMUX11 INT_R_X25Y90/LOGIC_OUTS13 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X25Y90/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_10_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX27 CLBLL_R_X25Y90/CLBLL_LL_B4 CLBLL_R_X25Y90/CLBLL_WL1END1 CLBLM_L_X26Y90/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y90/CLBLM_M_AMUX CLBLM_L_X26Y90/CLBLM_WL1END1 INT_L_X26Y90/LOGIC_OUTS_L20 INT_L_X26Y90/WL1BEG1 INT_R_X25Y90/IMUX27 INT_R_X25Y90/WL1END1 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y90/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y90/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X25Y90/INT_R.WL1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_5_n_0 - 
wires: CLBLL_R_X27Y104/CLBLL_WW2END3 CLBLL_R_X29Y104/CLBLL_LOGIC_OUTS11 CLBLL_R_X29Y104/CLBLL_L_D CLBLM_L_X26Y104/CLBLM_IMUX10 CLBLM_L_X26Y104/CLBLM_L_A4 CLBLM_L_X28Y104/CLBLM_WW2END3 INT_L_X26Y104/FAN_ALT1 INT_L_X26Y104/FAN_BOUNCE1 INT_L_X26Y104/IMUX_L10 INT_L_X26Y104/WL1END2 INT_L_X28Y104/WW2A3 INT_R_X27Y104/WL1BEG2 INT_R_X27Y104/WW2END3 INT_R_X27Y105/WW2END_N0_3 INT_R_X29Y104/LOGIC_OUTS11 INT_R_X29Y104/WW2BEG3 
pips: CLBLL_R_X29Y104/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X26Y104/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y104/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X26Y104/INT_L.WL1END2->>FAN_ALT1 INT_R_X27Y104/INT_R.WW2END3->>WL1BEG2 INT_R_X29Y104/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_8_n_0 - 
wires: CLBLM_L_X26Y103/CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y103/CLBLM_L_B CLBLM_L_X26Y104/CLBLM_IMUX0 CLBLM_L_X26Y104/CLBLM_L_A3 INT_L_X26Y103/LOGIC_OUTS_L9 INT_L_X26Y103/NL1BEG0 INT_L_X26Y103/NL1END_S3_0 INT_L_X26Y104/IMUX_L0 INT_L_X26Y104/NL1END0 
pips: CLBLM_L_X26Y103/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X26Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X26Y103/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X26Y104/INT_L.NL1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2[7]_i_9_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX12 CLBLL_R_X25Y90/CLBLL_IMUX44 CLBLL_R_X25Y90/CLBLL_LL_B6 CLBLL_R_X25Y90/CLBLL_LL_C CLBLL_R_X25Y90/CLBLL_LL_D4 CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS14 INT_R_X25Y90/IMUX12 INT_R_X25Y90/IMUX44 INT_R_X25Y90/LOGIC_OUTS14 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y90/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X25Y90/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

wdatahold2_reg_n_0_[0] - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX16 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y93/CLBLL_L_AQ CLBLL_R_X25Y93/CLBLL_L_B3 INT_R_X25Y93/IMUX16 INT_R_X25Y93/LOGIC_OUTS0 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y93/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[1] - 
wires: CLBLM_L_X24Y101/CLBLM_IMUX45 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y101/CLBLM_M_AQ CLBLM_L_X24Y101/CLBLM_M_D2 INT_L_X24Y101/IMUX_L45 INT_L_X24Y101/LOGIC_OUTS_L4 INT_L_X24Y101/NL1BEG_N3 
pips: CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y101/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y101/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y101/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[2] - 
wires: BRKH_INT_X26Y99/BRKH_INT_SS6A1 CLBLL_R_X25Y93/CLBLL_IMUX19 CLBLL_R_X25Y93/CLBLL_L_B2 CLBLL_R_X25Y93/CLBLL_SW2A1 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y102/CLBLM_M_BQ CLBLM_L_X26Y93/CLBLM_SW2A1 INT_L_X26Y100/SS2END1 INT_L_X26Y100/SS6BEG1 INT_L_X26Y101/SS2A1 INT_L_X26Y102/LOGIC_OUTS_L5 INT_L_X26Y102/SS2BEG1 INT_L_X26Y93/SW2A1 INT_L_X26Y94/SS6END1 INT_L_X26Y94/SW2BEG1 INT_L_X26Y95/SS6E1 INT_L_X26Y96/SS6D1 INT_L_X26Y97/SS6C1 INT_L_X26Y98/SS6B1 INT_L_X26Y99/SS6A1 INT_R_X25Y93/IMUX19 INT_R_X25Y93/SW2END1 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y100/INT_L.SS2END1->>SS6BEG1 INT_L_X26Y102/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X26Y94/INT_L.SS6END1->>SW2BEG1 INT_R_X25Y93/INT_R.SW2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[3] - 
wires: CLBLM_L_X26Y103/CLBLM_IMUX40 CLBLM_L_X26Y103/CLBLM_M_D1 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y104/CLBLM_M_AQ INT_L_X26Y103/IMUX_L40 INT_L_X26Y103/SL1END0 INT_L_X26Y104/LOGIC_OUTS_L4 INT_L_X26Y104/SL1BEG0 
pips: CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y103/INT_L.SL1END0->>IMUX_L40 INT_L_X26Y104/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[4] - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX16 CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y106/CLBLL_L_AQ CLBLL_R_X25Y106/CLBLL_L_B3 INT_R_X25Y106/IMUX16 INT_R_X25Y106/LOGIC_OUTS0 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X25Y106/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y106/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[5] - 
wires: CLBLL_R_X25Y105/CLBLL_IMUX9 CLBLL_R_X25Y105/CLBLL_L_A5 CLBLL_R_X25Y105/CLBLL_WL1END0 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y105/CLBLM_M_BQ CLBLM_L_X26Y105/CLBLM_WL1END0 INT_L_X26Y105/LOGIC_OUTS_L5 INT_L_X26Y105/WL1BEG0 INT_R_X25Y105/IMUX9 INT_R_X25Y105/WL1END0 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X26Y105/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y105/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X25Y105/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[6] - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX25 CLBLL_R_X25Y106/CLBLL_LL_AQ CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y106/CLBLL_L_B5 INT_R_X25Y106/IMUX25 INT_R_X25Y106/LOGIC_OUTS4 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X25Y106/INT_R.LOGIC_OUTS4->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold2_reg_n_0_[7] - 
wires: CLBLL_R_X21Y104/CLBLL_EL1BEG3 CLBLL_R_X21Y105/CLBLL_NW2A0 CLBLL_R_X23Y104/CLBLL_WW4C0 CLBLL_R_X25Y104/CLBLL_WW4A0 CLBLM_L_X22Y104/CLBLM_EL1BEG3 CLBLM_L_X22Y104/CLBLM_IMUX15 CLBLM_L_X22Y104/CLBLM_M_B1 CLBLM_L_X22Y105/CLBLM_NW2A0 CLBLM_L_X24Y104/CLBLM_WW4C0 CLBLM_L_X26Y104/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y104/CLBLM_L_AQ CLBLM_L_X26Y104/CLBLM_WW4A0 INT_L_X22Y103/WW4END_S0_0 INT_L_X22Y104/EL1END3 INT_L_X22Y104/IMUX_L15 INT_L_X22Y104/NW2BEG0 INT_L_X22Y104/WW4END0 INT_L_X22Y105/NW2A0 INT_L_X24Y104/WW4B0 INT_L_X26Y104/LOGIC_OUTS_L0 INT_L_X26Y104/WW4BEG0 INT_R_X21Y104/EL1BEG3 INT_R_X21Y104/NW2END_S0_0 INT_R_X21Y105/EL1BEG_N3 INT_R_X21Y105/NW2END0 INT_R_X23Y104/WW4C0 INT_R_X25Y104/WW4A0 VBRK_X60Y109/VBRK_WW4C0 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y104/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y104/INT_L.EL1END3->>IMUX_L15 INT_L_X22Y104/INT_L.WW4END0->>NW2BEG0 INT_L_X26Y104/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X21Y105/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0]_i_2_n_0 - 
wires: BRKH_INT_X23Y99/BRKH_INT_NW6A2 CLBLL_R_X21Y102/CLBLL_IMUX26 CLBLL_R_X21Y102/CLBLL_L_B4 CLBLL_R_X21Y102/CLBLL_SW2A1 CLBLL_R_X23Y99/CLBLL_NW4A2 CLBLM_L_X22Y102/CLBLM_SW2A1 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y93/CLBLM_M_C CLBLM_L_X24Y99/CLBLM_NW4A2 INT_L_X22Y102/SW2A1 INT_L_X22Y103/NW6END2 INT_L_X22Y103/SW2BEG1 INT_L_X24Y93/LOGIC_OUTS_L14 INT_L_X24Y93/NN6BEG2 INT_L_X24Y94/NN6A2 INT_L_X24Y95/NN6B2 INT_L_X24Y96/NN6C2 INT_L_X24Y97/NN6D2 INT_L_X24Y98/NN6E2 INT_L_X24Y99/NN6END2 INT_L_X24Y99/NW6BEG2 INT_R_X21Y102/IMUX26 INT_R_X21Y102/SW2END1 INT_R_X23Y100/NW6B2 INT_R_X23Y101/NW6C2 INT_R_X23Y102/NW6D2 INT_R_X23Y103/NW6E2 INT_R_X23Y99/NW6A2 VBRK_X60Y103/VBRK_NW4A2 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X24Y93/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y103/INT_L.NW6END2->>SW2BEG1 INT_L_X24Y93/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X24Y99/INT_L.NN6END2->>NW6BEG2 INT_R_X21Y102/INT_R.SW2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0]_i_3_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y93/CLBLL_L_B CLBLM_L_X24Y93/CLBLM_IMUX28 CLBLM_L_X24Y93/CLBLM_M_C4 INT_L_X24Y93/IMUX_L28 INT_L_X24Y93/SR1END1 INT_L_X24Y94/NW2END1 INT_L_X24Y94/SR1BEG1 INT_R_X25Y93/LOGIC_OUTS9 INT_R_X25Y93/NW2BEG1 INT_R_X25Y94/NW2A1 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X24Y93/INT_L.SR1END1->>IMUX_L28 INT_L_X24Y94/INT_L.NW2END1->>SR1BEG1 INT_R_X25Y93/INT_R.LOGIC_OUTS9->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0] - 
wires: CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y93/CLBLL_L_C CLBLM_L_X24Y93/CLBLM_IMUX22 CLBLM_L_X24Y93/CLBLM_M_C3 INT_L_X24Y93/IMUX_L22 INT_L_X24Y93/WR1END3 INT_R_X25Y93/LOGIC_OUTS10 INT_R_X25Y93/WR1BEG3 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y93/INT_L.WR1END3->>IMUX_L22 INT_R_X25Y93/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0]_i_5_n_0 - 
wires: CLBLM_L_X24Y93/CLBLM_IMUX35 CLBLM_L_X24Y93/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y93/CLBLM_M_B CLBLM_L_X24Y93/CLBLM_M_C6 INT_L_X24Y93/IMUX_L35 INT_L_X24Y93/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y93/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y93/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y93/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0]_i_6_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX20 CLBLL_R_X25Y93/CLBLL_L_C2 CLBLL_R_X25Y93/CLBLL_WW2END1 CLBLL_R_X27Y93/CLBLL_SW2A1 CLBLM_L_X26Y93/CLBLM_WW2END1 CLBLM_L_X28Y93/CLBLM_SW2A1 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y94/CLBLM_L_DMUX INT_L_X26Y93/WW2A1 INT_L_X28Y93/SW2A1 INT_L_X28Y94/LOGIC_OUTS_L19 INT_L_X28Y94/SW2BEG1 INT_R_X25Y93/IMUX20 INT_R_X25Y93/WW2END1 INT_R_X27Y93/SW2END1 INT_R_X27Y93/WW2BEG1 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y94/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y94/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_R_X25Y93/INT_R.WW2END1->>IMUX20 INT_R_X27Y93/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[0]_i_7_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_IMUX30 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y93/CLBLL_L_C5 CLBLL_R_X25Y93/CLBLL_L_D INT_R_X25Y93/IMUX30 INT_R_X25Y93/LOGIC_OUTS11 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y93/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[1]_i_2_n_0 - 
wires: CLBLL_R_X21Y102/CLBLL_IMUX14 CLBLL_R_X21Y102/CLBLL_L_B1 CLBLL_R_X21Y102/CLBLL_WW2END2 CLBLL_R_X23Y102/CLBLL_NW2A3 CLBLM_L_X22Y102/CLBLM_WW2END2 CLBLM_L_X24Y101/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y101/CLBLM_M_D CLBLM_L_X24Y102/CLBLM_NW2A3 INT_L_X22Y102/WW2A2 INT_L_X24Y101/LOGIC_OUTS_L15 INT_L_X24Y101/NW2BEG3 INT_L_X24Y102/NW2A3 INT_R_X21Y102/IMUX14 INT_R_X21Y102/WW2END2 INT_R_X23Y102/NW2END3 INT_R_X23Y102/WW2BEG2 VBRK_X60Y107/VBRK_NW2A3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X24Y101/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y101/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_R_X21Y102/INT_R.WW2END2->>IMUX14 INT_R_X23Y102/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[1]_i_3_n_0 - 
wires: BRKH_INT_X24Y99/BRKH_INT_NW6D3 CLBLL_R_X23Y100/CLBLL_NW4END3 CLBLL_R_X23Y101/CLBLL_NE2A3 CLBLL_R_X25Y96/CLBLL_LL_D CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y100/CLBLM_NW4END3 CLBLM_L_X24Y101/CLBLM_IMUX38 CLBLM_L_X24Y101/CLBLM_M_D3 CLBLM_L_X24Y101/CLBLM_NE2A3 INT_L_X24Y100/NW6E3 INT_L_X24Y101/IMUX_L38 INT_L_X24Y101/NE2END3 INT_L_X24Y96/NW6A3 INT_L_X24Y97/NW6B3 INT_L_X24Y98/NW6C3 INT_L_X24Y99/NW6D3 INT_R_X23Y100/NE2BEG3 INT_R_X23Y100/NW6END3 INT_R_X23Y101/NE2A3 INT_R_X25Y96/LOGIC_OUTS15 INT_R_X25Y96/NW6BEG3 VBRK_X60Y105/VBRK_NW4END3 VBRK_X60Y106/VBRK_NE2A3 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y101/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X24Y101/INT_L.NE2END3->>IMUX_L38 INT_R_X23Y100/INT_R.NW6END3->>NE2BEG3 INT_R_X25Y96/INT_R.LOGIC_OUTS15->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[1]_i_4_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX47 CLBLL_R_X25Y96/CLBLL_LL_D5 CLBLL_R_X25Y97/CLBLL_WR1END0 CLBLL_R_X27Y96/CLBLL_WW2A2 CLBLM_L_X26Y97/CLBLM_WR1END0 CLBLM_L_X28Y96/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y96/CLBLM_M_C CLBLM_L_X28Y96/CLBLM_WW2A2 INT_L_X26Y96/WR1BEG_S0 INT_L_X26Y96/WW2END2 INT_L_X26Y97/WR1BEG0 INT_L_X28Y96/LOGIC_OUTS_L14 INT_L_X28Y96/WW2BEG2 INT_R_X25Y96/IMUX47 INT_R_X25Y96/WR1END_S1_0 INT_R_X25Y97/WR1END0 INT_R_X27Y96/WW2A2 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X28Y96/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y96/INT_L.WW2END2->>WR1BEG_S0 INT_L_X28Y96/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_R_X25Y96/INT_R.WR1END_S1_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[1]_i_5_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX38 CLBLL_R_X25Y96/CLBLL_LL_D3 CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y96/CLBLL_L_B CLBLL_R_X25Y96/CLBLL_L_BMUX INT_R_X25Y96/IMUX38 INT_R_X25Y96/LOGIC_OUTS17 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y96/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X25Y96/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X25Y96/INT_R.LOGIC_OUTS17->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[1]_i_6_n_0 - 
wires: CLBLL_R_X25Y96/CLBLL_IMUX44 CLBLL_R_X25Y96/CLBLL_LL_C CLBLL_R_X25Y96/CLBLL_LL_D4 CLBLL_R_X25Y96/CLBLL_LOGIC_OUTS14 INT_R_X25Y96/IMUX44 INT_R_X25Y96/LOGIC_OUTS14 
pips: CLBLL_R_X25Y96/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y96/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y96/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2]_i_2_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_NN6C0 CLBLL_R_X21Y102/CLBLL_IMUX30 CLBLL_R_X21Y102/CLBLL_L_C5 CLBLL_R_X21Y95/CLBLL_WW2END3 CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y95/CLBLL_L_D CLBLM_L_X22Y95/CLBLM_WW2END3 INT_L_X22Y95/WW2A3 INT_R_X21Y100/NN6D0 INT_R_X21Y101/NN6E0 INT_R_X21Y101/NN6END_S1_0 INT_R_X21Y102/IMUX30 INT_R_X21Y102/NL1BEG_N3 INT_R_X21Y102/NN6END0 INT_R_X21Y95/WW2END3 INT_R_X21Y96/NN6BEG0 INT_R_X21Y96/WW2END_N0_3 INT_R_X21Y97/NN6A0 INT_R_X21Y98/NN6B0 INT_R_X21Y99/NN6C0 INT_R_X23Y95/LOGIC_OUTS11 INT_R_X23Y95/WW2BEG3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y95/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X21Y102/INT_R.NL1BEG_N3->>IMUX30 INT_R_X21Y102/INT_R.NN6END0->>NL1BEG_N3 INT_R_X21Y96/INT_R.WW2END_N0_3->>NN6BEG0 INT_R_X23Y95/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2]_i_3_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX37 CLBLL_R_X23Y95/CLBLL_L_D4 CLBLL_R_X23Y95/CLBLL_WW2END2 CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y93/CLBLL_L_BMUX CLBLM_L_X24Y95/CLBLM_WW2END2 INT_L_X24Y95/WW2A2 INT_R_X23Y95/IMUX37 INT_R_X23Y95/WW2END2 INT_R_X25Y93/LOGIC_OUTS17 INT_R_X25Y93/NN2BEG3 INT_R_X25Y94/NN2A3 INT_R_X25Y95/NN2END3 INT_R_X25Y95/WW2BEG2 VBRK_X60Y99/VBRK_WW2END2 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y93/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X23Y95/INT_R.WW2END2->>IMUX37 INT_R_X25Y93/INT_R.LOGIC_OUTS17->>NN2BEG3 INT_R_X25Y95/INT_R.NN2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2] - 
wires: CLBLL_R_X23Y94/CLBLL_WW2END1 CLBLL_R_X23Y95/CLBLL_IMUX42 CLBLL_R_X23Y95/CLBLL_L_D6 CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y94/CLBLL_L_B CLBLM_L_X24Y94/CLBLM_WW2END1 INT_L_X24Y94/WW2A1 INT_R_X23Y94/NL1BEG1 INT_R_X23Y94/WW2END1 INT_R_X23Y95/IMUX42 INT_R_X23Y95/NL1END1 INT_R_X25Y94/LOGIC_OUTS9 INT_R_X25Y94/WW2BEG1 VBRK_X60Y98/VBRK_WW2END1 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X25Y94/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X23Y94/INT_R.WW2END1->>NL1BEG1 INT_R_X23Y95/INT_R.NL1END1->>IMUX42 INT_R_X25Y94/INT_R.LOGIC_OUTS9->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2]_i_5_n_0 - 
wires: CLBLL_R_X23Y95/CLBLL_IMUX41 CLBLL_R_X23Y95/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y95/CLBLL_L_A CLBLL_R_X23Y95/CLBLL_L_D1 INT_R_X23Y95/IMUX41 INT_R_X23Y95/LOGIC_OUTS8 
pips: CLBLL_R_X23Y95/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y95/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X23Y95/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2]_i_6_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_IMUX13 CLBLL_R_X25Y94/CLBLL_L_B6 CLBLL_R_X25Y94/CLBLL_WL1END2 CLBLL_R_X27Y94/CLBLL_WW2A3 CLBLM_L_X26Y94/CLBLM_WL1END2 CLBLM_L_X28Y94/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y94/CLBLM_L_D CLBLM_L_X28Y94/CLBLM_WW2A3 INT_L_X26Y94/WL1BEG2 INT_L_X26Y94/WW2END3 INT_L_X26Y95/WW2END_N0_3 INT_L_X28Y94/LOGIC_OUTS_L11 INT_L_X28Y94/WW2BEG3 INT_R_X25Y94/IMUX13 INT_R_X25Y94/WL1END2 INT_R_X27Y94/WW2A3 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X28Y94/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y94/INT_L.WW2END3->>WL1BEG2 INT_L_X28Y94/INT_L.LOGIC_OUTS_L11->>WW2BEG3 INT_R_X25Y94/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[2]_i_7_n_0 - 
wires: CLBLL_R_X25Y93/CLBLL_LL_C CLBLL_R_X25Y93/CLBLL_LOGIC_OUTS14 CLBLL_R_X25Y94/CLBLL_IMUX25 CLBLL_R_X25Y94/CLBLL_L_B5 INT_R_X25Y93/LOGIC_OUTS14 INT_R_X25Y93/NL1BEG1 INT_R_X25Y94/IMUX25 INT_R_X25Y94/NL1END1 
pips: CLBLL_R_X25Y93/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X25Y94/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_R_X25Y93/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X25Y94/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[3]_i_2_n_0 - 
wires: CLBLL_R_X21Y102/CLBLL_IMUX21 CLBLL_R_X21Y102/CLBLL_L_C4 CLBLL_R_X21Y102/CLBLL_SW2A2 CLBLL_R_X23Y103/CLBLL_WW4C3 CLBLL_R_X25Y103/CLBLL_WW4A3 CLBLM_L_X22Y102/CLBLM_SW2A2 CLBLM_L_X24Y103/CLBLM_WW4C3 CLBLM_L_X26Y103/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y103/CLBLM_M_D CLBLM_L_X26Y103/CLBLM_WW4A3 INT_L_X22Y102/SW2A2 INT_L_X22Y103/SW2BEG2 INT_L_X22Y103/WW4END3 INT_L_X24Y103/WW4B3 INT_L_X26Y103/LOGIC_OUTS_L15 INT_L_X26Y103/WW4BEG3 INT_R_X21Y102/IMUX21 INT_R_X21Y102/SW2END2 INT_R_X23Y103/WW4C3 INT_R_X25Y103/WW4A3 VBRK_X60Y108/VBRK_WW4C3 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y103/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y103/INT_L.WW4END3->>SW2BEG2 INT_L_X26Y103/INT_L.LOGIC_OUTS_L15->>WW4BEG3 INT_R_X21Y102/INT_R.SW2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[3]_i_3_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NN6E3 CLBLM_L_X26Y103/CLBLM_IMUX45 CLBLM_L_X26Y103/CLBLM_M_D2 CLBLM_L_X26Y94/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y94/CLBLM_M_D INT_L_X26Y100/NN6END3 INT_L_X26Y100/NR1BEG3 INT_L_X26Y101/NN2BEG3 INT_L_X26Y101/NR1END3 INT_L_X26Y102/NN2A3 INT_L_X26Y103/IMUX_L45 INT_L_X26Y103/NN2END3 INT_L_X26Y94/LOGIC_OUTS_L15 INT_L_X26Y94/NN6BEG3 INT_L_X26Y95/NN6A3 INT_L_X26Y96/NN6B3 INT_L_X26Y97/NN6C3 INT_L_X26Y98/NN6D3 INT_L_X26Y99/NN6E3 
pips: CLBLM_L_X26Y103/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y94/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y100/INT_L.NN6END3->>NR1BEG3 INT_L_X26Y101/INT_L.NR1END3->>NN2BEG3 INT_L_X26Y103/INT_L.NN2END3->>IMUX_L45 INT_L_X26Y94/INT_L.LOGIC_OUTS_L15->>NN6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[3]_i_4_n_0 - 
wires: CLBLL_R_X27Y94/CLBLL_WW2A2 CLBLL_R_X29Y95/CLBLL_LL_C CLBLL_R_X29Y95/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y94/CLBLM_IMUX45 CLBLM_L_X26Y94/CLBLM_M_D2 CLBLM_L_X28Y94/CLBLM_WW2A2 INT_L_X26Y94/IMUX_L45 INT_L_X26Y94/WW2END2 INT_L_X28Y94/SW2END2 INT_L_X28Y94/WW2BEG2 INT_R_X27Y94/WW2A2 INT_R_X29Y94/SW2A2 INT_R_X29Y95/LOGIC_OUTS14 INT_R_X29Y95/SW2BEG2 
pips: CLBLL_R_X29Y95/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y94/INT_L.WW2END2->>IMUX_L45 INT_L_X28Y94/INT_L.SW2END2->>WW2BEG2 INT_R_X29Y95/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[3]_i_5_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_ER1BEG3 CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y94/CLBLL_L_C CLBLM_L_X26Y94/CLBLM_ER1BEG3 CLBLM_L_X26Y94/CLBLM_IMUX38 CLBLM_L_X26Y94/CLBLM_M_D3 INT_L_X26Y94/ER1END3 INT_L_X26Y94/IMUX_L38 INT_L_X26Y95/ER1END_N3_3 INT_R_X25Y94/ER1BEG3 INT_R_X25Y94/LOGIC_OUTS10 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X26Y94/INT_L.ER1END3->>IMUX_L38 INT_R_X25Y94/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[3]_i_6_n_0 - 
wires: CLBLL_R_X25Y94/CLBLL_EL1BEG2 CLBLL_R_X25Y94/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y94/CLBLL_L_D CLBLM_L_X26Y94/CLBLM_EL1BEG2 CLBLM_L_X26Y94/CLBLM_IMUX44 CLBLM_L_X26Y94/CLBLM_M_D4 INT_L_X26Y94/EL1END2 INT_L_X26Y94/IMUX_L44 INT_R_X25Y94/EL1BEG2 INT_R_X25Y94/LOGIC_OUTS11 
pips: CLBLL_R_X25Y94/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y94/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X26Y94/INT_L.EL1END2->>IMUX_L44 INT_R_X25Y94/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4]_i_2_n_0 - 
wires: CLBLL_R_X21Y106/CLBLL_IMUX10 CLBLL_R_X21Y106/CLBLL_L_A4 CLBLL_R_X21Y106/CLBLL_WW2END3 CLBLL_R_X23Y106/CLBLL_WW2END3 CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y106/CLBLL_L_D CLBLM_L_X22Y106/CLBLM_WW2END3 CLBLM_L_X24Y106/CLBLM_WW2END3 INT_L_X22Y106/WW2A3 INT_L_X24Y106/WW2A3 INT_R_X21Y106/IMUX10 INT_R_X21Y106/SR1BEG_S0 INT_R_X21Y106/WW2END3 INT_R_X21Y107/WW2END_N0_3 INT_R_X23Y106/WW2BEG3 INT_R_X23Y106/WW2END3 INT_R_X23Y107/WW2END_N0_3 INT_R_X25Y106/LOGIC_OUTS11 INT_R_X25Y106/WW2BEG3 VBRK_X60Y111/VBRK_WW2END3 
pips: CLBLL_R_X21Y106/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y106/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X21Y106/INT_R.SR1BEG_S0->>IMUX10 INT_R_X21Y106/INT_R.WW2END3->>SR1BEG_S0 INT_R_X23Y106/INT_R.WW2END3->>WW2BEG3 INT_R_X25Y106/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4]_i_3_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX46 CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y106/CLBLL_L_B CLBLL_R_X25Y106/CLBLL_L_D5 INT_R_X25Y106/BYP_ALT4 INT_R_X25Y106/BYP_BOUNCE4 INT_R_X25Y106/IMUX46 INT_R_X25Y106/LOGIC_OUTS9 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y106/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X25Y106/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y106/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X25Y106/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4] - 
wires: BRKH_INT_X25Y99/BRKH_INT_NN6D2 CLBLL_R_X25Y106/CLBLL_IMUX37 CLBLL_R_X25Y106/CLBLL_L_D4 CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y95/CLBLL_L_C INT_R_X25Y100/NN6E2 INT_R_X25Y101/NN6BEG2 INT_R_X25Y101/NN6END2 INT_R_X25Y102/NN6A2 INT_R_X25Y103/NN6B2 INT_R_X25Y104/NN6C2 INT_R_X25Y105/NN6D2 INT_R_X25Y106/IMUX37 INT_R_X25Y106/NN6E2 INT_R_X25Y106/SR1END2 INT_R_X25Y107/NN6END2 INT_R_X25Y107/SR1BEG2 INT_R_X25Y95/LOGIC_OUTS10 INT_R_X25Y95/NN6BEG2 INT_R_X25Y96/NN6A2 INT_R_X25Y97/NN6B2 INT_R_X25Y98/NN6C2 INT_R_X25Y99/NN6D2 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y95/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X25Y101/INT_R.NN6END2->>NN6BEG2 INT_R_X25Y106/INT_R.SR1END2->>IMUX37 INT_R_X25Y107/INT_R.NN6END2->>SR1BEG2 INT_R_X25Y95/INT_R.LOGIC_OUTS10->>NN6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4]_i_5_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_IMUX41 CLBLL_R_X25Y106/CLBLL_L_D1 CLBLM_L_X24Y104/CLBLM_LOGIC_OUTS9 CLBLM_L_X24Y104/CLBLM_L_B INT_L_X24Y104/LOGIC_OUTS_L9 INT_L_X24Y104/NR1BEG1 INT_L_X24Y105/NE2BEG1 INT_L_X24Y105/NR1END1 INT_L_X24Y106/NE2A1 INT_R_X25Y106/IMUX41 INT_R_X25Y106/NE2END1 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X24Y104/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X24Y104/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X24Y105/INT_L.NR1END1->>NE2BEG1 INT_R_X25Y106/INT_R.NE2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4]_i_6_n_0 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX21 CLBLL_R_X25Y95/CLBLL_L_C4 CLBLL_R_X25Y95/CLBLL_WL1END2 CLBLL_R_X27Y95/CLBLL_WW2A3 CLBLM_L_X26Y95/CLBLM_WL1END2 CLBLM_L_X28Y95/CLBLM_LOGIC_OUTS11 CLBLM_L_X28Y95/CLBLM_L_D CLBLM_L_X28Y95/CLBLM_WW2A3 INT_L_X26Y95/WL1BEG2 INT_L_X26Y95/WW2END3 INT_L_X26Y96/WW2END_N0_3 INT_L_X28Y95/LOGIC_OUTS_L11 INT_L_X28Y95/WW2BEG3 INT_R_X25Y95/IMUX21 INT_R_X25Y95/WL1END2 INT_R_X27Y95/WW2A3 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X28Y95/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X26Y95/INT_L.WW2END3->>WL1BEG2 INT_L_X28Y95/INT_L.LOGIC_OUTS_L11->>WW2BEG3 INT_R_X25Y95/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[4]_i_7_n_0 - 
wires: CLBLL_R_X25Y95/CLBLL_IMUX30 CLBLL_R_X25Y95/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y95/CLBLL_L_C5 CLBLL_R_X25Y95/CLBLL_L_D INT_R_X25Y95/IMUX30 INT_R_X25Y95/LOGIC_OUTS11 
pips: CLBLL_R_X25Y95/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y95/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y95/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[5]_i_2_n_0 - 
wires: CLBLL_R_X21Y106/CLBLL_IMUX9 CLBLL_R_X21Y106/CLBLL_L_A5 CLBLL_R_X21Y106/CLBLL_WW2END0 CLBLL_R_X23Y106/CLBLL_WR1END1 CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y105/CLBLL_L_A CLBLM_L_X22Y106/CLBLM_WW2END0 CLBLM_L_X24Y106/CLBLM_WR1END1 INT_L_X22Y106/WW2A0 INT_L_X24Y105/NW2END_S0_0 INT_L_X24Y106/NW2END0 INT_L_X24Y106/WR1BEG1 INT_R_X21Y106/IMUX9 INT_R_X21Y106/WW2END0 INT_R_X23Y106/WR1END1 INT_R_X23Y106/WW2BEG0 INT_R_X25Y105/LOGIC_OUTS8 INT_R_X25Y105/NW2BEG0 INT_R_X25Y106/NW2A0 VBRK_X60Y111/VBRK_WR1END1 
pips: CLBLL_R_X21Y106/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y105/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X24Y106/INT_L.NW2END0->>WR1BEG1 INT_R_X21Y106/INT_R.WW2END0->>IMUX9 INT_R_X23Y106/INT_R.WR1END1->>WW2BEG0 INT_R_X25Y105/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[5]_i_3_n_0 - 
wires: CLBLL_R_X25Y105/CLBLL_IMUX6 CLBLL_R_X25Y105/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y105/CLBLL_L_A1 CLBLL_R_X25Y105/CLBLL_L_D INT_R_X25Y105/IMUX6 INT_R_X25Y105/LOGIC_OUTS11 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y105/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y105/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[5]_i_4_n_0 - 
wires: CLBLL_R_X25Y105/CLBLL_IMUX46 CLBLL_R_X25Y105/CLBLL_L_D5 CLBLL_R_X25Y106/CLBLL_NW4END2 CLBLL_R_X27Y102/CLBLL_LL_C CLBLL_R_X27Y102/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y106/CLBLM_NW4END2 INT_L_X26Y102/NW6A2 INT_L_X26Y103/NW6B2 INT_L_X26Y104/NW6C2 INT_L_X26Y105/NW6D2 INT_L_X26Y106/NW6E2 INT_R_X25Y105/IMUX46 INT_R_X25Y105/SR1END2 INT_R_X25Y106/NW6END2 INT_R_X25Y106/SR1BEG2 INT_R_X27Y102/LOGIC_OUTS14 INT_R_X27Y102/NW6BEG2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y102/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X25Y105/INT_R.SR1END2->>IMUX46 INT_R_X25Y106/INT_R.NW6END2->>SR1BEG2 INT_R_X27Y102/INT_R.LOGIC_OUTS14->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[5]_i_5_n_0 - 
wires: CLBLL_R_X25Y105/CLBLL_IMUX37 CLBLL_R_X25Y105/CLBLL_L_D4 CLBLL_R_X25Y105/CLBLL_WL1END2 CLBLM_L_X26Y105/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y105/CLBLM_M_D CLBLM_L_X26Y105/CLBLM_WL1END2 INT_L_X26Y105/LOGIC_OUTS_L15 INT_L_X26Y105/WL1BEG2 INT_R_X25Y105/IMUX37 INT_R_X25Y105/WL1END2 
pips: CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X26Y105/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y105/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X25Y105/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[5]_i_6_n_0 - 
wires: CLBLL_R_X23Y105/CLBLL_EE2BEG3 CLBLL_R_X23Y105/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y105/CLBLL_L_B CLBLL_R_X23Y105/CLBLL_L_BMUX CLBLL_R_X25Y105/CLBLL_IMUX39 CLBLL_R_X25Y105/CLBLL_L_D3 CLBLM_L_X24Y105/CLBLM_EE2BEG3 INT_L_X24Y105/EE2A3 INT_R_X23Y105/EE2BEG3 INT_R_X23Y105/LOGIC_OUTS17 INT_R_X25Y105/EE2END3 INT_R_X25Y105/IMUX39 VBRK_X60Y110/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y105/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X23Y105/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y105/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 INT_R_X23Y105/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X25Y105/INT_R.EE2END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6]_i_2_n_0 - 
wires: CLBLL_R_X23Y105/CLBLL_WR1END0 CLBLM_L_X22Y104/CLBLM_IMUX8 CLBLM_L_X22Y104/CLBLM_M_A5 CLBLM_L_X24Y104/CLBLM_LOGIC_OUTS15 CLBLM_L_X24Y104/CLBLM_M_D CLBLM_L_X24Y105/CLBLM_WR1END0 INT_L_X22Y103/SW2END3 INT_L_X22Y104/IMUX_L8 INT_L_X22Y104/SW2END_N0_3 INT_L_X24Y104/LOGIC_OUTS_L15 INT_L_X24Y104/WR1BEG_S0 INT_L_X24Y105/WR1BEG0 INT_R_X23Y103/SW2A3 INT_R_X23Y104/SW2BEG3 INT_R_X23Y104/WR1END_S1_0 INT_R_X23Y105/WR1END0 VBRK_X60Y110/VBRK_WR1END0 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y104/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X22Y104/INT_L.SW2END_N0_3->>IMUX_L8 INT_L_X24Y104/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X23Y104/INT_R.WR1END_S1_0->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6]_i_3_n_0 - 
wires: CLBLL_R_X25Y106/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y106/CLBLL_L_BMUX CLBLM_L_X24Y104/CLBLM_IMUX38 CLBLM_L_X24Y104/CLBLM_M_D3 INT_L_X24Y104/IMUX_L38 INT_L_X24Y104/SW2END3 INT_L_X24Y105/SW2END_N0_3 INT_R_X25Y104/SW2A3 INT_R_X25Y105/SL1END3 INT_R_X25Y105/SW2BEG3 INT_R_X25Y106/LOGIC_OUTS17 INT_R_X25Y106/SL1BEG3 
pips: CLBLL_R_X25Y106/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X24Y104/INT_L.SW2END3->>IMUX_L38 INT_R_X25Y105/INT_R.SL1END3->>SW2BEG3 INT_R_X25Y106/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6] - 
wires: CLBLL_R_X25Y103/CLBLL_NW2A3 CLBLM_L_X24Y104/CLBLM_IMUX45 CLBLM_L_X24Y104/CLBLM_M_D2 CLBLM_L_X26Y102/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y102/CLBLM_M_D CLBLM_L_X26Y103/CLBLM_NW2A3 INT_L_X24Y104/IMUX_L45 INT_L_X24Y104/NW2END3 INT_L_X26Y102/LOGIC_OUTS_L15 INT_L_X26Y102/NW2BEG3 INT_L_X26Y103/NW2A3 INT_R_X25Y103/NW2BEG3 INT_R_X25Y103/NW2END3 INT_R_X25Y104/NW2A3 
pips: CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y102/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X24Y104/INT_L.NW2END3->>IMUX_L45 INT_L_X26Y102/INT_L.LOGIC_OUTS_L15->>NW2BEG3 INT_R_X25Y103/INT_R.NW2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6]_i_5_n_0 - 
wires: CLBLM_L_X24Y104/CLBLM_IMUX43 CLBLM_L_X24Y104/CLBLM_LOGIC_OUTS13 CLBLM_L_X24Y104/CLBLM_M_B CLBLM_L_X24Y104/CLBLM_M_D6 INT_L_X24Y104/IMUX_L43 INT_L_X24Y104/LOGIC_OUTS_L13 
pips: CLBLM_L_X24Y104/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y104/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y104/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6]_i_6_n_0 - 
wires: CLBLL_R_X27Y102/CLBLL_WW2A2 CLBLL_R_X29Y102/CLBLL_WW2A2 CLBLM_L_X26Y102/CLBLM_IMUX45 CLBLM_L_X26Y102/CLBLM_M_D2 CLBLM_L_X28Y102/CLBLM_WW2A2 CLBLM_L_X30Y102/CLBLM_LOGIC_OUTS10 CLBLM_L_X30Y102/CLBLM_L_C CLBLM_L_X30Y102/CLBLM_WW2A2 INT_L_X26Y102/IMUX_L45 INT_L_X26Y102/WW2END2 INT_L_X28Y102/WW2BEG2 INT_L_X28Y102/WW2END2 INT_L_X30Y102/LOGIC_OUTS_L10 INT_L_X30Y102/WW2BEG2 INT_R_X27Y102/WW2A2 INT_R_X29Y102/WW2A2 VBRK_X73Y107/VBRK_WW2A2 
pips: CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y102/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X26Y102/INT_L.WW2END2->>IMUX_L45 INT_L_X28Y102/INT_L.WW2END2->>WW2BEG2 INT_L_X30Y102/INT_L.LOGIC_OUTS_L10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[6]_i_7_n_0 - 
wires: BRKH_INT_X26Y99/BRKH_INT_NE6B3 CLBLL_R_X25Y98/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y98/CLBLL_L_D CLBLL_R_X25Y98/CLBLL_NE4BEG3 CLBLM_L_X26Y102/CLBLM_IMUX47 CLBLM_L_X26Y102/CLBLM_M_D5 CLBLM_L_X26Y98/CLBLM_NE4BEG3 INT_L_X26Y100/NE6C3 INT_L_X26Y101/NE6D3 INT_L_X26Y102/IMUX_L47 INT_L_X26Y102/NE6E3 INT_L_X26Y102/WR1END_S1_0 INT_L_X26Y103/WR1END0 INT_L_X26Y98/NE6A3 INT_L_X26Y99/NE6B3 INT_R_X25Y98/LOGIC_OUTS11 INT_R_X25Y98/NE6BEG3 INT_R_X27Y102/NE6END3 INT_R_X27Y102/WR1BEG_S0 INT_R_X27Y103/WR1BEG0 
pips: CLBLL_R_X25Y98/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X26Y102/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X26Y102/INT_L.WR1END_S1_0->>IMUX_L47 INT_R_X25Y98/INT_R.LOGIC_OUTS11->>NE6BEG3 INT_R_X27Y102/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_1_n_0 - 
wires: BRKH_INT_X21Y99/BRKH_INT_NE2BEG2 CLBLL_R_X21Y100/CLBLL_NE2A2 CLBLL_R_X21Y102/CLBLL_FAN6 CLBLL_R_X21Y102/CLBLL_L_CE CLBLL_R_X21Y102/CLBLL_NW2A2 CLBLL_R_X21Y106/CLBLL_FAN6 CLBLL_R_X21Y106/CLBLL_L_CE CLBLL_R_X21Y106/CLBLL_NW2A2 CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS10 CLBLL_R_X21Y93/CLBLL_L_C CLBLM_L_X22Y100/CLBLM_NE2A2 CLBLM_L_X22Y102/CLBLM_NW2A2 CLBLM_L_X22Y104/CLBLM_FAN7 CLBLM_L_X22Y104/CLBLM_M_CE CLBLM_L_X22Y106/CLBLM_NW2A2 INT_L_X22Y100/NE2END2 INT_L_X22Y100/NR1BEG2 INT_L_X22Y101/NN2BEG2 INT_L_X22Y101/NR1END2 INT_L_X22Y101/NW2BEG2 INT_L_X22Y102/NN2A2 INT_L_X22Y102/NW2A2 INT_L_X22Y103/NN2END2 INT_L_X22Y103/NR1BEG2 INT_L_X22Y104/FAN_ALT7 INT_L_X22Y104/FAN_L7 INT_L_X22Y104/NR1BEG2 INT_L_X22Y104/NR1END2 INT_L_X22Y105/NR1END2 INT_L_X22Y105/NW2BEG2 INT_L_X22Y106/NW2A2 INT_R_X21Y100/NE2A2 INT_R_X21Y102/FAN6 INT_R_X21Y102/FAN_ALT6 INT_R_X21Y102/NW2END2 INT_R_X21Y106/FAN6 INT_R_X21Y106/FAN_ALT6 INT_R_X21Y106/NW2END2 INT_R_X21Y93/LOGIC_OUTS10 INT_R_X21Y93/NN6BEG2 INT_R_X21Y94/NN6A2 INT_R_X21Y95/NN6B2 INT_R_X21Y96/NN6C2 INT_R_X21Y97/NN6D2 INT_R_X21Y98/NN6E2 INT_R_X21Y99/NE2BEG2 INT_R_X21Y99/NN6END2 
pips: CLBLL_R_X21Y102/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y106/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X21Y93/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X22Y104/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X22Y100/INT_L.NE2END2->>NR1BEG2 INT_L_X22Y101/INT_L.NR1END2->>NN2BEG2 INT_L_X22Y101/INT_L.NR1END2->>NW2BEG2 INT_L_X22Y103/INT_L.NN2END2->>NR1BEG2 INT_L_X22Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y104/INT_L.NR1END2->>FAN_ALT7 INT_L_X22Y104/INT_L.NR1END2->>NR1BEG2 INT_L_X22Y105/INT_L.NR1END2->>NW2BEG2 INT_R_X21Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y102/INT_R.NW2END2->>FAN_ALT6 INT_R_X21Y106/INT_R.FAN_ALT6->>FAN6 INT_R_X21Y106/INT_R.NW2END2->>FAN_ALT6 INT_R_X21Y93/INT_R.LOGIC_OUTS10->>NN6BEG2 INT_R_X21Y99/INT_R.NN6END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

wdatahold[7]_i_3_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_IMUX21 CLBLL_R_X21Y93/CLBLL_L_C4 CLBLL_R_X21Y93/CLBLL_WL1END2 CLBLL_R_X23Y90/CLBLL_NW4A0 CLBLM_L_X22Y93/CLBLM_WL1END2 CLBLM_L_X24Y90/CLBLM_LOGIC_OUTS8 CLBLM_L_X24Y90/CLBLM_L_A CLBLM_L_X24Y90/CLBLM_NW4A0 INT_L_X22Y93/NW6END_S0_0 INT_L_X22Y93/WL1BEG2 INT_L_X22Y94/NW6END0 INT_L_X24Y90/LOGIC_OUTS_L8 INT_L_X24Y90/NW6BEG0 INT_R_X21Y93/IMUX21 INT_R_X21Y93/WL1END2 INT_R_X23Y90/NW6A0 INT_R_X23Y91/NW6B0 INT_R_X23Y92/NW6C0 INT_R_X23Y93/NW6D0 INT_R_X23Y94/NW6E0 VBRK_X60Y94/VBRK_NW4A0 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X24Y90/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X22Y93/INT_L.NW6END_S0_0->>WL1BEG2 INT_L_X24Y90/INT_L.LOGIC_OUTS_L8->>NW6BEG0 INT_R_X21Y93/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_4_n_0 - 
wires: CLBLL_R_X21Y93/CLBLL_IMUX34 CLBLL_R_X21Y93/CLBLL_LOGIC_OUTS9 CLBLL_R_X21Y93/CLBLL_L_B CLBLL_R_X21Y93/CLBLL_L_C6 INT_R_X21Y93/IMUX34 INT_R_X21Y93/LOGIC_OUTS9 
pips: CLBLL_R_X21Y93/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X21Y93/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X21Y93/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_12_n_0 - 
wires: CLBLL_R_X25Y90/CLBLL_IMUX45 CLBLL_R_X25Y90/CLBLL_LL_D2 CLBLL_R_X25Y90/CLBLL_NW2A3 CLBLL_R_X27Y93/CLBLL_SW4A2 CLBLM_L_X26Y90/CLBLM_NW2A3 CLBLM_L_X28Y93/CLBLM_LOGIC_OUTS20 CLBLM_L_X28Y93/CLBLM_M_AMUX CLBLM_L_X28Y93/CLBLM_SW4A2 INT_L_X26Y89/NW2BEG3 INT_L_X26Y89/SW6END2 INT_L_X26Y90/NW2A3 INT_L_X28Y93/LOGIC_OUTS_L20 INT_L_X28Y93/SW6BEG2 INT_R_X25Y90/IMUX45 INT_R_X25Y90/NW2END3 INT_R_X27Y89/SW6E2 INT_R_X27Y90/SW6D2 INT_R_X27Y91/SW6C2 INT_R_X27Y92/SW6B2 INT_R_X27Y93/SW6A2 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X28Y93/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y89/INT_L.SW6END2->>NW2BEG3 INT_L_X28Y93/INT_L.LOGIC_OUTS_L20->>SW6BEG2 INT_R_X25Y90/INT_R.NW2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_13_n_0 - 
wires: CLBLL_R_X25Y99/CLBLL_WW4END2 CLBLL_R_X27Y99/CLBLL_WW4B2 CLBLL_R_X29Y99/CLBLL_LL_C CLBLL_R_X29Y99/CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y99/CLBLM_IMUX29 CLBLM_L_X24Y99/CLBLM_M_C2 CLBLM_L_X26Y99/CLBLM_WW4END2 CLBLM_L_X28Y99/CLBLM_WW4B2 INT_L_X24Y99/IMUX_L29 INT_L_X24Y99/WR1END3 INT_L_X26Y99/WW4C2 INT_L_X28Y99/WW4A2 INT_R_X25Y99/WR1BEG3 INT_R_X25Y99/WW4END2 INT_R_X27Y99/WW4B2 INT_R_X29Y99/LOGIC_OUTS14 INT_R_X29Y99/WW4BEG2 
pips: CLBLL_R_X29Y99/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X24Y99/INT_L.WR1END3->>IMUX_L29 INT_R_X25Y99/INT_R.WW4END2->>WR1BEG3 INT_R_X29Y99/INT_R.LOGIC_OUTS14->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_14_n_0 - 
wires: CLBLM_L_X24Y97/CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y97/CLBLM_L_D CLBLM_L_X24Y99/CLBLM_IMUX22 CLBLM_L_X24Y99/CLBLM_M_C3 INT_L_X24Y97/LOGIC_OUTS_L11 INT_L_X24Y97/NN2BEG3 INT_L_X24Y98/NN2A3 INT_L_X24Y99/IMUX_L22 INT_L_X24Y99/NN2END3 
pips: CLBLM_L_X24Y97/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X24Y99/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y97/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X24Y99/INT_L.NN2END3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_5_n_0 - 
wires: CLBLM_L_X22Y104/CLBLM_IMUX11 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y104/CLBLM_M_A4 CLBLM_L_X22Y104/CLBLM_M_D CLBLM_L_X22Y104/CLBLM_M_DMUX INT_L_X22Y104/IMUX_L11 INT_L_X22Y104/LOGIC_OUTS_L23 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y104/INT_L.LOGIC_OUTS_L23->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold0 - 
wires: CLBLL_R_X25Y90/CLBLL_LL_D CLBLL_R_X25Y90/CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y90/CLBLM_IMUX9 CLBLM_L_X24Y90/CLBLM_L_A5 INT_L_X24Y90/IMUX_L9 INT_L_X24Y90/SR1BEG_S0 INT_L_X24Y90/WR1END_S1_0 INT_L_X24Y91/WR1END0 INT_R_X25Y90/LOGIC_OUTS15 INT_R_X25Y90/WR1BEG_S0 INT_R_X25Y91/WR1BEG0 
pips: CLBLL_R_X25Y90/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_L_X24Y90/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y90/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X24Y90/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X25Y90/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_7_n_0 - 
wires: CLBLM_L_X22Y104/CLBLM_IMUX43 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS13 CLBLM_L_X22Y104/CLBLM_M_B CLBLM_L_X22Y104/CLBLM_M_D6 INT_L_X22Y104/IMUX_L43 INT_L_X22Y104/LOGIC_OUTS_L13 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X22Y104/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7] - 
wires: BRKH_INT_X24Y99/BRKH_INT_NN6BEG2 CLBLL_R_X23Y104/CLBLL_WW2A2 CLBLM_L_X22Y104/CLBLM_IMUX45 CLBLM_L_X22Y104/CLBLM_M_D2 CLBLM_L_X24Y104/CLBLM_WW2A2 CLBLM_L_X24Y99/CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y99/CLBLM_M_C INT_L_X22Y104/IMUX_L45 INT_L_X22Y104/WW2END2 INT_L_X24Y100/NN6A2 INT_L_X24Y101/NN6B2 INT_L_X24Y102/NN6C2 INT_L_X24Y103/NN6D2 INT_L_X24Y104/NN6E2 INT_L_X24Y104/SR1END2 INT_L_X24Y104/WW2BEG2 INT_L_X24Y105/NN6END2 INT_L_X24Y105/SR1BEG2 INT_L_X24Y99/LOGIC_OUTS_L14 INT_L_X24Y99/NN6BEG2 INT_R_X23Y104/WW2A2 VBRK_X60Y109/VBRK_WW2A2 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y99/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y104/INT_L.WW2END2->>IMUX_L45 INT_L_X24Y104/INT_L.SR1END2->>WW2BEG2 INT_L_X24Y105/INT_L.NN6END2->>SR1BEG2 INT_L_X24Y99/INT_L.LOGIC_OUTS_L14->>NN6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wdatahold[7]_i_9_n_0 - 
wires: CLBLM_L_X22Y104/CLBLM_IMUX44 CLBLM_L_X22Y104/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y104/CLBLM_M_C CLBLM_L_X22Y104/CLBLM_M_D4 INT_L_X22Y104/IMUX_L44 INT_L_X22Y104/LOGIC_OUTS_L14 
pips: CLBLM_L_X22Y104/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X22Y104/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X22Y104/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeio_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writeio_i_2_n_0 - 
wires: CLBLL_R_X23Y92/CLBLL_EL1BEG1 CLBLL_R_X23Y92/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y92/CLBLL_L_AMUX CLBLM_L_X24Y92/CLBLM_EL1BEG1 CLBLM_L_X24Y92/CLBLM_IMUX11 CLBLM_L_X24Y92/CLBLM_M_A4 INT_L_X24Y92/EL1END1 INT_L_X24Y92/IMUX_L11 INT_R_X23Y92/EL1BEG1 INT_R_X23Y92/LOGIC_OUTS16 VBRK_X60Y96/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y92/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X24Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y92/INT_L.EL1END1->>IMUX_L11 INT_R_X23Y92/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writemem_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

writemem_i_2_n_0 - 
wires: CLBLL_R_X23Y91/CLBLL_IMUX12 CLBLL_R_X23Y91/CLBLL_LL_B6 CLBLL_R_X23Y91/CLBLL_LL_C CLBLL_R_X23Y91/CLBLL_LOGIC_OUTS14 INT_R_X23Y91/IMUX12 INT_R_X23Y91/LOGIC_OUTS14 
pips: CLBLL_R_X23Y91/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y91/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X23Y91/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

zero_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

zero_i_2_n_0 - 
wires: CLBLL_R_X23Y94/CLBLL_SE2A2 CLBLM_L_X22Y96/CLBLM_LOGIC_OUTS14 CLBLM_L_X22Y96/CLBLM_M_C CLBLM_L_X24Y94/CLBLM_IMUX36 CLBLM_L_X24Y94/CLBLM_L_D2 CLBLM_L_X24Y94/CLBLM_SE2A2 INT_L_X22Y95/SE2A2 INT_L_X22Y96/LOGIC_OUTS_L14 INT_L_X22Y96/SE2BEG2 INT_L_X24Y94/IMUX_L36 INT_L_X24Y94/SE2END2 INT_R_X23Y94/SE2A2 INT_R_X23Y95/SE2BEG2 INT_R_X23Y95/SE2END2 VBRK_X60Y98/VBRK_SE2A2 
pips: CLBLM_L_X22Y96/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X22Y96/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_L_X24Y94/INT_L.SE2END2->>IMUX_L36 INT_R_X23Y95/INT_R.SE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

zero_i_3_n_0 - 
wires: CLBLM_L_X24Y94/CLBLM_IMUX46 CLBLM_L_X24Y94/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y94/CLBLM_L_BMUX CLBLM_L_X24Y94/CLBLM_L_D5 INT_L_X24Y94/IMUX_L46 INT_L_X24Y94/LOGIC_OUTS_L17 
pips: CLBLM_L_X24Y94/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y94/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y94/INT_L.LOGIC_OUTS_L17->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X47Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A4*A2)+(A5*(~A3)*A4*(~A2)*A1)+(A5*(~A3)*(~A4)*(~A2)*A1)+((~A5)*(~A3)*A4*A2)+((~A5)*(~A3)*A4*(~A2)*A1)+((~A5)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X47Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+((~A3)*A2*A4)+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X47Y94/C5LUT, 
TYPE: LUT5, 

SLICE_X49Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*A1*A3)+(A6*(~A5)*A1*(~A3)*A2)+(A6*(~A5)*(~A1)*(~A3)*A2)+((~A6)*A4*A5*(~A3))+((~A6)*A4*(~A5)*A1*A3)+((~A6)*A4*(~A5)*A1*(~A3)*A2)+((~A6)*A4*(~A5)*(~A1)*(~A3)*A2)+((~A6)*(~A4)*(~A5)*A1*A3)+((~A6)*(~A4)*(~A5)*A1*(~A3)*A2)+((~A6)*(~A4)*(~A5)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X49Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A2)+(A1*(~A5)*(~A3)*(~A4)*A2)+((~A1)*A6*A5*(~A4))+((~A1)*A6*(~A5)*A3*A4)+((~A1)*A6*(~A5)*A3*(~A4)*A2)+((~A1)*A6*(~A5)*(~A3)*(~A4)*A2)+((~A1)*(~A6)*(~A5)*A3*A4)+((~A1)*(~A6)*(~A5)*A3*(~A4)*A2)+((~A1)*(~A6)*(~A5)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X49Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*A4*A6)+(A1*(~A3)*A4*(~A6)*A5)+(A1*(~A3)*(~A4)*(~A6)*A5)+((~A1)*A2*A3*(~A6))+((~A1)*A2*(~A3)*A4*A6)+((~A1)*A2*(~A3)*A4*(~A6)*A5)+((~A1)*A2*(~A3)*(~A4)*(~A6)*A5)+((~A1)*(~A2)*(~A3)*A4*A6)+((~A1)*(~A2)*(~A3)*A4*(~A6)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X49Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*A1*A3)+(A6*(~A2)*A1*(~A3)*A5)+(A6*(~A2)*(~A1)*(~A3)*A5)+((~A6)*A4*A2*(~A3))+((~A6)*A4*(~A2)*A1*A3)+((~A6)*A4*(~A2)*A1*(~A3)*A5)+((~A6)*A4*(~A2)*(~A1)*(~A3)*A5)+((~A6)*(~A4)*(~A2)*A1*A3)+((~A6)*(~A4)*(~A2)*A1*(~A3)*A5)+((~A6)*(~A4)*(~A2)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X47Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*A6*A3)+(A4*(~A2)*A6*(~A3)*A5)+(A4*(~A2)*(~A6)*(~A3)*A5)+((~A4)*A1*A2*(~A3))+((~A4)*A1*(~A2)*A6*A3)+((~A4)*A1*(~A2)*A6*(~A3)*A5)+((~A4)*A1*(~A2)*(~A6)*(~A3)*A5)+((~A4)*(~A1)*(~A2)*A6*A3)+((~A4)*(~A1)*(~A2)*A6*(~A3)*A5)+((~A4)*(~A1)*(~A2)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X47Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)) , 
NAME: SLICE_X48Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*A2*A5)+(A1*(~A6)*A2*(~A5)*A3)+(A1*(~A6)*(~A2)*(~A5)*A3)+((~A1)*A4*A6*(~A5))+((~A1)*A4*(~A6)*A2*A5)+((~A1)*A4*(~A6)*A2*(~A5)*A3)+((~A1)*A4*(~A6)*(~A2)*(~A5)*A3)+((~A1)*(~A4)*(~A6)*A2*A5)+((~A1)*(~A4)*(~A6)*A2*(~A5)*A3)+((~A1)*(~A4)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X47Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*(~A5)*(~A2)*(~A6))+(A3*(~A1)*(~A4)*(~A5)*(~A2)*(~A6))+((~A3)*A1*(~A4)*A2*(~A6))+((~A3)*(~A1)*A4*A5*A2*(~A6)) , 
NAME: SLICE_X48Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*A6)+(A4*(~A3)*(~A2)*(~A5)*A6)+((~A4)*(~A3)*A2*A5)+((~A4)*(~A3)*A2*(~A5)*A6)+((~A4)*(~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X49Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y96/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+((~A1)*A4*A2)+((~A1)*A4*(~A2)*A3)+((~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X49Y96/D5LUT, 
TYPE: LUT5, 

SLICE_X49Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A5*A3)+(A6*(~A1)*A5*(~A3)*A2)+(A6*(~A1)*(~A5)*(~A3)*A2)+((~A6)*(~A1)*A5*A3)+((~A6)*(~A1)*A5*(~A3)*A2)+((~A6)*(~A1)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X49Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X48Y98/A5LUT, 
TYPE: LUT5, 

SLICE_X49Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*A1)+(A3*(~A5)*A4*(~A1)*A2)+(A3*(~A5)*(~A4)*(~A1)*A2)+((~A3)*(~A5)*A4*A1)+((~A3)*(~A5)*A4*(~A1)*A2)+((~A3)*(~A5)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X49Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A2*A1)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X48Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X49Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1*A3)+(A2*(~A5)*A1*(~A3)*A4)+(A2*(~A5)*(~A1)*(~A3)*A4)+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*A1*(~A3)*A4)+((~A2)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X49Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y98/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+((~A2)*A4*A3)+((~A2)*A4*(~A3)*A1)+((~A2)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X48Y98/C5LUT, 
TYPE: LUT5, 

SLICE_X47Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2*A4)+(A5*(~A3)*A2*(~A4)*A6)+(A5*(~A3)*(~A2)*(~A4)*A6)+((~A5)*(~A3)*A2*A4)+((~A5)*(~A3)*A2*(~A4)*A6)+((~A5)*(~A3)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X47Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y100/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+((~A3)*A2*A4)+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X47Y100/C5LUT, 
TYPE: LUT5, 

SLICE_X47Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A5)+(A4*(~A3)*A6*(~A5)*A2)+(A4*(~A3)*(~A6)*(~A5)*A2)+((~A4)*(~A3)*A6*A5)+((~A4)*(~A3)*A6*(~A5)*A2)+((~A4)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X47Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y100/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+((~A3)*A5*A4)+((~A3)*A5*(~A4)*A1)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X47Y100/D5LUT, 
TYPE: LUT5, 

SLICE_X49Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A6*A3)+(A1*(~A5)*A6*(~A3)*A2)+(A1*(~A5)*(~A6)*(~A3)*A2)+((~A1)*(~A5)*A6*A3)+((~A1)*(~A5)*A6*(~A3)*A2)+((~A1)*(~A5)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X49Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+((~A3)*A4*A1)+((~A3)*A4*(~A1)*A2)+((~A3)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X49Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X49Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*A6*A3)+(A2*(~A5)*A6*(~A3)*A4)+(A2*(~A5)*(~A6)*(~A3)*A4)+((~A2)*A1*A5*(~A3))+((~A2)*A1*(~A5)*A6*A3)+((~A2)*A1*(~A5)*A6*(~A3)*A4)+((~A2)*A1*(~A5)*(~A6)*(~A3)*A4)+((~A2)*(~A1)*(~A5)*A6*A3)+((~A2)*(~A1)*(~A5)*A6*(~A3)*A4)+((~A2)*(~A1)*(~A5)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X49Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*A4*A5)+(A2*(~A1)*A4*(~A5)*A3)+(A2*(~A1)*(~A4)*(~A5)*A3)+((~A2)*A6*A1*(~A5))+((~A2)*A6*(~A1)*A4*A5)+((~A2)*A6*(~A1)*A4*(~A5)*A3)+((~A2)*A6*(~A1)*(~A4)*(~A5)*A3)+((~A2)*(~A6)*(~A1)*A4*A5)+((~A2)*(~A6)*(~A1)*A4*(~A5)*A3)+((~A2)*(~A6)*(~A1)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X50Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y94/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X31Y94/CARRY4, 
TYPE: CARRY4, 

SLICE_X31Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X31Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X31Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X31Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X32Y94/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X32Y94/CARRY4, 
TYPE: CARRY4, 

SLICE_X32Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X32Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X32Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X32Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X33Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*(~A4)*A5*A3)+(A1*(~A4)*(~A5)*A6*A3)+(A1*(~A4)*(~A5)*(~A6))+((~A1)*A4*A3)+((~A1)*(~A4)*A5*A3)+((~A1)*(~A4)*(~A5)*A6*A3) , 
NAME: SLICE_X33Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3)+((~A5)*(~A1)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X33Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6*A5)+(A3*(~A1)*A6*(~A5)*A2)+(A3*(~A1)*(~A6)*A5*(~A2))+((~A3)*(~A1)*A6*A5)+((~A3)*(~A1)*A6*(~A5)*A2)+((~A3)*(~A1)*(~A6)*A5*(~A2)) , 
NAME: SLICE_X36Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A6*A5)+(A1*A2*(~A3)*A6*(~A5)*A4)+(A1*A2*(~A3)*(~A6)*(~A5)*A4)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A6*A5)+(A1*(~A2)*(~A3)*A6*(~A5)*A4)+(A1*(~A2)*(~A3)*(~A6)*(~A5)*A4)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A6*A5)+((~A1)*A2*(~A3)*A6*(~A5)*A4)+((~A1)*A2*(~A3)*(~A6)*(~A5)*A4)+((~A1)*(~A2)*(~A3)*A6*A5)+((~A1)*(~A2)*(~A3)*A6*(~A5)*A4)+((~A1)*(~A2)*(~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X37Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A1*A5)+(A6*A2*(~A3)*A1*(~A5)*A4)+(A6*A2*(~A3)*(~A1)*(~A5)*A4)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3)*A1*A5)+(A6*(~A2)*(~A3)*A1*(~A5)*A4)+(A6*(~A2)*(~A3)*(~A1)*(~A5)*A4)+((~A6)*A2*A3*(~A5))+((~A6)*A2*(~A3)*A1*A5)+((~A6)*A2*(~A3)*A1*(~A5)*A4)+((~A6)*A2*(~A3)*(~A1)*(~A5)*A4)+((~A6)*(~A2)*(~A3)*A1*A5)+((~A6)*(~A2)*(~A3)*A1*(~A5)*A4)+((~A6)*(~A2)*(~A3)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X37Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2*A4)+(A3*(~A1)*A2*(~A4)*A5)+(A3*(~A1)*(~A2)*A4*(~A5))+((~A3)*(~A1)*A2*A4)+((~A3)*(~A1)*A2*(~A4)*A5)+((~A3)*(~A1)*(~A2)*A4*(~A5)) , 
NAME: SLICE_X36Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A5*A2)+(A6*A1*(~A3)*A5*(~A2)*A4)+(A6*A1*(~A3)*(~A5)*(~A2)*A4)+(A6*(~A1)*A3*A2)+(A6*(~A1)*(~A3)*A5*A2)+(A6*(~A1)*(~A3)*A5*(~A2)*A4)+(A6*(~A1)*(~A3)*(~A5)*(~A2)*A4)+((~A6)*A1*A3*(~A2))+((~A6)*A1*(~A3)*A5*A2)+((~A6)*A1*(~A3)*A5*(~A2)*A4)+((~A6)*A1*(~A3)*(~A5)*(~A2)*A4)+((~A6)*(~A1)*(~A3)*A5*A2)+((~A6)*(~A1)*(~A3)*A5*(~A2)*A4)+((~A6)*(~A1)*(~A3)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X39Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A5*A4)+(A1*A2*(~A3)*A5*(~A4)*A6)+(A1*A2*(~A3)*(~A5)*(~A4)*A6)+(A1*(~A2)*A3*A4)+(A1*(~A2)*(~A3)*A5*A4)+(A1*(~A2)*(~A3)*A5*(~A4)*A6)+(A1*(~A2)*(~A3)*(~A5)*(~A4)*A6)+((~A1)*A2*A3*(~A4))+((~A1)*A2*(~A3)*A5*A4)+((~A1)*A2*(~A3)*A5*(~A4)*A6)+((~A1)*A2*(~A3)*(~A5)*(~A4)*A6)+((~A1)*(~A2)*(~A3)*A5*A4)+((~A1)*(~A2)*(~A3)*A5*(~A4)*A6)+((~A1)*(~A2)*(~A3)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X39Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6*A4)+(A3*(~A2)*A6*(~A4)*A5)+(A3*(~A2)*(~A6)*A4*(~A5))+((~A3)*(~A2)*A6*A4)+((~A3)*(~A2)*A6*(~A4)*A5)+((~A3)*(~A2)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X36Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*A2*(~A1)*A5*A6)+(A4*A2*(~A1)*A5*(~A6)*A3)+(A4*A2*(~A1)*(~A5)*(~A6)*A3)+(A4*(~A2)*A1*A6)+(A4*(~A2)*(~A1)*A5*A6)+(A4*(~A2)*(~A1)*A5*(~A6)*A3)+(A4*(~A2)*(~A1)*(~A5)*(~A6)*A3)+((~A4)*A2*A1*(~A6))+((~A4)*A2*(~A1)*A5*A6)+((~A4)*A2*(~A1)*A5*(~A6)*A3)+((~A4)*A2*(~A1)*(~A5)*(~A6)*A3)+((~A4)*(~A2)*(~A1)*A5*A6)+((~A4)*(~A2)*(~A1)*A5*(~A6)*A3)+((~A4)*(~A2)*(~A1)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X36Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A5*A2)+(A6*A3*(~A1)*A5*(~A2)*A4)+(A6*A3*(~A1)*(~A5)*(~A2)*A4)+(A6*(~A3)*A1*A2)+(A6*(~A3)*(~A1)*A5*A2)+(A6*(~A3)*(~A1)*A5*(~A2)*A4)+(A6*(~A3)*(~A1)*(~A5)*(~A2)*A4)+((~A6)*A3*A1*(~A2))+((~A6)*A3*(~A1)*A5*A2)+((~A6)*A3*(~A1)*A5*(~A2)*A4)+((~A6)*A3*(~A1)*(~A5)*(~A2)*A4)+((~A6)*(~A3)*(~A1)*A5*A2)+((~A6)*(~A3)*(~A1)*A5*(~A2)*A4)+((~A6)*(~A3)*(~A1)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X36Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A4*A3)+(A6*(~A2)*A4*(~A3)*A1)+(A6*(~A2)*(~A4)*A3*(~A1))+((~A6)*(~A2)*A4*A3)+((~A6)*(~A2)*A4*(~A3)*A1)+((~A6)*(~A2)*(~A4)*A3*(~A1)) , 
NAME: SLICE_X36Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A6*A2)+(A5*A3*(~A4)*A6*(~A2)*A1)+(A5*A3*(~A4)*(~A6)*(~A2)*A1)+(A5*(~A3)*A4*A2)+(A5*(~A3)*(~A4)*A6*A2)+(A5*(~A3)*(~A4)*A6*(~A2)*A1)+(A5*(~A3)*(~A4)*(~A6)*(~A2)*A1)+((~A5)*A3*A4*(~A2))+((~A5)*A3*(~A4)*A6*A2)+((~A5)*A3*(~A4)*A6*(~A2)*A1)+((~A5)*A3*(~A4)*(~A6)*(~A2)*A1)+((~A5)*(~A3)*(~A4)*A6*A2)+((~A5)*(~A3)*(~A4)*A6*(~A2)*A1)+((~A5)*(~A3)*(~A4)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X37Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4)+(A5*A6*(~A4)*A3*A2)+(A5*A6*(~A4)*A3*(~A2)*A1)+(A5*A6*(~A4)*(~A3)*(~A2)*A1)+(A5*(~A6)*A4*A2)+(A5*(~A6)*(~A4)*A3*A2)+(A5*(~A6)*(~A4)*A3*(~A2)*A1)+(A5*(~A6)*(~A4)*(~A3)*(~A2)*A1)+((~A5)*A6*A4*(~A2))+((~A5)*A6*(~A4)*A3*A2)+((~A5)*A6*(~A4)*A3*(~A2)*A1)+((~A5)*A6*(~A4)*(~A3)*(~A2)*A1)+((~A5)*(~A6)*(~A4)*A3*A2)+((~A5)*(~A6)*(~A4)*A3*(~A2)*A1)+((~A5)*(~A6)*(~A4)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X37Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A3*A1)+(A2*(~A6)*A3*(~A1)*A4)+(A2*(~A6)*(~A3)*A1*(~A4))+((~A2)*(~A6)*A3*A1)+((~A2)*(~A6)*A3*(~A1)*A4)+((~A2)*(~A6)*(~A3)*A1*(~A4)) , 
NAME: SLICE_X33Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A6*A2)+(A5*A4*(~A3)*A6*(~A2)*A1)+(A5*A4*(~A3)*(~A6)*(~A2)*A1)+(A5*(~A4)*A3*A2)+(A5*(~A4)*(~A3)*A6*A2)+(A5*(~A4)*(~A3)*A6*(~A2)*A1)+(A5*(~A4)*(~A3)*(~A6)*(~A2)*A1)+((~A5)*A4*A3*(~A2))+((~A5)*A4*(~A3)*A6*A2)+((~A5)*A4*(~A3)*A6*(~A2)*A1)+((~A5)*A4*(~A3)*(~A6)*(~A2)*A1)+((~A5)*(~A4)*(~A3)*A6*A2)+((~A5)*(~A4)*(~A3)*A6*(~A2)*A1)+((~A5)*(~A4)*(~A3)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X35Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A6*A2)+(A4*A5*(~A3)*A6*(~A2)*A1)+(A4*A5*(~A3)*(~A6)*(~A2)*A1)+(A4*(~A5)*A3*A2)+(A4*(~A5)*(~A3)*A6*A2)+(A4*(~A5)*(~A3)*A6*(~A2)*A1)+(A4*(~A5)*(~A3)*(~A6)*(~A2)*A1)+((~A4)*A5*A3*(~A2))+((~A4)*A5*(~A3)*A6*A2)+((~A4)*A5*(~A3)*A6*(~A2)*A1)+((~A4)*A5*(~A3)*(~A6)*(~A2)*A1)+((~A4)*(~A5)*(~A3)*A6*A2)+((~A4)*(~A5)*(~A3)*A6*(~A2)*A1)+((~A4)*(~A5)*(~A3)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X35Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A2)+(A4*(~A6)*A1*(~A2)*A5)+(A4*(~A6)*(~A1)*A2*(~A5))+((~A4)*(~A6)*A1*A2)+((~A4)*(~A6)*A1*(~A2)*A5)+((~A4)*(~A6)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X33Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A5*A6)+(A1*A2*(~A3)*A5*(~A6)*A4)+(A1*A2*(~A3)*(~A5)*(~A6)*A4)+(A1*(~A2)*A3*A6)+(A1*(~A2)*(~A3)*A5*A6)+(A1*(~A2)*(~A3)*A5*(~A6)*A4)+(A1*(~A2)*(~A3)*(~A5)*(~A6)*A4)+((~A1)*A2*A3*(~A6))+((~A1)*A2*(~A3)*A5*A6)+((~A1)*A2*(~A3)*A5*(~A6)*A4)+((~A1)*A2*(~A3)*(~A5)*(~A6)*A4)+((~A1)*(~A2)*(~A3)*A5*A6)+((~A1)*(~A2)*(~A3)*A5*(~A6)*A4)+((~A1)*(~A2)*(~A3)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X36Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A4*A6)+(A1*A5*(~A3)*A4*(~A6)*A2)+(A1*A5*(~A3)*(~A4)*(~A6)*A2)+(A1*(~A5)*A3*A6)+(A1*(~A5)*(~A3)*A4*A6)+(A1*(~A5)*(~A3)*A4*(~A6)*A2)+(A1*(~A5)*(~A3)*(~A4)*(~A6)*A2)+((~A1)*A5*A3*(~A6))+((~A1)*A5*(~A3)*A4*A6)+((~A1)*A5*(~A3)*A4*(~A6)*A2)+((~A1)*A5*(~A3)*(~A4)*(~A6)*A2)+((~A1)*(~A5)*(~A3)*A4*A6)+((~A1)*(~A5)*(~A3)*A4*(~A6)*A2)+((~A1)*(~A5)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X36Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3*A4)+(A1*(~A6)*A3*(~A4)*A5)+(A1*(~A6)*(~A3)*A4*(~A5))+((~A1)*(~A6)*A3*A4)+((~A1)*(~A6)*A3*(~A4)*A5)+((~A1)*(~A6)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X32Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A5*A2)+(A3*A4*(~A6)*A5*(~A2)*A1)+(A3*A4*(~A6)*(~A5)*(~A2)*A1)+(A3*(~A4)*A6*A2)+(A3*(~A4)*(~A6)*A5*A2)+(A3*(~A4)*(~A6)*A5*(~A2)*A1)+(A3*(~A4)*(~A6)*(~A5)*(~A2)*A1)+((~A3)*A4*A6*(~A2))+((~A3)*A4*(~A6)*A5*A2)+((~A3)*A4*(~A6)*A5*(~A2)*A1)+((~A3)*A4*(~A6)*(~A5)*(~A2)*A1)+((~A3)*(~A4)*(~A6)*A5*A2)+((~A3)*(~A4)*(~A6)*A5*(~A2)*A1)+((~A3)*(~A4)*(~A6)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X32Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A2*A4)+(A1*A5*(~A6)*A2*(~A4)*A3)+(A1*A5*(~A6)*(~A2)*(~A4)*A3)+(A1*(~A5)*A6*A4)+(A1*(~A5)*(~A6)*A2*A4)+(A1*(~A5)*(~A6)*A2*(~A4)*A3)+(A1*(~A5)*(~A6)*(~A2)*(~A4)*A3)+((~A1)*A5*A6*(~A4))+((~A1)*A5*(~A6)*A2*A4)+((~A1)*A5*(~A6)*A2*(~A4)*A3)+((~A1)*A5*(~A6)*(~A2)*(~A4)*A3)+((~A1)*(~A5)*(~A6)*A2*A4)+((~A1)*(~A5)*(~A6)*A2*(~A4)*A3)+((~A1)*(~A5)*(~A6)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X32Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A3*(~A2))+((~A5)*A6*(~A4)*A1*A3*(~A2)) , 
NAME: SLICE_X33Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A1*A6)+(A2*(~A4)*A1*(~A6)*A3)+(A2*(~A4)*(~A1)*A6*(~A3))+((~A2)*(~A4)*A1*A6)+((~A2)*(~A4)*A1*(~A6)*A3)+((~A2)*(~A4)*(~A1)*A6*(~A3)) , 
NAME: SLICE_X32Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A3)*A1*A4*A2)+((~A5)*A1)+((~A5)*(~A1)*(~A4)*A2)) , 
NAME: SLICE_X33Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X33Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X31Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A4*A6)+(A5*A1*(~A2)*A4*(~A6)*A3)+(A5*A1*(~A2)*(~A4)*(~A6)*A3)+(A5*(~A1)*A2*A6)+(A5*(~A1)*(~A2)*A4*A6)+(A5*(~A1)*(~A2)*A4*(~A6)*A3)+(A5*(~A1)*(~A2)*(~A4)*(~A6)*A3)+((~A5)*A1*A2*(~A6))+((~A5)*A1*(~A2)*A4*A6)+((~A5)*A1*(~A2)*A4*(~A6)*A3)+((~A5)*A1*(~A2)*(~A4)*(~A6)*A3)+((~A5)*(~A1)*(~A2)*A4*A6)+((~A5)*(~A1)*(~A2)*A4*(~A6)*A3)+((~A5)*(~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X31Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A1*A6)+(A4*A3*(~A2)*A1*(~A6)*A5)+(A4*A3*(~A2)*(~A1)*(~A6)*A5)+(A4*(~A3)*A2*A6)+(A4*(~A3)*(~A2)*A1*A6)+(A4*(~A3)*(~A2)*A1*(~A6)*A5)+(A4*(~A3)*(~A2)*(~A1)*(~A6)*A5)+((~A4)*A3*A2*(~A6))+((~A4)*A3*(~A2)*A1*A6)+((~A4)*A3*(~A2)*A1*(~A6)*A5)+((~A4)*A3*(~A2)*(~A1)*(~A6)*A5)+((~A4)*(~A3)*(~A2)*A1*A6)+((~A4)*(~A3)*(~A2)*A1*(~A6)*A5)+((~A4)*(~A3)*(~A2)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X31Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y94/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X37Y94/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X36Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y96/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X39Y96/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X36Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X36Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X36Y96/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X36Y96/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X36Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y98/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X37Y98/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X33Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y103/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X35Y103/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X33Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y104/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X36Y104/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X32Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X32Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X32Y101/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X32Y101/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X32Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X32Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X31Y100/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X31Y100/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X33Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A1)+(A3*(~A4)*(~A1)*(~A6))+((~A3)*(~A4)*A1)+((~A3)*(~A4)*(~A1)*(~A6)) , 
NAME: SLICE_X33Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A5)+((~A2)*(~A6)*A1*A5) , 
NAME: SLICE_X33Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1*A3)+((~A4)*(~A2)*A1*A3) , 
NAME: SLICE_X36Y94/C5LUT, 
TYPE: LUT5, 

SLICE_X38Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5*A1)+((~A4)*(~A3)*A5*A1) , 
NAME: SLICE_X38Y95/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X32Y98/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4*A5)+((~A1)*(~A2)*A4*A5) , 
NAME: SLICE_X32Y98/B5LUT, 
TYPE: LUT5, 

SLICE_X33Y98/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1*A2)+((~A4)*(~A5)*A1*A2) , 
NAME: SLICE_X33Y98/B5LUT, 
TYPE: LUT5, 

SLICE_X34Y98/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5*A3)+((~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X34Y98/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X35Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A5)*(~A4)*A6*(~A2))+((~A3)*A1*A5*A4*A6*(~A2))+((~A3)*(~A1)*A5*(~A4)*A6*(~A2)) , 
NAME: SLICE_X35Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1*A3)+((~A4)*(~A5)*A1*A3) , 
NAME: SLICE_X34Y97/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X35Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A6)+(A1*(~A4)*A6)+((~A1)*A3*A5*A6)+((~A1)*(~A3)*A2*A4*A5*A6)+((~A1)*(~A3)*A2*(~A4)*A6)+((~A1)*(~A3)*(~A2)*A5*A6) , 
NAME: SLICE_X35Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X32Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X34Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A2)+(A4*A5*(~A2)*A3)+(A4*(~A5)*(~A2)*A3)+((~A4)*(~A2)*A3)) , 
NAME: SLICE_X34Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A2)+(A1*(~A6)*A4*A3)+(A1*(~A6)*A4*(~A3)*A2)+(A1*(~A6)*(~A4)*(~A3)*A2)+((~A1)*A6*A4*(~A3)*A2)+((~A1)*A6*(~A4)*A3)+((~A1)*A6*(~A4)*(~A3)*A2)+((~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X34Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y92/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3)+(A4*A1*(~A3)*A2)+(A4*(~A1)*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X34Y92/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X33Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A4)*(~A3)*A6*(~A1)*(~A2)) , 
NAME: SLICE_X33Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X34Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X30Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A2*A3)+(A6*A5*A1*(~A2)*A4*A3)+(A6*A5*A1*(~A2)*(~A4))+(A6*A5*(~A1)*A3)+(A6*(~A5)*A3)+((~A6)*A5*A1*A2*A3)+((~A6)*A5*A1*(~A2)*A4*A3)+((~A6)*A5*(~A1)*A3)+((~A6)*(~A5)*A3) , 
NAME: SLICE_X30Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X29Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A4*A6*(~A3))+((~A2)*(~A1)*A4*A6*(~A3)) , 
NAME: SLICE_X29Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A6)*(~A2))+(A1*(~A3)*A5*A2)+(A1*(~A3)*(~A5)*(~A6)*A2)+(A1*(~A3)*(~A5)*(~A6)*(~A2)*A4)+((~A1)*(~A3)*A5*A2)+((~A1)*(~A3)*(~A5)*(~A6)*A2)+((~A1)*(~A3)*(~A5)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X31Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X28Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A4*A2)+(A1*A5*(~A6)*A3*A4*A2) , 
NAME: SLICE_X28Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*A2*(~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X31Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4)+(A2*A3*(~A6)*A1*A4)+(A2*A3*(~A6)*(~A1))+(A2*(~A3)*A5*A6*A4)+(A2*(~A3)*A5*(~A6)*A1*A4)+(A2*(~A3)*A5*(~A6)*(~A1))+(A2*(~A3)*(~A5)*A1*A4)+(A2*(~A3)*(~A5)*(~A1))+((~A2)) , 
NAME: SLICE_X31Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A3)+(A1*(~A5)*A4*A6)+(A1*(~A5)*A4*(~A6)*A3)+(A1*(~A5)*(~A4)*(~A6)*A3)+((~A1)*A5*(~A6)*A3)+((~A1)*(~A5)*A4*A6)+((~A1)*(~A5)*A4*(~A6)*A3)+((~A1)*(~A5)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X30Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A4*(~A3))+(A2*(~A6)*A1*(~A4))+(A2*(~A6)*(~A1))+((~A2)) , 
NAME: SLICE_X30Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A5)+(A4*A3*(~A5)*A2*(~A1))+(A4*(~A3)*A5*A1)+(A4*(~A3)*(~A5)*A2*(~A1))+((~A4)*A3*A5*(~A1))+((~A4)*A3*(~A5)*A2*(~A1))+((~A4)*(~A3)*(~A5)*A2*(~A1)) , 
NAME: SLICE_X38Y100/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X30Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A6)+(A4*(~A1)*A2*A5*A3)+(A4*(~A1)*A2*A5*(~A3)*A6)+(A4*(~A1)*A2*(~A5)*(~A3)*A6)+(A4*(~A1)*(~A2)*(~A3)*A6)+((~A4)*A1*(~A3)*A6)+((~A4)*(~A1)*A2*A5*A3)+((~A4)*(~A1)*A2*A5*(~A3)*A6)+((~A4)*(~A1)*A2*(~A5)*(~A3)*A6)+((~A4)*(~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X30Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*(~A4)*(~A6)*(~A1))+(A3*(~A5)*A2*(~A4)*(~A6)*(~A1))+((~A3)*(~A5)*A2*(~A4)*(~A6)*(~A1)) , 
NAME: SLICE_X30Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4*A5*A6)+(A1*A3*A2*(~A4)*A5)+(A1*A3*A2*(~A4)*(~A5)*A6)+(A1*A3*(~A2)*(~A4))+(A1*(~A3)*A2*A4*A5*A6)+(A1*(~A3)*A2*(~A4)*(~A5)*A6)+(A1*(~A3)*(~A2)*(~A4))+((~A1)*A3*A2*A4*A5*A6)+((~A1)*A3*A2*(~A4)*A5)+((~A1)*A3*A2*(~A4)*(~A5)*A6)+((~A1)*(~A3)*A2*A4*A5*A6)+((~A1)*(~A3)*A2*(~A4)*(~A5)*A6) , 
NAME: SLICE_X30Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A6)+(A5*A1*(~A4))+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A4*A6)+(A5*(~A1)*(~A2)*(~A4))+((~A5)*A4*A6)+((~A5)*(~A4)*A3)+((~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X36Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X30Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4*A5*(~A6))+(A1*A3*A2*A4*(~A5)*A6)+(A1*A3*A2*(~A4)*A6)+(A1*A3*(~A2)*A6)+(A1*(~A3)*A6)+((~A1)*A6) , 
NAME: SLICE_X30Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A6*(~A3)*A2)+(A4*A1*A5*(~A6)*A3)+(A4*A1*A5*(~A6)*(~A3)*A2)+(A4*A1*(~A5)*A3)+(A4*A1*(~A5)*(~A3)*A2)+(A4*(~A1)*A5*A6*(~A3)*A2)+(A4*(~A1)*A5*(~A6)*A3)+(A4*(~A1)*A5*(~A6)*(~A3)*A2)+(A4*(~A1)*(~A5)*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X38Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*A4*(~A5))+((~A2)*A3*(~A4)*A1*A6*(~A5))+((~A2)*A3*(~A4)*(~A1)*(~A5))+((~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X30Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X33Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X43Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X43Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X30Y92/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X30Y92/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X32Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1) , 
NAME: SLICE_X32Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2) , 
NAME: SLICE_X32Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1) , 
NAME: SLICE_X32Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X32Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1) , 
NAME: SLICE_X32Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X33Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1) , 
NAME: SLICE_X33Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3) , 
NAME: SLICE_X32Y104/B5LUT, 
TYPE: LUT5, 

SLICE_X32Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*A1*(~A4)*A3)+(A2*(~A1)*A6*(~A4)*A3)+(A2*(~A1)*(~A6)*A4)+(A2*(~A1)*(~A6)*(~A4)*A3)+((~A2)*A1*(~A4)*A3)+((~A2)*(~A1)*A6*(~A4)*A3)+((~A2)*(~A1)*(~A6)*A4)+((~A2)*(~A1)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X32Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A5)*A3*(~A4))+((~A1)*A6*A2*A5*(~A3)*(~A4))+((~A1)*A6*A2*(~A5)*A3*(~A4)) , 
NAME: SLICE_X32Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X34Y104/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X32Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1)) , 
NAME: SLICE_X32Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X32Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X32Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X32Y104/A5LUT, 
TYPE: LUT5, 

SLICE_X33Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*(~A5)*A1)) , 
NAME: SLICE_X33Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X33Y104/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)) , 
NAME: SLICE_X31Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1)) , 
NAME: SLICE_X32Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*(~A3)*A4*(~A6)*A1)+((~A2)*A5*(~A3)*A4*A6*(~A1)) , 
NAME: SLICE_X31Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X32Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X32Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X32Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X33Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X33Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X32Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X32Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A4)+(A5*A3*(~A1)*A2*(~A6)*A4)+(A5*A3*(~A1)*(~A2)*A4)+(A5*(~A3)*A1*A4)+(A5*(~A3)*(~A1)*A2*A6)+(A5*(~A3)*(~A1)*A2*(~A6)*A4)+(A5*(~A3)*(~A1)*(~A2)*A4)+((~A5)*A1*A4)+((~A5)*(~A1)*A2*(~A6)*A4)+((~A5)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X37Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A6))+(A1*(~A2)*A6*A4)+((~A1)*A5*A3*A2*(~A6))+((~A1)*A5*A3*(~A2)*A6*A4)+((~A1)*A5*(~A3)*(~A2)*A6*A4)+((~A1)*(~A5)*(~A2)*A6*A4) , 
NAME: SLICE_X37Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*(~A4)*A1*A3) , 
NAME: SLICE_X38Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A2*A4*A5*A6*A3)+((~A1)*A2*A4*A5*(~A6))+((~A1)*A2*A4*(~A5)*(~A6)*A3)+((~A1)*A2*(~A4)*A5*A3)+((~A1)*A2*(~A4)*(~A5)*(~A6)*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X36Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A2) , 
NAME: SLICE_X36Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X44Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A5)) , 
NAME: SLICE_X44Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X36Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*A2*(~A3)*A5*A6) , 
NAME: SLICE_X36Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3))+((~A5)) , 
NAME: SLICE_X40Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X33Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A3))+((~A4)) , 
NAME: SLICE_X33Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X36Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4*A1*A2)+(A6*A3*A5*A4*(~A1))+(A6*A3*A5*(~A4)*A1*A2)+(A6*A3*A5*(~A4)*(~A1)*(~A2))+(A6*A3*(~A5)*A4*(~A2))+(A6*A3*(~A5)*(~A4)*A1*A2)+(A6*A3*(~A5)*(~A4)*(~A1)*(~A2))+(A6*(~A3)*A5*A4*A2)+(A6*(~A3)*A5*(~A4)*A1*A2)+(A6*(~A3)*(~A5)*A4*A1*(~A2))+(A6*(~A3)*(~A5)*(~A4)*(~A1)*(~A2))+((~A6)*A3*A5*A4*(~A2))+((~A6)*A3*A5*(~A4)*(~A1)*A2)+((~A6)*A3*(~A5)*(~A4)*(~A2))+((~A6)*(~A3)*A5*A4*A1*A2)+((~A6)*(~A3)*A5*(~A4)*A1*(~A2))+((~A6)*(~A3)*A5*(~A4)*(~A1)*A2)+((~A6)*(~A3)*(~A5)*A4*A1*(~A2))+((~A6)*(~A3)*(~A5)*A4*(~A1)*A2)+((~A6)*(~A3)*(~A5)*(~A4)*A1*(~A2)) , 
NAME: SLICE_X39Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X30Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A2)+(A5*A6*A3*(~A2)*(~A4))+(A5*(~A6)*(~A3)*A1) , 
NAME: SLICE_X30Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A2*A6*(~A4))+(A5*A3*A1*(~A2)*A6*(~A4))+(A5*A3*A1*(~A2)*(~A6)*A4)+(A5*A3*(~A1)*A2)+(A5*A3*(~A1)*(~A2)*A6)+(A5*(~A3)*A1*A2*A6)+(A5*(~A3)*A1*A2*(~A6)*(~A4))+(A5*(~A3)*A1*(~A2)*A6*(~A4))+(A5*(~A3)*A1*(~A2)*(~A6)*A4)+(A5*(~A3)*(~A1)*A2*(~A6))+(A5*(~A3)*(~A1)*(~A2)*A6)+(A5*(~A3)*(~A1)*(~A2)*(~A6)*A4)+((~A5)*A3*A1*A2*A4)+((~A5)*A3*A1*(~A2)*A6*A4)+((~A5)*A3*A1*(~A2)*(~A6)*(~A4))+((~A5)*A3*(~A1)*A2)+((~A5)*A3*(~A1)*(~A2)*A6)+((~A5)*A3*(~A1)*(~A2)*(~A6)*A4)+((~A5)*(~A3)*A1*A2*A6*(~A4))+((~A5)*(~A3)*A1*A2*(~A6))+((~A5)*(~A3)*A1*(~A2)*A6*A4)+((~A5)*(~A3)*A1*(~A2)*(~A6)*(~A4))+((~A5)*(~A3)*(~A1)*A2*A6*A4)+((~A5)*(~A3)*(~A1)*A2*(~A6)*(~A4))+((~A5)*(~A3)*(~A1)*(~A2)*A6*A4) , 
NAME: SLICE_X35Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y87/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A1*(~A5))+(A2*A3*A6*(~A1)*A5*A4)+(A2*A3*(~A6)*A1*A5)+(A2*A3*(~A6)*A1*(~A5)*A4)+(A2*A3*(~A6)*(~A1)*A5*(~A4))+(A2*A3*(~A6)*(~A1)*(~A5)*A4)+(A2*(~A3)*A6*A1*A5)+(A2*(~A3)*A6*A1*(~A5)*(~A4))+(A2*(~A3)*A6*(~A1)*(~A5)*A4)+(A2*(~A3)*(~A6)*A5*A4)+((~A2)*A3*A6*A5*A4)+((~A2)*A3*(~A6)*A1*A4)+((~A2)*A3*(~A6)*(~A1)*A5)+((~A2)*A3*(~A6)*(~A1)*(~A5)*(~A4))+((~A2)*(~A3)*A6*A1*A5)+((~A2)*(~A3)*A6*A1*(~A5)*(~A4))+((~A2)*(~A3)*A6*(~A1)*A5*A4)+((~A2)*(~A3)*(~A6)*A1*A5*(~A4))+((~A2)*(~A3)*(~A6)*A1*(~A5)*A4) , 
NAME: SLICE_X35Y87/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4*(~A1))+(A6*A3*A5*(~A4)*A1*A2)+(A6*A3*A5*(~A4)*(~A1)*(~A2))+(A6*A3*(~A5)*A4*A1*(~A2))+(A6*A3*(~A5)*A4*(~A1))+(A6*A3*(~A5)*(~A4)*A1*(~A2))+(A6*A3*(~A5)*(~A4)*(~A1)*A2)+(A6*(~A3)*A5*A4*(~A2))+(A6*(~A3)*A5*(~A4)*A1*A2)+(A6*(~A3)*A5*(~A4)*(~A1))+(A6*(~A3)*(~A5)*A4*(~A1)*(~A2))+(A6*(~A3)*(~A5)*(~A4)*A1*A2)+((~A6)*A3*A5*A1*A2)+((~A6)*A3*(~A5)*A4*(~A1)*A2)+((~A6)*A3*(~A5)*(~A4)*A1)+((~A6)*A3*(~A5)*(~A4)*(~A1)*(~A2))+((~A6)*(~A3)*A5*A4*A1*(~A2))+((~A6)*(~A3)*A5*A4*(~A1))+((~A6)*(~A3)*(~A5)*A4*A1*(~A2)) , 
NAME: SLICE_X39Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A2*(~A1))+(A6*A3*A5*(~A2)*A4*(~A1))+(A6*A3*A5*(~A2)*(~A4)*A1)+(A6*A3*(~A5)*A2*A4*(~A1))+(A6*(~A3)*A5*(~A2)*A4)+(A6*(~A3)*(~A5)*A2*(~A4)*A1)+(A6*(~A3)*(~A5)*(~A2)*A4*(~A1))+(A6*(~A3)*(~A5)*(~A2)*(~A4)*A1)+((~A6)*A3*A5*A2*(~A4)*A1)+((~A6)*A3*A5*(~A2)*(~A4)*(~A1))+((~A6)*A3*(~A5)*A2*(~A1))+((~A6)*A3*(~A5)*(~A2)*A4*(~A1))+((~A6)*A3*(~A5)*(~A2)*(~A4))+((~A6)*(~A3)*A5*A2*(~A4)*(~A1))+((~A6)*(~A3)*A5*(~A2)*A4*A1)+((~A6)*(~A3)*A5*(~A2)*(~A4)*(~A1))+((~A6)*(~A3)*(~A5)*A2)+((~A6)*(~A3)*(~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X35Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3)*(~A4)*A2*A1)+(A5*(~A6)*A3*A4*A1)+(A5*(~A6)*(~A3)*A4*A2*A1)+((~A5)*A6*A3*(~A4)*A2*(~A1))+((~A5)*A6*(~A3)*A4*A2*A1)+((~A5)*(~A6)*A3*A4*A2*A1)+((~A5)*(~A6)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X36Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A1*A2*A3)+(A4*A6*A5*A1*(~A2))+(A4*A6*A5*(~A1)*A3)+(A4*A6*(~A5)*A2*A3)+(A4*A6*(~A5)*(~A2))+(A4*(~A6)*A5*A1*A2*A3)+(A4*(~A6)*A5*A1*(~A2))+(A4*(~A6)*A5*(~A1)*A3)+(A4*(~A6)*(~A5)*A3)+((~A4)*A6*A5*A1*A2*A3)+((~A4)*A6*A5*(~A1)*A3)+((~A4)*A6*(~A5)*A2*A3)+((~A4)*(~A6)*A5*A1*A2*A3)+((~A4)*(~A6)*A5*(~A1)*A3)+((~A4)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X38Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*(~A5))+(A4*(~A1)*A3*A2)+(A4*(~A1)*A3*(~A2)*A6)+(A4*(~A1)*(~A3)*(~A2)*A6)+((~A4)*A1*A3*A5)+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*A3*(~A2)*A6)+((~A4)*(~A1)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X38Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*(~A3)*A5*A6*(~A2))+((~A1)*(~A4)*A3*A5*(~A2))+((~A1)*(~A4)*(~A3)*A5*A6*(~A2)) , 
NAME: SLICE_X38Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*A3*(~A1)*(~A2))+(A6*(~A5)*(~A3)*A1*(~A4)*(~A2))+((~A6)*(~A5)*(~A3)*A1*(~A4)*(~A2)) , 
NAME: SLICE_X38Y91/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X37Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X38Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A4)+(A3*A1*(~A4)*A5)+(A3*(~A1)*(~A4)*A5)+((~A3)*(~A4)*A5)) , 
NAME: SLICE_X37Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A4*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X36Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X37Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X36Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*A3*A5*A6*(~A4)) , 
NAME: SLICE_X36Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A3)) , 
NAME: SLICE_X36Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X45Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A3)) , 
NAME: SLICE_X45Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X35Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X34Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X34Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X34Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X39Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*(~A5)*A3)+(A4*A1*(~A2)*A6*A5)+(A4*A1*(~A2)*A6*(~A5)*A3)+(A4*A1*(~A2)*(~A6)*(~A5)*A3)+(A4*(~A1)*A2*A5)+(A4*(~A1)*A2*(~A5)*A3)+(A4*(~A1)*(~A2)*A6*A5)+(A4*(~A1)*(~A2)*A6*(~A5)*A3)+(A4*(~A1)*(~A2)*(~A6)*(~A5)*A3)+((~A4)*A1*A2*A5)+((~A4)*A1*A2*(~A5)*A3)+((~A4)*A1*(~A2)*A6*A5)+((~A4)*A1*(~A2)*A6*(~A5)*A3)+((~A4)*A1*(~A2)*(~A6)*(~A5)*A3)+((~A4)*(~A1)*A2*(~A5)*A3)+((~A4)*(~A1)*(~A2)*A6*A5)+((~A4)*(~A1)*(~A2)*A6*(~A5)*A3)+((~A4)*(~A1)*(~A2)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X39Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A2*A1)+(A3*A5*(~A2)*(~A1))+(A3*(~A5)*A2*(~A1))+(A3*(~A5)*(~A2)*A1)+((~A3)*A5*A2*(~A1))+((~A3)*A5*(~A2)*A1)+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*(~A2)*(~A1))) , 
NAME: SLICE_X39Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y96/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A1*(~A4))+(A2*A3*(~A1)*A4)+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*(~A4))+((~A2)*A3*A1*A4)+((~A2)*A3*(~A1)*(~A4))+((~A2)*(~A3)*A1*(~A4))+((~A2)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X34Y96/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X36Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*(~A1)*A5*(~A4))+(A6*(~A2)*(~A1)*A5*(~A4))+((~A6)*(~A2)*A3*A1*A5*(~A4)) , 
NAME: SLICE_X36Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*A4*A3)+((~A5)*A1*(~A4)*(~A2)*A3)+((~A5)*(~A1)*(~A2)*A3)) , 
NAME: SLICE_X31Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A5)+((~A1)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X46Y93/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X46Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A5)+(A4*A3*(~A6)*A1*(~A5))+(A4*(~A3)*A6)+(A4*(~A3)*(~A6)*A1)+(A4*(~A3)*(~A6)*(~A1)*A5)+((~A4)*A3*(~A6)*A1*(~A5))+((~A4)*(~A3)*A6*(~A5))+((~A4)*(~A3)*(~A6)*A1)+((~A4)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X46Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*(~A5))+((~A4)*A3*A6*A1)+((~A4)*A3*A6*(~A1)*(~A5))+((~A4)*A3*(~A6)*A2*A1)+((~A4)*A3*(~A6)*A2*(~A1)*(~A5))+((~A4)*A3*(~A6)*(~A2)*(~A1)*(~A5))+((~A4)*(~A3)*A6*(~A1)*(~A5))+((~A4)*(~A3)*(~A6)*A2*A1)+((~A4)*(~A3)*(~A6)*A2*(~A1)*(~A5))+((~A4)*(~A3)*(~A6)*(~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X46Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A3))+((~A5)*A4*A2*A1)+((~A5)*A4*A2*(~A1)*(~A3))+((~A5)*A4*(~A2)*(~A3))+((~A5)*(~A4)*A2*(~A1)*(~A3))+((~A5)*(~A4)*(~A2)*(~A3))) , 
NAME: SLICE_X46Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*A6*A5)+((~A2)*A6*(~A5)*A3*A4)+((~A2)*A6*(~A5)*A3*(~A4)*A1)+((~A2)*A6*(~A5)*(~A3)*A4*(~A1))+((~A2)*(~A6)*(~A5)*A3*A4)+((~A2)*(~A6)*(~A5)*A3*(~A4)*A1)+((~A2)*(~A6)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X50Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*(~A2)*A5)+(A1*A4*(~A6)*A2)+(A1*A4*(~A6)*(~A2)*A5)+(A1*(~A4)*A3*A6*A2)+(A1*(~A4)*A3*A6*(~A2)*A5)+(A1*(~A4)*A3*(~A6)*A5)+(A1*(~A4)*(~A3)*A6*(~A2)*A5)+(A1*(~A4)*(~A3)*(~A6)*A5)+((~A1)*A4*(~A2)*A5)+((~A1)*(~A4)*A3*A6*A2)+((~A1)*(~A4)*A3*A6*(~A2)*A5)+((~A1)*(~A4)*A3*(~A6)*A5)+((~A1)*(~A4)*(~A3)*A6*(~A2)*A5)+((~A1)*(~A4)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X51Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*A1*A5*A6)+((~A3)*A1*A5*(~A6)*A2)+((~A3)*A1*(~A5)*A4*A6)+((~A3)*A1*(~A5)*A4*(~A6)*A2)+((~A3)*A1*(~A5)*(~A4)*(~A6)*A2)+((~A3)*(~A1)*A5*(~A6)*A2)+((~A3)*(~A1)*(~A5)*A4*A6)+((~A3)*(~A1)*(~A5)*A4*(~A6)*A2)+((~A3)*(~A1)*(~A5)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X50Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5)) , 
NAME: SLICE_X51Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A4)+(A3*A1*A5*(~A4)*A6)+(A3*A1*A5*(~A4)*(~A6)*A2)+(A3*A1*(~A5)*A2)+(A3*(~A1)*A5*A4*A6)+(A3*(~A1)*A5*(~A4)*A6)+(A3*(~A1)*A5*(~A4)*(~A6)*A2)+(A3*(~A1)*(~A5)*A2)+((~A3)*A1*A5*A4*(~A6))+((~A3)*A1*A5*(~A4)*(~A6)*A2)+((~A3)*A1*(~A5)*A2)+((~A3)*(~A1)*A5*(~A4)*(~A6)*A2)+((~A3)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X51Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*A2*A6)+((~A5)*A2*(~A6)*A3*A4)+((~A5)*A2*(~A6)*A3*(~A4)*A1)+((~A5)*A2*(~A6)*(~A3)*A4*(~A1))+((~A5)*(~A2)*(~A6)*A3*A4)+((~A5)*(~A2)*(~A6)*A3*(~A4)*A1)+((~A5)*(~A2)*(~A6)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X46Y106/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*(~A2)*A6)+(A3*A1*(~A4)*A2)+(A3*A1*(~A4)*(~A2)*A6)+(A3*(~A1)*A5*A4*A2)+(A3*(~A1)*A5*A4*(~A2)*A6)+(A3*(~A1)*A5*(~A4)*A6)+(A3*(~A1)*(~A5)*A4*(~A2)*A6)+(A3*(~A1)*(~A5)*(~A4)*A6)+((~A3)*A1*(~A2)*A6)+((~A3)*(~A1)*A5*A4*A2)+((~A3)*(~A1)*A5*A4*(~A2)*A6)+((~A3)*(~A1)*A5*(~A4)*A6)+((~A3)*(~A1)*(~A5)*A4*(~A2)*A6)+((~A3)*(~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X46Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*A3*A1*A2)+((~A6)*A3*A1*(~A2)*A5)+((~A6)*A3*(~A1)*A4*A2)+((~A6)*A3*(~A1)*A4*(~A2)*A5)+((~A6)*A3*(~A1)*(~A4)*(~A2)*A5)+((~A6)*(~A3)*A1*(~A2)*A5)+((~A6)*(~A3)*(~A1)*A4*A2)+((~A6)*(~A3)*(~A1)*A4*(~A2)*A5)+((~A6)*(~A3)*(~A1)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X46Y106/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*(~A2)*A5)) , 
NAME: SLICE_X46Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A2)+(A5*A1*A3*(~A2)*A6)+(A5*A1*A3*(~A2)*(~A6)*A4)+(A5*A1*(~A3)*A4)+(A5*(~A1)*A3*A2*A6)+(A5*(~A1)*A3*(~A2)*A6)+(A5*(~A1)*A3*(~A2)*(~A6)*A4)+(A5*(~A1)*(~A3)*A4)+((~A5)*A1*A3*A2*(~A6))+((~A5)*A1*A3*(~A2)*(~A6)*A4)+((~A5)*A1*(~A3)*A4)+((~A5)*(~A1)*A3*(~A2)*(~A6)*A4)+((~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X48Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*A6*A3)+((~A2)*A6*(~A3)*A5*A1)+((~A2)*A6*(~A3)*A5*(~A1)*A4)+((~A2)*A6*(~A3)*(~A5)*A1*(~A4))+((~A2)*(~A6)*(~A3)*A5*A1)+((~A2)*(~A6)*(~A3)*A5*(~A1)*A4)+((~A2)*(~A6)*(~A3)*(~A5)*A1*(~A4)) , 
NAME: SLICE_X49Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*(~A6)*A1)+(A4*A5*(~A2)*A6)+(A4*A5*(~A2)*(~A6)*A1)+(A4*(~A5)*A3*A2*A6)+(A4*(~A5)*A3*A2*(~A6)*A1)+(A4*(~A5)*A3*(~A2)*A1)+(A4*(~A5)*(~A3)*A2*(~A6)*A1)+(A4*(~A5)*(~A3)*(~A2)*A1)+((~A4)*A5*(~A6)*A1)+((~A4)*(~A5)*A3*A2*A6)+((~A4)*(~A5)*A3*A2*(~A6)*A1)+((~A4)*(~A5)*A3*(~A2)*A1)+((~A4)*(~A5)*(~A3)*A2*(~A6)*A1)+((~A4)*(~A5)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X50Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*A6*A3*A1)+((~A4)*A6*A3*(~A1)*A2)+((~A4)*A6*(~A3)*A5*A1)+((~A4)*A6*(~A3)*A5*(~A1)*A2)+((~A4)*A6*(~A3)*(~A5)*(~A1)*A2)+((~A4)*(~A6)*A3*(~A1)*A2)+((~A4)*(~A6)*(~A3)*A5*A1)+((~A4)*(~A6)*(~A3)*A5*(~A1)*A2)+((~A4)*(~A6)*(~A3)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X50Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2)) , 
NAME: SLICE_X49Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A5)+(A1*A2*A3*(~A5)*A6)+(A1*A2*A3*(~A5)*(~A6)*A4)+(A1*A2*(~A3)*A4)+(A1*(~A2)*A3*A5*A6)+(A1*(~A2)*A3*(~A5)*A6)+(A1*(~A2)*A3*(~A5)*(~A6)*A4)+(A1*(~A2)*(~A3)*A4)+((~A1)*A2*A3*A5*(~A6))+((~A1)*A2*A3*(~A5)*(~A6)*A4)+((~A1)*A2*(~A3)*A4)+((~A1)*(~A2)*A3*(~A5)*(~A6)*A4)+((~A1)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X48Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A5*A6)+((~A3)*A5*(~A6)*A2*A4)+((~A3)*A5*(~A6)*A2*(~A4)*A1)+((~A3)*A5*(~A6)*(~A2)*A4*(~A1))+((~A3)*(~A5)*(~A6)*A2*A4)+((~A3)*(~A5)*(~A6)*A2*(~A4)*A1)+((~A3)*(~A5)*(~A6)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X50Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*(~A5)*A1)+(A2*A3*(~A6)*A5)+(A2*A3*(~A6)*(~A5)*A1)+(A2*(~A3)*A4*A6*A5)+(A2*(~A3)*A4*A6*(~A5)*A1)+(A2*(~A3)*A4*(~A6)*A1)+(A2*(~A3)*(~A4)*A6*(~A5)*A1)+(A2*(~A3)*(~A4)*(~A6)*A1)+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A4*A6*A5)+((~A2)*(~A3)*A4*A6*(~A5)*A1)+((~A2)*(~A3)*A4*(~A6)*A1)+((~A2)*(~A3)*(~A4)*A6*(~A5)*A1)+((~A2)*(~A3)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X49Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A1*A5*A4)+((~A3)*A1*A5*(~A4)*A6)+((~A3)*A1*(~A5)*A2*A4)+((~A3)*A1*(~A5)*A2*(~A4)*A6)+((~A3)*A1*(~A5)*(~A2)*(~A4)*A6)+((~A3)*(~A1)*A5*(~A4)*A6)+((~A3)*(~A1)*(~A5)*A2*A4)+((~A3)*(~A1)*(~A5)*A2*(~A4)*A6)+((~A3)*(~A1)*(~A5)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X50Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X49Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A6)+(A1*A4*A2*(~A6)*A5)+(A1*A4*A2*(~A6)*(~A5)*A3)+(A1*A4*(~A2)*A3)+(A1*(~A4)*A2*A6*A5)+(A1*(~A4)*A2*(~A6)*A5)+(A1*(~A4)*A2*(~A6)*(~A5)*A3)+(A1*(~A4)*(~A2)*A3)+((~A1)*A4*A2*A6*(~A5))+((~A1)*A4*A2*(~A6)*(~A5)*A3)+((~A1)*A4*(~A2)*A3)+((~A1)*(~A4)*A2*(~A6)*(~A5)*A3)+((~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X50Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*A1*A2)+((~A3)*A1*(~A2)*A4*A6)+((~A3)*A1*(~A2)*A4*(~A6)*A5)+((~A3)*A1*(~A2)*(~A4)*A6*(~A5))+((~A3)*(~A1)*(~A2)*A4*A6)+((~A3)*(~A1)*(~A2)*A4*(~A6)*A5)+((~A3)*(~A1)*(~A2)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X48Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A5)*A2)+(A6*A3*(~A4)*A5)+(A6*A3*(~A4)*(~A5)*A2)+(A6*(~A3)*A1*A4*A5)+(A6*(~A3)*A1*A4*(~A5)*A2)+(A6*(~A3)*A1*(~A4)*A2)+(A6*(~A3)*(~A1)*A4*(~A5)*A2)+(A6*(~A3)*(~A1)*(~A4)*A2)+((~A6)*A3*(~A5)*A2)+((~A6)*(~A3)*A1*A4*A5)+((~A6)*(~A3)*A1*A4*(~A5)*A2)+((~A6)*(~A3)*A1*(~A4)*A2)+((~A6)*(~A3)*(~A1)*A4*(~A5)*A2)+((~A6)*(~A3)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X48Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A4*A2*A6)+((~A1)*A4*A2*(~A6)*A5)+((~A1)*A4*(~A2)*A3*A6)+((~A1)*A4*(~A2)*A3*(~A6)*A5)+((~A1)*A4*(~A2)*(~A3)*(~A6)*A5)+((~A1)*(~A4)*A2*(~A6)*A5)+((~A1)*(~A4)*(~A2)*A3*A6)+((~A1)*(~A4)*(~A2)*A3*(~A6)*A5)+((~A1)*(~A4)*(~A2)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X48Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1)) , 
NAME: SLICE_X49Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A6)+(A2*A5*A1*(~A6)*A4)+(A2*A5*A1*(~A6)*(~A4)*A3)+(A2*A5*(~A1)*A3)+(A2*(~A5)*A1*A6*A4)+(A2*(~A5)*A1*(~A6)*A4)+(A2*(~A5)*A1*(~A6)*(~A4)*A3)+(A2*(~A5)*(~A1)*A3)+((~A2)*A5*A1*A6*(~A4))+((~A2)*A5*A1*(~A6)*(~A4)*A3)+((~A2)*A5*(~A1)*A3)+((~A2)*(~A5)*A1*(~A6)*(~A4)*A3)+((~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X48Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A6)+(A5*A2*(~A3)*(~A6))+(A5*(~A2)*A4*A3*A6)+(A5*(~A2)*A4*(~A3)*(~A6))+(A5*(~A2)*(~A4)*A1*A3*A6)+(A5*(~A2)*(~A4)*A1*(~A3)*(~A6))+(A5*(~A2)*(~A4)*(~A1)*A3)+(A5*(~A2)*(~A4)*(~A1)*(~A3)*(~A6))+((~A5)*A2*A4*(~A3)*A6)+((~A5)*A2*(~A4)*A1*(~A3)*A6)+((~A5)*A2*(~A4)*(~A1)*A3)+((~A5)*A2*(~A4)*(~A1)*(~A3)*A6)+((~A5)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X44Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)+((~A5)*(~A2)*A4)) , 
NAME: SLICE_X49Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A2)+(A4*A3*A1*(~A2)*(~A6))+(A4*A3*(~A1)*A2)+(A4*(~A3)*A2)+((~A4)*(~A3)*A5*A1*(~A2)*A6) , 
NAME: SLICE_X47Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X48Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A4)+(A2*A5*A3*(~A4)*A6)+(A2*A5*A3*(~A4)*(~A6)*A1)+(A2*A5*(~A3)*A1)+(A2*(~A5)*A3*A4*A6)+(A2*(~A5)*A3*(~A4)*A6)+(A2*(~A5)*A3*(~A4)*(~A6)*A1)+(A2*(~A5)*(~A3)*A1)+((~A2)*A5*A3*A4*(~A6))+((~A2)*A5*A3*(~A4)*(~A6)*A1)+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A3*(~A4)*(~A6)*A1)+((~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X49Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*(~A4)) , 
NAME: SLICE_X39Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X49Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+((~A2)*A1*A4)+((~A2)*A1*(~A4)*A5*A6)+((~A2)*A1*(~A4)*A5*(~A6)*A3)+((~A2)*A1*(~A4)*(~A5)*A6*(~A3))+((~A2)*(~A1)*(~A4)*A5*A6)+((~A2)*(~A1)*(~A4)*A5*(~A6)*A3)+((~A2)*(~A1)*(~A4)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X49Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*A4*A6)+(A1*(~A3)*A4*(~A6)*A2)+(A1*(~A3)*A4*(~A6)*(~A2)*(~A5))+(A1*(~A3)*(~A4))+((~A1)*A3*A4*A6*A2)+((~A1)*A3*A4*A6*(~A2)*(~A5))+((~A1)*A3*A4*(~A6))+((~A1)*A3*(~A4)*A2)+((~A1)*A3*(~A4)*(~A2)*(~A5))+((~A1)*(~A3)*A4*A6)+((~A1)*(~A3)*A4*(~A6)*A2)+((~A1)*(~A3)*A4*(~A6)*(~A2)*(~A5))+((~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X50Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A5*A1*(~A2))+(A4*(~A6)*A5*(~A1)*A3*(~A2))+(A4*(~A6)*(~A5)*A3*(~A2)) , 
NAME: SLICE_X41Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A3*(~A2)*(~A4)*A6)+((~A1)*(~A3)*A2*A4*(~A6)) , 
NAME: SLICE_X41Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*(~A5)*A3)+(A2*A1*(~A4)*A5)+(A2*A1*(~A4)*(~A5)*A3)+(A2*(~A1)*A6*A4*A5)+(A2*(~A1)*A6*A4*(~A5)*A3)+(A2*(~A1)*A6*(~A4)*A3)+(A2*(~A1)*(~A6)*A4*(~A5)*A3)+(A2*(~A1)*(~A6)*(~A4)*A3)+((~A2)*A1*(~A5)*A3)+((~A2)*(~A1)*A6*A4*A5)+((~A2)*(~A1)*A6*A4*(~A5)*A3)+((~A2)*(~A1)*A6*(~A4)*A3)+((~A2)*(~A1)*(~A6)*A4*(~A5)*A3)+((~A2)*(~A1)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X49Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*A3*A4*A1)+((~A2)*A3*A4*(~A1)*A5)+((~A2)*A3*(~A4)*A6*A1)+((~A2)*A3*(~A4)*A6*(~A1)*A5)+((~A2)*A3*(~A4)*(~A6)*(~A1)*A5)+((~A2)*(~A3)*A4*(~A1)*A5)+((~A2)*(~A3)*(~A4)*A6*A1)+((~A2)*(~A3)*(~A4)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X49Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A3)+((~A1)*(~A6)*(~A3)*A5)+((~A1)*(~A6)*(~A3)*(~A5)*A2*A4)+((~A1)*(~A6)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X41Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4)+((~A2)*(~A4)*A6)+((~A2)*(~A4)*(~A6)*A1*A5)+((~A2)*(~A4)*(~A6)*(~A1)*A5*A3)+((~A2)*(~A4)*(~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X41Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4) , 
NAME: SLICE_X41Y105/A5LUT, 
TYPE: LUT5, 

SLICE_X50Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*A2*A5)+((~A6)*A2*(~A5)*A3*A4)+((~A6)*A2*(~A5)*A3*(~A4)*A1)+((~A6)*A2*(~A5)*(~A3)*A4*(~A1))+((~A6)*(~A2)*(~A5)*A3*A4)+((~A6)*(~A2)*(~A5)*A3*(~A4)*A1)+((~A6)*(~A2)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X50Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*(~A5)*A2)+(A6*A4*(~A3)*A5)+(A6*A4*(~A3)*(~A5)*A2)+(A6*(~A4)*A1*A3*A5)+(A6*(~A4)*A1*A3*(~A5)*A2)+(A6*(~A4)*A1*(~A3)*A2)+(A6*(~A4)*(~A1)*A3*(~A5)*A2)+(A6*(~A4)*(~A1)*(~A3)*A2)+((~A6)*A4*(~A5)*A2)+((~A6)*(~A4)*A1*A3*A5)+((~A6)*(~A4)*A1*A3*(~A5)*A2)+((~A6)*(~A4)*A1*(~A3)*A2)+((~A6)*(~A4)*(~A1)*A3*(~A5)*A2)+((~A6)*(~A4)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X50Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*A6*A3*A4)+((~A5)*A6*A3*(~A4)*A2)+((~A5)*A6*(~A3)*A1*A4)+((~A5)*A6*(~A3)*A1*(~A4)*A2)+((~A5)*A6*(~A3)*(~A1)*(~A4)*A2)+((~A5)*(~A6)*A3*(~A4)*A2)+((~A5)*(~A6)*(~A3)*A1*A4)+((~A5)*(~A6)*(~A3)*A1*(~A4)*A2)+((~A5)*(~A6)*(~A3)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X50Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y102/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*(~A2)*A1) , 
NAME: SLICE_X49Y102/B5LUT, 
TYPE: LUT5, 

SLICE_X50Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A5)+(A3*A6*A4*(~A5)*A1)+(A3*A6*A4*(~A5)*(~A1)*A2)+(A3*A6*(~A4)*A2)+(A3*(~A6)*A4*A5*A1)+(A3*(~A6)*A4*(~A5)*A1)+(A3*(~A6)*A4*(~A5)*(~A1)*A2)+(A3*(~A6)*(~A4)*A2)+((~A3)*A6*A4*A5*(~A1))+((~A3)*A6*A4*(~A5)*(~A1)*A2)+((~A3)*A6*(~A4)*A2)+((~A3)*(~A6)*A4*(~A5)*(~A1)*A2)+((~A3)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X50Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*A2*A3)+((~A5)*A2*(~A3)*A6*A4)+((~A5)*A2*(~A3)*A6*(~A4)*A1)+((~A5)*A2*(~A3)*(~A6)*A4*(~A1))+((~A5)*(~A2)*(~A3)*A6*A4)+((~A5)*(~A2)*(~A3)*A6*(~A4)*A1)+((~A5)*(~A2)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X50Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X47Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X48Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*(~A1)*A3)+(A2*A4*(~A6)*A1)+(A2*A4*(~A6)*(~A1)*A3)+(A2*(~A4)*A5*A6*A1)+(A2*(~A4)*A5*A6*(~A1)*A3)+(A2*(~A4)*A5*(~A6)*A3)+(A2*(~A4)*(~A5)*A6*(~A1)*A3)+(A2*(~A4)*(~A5)*(~A6)*A3)+((~A2)*A4*(~A1)*A3)+((~A2)*(~A4)*A5*A6*A1)+((~A2)*(~A4)*A5*A6*(~A1)*A3)+((~A2)*(~A4)*A5*(~A6)*A3)+((~A2)*(~A4)*(~A5)*A6*(~A1)*A3)+((~A2)*(~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X50Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A1*A6*A5)+((~A3)*A1*A6*(~A5)*A4)+((~A3)*A1*(~A6)*A2*A5)+((~A3)*A1*(~A6)*A2*(~A5)*A4)+((~A3)*A1*(~A6)*(~A2)*(~A5)*A4)+((~A3)*(~A1)*A6*(~A5)*A4)+((~A3)*(~A1)*(~A6)*A2*A5)+((~A3)*(~A1)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A1)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X50Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y101/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5) , 
NAME: SLICE_X49Y101/D5LUT, 
TYPE: LUT5, 

SLICE_X49Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A4)+(A2*A5*A1*(~A4)*A3)+(A2*A5*A1*(~A4)*(~A3)*A6)+(A2*A5*(~A1)*A6)+(A2*(~A5)*A1*A4*A3)+(A2*(~A5)*A1*(~A4)*A3)+(A2*(~A5)*A1*(~A4)*(~A3)*A6)+(A2*(~A5)*(~A1)*A6)+((~A2)*A5*A1*A4*(~A3))+((~A2)*A5*A1*(~A4)*(~A3)*A6)+((~A2)*A5*(~A1)*A6)+((~A2)*(~A5)*A1*(~A4)*(~A3)*A6)+((~A2)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X49Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+((~A5)*A4*A2)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*(~A2)*A1)) , 
NAME: SLICE_X47Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*A3)+(A4*(~A1)*A5*A6)+(A4*(~A1)*A5*(~A6)*A3)+(A4*(~A1)*(~A5)*A6*(~A3))+((~A4)*A1*A6*(~A3))+((~A4)*(~A1)*A5*A6)+((~A4)*(~A1)*A5*(~A6)*A3)+((~A4)*(~A1)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X49Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X49Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*A3*(~A4)*A2*A5)+(A6*A3*(~A4)*A2*(~A5)*A1)+(A6*A3*(~A4)*(~A2)*(~A5)*A1)+(A6*(~A3)*A4*A5)+(A6*(~A3)*(~A4)*A2*A5)+(A6*(~A3)*(~A4)*A2*(~A5)*A1)+(A6*(~A3)*(~A4)*(~A2)*(~A5)*A1)+((~A6)*A3*A4*(~A5))+((~A6)*A3*(~A4)*A2*A5)+((~A6)*A3*(~A4)*A2*(~A5)*A1)+((~A6)*A3*(~A4)*(~A2)*(~A5)*A1)+((~A6)*(~A3)*(~A4)*A2*A5)+((~A6)*(~A3)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A3)*(~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X49Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*A3*A4*A2)+((~A5)*A3*A4*(~A2)*A6)+((~A5)*A3*(~A4)*A1*A2)+((~A5)*A3*(~A4)*A1*(~A2)*A6)+((~A5)*A3*(~A4)*(~A1)*(~A2)*A6)+((~A5)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A3)*(~A4)*A1*A2)+((~A5)*(~A3)*(~A4)*A1*(~A2)*A6)+((~A5)*(~A3)*(~A4)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X49Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X49Y101/C5LUT, 
TYPE: LUT5, 

SLICE_X49Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A1)+(A6*A2*A3*(~A1)*A4)+(A6*A2*A3*(~A1)*(~A4)*A5)+(A6*A2*(~A3)*A5)+(A6*(~A2)*A3*A1*A4)+(A6*(~A2)*A3*(~A1)*A4)+(A6*(~A2)*A3*(~A1)*(~A4)*A5)+(A6*(~A2)*(~A3)*A5)+((~A6)*A2*A3*A1*(~A4))+((~A6)*A2*A3*(~A1)*(~A4)*A5)+((~A6)*A2*(~A3)*A5)+((~A6)*(~A2)*A3*(~A1)*(~A4)*A5)+((~A6)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X49Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A4)+((~A3)*(~A2)*(~A5)*A4)) , 
NAME: SLICE_X48Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A5)+(A6*A2*A1*(~A5)*A3)+(A6*A2*A1*(~A5)*(~A3)*A4)+(A6*A2*(~A1)*A4)+(A6*(~A2)*A1*A5*A3)+(A6*(~A2)*A1*(~A5)*A3)+(A6*(~A2)*A1*(~A5)*(~A3)*A4)+(A6*(~A2)*(~A1)*A4)+((~A6)*A2*A1*A5*(~A3))+((~A6)*A2*A1*(~A5)*(~A3)*A4)+((~A6)*A2*(~A1)*A4)+((~A6)*(~A2)*A1*(~A5)*(~A3)*A4)+((~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X49Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5)+(A2*A3*(~A5)*A1)+(A2*(~A3)*A6*A5)+(A2*(~A3)*A6*(~A5)*A1)+(A2*(~A3)*(~A6)*A5*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*(~A3)*A6*A5)+((~A2)*(~A3)*A6*(~A5)*A1)+((~A2)*(~A3)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X50Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A1*A3)+(A6*A2*(~A5)*A1*(~A3)*A4)+(A6*A2*(~A5)*(~A1)*(~A3)*A4)+(A6*(~A2)*A5*A3)+(A6*(~A2)*(~A5)*A1*A3)+(A6*(~A2)*(~A5)*A1*(~A3)*A4)+(A6*(~A2)*(~A5)*(~A1)*(~A3)*A4)+((~A6)*A2*A5*(~A3))+((~A6)*A2*(~A5)*A1*A3)+((~A6)*A2*(~A5)*A1*(~A3)*A4)+((~A6)*A2*(~A5)*(~A1)*(~A3)*A4)+((~A6)*(~A2)*(~A5)*A1*A3)+((~A6)*(~A2)*(~A5)*A1*(~A3)*A4)+((~A6)*(~A2)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X50Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A4*A1*A3)+((~A5)*A4*A1*(~A3)*A2)+((~A5)*A4*(~A1)*A6*A3)+((~A5)*A4*(~A1)*A6*(~A3)*A2)+((~A5)*A4*(~A1)*(~A6)*(~A3)*A2)+((~A5)*(~A4)*A1*(~A3)*A2)+((~A5)*(~A4)*(~A1)*A6*A3)+((~A5)*(~A4)*(~A1)*A6*(~A3)*A2)+((~A5)*(~A4)*(~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X50Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X49Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X46Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*(~A5)*A1)) , 
NAME: SLICE_X46Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*A1*(~A4)*A5)+(A2*(~A1)*A6*A4)+(A2*(~A1)*A6*(~A4)*A5)+(A2*(~A1)*(~A6)*A4*(~A5))+((~A2)*A1*A4*(~A5))+((~A2)*(~A1)*A6*A4)+((~A2)*(~A1)*A6*(~A4)*A5)+((~A2)*(~A1)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X45Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A2*A3)+(A6*A1*(~A5)*A2*(~A3)*A4)+(A6*A1*(~A5)*(~A2)*(~A3)*A4)+(A6*(~A1)*A5*A3)+(A6*(~A1)*(~A5)*A2*A3)+(A6*(~A1)*(~A5)*A2*(~A3)*A4)+(A6*(~A1)*(~A5)*(~A2)*(~A3)*A4)+((~A6)*A1*A5*(~A3))+((~A6)*A1*(~A5)*A2*A3)+((~A6)*A1*(~A5)*A2*(~A3)*A4)+((~A6)*A1*(~A5)*(~A2)*(~A3)*A4)+((~A6)*(~A1)*(~A5)*A2*A3)+((~A6)*(~A1)*(~A5)*A2*(~A3)*A4)+((~A6)*(~A1)*(~A5)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X46Y106/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*A1*A6*A3)+((~A5)*A1*A6*(~A3)*A4)+((~A5)*A1*(~A6)*A2*A3)+((~A5)*A1*(~A6)*A2*(~A3)*A4)+((~A5)*A1*(~A6)*(~A2)*(~A3)*A4)+((~A5)*(~A1)*A6*(~A3)*A4)+((~A5)*(~A1)*(~A6)*A2*A3)+((~A5)*(~A1)*(~A6)*A2*(~A3)*A4)+((~A5)*(~A1)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X45Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*(~A2)*A3) , 
NAME: SLICE_X46Y105/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4)+(A3*A1*A2*(~A4)*A6)+(A3*A1*A2*(~A4)*(~A6)*A5)+(A3*A1*(~A2)*A5)+(A3*(~A1)*A2*A4*A6)+(A3*(~A1)*A2*(~A4)*A6)+(A3*(~A1)*A2*(~A4)*(~A6)*A5)+(A3*(~A1)*(~A2)*A5)+((~A3)*A1*A2*A4*(~A6))+((~A3)*A1*A2*(~A4)*(~A6)*A5)+((~A3)*A1*(~A2)*A5)+((~A3)*(~A1)*A2*(~A4)*(~A6)*A5)+((~A3)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X45Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A6*A3)+((~A5)*A6*(~A3)*A2*A1)+((~A5)*A6*(~A3)*A2*(~A1)*A4)+((~A5)*A6*(~A3)*(~A2)*A1*(~A4))+((~A5)*(~A6)*(~A3)*A2*A1)+((~A5)*(~A6)*(~A3)*A2*(~A1)*A4)+((~A5)*(~A6)*(~A3)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X51Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*(~A4)*A2)+(A1*A5*(~A3)*A4)+(A1*A5*(~A3)*(~A4)*A2)+(A1*(~A5)*A6*A3*A4)+(A1*(~A5)*A6*A3*(~A4)*A2)+(A1*(~A5)*A6*(~A3)*A2)+(A1*(~A5)*(~A6)*A3*(~A4)*A2)+(A1*(~A5)*(~A6)*(~A3)*A2)+((~A1)*A5*(~A4)*A2)+((~A1)*(~A5)*A6*A3*A4)+((~A1)*(~A5)*A6*A3*(~A4)*A2)+((~A1)*(~A5)*A6*(~A3)*A2)+((~A1)*(~A5)*(~A6)*A3*(~A4)*A2)+((~A1)*(~A5)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X51Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A5*A4*A1)+((~A2)*A5*A4*(~A1)*A6)+((~A2)*A5*(~A4)*A3*A1)+((~A2)*A5*(~A4)*A3*(~A1)*A6)+((~A2)*A5*(~A4)*(~A3)*(~A1)*A6)+((~A2)*(~A5)*A4*(~A1)*A6)+((~A2)*(~A5)*(~A4)*A3*A1)+((~A2)*(~A5)*(~A4)*A3*(~A1)*A6)+((~A2)*(~A5)*(~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X51Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X51Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X51Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A1)+(A6*A2*A5*(~A1)*A4)+(A6*A2*A5*(~A1)*(~A4)*A3)+(A6*A2*(~A5)*A3)+(A6*(~A2)*A5*A1*A4)+(A6*(~A2)*A5*(~A1)*A4)+(A6*(~A2)*A5*(~A1)*(~A4)*A3)+(A6*(~A2)*(~A5)*A3)+((~A6)*A2*A5*A1*(~A4))+((~A6)*A2*A5*(~A1)*(~A4)*A3)+((~A6)*A2*(~A5)*A3)+((~A6)*(~A2)*A5*(~A1)*(~A4)*A3)+((~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X51Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A4*A6)+((~A3)*A2*(~A5)*A4*(~A6)*A1)+((~A3)*A2*(~A5)*(~A4)*A6*(~A1))+((~A3)*(~A2)*(~A5)*A4*A6)+((~A3)*(~A2)*(~A5)*A4*(~A6)*A1)+((~A3)*(~A2)*(~A5)*(~A4)*A6*(~A1)) , 
NAME: SLICE_X48Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*(~A2)*A4)+(A6*A5*(~A3)*A2)+(A6*A5*(~A3)*(~A2)*A4)+(A6*(~A5)*A1*A3*A2)+(A6*(~A5)*A1*A3*(~A2)*A4)+(A6*(~A5)*A1*(~A3)*A4)+(A6*(~A5)*(~A1)*A3*(~A2)*A4)+(A6*(~A5)*(~A1)*(~A3)*A4)+((~A6)*A5*(~A2)*A4)+((~A6)*(~A5)*A1*A3*A2)+((~A6)*(~A5)*A1*A3*(~A2)*A4)+((~A6)*(~A5)*A1*(~A3)*A4)+((~A6)*(~A5)*(~A1)*A3*(~A2)*A4)+((~A6)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X48Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*A4*A2*A3)+((~A1)*A4*A2*(~A3)*A5)+((~A1)*A4*(~A2)*A6*A3)+((~A1)*A4*(~A2)*A6*(~A3)*A5)+((~A1)*A4*(~A2)*(~A6)*(~A3)*A5)+((~A1)*(~A4)*A2*(~A3)*A5)+((~A1)*(~A4)*(~A2)*A6*A3)+((~A1)*(~A4)*(~A2)*A6*(~A3)*A5)+((~A1)*(~A4)*(~A2)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X48Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X49Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X49Y103/C5LUT, 
TYPE: LUT5, 

SLICE_X48Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A1)+(A5*A2*A3*(~A1)*A4)+(A5*A2*A3*(~A1)*(~A4)*A6)+(A5*A2*(~A3)*A6)+(A5*(~A2)*A3*A1*A4)+(A5*(~A2)*A3*(~A1)*A4)+(A5*(~A2)*A3*(~A1)*(~A4)*A6)+(A5*(~A2)*(~A3)*A6)+((~A5)*A2*A3*A1*(~A4))+((~A5)*A2*A3*(~A1)*(~A4)*A6)+((~A5)*A2*(~A3)*A6)+((~A5)*(~A2)*A3*(~A1)*(~A4)*A6)+((~A5)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X48Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A6*A3)+((~A5)*A6*(~A3)*A2*A4)+((~A5)*A6*(~A3)*A2*(~A4)*A1)+((~A5)*A6*(~A3)*(~A2)*A4*(~A1))+((~A5)*(~A6)*(~A3)*A2*A4)+((~A5)*(~A6)*(~A3)*A2*(~A4)*A1)+((~A5)*(~A6)*(~A3)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X51Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*(~A5)*A2)+(A4*A1*(~A3)*A5)+(A4*A1*(~A3)*(~A5)*A2)+(A4*(~A1)*A6*A3*A5)+(A4*(~A1)*A6*A3*(~A5)*A2)+(A4*(~A1)*A6*(~A3)*A2)+(A4*(~A1)*(~A6)*A3*(~A5)*A2)+(A4*(~A1)*(~A6)*(~A3)*A2)+((~A4)*A1*(~A5)*A2)+((~A4)*(~A1)*A6*A3*A5)+((~A4)*(~A1)*A6*A3*(~A5)*A2)+((~A4)*(~A1)*A6*(~A3)*A2)+((~A4)*(~A1)*(~A6)*A3*(~A5)*A2)+((~A4)*(~A1)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X51Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A2*A4*A1)+((~A3)*A2*A4*(~A1)*A6)+((~A3)*A2*(~A4)*A5*A1)+((~A3)*A2*(~A4)*A5*(~A1)*A6)+((~A3)*A2*(~A4)*(~A5)*(~A1)*A6)+((~A3)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A2)*(~A4)*A5*A1)+((~A3)*(~A2)*(~A4)*A5*(~A1)*A6)+((~A3)*(~A2)*(~A4)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X51Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2) , 
NAME: SLICE_X51Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A3)+(A6*A2*A1*(~A3)*A5)+(A6*A2*A1*(~A3)*(~A5)*A4)+(A6*A2*(~A1)*A4)+(A6*(~A2)*A1*A3*A5)+(A6*(~A2)*A1*(~A3)*A5)+(A6*(~A2)*A1*(~A3)*(~A5)*A4)+(A6*(~A2)*(~A1)*A4)+((~A6)*A2*A1*A3*(~A5))+((~A6)*A2*A1*(~A3)*(~A5)*A4)+((~A6)*A2*(~A1)*A4)+((~A6)*(~A2)*A1*(~A3)*(~A5)*A4)+((~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X51Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*A6*A5)+((~A4)*A6*(~A5)*A3*A2)+((~A4)*A6*(~A5)*A3*(~A2)*A1)+((~A4)*A6*(~A5)*(~A3)*A2*(~A1))+((~A4)*(~A6)*(~A5)*A3*A2)+((~A4)*(~A6)*(~A5)*A3*(~A2)*A1)+((~A4)*(~A6)*(~A5)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X50Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A2)*A5)+(A6*A3*(~A1)*A2)+(A6*A3*(~A1)*(~A2)*A5)+(A6*(~A3)*A4*A1*A2)+(A6*(~A3)*A4*A1*(~A2)*A5)+(A6*(~A3)*A4*(~A1)*A5)+(A6*(~A3)*(~A4)*A1*(~A2)*A5)+(A6*(~A3)*(~A4)*(~A1)*A5)+((~A6)*A3*(~A2)*A5)+((~A6)*(~A3)*A4*A1*A2)+((~A6)*(~A3)*A4*A1*(~A2)*A5)+((~A6)*(~A3)*A4*(~A1)*A5)+((~A6)*(~A3)*(~A4)*A1*(~A2)*A5)+((~A6)*(~A3)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X51Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+((~A2)*A1*A4*A3)+((~A2)*A1*A4*(~A3)*A6)+((~A2)*A1*(~A4)*A5*A3)+((~A2)*A1*(~A4)*A5*(~A3)*A6)+((~A2)*A1*(~A4)*(~A5)*(~A3)*A6)+((~A2)*(~A1)*A4*(~A3)*A6)+((~A2)*(~A1)*(~A4)*A5*A3)+((~A2)*(~A1)*(~A4)*A5*(~A3)*A6)+((~A2)*(~A1)*(~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X51Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A3)+((~A5)*(~A2)*A3)) , 
NAME: SLICE_X49Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A6)+(A2*A5*A3*(~A6)*A4)+(A2*A5*A3*(~A6)*(~A4)*A1)+(A2*A5*(~A3)*A1)+(A2*(~A5)*A3*A6*A4)+(A2*(~A5)*A3*(~A6)*A4)+(A2*(~A5)*A3*(~A6)*(~A4)*A1)+(A2*(~A5)*(~A3)*A1)+((~A2)*A5*A3*A6*(~A4))+((~A2)*A5*A3*(~A6)*(~A4)*A1)+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A3*(~A6)*(~A4)*A1)+((~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X51Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X46Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y91/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X41Y91/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X47Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X46Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X46Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X46Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X50Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y93/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*(~A3)*A4) , 
NAME: SLICE_X37Y93/C5LUT, 
TYPE: LUT5, 

SLICE_X35Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X35Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X34Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*(~A5)*A4*(~A2)*(~A6)) , 
NAME: SLICE_X34Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A4*A3*(~A5)*A2) , 
NAME: SLICE_X34Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*(~A1)*A6)+(A2*(~A5)*(~A3)*A1)+(A2*(~A5)*(~A3)*(~A1)*A6)+((~A2)*(~A5)*A3*(~A1)*A6)+((~A2)*(~A5)*(~A3)*A1)+((~A2)*(~A5)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X48Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A3)+(A6*A1*(~A4)*(~A3)*A5)+(A6*(~A1)*A4*A5)+(A6*(~A1)*(~A4)*A3*(~A5))+((~A6)*A1*A4*(~A5))+((~A6)*A1*(~A4)*A3)+((~A6)*A1*(~A4)*(~A3)*A5)+((~A6)*(~A1)*(~A4)*A3*(~A5)) , 
NAME: SLICE_X48Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3)*A5)+(A6*(~A2)*A4*(~A1)*(~A3)*A5)+(A6*(~A2)*(~A4)*A1)+(A6*(~A2)*(~A4)*(~A1)*A3)+(A6*(~A2)*(~A4)*(~A1)*(~A3)*A5)+((~A6)*A4*(~A1)*(~A3)*A5)+((~A6)*(~A4)*A1)+((~A6)*(~A4)*(~A1)*A3)+((~A6)*(~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X48Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*(~A3))+(A4*A6*(~A1)*A3*(~A5)*A2)+(A4*(~A6)*(~A1)*A3*(~A5)*A2)+((~A4)*A6*A1)+((~A4)*A6*(~A1)*A3*A5)+((~A4)*A6*(~A1)*A3*(~A5)*A2)+((~A4)*A6*(~A1)*(~A3))+((~A4)*(~A6)*A1*A3)+((~A4)*(~A6)*(~A1)*A3*A5)+((~A4)*(~A6)*(~A1)*A3*(~A5)*A2)+((~A4)*(~A6)*(~A1)*(~A3)) , 
NAME: SLICE_X47Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2))) , 
NAME: SLICE_X41Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A5)+(A1*(~A6)*A2*(~A5)*A4)+(A1*(~A6)*(~A2)*(~A5)*A4)+((~A1)*(~A6)*A2*A5)+((~A1)*(~A6)*A2*(~A5)*A4)+((~A1)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X44Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*A2*(~A3)*A4)+(A5*A2*(~A3)*(~A4)*A6)+(A5*(~A2)*A3*A6)+(A5*(~A2)*(~A3)*A4*(~A6))+((~A5)*A2*A3*(~A6))+((~A5)*A2*(~A3)*A4)+((~A5)*A2*(~A3)*(~A4)*A6)+((~A5)*(~A2)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X43Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A6)*A2)+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A6)+(A1*(~A5)*A3*(~A4)*(~A6)*A2)+(A1*(~A5)*(~A3)*(~A4)*(~A6)*A2)+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A6)+((~A1)*A3*(~A4)*(~A6)*A2)+((~A1)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X43Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A2*A1)+(A3*A4*(~A6)*A2*(~A1)*A5)+(A3*A4*(~A6)*(~A2))+(A3*(~A4)*A6*A2)+(A3*(~A4)*(~A6)*A2*A1)+(A3*(~A4)*(~A6)*A2*(~A1)*A5)+(A3*(~A4)*(~A6)*(~A2))+((~A3)*A4*A6*(~A2))+((~A3)*A4*(~A6)*A2*(~A1)*A5)+((~A3)*(~A4)*(~A6)*A2*(~A1)*A5) , 
NAME: SLICE_X42Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3)) , 
NAME: SLICE_X42Y99/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A5*A3)+(A4*(~A2)*A5*(~A3)*A1)+(A4*(~A2)*(~A5)*(~A3)*A1)+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*A5*(~A3)*A1)+((~A4)*(~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X45Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A4)+(A6*A1*(~A2)*(~A4)*A5)+(A6*(~A1)*A2*A5)+(A6*(~A1)*(~A2)*A4*(~A5))+((~A6)*A1*A2*(~A5))+((~A6)*A1*(~A2)*A4)+((~A6)*A1*(~A2)*(~A4)*A5)+((~A6)*(~A1)*(~A2)*A4*(~A5)) , 
NAME: SLICE_X45Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A1)*A3)+(A5*(~A4)*A2*A6)+(A5*(~A4)*A2*(~A6)*A1)+(A5*(~A4)*A2*(~A6)*(~A1)*A3)+(A5*(~A4)*(~A2)*(~A6)*(~A1)*A3)+((~A5)*A2*A6)+((~A5)*A2*(~A6)*A1)+((~A5)*A2*(~A6)*(~A1)*A3)+((~A5)*(~A2)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X45Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A4*A5)+(A6*A1*(~A3)*A4*(~A5)*A2)+(A6*A1*(~A3)*(~A4))+(A6*(~A1)*A3*A4)+(A6*(~A1)*(~A3)*A4*A5)+(A6*(~A1)*(~A3)*A4*(~A5)*A2)+(A6*(~A1)*(~A3)*(~A4))+((~A6)*A1*A3*(~A4))+((~A6)*A1*(~A3)*A4*(~A5)*A2)+((~A6)*(~A1)*(~A3)*A4*(~A5)*A2) , 
NAME: SLICE_X45Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X41Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A2*A5)+(A6*(~A4)*A2*(~A5)*A1)+(A6*(~A4)*(~A2)*(~A5)*A1)+((~A6)*(~A4)*A2*A5)+((~A6)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X44Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X42Y100/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*A6)+(A1*A3*(~A4)*(~A6)*A2)+(A1*(~A3)*A4*A2)+(A1*(~A3)*(~A4)*A6*(~A2))+((~A1)*A3*A4*(~A2))+((~A1)*A3*(~A4)*A6)+((~A1)*A3*(~A4)*(~A6)*A2)+((~A1)*(~A3)*(~A4)*A6*(~A2)) , 
NAME: SLICE_X44Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A1)*A6)+(A3*(~A4)*A2*A5)+(A3*(~A4)*A2*(~A5)*A1)+(A3*(~A4)*A2*(~A5)*(~A1)*A6)+(A3*(~A4)*(~A2)*(~A5)*(~A1)*A6)+((~A3)*A2*A5)+((~A3)*A2*(~A5)*A1)+((~A3)*A2*(~A5)*(~A1)*A6)+((~A3)*(~A2)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X44Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A5*A2)+(A3*A4*(~A1)*A5*(~A2)*A6)+(A3*A4*(~A1)*(~A5))+(A3*(~A4)*A1*A5)+(A3*(~A4)*(~A1)*A5*A2)+(A3*(~A4)*(~A1)*A5*(~A2)*A6)+(A3*(~A4)*(~A1)*(~A5))+((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1)*A5*(~A2)*A6)+((~A3)*(~A4)*(~A1)*A5*(~A2)*A6) , 
NAME: SLICE_X44Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4*A5)+(A3*(~A1)*A4*(~A5)*A2)+(A3*(~A1)*(~A4)*(~A5)*A2)+((~A3)*(~A1)*A4*A5)+((~A3)*(~A1)*A4*(~A5)*A2)+((~A3)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X46Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A5)+(A1*A2*(~A3)*(~A5)*A6)+(A1*(~A2)*A3*A6)+(A1*(~A2)*(~A3)*A5*(~A6))+((~A1)*A2*A3*(~A6))+((~A1)*A2*(~A3)*A5)+((~A1)*A2*(~A3)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X43Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A1)*A2)+(A4*(~A3)*A6*A5)+(A4*(~A3)*A6*(~A5)*A1)+(A4*(~A3)*A6*(~A5)*(~A1)*A2)+(A4*(~A3)*(~A6)*(~A5)*(~A1)*A2)+((~A4)*A6*A5)+((~A4)*A6*(~A5)*A1)+((~A4)*A6*(~A5)*(~A1)*A2)+((~A4)*(~A6)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X43Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A5*A2)+(A3*A6*(~A1)*A5*(~A2)*A4)+(A3*A6*(~A1)*(~A5))+(A3*(~A6)*A1*A5)+(A3*(~A6)*(~A1)*A5*A2)+(A3*(~A6)*(~A1)*A5*(~A2)*A4)+(A3*(~A6)*(~A1)*(~A5))+((~A3)*A6*A1*(~A5))+((~A3)*A6*(~A1)*A5*(~A2)*A4)+((~A3)*(~A6)*(~A1)*A5*(~A2)*A4) , 
NAME: SLICE_X43Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5)) , 
NAME: SLICE_X42Y105/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A6*A3)+(A5*(~A2)*A6*(~A3)*A1)+(A5*(~A2)*(~A6)*(~A3)*A1)+((~A5)*(~A2)*A6*A3)+((~A5)*(~A2)*A6*(~A3)*A1)+((~A5)*(~A2)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X45Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4)+(A5*A2*(~A1)*(~A4)*A6)+(A5*(~A2)*A1*A6)+(A5*(~A2)*(~A1)*A4*(~A6))+((~A5)*A2*A1*(~A6))+((~A5)*A2*(~A1)*A4)+((~A5)*A2*(~A1)*(~A4)*A6)+((~A5)*(~A2)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X45Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2)*A5)+(A6*(~A4)*A1*A3)+(A6*(~A4)*A1*(~A3)*A2)+(A6*(~A4)*A1*(~A3)*(~A2)*A5)+(A6*(~A4)*(~A1)*(~A3)*(~A2)*A5)+((~A6)*A1*A3)+((~A6)*A1*(~A3)*A2)+((~A6)*A1*(~A3)*(~A2)*A5)+((~A6)*(~A1)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X45Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A6*A2)+(A4*A5*(~A1)*A6*(~A2)*A3)+(A4*A5*(~A1)*(~A6))+(A4*(~A5)*A1*A6)+(A4*(~A5)*(~A1)*A6*A2)+(A4*(~A5)*(~A1)*A6*(~A2)*A3)+(A4*(~A5)*(~A1)*(~A6))+((~A4)*A5*A1*(~A6))+((~A4)*A5*(~A1)*A6*(~A2)*A3)+((~A4)*(~A5)*(~A1)*A6*(~A2)*A3) , 
NAME: SLICE_X45Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y99/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X41Y99/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*(~A2)*(~A6)) , 
NAME: SLICE_X43Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A6)*A5)+(A2*(~A3)*A1*A4)+(A2*(~A3)*A1*(~A4)*A6)+(A2*(~A3)*A1*(~A4)*(~A6)*A5)+(A2*(~A3)*(~A1)*(~A4)*(~A6)*A5)+((~A2)*A1*A4)+((~A2)*A1*(~A4)*A6)+((~A2)*A1*(~A4)*(~A6)*A5)+((~A2)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X44Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A1*A6)+(A5*A3*(~A4)*A1*(~A6)*A2)+(A5*A3*(~A4)*(~A1))+(A5*(~A3)*A4*A1)+(A5*(~A3)*(~A4)*A1*A6)+(A5*(~A3)*(~A4)*A1*(~A6)*A2)+(A5*(~A3)*(~A4)*(~A1))+((~A5)*A3*A4*(~A1))+((~A5)*A3*(~A4)*A1*(~A6)*A2)+((~A5)*(~A3)*(~A4)*A1*(~A6)*A2) , 
NAME: SLICE_X44Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A2)+(A6*(~A5))+((~A6)*A4*A5*A1)+((~A6)*A4*A5*(~A1)*A2)+((~A6)*A4*(~A5))+((~A6)*(~A4)*A3*A5*A1)+((~A6)*(~A4)*A3*A5*(~A1)*A2)+((~A6)*(~A4)*A3*(~A5))+((~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X41Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A3)+((~A4)*A1*(~A3)) , 
NAME: SLICE_X42Y102/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)*(~A2)*A1)+((~A3)*A5*(~A2)*(~A4)*A1)+((~A3)*(~A5)*A2*A4*(~A1))+((~A3)*(~A5)*(~A2)*A4*(~A1))+((~A3)*(~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X41Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X46Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1*A6)+(A2*(~A5)*A1*(~A6)*A3)+(A2*(~A5)*(~A1)*(~A6)*A3)+((~A2)*(~A5)*A1*A6)+((~A2)*(~A5)*A1*(~A6)*A3)+((~A2)*(~A5)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X46Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4)*(~A2)*A1)+((~A3)*A4*(~A2)*(~A1))+((~A3)*(~A4)*A2*A5*(~A1))) , 
NAME: SLICE_X41Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4)+(A5*A2*(~A1)*(~A4)*A3)+(A5*(~A2)*A1*A3)+(A5*(~A2)*(~A1)*A4*(~A3))+((~A5)*A2*A1*(~A3))+((~A5)*A2*(~A1)*A4)+((~A5)*A2*(~A1)*(~A4)*A3)+((~A5)*(~A2)*(~A1)*A4*(~A3)) , 
NAME: SLICE_X44Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A6)+(A4*A2*(~A3)*A5*A6)+(A4*A2*(~A3)*(~A5)*A1*A6)+(A4*(~A2)*A3*A1*A6)+(A4*(~A2)*(~A3)*A5*(~A1)*A6)+((~A4)*A2*A3*A6)+((~A4)*A2*(~A3)*A5*A6)+((~A4)*A2*(~A3)*(~A5)*A1*A6)+((~A4)*(~A2)*A3*A1*A6)+((~A4)*(~A2)*(~A3)*A5*(~A1)*A6) , 
NAME: SLICE_X41Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A6*A3)+(A2*(~A4)*A6*(~A3)*A1)+(A2*(~A4)*(~A6)*(~A3)*A1)+((~A2)*(~A4)*A6*A3)+((~A2)*(~A4)*A6*(~A3)*A1)+((~A2)*(~A4)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X46Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A1)+(A6*A2*(~A3)*(~A1)*A5)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3)*A1*(~A5))+((~A6)*A2*A3*(~A5))+((~A6)*A2*(~A3)*A1)+((~A6)*A2*(~A3)*(~A1)*A5)+((~A6)*(~A2)*(~A3)*A1*(~A5)) , 
NAME: SLICE_X46Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A1)*A5)+(A2*(~A4)*A3*A6)+(A2*(~A4)*A3*(~A6)*A1)+(A2*(~A4)*A3*(~A6)*(~A1)*A5)+(A2*(~A4)*(~A3)*(~A6)*(~A1)*A5)+((~A2)*A3*A6)+((~A2)*A3*(~A6)*A1)+((~A2)*A3*(~A6)*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X46Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A6*A4)+(A2*A5*(~A3)*A6*(~A4)*A1)+(A2*A5*(~A3)*(~A6))+(A2*(~A5)*A3*A6)+(A2*(~A5)*(~A3)*A6*A4)+(A2*(~A5)*(~A3)*A6*(~A4)*A1)+(A2*(~A5)*(~A3)*(~A6))+((~A2)*A5*A3*(~A6))+((~A2)*A5*(~A3)*A6*(~A4)*A1)+((~A2)*(~A5)*(~A3)*A6*(~A4)*A1) , 
NAME: SLICE_X43Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*A1*(~A3))) , 
NAME: SLICE_X42Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3*A4)+(A6*(~A5)*A3*(~A4)*A1)+(A6*(~A5)*(~A3)*(~A4)*A1)+((~A6)*(~A5)*A3*A4)+((~A6)*(~A5)*A3*(~A4)*A1)+((~A6)*(~A5)*(~A3)*(~A4)*A1) , 
NAME: SLICE_X46Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2)+(A4*A1*(~A2)*A5)+(A4*A1*(~A2)*(~A5)*A3)+(A4*(~A1)*A2*A3)+(A4*(~A1)*(~A2)*A5*(~A3))+((~A4)*A1*A2*(~A3))+((~A4)*A1*(~A2)*A5)+((~A4)*A1*(~A2)*(~A5)*A3)+((~A4)*(~A1)*(~A2)*A5*(~A3))) , 
NAME: SLICE_X44Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2)*A5)+(A4*(~A3)*A6*A1)+(A4*(~A3)*A6*(~A1)*A2)+(A4*(~A3)*A6*(~A1)*(~A2)*A5)+(A4*(~A3)*(~A6)*(~A1)*(~A2)*A5)+((~A4)*A6*A1)+((~A4)*A6*(~A1)*A2)+((~A4)*A6*(~A1)*(~A2)*A5)+((~A4)*(~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X44Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A5*A3)+(A4*A2*(~A6)*A5*(~A3)*A1)+(A4*A2*(~A6)*(~A5))+(A4*(~A2)*A6*A5)+(A4*(~A2)*(~A6)*A5*A3)+(A4*(~A2)*(~A6)*A5*(~A3)*A1)+(A4*(~A2)*(~A6)*(~A5))+((~A4)*A2*A6*(~A5))+((~A4)*A2*(~A6)*A5*(~A3)*A1)+((~A4)*(~A2)*(~A6)*A5*(~A3)*A1) , 
NAME: SLICE_X44Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3))) , 
NAME: SLICE_X42Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3*A4)+(A6*(~A5)*A3*(~A4)*A2)+(A6*(~A5)*(~A3)*(~A4)*A2)+((~A6)*(~A5)*A3*A4)+((~A6)*(~A5)*A3*(~A4)*A2)+((~A6)*(~A5)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X46Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A2)+(A5*A3*(~A1)*(~A2)*A6)+(A5*(~A3)*A1*A6)+(A5*(~A3)*(~A1)*A2*(~A6))+((~A5)*A3*A1*(~A6))+((~A5)*A3*(~A1)*A2)+((~A5)*A3*(~A1)*(~A2)*A6)+((~A5)*(~A3)*(~A1)*A2*(~A6)) , 
NAME: SLICE_X48Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A2)*A5)+(A4*(~A6)*A3*A1)+(A4*(~A6)*A3*(~A1)*A2)+(A4*(~A6)*A3*(~A1)*(~A2)*A5)+(A4*(~A6)*(~A3)*(~A1)*(~A2)*A5)+((~A4)*A3*A1)+((~A4)*A3*(~A1)*A2)+((~A4)*A3*(~A1)*(~A2)*A5)+((~A4)*(~A3)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X48Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A3*A2)+(A4*A5*(~A1)*A3*(~A2)*A6)+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A1*A3)+(A4*(~A5)*(~A1)*A3*A2)+(A4*(~A5)*(~A1)*A3*(~A2)*A6)+(A4*(~A5)*(~A1)*(~A3))+((~A4)*A5*A1*(~A3))+((~A4)*A5*(~A1)*A3*(~A2)*A6)+((~A4)*(~A5)*(~A1)*A3*(~A2)*A6) , 
NAME: SLICE_X48Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X41Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4*A5)+(A3*(~A2)*A4*(~A5)*A6)+(A3*(~A2)*(~A4)*(~A5)*A6)+((~A3)*(~A2)*A4*A5)+((~A3)*(~A2)*A4*(~A5)*A6)+((~A3)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X46Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X41Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A6)+(A3*A5*(~A2)*(~A6)*A4)+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*A6*(~A4))+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2)*A6)+((~A3)*A5*(~A2)*(~A6)*A4)+((~A3)*(~A5)*(~A2)*A6*(~A4)) , 
NAME: SLICE_X46Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*(~A4)*A3)+(A2*(~A5)*A6*A1)+(A2*(~A5)*A6*(~A1)*A4)+(A2*(~A5)*A6*(~A1)*(~A4)*A3)+(A2*(~A5)*(~A6)*(~A1)*(~A4)*A3)+((~A2)*A6*A1)+((~A2)*A6*(~A1)*A4)+((~A2)*A6*(~A1)*(~A4)*A3)+((~A2)*(~A6)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X46Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A4*A2)+(A6*A1*(~A5)*A4*(~A2)*A3)+(A6*A1*(~A5)*(~A4))+(A6*(~A1)*A5*A4)+(A6*(~A1)*(~A5)*A4*A2)+(A6*(~A1)*(~A5)*A4*(~A2)*A3)+(A6*(~A1)*(~A5)*(~A4))+((~A6)*A1*A5*(~A4))+((~A6)*A1*(~A5)*A4*(~A2)*A3)+((~A6)*(~A1)*(~A5)*A4*(~A2)*A3) , 
NAME: SLICE_X46Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3*A1)+(A5*(~A2)*A3*(~A1)*A6)+(A5*(~A2)*(~A3)*(~A1)*A6)+((~A5)*(~A2)*A3*A1)+((~A5)*(~A2)*A3*(~A1)*A6)+((~A5)*(~A2)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X44Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A5)+(A1*A6*(~A2)*(~A5)*A3)+(A1*(~A6)*A2*A3)+(A1*(~A6)*(~A2)*A5*(~A3))+((~A1)*A6*A2*(~A3))+((~A1)*A6*(~A2)*A5)+((~A1)*A6*(~A2)*(~A5)*A3)+((~A1)*(~A6)*(~A2)*A5*(~A3)) , 
NAME: SLICE_X43Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*A6)+(A3*(~A5)*A1*A4)+(A3*(~A5)*A1*(~A4)*A2)+(A3*(~A5)*A1*(~A4)*(~A2)*A6)+(A3*(~A5)*(~A1)*(~A4)*(~A2)*A6)+((~A3)*A1*A4)+((~A3)*A1*(~A4)*A2)+((~A3)*A1*(~A4)*(~A2)*A6)+((~A3)*(~A1)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X43Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A1*A6)+(A4*A5*(~A3)*A1*(~A6)*A2)+(A4*A5*(~A3)*(~A1))+(A4*(~A5)*A3*A1)+(A4*(~A5)*(~A3)*A1*A6)+(A4*(~A5)*(~A3)*A1*(~A6)*A2)+(A4*(~A5)*(~A3)*(~A1))+((~A4)*A5*A3*(~A1))+((~A4)*A5*(~A3)*A1*(~A6)*A2)+((~A4)*(~A5)*(~A3)*A1*(~A6)*A2) , 
NAME: SLICE_X43Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5))) , 
NAME: SLICE_X42Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A5)+(A3*(~A4)*A6*(~A5)*A1)+(A3*(~A4)*(~A6)*(~A5)*A1)+((~A3)*(~A4)*A6*A5)+((~A3)*(~A4)*A6*(~A5)*A1)+((~A3)*(~A4)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X46Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A5)+(A1*A4*(~A6)*(~A5)*A3)+(A1*(~A4)*A6*A3)+(A1*(~A4)*(~A6)*A5*(~A3))+((~A1)*A4*A6*(~A3))+((~A1)*A4*(~A6)*A5)+((~A1)*A4*(~A6)*(~A5)*A3)+((~A1)*(~A4)*(~A6)*A5*(~A3)) , 
NAME: SLICE_X43Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*A6)+(A1*(~A5)*A4*A2)+(A1*(~A5)*A4*(~A2)*A3)+(A1*(~A5)*A4*(~A2)*(~A3)*A6)+(A1*(~A5)*(~A4)*(~A2)*(~A3)*A6)+((~A1)*A4*A2)+((~A1)*A4*(~A2)*A3)+((~A1)*A4*(~A2)*(~A3)*A6)+((~A1)*(~A4)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X42Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A1*A6)+(A4*A5*(~A2)*A1*(~A6)*A3)+(A4*A5*(~A2)*(~A1))+(A4*(~A5)*A2*A1)+(A4*(~A5)*(~A2)*A1*A6)+(A4*(~A5)*(~A2)*A1*(~A6)*A3)+(A4*(~A5)*(~A2)*(~A1))+((~A4)*A5*A2*(~A1))+((~A4)*A5*(~A2)*A1*(~A6)*A3)+((~A4)*(~A5)*(~A2)*A1*(~A6)*A3) , 
NAME: SLICE_X43Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A3)+((~A2)*A5*(~A3))) , 
NAME: SLICE_X42Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A4*A5)+(A1*(~A3)*A4*(~A5)*A6)+(A1*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A3)*A4*A5)+((~A1)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X46Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A6)+(A3*A4*(~A1)*(~A6)*A2)+(A3*(~A4)*A1*A2)+(A3*(~A4)*(~A1)*A6*(~A2))+((~A3)*A4*A1*(~A2))+((~A3)*A4*(~A1)*A6)+((~A3)*A4*(~A1)*(~A6)*A2)+((~A3)*(~A4)*(~A1)*A6*(~A2)) , 
NAME: SLICE_X38Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A1)*A2)+(A3*(~A4)*A6*A5)+(A3*(~A4)*A6*(~A5)*A1)+(A3*(~A4)*A6*(~A5)*(~A1)*A2)+(A3*(~A4)*(~A6)*(~A5)*(~A1)*A2)+((~A3)*A6*A5)+((~A3)*A6*(~A5)*A1)+((~A3)*A6*(~A5)*(~A1)*A2)+((~A3)*(~A6)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X38Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A4*A3)+(A6*A5*(~A1)*A4*(~A3)*A2)+(A6*A5*(~A1)*(~A4))+(A6*(~A5)*A1*A4)+(A6*(~A5)*(~A1)*A4*A3)+(A6*(~A5)*(~A1)*A4*(~A3)*A2)+(A6*(~A5)*(~A1)*(~A4))+((~A6)*A5*A1*(~A4))+((~A6)*A5*(~A1)*A4*(~A3)*A2)+((~A6)*(~A5)*(~A1)*A4*(~A3)*A2) , 
NAME: SLICE_X38Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5)) , 
NAME: SLICE_X36Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2*A3)+(A4*(~A5)*A2*(~A3)*A1)+(A4*(~A5)*(~A2)*(~A3)*A1)+((~A4)*(~A5)*A2*A3)+((~A4)*(~A5)*A2*(~A3)*A1)+((~A4)*(~A5)*(~A2)*(~A3)*A1)) , 
NAME: SLICE_X44Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1))) , 
NAME: SLICE_X37Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A4)+(A6*A1*(~A5)*(~A4)*A3)+(A6*(~A1)*A5*A3)+(A6*(~A1)*(~A5)*A4*(~A3))+((~A6)*A1*A5*(~A3))+((~A6)*A1*(~A5)*A4)+((~A6)*A1*(~A5)*(~A4)*A3)+((~A6)*(~A1)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X44Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A6)*A5)+(A4*(~A3)*A2*A1)+(A4*(~A3)*A2*(~A1)*A6)+(A4*(~A3)*A2*(~A1)*(~A6)*A5)+(A4*(~A3)*(~A2)*(~A1)*(~A6)*A5)+((~A4)*A2*A1)+((~A4)*A2*(~A1)*A6)+((~A4)*A2*(~A1)*(~A6)*A5)+((~A4)*(~A2)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X44Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A5*A6)+(A3*A1*(~A4)*A5*(~A6)*A2)+(A3*A1*(~A4)*(~A5))+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*A5*A6)+(A3*(~A1)*(~A4)*A5*(~A6)*A2)+(A3*(~A1)*(~A4)*(~A5))+((~A3)*A1*A4*(~A5))+((~A3)*A1*(~A4)*A5*(~A6)*A2)+((~A3)*(~A1)*(~A4)*A5*(~A6)*A2) , 
NAME: SLICE_X44Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2*A1)+(A3*(~A4)*A2*(~A1)*A6)+(A3*(~A4)*(~A2)*(~A1)*A6)+((~A3)*(~A4)*A2*A1)+((~A3)*(~A4)*A2*(~A1)*A6)+((~A3)*(~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X44Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A4)+(A6*A5*(~A1)*(~A4)*A3)+(A6*(~A5)*A1*A3)+(A6*(~A5)*(~A1)*A4*(~A3))+((~A6)*A5*A1*(~A3))+((~A6)*A5*(~A1)*A4)+((~A6)*A5*(~A1)*(~A4)*A3)+((~A6)*(~A5)*(~A1)*A4*(~A3)) , 
NAME: SLICE_X44Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A1)*A3)+(A5*(~A2)*A6*A4)+(A5*(~A2)*A6*(~A4)*A1)+(A5*(~A2)*A6*(~A4)*(~A1)*A3)+(A5*(~A2)*(~A6)*(~A4)*(~A1)*A3)+((~A5)*A6*A4)+((~A5)*A6*(~A4)*A1)+((~A5)*A6*(~A4)*(~A1)*A3)+((~A5)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X44Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A6*A1)+(A2*A5*(~A3)*A6*(~A1)*A4)+(A2*A5*(~A3)*(~A6))+(A2*(~A5)*A3*A6)+(A2*(~A5)*(~A3)*A6*A1)+(A2*(~A5)*(~A3)*A6*(~A1)*A4)+(A2*(~A5)*(~A3)*(~A6))+((~A2)*A5*A3*(~A6))+((~A2)*A5*(~A3)*A6*(~A1)*A4)+((~A2)*(~A5)*(~A3)*A6*(~A1)*A4) , 
NAME: SLICE_X44Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2)) , 
NAME: SLICE_X41Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X48Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X44Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X44Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X44Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A6)*(~A1)*A4*(~A3)) , 
NAME: SLICE_X38Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6)+((~A3)*(~A6)*A4)+((~A3)*(~A6)*(~A4)*(~A1)) , 
NAME: SLICE_X38Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X35Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X33Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X35Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X33Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4*A3)+(A1*A6*A5*(~A4)*A2)+(A1*A6*A5*(~A4)*(~A2)*A3)+(A1*A6*(~A5)*A4*A2*A3)+(A1*A6*(~A5)*A4*(~A2))+(A1*A6*(~A5)*(~A4)*A3)+(A1*(~A6)*A3)+((~A1)*A6*A5*A4*A3)+((~A1)*A6*A5*(~A4)*A2)+((~A1)*A6*A5*(~A4)*(~A2)*A3)+((~A1)*A6*(~A5)*A4*A2*A3)+((~A1)*A6*(~A5)*(~A4)*A3)+((~A1)*(~A6)*A3) , 
NAME: SLICE_X37Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A3)*A2*A4*(~A5))+((~A1)*(~A3)*A2*(~A4)) , 
NAME: SLICE_X38Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X37Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A3)+(A1*A4*(~A6))+(A1*(~A4)*A3)+((~A1)*A5*A4*A6*A3)+((~A1)*A5*(~A4)*A3)+((~A1)*(~A5)*A4*A6*A3)+((~A1)*(~A5)*A4*(~A6))+((~A1)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X36Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y91/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X36Y91/C5LUT, 
TYPE: LUT5, 

SLICE_X37Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*(~A2)*A6*(~A1)*(~A4))+((~A5)*(~A3)*A2*A6*(~A4))+((~A5)*(~A3)*(~A2)*A6*(~A1)*(~A4)) , 
NAME: SLICE_X37Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A5*(~A3)*A4*(~A1)*(~A2))+((~A6)*(~A5)*A3*(~A4)*(~A2))+((~A6)*(~A5)*(~A3)*A4*(~A1)*(~A2)) , 
NAME: SLICE_X37Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y91/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X37Y91/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X31Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4)+(A5*(~A2)*A6*A1)+(A5*(~A2)*A6*(~A1)*A4)+(A5*(~A2)*(~A6)*A3*A1)+(A5*(~A2)*(~A6)*A3*(~A1)*A4)+(A5*(~A2)*(~A6)*(~A3)*(~A1)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X31Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A5)+(A2*(~A4)*A6*A1)+(A2*(~A4)*A6*(~A1)*A5)+(A2*(~A4)*(~A6)*A3*A1)+(A2*(~A4)*(~A6)*A3*(~A1)*A5)+(A2*(~A4)*(~A6)*(~A3)*(~A1)*A5)+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A6*A3*(~A1)*A5)+((~A2)*(~A4)*A6*(~A3)*A1)+((~A2)*(~A4)*A6*(~A3)*(~A1)*A5)+((~A2)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X31Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A2)+(A1*(~A6)*A4*A5)+(A1*(~A6)*A4*(~A5)*A2)+(A1*(~A6)*(~A4)*A3*A5)+(A1*(~A6)*(~A4)*A3*(~A5)*A2)+(A1*(~A6)*(~A4)*(~A3)*(~A5)*A2)+((~A1)*A6*(~A5)*A2)+((~A1)*(~A6)*A4*A3*(~A5)*A2)+((~A1)*(~A6)*A4*(~A3)*A5)+((~A1)*(~A6)*A4*(~A3)*(~A5)*A2)+((~A1)*(~A6)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X31Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*(~A6)*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X34Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A2)+(A4*(~A1)*A3*(~A2)*(~A6))+(A4*(~A1)*(~A3)*A2*(~A5))+(A4*(~A1)*(~A3)*(~A2)*(~A6))+((~A4)*A1*A3)+((~A4)*A1*(~A3)*A2*(~A6))+((~A4)*A1*(~A3)*(~A2))+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*A3*(~A2)*(~A6))+((~A4)*(~A1)*(~A3)*A2*(~A5))+((~A4)*(~A1)*(~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X34Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A5*A2*A4)+((~A3)*(~A5)*A4)) , 
NAME: SLICE_X33Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X31Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X31Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X31Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X32Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A1*A2)+(A6*A5*(~A4)*A1*(~A2)*A3)+(A6*A5*(~A4)*(~A1)*(~A2)*A3)+(A6*(~A5)*A4*A3)+(A6*(~A5)*(~A4)*A1*A2)+(A6*(~A5)*(~A4)*A1*(~A2)*A3)+(A6*(~A5)*(~A4)*(~A1)*(~A2)*A3)+((~A6)*A5*(~A4)*A1*A2)+((~A6)*A5*(~A4)*A1*(~A2)*A3)+((~A6)*A5*(~A4)*(~A1)*(~A2)*A3)+((~A6)*(~A5)*A4*A3)+((~A6)*(~A5)*(~A4)*A1*A2)+((~A6)*(~A5)*(~A4)*A1*(~A2)*A3)+((~A6)*(~A5)*(~A4)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X32Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X35Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X35Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X35Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X35Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X35Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3*A1*(~A2))+(A4*(~A6)*A3*(~A1))+(A4*(~A6)*(~A3))+((~A4)*A6*A3*A1*A2) , 
NAME: SLICE_X34Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X35Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X35Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X35Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A1)+(A2*A6*(~A3)*(~A1)*A5)+(A2*(~A6)*A3*A5)+(A2*(~A6)*(~A3)*A1)+(A2*(~A6)*(~A3)*(~A1)*A5)+((~A2)*A6*A3*(~A5))+((~A2)*A6*(~A3)*A1*(~A5))+((~A2)*(~A6)*(~A3)*A1*(~A5)) , 
NAME: SLICE_X32Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A3*A5*(~A1))+(A2*A6*(~A4)*A3*(~A5)*A1)+(A2*A6*(~A4)*(~A3)*A1)+(A2*(~A6)*A4*A5)+(A2*(~A6)*(~A4)*A3*A5*(~A1))+(A2*(~A6)*(~A4)*A3*(~A5)*A1)+(A2*(~A6)*(~A4)*(~A3)*A1)+((~A2)*A6*A4*(~A5))+((~A2)*A6*(~A4)*A3*A5*(~A1))+((~A2)*A6*(~A4)*A3*(~A5)*A1)+((~A2)*A6*(~A4)*(~A3)*A1)+((~A2)*(~A6)*(~A4)*A3*A5*(~A1))+((~A2)*(~A6)*(~A4)*A3*(~A5)*A1)+((~A2)*(~A6)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X34Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A4)+(A6*A2*(~A3)*(~A4)*A1)+(A6*(~A2)*A3*A4*(~A1))+(A6*(~A2)*A3*(~A4)*A1)+(A6*(~A2)*(~A3)*A4*A1)+((~A6)*A2*(~A3)*A4)+((~A6)*A2*(~A3)*(~A4)*A1)+((~A6)*(~A2)*A3*A4*(~A1))+((~A6)*(~A2)*A3*(~A4)*A1)+((~A6)*(~A2)*(~A3)*A4*A1) , 
NAME: SLICE_X34Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A4*A6)+(A3*A1*(~A2)*A4*(~A6)*A5)+(A3*A1*(~A2)*(~A4)*(~A6)*A5)+(A3*(~A1)*A2*A5)+(A3*(~A1)*(~A2)*A4*A6)+(A3*(~A1)*(~A2)*A4*(~A6)*A5)+(A3*(~A1)*(~A2)*(~A4)*(~A6)*A5)+((~A3)*A1*(~A2)*A4*A6)+((~A3)*A1*(~A2)*A4*(~A6)*A5)+((~A3)*A1*(~A2)*(~A4)*(~A6)*A5)+((~A3)*(~A1)*A2*A5)+((~A3)*(~A1)*(~A2)*A4*A6)+((~A3)*(~A1)*(~A2)*A4*(~A6)*A5)+((~A3)*(~A1)*(~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X33Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A4*(~A3))+(A2*(~A6)*A1*(~A4))+(A2*(~A6)*(~A1))+((~A2)*A6*A1*A4*A3) , 
NAME: SLICE_X33Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4)+(A3*A2*(~A4)*A1)+(A3*A2*(~A4)*(~A1)*A5)+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*A1)+(A3*(~A2)*(~A4)*(~A1)*A5)+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A1*(~A5))+((~A3)*(~A2)*(~A4)*A1*(~A5))) , 
NAME: SLICE_X33Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*A3*(~A4)*A5*A2)+(A6*A3*(~A4)*A5*(~A2)*A1)+(A6*A3*(~A4)*(~A5)*(~A2)*A1)+(A6*(~A3)*A4*A1)+(A6*(~A3)*(~A4)*A5*A2)+(A6*(~A3)*(~A4)*A5*(~A2)*A1)+(A6*(~A3)*(~A4)*(~A5)*(~A2)*A1)+((~A6)*A3*(~A4)*A5*A2)+((~A6)*A3*(~A4)*A5*(~A2)*A1)+((~A6)*A3*(~A4)*(~A5)*(~A2)*A1)+((~A6)*(~A3)*A4*A1)+((~A6)*(~A3)*(~A4)*A5*A2)+((~A6)*(~A3)*(~A4)*A5*(~A2)*A1)+((~A6)*(~A3)*(~A4)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X33Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A1*A4*(~A5))+(A6*(~A3)*A1*(~A4))+(A6*(~A3)*(~A1))+((~A6)*A3*A1*A4*A5) , 
NAME: SLICE_X30Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A4)+(A2*A5*(~A4)*A3)+(A2*A5*(~A4)*(~A3)*A1)+(A2*(~A5)*A4*A1)+(A2*(~A5)*(~A4)*A3)+(A2*(~A5)*(~A4)*(~A3)*A1)+((~A2)*A5*A4*(~A1))+((~A2)*A5*(~A4)*A3*(~A1))+((~A2)*(~A5)*(~A4)*A3*(~A1))) , 
NAME: SLICE_X33Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A3*A1)+(A6*A2*(~A5)*A3*(~A1)*A4)+(A6*A2*(~A5)*(~A3)*(~A1)*A4)+(A6*(~A2)*A5*A4)+(A6*(~A2)*(~A5)*A3*A1)+(A6*(~A2)*(~A5)*A3*(~A1)*A4)+(A6*(~A2)*(~A5)*(~A3)*(~A1)*A4)+((~A6)*A2*(~A5)*A3*A1)+((~A6)*A2*(~A5)*A3*(~A1)*A4)+((~A6)*A2*(~A5)*(~A3)*(~A1)*A4)+((~A6)*(~A2)*A5*A4)+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*A3*(~A1)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X32Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4*A3*(~A5))+(A1*(~A2)*A4*(~A3))+(A1*(~A2)*(~A4))+((~A1)*A2*A4*A3*A5) , 
NAME: SLICE_X32Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X33Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A1)+(A2*A3*(~A6)*(~A1)*A4)+(A2*(~A3)*A6*A4)+(A2*(~A3)*(~A6)*A1)+(A2*(~A3)*(~A6)*(~A1)*A4)+((~A2)*A3*A6*(~A4))+((~A2)*A3*(~A6)*A1*(~A4))+((~A2)*(~A3)*(~A6)*A1*(~A4)) , 
NAME: SLICE_X33Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4*A3)+(A5*A2*(~A1)*A4*(~A3)*A6)+(A5*A2*(~A1)*(~A4)*(~A3)*A6)+(A5*(~A2)*A1*A6)+(A5*(~A2)*(~A1)*A4*A3)+(A5*(~A2)*(~A1)*A4*(~A3)*A6)+(A5*(~A2)*(~A1)*(~A4)*(~A3)*A6)+((~A5)*A2*(~A1)*A4*A3)+((~A5)*A2*(~A1)*A4*(~A3)*A6)+((~A5)*A2*(~A1)*(~A4)*(~A3)*A6)+((~A5)*(~A2)*A1*A6)+((~A5)*(~A2)*(~A1)*A4*A3)+((~A5)*(~A2)*(~A1)*A4*(~A3)*A6)+((~A5)*(~A2)*(~A1)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X33Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A4*A3*(~A2))+(A6*(~A5)*A4*(~A3))+(A6*(~A5)*(~A4))+((~A6)*A5*A4*A3*A2) , 
NAME: SLICE_X33Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A4)+(A3*A1*(~A4)*A5)+(A3*A1*(~A4)*(~A5)*A2)+(A3*(~A1)*A4*A2)+(A3*(~A1)*(~A4)*A5)+(A3*(~A1)*(~A4)*(~A5)*A2)+((~A3)*A1*A4*(~A2))+((~A3)*A1*(~A4)*A5*(~A2))+((~A3)*(~A1)*(~A4)*A5*(~A2))) , 
NAME: SLICE_X34Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X35Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X35Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X35Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X35Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A6*A5)+(A2*A3*(~A1)*A6*(~A5)*A4)+(A2*A3*(~A1)*(~A6)*(~A5)*A4)+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*A6*A5)+(A2*(~A3)*(~A1)*A6*(~A5)*A4)+(A2*(~A3)*(~A1)*(~A6)*(~A5)*A4)+((~A2)*A3*(~A1)*A6*A5)+((~A2)*A3*(~A1)*A6*(~A5)*A4)+((~A2)*A3*(~A1)*(~A6)*(~A5)*A4)+((~A2)*(~A3)*A1*A4)+((~A2)*(~A3)*(~A1)*A6*A5)+((~A2)*(~A3)*(~A1)*A6*(~A5)*A4)+((~A2)*(~A3)*(~A1)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X33Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A1*A5*(~A6))+(A4*(~A2)*A1*(~A5))+(A4*(~A2)*(~A1))+((~A4)*A2*A1*A5*A6) , 
NAME: SLICE_X33Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1)+(A5*A3*(~A1)*A2)+(A5*A3*(~A1)*(~A2)*A4)+(A5*(~A3)*A1*A4)+(A5*(~A3)*(~A1)*A2)+(A5*(~A3)*(~A1)*(~A2)*A4)+((~A5)*A3*A1*(~A4))+((~A5)*A3*(~A1)*A2*(~A4))+((~A5)*(~A3)*(~A1)*A2*(~A4))) , 
NAME: SLICE_X33Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A3*A1)+(A6*A2*(~A5)*A3*(~A1)*A4)+(A6*A2*(~A5)*(~A3)*(~A1)*A4)+(A6*(~A2)*A5*A4)+(A6*(~A2)*(~A5)*A3*A1)+(A6*(~A2)*(~A5)*A3*(~A1)*A4)+(A6*(~A2)*(~A5)*(~A3)*(~A1)*A4)+((~A6)*A2*(~A5)*A3*A1)+((~A6)*A2*(~A5)*A3*(~A1)*A4)+((~A6)*A2*(~A5)*(~A3)*(~A1)*A4)+((~A6)*(~A2)*A5*A4)+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*A3*(~A1)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X32Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A4*A5*(~A2))+(A1*(~A6)*A4*(~A5))+(A1*(~A6)*(~A4))+((~A1)*A6*A4*A5*A2) , 
NAME: SLICE_X30Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A3)+(A5*A4*(~A2)*(~A3)*A6)+(A5*(~A4)*A2*A6)+(A5*(~A4)*(~A2)*A3)+(A5*(~A4)*(~A2)*(~A3)*A6)+((~A5)*A4*A2*(~A6))+((~A5)*A4*(~A2)*A3*(~A6))+((~A5)*(~A4)*(~A2)*A3*(~A6)) , 
NAME: SLICE_X33Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*(~A4)*(~A3)*(~A1))+((~A6)*A2*(~A3)*(~A1))+((~A6)*(~A2)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X35Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X35Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X35Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X35Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A3*A1)+(A6*A2*(~A5)*A3*(~A1)*A4)+(A6*A2*(~A5)*(~A3)*(~A1)*A4)+(A6*(~A2)*A5*A4)+(A6*(~A2)*(~A5)*A3*A1)+(A6*(~A2)*(~A5)*A3*(~A1)*A4)+(A6*(~A2)*(~A5)*(~A3)*(~A1)*A4)+((~A6)*A2*(~A5)*A3*A1)+((~A6)*A2*(~A5)*A3*(~A1)*A4)+((~A6)*A2*(~A5)*(~A3)*(~A1)*A4)+((~A6)*(~A2)*A5*A4)+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*A3*(~A1)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X33Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A2)+(A1*A5*(~A3)*(~A2)*(~A6))+(A1*(~A5))+((~A1)*A5*A3*A4*A2*(~A6))+((~A1)*A5*A3*(~A4)*A2*(~A6))+((~A1)*A5*A3*(~A4)*(~A2))+((~A1)*A5*(~A3))+((~A1)*(~A5)) , 
NAME: SLICE_X32Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A6*A5)+((~A2)*(~A1)*(~A6)*A5*A4*A3)+((~A2)*(~A1)*(~A6)*A5*(~A4))+((~A2)*(~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X35Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6*A5*(~A2))+(A3*(~A1)*A6*(~A5))+(A3*(~A1)*(~A6))+((~A3)*A1*A6*A5*A2) , 
NAME: SLICE_X32Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A4)+(A5*A1*(~A4)*A3)+(A5*A1*(~A4)*(~A3)*A2)+(A5*(~A1)*A4*A2)+(A5*(~A1)*(~A4)*A3)+(A5*(~A1)*(~A4)*(~A3)*A2)+((~A5)*A1*A4*(~A2))+((~A5)*A1*(~A4)*A3*(~A2))+((~A5)*(~A1)*(~A4)*A3*(~A2))) , 
NAME: SLICE_X33Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X31Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X35Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*A6)+((~A2)*A1*(~A5)*A6)+((~A2)*(~A1)*A3*(~A5)*A6)+((~A2)*(~A1)*(~A3)*A4*(~A5)*A6)+((~A2)*(~A1)*(~A3)*(~A4)*A5)+((~A2)*(~A1)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X35Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4)+(A1*A3*(~A4)*A2)+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*A5)+(A1*(~A3)*(~A4)*(~A2)*A5)+((~A1)*A3*A4*(~A2))+((~A1)*(~A3)*A4*A2)+((~A1)*(~A3)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A4)*(~A2)*A5)) , 
NAME: SLICE_X39Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6*A5*A3)+(A2*(~A1)*A6*(~A5))+(A2*(~A1)*(~A6)*(~A5)*(~A3))+((~A2)*(~A1)*A6*A5*A3)+((~A2)*(~A1)*A6*(~A5))+((~A2)*(~A1)*(~A6)*(~A5)*(~A3)) , 
NAME: SLICE_X39Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A4)+(A5*(~A1)*A2*A4)+(A5*(~A1)*A2*(~A4)*A6)+(A5*(~A1)*(~A2)*(~A4)*A6)+((~A5)*A1*A2*(~A4))+((~A5)*(~A1)*A2*A4)+((~A5)*(~A1)*A2*(~A4)*A6)+((~A5)*(~A1)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X40Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A4)+(A3*(~A5)*A2*A1)+(A3*(~A5)*A2*(~A1)*A4)+(A3*(~A5)*(~A2)*(~A1)*A4)+((~A3)*A5*A2*(~A1)*A4)+((~A3)*A5*(~A2)*A1)+((~A3)*A5*(~A2)*(~A1)*A4)+((~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X40Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3)+((~A6)*A4*(~A3)) , 
NAME: SLICE_X36Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A5*A1*(~A2))+(A6*A4*(~A3)*A5*(~A1)*A2)+(A6*A4*(~A3)*(~A5)*A2)+(A6*(~A4)*A3*A1)+(A6*(~A4)*(~A3)*A5*A1*(~A2))+(A6*(~A4)*(~A3)*A5*(~A1)*A2)+(A6*(~A4)*(~A3)*(~A5)*A2)+((~A6)*A4*A3*(~A1))+((~A6)*A4*(~A3)*A5*A1*(~A2))+((~A6)*A4*(~A3)*A5*(~A1)*A2)+((~A6)*A4*(~A3)*(~A5)*A2)+((~A6)*(~A4)*(~A3)*A5*A1*(~A2))+((~A6)*(~A4)*(~A3)*A5*(~A1)*A2)+((~A6)*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X30Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*A2*(~A1)*A6)+(A3*A2*(~A1)*(~A6)*A4)+(A3*(~A2)*A1*A6*(~A4))+(A3*(~A2)*A1*(~A6)*A4)+(A3*(~A2)*(~A1)*A6*A4)+((~A3)*A2*(~A1)*A6)+((~A3)*A2*(~A1)*(~A6)*A4)+((~A3)*(~A2)*A1*A6*(~A4))+((~A3)*(~A2)*A1*(~A6)*A4)+((~A3)*(~A2)*(~A1)*A6*A4) , 
NAME: SLICE_X30Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4) , 
NAME: SLICE_X30Y94/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A1)+(A4*(~A5)*A2*A1)+(A4*(~A5)*A2*(~A1)*A3)+(A4*(~A5)*(~A2)*(~A1)*A3)+((~A4)*A5*A2*(~A1))+((~A4)*(~A5)*A2*A1)+((~A4)*(~A5)*A2*(~A1)*A3)+((~A4)*(~A5)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X38Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A4)+(A2*(~A1)*A5*A6)+(A2*(~A1)*A5*(~A6)*A4)+(A2*(~A1)*(~A5)*(~A6)*A4)+((~A2)*A1*A5*(~A6)*A4)+((~A2)*A1*(~A5)*A6)+((~A2)*A1*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X37Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X36Y95/B5LUT, 
TYPE: LUT5, 

SLICE_X35Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A6*A4*(~A5))+(A3*A1*(~A2)*A6*(~A4)*A5)+(A3*A1*(~A2)*(~A6)*A5)+(A3*(~A1)*A2*A4)+(A3*(~A1)*(~A2)*A6*A4*(~A5))+(A3*(~A1)*(~A2)*A6*(~A4)*A5)+(A3*(~A1)*(~A2)*(~A6)*A5)+((~A3)*A1*A2*(~A4))+((~A3)*A1*(~A2)*A6*A4*(~A5))+((~A3)*A1*(~A2)*A6*(~A4)*A5)+((~A3)*A1*(~A2)*(~A6)*A5)+((~A3)*(~A1)*(~A2)*A6*A4*(~A5))+((~A3)*(~A1)*(~A2)*A6*(~A4)*A5)+((~A3)*(~A1)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X35Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A6)+(A1*A2*(~A5)*(~A6)*A4)+(A1*(~A2)*A5*A6*(~A4))+(A1*(~A2)*A5*(~A6)*A4)+(A1*(~A2)*(~A5)*A6*A4)+((~A1)*A2*(~A5)*A6)+((~A1)*A2*(~A5)*(~A6)*A4)+((~A1)*(~A2)*A5*A6*(~A4))+((~A1)*(~A2)*A5*(~A6)*A4)+((~A1)*(~A2)*(~A5)*A6*A4) , 
NAME: SLICE_X35Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X30Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1)) , 
NAME: SLICE_X30Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A1)+(A3*(~A2)*A6*A1)+(A3*(~A2)*A6*(~A1)*A4)+(A3*(~A2)*(~A6)*(~A1)*A4)+((~A3)*A2*A6*(~A1))+((~A3)*(~A2)*A6*A1)+((~A3)*(~A2)*A6*(~A1)*A4)+((~A3)*(~A2)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X41Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X33Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)*A2) , 
NAME: SLICE_X33Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X33Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2)+(A3*A4*(~A2)*A1)+(A3*(~A4)*A5*A2)+(A3*(~A4)*A5*(~A2)*A1)+(A3*(~A4)*(~A5)*(~A2)*A1)+((~A3)*A4*A5*(~A2)*A1)+((~A3)*A4*(~A5)*A2)+((~A3)*A4*(~A5)*(~A2)*A1)+((~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X37Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4))) , 
NAME: SLICE_X34Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5*A1*(~A6))+(A4*A3*(~A2)*A5*(~A1)*A6)+(A4*A3*(~A2)*(~A5)*A6)+(A4*(~A3)*A2*A1)+(A4*(~A3)*(~A2)*A5*A1*(~A6))+(A4*(~A3)*(~A2)*A5*(~A1)*A6)+(A4*(~A3)*(~A2)*(~A5)*A6)+((~A4)*A3*A2*(~A1))+((~A4)*A3*(~A2)*A5*A1*(~A6))+((~A4)*A3*(~A2)*A5*(~A1)*A6)+((~A4)*A3*(~A2)*(~A5)*A6)+((~A4)*(~A3)*(~A2)*A5*A1*(~A6))+((~A4)*(~A3)*(~A2)*A5*(~A1)*A6)+((~A4)*(~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X34Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6)+(A3*A2*(~A5)*(~A6)*A4)+(A3*(~A2)*A5*A6*(~A4))+(A3*(~A2)*A5*(~A6)*A4)+(A3*(~A2)*(~A5)*A6*A4)+((~A3)*A2*(~A5)*A6)+((~A3)*A2*(~A5)*(~A6)*A4)+((~A3)*(~A2)*A5*A6*(~A4))+((~A3)*(~A2)*A5*(~A6)*A4)+((~A3)*(~A2)*(~A5)*A6*A4) , 
NAME: SLICE_X34Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A5*A4) , 
NAME: SLICE_X34Y94/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X33Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X33Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3)+(A1*(~A2)*A4*A3)+(A1*(~A2)*A4*(~A3)*A6)+(A1*(~A2)*(~A4)*(~A3)*A6)+((~A1)*A2*A4*(~A3))+((~A1)*(~A2)*A4*A3)+((~A1)*(~A2)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X36Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*(~A6)) , 
NAME: SLICE_X35Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*(~A2)) , 
NAME: SLICE_X35Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X35Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))+((~A2)*A4)) , 
NAME: SLICE_X35Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A6)+(A5*(~A2)*A1*A4)+(A5*(~A2)*A1*(~A4)*A6)+(A5*(~A2)*(~A1)*(~A4)*A6)+((~A5)*A2*A1*(~A4)*A6)+((~A5)*A2*(~A1)*A4)+((~A5)*A2*(~A1)*(~A4)*A6)+((~A5)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X36Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X36Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A6*A5*(~A1))+(A3*A2*(~A4)*A6*(~A5)*A1)+(A3*A2*(~A4)*(~A6)*A1)+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*A6*A5*(~A1))+(A3*(~A2)*(~A4)*A6*(~A5)*A1)+(A3*(~A2)*(~A4)*(~A6)*A1)+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A6*A5*(~A1))+((~A3)*A2*(~A4)*A6*(~A5)*A1)+((~A3)*A2*(~A4)*(~A6)*A1)+((~A3)*(~A2)*(~A4)*A6*A5*(~A1))+((~A3)*(~A2)*(~A4)*A6*(~A5)*A1)+((~A3)*(~A2)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X34Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A3)+(A2*A4*(~A5)*(~A3)*A1)+(A2*(~A4)*A5*A3*(~A1))+(A2*(~A4)*A5*(~A3)*A1)+(A2*(~A4)*(~A5)*A3*A1)+((~A2)*A4*(~A5)*A3)+((~A2)*A4*(~A5)*(~A3)*A1)+((~A2)*(~A4)*A5*A3*(~A1))+((~A2)*(~A4)*A5*(~A3)*A1)+((~A2)*(~A4)*(~A5)*A3*A1) , 
NAME: SLICE_X34Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5*A2*A1)) , 
NAME: SLICE_X34Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)) , 
NAME: SLICE_X35Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X38Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A6)+(A2*(~A4)*A3*A6)+(A2*(~A4)*A3*(~A6)*A1)+(A2*(~A4)*(~A3)*(~A6)*A1)+((~A2)*A4*A3*(~A6))+((~A2)*(~A4)*A3*A6)+((~A2)*(~A4)*A3*(~A6)*A1)+((~A2)*(~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X38Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A5)+(A4*(~A2)*A1*A6)+(A4*(~A2)*A1*(~A6)*A5)+(A4*(~A2)*(~A1)*(~A6)*A5)+((~A4)*A2*A1*(~A6)*A5)+((~A4)*A2*(~A1)*A6)+((~A4)*A2*(~A1)*(~A6)*A5)+((~A4)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X30Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X30Y100/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X30Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5*A6*(~A1))+(A4*A3*(~A2)*A5*(~A6)*A1)+(A4*A3*(~A2)*(~A5)*A1)+(A4*(~A3)*A2*A6)+(A4*(~A3)*(~A2)*A5*A6*(~A1))+(A4*(~A3)*(~A2)*A5*(~A6)*A1)+(A4*(~A3)*(~A2)*(~A5)*A1)+((~A4)*A3*A2*(~A6))+((~A4)*A3*(~A2)*A5*A6*(~A1))+((~A4)*A3*(~A2)*A5*(~A6)*A1)+((~A4)*A3*(~A2)*(~A5)*A1)+((~A4)*(~A3)*(~A2)*A5*A6*(~A1))+((~A4)*(~A3)*(~A2)*A5*(~A6)*A1)+((~A4)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X30Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A1)+(A5*A3*(~A6)*(~A1)*A2)+(A5*(~A3)*A6*A1*(~A2))+(A5*(~A3)*A6*(~A1)*A2)+(A5*(~A3)*(~A6)*A1*A2)+((~A5)*A3*(~A6)*A1)+((~A5)*A3*(~A6)*(~A1)*A2)+((~A5)*(~A3)*A6*A1*(~A2))+((~A5)*(~A3)*A6*(~A1)*A2)+((~A5)*(~A3)*(~A6)*A1*A2) , 
NAME: SLICE_X30Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*A6)+(A4*(~A3)*(~A2)*(~A5)*A6)+((~A4)*A3*A2*(~A5))+((~A4)*(~A3)*A2*A5)+((~A4)*(~A3)*A2*(~A5)*A6)+((~A4)*(~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X30Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A2)+(A3*(~A4)*A1*A6)+(A3*(~A4)*A1*(~A6)*A2)+(A3*(~A4)*(~A1)*(~A6)*A2)+((~A3)*A4*A1*(~A6)*A2)+((~A3)*A4*(~A1)*A6)+((~A3)*A4*(~A1)*(~A6)*A2)+((~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X30Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*A1*(~A3)) , 
NAME: SLICE_X31Y98/A5LUT, 
TYPE: LUT5, 

SLICE_X34Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1*A2*A6*(~A3))+(A5*(~A4)*A1*A2*(~A6)*A3)+(A5*(~A4)*A1*(~A2)*A3)+(A5*(~A4)*(~A1)*A3)+((~A5)*(~A4)*A1*A2*A6*(~A3))+((~A5)*(~A4)*A1*A2*(~A6)*A3)+((~A5)*(~A4)*A1*(~A2)*A3)+((~A5)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X34Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A6)+(A5*A4*(~A3)*(~A6)*A2)+(A5*(~A4)*A3*A6*(~A2))+(A5*(~A4)*A3*(~A6)*A2)+(A5*(~A4)*(~A3)*A6*A2)+((~A5)*A4*(~A3)*A6)+((~A5)*A4*(~A3)*(~A6)*A2)+((~A5)*(~A4)*A3*A6*(~A2))+((~A5)*(~A4)*A3*(~A6)*A2)+((~A5)*(~A4)*(~A3)*A6*A2) , 
NAME: SLICE_X34Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2)) , 
NAME: SLICE_X35Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*(~A6)*(~A3)*(~A4))+((~A1)*A2*(~A3)*(~A4))+((~A1)*(~A2)*(~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X33Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A5))+(A4*(~A3))+((~A4))) , 
NAME: SLICE_X32Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A3)+((~A5)*A4*(~A3))) , 
NAME: SLICE_X31Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+((~A1)*A4*A2)+((~A1)*A4*(~A2)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X34Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A1*A4*(~A5)*(~A2))) , 
NAME: SLICE_X39Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A3)+(A4*A6*(~A1)*(~A3)*A2)+(A4*(~A6)*A1*A3*(~A2))+(A4*(~A6)*A1*(~A3)*A2)+(A4*(~A6)*(~A1)*A3*A2)+((~A4)*A6*(~A1)*A3)+((~A4)*A6*(~A1)*(~A3)*A2)+((~A4)*(~A6)*A1*A3*(~A2))+((~A4)*(~A6)*A1*(~A3)*A2)+((~A4)*(~A6)*(~A1)*A3*A2) , 
NAME: SLICE_X34Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X35Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X30Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5*(~A6))+(A3*A1*A2*(~A5)*A6)+(A3*A1*(~A2)*A6)+(A3*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X30Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A3*A6*A4) , 
NAME: SLICE_X34Y94/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A3)+(A1*(~A6)*A2*A3)+(A1*(~A6)*A2*(~A3)*A5)+(A1*(~A6)*(~A2)*(~A3)*A5)+((~A1)*A6*A2*(~A3))+((~A1)*(~A6)*A2*A3)+((~A1)*(~A6)*A2*(~A3)*A5)+((~A1)*(~A6)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X31Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X35Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X35Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X35Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X33Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X33Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X33Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X33Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A4)+(A2*A1*(~A5)*(~A4)*(~A3))+(A2*(~A1))+((~A2)*A1*A5*A6*A4*(~A3))+((~A2)*A1*A5*(~A6)*A4*(~A3))+((~A2)*A1*A5*(~A6)*(~A4))+((~A2)*A1*(~A5))+((~A2)*(~A1)) , 
NAME: SLICE_X33Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A4*A3)+((~A2)*(~A5)*(~A4)*A3*A6*A1)+((~A2)*(~A5)*(~A4)*A3*(~A6))+((~A2)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X33Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A1)+(A6*(~A3)*A5*A2)+(A6*(~A3)*A5*(~A2)*A1)+(A6*(~A3)*(~A5)*(~A2)*A1)+((~A6)*A3*A5*(~A2)*A1)+((~A6)*A3*(~A5)*A2)+((~A6)*A3*(~A5)*(~A2)*A1)+((~A6)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X31Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A4)) , 
NAME: SLICE_X32Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A4*(~A5))) , 
NAME: SLICE_X32Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A4)*A3)+(A1*(~A5)*A6*(~A4)*A3)+(A1*(~A5)*(~A6)*A2*(~A4)*A3)+(A1*(~A5)*(~A6)*(~A2)*A4)+(A1*(~A5)*(~A6)*(~A2)*(~A4)*A3)+((~A1)*(~A4)*A3) , 
NAME: SLICE_X33Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6*A4)+(A2*(~A1)*A6*(~A4)*A5)+(A2*(~A1)*(~A6)*(~A4)*A5)+((~A2)*(~A1)*A6*A4)+((~A2)*(~A1)*A6*(~A4)*A5)+((~A2)*(~A1)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X35Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5*A4)+(A3*(~A2)*A5*(~A4)*(~A1))+(A3*(~A2)*(~A5)*(~A1))+((~A3)*(~A2)*A5*A4)+((~A3)*(~A2)*A5*(~A4)*(~A1))+((~A3)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X36Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X36Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X36Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X36Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X36Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*(~A2)*A4) , 
NAME: SLICE_X37Y94/C5LUT, 
TYPE: LUT5, 

SLICE_X36Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X36Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X36Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X36Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X36Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2*A4*A1*A3*(~A6))+((~A5)*A2*A4*(~A1)*A3*(~A6))+((~A5)*A2*A4*(~A1)*(~A3))+((~A5)*A2*(~A4)*A3*(~A6))+((~A5)*(~A2)*A4*A1*A3*(~A6))+((~A5)*(~A2)*A4*(~A1)*A3*(~A6))+((~A5)*(~A2)*A4*(~A1)*(~A3))+((~A5)*(~A2)*(~A4)*A3*(~A6))+((~A5)*(~A2)*(~A4)*(~A3)) , 
NAME: SLICE_X38Y100/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y97/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2)+(A3*A4*(~A2)*A1)+(A3*(~A4)*A5*A2)+(A3*(~A4)*A5*(~A2)*A1)+(A3*(~A4)*(~A5)*(~A2)*A1)+((~A3)*A4*(~A2)*A1)+((~A3)*(~A4)*A5*A2)+((~A3)*(~A4)*A5*(~A2)*A1)+((~A3)*(~A4)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X36Y97/C5LUT, 
TYPE: LUT5, 

SLICE_X36Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*(~A5))+((~A3)*(~A5))) , 
NAME: SLICE_X36Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A3*A5*A4*(~A2))+((~A1)*A6*A3*(~A5)*A4*(~A2))+((~A1)*A6*A3*(~A5)*(~A4))+((~A1)*A6*(~A3)*A4*(~A2))+((~A1)*(~A6)*A3*A5*A4*(~A2))+((~A1)*(~A6)*A3*(~A5)*A4*(~A2))+((~A1)*(~A6)*A3*(~A5)*(~A4))+((~A1)*(~A6)*(~A3)*A4*(~A2))+((~A1)*(~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X36Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A4)+(A6*(~A1)*A2*A5)+(A6*(~A1)*A2*(~A5)*A4)+(A6*(~A1)*(~A2)*(~A5)*A4)+((~A6)*A1*(~A5)*A4)+((~A6)*(~A1)*A2*A5)+((~A6)*(~A1)*A2*(~A5)*A4)+((~A6)*(~A1)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X38Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A2))+((~A5)*(~A2))) , 
NAME: SLICE_X38Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A6*A4*A3*A2*(~A1))+((~A5)*A6*A4*(~A3)*A2*(~A1))+((~A5)*A6*A4*(~A3)*(~A2))+((~A5)*A6*(~A4)*A2*(~A1))+((~A5)*(~A6)*A4*A3*A2*(~A1))+((~A5)*(~A6)*A4*(~A3)*A2*(~A1))+((~A5)*(~A6)*A4*(~A3)*(~A2))+((~A5)*(~A6)*(~A4)*A2*(~A1))+((~A5)*(~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X38Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X37Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*(~A2))+((~A5)*(~A2))) , 
NAME: SLICE_X37Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*A6*A1*A2*(~A4))+((~A3)*A5*A6*(~A1)*A2*(~A4))+((~A3)*A5*A6*(~A1)*(~A2))+((~A3)*A5*(~A6)*A2*(~A4))+((~A3)*(~A5)*A6*A1*A2*(~A4))+((~A3)*(~A5)*A6*(~A1)*A2*(~A4))+((~A3)*(~A5)*A6*(~A1)*(~A2))+((~A3)*(~A5)*(~A6)*A2*(~A4))+((~A3)*(~A5)*(~A6)*(~A2)) , 
NAME: SLICE_X38Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A1)+(A4*(~A2)*A5*A6)+(A4*(~A2)*A5*(~A6)*A1)+(A4*(~A2)*(~A5)*(~A6)*A1)+((~A4)*A2*(~A6)*A1)+((~A4)*(~A2)*A5*A6)+((~A4)*(~A2)*A5*(~A6)*A1)+((~A4)*(~A2)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X34Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X36Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X36Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X36Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X36Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*(~A5))+((~A3)*(~A5)) , 
NAME: SLICE_X34Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A2*A4*A6*(~A3))+((~A1)*A5*A2*(~A4)*A6*(~A3))+((~A1)*A5*A2*(~A4)*(~A6))+((~A1)*A5*(~A2)*A6*(~A3))+((~A1)*(~A5)*A2*A4*A6*(~A3))+((~A1)*(~A5)*A2*(~A4)*A6*(~A3))+((~A1)*(~A5)*A2*(~A4)*(~A6))+((~A1)*(~A5)*(~A2)*A6*(~A3))+((~A1)*(~A5)*(~A2)*(~A6)) , 
NAME: SLICE_X38Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A5)+(A3*(~A4)*A6*A1)+(A3*(~A4)*A6*(~A1)*A5)+(A3*(~A4)*(~A6)*(~A1)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A6*A1)+((~A3)*(~A4)*A6*(~A1)*A5)+((~A3)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X37Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*(~A1))+((~A5)*(~A1)) , 
NAME: SLICE_X37Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X37Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*A4*A6*A2*(~A1))+((~A3)*A5*A4*(~A6)*A2*(~A1))+((~A3)*A5*A4*(~A6)*(~A2))+((~A3)*A5*(~A4)*A2*(~A1))+((~A3)*(~A5)*A4*A6*A2*(~A1))+((~A3)*(~A5)*A4*(~A6)*A2*(~A1))+((~A3)*(~A5)*A4*(~A6)*(~A2))+((~A3)*(~A5)*(~A4)*A2*(~A1))+((~A3)*(~A5)*(~A4)*(~A2)) , 
NAME: SLICE_X37Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A6)+(A4*(~A1)*A2*A3)+(A4*(~A1)*A2*(~A3)*A6)+(A4*(~A1)*(~A2)*(~A3)*A6)+((~A4)*A1*(~A3)*A6)+((~A4)*(~A1)*A2*A3)+((~A4)*(~A1)*A2*(~A3)*A6)+((~A4)*(~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X38Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*(~A1))+((~A5)*(~A1)) , 
NAME: SLICE_X38Y103/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4*A2*A5*A6*(~A1))+((~A3)*A4*A2*(~A5)*A6*(~A1))+((~A3)*A4*A2*(~A5)*(~A6))+((~A3)*A4*(~A2)*A6*(~A1))+((~A3)*(~A4)*A2*A5*A6*(~A1))+((~A3)*(~A4)*A2*(~A5)*A6*(~A1))+((~A3)*(~A4)*A2*(~A5)*(~A6))+((~A3)*(~A4)*(~A2)*A6*(~A1))+((~A3)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X38Y102/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)*A4*A5*(~A3)*(~A1))+((~A2)*A6*(~A3)*(~A1))+((~A2)*(~A6)*A4*A5*(~A3)*(~A1)) , 
NAME: SLICE_X33Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X36Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X36Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X36Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A3)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A3)+(A1*(~A2)*(~A4)*(~A6)*A3)+((~A1)*A2*(~A6)*A3)+((~A1)*(~A2)*A4*A6)+((~A1)*(~A2)*A4*(~A6)*A3)+((~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X34Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A5)+(A1*A4*A2*(~A5)*A3)+(A1*A4*(~A2))+(A1*(~A4))+((~A1)*A6*A4*A2*(~A5))+((~A1)*A6*A4*(~A2)*A5)+((~A1)*A6*A4*(~A2)*(~A5)*(~A3))+((~A1)*A6*(~A4)*A2*A5*A3)+((~A1)*A6*(~A4)*A2*(~A5))+((~A1)*A6*(~A4)*(~A2)*A5)+((~A1)*A6*(~A4)*(~A2)*(~A5)*(~A3))+((~A1)*(~A6)*A4*A2*A5*(~A3))+((~A1)*(~A6)*A4*A2*(~A5))+((~A1)*(~A6)*A4*(~A2)*A5)+((~A1)*(~A6)*A4*(~A2)*(~A5)*(~A3))+((~A1)*(~A6)*(~A4)*A2)+((~A1)*(~A6)*(~A4)*(~A2)*A5)+((~A1)*(~A6)*(~A4)*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X32Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*A1*A5*(~A2))+((~A6)*(~A4)*A1*(~A5)*A3*(~A2))+((~A6)*(~A4)*(~A1)*(~A5)*A3*(~A2)) , 
NAME: SLICE_X31Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*(~A1))+((~A3)*(~A1)) , 
NAME: SLICE_X36Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A5*(~A2)) , 
NAME: SLICE_X32Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*(~A4)*(~A2)*(~A5))+((~A3)*(~A6)*A1*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X31Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5*A4*A1*A6*(~A3))+((~A2)*A5*A4*(~A1)*A6*(~A3))+((~A2)*A5*A4*(~A1)*(~A6))+((~A2)*A5*(~A4)*A6*(~A3))+((~A2)*(~A5)*A4*A1*A6*(~A3))+((~A2)*(~A5)*A4*(~A1)*A6*(~A3))+((~A2)*(~A5)*A4*(~A1)*(~A6))+((~A2)*(~A5)*(~A4)*A6*(~A3))+((~A2)*(~A5)*(~A4)*(~A6)) , 
NAME: SLICE_X36Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A2)+(A1*A3*(~A2)*A4)+(A1*(~A3)*A5*A2)+(A1*(~A3)*A5*(~A2)*A4)+(A1*(~A3)*(~A5)*(~A2)*A4)+((~A1)*A3*(~A2)*A4)+((~A1)*(~A3)*A5*A2)+((~A1)*(~A3)*A5*(~A2)*A4)+((~A1)*(~A3)*(~A5)*(~A2)*A4)) , 
NAME: SLICE_X36Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1*A2)+(A4*(~A3)*A1*(~A2)*A5)+(A4*(~A3)*(~A1)*(~A2)*A5)+((~A4)*(~A3)*A1*A2)+((~A4)*(~A3)*A1*(~A2)*A5)+((~A4)*(~A3)*(~A1)*(~A2)*A5)) , 
NAME: SLICE_X36Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A3*A6)+(A2*A5*(~A4)*(~A3))+(A2*(~A5)*A4*A6)+(A2*(~A5)*(~A4)*A3*A6)+(A2*(~A5)*(~A4)*(~A3))+((~A2)*A5*A4*(~A6))+((~A2)*A5*(~A4)*(~A3)*(~A6))+((~A2)*(~A5)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X36Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A6)+(A2*(~A3)*A4*A6)+(A2*(~A3)*A4*(~A6)*A1)+(A2*(~A3)*(~A4)*(~A6)*A1)+((~A2)*A3*A4*(~A6))+((~A2)*(~A3)*A4*A6)+((~A2)*(~A3)*A4*(~A6)*A1)+((~A2)*(~A3)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X40Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A3)+(A5*(~A2)*A4*A1)+(A5*(~A2)*A4*(~A1)*A3)+(A5*(~A2)*(~A4)*(~A1)*A3)+((~A5)*A2*A4*(~A1)*A3)+((~A5)*A2*(~A4)*A1)+((~A5)*A2*(~A4)*(~A1)*A3)+((~A5)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X40Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A5)+(A6*A3*(~A2)*(~A5)*A4)+(A6*(~A3)*A2*A4)+(A6*(~A3)*(~A2)*A5)+(A6*(~A3)*(~A2)*(~A5)*A4)+((~A6)*A3*A2*(~A4))+((~A6)*A3*(~A2)*A5*(~A4))+((~A6)*(~A3)*(~A2)*A5*(~A4)) , 
NAME: SLICE_X40Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A1)+(A3*(~A4)*A6*A1)+(A3*(~A4)*A6*(~A1)*A5)+(A3*(~A4)*(~A6)*(~A1)*A5)+((~A3)*A4*A6*(~A1))+((~A3)*(~A4)*A6*A1)+((~A3)*(~A4)*A6*(~A1)*A5)+((~A3)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X38Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A4)+(A2*(~A5)*A6*A1)+(A2*(~A5)*A6*(~A1)*A4)+(A2*(~A5)*(~A6)*(~A1)*A4)+((~A2)*A5*A6*(~A1)*A4)+((~A2)*A5*(~A6)*A1)+((~A2)*A5*(~A6)*(~A1)*A4)+((~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X38Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A5)+(A2*A4*(~A3)*(~A5)*A1)+(A2*(~A4)*A3*A1)+(A2*(~A4)*(~A3)*A5)+(A2*(~A4)*(~A3)*(~A5)*A1)+((~A2)*A4*A3*(~A1))+((~A2)*A4*(~A3)*A5*(~A1))+((~A2)*(~A4)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X38Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A6)+(A2*(~A4)*A1*A6)+(A2*(~A4)*A1*(~A6)*A3)+(A2*(~A4)*(~A1)*(~A6)*A3)+((~A2)*A4*A1*(~A6))+((~A2)*(~A4)*A1*A6)+((~A2)*(~A4)*A1*(~A6)*A3)+((~A2)*(~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X40Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A5)+(A4*(~A6)*A3*A1)+(A4*(~A6)*A3*(~A1)*A5)+(A4*(~A6)*(~A3)*(~A1)*A5)+((~A4)*A6*A3*(~A1)*A5)+((~A4)*A6*(~A3)*A1)+((~A4)*A6*(~A3)*(~A1)*A5)+((~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X38Y94/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4)+(A2*A5*(~A3)*(~A4)*A1)+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*A4)+(A2*(~A5)*(~A3)*(~A4)*A1)+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A4*(~A1))+((~A2)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X38Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A5)+(A2*(~A6)*A1*A5)+(A2*(~A6)*A1*(~A5)*A4)+(A2*(~A6)*(~A1)*(~A5)*A4)+((~A2)*A6*A1*(~A5))+((~A2)*(~A6)*A1*A5)+((~A2)*(~A6)*A1*(~A5)*A4)+((~A2)*(~A6)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X34Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A2)+(A3*(~A4)*A1*A6)+(A3*(~A4)*A1*(~A6)*A2)+(A3*(~A4)*(~A1)*(~A6)*A2)+((~A3)*A4*A1*(~A6)*A2)+((~A3)*A4*(~A1)*A6)+((~A3)*A4*(~A1)*(~A6)*A2)+((~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X36Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*A1*(~A4)*A6)+(A2*A1*(~A4)*(~A6)*A3)+(A2*(~A1)*A4*A3)+(A2*(~A1)*(~A4)*A6)+(A2*(~A1)*(~A4)*(~A6)*A3)+((~A2)*A1*A4*(~A3))+((~A2)*A1*(~A4)*A6*(~A3))+((~A2)*(~A1)*(~A4)*A6*(~A3)) , 
NAME: SLICE_X37Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)) , 
NAME: SLICE_X37Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*(~A2)) , 
NAME: SLICE_X37Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+((~A2)*(~A1)) , 
NAME: SLICE_X37Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*(~A2)) , 
NAME: SLICE_X37Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1))+((~A2)*A1)) , 
NAME: SLICE_X37Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A3)+(A2*(~A5)*A1*A3)+(A2*(~A5)*A1*(~A3)*A6)+(A2*(~A5)*(~A1)*(~A3)*A6)+((~A2)*A5*A1*(~A3))+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*A1*(~A3)*A6)+((~A2)*(~A5)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X34Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A5)+(A6*(~A1)*A3*A4)+(A6*(~A1)*A3*(~A4)*A5)+(A6*(~A1)*(~A3)*(~A4)*A5)+((~A6)*A1*A3*(~A4)*A5)+((~A6)*A1*(~A3)*A4)+((~A6)*A1*(~A3)*(~A4)*A5)+((~A6)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X34Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A2)+(A1*A6*(~A5)*(~A2)*A3)+(A1*(~A6)*A5*A3)+(A1*(~A6)*(~A5)*A2)+(A1*(~A6)*(~A5)*(~A2)*A3)+((~A1)*A6*A5*(~A3))+((~A1)*A6*(~A5)*A2*(~A3))+((~A1)*(~A6)*(~A5)*A2*(~A3)) , 
NAME: SLICE_X36Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A4)+(A2*(~A3)*A6*A4)+(A2*(~A3)*A6*(~A4)*A1)+(A2*(~A3)*(~A6)*(~A4)*A1)+((~A2)*A3*A6*(~A4))+((~A2)*(~A3)*A6*A4)+((~A2)*(~A3)*A6*(~A4)*A1)+((~A2)*(~A3)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X32Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*A4)+(A6*(~A2)*A1*A3)+(A6*(~A2)*A1*(~A3)*A4)+(A6*(~A2)*(~A1)*(~A3)*A4)+((~A6)*A2*A1*(~A3)*A4)+((~A6)*A2*(~A1)*A3)+((~A6)*A2*(~A1)*(~A3)*A4)+((~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X32Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A1)+(A3*A6*(~A2)*(~A1)*A4)+(A3*(~A6)*A2*A4)+(A3*(~A6)*(~A2)*A1)+(A3*(~A6)*(~A2)*(~A1)*A4)+((~A3)*A6*A2*(~A4))+((~A3)*A6*(~A2)*A1*(~A4))+((~A3)*(~A6)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X34Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X31Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)*A6*A5*(~A2)*(~A3))+((~A1)*A4*(~A2)*(~A3))+((~A1)*(~A4)*A6*A5*(~A2)*(~A3)) , 
NAME: SLICE_X31Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A2)+(A1*A5*(~A4)*(~A2)*A3)+(A1*(~A5)*A4*A3)+(A1*(~A5)*(~A4)*A2)+(A1*(~A5)*(~A4)*(~A2)*A3)+((~A1)*A5*A4*(~A3))+((~A1)*A5*(~A4)*A2*(~A3))+((~A1)*(~A5)*(~A4)*A2*(~A3)) , 
NAME: SLICE_X32Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A3*A2*A5*A1*(~A4)) , 
NAME: SLICE_X32Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X37Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X37Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*(~A1))) , 
NAME: SLICE_X37Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A2)+(A6*(~A4)*A3*A2)+(A6*(~A4)*A3*(~A2)*A1)+(A6*(~A4)*(~A3)*(~A2)*A1)+((~A6)*A4*A3*(~A2))+((~A6)*(~A4)*A3*A2)+((~A6)*(~A4)*A3*(~A2)*A1)+((~A6)*(~A4)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X31Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A1)+(A6*A5*A2*(~A1)*A3)+(A6*A5*(~A2))+(A6*(~A5))+((~A6)*A4*A5*A2*(~A1))+((~A6)*A4*A5*(~A2)*A1)+((~A6)*A4*A5*(~A2)*(~A1)*(~A3))+((~A6)*A4*(~A5)*A2*A1*A3)+((~A6)*A4*(~A5)*A2*(~A1))+((~A6)*A4*(~A5)*(~A2)*A1)+((~A6)*A4*(~A5)*(~A2)*(~A1)*(~A3))+((~A6)*(~A4)*A5*A2*A1*(~A3))+((~A6)*(~A4)*A5*A2*(~A1))+((~A6)*(~A4)*A5*(~A2)*A1)+((~A6)*(~A4)*A5*(~A2)*(~A1)*(~A3))+((~A6)*(~A4)*(~A5)*A2)+((~A6)*(~A4)*(~A5)*(~A2)*A1)+((~A6)*(~A4)*(~A5)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X32Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*A5*A1*(~A2))+((~A4)*(~A6)*A5*(~A1)*A3*(~A2))+((~A4)*(~A6)*(~A5)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X31Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A6)+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A6)+(A1*(~A5)*(~A3)*(~A4)*A6)+((~A1)*A5*A3*(~A4)*A6)+((~A1)*A5*(~A3)*A4)+((~A1)*A5*(~A3)*(~A4)*A6)+((~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X32Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X32Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*(~A2)) , 
NAME: SLICE_X32Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X31Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2*(~A6)*A5*(~A1))+((~A3)*(~A4)*A2*(~A6)*A5*(~A1)) , 
NAME: SLICE_X31Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X30Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A1*A2*A3*(~A4)*(~A6)) , 
NAME: SLICE_X30Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A4)+(A6*A5*(~A3)*A1*A4)+(A6*A5*(~A3)*(~A1))+(A6*(~A5)*A2*A3*A4)+(A6*(~A5)*A2*(~A3)*A1*A4)+(A6*(~A5)*A2*(~A3)*(~A1))+(A6*(~A5)*(~A2)*A3*A4)+(A6*(~A5)*(~A2)*(~A3)*A1*A4)+((~A6)*A5*A3*A4)+((~A6)*A5*(~A3)*A1*A4)+((~A6)*(~A5)*A2*A3*A4)+((~A6)*(~A5)*A2*(~A3)*A1*A4)+((~A6)*(~A5)*A2*(~A3)*(~A1))+((~A6)*(~A5)*(~A2)*A3*A4)+((~A6)*(~A5)*(~A2)*(~A3)*A1*A4) , 
NAME: SLICE_X40Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X40Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X40Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X40Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X40Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X40Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3)+(A1*A2*(~A4)*(~A3)*A6)+(A1*(~A2)*A4*A6)+(A1*(~A2)*(~A4)*A3)+(A1*(~A2)*(~A4)*(~A3)*A6)+((~A1)*A2*A4*(~A6))+((~A1)*A2*(~A4)*A3*(~A6))+((~A1)*(~A2)*(~A4)*A3*(~A6)) , 
NAME: SLICE_X40Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X40Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5)+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A5)+(A4*(~A3)*(~A6)*(~A2)*A5)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A5)+((~A4)*(~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X41Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A3*A5)+(A6*A2*(~A4)*A3*(~A5)*A1)+(A6*A2*(~A4)*(~A3)*(~A5)*A1)+(A6*(~A2)*A4*A5)+(A6*(~A2)*(~A4)*A3*A5)+(A6*(~A2)*(~A4)*A3*(~A5)*A1)+(A6*(~A2)*(~A4)*(~A3)*(~A5)*A1)+((~A6)*A2*A4*(~A5))+((~A6)*A2*(~A4)*A3*A5)+((~A6)*A2*(~A4)*A3*(~A5)*A1)+((~A6)*A2*(~A4)*(~A3)*(~A5)*A1)+((~A6)*(~A2)*(~A4)*A3*A5)+((~A6)*(~A2)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X41Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X40Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X40Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A4)+(A6*A1*(~A5)*A2*A4)+(A6*A1*(~A5)*(~A2))+(A6*(~A1)*A3*A5*A4)+(A6*(~A1)*A3*(~A5)*A2*A4)+(A6*(~A1)*A3*(~A5)*(~A2))+(A6*(~A1)*(~A3)*A5*A4)+(A6*(~A1)*(~A3)*(~A5)*A2*A4)+((~A6)*A1*A5*A4)+((~A6)*A1*(~A5)*A2*A4)+((~A6)*(~A1)*A3*A5*A4)+((~A6)*(~A1)*A3*(~A5)*A2*A4)+((~A6)*(~A1)*A3*(~A5)*(~A2))+((~A6)*(~A1)*(~A3)*A5*A4)+((~A6)*(~A1)*(~A3)*(~A5)*A2*A4) , 
NAME: SLICE_X39Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A2)+(A4*A3*(~A6)*(~A2)*A1)+(A4*(~A3)*A6*A1)+(A4*(~A3)*(~A6)*A2)+(A4*(~A3)*(~A6)*(~A2)*A1)+((~A4)*A3*A6*(~A1))+((~A4)*A3*(~A6)*A2*(~A1))+((~A4)*(~A3)*(~A6)*A2*(~A1)) , 
NAME: SLICE_X38Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A3)+(A6*(~A1)*A2*A4)+(A6*(~A1)*A2*(~A4)*A3)+(A6*(~A1)*(~A2)*(~A4)*A3)+((~A6)*A1*(~A4)*A3)+((~A6)*(~A1)*A2*A4)+((~A6)*(~A1)*A2*(~A4)*A3)+((~A6)*(~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X42Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A5*A1)+(A4*A6*(~A3)*A5*(~A1)*A2)+(A4*A6*(~A3)*(~A5)*(~A1)*A2)+(A4*(~A6)*A3*A1)+(A4*(~A6)*(~A3)*A5*A1)+(A4*(~A6)*(~A3)*A5*(~A1)*A2)+(A4*(~A6)*(~A3)*(~A5)*(~A1)*A2)+((~A4)*A6*A3*(~A1))+((~A4)*A6*(~A3)*A5*A1)+((~A4)*A6*(~A3)*A5*(~A1)*A2)+((~A4)*A6*(~A3)*(~A5)*(~A1)*A2)+((~A4)*(~A6)*(~A3)*A5*A1)+((~A4)*(~A6)*(~A3)*A5*(~A1)*A2)+((~A4)*(~A6)*(~A3)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X42Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2)+(A6*A1*(~A3)*A4*A2)+(A6*A1*(~A3)*(~A4))+(A6*(~A1)*A5*A3*A2)+(A6*(~A1)*A5*(~A3)*A4*A2)+(A6*(~A1)*A5*(~A3)*(~A4))+(A6*(~A1)*(~A5)*A3*A2)+(A6*(~A1)*(~A5)*(~A3)*A4*A2)+((~A6)*A1*A3*A2)+((~A6)*A1*(~A3)*A4*A2)+((~A6)*(~A1)*A5*A3*A2)+((~A6)*(~A1)*A5*(~A3)*A4*A2)+((~A6)*(~A1)*A5*(~A3)*(~A4))+((~A6)*(~A1)*(~A5)*A3*A2)+((~A6)*(~A1)*(~A5)*(~A3)*A4*A2) , 
NAME: SLICE_X39Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A4)+(A2*A3*(~A6)*(~A4)*A1)+(A2*(~A3)*A6*A1)+(A2*(~A3)*(~A6)*A4)+(A2*(~A3)*(~A6)*(~A4)*A1)+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A4*(~A1))+((~A2)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X38Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A3)+(A5*(~A1)*A4*A2)+(A5*(~A1)*A4*(~A2)*A3)+(A5*(~A1)*(~A4)*(~A2)*A3)+((~A5)*A1*(~A2)*A3)+((~A5)*(~A1)*A4*A2)+((~A5)*(~A1)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X42Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A4*A6)+(A5*A3*(~A1)*A4*(~A6)*A2)+(A5*A3*(~A1)*(~A4)*(~A6)*A2)+(A5*(~A3)*A1*A6)+(A5*(~A3)*(~A1)*A4*A6)+(A5*(~A3)*(~A1)*A4*(~A6)*A2)+(A5*(~A3)*(~A1)*(~A4)*(~A6)*A2)+((~A5)*A3*A1*(~A6))+((~A5)*A3*(~A1)*A4*A6)+((~A5)*A3*(~A1)*A4*(~A6)*A2)+((~A5)*A3*(~A1)*(~A4)*(~A6)*A2)+((~A5)*(~A3)*(~A1)*A4*A6)+((~A5)*(~A3)*(~A1)*A4*(~A6)*A2)+((~A5)*(~A3)*(~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X42Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2)+(A3*A1*(~A4)*A6*A2)+(A3*A1*(~A4)*(~A6))+(A3*(~A1)*A5*A4*A2)+(A3*(~A1)*A5*(~A4)*A6*A2)+(A3*(~A1)*A5*(~A4)*(~A6))+(A3*(~A1)*(~A5)*A4*A2)+(A3*(~A1)*(~A5)*(~A4)*A6*A2)+((~A3)*A1*A4*A2)+((~A3)*A1*(~A4)*A6*A2)+((~A3)*(~A1)*A5*A4*A2)+((~A3)*(~A1)*A5*(~A4)*A6*A2)+((~A3)*(~A1)*A5*(~A4)*(~A6))+((~A3)*(~A1)*(~A5)*A4*A2)+((~A3)*(~A1)*(~A5)*(~A4)*A6*A2) , 
NAME: SLICE_X36Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X43Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))+((~A4)*A2)) , 
NAME: SLICE_X43Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X39Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X39Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X39Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X39Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X40Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X40Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X40Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)*A4) , 
NAME: SLICE_X40Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A6)+(A1*A2*(~A5)*(~A6)*A3)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A6)+(A1*(~A2)*(~A5)*(~A6)*A3)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A6*(~A3))+((~A1)*(~A2)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X37Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A4)+(A5*(~A3)*A6*A1)+(A5*(~A3)*A6*(~A1)*A4)+(A5*(~A3)*(~A6)*(~A1)*A4)+((~A5)*A3*(~A1)*A4)+((~A5)*(~A3)*A6*A1)+((~A5)*(~A3)*A6*(~A1)*A4)+((~A5)*(~A3)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X39Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A4*A5)+(A3*A6*(~A1)*A4*(~A5)*A2)+(A3*A6*(~A1)*(~A4)*(~A5)*A2)+(A3*(~A6)*A1*A5)+(A3*(~A6)*(~A1)*A4*A5)+(A3*(~A6)*(~A1)*A4*(~A5)*A2)+(A3*(~A6)*(~A1)*(~A4)*(~A5)*A2)+((~A3)*A6*A1*(~A5))+((~A3)*A6*(~A1)*A4*A5)+((~A3)*A6*(~A1)*A4*(~A5)*A2)+((~A3)*A6*(~A1)*(~A4)*(~A5)*A2)+((~A3)*(~A6)*(~A1)*A4*A5)+((~A3)*(~A6)*(~A1)*A4*(~A5)*A2)+((~A3)*(~A6)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X39Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X43Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X43Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A3)+(A4*A1*(~A5)*A2*A3)+(A4*A1*(~A5)*(~A2))+(A4*(~A1)*A6*A5*A3)+(A4*(~A1)*A6*(~A5)*A2*A3)+(A4*(~A1)*A6*(~A5)*(~A2))+(A4*(~A1)*(~A6)*A5*A3)+(A4*(~A1)*(~A6)*(~A5)*A2*A3)+((~A4)*A1*A5*A3)+((~A4)*A1*(~A5)*A2*A3)+((~A4)*(~A1)*A6*A5*A3)+((~A4)*(~A1)*A6*(~A5)*A2*A3)+((~A4)*(~A1)*A6*(~A5)*(~A2))+((~A4)*(~A1)*(~A6)*A5*A3)+((~A4)*(~A1)*(~A6)*(~A5)*A2*A3) , 
NAME: SLICE_X35Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X40Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A3)+(A2*A1*(~A6)*(~A3)*A5)+(A2*(~A1)*A6*A5)+(A2*(~A1)*(~A6)*A3)+(A2*(~A1)*(~A6)*(~A3)*A5)+((~A2)*A1*A6*(~A5))+((~A2)*A1*(~A6)*A3*(~A5))+((~A2)*(~A1)*(~A6)*A3*(~A5)) , 
NAME: SLICE_X35Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A4)+(A3*(~A5)*A2*A6)+(A3*(~A5)*A2*(~A6)*A4)+(A3*(~A5)*(~A2)*(~A6)*A4)+((~A3)*A5*(~A6)*A4)+((~A3)*(~A5)*A2*A6)+((~A3)*(~A5)*A2*(~A6)*A4)+((~A3)*(~A5)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X42Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A2*A1)+(A6*A4*(~A3)*A2*(~A1)*A5)+(A6*A4*(~A3)*(~A2)*(~A1)*A5)+(A6*(~A4)*A3*A1)+(A6*(~A4)*(~A3)*A2*A1)+(A6*(~A4)*(~A3)*A2*(~A1)*A5)+(A6*(~A4)*(~A3)*(~A2)*(~A1)*A5)+((~A6)*A4*A3*(~A1))+((~A6)*A4*(~A3)*A2*A1)+((~A6)*A4*(~A3)*A2*(~A1)*A5)+((~A6)*A4*(~A3)*(~A2)*(~A1)*A5)+((~A6)*(~A4)*(~A3)*A2*A1)+((~A6)*(~A4)*(~A3)*A2*(~A1)*A5)+((~A6)*(~A4)*(~A3)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X41Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X40Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X40Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X40Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4)+(A3*A1*(~A2)*A6*A4)+(A3*A1*(~A2)*(~A6))+(A3*(~A1)*A5*A2*A4)+(A3*(~A1)*A5*(~A2)*A6*A4)+(A3*(~A1)*A5*(~A2)*(~A6))+(A3*(~A1)*(~A5)*A2*A4)+(A3*(~A1)*(~A5)*(~A2)*A6*A4)+((~A3)*A1*A2*A4)+((~A3)*A1*(~A2)*A6*A4)+((~A3)*(~A1)*A5*A2*A4)+((~A3)*(~A1)*A5*(~A2)*A6*A4)+((~A3)*(~A1)*A5*(~A2)*(~A6))+((~A3)*(~A1)*(~A5)*A2*A4)+((~A3)*(~A1)*(~A5)*(~A2)*A6*A4) , 
NAME: SLICE_X36Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A4)+(A6*A3*(~A1)*(~A4)*A5)+(A6*(~A3)*A1*A5)+(A6*(~A3)*(~A1)*A4)+(A6*(~A3)*(~A1)*(~A4)*A5)+((~A6)*A3*A1*(~A5))+((~A6)*A3*(~A1)*A4*(~A5))+((~A6)*(~A3)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X36Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3)+(A1*(~A2)*A6*A4)+(A1*(~A2)*A6*(~A4)*A3)+(A1*(~A2)*(~A6)*(~A4)*A3)+((~A1)*A2*(~A4)*A3)+((~A1)*(~A2)*A6*A4)+((~A1)*(~A2)*A6*(~A4)*A3)+((~A1)*(~A2)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X41Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A2*A1)+(A4*A6*(~A3)*A2*(~A1)*A5)+(A4*A6*(~A3)*(~A2)*(~A1)*A5)+(A4*(~A6)*A3*A1)+(A4*(~A6)*(~A3)*A2*A1)+(A4*(~A6)*(~A3)*A2*(~A1)*A5)+(A4*(~A6)*(~A3)*(~A2)*(~A1)*A5)+((~A4)*A6*A3*(~A1))+((~A4)*A6*(~A3)*A2*A1)+((~A4)*A6*(~A3)*A2*(~A1)*A5)+((~A4)*A6*(~A3)*(~A2)*(~A1)*A5)+((~A4)*(~A6)*(~A3)*A2*A1)+((~A4)*(~A6)*(~A3)*A2*(~A1)*A5)+((~A4)*(~A6)*(~A3)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X42Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A1)+(A4*A6*(~A2)*A3*A1)+(A4*A6*(~A2)*(~A3))+(A4*(~A6)*A5*A2*A1)+(A4*(~A6)*A5*(~A2)*A3*A1)+(A4*(~A6)*A5*(~A2)*(~A3))+(A4*(~A6)*(~A5)*A2*A1)+(A4*(~A6)*(~A5)*(~A2)*A3*A1)+((~A4)*A6*A2*A1)+((~A4)*A6*(~A2)*A3*A1)+((~A4)*(~A6)*A5*A2*A1)+((~A4)*(~A6)*A5*(~A2)*A3*A1)+((~A4)*(~A6)*A5*(~A2)*(~A3))+((~A4)*(~A6)*(~A5)*A2*A1)+((~A4)*(~A6)*(~A5)*(~A2)*A3*A1) , 
NAME: SLICE_X38Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A3)+(A1*A4*(~A6)*(~A3)*A5)+(A1*(~A4)*A6*A5)+(A1*(~A4)*(~A6)*A3)+(A1*(~A4)*(~A6)*(~A3)*A5)+((~A1)*A4*A6*(~A5))+((~A1)*A4*(~A6)*A3*(~A5))+((~A1)*(~A4)*(~A6)*A3*(~A5)) , 
NAME: SLICE_X38Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A4)+(A3*(~A2)*A5*A6)+(A3*(~A2)*A5*(~A6)*A4)+(A3*(~A2)*(~A5)*(~A6)*A4)+((~A3)*A2*(~A6)*A4)+((~A3)*(~A2)*A5*A6)+((~A3)*(~A2)*A5*(~A6)*A4)+((~A3)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X41Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A4*A5)+(A6*A3*(~A1)*A4*(~A5)*A2)+(A6*A3*(~A1)*(~A4)*(~A5)*A2)+(A6*(~A3)*A1*A5)+(A6*(~A3)*(~A1)*A4*A5)+(A6*(~A3)*(~A1)*A4*(~A5)*A2)+(A6*(~A3)*(~A1)*(~A4)*(~A5)*A2)+((~A6)*A3*A1*(~A5))+((~A6)*A3*(~A1)*A4*A5)+((~A6)*A3*(~A1)*A4*(~A5)*A2)+((~A6)*A3*(~A1)*(~A4)*(~A5)*A2)+((~A6)*(~A3)*(~A1)*A4*A5)+((~A6)*(~A3)*(~A1)*A4*(~A5)*A2)+((~A6)*(~A3)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X42Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A1)*A2*A5*(~A4))+(A3*(~A6)*(~A4))+((~A3)*A6*(~A1)*A2*A5*(~A4)) , 
NAME: SLICE_X36Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A3*A5)+(A4*A6*(~A1)*A3*(~A5)*A2)+(A4*A6*(~A1)*(~A3)*(~A5)*A2)+(A4*(~A6)*A1*A5)+(A4*(~A6)*(~A1)*A3*A5)+(A4*(~A6)*(~A1)*A3*(~A5)*A2)+(A4*(~A6)*(~A1)*(~A3)*(~A5)*A2)+((~A4)*A6*A1*(~A5))+((~A4)*A6*(~A1)*A3*A5)+((~A4)*A6*(~A1)*A3*(~A5)*A2)+((~A4)*A6*(~A1)*(~A3)*(~A5)*A2)+((~A4)*(~A6)*(~A1)*A3*A5)+((~A4)*(~A6)*(~A1)*A3*(~A5)*A2)+((~A4)*(~A6)*(~A1)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X42Y100/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X40Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X40Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X40Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A6)+(A2*A1*(~A5)*A3*A6)+(A2*A1*(~A5)*(~A3))+(A2*(~A1)*A4*A5*A6)+(A2*(~A1)*A4*(~A5)*A3*A6)+(A2*(~A1)*A4*(~A5)*(~A3))+(A2*(~A1)*(~A4)*A5*A6)+(A2*(~A1)*(~A4)*(~A5)*A3*A6)+((~A2)*A1*A5*A6)+((~A2)*A1*(~A5)*A3*A6)+((~A2)*(~A1)*A4*A5*A6)+((~A2)*(~A1)*A4*(~A5)*A3*A6)+((~A2)*(~A1)*A4*(~A5)*(~A3))+((~A2)*(~A1)*(~A4)*A5*A6)+((~A2)*(~A1)*(~A4)*(~A5)*A3*A6) , 
NAME: SLICE_X35Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X43Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X43Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3))+((~A6)*A3) , 
NAME: SLICE_X43Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X43Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X39Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X39Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X39Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X39Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X40Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*(~A3)*A1*A5*A4*A6)+(A2*(~A3)*A1*(~A5)*A6)+(A2*(~A3)*(~A1)*A5*A4*A6) , 
NAME: SLICE_X35Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X40Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X40Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1))+((~A3)*A1) , 
NAME: SLICE_X40Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*(~A6)*A5)+((~A2)*A1*A4*A6*A5)+((~A2)*A1*(~A4)*A3*A6*A5)+((~A2)*A1*(~A4)*A3*(~A6))+((~A2)*A1*(~A4)*(~A3)*A6*A5) , 
NAME: SLICE_X35Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A2)+(A5*A4*(~A6)*(~A2)*A3)+(A5*(~A4)*A6*A3)+(A5*(~A4)*(~A6)*A2)+(A5*(~A4)*(~A6)*(~A2)*A3)+((~A5)*A4*A6*(~A3))+((~A5)*A4*(~A6)*A2*(~A3))+((~A5)*(~A4)*(~A6)*A2*(~A3)) , 
NAME: SLICE_X35Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*(~A2)*(~A4)*(~A6))+((~A5)*(~A1)*A3*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X32Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A2*(~A5))) , 
NAME: SLICE_X32Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A2)+(A1*(~A4)*A5*A6)+(A1*(~A4)*A5*(~A6)*A2)+(A1*(~A4)*(~A5)*(~A6)*A2)+((~A1)*A4*(~A6)*A2)+((~A1)*(~A4)*A5*A6)+((~A1)*(~A4)*A5*(~A6)*A2)+((~A1)*(~A4)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X42Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A3)+(A6*(~A2)*A5*A3)+(A6*(~A2)*A5*(~A3)*A1)+(A6*(~A2)*(~A5)*(~A3)*A1)+((~A6)*A2*A5*(~A3))+((~A6)*(~A2)*A5*A3)+((~A6)*(~A2)*A5*(~A3)*A1)+((~A6)*(~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X42Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A3)+(A4*(~A6)*A1*(~A3)*(~A2))+(A4*(~A6)*(~A1)*(~A2))+((~A4)*(~A6)*A1*A3)+((~A4)*(~A6)*A1*(~A3)*(~A2))+((~A4)*(~A6)*(~A1)*(~A2)) , 
NAME: SLICE_X42Y93/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A1*A5*A6*(~A3))+((~A4)*A2*A1*A5*(~A6))+((~A4)*A2*A1*(~A5)*A6*(~A3))+((~A4)*A2*(~A1)*A6*(~A3))+((~A4)*(~A2)*A1*A5*A6*(~A3))+((~A4)*(~A2)*A1*A5*(~A6))+((~A4)*(~A2)*A1*(~A5)*A6*(~A3))+((~A4)*(~A2)*(~A1)*A6*(~A3))+((~A4)*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X40Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3)+(A2*A1*(~A3)*A4*(~A5))+(A2*(~A1)*A3*A5)+(A2*(~A1)*(~A3)*A4*(~A5))+((~A2)*A1*A3*(~A5))+((~A2)*A1*(~A3)*A4*(~A5))+((~A2)*(~A1)*(~A3)*A4*(~A5))) , 
NAME: SLICE_X40Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A1)+(A5*(~A3)*A6*A1)+(A5*(~A3)*A6*(~A1)*A4)+(A5*(~A3)*(~A6)*(~A1)*A4)+((~A5)*A3*A6*(~A1))+((~A5)*(~A3)*A6*A1)+((~A5)*(~A3)*A6*(~A1)*A4)+((~A5)*(~A3)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X39Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A2*(~A6))+(A1*A3*(~A5)*(~A2))+(A1*(~A3)*A4*A5)+(A1*(~A3)*A4*(~A5)*A2*(~A6))+(A1*(~A3)*A4*(~A5)*(~A2))+(A1*(~A3)*(~A4)*(~A5)*A2*(~A6))+(A1*(~A3)*(~A4)*(~A5)*(~A2))+((~A1)*A3*A4*(~A5)*A2*(~A6))+((~A1)*A3*A4*(~A5)*(~A2))+((~A1)*A3*(~A4)*A5)+((~A1)*A3*(~A4)*(~A5)*A2*(~A6))+((~A1)*A3*(~A4)*(~A5)*(~A2))+((~A1)*(~A3)*(~A5)*A2*(~A6))+((~A1)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X39Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5))+((~A2))) , 
NAME: SLICE_X38Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A2*A5*A3*(~A4))+((~A1)*A6*A2*(~A5)*A3*(~A4))+((~A1)*A6*A2*(~A5)*(~A3))+((~A1)*A6*(~A2)*A3*(~A4))+((~A1)*(~A6)*A2*A5*A3*(~A4))+((~A1)*(~A6)*A2*(~A5)*A3*(~A4))+((~A1)*(~A6)*A2*(~A5)*(~A3))+((~A1)*(~A6)*(~A2)*A3*(~A4))+((~A1)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X39Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A3*A2)+(A4*A1*(~A5)*A3*(~A2)*A6)+(A4*A1*(~A5)*(~A3)*(~A2)*A6)+(A4*(~A1)*A5*A2)+(A4*(~A1)*(~A5)*A3*A2)+(A4*(~A1)*(~A5)*A3*(~A2)*A6)+(A4*(~A1)*(~A5)*(~A3)*(~A2)*A6)+((~A4)*A1*A5*(~A2))+((~A4)*A1*(~A5)*A3*A2)+((~A4)*A1*(~A5)*A3*(~A2)*A6)+((~A4)*A1*(~A5)*(~A3)*(~A2)*A6)+((~A4)*(~A1)*(~A5)*A3*A2)+((~A4)*(~A1)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A1)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X39Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A3)+(A1*(~A2)*A4*A3)+(A1*(~A2)*A4*(~A3)*A5)+(A1*(~A2)*(~A4)*(~A3)*A5)+((~A1)*A2*A4*(~A3))+((~A1)*(~A2)*A4*A3)+((~A1)*(~A2)*A4*(~A3)*A5)+((~A1)*(~A2)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X42Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5)+(A6*A1*(~A5)*A2*(~A3))+(A6*A1*(~A5)*(~A2))+(A6*(~A1)*A4*A5)+(A6*(~A1)*A4*(~A5)*A2*(~A3))+(A6*(~A1)*A4*(~A5)*(~A2))+(A6*(~A1)*(~A4)*(~A5)*A2*(~A3))+(A6*(~A1)*(~A4)*(~A5)*(~A2))+((~A6)*A1*A4*(~A5)*A2*(~A3))+((~A6)*A1*A4*(~A5)*(~A2))+((~A6)*A1*(~A4)*A5)+((~A6)*A1*(~A4)*(~A5)*A2*(~A3))+((~A6)*A1*(~A4)*(~A5)*(~A2))+((~A6)*(~A1)*(~A5)*A2*(~A3))+((~A6)*(~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X38Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1))+((~A5))) , 
NAME: SLICE_X36Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A2*A3*A5*(~A4))+((~A1)*A6*A2*(~A3)*A5*(~A4))+((~A1)*A6*A2*(~A3)*(~A5))+((~A1)*A6*(~A2)*A5*(~A4))+((~A1)*(~A6)*A2*A3*A5*(~A4))+((~A1)*(~A6)*A2*(~A3)*A5*(~A4))+((~A1)*(~A6)*A2*(~A3)*(~A5))+((~A1)*(~A6)*(~A2)*A5*(~A4))+((~A1)*(~A6)*(~A2)*(~A5)) , 
NAME: SLICE_X39Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A5*A2)+(A3*A1*(~A4)*A5*(~A2)*A6)+(A3*A1*(~A4)*(~A5)*(~A2)*A6)+(A3*(~A1)*A4*A2)+(A3*(~A1)*(~A4)*A5*A2)+(A3*(~A1)*(~A4)*A5*(~A2)*A6)+(A3*(~A1)*(~A4)*(~A5)*(~A2)*A6)+((~A3)*A1*A4*(~A2))+((~A3)*A1*(~A4)*A5*A2)+((~A3)*A1*(~A4)*A5*(~A2)*A6)+((~A3)*A1*(~A4)*(~A5)*(~A2)*A6)+((~A3)*(~A1)*(~A4)*A5*A2)+((~A3)*(~A1)*(~A4)*A5*(~A2)*A6)+((~A3)*(~A1)*(~A4)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X40Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A6)+(A1*(~A5)*A2*A6)+(A1*(~A5)*A2*(~A6)*A4)+(A1*(~A5)*(~A2)*(~A6)*A4)+((~A1)*A5*A2*(~A6))+((~A1)*(~A5)*A2*A6)+((~A1)*(~A5)*A2*(~A6)*A4)+((~A1)*(~A5)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X41Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X43Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X43Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X43Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X39Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X39Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X39Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X39Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X40Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X40Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X40Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A2*(~A5))+(A4*A3*(~A1)*(~A2))+(A4*(~A3)*A6*A1)+(A4*(~A3)*A6*(~A1)*A2*(~A5))+(A4*(~A3)*A6*(~A1)*(~A2))+(A4*(~A3)*(~A6)*(~A1)*A2*(~A5))+(A4*(~A3)*(~A6)*(~A1)*(~A2))+((~A4)*A3*A6*(~A1)*A2*(~A5))+((~A4)*A3*A6*(~A1)*(~A2))+((~A4)*A3*(~A6)*A1)+((~A4)*A3*(~A6)*(~A1)*A2*(~A5))+((~A4)*A3*(~A6)*(~A1)*(~A2))+((~A4)*(~A3)*(~A1)*A2*(~A5))+((~A4)*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X39Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X40Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1))+((~A2))) , 
NAME: SLICE_X34Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A4*A2*A5*(~A3))+((~A1)*A6*A4*(~A2)*A5*(~A3))+((~A1)*A6*A4*(~A2)*(~A5))+((~A1)*A6*(~A4)*A5*(~A3))+((~A1)*(~A6)*A4*A2*A5*(~A3))+((~A1)*(~A6)*A4*(~A2)*A5*(~A3))+((~A1)*(~A6)*A4*(~A2)*(~A5))+((~A1)*(~A6)*(~A4)*A5*(~A3))+((~A1)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X39Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A1*A2)+(A5*A3*(~A6)*A1*(~A2)*A4)+(A5*A3*(~A6)*(~A1)*(~A2)*A4)+(A5*(~A3)*A6*A2)+(A5*(~A3)*(~A6)*A1*A2)+(A5*(~A3)*(~A6)*A1*(~A2)*A4)+(A5*(~A3)*(~A6)*(~A1)*(~A2)*A4)+((~A5)*A3*A6*(~A2))+((~A5)*A3*(~A6)*A1*A2)+((~A5)*A3*(~A6)*A1*(~A2)*A4)+((~A5)*A3*(~A6)*(~A1)*(~A2)*A4)+((~A5)*(~A3)*(~A6)*A1*A2)+((~A5)*(~A3)*(~A6)*A1*(~A2)*A4)+((~A5)*(~A3)*(~A6)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X40Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X43Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A4)+(A3*(~A1)*A2*A4)+(A3*(~A1)*A2*(~A4)*A5)+(A3*(~A1)*(~A2)*(~A4)*A5)+((~A3)*A1*A2*(~A4))+((~A3)*(~A1)*A2*A4)+((~A3)*(~A1)*A2*(~A4)*A5)+((~A3)*(~A1)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X35Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*(~A6)) , 
NAME: SLICE_X38Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))+((~A3)*A1)) , 
NAME: SLICE_X38Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4)+(A1*A6*(~A4)*A5*(~A3))+(A1*A6*(~A4)*(~A5))+(A1*(~A6)*A2*A4)+(A1*(~A6)*A2*(~A4)*A5*(~A3))+(A1*(~A6)*A2*(~A4)*(~A5))+(A1*(~A6)*(~A2)*(~A4)*A5*(~A3))+(A1*(~A6)*(~A2)*(~A4)*(~A5))+((~A1)*A6*A2*(~A4)*A5*(~A3))+((~A1)*A6*A2*(~A4)*(~A5))+((~A1)*A6*(~A2)*A4)+((~A1)*A6*(~A2)*(~A4)*A5*(~A3))+((~A1)*A6*(~A2)*(~A4)*(~A5))+((~A1)*(~A6)*(~A4)*A5*(~A3))+((~A1)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X34Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5))+((~A2))) , 
NAME: SLICE_X34Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A2*A3*A4*(~A5))+((~A6)*A1*A2*(~A3)*A4*(~A5))+((~A6)*A1*A2*(~A3)*(~A4))+((~A6)*A1*(~A2)*A4*(~A5))+((~A6)*(~A1)*A2*A3*A4*(~A5))+((~A6)*(~A1)*A2*(~A3)*A4*(~A5))+((~A6)*(~A1)*A2*(~A3)*(~A4))+((~A6)*(~A1)*(~A2)*A4*(~A5))+((~A6)*(~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X35Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A5*A1)+(A2*A6*(~A3)*A5*(~A1)*A4)+(A2*A6*(~A3)*(~A5)*(~A1)*A4)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*A5*A1)+(A2*(~A6)*(~A3)*A5*(~A1)*A4)+(A2*(~A6)*(~A3)*(~A5)*(~A1)*A4)+((~A2)*A6*A3*(~A1))+((~A2)*A6*(~A3)*A5*A1)+((~A2)*A6*(~A3)*A5*(~A1)*A4)+((~A2)*A6*(~A3)*(~A5)*(~A1)*A4)+((~A2)*(~A6)*(~A3)*A5*A1)+((~A2)*(~A6)*(~A3)*A5*(~A1)*A4)+((~A2)*(~A6)*(~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X38Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)) , 
NAME: SLICE_X38Y96/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*(~A6)) , 
NAME: SLICE_X38Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X38Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4)+(A2*(~A5)*A3*A4)+(A2*(~A5)*A3*(~A4)*A1)+(A2*(~A5)*(~A3)*(~A4)*A1)+((~A2)*A5*A3*(~A4))+((~A2)*(~A5)*A3*A4)+((~A2)*(~A5)*A3*(~A4)*A1)+((~A2)*(~A5)*(~A3)*(~A4)*A1) , 
NAME: SLICE_X33Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A6*(~A5))+(A3*A2*(~A4)*(~A6))+(A3*(~A2)*A1*A4)+(A3*(~A2)*A1*(~A4)*A6*(~A5))+(A3*(~A2)*A1*(~A4)*(~A6))+(A3*(~A2)*(~A1)*(~A4)*A6*(~A5))+(A3*(~A2)*(~A1)*(~A4)*(~A6))+((~A3)*A2*A1*(~A4)*A6*(~A5))+((~A3)*A2*A1*(~A4)*(~A6))+((~A3)*A2*(~A1)*A4)+((~A3)*A2*(~A1)*(~A4)*A6*(~A5))+((~A3)*A2*(~A1)*(~A4)*(~A6))+((~A3)*(~A2)*(~A4)*A6*(~A5))+((~A3)*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X33Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))+((~A3))) , 
NAME: SLICE_X33Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1*A4*A6*A2*(~A3))+((~A5)*A1*A4*(~A6)*A2*(~A3))+((~A5)*A1*A4*(~A6)*(~A2))+((~A5)*A1*(~A4)*A2*(~A3))+((~A5)*(~A1)*A4*A6*A2*(~A3))+((~A5)*(~A1)*A4*(~A6)*A2*(~A3))+((~A5)*(~A1)*A4*(~A6)*(~A2))+((~A5)*(~A1)*(~A4)*A2*(~A3))+((~A5)*(~A1)*(~A4)*(~A2)) , 
NAME: SLICE_X36Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A5*A6)+(A1*A4*(~A3)*A5*(~A6)*A2)+(A1*A4*(~A3)*(~A5)*(~A6)*A2)+(A1*(~A4)*A3*A6)+(A1*(~A4)*(~A3)*A5*A6)+(A1*(~A4)*(~A3)*A5*(~A6)*A2)+(A1*(~A4)*(~A3)*(~A5)*(~A6)*A2)+((~A1)*A4*A3*(~A6))+((~A1)*A4*(~A3)*A5*A6)+((~A1)*A4*(~A3)*A5*(~A6)*A2)+((~A1)*A4*(~A3)*(~A5)*(~A6)*A2)+((~A1)*(~A4)*(~A3)*A5*A6)+((~A1)*(~A4)*(~A3)*A5*(~A6)*A2)+((~A1)*(~A4)*(~A3)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X38Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A6)+(A1*(~A3)*A5*A6)+(A1*(~A3)*A5*(~A6)*A2)+(A1*(~A3)*(~A5)*(~A6)*A2)+((~A1)*A3*A5*(~A6))+((~A1)*(~A3)*A5*A6)+((~A1)*(~A3)*A5*(~A6)*A2)+((~A1)*(~A3)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X33Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X38Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*(~A6)) , 
NAME: SLICE_X38Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*(~A4)) , 
NAME: SLICE_X38Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X43Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X43Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X43Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X43Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X39Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X39Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X39Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A6*(~A2))+(A4*A5*(~A3)*(~A6))+(A4*(~A5)*A1*A3)+(A4*(~A5)*A1*(~A3)*A6*(~A2))+(A4*(~A5)*A1*(~A3)*(~A6))+(A4*(~A5)*(~A1)*(~A3)*A6*(~A2))+(A4*(~A5)*(~A1)*(~A3)*(~A6))+((~A4)*A5*A1*(~A3)*A6*(~A2))+((~A4)*A5*A1*(~A3)*(~A6))+((~A4)*A5*(~A1)*A3)+((~A4)*A5*(~A1)*(~A3)*A6*(~A2))+((~A4)*A5*(~A1)*(~A3)*(~A6))+((~A4)*(~A5)*(~A3)*A6*(~A2))+((~A4)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X32Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X39Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X40Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X40Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X40Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X40Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4))+((~A3))) , 
NAME: SLICE_X32Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A3*A4*A6*(~A2))+((~A1)*A5*A3*(~A4)*A6*(~A2))+((~A1)*A5*A3*(~A4)*(~A6))+((~A1)*A5*(~A3)*A6*(~A2))+((~A1)*(~A5)*A3*A4*A6*(~A2))+((~A1)*(~A5)*A3*(~A4)*A6*(~A2))+((~A1)*(~A5)*A3*(~A4)*(~A6))+((~A1)*(~A5)*(~A3)*A6*(~A2))+((~A1)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X38Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A1*A3)+(A2*A6*(~A4)*A1*(~A3)*A5)+(A2*A6*(~A4)*(~A1)*(~A3)*A5)+(A2*(~A6)*A4*A3)+(A2*(~A6)*(~A4)*A1*A3)+(A2*(~A6)*(~A4)*A1*(~A3)*A5)+(A2*(~A6)*(~A4)*(~A1)*(~A3)*A5)+((~A2)*A6*A4*(~A3))+((~A2)*A6*(~A4)*A1*A3)+((~A2)*A6*(~A4)*A1*(~A3)*A5)+((~A2)*A6*(~A4)*(~A1)*(~A3)*A5)+((~A2)*(~A6)*(~A4)*A1*A3)+((~A2)*(~A6)*(~A4)*A1*(~A3)*A5)+((~A2)*(~A6)*(~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X38Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A5)*A1*A6*(~A3))+(A2*(~A4)*(~A3))+((~A2)*A4*(~A5)*A1*A6*(~A3)) , 
NAME: SLICE_X35Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*(~A1))+((~A3)*(~A1))) , 
NAME: SLICE_X36Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X35Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*A3*A6*A5*(~A4))+((~A1)*A2*A3*(~A6)*A5*(~A4))+((~A1)*A2*A3*(~A6)*(~A5))+((~A1)*A2*(~A3)*A5*(~A4))+((~A1)*(~A2)*A3*A6*A5*(~A4))+((~A1)*(~A2)*A3*(~A6)*A5*(~A4))+((~A1)*(~A2)*A3*(~A6)*(~A5))+((~A1)*(~A2)*(~A3)*A5*(~A4))+((~A1)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X36Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A3*A1)+(A6*A4*(~A5)*A3*(~A1)*A2)+(A6*A4*(~A5)*(~A3)*(~A1)*A2)+(A6*(~A4)*A5*A1)+(A6*(~A4)*(~A5)*A3*A1)+(A6*(~A4)*(~A5)*A3*(~A1)*A2)+(A6*(~A4)*(~A5)*(~A3)*(~A1)*A2)+((~A6)*A4*A5*(~A1))+((~A6)*A4*(~A5)*A3*A1)+((~A6)*A4*(~A5)*A3*(~A1)*A2)+((~A6)*A4*(~A5)*(~A3)*(~A1)*A2)+((~A6)*(~A4)*(~A5)*A3*A1)+((~A6)*(~A4)*(~A5)*A3*(~A1)*A2)+((~A6)*(~A4)*(~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X41Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A5)+(A4*(~A6)*A3*A5)+(A4*(~A6)*A3*(~A5)*A2)+(A4*(~A6)*(~A3)*(~A5)*A2)+((~A4)*A6*A3*(~A5))+((~A4)*(~A6)*A3*A5)+((~A4)*(~A6)*A3*(~A5)*A2)+((~A4)*(~A6)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X34Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*(~A3)*A5*A1*A2*A4)+(A6*(~A3)*A5*(~A1)*A4)+(A6*(~A3)*(~A5)*A1*A2*A4) , 
NAME: SLICE_X35Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*(~A4)*A5)+((~A2)*A3*A6*A4*A5)+((~A2)*A3*(~A6)*A1*A4*A5)+((~A2)*A3*(~A6)*A1*(~A4))+((~A2)*A3*(~A6)*(~A1)*A4*A5) , 
NAME: SLICE_X35Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A5)+(A6*(~A4)*A3*A2)+(A6*(~A4)*A3*(~A2)*A5)+(A6*(~A4)*(~A3)*(~A2)*A5)+((~A6)*A4*A3*(~A2)*A5)+((~A6)*A4*(~A3)*A2)+((~A6)*A4*(~A3)*(~A2)*A5)+((~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X34Y97/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*A4*A3*(~A5))+((~A6)*A2*A4*(~A3)*A1*(~A5))+((~A6)*A2*(~A4)*(~A3)*A1*(~A5)) , 
NAME: SLICE_X35Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*(~A4)*A1*(~A6))+((~A2)*(~A5)*A3*(~A4)*A1*(~A6)) , 
NAME: SLICE_X32Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A4))+(A3*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X43Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X32Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A2))) , 
NAME: SLICE_X32Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3*A2)+(A4*(~A5)*A3*(~A2)*A1)+(A4*(~A5)*(~A3)*(~A2)*A1)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*A3*(~A2)*A1)+((~A4)*(~A5)*(~A3)*(~A2)*A1)) , 
NAME: SLICE_X37Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A4*A3)+(A5*A6*(~A1)*A4*(~A3)*A2)+(A5*A6*(~A1)*(~A4)*(~A3)*A2)+(A5*(~A6)*A1*A3)+(A5*(~A6)*(~A1)*A4*A3)+(A5*(~A6)*(~A1)*A4*(~A3)*A2)+(A5*(~A6)*(~A1)*(~A4)*(~A3)*A2)+((~A5)*A6*A1*(~A3))+((~A5)*A6*(~A1)*A4*A3)+((~A5)*A6*(~A1)*A4*(~A3)*A2)+((~A5)*A6*(~A1)*(~A4)*(~A3)*A2)+((~A5)*(~A6)*(~A1)*A4*A3)+((~A5)*(~A6)*(~A1)*A4*(~A3)*A2)+((~A5)*(~A6)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X37Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A1*A4)+(A3*A2*(~A6)*A1*(~A4)*A5)+(A3*A2*(~A6)*(~A1)*(~A4)*A5)+(A3*(~A2)*A6*A4)+(A3*(~A2)*(~A6)*A1*A4)+(A3*(~A2)*(~A6)*A1*(~A4)*A5)+(A3*(~A2)*(~A6)*(~A1)*(~A4)*A5)+((~A3)*A2*A6*(~A4))+((~A3)*A2*(~A6)*A1*A4)+((~A3)*A2*(~A6)*A1*(~A4)*A5)+((~A3)*A2*(~A6)*(~A1)*(~A4)*A5)+((~A3)*(~A2)*(~A6)*A1*A4)+((~A3)*(~A2)*(~A6)*A1*(~A4)*A5)+((~A3)*(~A2)*(~A6)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X37Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A5)+(A4*(~A3)*(~A6)*(~A2)*A5)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A5)+((~A4)*(~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X39Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A5*A6)+(A4*A1*(~A2)*A5*(~A6)*A3)+(A4*A1*(~A2)*(~A5)*(~A6)*A3)+(A4*(~A1)*A2*A6)+(A4*(~A1)*(~A2)*A5*A6)+(A4*(~A1)*(~A2)*A5*(~A6)*A3)+(A4*(~A1)*(~A2)*(~A5)*(~A6)*A3)+((~A4)*A1*A2*(~A6))+((~A4)*A1*(~A2)*A5*A6)+((~A4)*A1*(~A2)*A5*(~A6)*A3)+((~A4)*A1*(~A2)*(~A5)*(~A6)*A3)+((~A4)*(~A1)*(~A2)*A5*A6)+((~A4)*(~A1)*(~A2)*A5*(~A6)*A3)+((~A4)*(~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X37Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*A3*A6)+(A1*A4*(~A2)*A3*(~A6)*A5)+(A1*A4*(~A2)*(~A3)*(~A6)*A5)+(A1*(~A4)*A2*A6)+(A1*(~A4)*(~A2)*A3*A6)+(A1*(~A4)*(~A2)*A3*(~A6)*A5)+(A1*(~A4)*(~A2)*(~A3)*(~A6)*A5)+((~A1)*A4*A2*(~A6))+((~A1)*A4*(~A2)*A3*A6)+((~A1)*A4*(~A2)*A3*(~A6)*A5)+((~A1)*A4*(~A2)*(~A3)*(~A6)*A5)+((~A1)*(~A4)*(~A2)*A3*A6)+((~A1)*(~A4)*(~A2)*A3*(~A6)*A5)+((~A1)*(~A4)*(~A2)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X37Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A2)+(A3*(~A1)*A5*(~A2)*A4)+(A3*(~A1)*(~A5)*(~A2)*A4)+((~A3)*(~A1)*A5*A2)+((~A3)*(~A1)*A5*(~A2)*A4)+((~A3)*(~A1)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X35Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*A3*(~A6)*A5*A2)+(A1*A3*(~A6)*A5*(~A2)*A4)+(A1*A3*(~A6)*(~A5)*(~A2)*A4)+(A1*(~A3)*A6*A2)+(A1*(~A3)*(~A6)*A5*A2)+(A1*(~A3)*(~A6)*A5*(~A2)*A4)+(A1*(~A3)*(~A6)*(~A5)*(~A2)*A4)+((~A1)*A3*A6*(~A2))+((~A1)*A3*(~A6)*A5*A2)+((~A1)*A3*(~A6)*A5*(~A2)*A4)+((~A1)*A3*(~A6)*(~A5)*(~A2)*A4)+((~A1)*(~A3)*(~A6)*A5*A2)+((~A1)*(~A3)*(~A6)*A5*(~A2)*A4)+((~A1)*(~A3)*(~A6)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X35Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*A3*(~A6)*A4*A2)+(A1*A3*(~A6)*A4*(~A2)*A5)+(A1*A3*(~A6)*(~A4)*(~A2)*A5)+(A1*(~A3)*A6*A2)+(A1*(~A3)*(~A6)*A4*A2)+(A1*(~A3)*(~A6)*A4*(~A2)*A5)+(A1*(~A3)*(~A6)*(~A4)*(~A2)*A5)+((~A1)*A3*A6*(~A2))+((~A1)*A3*(~A6)*A4*A2)+((~A1)*A3*(~A6)*A4*(~A2)*A5)+((~A1)*A3*(~A6)*(~A4)*(~A2)*A5)+((~A1)*(~A3)*(~A6)*A4*A2)+((~A1)*(~A3)*(~A6)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X35Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4*A6)+(A2*(~A3)*A4*(~A6)*A1)+(A2*(~A3)*(~A4)*(~A6)*A1)+((~A2)*(~A3)*A4*A6)+((~A2)*(~A3)*A4*(~A6)*A1)+((~A2)*(~A3)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X33Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A4*A6)+(A1*A3*(~A5)*A4*(~A6)*A2)+(A1*A3*(~A5)*(~A4)*(~A6)*A2)+(A1*(~A3)*A5*A6)+(A1*(~A3)*(~A5)*A4*A6)+(A1*(~A3)*(~A5)*A4*(~A6)*A2)+(A1*(~A3)*(~A5)*(~A4)*(~A6)*A2)+((~A1)*A3*A5*(~A6))+((~A1)*A3*(~A5)*A4*A6)+((~A1)*A3*(~A5)*A4*(~A6)*A2)+((~A1)*A3*(~A5)*(~A4)*(~A6)*A2)+((~A1)*(~A3)*(~A5)*A4*A6)+((~A1)*(~A3)*(~A5)*A4*(~A6)*A2)+((~A1)*(~A3)*(~A5)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X41Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A3*A5)+(A2*A6*(~A4)*A3*(~A5)*A1)+(A2*A6*(~A4)*(~A3)*(~A5)*A1)+(A2*(~A6)*A4*A5)+(A2*(~A6)*(~A4)*A3*A5)+(A2*(~A6)*(~A4)*A3*(~A5)*A1)+(A2*(~A6)*(~A4)*(~A3)*(~A5)*A1)+((~A2)*A6*A4*(~A5))+((~A2)*A6*(~A4)*A3*A5)+((~A2)*A6*(~A4)*A3*(~A5)*A1)+((~A2)*A6*(~A4)*(~A3)*(~A5)*A1)+((~A2)*(~A6)*(~A4)*A3*A5)+((~A2)*(~A6)*(~A4)*A3*(~A5)*A1)+((~A2)*(~A6)*(~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X41Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5*A3)+(A1*(~A6)*A5*(~A3)*A2)+(A1*(~A6)*(~A5)*(~A3)*A2)+((~A1)*(~A6)*A5*A3)+((~A1)*(~A6)*A5*(~A3)*A2)+((~A1)*(~A6)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X37Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A2*A4)+(A5*A6*(~A1)*A2*(~A4)*A3)+(A5*A6*(~A1)*(~A2)*(~A4)*A3)+(A5*(~A6)*A1*A4)+(A5*(~A6)*(~A1)*A2*A4)+(A5*(~A6)*(~A1)*A2*(~A4)*A3)+(A5*(~A6)*(~A1)*(~A2)*(~A4)*A3)+((~A5)*A6*A1*(~A4))+((~A5)*A6*(~A1)*A2*A4)+((~A5)*A6*(~A1)*A2*(~A4)*A3)+((~A5)*A6*(~A1)*(~A2)*(~A4)*A3)+((~A5)*(~A6)*(~A1)*A2*A4)+((~A5)*(~A6)*(~A1)*A2*(~A4)*A3)+((~A5)*(~A6)*(~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X35Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A4*A6)+(A2*A3*(~A1)*A4*(~A6)*A5)+(A2*A3*(~A1)*(~A4)*(~A6)*A5)+(A2*(~A3)*A1*A6)+(A2*(~A3)*(~A1)*A4*A6)+(A2*(~A3)*(~A1)*A4*(~A6)*A5)+(A2*(~A3)*(~A1)*(~A4)*(~A6)*A5)+((~A2)*A3*A1*(~A6))+((~A2)*A3*(~A1)*A4*A6)+((~A2)*A3*(~A1)*A4*(~A6)*A5)+((~A2)*A3*(~A1)*(~A4)*(~A6)*A5)+((~A2)*(~A3)*(~A1)*A4*A6)+((~A2)*(~A3)*(~A1)*A4*(~A6)*A5)+((~A2)*(~A3)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X35Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A5)+(A2*(~A1)*(~A4)*(~A6)*A5)+((~A2)*(~A1)*A4*A6)+((~A2)*(~A1)*A4*(~A6)*A5)+((~A2)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X36Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A5*A3)+(A2*A4*(~A1)*A5*(~A3)*A6)+(A2*A4*(~A1)*(~A5)*(~A3)*A6)+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*A5*A3)+(A2*(~A4)*(~A1)*A5*(~A3)*A6)+(A2*(~A4)*(~A1)*(~A5)*(~A3)*A6)+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A5*A3)+((~A2)*A4*(~A1)*A5*(~A3)*A6)+((~A2)*A4*(~A1)*(~A5)*(~A3)*A6)+((~A2)*(~A4)*(~A1)*A5*A3)+((~A2)*(~A4)*(~A1)*A5*(~A3)*A6)+((~A2)*(~A4)*(~A1)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X36Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A5*A3)+(A2*A4*(~A1)*A5*(~A3)*A6)+(A2*A4*(~A1)*(~A5)*(~A3)*A6)+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*A5*A3)+(A2*(~A4)*(~A1)*A5*(~A3)*A6)+(A2*(~A4)*(~A1)*(~A5)*(~A3)*A6)+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A5*A3)+((~A2)*A4*(~A1)*A5*(~A3)*A6)+((~A2)*A4*(~A1)*(~A5)*(~A3)*A6)+((~A2)*(~A4)*(~A1)*A5*A3)+((~A2)*(~A4)*(~A1)*A5*(~A3)*A6)+((~A2)*(~A4)*(~A1)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X36Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A5*A4)+(A3*(~A6)*A5*(~A4)*A2)+(A3*(~A6)*(~A5)*(~A4)*A2)+((~A3)*(~A6)*A5*A4)+((~A3)*(~A6)*A5*(~A4)*A2)+((~A3)*(~A6)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X31Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A4*A1)+(A3*A2*(~A5)*A4*(~A1)*A6)+(A3*A2*(~A5)*(~A4)*(~A1)*A6)+(A3*(~A2)*A5*A1)+(A3*(~A2)*(~A5)*A4*A1)+(A3*(~A2)*(~A5)*A4*(~A1)*A6)+(A3*(~A2)*(~A5)*(~A4)*(~A1)*A6)+((~A3)*A2*A5*(~A1))+((~A3)*A2*(~A5)*A4*A1)+((~A3)*A2*(~A5)*A4*(~A1)*A6)+((~A3)*A2*(~A5)*(~A4)*(~A1)*A6)+((~A3)*(~A2)*(~A5)*A4*A1)+((~A3)*(~A2)*(~A5)*A4*(~A1)*A6)+((~A3)*(~A2)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X32Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A5*A6)+(A4*A1*(~A2)*A5*(~A6)*A3)+(A4*A1*(~A2)*(~A5)*(~A6)*A3)+(A4*(~A1)*A2*A6)+(A4*(~A1)*(~A2)*A5*A6)+(A4*(~A1)*(~A2)*A5*(~A6)*A3)+(A4*(~A1)*(~A2)*(~A5)*(~A6)*A3)+((~A4)*A1*A2*(~A6))+((~A4)*A1*(~A2)*A5*A6)+((~A4)*A1*(~A2)*A5*(~A6)*A3)+((~A4)*A1*(~A2)*(~A5)*(~A6)*A3)+((~A4)*(~A1)*(~A2)*A5*A6)+((~A4)*(~A1)*(~A2)*A5*(~A6)*A3)+((~A4)*(~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X32Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*(~A3)*A5*(~A4))+((~A2)*A1*A3*A5*(~A4)) , 
NAME: SLICE_X32Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*A6)+(A3*(~A5)*A4*(~A6)*A1)+(A3*(~A5)*(~A4)*(~A6)*A1)+((~A3)*(~A5)*A4*A6)+((~A3)*(~A5)*A4*(~A6)*A1)+((~A3)*(~A5)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X32Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1)*(~A2)*A3*A5) , 
NAME: SLICE_X32Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A6*A2)+(A1*A4*(~A5)*A6*(~A2)*A3)+(A1*A4*(~A5)*(~A6)*(~A2)*A3)+(A1*(~A4)*A5*A2)+(A1*(~A4)*(~A5)*A6*A2)+(A1*(~A4)*(~A5)*A6*(~A2)*A3)+(A1*(~A4)*(~A5)*(~A6)*(~A2)*A3)+((~A1)*A4*A5*(~A2))+((~A1)*A4*(~A5)*A6*A2)+((~A1)*A4*(~A5)*A6*(~A2)*A3)+((~A1)*A4*(~A5)*(~A6)*(~A2)*A3)+((~A1)*(~A4)*(~A5)*A6*A2)+((~A1)*(~A4)*(~A5)*A6*(~A2)*A3)+((~A1)*(~A4)*(~A5)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X31Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3)+(A6*A5*(~A3)*A4*A2)+(A6*A5*(~A3)*A4*(~A2)*A1)+(A6*A5*(~A3)*(~A4)*(~A2)*A1)+(A6*(~A5)*A3*A2)+(A6*(~A5)*(~A3)*A4*A2)+(A6*(~A5)*(~A3)*A4*(~A2)*A1)+(A6*(~A5)*(~A3)*(~A4)*(~A2)*A1)+((~A6)*A5*A3*(~A2))+((~A6)*A5*(~A3)*A4*A2)+((~A6)*A5*(~A3)*A4*(~A2)*A1)+((~A6)*A5*(~A3)*(~A4)*(~A2)*A1)+((~A6)*(~A5)*(~A3)*A4*A2)+((~A6)*(~A5)*(~A3)*A4*(~A2)*A1)+((~A6)*(~A5)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X31Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4)+((~A3)*(~A2)*A4) , 
NAME: SLICE_X32Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A4*A1)+(A5*A3*(~A2)*A4*(~A1)*A6)+(A5*A3*(~A2)*(~A4)*(~A1)*A6)+(A5*(~A3)*A2*A1)+(A5*(~A3)*(~A2)*A4*A1)+(A5*(~A3)*(~A2)*A4*(~A1)*A6)+(A5*(~A3)*(~A2)*(~A4)*(~A1)*A6)+((~A5)*A3*A2*(~A1))+((~A5)*A3*(~A2)*A4*A1)+((~A5)*A3*(~A2)*A4*(~A1)*A6)+((~A5)*A3*(~A2)*(~A4)*(~A1)*A6)+((~A5)*(~A3)*(~A2)*A4*A1)+((~A5)*(~A3)*(~A2)*A4*(~A1)*A6)+((~A5)*(~A3)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X32Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A3) , 
NAME: SLICE_X32Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A6)+(A3*A1*A2*(~A4)*A5)+(A3*A1*A2*(~A4)*(~A5)*A6)+(A3*A1*(~A2)*A4)+(A3*A1*(~A2)*(~A4)*A5)+(A3*A1*(~A2)*(~A4)*(~A5)*A6)+(A3*(~A1)*A2*A4)+(A3*(~A1)*A2*(~A4)*A5)+(A3*(~A1)*A2*(~A4)*(~A5)*A6)+(A3*(~A1)*(~A2)*A4*A6)+(A3*(~A1)*(~A2)*(~A4)*A5)+(A3*(~A1)*(~A2)*(~A4)*(~A5)*A6)+((~A3)*A1*A2*(~A4)*A5*(~A6))+((~A3)*A1*(~A2)*A4*(~A6))+((~A3)*A1*(~A2)*(~A4)*A5*(~A6))+((~A3)*(~A1)*A2*A4*(~A6))+((~A3)*(~A1)*A2*(~A4)*A5*(~A6))+((~A3)*(~A1)*(~A2)*(~A4)*A5*(~A6)) , 
NAME: SLICE_X32Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1)+(A5*A3*(~A1)*(~A4))+(A5*(~A3)*A1*A4)+(A5*(~A3)*A1*(~A4)*A2)+(A5*(~A3)*(~A1)*(~A4)*A2)+((~A5)*A3*A1*A4)+((~A5)*(~A3)*A1*A4)+((~A5)*(~A3)*A1*(~A4)*A2)+((~A5)*(~A3)*(~A1)*(~A4)*A2)) , 
NAME: SLICE_X35Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A4*A1)+(A6*(~A2)*A4*(~A1)*A5)+(A6*(~A2)*(~A4)*(~A1)*A5)+((~A6)*(~A2)*A4*A1)+((~A6)*(~A2)*A4*(~A1)*A5)+((~A6)*(~A2)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X31Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*A2*A6)+((~A1)*A2*(~A6)*A3*A5)+((~A1)*A2*(~A6)*A3*(~A5)*A4)+((~A1)*A2*(~A6)*(~A3)*(~A5)*A4)+((~A1)*(~A2)*A6*A3*(~A5)*(~A4))+((~A1)*(~A2)*A6*(~A3)*A5)+((~A1)*(~A2)*A6*(~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X31Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A1*(~A5))+(A6*A4*(~A2)*(~A1))+(A6*(~A4)*A3*A2)+(A6*(~A4)*A3*(~A2)*A1*(~A5))+(A6*(~A4)*A3*(~A2)*(~A1))+(A6*(~A4)*(~A3)*(~A2)*A1*(~A5))+(A6*(~A4)*(~A3)*(~A2)*(~A1))+((~A6)*A4*A3*(~A2)*A1*(~A5))+((~A6)*A4*A3*(~A2)*(~A1))+((~A6)*A4*(~A3)*A2)+((~A6)*A4*(~A3)*(~A2)*A1*(~A5))+((~A6)*A4*(~A3)*(~A2)*(~A1))+((~A6)*(~A4)*(~A2)*A1*(~A5))+((~A6)*(~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X33Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5))+((~A3)) , 
NAME: SLICE_X33Y100/B5LUT, 
TYPE: LUT5, 

SLICE_X33Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A4*A3*A1*A2)+((~A6)*A5*A4*(~A3)*A1*A2)+((~A6)*A5*A4*(~A3)*(~A1))+((~A6)*A5*(~A4)*A1*A2)+((~A6)*(~A5)*A4*A3*A1*A2)+((~A6)*(~A5)*A4*(~A3)*A1*A2)+((~A6)*(~A5)*A4*(~A3)*(~A1))+((~A6)*(~A5)*(~A4)*A1*A2)+((~A6)*(~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X33Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6*A5)+(A3*(~A2)*A6*(~A5)*A4)+(A3*(~A2)*(~A6)*(~A5)*A4)+((~A3)*(~A2)*A6*A5)+((~A3)*(~A2)*A6*(~A5)*A4)+((~A3)*(~A2)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X31Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*A3*A1)+((~A5)*A3*(~A1)*A4*A6)+((~A5)*A3*(~A1)*A4*(~A6)*A2)+((~A5)*A3*(~A1)*(~A4)*(~A6)*A2)+((~A5)*(~A3)*A1*A4*(~A6)*(~A2))+((~A5)*(~A3)*A1*(~A4)*A6)+((~A5)*(~A3)*A1*(~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X31Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A2*(~A5))+(A1*A4*(~A6)*(~A2))+(A1*(~A4)*A3*A6)+(A1*(~A4)*A3*(~A6)*A2*(~A5))+(A1*(~A4)*A3*(~A6)*(~A2))+(A1*(~A4)*(~A3)*(~A6)*A2*(~A5))+(A1*(~A4)*(~A3)*(~A6)*(~A2))+((~A1)*A4*A3*(~A6)*A2*(~A5))+((~A1)*A4*A3*(~A6)*(~A2))+((~A1)*A4*(~A3)*A6)+((~A1)*A4*(~A3)*(~A6)*A2*(~A5))+((~A1)*A4*(~A3)*(~A6)*(~A2))+((~A1)*(~A4)*(~A6)*A2*(~A5))+((~A1)*(~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X32Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y100/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1))+((~A2)) , 
NAME: SLICE_X33Y100/D5LUT, 
TYPE: LUT5, 

SLICE_X32Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4*A2*A6*A1*A3)+((~A5)*A4*A2*(~A6)*A1*A3)+((~A5)*A4*A2*(~A6)*(~A1))+((~A5)*A4*(~A2)*A1*(~A3))+((~A5)*(~A4)*A2*A6*A1*A3)+((~A5)*(~A4)*A2*(~A6)*A1*A3)+((~A5)*(~A4)*A2*(~A6)*(~A1))+((~A5)*(~A4)*(~A2)*A1*A3)+((~A5)*(~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X32Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X30Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4*A2)+(A3*(~A6)*A4*(~A2)*A1)+(A3*(~A6)*(~A4)*(~A2)*A1)+((~A3)*(~A6)*A4*A2)+((~A3)*(~A6)*A4*(~A2)*A1)+((~A3)*(~A6)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X30Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A4*A5)+((~A3)*A4*(~A5)*A2*A1)+((~A3)*A4*(~A5)*A2*(~A1)*A6)+((~A3)*A4*(~A5)*(~A2)*(~A1)*A6)+((~A3)*(~A4)*A5*A2*(~A1)*(~A6))+((~A3)*(~A4)*A5*(~A2)*A1)+((~A3)*(~A4)*A5*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X30Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X32Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A6)+(A5*(~A2)*A1*A4)+(A5*(~A2)*A1*(~A4)*A6)+(A5*(~A2)*(~A1)*(~A4)*A6)+((~A5)*A2*A1*(~A4)*A6)+((~A5)*A2*(~A1)*A4)+((~A5)*A2*(~A1)*(~A4)*A6)+((~A5)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X32Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4)) , 
NAME: SLICE_X34Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X30Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3)*A4*A5)+(A6*A2*(~A3)*A4*(~A5)*A1)+(A6*A2*(~A3)*(~A4)*(~A5)*A1)+(A6*(~A2)*A3)+(A6*(~A2)*(~A3)*A4*A5)+(A6*(~A2)*(~A3)*A4*(~A5)*A1)+(A6*(~A2)*(~A3)*(~A4)*(~A5)*A1)+((~A6)*A2*A3*(~A5)*(~A1))+((~A6)*A2*(~A3)*A4*A5)+((~A6)*A2*(~A3)*A4*(~A5)*A1)+((~A6)*A2*(~A3)*(~A4)*(~A5)*A1)+((~A6)*(~A2)*A3*A5)+((~A6)*(~A2)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A3)*A4*A5)+((~A6)*(~A2)*(~A3)*A4*(~A5)*A1)+((~A6)*(~A2)*(~A3)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X30Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X29Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A6)+(A3*(~A1)*A5*(~A6)*A2)+(A3*(~A1)*(~A5)*(~A6)*A2)+((~A3)*(~A1)*A5*A6)+((~A3)*(~A1)*A5*(~A6)*A2)+((~A3)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X29Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A1*A6)+((~A5)*A1*(~A6)*A2*A3)+((~A5)*A1*(~A6)*A2*(~A3)*A4)+((~A5)*A1*(~A6)*(~A2)*(~A3)*A4)+((~A5)*(~A1)*A6*A2*(~A3)*(~A4))+((~A5)*(~A1)*A6*(~A2)*A3)+((~A5)*(~A1)*A6*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X32Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X30Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A2*(~A1))+(A6*A5*(~A4)*(~A2))+(A6*(~A5)*A3*A4)+(A6*(~A5)*A3*(~A4)*A2*(~A1))+(A6*(~A5)*A3*(~A4)*(~A2))+(A6*(~A5)*(~A3)*(~A4)*A2*(~A1))+(A6*(~A5)*(~A3)*(~A4)*(~A2))+((~A6)*A5*A3*(~A4)*A2*(~A1))+((~A6)*A5*A3*(~A4)*(~A2))+((~A6)*A5*(~A3)*A4)+((~A6)*A5*(~A3)*(~A4)*A2*(~A1))+((~A6)*A5*(~A3)*(~A4)*(~A2))+((~A6)*(~A5)*(~A4)*A2*(~A1))+((~A6)*(~A5)*(~A4)*(~A2)) , 
NAME: SLICE_X30Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2))+((~A3)) , 
NAME: SLICE_X34Y103/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X28Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A6*A2*A3*(~A4))+((~A1)*A5*A6*(~A2)*A3*(~A4))+((~A1)*A5*A6*(~A2)*(~A3))+((~A1)*A5*(~A6)*A3*(~A4))+((~A1)*(~A5)*A6*A2*A3*(~A4))+((~A1)*(~A5)*A6*(~A2)*A3*(~A4))+((~A1)*(~A5)*A6*(~A2)*(~A3))+((~A1)*(~A5)*(~A6)*A3*(~A4))+((~A1)*(~A5)*(~A6)*(~A3)) , 
NAME: SLICE_X28Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X28Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*A1*A5*(~A2))+((~A4)*(~A3)*A1*(~A5)*A2)+((~A4)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X28Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*A2*A1)+(A3*(~A6)*A2*(~A1)*A4)+(A3*(~A6)*(~A2)*(~A1)*A4)+((~A3)*A6)+((~A3)*(~A6)*A2*A1)+((~A3)*(~A6)*A2*(~A1)*A4)+((~A3)*(~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X31Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*A6*A1)+((~A4)*A6*(~A1)*A2*A5)+((~A4)*A6*(~A1)*A2*(~A5)*A3)+((~A4)*A6*(~A1)*(~A2)*(~A5)*A3)+((~A4)*(~A6)*A1*A2*(~A5)*(~A3))+((~A4)*(~A6)*A1*(~A2)*A5)+((~A4)*(~A6)*A1*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X33Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A3*(~A5))+(A4*A6*(~A2)*(~A3))+(A4*(~A6)*A1*A2)+(A4*(~A6)*A1*(~A2)*A3*(~A5))+(A4*(~A6)*A1*(~A2)*(~A3))+(A4*(~A6)*(~A1)*(~A2)*A3*(~A5))+(A4*(~A6)*(~A1)*(~A2)*(~A3))+((~A4)*A6*A1*(~A2)*A3*(~A5))+((~A4)*A6*A1*(~A2)*(~A3))+((~A4)*A6*(~A1)*A2)+((~A4)*A6*(~A1)*(~A2)*A3*(~A5))+((~A4)*A6*(~A1)*(~A2)*(~A3))+((~A4)*(~A6)*(~A2)*A3*(~A5))+((~A4)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X31Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4))+((~A5)) , 
NAME: SLICE_X33Y103/C5LUT, 
TYPE: LUT5, 

SLICE_X29Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1*A2*A4*A5*(~A6))+((~A3)*A1*A2*(~A4)*A5*(~A6))+((~A3)*A1*A2*(~A4)*(~A5))+((~A3)*A1*(~A2)*A5*(~A6))+((~A3)*(~A1)*A2*A4*A5*(~A6))+((~A3)*(~A1)*A2*(~A4)*A5*(~A6))+((~A3)*(~A1)*A2*(~A4)*(~A5))+((~A3)*(~A1)*(~A2)*A5*(~A6))+((~A3)*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X29Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A3*A5*A1*(~A4))+((~A2)*A3*A5*(~A1)*A4)+((~A2)*A3*(~A5)*A6*A1*(~A4))+((~A2)*A3*(~A5)*A6*(~A1)*A4)+((~A2)*A3*(~A5)*(~A6)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X29Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X30Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A5*A4)+(A1*A6*(~A2)*A5*(~A4)*A3)+(A1*A6*(~A2)*(~A5)*(~A4)*A3)+(A1*(~A6)*A2*A4)+(A1*(~A6)*(~A2)*A5*A4)+(A1*(~A6)*(~A2)*A5*(~A4)*A3)+(A1*(~A6)*(~A2)*(~A5)*(~A4)*A3)+((~A1)*A6*A2*(~A4))+((~A1)*A6*(~A2)*A5*A4)+((~A1)*A6*(~A2)*A5*(~A4)*A3)+((~A1)*A6*(~A2)*(~A5)*(~A4)*A3)+((~A1)*(~A6)*(~A2)*A5*A4)+((~A1)*(~A6)*(~A2)*A5*(~A4)*A3)+((~A1)*(~A6)*(~A2)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X30Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X30Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*A3) , 
NAME: SLICE_X30Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X30Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5)+((~A1)*A4*(~A5))) , 
NAME: SLICE_X30Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X29Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A6)*A1*A2)+(A5*A3*(~A6)*A1*(~A2)*A4)+(A5*A3*(~A6)*(~A1)*(~A2)*A4)+(A5*(~A3)*A6)+(A5*(~A3)*(~A6)*A1*A2)+(A5*(~A3)*(~A6)*A1*(~A2)*A4)+(A5*(~A3)*(~A6)*(~A1)*(~A2)*A4)+((~A5)*A3*A6*(~A2))+((~A5)*A3*(~A6)*A1*A2)+((~A5)*A3*(~A6)*A1*(~A2)*A4)+((~A5)*A3*(~A6)*(~A1)*(~A2)*A4)+((~A5)*(~A3)*A6*A2)+((~A5)*(~A3)*(~A6)*A1*A2)+((~A5)*(~A3)*(~A6)*A1*(~A2)*A4)+((~A5)*(~A3)*(~A6)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X29Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A5)+(A4*A6*(~A3)*A1*A5) , 
NAME: SLICE_X29Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X29Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A6*A4*(~A2))+(A3*A5*A1*(~A6)*(~A2))+(A3*A5*(~A1)*A6*A4*(~A2))+(A3*(~A5)*A6*A4*(~A2))+(A3*(~A5)*(~A6)*(~A2))+((~A3)*A5*A1*A6*A4*(~A2))+((~A3)*A5*A1*(~A6)*(~A2))+((~A3)*A5*(~A1)*A6*A4*(~A2))+((~A3)*(~A5)*A6*A4*(~A2)) , 
NAME: SLICE_X29Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*(~A5)*A6*(~A2))+(A4*(~A1)*A3*(~A5)*(~A6))+(A4*(~A1)*(~A3)*A5)+(A4*(~A1)*(~A3)*(~A5)*A6*(~A2))+(A4*(~A1)*(~A3)*(~A5)*(~A6))+((~A4)) , 
NAME: SLICE_X37Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X31Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5)) , 
NAME: SLICE_X31Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X29Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X29Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X37Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2))+((~A5)) , 
NAME: SLICE_X33Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A3*A4*A2)+((~A6)*A5*A3*A4*(~A2)*A1)+((~A6)*A5*A3*(~A4)*(~A2)*(~A1))+((~A6)*(~A5)*A3*A4*A2)+((~A6)*(~A5)*A3*A4*(~A2)*A1)+((~A6)*(~A5)*A3*(~A4)*(~A2)*(~A1))+((~A6)*(~A5)*(~A3)) , 
NAME: SLICE_X31Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A2*A4*(~A3)*A5)) , 
NAME: SLICE_X37Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A5*(~A1))+(A4*A6*A3*(~A5)*A2*(~A1))+(A4*A6*(~A3)) , 
NAME: SLICE_X37Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A5)+(A1*A2*(~A5)*A3)+(A1*(~A2)*A4*A5)+(A1*(~A2)*A4*(~A5)*A3)+(A1*(~A2)*(~A4)*(~A5)*A3)+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A4*A5)+((~A1)*(~A2)*A4*(~A5)*A3)+((~A1)*(~A2)*(~A4)*(~A5)*A3)) , 
NAME: SLICE_X33Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A2)*A4*A5)+(A6*A3*(~A2)*A4*(~A5)*A1)+(A6*A3*(~A2)*(~A4)*(~A5)*A1)+(A6*(~A3)*A2)+(A6*(~A3)*(~A2)*A4*A5)+(A6*(~A3)*(~A2)*A4*(~A5)*A1)+(A6*(~A3)*(~A2)*(~A4)*(~A5)*A1)+((~A6)*A3*A2)+((~A6)*A3*(~A2)*A4*A5)+((~A6)*A3*(~A2)*A4*(~A5)*A1)+((~A6)*A3*(~A2)*(~A4)*(~A5)*A1)+((~A6)*(~A3)*(~A2)*A4*A5)+((~A6)*(~A3)*(~A2)*A4*(~A5)*A1)+((~A6)*(~A3)*(~A2)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X29Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A6)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A6)+((~A2)*(~A3)*A6) , 
NAME: SLICE_X37Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*(~A1)*A5*A3*A6)+(A2*(~A4)*(~A1)*(~A5)*A3)+((~A2)*A4*A1*A5*(~A3)*(~A6))+((~A2)*A4*A1*(~A5)*(~A3))+((~A2)*(~A4)*(~A1)*A5*A3*A6)+((~A2)*(~A4)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X37Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*A3*(~A5))+(A1*A2*A4*(~A3))+(A1*A2*(~A4))+(A1*(~A2)) , 
NAME: SLICE_X32Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X31Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*A4*A1*A6)+(A3*A5*(~A2)*A4*(~A1))+(A3*A5*(~A2)*(~A4)*A1*A6) , 
NAME: SLICE_X31Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X29Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A3)*(~A5)*A4*A2) , 
NAME: SLICE_X29Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X29Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A3) , 
NAME: SLICE_X29Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X31Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*A4*A3)+((~A5)*A4*(~A3)*A6*A1)+((~A5)*A4*(~A3)*A6*(~A1)*A2)+((~A5)*A4*(~A3)*(~A6)*(~A1)*A2)+((~A5)*(~A4)*A3*A6*(~A1)*(~A2))+((~A5)*(~A4)*A3*(~A6)*A1)+((~A5)*(~A4)*A3*(~A6)*(~A1)*(~A2)) , 
NAME: SLICE_X31Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A6*(~A4))+(A1*A3*(~A2)*(~A6))+(A1*(~A3)*A5*A2)+(A1*(~A3)*A5*(~A2)*A6*(~A4))+(A1*(~A3)*A5*(~A2)*(~A6))+(A1*(~A3)*(~A5)*(~A2)*A6*(~A4))+(A1*(~A3)*(~A5)*(~A2)*(~A6))+((~A1)*A3*A5*(~A2)*A6*(~A4))+((~A1)*A3*A5*(~A2)*(~A6))+((~A1)*A3*(~A5)*A2)+((~A1)*A3*(~A5)*(~A2)*A6*(~A4))+((~A1)*A3*(~A5)*(~A2)*(~A6))+((~A1)*(~A3)*(~A2)*A6*(~A4))+((~A1)*(~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X31Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y93/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X34Y93/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X35Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X33Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X32Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X32Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X33Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X33Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X32Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X32Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X33Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X33Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X34Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X30Y94/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X30Y94/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X38Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y94/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X35Y94/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X41Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y94/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X34Y94/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X33Y94/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X33Y94/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y95/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X34Y95/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X35Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X38Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y96/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X30Y96/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X30Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y96/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X34Y96/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X31Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X31Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X33Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X33Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X37Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X37Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X37Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X37Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X37Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X37Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X36Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X37Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X37Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X37Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X37Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X41Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X41Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X41Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y102/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y102/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X43Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X41Y103/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X41Y103/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y104/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X41Y104/CARRY4, 
TYPE: CARRY4, 

SLICE_X43Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X43Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y101/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y101/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y105/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y105/CARRY4, 
TYPE: CARRY4, 

SLICE_X42Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X43Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X35Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X38Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X33Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X38Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X43Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X43Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X40Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X34Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y93/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X37Y93/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X39Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y98/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X37Y98/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X35Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X35Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X35Y96/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X35Y96/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X33Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y99/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X41Y99/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X37Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y103/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X35Y103/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X36Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y104/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X36Y104/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X31Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X32Y102/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X32Y102/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X32Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y100/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X31Y100/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X32Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X32Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X31Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X31Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X29Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X29Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X31Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X31Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X30Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X30Y101/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X30Y101/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X29Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X29Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X33Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*(~A2)) , 
NAME: SLICE_X31Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*(~A2)) , 
NAME: SLICE_X31Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X31Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X31Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+((~A2)*(~A1)) , 
NAME: SLICE_X31Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X31Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X31Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X31Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X31Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*(~A3)) , 
NAME: SLICE_X31Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X31Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+((~A1)*(~A3))) , 
NAME: SLICE_X31Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X32Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X32Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X32Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X32Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X32Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*(~A3)) , 
NAME: SLICE_X32Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X32Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X32Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X32Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X32Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X32Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*(~A4)) , 
NAME: SLICE_X32Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A2)+((~A3)*(~A6)*A2) , 
NAME: SLICE_X39Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A6)+(A1*A3*(~A4)*A5*A2)+(A1*A3*(~A4)*A5*(~A2)*A6)+(A1*A3*(~A4)*(~A5)*(~A2)*A6)+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*A6)+(A1*(~A3)*(~A4)*A5*A2)+(A1*(~A3)*(~A4)*A5*(~A2)*A6)+(A1*(~A3)*(~A4)*(~A5)*(~A2)*A6)+((~A1)*A3*A4*A6)+((~A1)*A3*(~A4)*A5*A2)+((~A1)*A3*(~A4)*A5*(~A2)*A6)+((~A1)*A3*(~A4)*(~A5)*(~A2)*A6)+((~A1)*(~A3)*A4*(~A2)*A6)+((~A1)*(~A3)*(~A4)*A5*A2)+((~A1)*(~A3)*(~A4)*A5*(~A2)*A6)+((~A1)*(~A3)*(~A4)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X35Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A5*A1)+(A3*A2*(~A6)*A5*(~A1)*A4)+(A3*A2*(~A6)*(~A5)*(~A1)*A4)+(A3*(~A2)*A6*A1)+(A3*(~A2)*(~A6)*A5*A1)+(A3*(~A2)*(~A6)*A5*(~A1)*A4)+(A3*(~A2)*(~A6)*(~A5)*(~A1)*A4)+((~A3)*A2*A6*(~A1))+((~A3)*A2*(~A6)*A5*A1)+((~A3)*A2*(~A6)*A5*(~A1)*A4)+((~A3)*A2*(~A6)*(~A5)*(~A1)*A4)+((~A3)*(~A2)*(~A6)*A5*A1)+((~A3)*(~A2)*(~A6)*A5*(~A1)*A4)+((~A3)*(~A2)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X49Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X43Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X49Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A6)+(A1*A2*A3*(~A4)*(~A5)*A6)+(A1*A2*(~A3)*A4)+(A1*A2*(~A3)*(~A4)*A5*(~A6))+(A1*A2*(~A3)*(~A4)*(~A5))+(A1*(~A2)*A3*A4*A6)+(A1*(~A2)*A3*(~A4)*(~A5)*A6)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4)*(~A6))+((~A1)*A2*A3*A4*A5*A6)+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A6))+((~A1)*(~A2)*A3*A4*A6)+((~A1)*(~A2)*A3*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*(~A6))+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X49Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A5)+(A6*(~A3)*A4*A2)+(A6*(~A3)*A4*(~A2)*A5)+(A6*(~A3)*(~A4)*(~A2)*A5)+((~A6)*A3*(~A2)*A5)+((~A6)*(~A3)*A4*A2)+((~A6)*(~A3)*A4*(~A2)*A5)+((~A6)*(~A3)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X44Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A5*(~A1))+(A3*(~A4)*(~A6))+((~A3)*(~A4)*A6*A5*(~A1))+((~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X44Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A1*A4*(~A3))+(A6*A2*A5*A1*(~A4))+(A6*A2*A5*(~A1)*(~A3))+(A6*A2*(~A5)*A1*A4*(~A3))+(A6*A2*(~A5)*A1*(~A4))+(A6*A2*(~A5)*(~A1))+(A6*(~A2)*A1*A4*(~A3))+(A6*(~A2)*A1*(~A4))+(A6*(~A2)*(~A1)*(~A3))+((~A6)*A2*A5*A1*A4*(~A3))+((~A6)*A2*A5*A1*(~A4))+((~A6)*A2*A5*(~A1)*(~A3))+((~A6)*A2*(~A5)*A1*A4*(~A3))+((~A6)*A2*(~A5)*A1*(~A4))+((~A6)*A2*(~A5)*(~A1))+((~A6)*(~A2)*A1*A4*(~A3))+((~A6)*(~A2)*A1*(~A4))+((~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X44Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A5)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A5)+(A1*(~A2)*(~A4)*(~A6)*A5)+((~A1)*A2*(~A6)*A5)+((~A1)*(~A2)*A4*A6)+((~A1)*(~A2)*A4*(~A6)*A5)+((~A1)*(~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X42Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X45Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X45Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X45Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A5*A4*(~A2))+(A1*A6*A3*A5*(~A4))+(A1*A6*A3*(~A5)*(~A2))+(A1*A6*(~A3)*A5*A4*(~A2))+(A1*A6*(~A3)*A5*(~A4))+(A1*A6*(~A3)*(~A5))+(A1*(~A6)*A5*A4*(~A2))+(A1*(~A6)*A5*(~A4))+(A1*(~A6)*(~A5)*(~A2))+((~A1)*A6*A3*A5*A4*(~A2))+((~A1)*A6*A3*A5*(~A4))+((~A1)*A6*A3*(~A5)*(~A2))+((~A1)*A6*(~A3)*A5*A4*(~A2))+((~A1)*A6*(~A3)*A5*(~A4))+((~A1)*A6*(~A3)*(~A5))+((~A1)*(~A6)*A5*A4*(~A2))+((~A1)*(~A6)*A5*(~A4))+((~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X42Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5*A4*(~A6))+(A3*(~A2)*(~A5))+((~A3)*(~A2)*A5*A4*(~A6))+((~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X42Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X45Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A1)+(A6*(~A4)*A3*A2)+(A6*(~A4)*A3*(~A2)*A1)+(A6*(~A4)*(~A3)*(~A2)*A1)+((~A6)*A4*(~A2)*A1)+((~A6)*(~A4)*A3*A2)+((~A6)*(~A4)*A3*(~A2)*A1)+((~A6)*(~A4)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X44Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A5*(~A1))+(A4*(~A3)*(~A6))+((~A4)*(~A3)*A6*A5*(~A1))+((~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X44Y102/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*A2*A3*(~A5))+(A6*A4*A1*A2*(~A3))+(A6*A4*A1*(~A2)*(~A5))+(A6*A4*(~A1)*A2*A3*(~A5))+(A6*A4*(~A1)*A2*(~A3))+(A6*A4*(~A1)*(~A2))+(A6*(~A4)*A2*A3*(~A5))+(A6*(~A4)*A2*(~A3))+(A6*(~A4)*(~A2)*(~A5))+((~A6)*A4*A1*A2*A3*(~A5))+((~A6)*A4*A1*A2*(~A3))+((~A6)*A4*A1*(~A2)*(~A5))+((~A6)*A4*(~A1)*A2*A3*(~A5))+((~A6)*A4*(~A1)*A2*(~A3))+((~A6)*A4*(~A1)*(~A2))+((~A6)*(~A4)*A2*A3*(~A5))+((~A6)*(~A4)*A2*(~A3))+((~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X44Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X42Y97/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X42Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*(~A1)) , 
NAME: SLICE_X42Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X42Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*A6)+(A1*(~A3)*A2*A4)+(A1*(~A3)*A2*(~A4)*A6)+(A1*(~A3)*(~A2)*(~A4)*A6)+((~A1)*A3*(~A4)*A6)+((~A1)*(~A3)*A2*A4)+((~A1)*(~A3)*A2*(~A4)*A6)+((~A1)*(~A3)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X45Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6*A4*(~A1))+(A3*(~A2)*(~A6))+((~A3)*(~A2)*A6*A4*(~A1))+((~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X45Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A3*A2*(~A5))+(A1*A6*A4*A3*(~A2))+(A1*A6*A4*(~A3)*(~A5))+(A1*A6*(~A4)*A3*A2*(~A5))+(A1*A6*(~A4)*A3*(~A2))+(A1*A6*(~A4)*(~A3))+(A1*(~A6)*A3*A2*(~A5))+(A1*(~A6)*A3*(~A2))+(A1*(~A6)*(~A3)*(~A5))+((~A1)*A6*A4*A3*A2*(~A5))+((~A1)*A6*A4*A3*(~A2))+((~A1)*A6*A4*(~A3)*(~A5))+((~A1)*A6*(~A4)*A3*A2*(~A5))+((~A1)*A6*(~A4)*A3*(~A2))+((~A1)*A6*(~A4)*(~A3))+((~A1)*(~A6)*A3*A2*(~A5))+((~A1)*(~A6)*A3*(~A2))+((~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X45Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*A6)+(A1*(~A4)*A3*A2)+(A1*(~A4)*A3*(~A2)*A6)+(A1*(~A4)*(~A3)*(~A2)*A6)+((~A1)*A4*(~A2)*A6)+((~A1)*(~A4)*A3*A2)+((~A1)*(~A4)*A3*(~A2)*A6)+((~A1)*(~A4)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X44Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A6*A3*(~A1))+(A5*(~A2)*(~A6))+((~A5)*(~A2)*A6*A3*(~A1))+((~A5)*(~A2)*(~A6)) , 
NAME: SLICE_X44Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A2*A3*(~A5))+(A1*A4*A6*A2*(~A3))+(A1*A4*A6*(~A2)*(~A5))+(A1*A4*(~A6)*A2*A3*(~A5))+(A1*A4*(~A6)*A2*(~A3))+(A1*A4*(~A6)*(~A2))+(A1*(~A4)*A2*A3*(~A5))+(A1*(~A4)*A2*(~A3))+(A1*(~A4)*(~A2)*(~A5))+((~A1)*A4*A6*A2*A3*(~A5))+((~A1)*A4*A6*A2*(~A3))+((~A1)*A4*A6*(~A2)*(~A5))+((~A1)*A4*(~A6)*A2*A3*(~A5))+((~A1)*A4*(~A6)*A2*(~A3))+((~A1)*A4*(~A6)*(~A2))+((~A1)*(~A4)*A2*A3*(~A5))+((~A1)*(~A4)*A2*(~A3))+((~A1)*(~A4)*(~A2)) , 
NAME: SLICE_X44Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*A2*A4*(~A1)*(~A6))+((~A3)*A5*(~A2)*A4*(~A1)*(~A6)) , 
NAME: SLICE_X42Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X45Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X45Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X45Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X45Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A6*A2*(~A3))+(A4*A5*A1*A6*(~A2))+(A4*A5*A1*(~A6)*(~A3))+(A4*A5*(~A1)*A6*A2*(~A3))+(A4*A5*(~A1)*A6*(~A2))+(A4*A5*(~A1)*(~A6))+(A4*(~A5)*A6*A2*(~A3))+(A4*(~A5)*A6*(~A2))+(A4*(~A5)*(~A6)*(~A3))+((~A4)*A5*A1*A6*A2*(~A3))+((~A4)*A5*A1*A6*(~A2))+((~A4)*A5*A1*(~A6)*(~A3))+((~A4)*A5*(~A1)*A6*A2*(~A3))+((~A4)*A5*(~A1)*A6*(~A2))+((~A4)*A5*(~A1)*(~A6))+((~A4)*(~A5)*A6*A2*(~A3))+((~A4)*(~A5)*A6*(~A2))+((~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X44Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X42Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*A5*(~A2)*A6)+(A4*(~A5)*A3*A2)+(A4*(~A5)*A3*(~A2)*A6)+(A4*(~A5)*(~A3)*(~A2)*A6)+((~A4)*A5*(~A2)*A6)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X44Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*(~A6)) , 
NAME: SLICE_X42Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X42Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*(~A2))+((~A4)*A5)+((~A4)*(~A5)*A6*A1*A2)+((~A4)*(~A5)*A6*(~A1)*A3*A2)+((~A4)*(~A5)*(~A6)*(~A1)*A3*A2) , 
NAME: SLICE_X42Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A5*A2*(~A1))+(A6*(~A4)*(~A5))+((~A6)*(~A4)*A5*A2*(~A1))+((~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X44Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A2*A5)+(A1*A4*(~A6)*(~A3)*(~A2)*A5)+(A1*(~A4)*A6*A5)+(A1*(~A4)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X42Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*A4*A3*A2*A5) , 
NAME: SLICE_X42Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A6)+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*A6)+(A1*(~A3)*(~A4)*(~A2)*A6)+((~A1)*A3*(~A2)*A6)+((~A1)*(~A3)*A4*A2)+((~A1)*(~A3)*A4*(~A2)*A6)+((~A1)*(~A3)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X45Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6*A2*(~A1))+(A4*(~A5)*(~A6))+((~A4)*(~A5)*A6*A2*(~A1))+((~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X45Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A6*A4*(~A5))+(A1*A2*A3*A6*(~A4))+(A1*A2*A3*(~A6)*(~A5))+(A1*A2*(~A3)*A6*A4*(~A5))+(A1*A2*(~A3)*A6*(~A4))+(A1*A2*(~A3)*(~A6))+(A1*(~A2)*A6*A4*(~A5))+(A1*(~A2)*A6*(~A4))+(A1*(~A2)*(~A6)*(~A5))+((~A1)*A2*A3*A6*A4*(~A5))+((~A1)*A2*A3*A6*(~A4))+((~A1)*A2*A3*(~A6)*(~A5))+((~A1)*A2*(~A3)*A6*A4*(~A5))+((~A1)*A2*(~A3)*A6*(~A4))+((~A1)*A2*(~A3)*(~A6))+((~A1)*(~A2)*A6*A4*(~A5))+((~A1)*(~A2)*A6*(~A4))+((~A1)*(~A2)*(~A6)) , 
NAME: SLICE_X45Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A6)+(A4*(~A5)*A3*A1)+(A4*(~A5)*A3*(~A1)*A6)+(A4*(~A5)*(~A3)*(~A1)*A6)+((~A4)*A5*(~A1)*A6)+((~A4)*(~A5)*A3*A1)+((~A4)*(~A5)*A3*(~A1)*A6)+((~A4)*(~A5)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X45Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A1*(~A2))+(A3*(~A4)*(~A6))+((~A3)*(~A4)*A6*A1*(~A2))+((~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X45Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A6*A3*(~A2))+(A5*A4*A1*A6*(~A3))+(A5*A4*A1*(~A6)*(~A2))+(A5*A4*(~A1)*A6*A3*(~A2))+(A5*A4*(~A1)*A6*(~A3))+(A5*A4*(~A1)*(~A6))+(A5*(~A4)*A6*A3*(~A2))+(A5*(~A4)*A6*(~A3))+(A5*(~A4)*(~A6)*(~A2))+((~A5)*A4*A1*A6*A3*(~A2))+((~A5)*A4*A1*A6*(~A3))+((~A5)*A4*A1*(~A6)*(~A2))+((~A5)*A4*(~A1)*A6*A3*(~A2))+((~A5)*A4*(~A1)*A6*(~A3))+((~A5)*A4*(~A1)*(~A6))+((~A5)*(~A4)*A6*A3*(~A2))+((~A5)*(~A4)*A6*(~A3))+((~A5)*(~A4)*(~A6)) , 
NAME: SLICE_X45Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4)+(A2*A3*(~A4)*A5)+(A2*(~A3)*A1*A4)+(A2*(~A3)*A1*(~A4)*A5)+(A2*(~A3)*(~A1)*(~A4)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A1*A4)+((~A2)*(~A3)*A1*(~A4)*A5)+((~A2)*(~A3)*(~A1)*(~A4)*A5)) , 
NAME: SLICE_X45Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X45Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X45Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A6*A1*(~A3))+(A4*A2*A5*A6*(~A1))+(A4*A2*A5*(~A6)*(~A3))+(A4*A2*(~A5)*A6*A1*(~A3))+(A4*A2*(~A5)*A6*(~A1))+(A4*A2*(~A5)*(~A6))+(A4*(~A2)*A6*A1*(~A3))+(A4*(~A2)*A6*(~A1))+(A4*(~A2)*(~A6)*(~A3))+((~A4)*A2*A5*A6*A1*(~A3))+((~A4)*A2*A5*A6*(~A1))+((~A4)*A2*A5*(~A6)*(~A3))+((~A4)*A2*(~A5)*A6*A1*(~A3))+((~A4)*A2*(~A5)*A6*(~A1))+((~A4)*A2*(~A5)*(~A6))+((~A4)*(~A2)*A6*A1*(~A3))+((~A4)*(~A2)*A6*(~A1))+((~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X45Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6*A5*(~A3))+(A2*(~A1)*(~A6))+((~A2)*(~A1)*A6*A5*(~A3))+((~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X45Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X44Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X45Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X46Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A2)+(A1*(~A5)*A4*A6)+(A1*(~A5)*A4*(~A6)*A2)+(A1*(~A5)*(~A4)*(~A6)*A2)+((~A1)*A5*(~A6)*A2)+((~A1)*(~A5)*A4*A6)+((~A1)*(~A5)*A4*(~A6)*A2)+((~A1)*(~A5)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X46Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A4*A3*(~A6))+(A5*(~A2)*(~A4))+((~A5)*(~A2)*A4*A3*(~A6))+((~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X46Y94/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5*A6*(~A4))+(A3*A1*A2*A5*(~A6))+(A3*A1*A2*(~A5)*(~A4))+(A3*A1*(~A2)*A5*A6*(~A4))+(A3*A1*(~A2)*A5*(~A6))+(A3*A1*(~A2)*(~A5))+(A3*(~A1)*A5*A6*(~A4))+(A3*(~A1)*A5*(~A6))+(A3*(~A1)*(~A5)*(~A4))+((~A3)*A1*A2*A5*A6*(~A4))+((~A3)*A1*A2*A5*(~A6))+((~A3)*A1*A2*(~A5)*(~A4))+((~A3)*A1*(~A2)*A5*A6*(~A4))+((~A3)*A1*(~A2)*A5*(~A6))+((~A3)*A1*(~A2)*(~A5))+((~A3)*(~A1)*A5*A6*(~A4))+((~A3)*(~A1)*A5*(~A6))+((~A3)*(~A1)*(~A5)) , 
NAME: SLICE_X46Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)) , 
NAME: SLICE_X42Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X42Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+((~A5)*(~A1))) , 
NAME: SLICE_X42Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+((~A1)*(~A4))) , 
NAME: SLICE_X42Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A4)) , 
NAME: SLICE_X42Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A1)+(A3*(~A4)*A6*A5)+(A3*(~A4)*A6*(~A5)*A1)+(A3*(~A4)*(~A6)*(~A5)*A1)+((~A3)*A4*(~A5)*A1)+((~A3)*(~A4)*A6*A5)+((~A3)*(~A4)*A6*(~A5)*A1)+((~A3)*(~A4)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X43Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A4*A2*(~A5))+(A1*(~A6)*(~A4))+((~A1)*(~A6)*A4*A2*(~A5))+((~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X43Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A1*A6*(~A3))+(A4*A5*A2*A1*(~A6))+(A4*A5*A2*(~A1)*(~A3))+(A4*A5*(~A2)*A1*A6*(~A3))+(A4*A5*(~A2)*A1*(~A6))+(A4*A5*(~A2)*(~A1))+(A4*(~A5)*A1*A6*(~A3))+(A4*(~A5)*A1*(~A6))+(A4*(~A5)*(~A1)*(~A3))+((~A4)*A5*A2*A1*A6*(~A3))+((~A4)*A5*A2*A1*(~A6))+((~A4)*A5*A2*(~A1)*(~A3))+((~A4)*A5*(~A2)*A1*A6*(~A3))+((~A4)*A5*(~A2)*A1*(~A6))+((~A4)*A5*(~A2)*(~A1))+((~A4)*(~A5)*A1*A6*(~A3))+((~A4)*(~A5)*A1*(~A6))+((~A4)*(~A5)*(~A1)) , 
NAME: SLICE_X43Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A6)+(A5*(~A4)*A3*A2)+(A5*(~A4)*A3*(~A2)*A6)+(A5*(~A4)*(~A3)*(~A2)*A6)+((~A5)*A4*(~A2)*A6)+((~A5)*(~A4)*A3*A2)+((~A5)*(~A4)*A3*(~A2)*A6)+((~A5)*(~A4)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X43Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A5*A3*(~A6))+(A4*(~A2)*(~A5))+((~A4)*(~A2)*A5*A3*(~A6))+((~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X43Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A2*A3*(~A4))+(A5*A6*A1*A2*(~A3))+(A5*A6*A1*(~A2)*(~A4))+(A5*A6*(~A1)*A2*A3*(~A4))+(A5*A6*(~A1)*A2*(~A3))+(A5*A6*(~A1)*(~A2))+(A5*(~A6)*A2*A3*(~A4))+(A5*(~A6)*A2*(~A3))+(A5*(~A6)*(~A2)*(~A4))+((~A5)*A6*A1*A2*A3*(~A4))+((~A5)*A6*A1*A2*(~A3))+((~A5)*A6*A1*(~A2)*(~A4))+((~A5)*A6*(~A1)*A2*A3*(~A4))+((~A5)*A6*(~A1)*A2*(~A3))+((~A5)*A6*(~A1)*(~A2))+((~A5)*(~A6)*A2*A3*(~A4))+((~A5)*(~A6)*A2*(~A3))+((~A5)*(~A6)*(~A2)) , 
NAME: SLICE_X43Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A6*A4)+(A2*(~A3)*A6*(~A4)*A1)+(A2*(~A3)*(~A6)*(~A4)*A1)+((~A2)*A3*(~A4)*A1)+((~A2)*(~A3)*A6*A4)+((~A2)*(~A3)*A6*(~A4)*A1)+((~A2)*(~A3)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X43Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X45Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X45Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)) , 
NAME: SLICE_X45Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A2*A1*(~A3))+(A4*A5*A6*A2*(~A1))+(A4*A5*A6*(~A2)*(~A3))+(A4*A5*(~A6)*A2*A1*(~A3))+(A4*A5*(~A6)*A2*(~A1))+(A4*A5*(~A6)*(~A2))+(A4*(~A5)*A2*A1*(~A3))+(A4*(~A5)*A2*(~A1))+(A4*(~A5)*(~A2)*(~A3))+((~A4)*A5*A6*A2*A1*(~A3))+((~A4)*A5*A6*A2*(~A1))+((~A4)*A5*A6*(~A2)*(~A3))+((~A4)*A5*(~A6)*A2*A1*(~A3))+((~A4)*A5*(~A6)*A2*(~A1))+((~A4)*A5*(~A6)*(~A2))+((~A4)*(~A5)*A2*A1*(~A3))+((~A4)*(~A5)*A2*(~A1))+((~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X43Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A2*(~A3))+(A5*(~A1)*(~A6))+((~A5)*(~A1)*A6*A2*(~A3))+((~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X43Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X45Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X45Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A5)+(A6*(~A4)*A2*A3)+(A6*(~A4)*A2*(~A3)*A5)+(A6*(~A4)*(~A2)*(~A3)*A5)+((~A6)*A4*(~A3)*A5)+((~A6)*(~A4)*A2*A3)+((~A6)*(~A4)*A2*(~A3)*A5)+((~A6)*(~A4)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X44Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A5*A1*(~A6))+(A3*(~A4)*(~A5))+((~A3)*(~A4)*A5*A1*(~A6))+((~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X44Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A3*A2*(~A6))+(A4*A5*A1*A3*(~A2))+(A4*A5*A1*(~A3)*(~A6))+(A4*A5*(~A1)*A3*A2*(~A6))+(A4*A5*(~A1)*A3*(~A2))+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A3*A2*(~A6))+(A4*(~A5)*A3*(~A2))+(A4*(~A5)*(~A3)*(~A6))+((~A4)*A5*A1*A3*A2*(~A6))+((~A4)*A5*A1*A3*(~A2))+((~A4)*A5*A1*(~A3)*(~A6))+((~A4)*A5*(~A1)*A3*A2*(~A6))+((~A4)*A5*(~A1)*A3*(~A2))+((~A4)*A5*(~A1)*(~A3))+((~A4)*(~A5)*A3*A2*(~A6))+((~A4)*(~A5)*A3*(~A2))+((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X44Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X42Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X42Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A1)) , 
NAME: SLICE_X42Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X42Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A6)+(A5*(~A4)*A2*A3)+(A5*(~A4)*A2*(~A3)*A6)+(A5*(~A4)*(~A2)*(~A3)*A6)+((~A5)*A4*(~A3)*A6)+((~A5)*(~A4)*A2*A3)+((~A5)*(~A4)*A2*(~A3)*A6)+((~A5)*(~A4)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X41Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A6*A5*(~A1))+(A3*(~A2)*(~A6))+((~A3)*(~A2)*A6*A5*(~A1))+((~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X41Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A2*A6*(~A3))+(A4*A5*A1*A2*(~A6))+(A4*A5*A1*(~A2)*(~A3))+(A4*A5*(~A1)*A2*A6*(~A3))+(A4*A5*(~A1)*A2*(~A6))+(A4*A5*(~A1)*(~A2))+(A4*(~A5)*A2*A6*(~A3))+(A4*(~A5)*A2*(~A6))+(A4*(~A5)*(~A2)*(~A3))+((~A4)*A5*A1*A2*A6*(~A3))+((~A4)*A5*A1*A2*(~A6))+((~A4)*A5*A1*(~A2)*(~A3))+((~A4)*A5*(~A1)*A2*A6*(~A3))+((~A4)*A5*(~A1)*A2*(~A6))+((~A4)*A5*(~A1)*(~A2))+((~A4)*(~A5)*A2*A6*(~A3))+((~A4)*(~A5)*A2*(~A6))+((~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X41Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X44Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X44Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X42Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X42Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X44Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X44Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X44Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X42Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X43Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X44Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X45Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X45Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X44Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X42Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X41Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A1)+((~A6)*A5*(~A1)*A4)+((~A6)*A5*(~A1)*(~A4)*A2)+((~A6)*(~A5)*A1*A2)+((~A6)*(~A5)*(~A1)*A4)+((~A6)*(~A5)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X43Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A2*A6)+(A4*A1*A5*(~A2))+(A4*A1*(~A5)*(~A2))+(A4*(~A1)*A5*A2*A6)+(A4*(~A1)*A5*(~A2))+((~A4)*A1*A5*A2*A6)+((~A4)*A1*(~A5)*(~A2))+((~A4)*(~A1)*A5*A2*A6) , 
NAME: SLICE_X42Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1)+(A5*A3*(~A1)*A2)+(A5*(~A3)*A1*A2)+((~A5)*A3*A1*(~A2))+((~A5)*(~A3)*A1*A2)) , 
NAME: SLICE_X42Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A5))+(A1*(~A4)*A5*(~A2))+(A1*(~A4)*(~A5)*A2)+((~A1)*A4*A5)+((~A1)*(~A4)*A5*(~A2))+((~A1)*(~A4)*(~A5)*A2)) , 
NAME: SLICE_X40Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A4))+(A3*(~A5)*A4*(~A1))+(A3*(~A5)*(~A4)*A1)+((~A3)*A5*A4)+((~A3)*(~A5)*A4*(~A1))+((~A3)*(~A5)*(~A4)*A1)) , 
NAME: SLICE_X41Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A5*A2*A1)+(A4*A6*A3*(~A5)*A1)+(A4*A6*(~A3)*A2*A1)+((~A4)*A6*A3*A5*A2*A1)+((~A4)*A6*A3*(~A5)*A1)+((~A4)*A6*(~A3)*A2*A1)+((~A4)*(~A6)*A3*A5)+((~A4)*(~A6)*A3*(~A5)*A1)+((~A4)*(~A6)*(~A3)*A5)+((~A4)*(~A6)*(~A3)*(~A5)*A2*A1) , 
NAME: SLICE_X43Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*A4)+(A5*(~A1)*A3*A4)+(A5*(~A1)*A3*(~A4)*(~A2))+(A5*(~A1)*(~A3))+((~A5)*(~A1)*A3*(~A2))) , 
NAME: SLICE_X43Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A3*A5*A6*(~A4))+((~A2)*A3*A5*(~A6))+((~A2)*A3*(~A5)*A6*A4)+((~A2)*A3*(~A5)*(~A6))+((~A2)*(~A3)*A1*A6)+((~A2)*(~A3)*(~A1)*A5*A6)+((~A2)*(~A3)*(~A1)*(~A5)*A6*A4) , 
NAME: SLICE_X43Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A3*A4*(~A2)*(~A5))+((~A1)*A3*(~A4)*A2*A5)+((~A1)*(~A3)*A4*A2*(~A5))+((~A1)*(~A3)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X43Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*(~A4))+(A2*A3*(~A6))+(A2*(~A3)*A5*A1)+(A2*(~A3)*A5*(~A1)*(~A4))+(A2*(~A3)*(~A5))+((~A2)*A3*A6*(~A4))+((~A2)*A3*(~A6))+((~A2)*(~A3)*A5*A1)+((~A2)*(~A3)*A5*(~A1)*(~A4))+((~A2)*(~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X42Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A3)+(A4*A2*A1*(~A3)*A6*(~A5))+(A4*A2*(~A1)*A3*A5)+(A4*A2*(~A1)*(~A3)*(~A6)*(~A5))+(A4*(~A2)*A1*A3)+(A4*(~A2)*A1*(~A3)*(~A5))+(A4*(~A2)*(~A1)*A3*A6)+(A4*(~A2)*(~A1)*A3*(~A6)*A5)+(A4*(~A2)*(~A1)*(~A3)*(~A5))+((~A4)*A2*A1*A3)+((~A4)*A2*A1*(~A3)*(~A5))+((~A4)*A2*(~A1)*A3*A6*(~A5))+((~A4)*A2*(~A1)*A3*(~A6)*A5)+((~A4)*A2*(~A1)*(~A3)*(~A5))+((~A4)*(~A2)*A1*A3)+((~A4)*(~A2)*A1*(~A3)*(~A5))+((~A4)*(~A2)*(~A1)*A3*A6)+((~A4)*(~A2)*(~A1)*A3*(~A6)*A5)+((~A4)*(~A2)*(~A1)*(~A3)*(~A5)) , 
NAME: SLICE_X42Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A1)+(A5*(~A4)*A2*A6*A1)+(A5*(~A4)*A2*A6*(~A1)*(~A3))+(A5*(~A4)*A2*(~A6)*(~A3))+(A5*(~A4)*(~A2))+((~A5)) , 
NAME: SLICE_X42Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1*A3)+((~A2)*A1*(~A3)*(~A6)*A4*A5)+((~A2)*(~A1)) , 
NAME: SLICE_X42Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)) , 
NAME: SLICE_X33Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A1*A5)+(A4*A2*A6*(~A1)*A3)+(A4*A2*A6*(~A1)*(~A3)*(~A5))+(A4*A2*(~A6)*A1*(~A3)*A5)+(A4*A2*(~A6)*(~A1)*A3*A5)+(A4*(~A2)*A6*(~A1))+(A4*(~A2)*(~A6)*A1*(~A3))+(A4*(~A2)*(~A6)*(~A1)*A3)+((~A4)*A2*A6*(~A1)*A3*(~A5))+((~A4)*A2*(~A6)*A1*(~A3)*A5)+((~A4)*A2*(~A6)*(~A1)*A3*A5)+((~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X34Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A4*A1)+(A2*A6*(~A3)*A4*A5*A1)+(A2*A6*(~A3)*(~A4)*(~A5))+(A2*(~A6)*A3*A4*A1)+(A2*(~A6)*(~A3)*A4*A5*A1)+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A4*A5)+((~A2)*(~A3)*A4*(~A5)*A1)+((~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X34Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A1*A4*A3*(~A2))+(A5*(~A6)*A1*(~A4))+(A5*(~A6)*(~A1)*A4*A3*(~A2))+((~A5)*A6*(~A4))+((~A5)*(~A6)*A1*A4*A3*(~A2))+((~A5)*(~A6)*A1*(~A4))+((~A5)*(~A6)*(~A1)*A4*A3*(~A2)) , 
NAME: SLICE_X34Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*(~A2)*A6*A1)+((~A3)*(~A5)*A4*(~A2)*(~A6)*A1)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X34Y89/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A4*A2*(~A1))+(A6*A5*A3*A4*(~A2))+(A6*A5*A3*(~A4)*A2*(~A1))+(A6*A5*(~A3)*A4*A2*(~A1))+(A6*A5*(~A3)*A4*(~A2))+(A6*A5*(~A3)*(~A4)*A2*(~A1))+(A6*A5*(~A3)*(~A4)*(~A2)*A1)+(A6*(~A5)*A3*A4*A2*(~A1))+(A6*(~A5)*A3*A4*(~A2))+(A6*(~A5)*A3*(~A4)*A2*(~A1))+(A6*(~A5)*(~A3)*A4)+(A6*(~A5)*(~A3)*(~A4)*A2*(~A1))+(A6*(~A5)*(~A3)*(~A4)*(~A2)*A1)+((~A6)*A3*A4*A2*(~A1))+((~A6)*A3*A4*(~A2))+((~A6)*A3*(~A4)*A2*(~A1))+((~A6)*(~A3)*A4*A2*(~A1))+((~A6)*(~A3)*A4*(~A2))+((~A6)*(~A3)*(~A4)*A2*(~A1))+((~A6)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X34Y88/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*A1*A4)+((~A3)*A6*A2)+((~A3)*A6*(~A2)*(~A5)*A1*A4)+((~A3)*(~A6)*(~A5)*A1*A4) , 
NAME: SLICE_X34Y88/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*A3)+(A5*(~A1)*A4*A6*A3)+(A5*(~A1)*(~A4))+((~A5)*A2)+((~A5)*(~A2)*A6*A3) , 
NAME: SLICE_X34Y90/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X35Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1*(~A4)*(~A6)*(~A3)*(~A2))+((~A5)*(~A1)*A4*(~A3)*(~A2))+((~A5)*(~A1)*(~A4)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X35Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A6*A1)+(A2*A3*A4*A6*(~A1)*A5)+(A2*A3*A4*(~A6)*(~A5))+(A2*A3*(~A4)*A1*(~A5))+(A2*(~A3)*A4*A6*A1*A5)+(A2*(~A3)*A4*(~A6)*A5)+(A2*(~A3)*(~A4)*(~A6)*A1*A5)+((~A2)*(~A3)*A4*A6*A5)+((~A2)*(~A3)*A4*(~A6)*(~A1)*(~A5))+((~A2)*(~A3)*(~A4)*A6*A1*A5) , 
NAME: SLICE_X35Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*(~A4))+(A2*(~A6)*A1*(~A4))+(A2*(~A6)*(~A1))+((~A2)*A6*A1)+((~A2)*A6*(~A1)*A4)+((~A2)*(~A6)) , 
NAME: SLICE_X35Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A2)+(A3*A4*A6*(~A2)*A5)+(A3*A4*A6*(~A2)*(~A5)*(~A1))+(A3*A4*(~A6)*A2*(~A5))+(A3*A4*(~A6)*(~A2)*A5)+(A3*A4*(~A6)*(~A2)*(~A5)*(~A1))+(A3*(~A4)*A6*A2*A5)+(A3*(~A4)*A6*(~A2)*A5)+(A3*(~A4)*A6*(~A2)*(~A5)*(~A1))+(A3*(~A4)*(~A6)*A2*(~A5))+(A3*(~A4)*(~A6)*(~A2)*A5)+(A3*(~A4)*(~A6)*(~A2)*(~A5)*(~A1))+((~A3)*A6*A2*A5)+((~A3)*A6*(~A2)*A5)+((~A3)*A6*(~A2)*(~A5)*(~A1))+((~A3)*(~A6)*A2*(~A5))+((~A3)*(~A6)*(~A2)*A5)+((~A3)*(~A6)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X37Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A3*A1)+(A2*A6*A4*(~A3)*A5)+(A2*A6*A4*(~A3)*(~A5)*A1)+(A2*A6*(~A4)*A3)+(A2*A6*(~A4)*(~A3)*A5)+(A2*A6*(~A4)*(~A3)*(~A5)*A1)+(A2*(~A6)*A4*A3*A1)+(A2*(~A6)*A4*(~A3)*A5*(~A1))+(A2*(~A6)*(~A4)*A3)+(A2*(~A6)*(~A4)*(~A3)*A5*(~A1))+((~A2)*A6*A4*(~A3)*A5)+((~A2)*A6*A4*(~A3)*(~A5)*A1)+((~A2)*A6*(~A4)*A3*(~A1))+((~A2)*A6*(~A4)*(~A3)*A5)+((~A2)*A6*(~A4)*(~A3)*(~A5)*A1)+((~A2)*(~A6)*A4*(~A3)*A5*(~A1))+((~A2)*(~A6)*(~A4)*A3*(~A1))+((~A2)*(~A6)*(~A4)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X40Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A1)+(A4*(~A3)*(~A2)*A1) , 
NAME: SLICE_X40Y88/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A2*A3*(~A5)*(~A4)) , 
NAME: SLICE_X40Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*(~A3)*(~A1)*(~A6))+((~A2)*A3*A6)+((~A2)*(~A3)*A1*A6*(~A4))+((~A2)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X40Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A2*A4)+(A5*A3*A1*A2*(~A4)*A6)+(A5*A3*A1*(~A2))+(A5*A3*(~A1)*A2*A4)+(A5*A3*(~A1)*A2*(~A4)*A6)+(A5*A3*(~A1)*(~A2)*A6)+(A5*(~A3)*A2*A4)+(A5*(~A3)*A2*(~A4)*A6)+(A5*(~A3)*(~A2)*A6)+((~A5)*A2*A4)+((~A5)*A2*(~A4)*A6)+((~A5)*(~A2)*A6) , 
NAME: SLICE_X38Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*(~A6)*(~A1)*(~A3))+(A5*(~A4)*(~A1)*(~A3))+((~A5)*A2*(~A6)*(~A1)*(~A3)) , 
NAME: SLICE_X38Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*A1)+(A5*A2*A4*(~A1)*(~A6))+(A5*A2*(~A4)*A3*A1)+(A5*A2*(~A4)*A3*(~A1)*(~A6))+(A5*(~A2)*A4*A3*A6)+(A5*(~A2)*A4*(~A3)*A1*(~A6))+(A5*(~A2)*(~A4)*(~A3)*A1*A6)+((~A5)*A2*(~A4)*A3*A6)+((~A5)*A2*(~A4)*(~A3)*A1*A6) , 
NAME: SLICE_X38Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A2)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X39Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*(~A3)*(~A5)*(~A1)*(~A6))+((~A2)*(~A4)*(~A3)*(~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X39Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*A5*A4)+((~A2)*A6*A5*(~A4)*A1)+((~A2)*A6*A5*(~A4)*(~A1)*A3)+((~A2)*A6*(~A5)) , 
NAME: SLICE_X39Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A4)+(A3*A6*A2*(~A4)*A1*(~A5))+(A3*A6*(~A2)*A4*A5)+(A3*A6*(~A2)*(~A4)*A1*(~A5))+(A3*(~A6)*A2*A4)+(A3*(~A6)*A2*(~A4)*A1)+(A3*(~A6)*A2*(~A4)*(~A1)*A5)+(A3*(~A6)*(~A2)*A4*A5)+(A3*(~A6)*(~A2)*(~A4)*A1*(~A5))+((~A3)*A6*A2*A4*(~A5))+((~A3)*A6*A2*(~A4)*A1*(~A5))+((~A3)*A6*(~A2)*(~A4)*A1*(~A5))+((~A3)*(~A6)*A2*A4*(~A5))+((~A3)*(~A6)*A2*(~A4)*A1)+((~A3)*(~A6)*A2*(~A4)*(~A1)*A5)+((~A3)*(~A6)*(~A2)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X35Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A5) , 
NAME: SLICE_X40Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X34Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+(A3*(~A1)*(~A4)*A2*A5)+((~A3)*(~A1)*A4)+((~A3)*(~A1)*(~A4)*A2*A5) , 
NAME: SLICE_X34Y90/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X37Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A2*(~A1)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X37Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*(~A2))+(A6*(~A4)*A5*A3*A1*(~A2))+(A6*(~A4)*A5*A3*(~A1))+(A6*(~A4)*A5*(~A3)*A1*(~A2))+(A6*(~A4)*(~A5)*A3*A1*(~A2))+(A6*(~A4)*(~A5)*A3*(~A1)*A2)+(A6*(~A4)*(~A5)*(~A3)*(~A1)*A2)+((~A6)*A4*A1*(~A2))+((~A6)*(~A4)*A5*A1*(~A2))+((~A6)*(~A4)*(~A5)*A3*A1*(~A2))+((~A6)*(~A4)*(~A5)*A3*(~A1)*A2)+((~A6)*(~A4)*(~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X39Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*(~A3)*(~A5)*A1)+(A2*(~A4)*(~A3)*A5*(~A1))+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*(~A5)*(~A1))+((~A2)*(~A4)*(~A3)) , 
NAME: SLICE_X33Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A5)+(A1*A4*A3*(~A5)*A6)+(A1*A4*(~A3)*(~A5)*A6)+(A1*(~A4)*A2*A3*A5)+(A1*(~A4)*A2*A3*(~A5)*A6)+(A1*(~A4)*A2*(~A3)*(~A5)*A6)+(A1*(~A4)*(~A2)*A3*(~A5)*A6)+(A1*(~A4)*(~A2)*(~A3)*A5)+(A1*(~A4)*(~A2)*(~A3)*(~A5)*A6)+((~A1)*A4*A3*(~A5)*A6)+((~A1)*A4*(~A3)*A5)+((~A1)*A4*(~A3)*(~A5)*A6)+((~A1)*(~A4)*A2*A3*A5)+((~A1)*(~A4)*A2*A3*(~A5)*A6)+((~A1)*(~A4)*A2*(~A3)*(~A5)*A6)+((~A1)*(~A4)*(~A2)*A3*(~A5)*A6)+((~A1)*(~A4)*(~A2)*(~A3)*A5)+((~A1)*(~A4)*(~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X40Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1))+((~A5))) , 
NAME: SLICE_X38Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4))+((~A2)) , 
NAME: SLICE_X34Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4)+(A3*(~A5)*A1*A4)+(A3*(~A5)*(~A1)*(~A4))+((~A3)*A5*(~A4))+((~A3)*(~A5)*A1*A4)+((~A3)*(~A5)*(~A1)*(~A4)) , 
NAME: SLICE_X41Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X35Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A3*A1)+(A5*A4*A2*A3*(~A1)*A6)+(A5*A4*A2*(~A3))+(A5*A4*(~A2)*A3*A1)+(A5*A4*(~A2)*A3*(~A1)*A6)+(A5*A4*(~A2)*(~A3)*A6)+(A5*(~A4)*A3*A1)+(A5*(~A4)*A3*(~A1)*A6)+(A5*(~A4)*(~A3)*A6)+((~A5)*A3*A1)+((~A5)*A3*(~A1)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X35Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X47Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X39Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1)+((~A3)*(~A1)*A6)+((~A3)*(~A1)*(~A6)*A5*A4*(~A2))+((~A3)*(~A1)*(~A6)*A5*(~A4))+((~A3)*(~A1)*(~A6)*(~A5)*A4*(~A2)) , 
NAME: SLICE_X39Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X39Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X36Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A4))) , 
NAME: SLICE_X36Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*A6*(~A5)) , 
NAME: SLICE_X35Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A4*(~A6))+(A5*A1*(~A3)*(~A4))+(A5*(~A1)*A3*A2*A4*A6)+(A5*(~A1)*A3*A2*(~A4))+(A5*(~A1)*A3*(~A2)*(~A6))+(A5*(~A1)*(~A3)*A2*(~A4)*A6)+(A5*(~A1)*(~A3)*(~A2)*(~A4)*(~A6))+((~A5)*A1*A2*A4*A6)+((~A5)*(~A1)*A3*(~A2)*A4*A6)+((~A5)*(~A1)*A3*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X35Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A3)+((~A1)*(~A5)*(~A3)*A4*A2)+((~A1)*(~A5)*(~A3)*A4*(~A2)*A6)+((~A1)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X39Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*A2*(~A1)*A5)+(A4*A2*(~A1)*(~A5)*A3)+(A4*(~A2)*A6*A1)+(A4*(~A2)*A6*(~A1)*A5)+(A4*(~A2)*A6*(~A1)*(~A5)*A3)+(A4*(~A2)*(~A6)*(~A1)*(~A5)*A3)+((~A4)*A2*(~A1)*(~A5)*A3)+((~A4)*(~A2)*A6*A1)+((~A4)*(~A2)*A6*(~A1)*A5)+((~A4)*(~A2)*A6*(~A1)*(~A5)*A3)+((~A4)*(~A2)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X36Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A4*(~A3)*(~A2))+(A1*A5*A6*(~A4)*(~A3))+(A1*A5*(~A6)*(~A4)*(~A3)*(~A2))+(A1*(~A5)*A6*A4*(~A3)*A2)+(A1*(~A5)*A6*(~A4)*A3*(~A2))+((~A1)*A5*A6*A4*(~A3)*(~A2))+((~A1)*A5*A6*(~A4)*(~A3)*A2)+((~A1)*(~A5)*A6*A4*(~A3)*A2)+((~A1)*(~A5)*A6*(~A4)*A3*(~A2)) , 
NAME: SLICE_X36Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A6)*A5*A4*(~A2)*A1)+((~A3)*(~A6)*A5*(~A4)*A2*(~A1)) , 
NAME: SLICE_X36Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A5)+(A1*(~A2)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A4))+((~A1)*A2)+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*A5*(~A3)*A6)+((~A1)*(~A2)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A4)*A3)+((~A1)*(~A2)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X36Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*(~A4))+(A5*(~A3)*A1*A4*A2*A6)+(A5*(~A3)*A1*A4*(~A2))+(A5*(~A3)*(~A1)*A2*A6)+(A5*(~A3)*(~A1)*(~A2))+((~A5)*A3)+((~A5)*(~A3)*A1*A4*A2*A6)+((~A5)*(~A3)*A1*A4*(~A2))+((~A5)*(~A3)*(~A1)*A2*A6)+((~A5)*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X39Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A3)*A2*A6*(~A4)) , 
NAME: SLICE_X36Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4) , 
NAME: SLICE_X35Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X34Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y89/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X34Y89/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X35Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y89/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X39Y89/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X35Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*A3)+(A2*(~A1)*(~A3)*(~A6)*(~A5))+((~A2)*A1)+((~A2)*(~A1)*A3)+((~A2)*(~A1)*(~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X37Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A5*A2)+(A1*A4*A6*A5*(~A2)*A3)+(A1*A4*(~A6)*A5*(~A2))+(A1*(~A4)*A5*(~A2))+((~A1)*A4*A6*A5*A2)+((~A1)*A4*A6*A5*(~A2)*A3)+((~A1)*A4*A6*(~A5))+((~A1)*A4*(~A6)*A5*(~A2))+((~A1)*A4*(~A6)*(~A5))+((~A1)*(~A4)*A5*(~A2))+((~A1)*(~A4)*(~A5)) , 
NAME: SLICE_X33Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*(~A2))+(A3*A4*(~A5)*A6*(~A2))+(A3*A4*(~A5)*(~A6)*A1)+(A3*A4*(~A5)*(~A6)*(~A1)*(~A2))+(A3*(~A4))+((~A3)) , 
NAME: SLICE_X37Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5*A3*(~A6))+((~A4)*A5*(~A3)*A2*A1)+((~A4)*A5*(~A3)*A2*(~A1)*(~A6))+((~A4)*A5*(~A3)*(~A2)*(~A6))+((~A4)*(~A5)*A3*A1*(~A6))+((~A4)*(~A5)*A3*(~A1))+((~A4)*(~A5)*(~A3)*A2*(~A6))+((~A4)*(~A5)*(~A3)*(~A2)*A1)+((~A4)*(~A5)*(~A3)*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X33Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A1)*(~A6)*(~A2)*A5)+(A4*(~A3)*A1)+(A4*(~A3)*(~A1)*A6)+(A4*(~A3)*(~A1)*(~A6)*A2)+(A4*(~A3)*(~A1)*(~A6)*(~A2)*A5)+((~A4)*A3*A1)+((~A4)*A3*(~A1)*A6)+((~A4)*A3*(~A1)*(~A6)*A2)+((~A4)*A3*(~A1)*(~A6)*(~A2)*A5)+((~A4)*(~A3)*(~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X35Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A6*A3*A5)+((~A4)*A2*A6*(~A3))+((~A4)*A2*(~A6)*A3*A5)+((~A4)*(~A2)*A3*A5) , 
NAME: SLICE_X34Y88/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A6*(~A5))+(A4*A3*(~A2)*(~A5))+(A4*(~A3)*A2*(~A1)*(~A6)*(~A5))+((~A4)*A3*A1*(~A5))+((~A4)*A3*(~A1)*A6*(~A5))+((~A4)*(~A3)*A2*(~A6)*(~A5))+((~A4)*(~A3)*(~A2)*A1*(~A6)*(~A5)) , 
NAME: SLICE_X34Y88/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A1))) , 
NAME: SLICE_X34Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*(~A4)*A2*(~A3))+(A1*A6*(~A5)*A2*(~A3))+(A1*(~A6))+((~A1)*A6*A5*A4*(~A2)*(~A3))+((~A1)*A6*A5*(~A4)*(~A3))+((~A1)*A6*(~A5)*A2*(~A3))+((~A1)*(~A6)) , 
NAME: SLICE_X34Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1)) , 
NAME: SLICE_X34Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*(~A1)*A4)+(A2*A5*(~A3)*A1)+(A2*A5*(~A3)*(~A1)*A4)+(A2*(~A5)*A3*A1)+(A2*(~A5)*A3*(~A1)*A4)+(A2*(~A5)*(~A3)*(~A1)*A4)+((~A2)*A3*A1)+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*(~A1)*A4)) , 
NAME: SLICE_X38Y88/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A6)+(A4*A1*(~A2)*A5*A6*A3)+(A4*A1*(~A2)*A5*(~A6))+(A4*A1*(~A2)*(~A5)*A6)+(A4*(~A1)) , 
NAME: SLICE_X48Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A2*A6*A5*(~A3))+((~A1)*A2*A6*(~A5)*A4*(~A3))+((~A1)*A2*(~A6)*A5*A4*(~A3))+((~A1)*A2*(~A6)*(~A5)*(~A3))+((~A1)*(~A2)*A6*A4*(~A3))+((~A1)*(~A2)*(~A6)*A5*A4*(~A3))+((~A1)*(~A2)*(~A6)*(~A5)*(~A3)) , 
NAME: SLICE_X48Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*(~A3)) , 
NAME: SLICE_X48Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X38Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1)*A3*A5)+(A6*A2*(~A1)*(~A3)*A4*A5)+(A6*(~A2)*A1)+(A6*(~A2)*(~A1)*A3*A5)+(A6*(~A2)*(~A1)*(~A3)*A4*A5)+((~A6)*A2*A1)+((~A6)*A2*(~A1)*A3*A5)+((~A6)*A2*(~A1)*(~A3)*A4*A5)+((~A6)*(~A2)*(~A1)*A3*A5)+((~A6)*(~A2)*(~A1)*(~A3)*A4*A5) , 
NAME: SLICE_X38Y88/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y88/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A5) , 
NAME: SLICE_X38Y88/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X39Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6*(~A1))+(A3*A4*(~A5)*(~A1))+(A3*(~A4)*A2*A5*A6*(~A1))+(A3*(~A4)*A2*(~A5)*(~A1))+(A3*(~A4)*(~A2)*(~A1))+((~A3)*A6*(~A1)) , 
NAME: SLICE_X39Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*(~A4))+(A5*(~A1))+((~A5)*A3*A1*(~A4))+((~A5)*A3*(~A1))+((~A5)*(~A3)*A1*A2)+((~A5)*(~A3)*A1*(~A2)*A6)+((~A5)*(~A3)*A1*(~A2)*(~A6)*(~A4))+((~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X38Y88/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X36Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*(~A4)*(~A5)*A6)+((~A1)*(~A2)*A3*A4*A5*A6)+((~A1)*(~A2)*A3*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X36Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*A6*(~A3))+(A2*A1*A4*(~A6)*A3)+(A2*A1*(~A4)*A3)+(A2*(~A1)*A3)+((~A2)*A3) , 
NAME: SLICE_X36Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A4))+(A3*(~A2)*(~A6)*A5*(~A4))+((~A3)*A2*A1)+((~A3)*A2*(~A1)*(~A4))+((~A3)*(~A2)*A6*(~A4)) , 
NAME: SLICE_X36Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A2) , 
NAME: SLICE_X33Y101/C5LUT, 
TYPE: LUT5, 

SLICE_X38Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*(~A3))+((~A4)*A6*A5*A2*(~A3))+((~A4)*(~A6)*A1*A5*A2*(~A3))+((~A4)*(~A6)*A1*(~A5)*(~A3))+((~A4)*(~A6)*(~A1)*A5*A2*(~A3)) , 
NAME: SLICE_X38Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2))+((~A3)) , 
NAME: SLICE_X44Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X37Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A5*(~A1)*(~A4))+(A3*A2*A6*(~A5)*A1*A4)+(A3*A2*A6*(~A5)*(~A1))+(A3*A2*(~A6)*A5*(~A1)*(~A4))+(A3*A2*(~A6)*(~A5)*A4)+(A3*(~A2)*A6*(~A5)*A4)+(A3*(~A2)*(~A6)*A5*(~A1)*(~A4))+(A3*(~A2)*(~A6)*(~A5)*A4)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A5*(~A1)*(~A4))+((~A3)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X37Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y89/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2)+(A4*(~A5))+((~A4)) , 
NAME: SLICE_X37Y89/B5LUT, 
TYPE: LUT5, 

SLICE_X37Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A6)+(A5*(~A2)*(~A6)*(~A3)*A4*(~A1))+((~A5)*(~A2)*A6)+((~A5)*(~A2)*(~A6)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X37Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X38Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*A2)+((~A3)*A1*(~A2))) , 
NAME: SLICE_X38Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A2)*(~A4))+(A3*A5*(~A1)*A6*(~A2)*A4)+(A3*A5*(~A1)*(~A6)*A2*(~A4))+(A3*(~A5)*A1*A6*(~A2)*(~A4))+(A3*(~A5)*A1*(~A6)*(~A2))+(A3*(~A5)*(~A1)*A6*(~A2)*A4)+(A3*(~A5)*(~A1)*(~A6)*A2*(~A4))+((~A3)*A5*A1*A6*(~A2)*(~A4))+((~A3)*A5*(~A1)*A6*(~A2)*A4)+((~A3)*A5*(~A1)*(~A6)*A2*(~A4))+((~A3)*(~A5)*A1*A6*(~A2)*(~A4))+((~A3)*(~A5)*A1*(~A6)*(~A2)*A4)+((~A3)*(~A5)*(~A1)*A6*(~A2)*A4)+((~A3)*(~A5)*(~A1)*(~A6)*A2*(~A4)) , 
NAME: SLICE_X38Y90/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5*A1*(~A4))+(A2*A6*A3*A5*(~A1)*A4)+(A2*A6*A3*(~A5)*A4)+(A2*A6*(~A3)*A4)+(A2*(~A6)*A4)+((~A2)*A4) , 
NAME: SLICE_X37Y88/D6LUT, 
TYPE: LUT6, 

SLICE_X38Y88/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6)+((~A4)*(~A6)*A3) , 
NAME: SLICE_X38Y88/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A6*(~A3))+(A5*(~A1)*(~A2)*(~A6)*A4*(~A3))+(A5*(~A1)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X41Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A1*A3*A5*A4*(~A6))+((~A2)*A1*A3*(~A5)*(~A6))+((~A2)*A1*(~A3))+((~A2)*(~A1)*A3*A5*A4*(~A6))+((~A2)*(~A1)*A3*(~A5)*(~A6)) , 
NAME: SLICE_X37Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4*(~A5)*(~A1))+(A2*(~A3)*(~A4))+((~A2)*A3*(~A5)*A1)+((~A2)*(~A3)*A4*(~A5)*(~A1))+((~A2)*(~A3)*(~A4))) , 
NAME: SLICE_X41Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y88/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y88/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y88/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X36Y88/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X37Y88/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y88/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A3*(~A4)*A1)+(A2*(~A5)*(~A3)*A4)+(A2*(~A5)*(~A3)*(~A4)*A1)+((~A2)*(~A5)*A3*(~A4)*A1)+((~A2)*(~A5)*(~A3)*A4)+((~A2)*(~A5)*(~A3)*(~A4)*A1)) , 
NAME: SLICE_X47Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X46Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A6)+(A4*(~A3)*A1*A2)+(A4*(~A3)*A1*(~A2)*A6)+(A4*(~A3)*(~A1)*A2*(~A6))+((~A4)*A3*A2*(~A6))+((~A4)*(~A3)*A1*A2)+((~A4)*(~A3)*A1*(~A2)*A6)+((~A4)*(~A3)*(~A1)*A2*(~A6)) , 
NAME: SLICE_X47Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*A3*A6)+((~A5)*A3*(~A6)*A4*A2)+((~A5)*A3*(~A6)*A4*(~A2)*A1)+((~A5)*A3*(~A6)*(~A4)*A2*(~A1))+((~A5)*(~A3)*(~A6)*A4*A2)+((~A5)*(~A3)*(~A6)*A4*(~A2)*A1)+((~A5)*(~A3)*(~A6)*(~A4)*A2*(~A1)) , 
NAME: SLICE_X42Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6*A1)+(A4*(~A5)*A6*(~A1)*A2)+(A4*(~A5)*(~A6)*(~A1)*A2)+((~A4)*(~A5)*A6*A1)+((~A4)*(~A5)*A6*(~A1)*A2)+((~A4)*(~A5)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X48Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A4)+((~A3)*(~A2)*A4)) , 
NAME: SLICE_X48Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6)+(A3*(~A1)*A2*A4)+(A3*(~A1)*A2*(~A4)*A6)+(A3*(~A1)*(~A2)*A4*(~A6))+((~A3)*A1*A4*(~A6))+((~A3)*(~A1)*A2*A4)+((~A3)*(~A1)*A2*(~A4)*A6)+((~A3)*(~A1)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X44Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*A2*A1)+((~A4)*A2*(~A1)*A3*A6)+((~A4)*A2*(~A1)*A3*(~A6)*A5)+((~A4)*A2*(~A1)*(~A3)*A6*(~A5))+((~A4)*(~A2)*(~A1)*A3*A6)+((~A4)*(~A2)*(~A1)*A3*(~A6)*A5)+((~A4)*(~A2)*(~A1)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X42Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A2)+(A4*(~A5)*A3*(~A2)*A6)+(A4*(~A5)*(~A3)*(~A2)*A6)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X48Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A3)+((~A2)*(~A5)*A3)) , 
NAME: SLICE_X48Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A1)+(A6*(~A5)*A3*A4)+(A6*(~A5)*A3*(~A4)*A1)+(A6*(~A5)*(~A3)*A4*(~A1))+((~A6)*A5*A4*(~A1))+((~A6)*(~A5)*A3*A4)+((~A6)*(~A5)*A3*(~A4)*A1)+((~A6)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X42Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+((~A2)*A5*A3)+((~A2)*A5*(~A3)*A6*A4)+((~A2)*A5*(~A3)*A6*(~A4)*A1)+((~A2)*A5*(~A3)*(~A6)*A4*(~A1))+((~A2)*(~A5)*(~A3)*A6*A4)+((~A2)*(~A5)*(~A3)*A6*(~A4)*A1)+((~A2)*(~A5)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X42Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A2*A3)+(A6*(~A5)*A2*(~A3)*A1)+(A6*(~A5)*(~A2)*(~A3)*A1)+((~A6)*(~A5)*A2*A3)+((~A6)*(~A5)*A2*(~A3)*A1)+((~A6)*(~A5)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X48Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X48Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*A3*(~A4)*A1)+(A6*(~A3)*A2*A4)+(A6*(~A3)*A2*(~A4)*A1)+(A6*(~A3)*(~A2)*A4*(~A1))+((~A6)*A3*A4*(~A1))+((~A6)*(~A3)*A2*A4)+((~A6)*(~A3)*A2*(~A4)*A1)+((~A6)*(~A3)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X44Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A5*A2)+((~A3)*A5*(~A2)*A4*A6)+((~A3)*A5*(~A2)*A4*(~A6)*A1)+((~A3)*A5*(~A2)*(~A4)*A6*(~A1))+((~A3)*(~A5)*(~A2)*A4*A6)+((~A3)*(~A5)*(~A2)*A4*(~A6)*A1)+((~A3)*(~A5)*(~A2)*(~A4)*A6*(~A1)) , 
NAME: SLICE_X42Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A3*A5)+(A1*(~A2)*A3*(~A5)*A4)+(A1*(~A2)*(~A3)*(~A5)*A4)+((~A1)*(~A2)*A3*A5)+((~A1)*(~A2)*A3*(~A5)*A4)+((~A1)*(~A2)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X46Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1)) , 
NAME: SLICE_X47Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A1)+(A4*(~A2)*A5*A6)+(A4*(~A2)*A5*(~A6)*A1)+(A4*(~A2)*(~A5)*A6*(~A1))+((~A4)*A2*A6*(~A1))+((~A4)*(~A2)*A5*A6)+((~A4)*(~A2)*A5*(~A6)*A1)+((~A4)*(~A2)*(~A5)*A6*(~A1)) , 
NAME: SLICE_X45Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*A2*A3)+((~A6)*A2*(~A3)*A5*A4)+((~A6)*A2*(~A3)*A5*(~A4)*A1)+((~A6)*A2*(~A3)*(~A5)*A4*(~A1))+((~A6)*(~A2)*(~A3)*A5*A4)+((~A6)*(~A2)*(~A3)*A5*(~A4)*A1)+((~A6)*(~A2)*(~A3)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X42Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A3*A5)+(A1*(~A4)*A3*(~A5)*A2)+(A1*(~A4)*(~A3)*(~A5)*A2)+((~A1)*(~A4)*A3*A5)+((~A1)*(~A4)*A3*(~A5)*A2)+((~A1)*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X46Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X47Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A6*A4)+(A2*(~A3)*A6*(~A4)*A1)+(A2*(~A3)*(~A6)*A4*(~A1))+((~A2)*A3*A4*(~A1))+((~A2)*(~A3)*A6*A4)+((~A2)*(~A3)*A6*(~A4)*A1)+((~A2)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X44Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A6*A1)+((~A2)*A3*(~A4)*A6*(~A1)*A5)+((~A2)*A3*(~A4)*(~A6)*A1*(~A5))+((~A2)*(~A3)*(~A4)*A6*A1)+((~A2)*(~A3)*(~A4)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A4)*(~A6)*A1*(~A5)) , 
NAME: SLICE_X41Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A4)) , 
NAME: SLICE_X46Y89/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+((~A3)*A2*A6)+((~A3)*A2*(~A6)*A4*A1)+((~A3)*A2*(~A6)*A4*(~A1)*A5)+((~A3)*A2*(~A6)*(~A4)*A1*(~A5))+((~A3)*(~A2)*(~A6)*A4*A1)+((~A3)*(~A2)*(~A6)*A4*(~A1)*A5)+((~A3)*(~A2)*(~A6)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X43Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*A4*A3*A1*(~A5))+((~A6)*A4*A3*A1*(~A5)) , 
NAME: SLICE_X46Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y88/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*(~A4)*A2)+(A5*A1*A3*(~A4)*(~A2)*(~A6))+(A5*A1*(~A3)*A4*(~A2))+(A5*A1*(~A3)*(~A4)*A2)+(A5*A1*(~A3)*(~A4)*(~A2)*(~A6))+(A5*(~A1)*A3*A4*A2)+(A5*(~A1)*A3*(~A4)*A2)+(A5*(~A1)*A3*(~A4)*(~A2)*(~A6))+(A5*(~A1)*(~A3)*A4)+(A5*(~A1)*(~A3)*(~A4)*A2)+(A5*(~A1)*(~A3)*(~A4)*(~A2)*(~A6))+((~A5)*A3*A4*A2)+((~A5)*A3*(~A4)*A2)+((~A5)*A3*(~A4)*(~A2)*(~A6))+((~A5)*(~A3)*A4)+((~A5)*(~A3)*(~A4)*A2)+((~A5)*(~A3)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X40Y88/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4)+(A2*(~A3)*(~A4))+((~A2)*A3*A4)+((~A2)*(~A3))) , 
NAME: SLICE_X40Y88/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y88/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A1*(~A5)*A3*A2*A6)+((~A4)*A1*(~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X40Y88/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A2*A1)+(A4*(~A6)*A2*(~A1)*A3)+(A4*(~A6)*(~A2)*(~A1)*A3)+((~A4)*(~A6)*A2*A1)+((~A4)*(~A6)*A2*(~A1)*A3)+((~A4)*(~A6)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X46Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A3)*A5*(~A1))+(A2*(~A4)*A3*A5*A1)+((~A2)*(~A4)*(~A3)*A6*A5*A1)+((~A2)*(~A4)*(~A3)*A6*(~A5))+((~A2)*(~A4)*(~A3)*(~A6)*A5*A1) , 
NAME: SLICE_X46Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X49Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A4)+(A2*(~A3)*A1*A6)+(A2*(~A3)*A1*(~A6)*A4)+(A2*(~A3)*(~A1)*A6*(~A4))+((~A2)*A3*A6*(~A4))+((~A2)*(~A3)*A1*A6)+((~A2)*(~A3)*A1*(~A6)*A4)+((~A2)*(~A3)*(~A1)*A6*(~A4)) , 
NAME: SLICE_X44Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X46Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A6*(~A5))+(A1*A3*(~A4)*(~A6)*(~A2)*(~A5))+(A1*(~A3)*A6*(~A5))+(A1*(~A3)*(~A6)*(~A2)*(~A5))+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X46Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A5)+(A4*(~A3)*(~A6)*(~A2)*A5)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A5)+((~A4)*(~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X47Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1)) , 
NAME: SLICE_X47Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A3)+(A4*(~A1)*A5*A2)+(A4*(~A1)*A5*(~A2)*A3)+(A4*(~A1)*(~A5)*A2*(~A3))+((~A4)*A1*A2*(~A3))+((~A4)*(~A1)*A5*A2)+((~A4)*(~A1)*A5*(~A2)*A3)+((~A4)*(~A1)*(~A5)*A2*(~A3)) , 
NAME: SLICE_X46Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*A4*A6)+((~A3)*A4*(~A6)*A1*A5)+((~A3)*A4*(~A6)*A1*(~A5)*A2)+((~A3)*A4*(~A6)*(~A1)*A5*(~A2))+((~A3)*(~A4)*(~A6)*A1*A5)+((~A3)*(~A4)*(~A6)*A1*(~A5)*A2)+((~A3)*(~A4)*(~A6)*(~A1)*A5*(~A2)) , 
NAME: SLICE_X43Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A1)+(A4*(~A3)*(~A6)*(~A2)*A1)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A1)+((~A4)*(~A3)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X48Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1)) , 
NAME: SLICE_X48Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A3)+(A1*(~A2)*A5*A6)+(A1*(~A2)*A5*(~A6)*A3)+(A1*(~A2)*(~A5)*A6*(~A3))+((~A1)*A2*A6*(~A3))+((~A1)*(~A2)*A5*A6)+((~A1)*(~A2)*A5*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X45Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*A5*A2)+((~A6)*A5*(~A2)*A4*A1)+((~A6)*A5*(~A2)*A4*(~A1)*A3)+((~A6)*A5*(~A2)*(~A4)*A1*(~A3))+((~A6)*(~A5)*(~A2)*A4*A1)+((~A6)*(~A5)*(~A2)*A4*(~A1)*A3)+((~A6)*(~A5)*(~A2)*(~A4)*A1*(~A3)) , 
NAME: SLICE_X43Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5*A4)+(A3*(~A2)*A5*(~A4)*A1)+(A3*(~A2)*(~A5)*(~A4)*A1)+((~A3)*(~A2)*A5*A4)+((~A3)*(~A2)*A5*(~A4)*A1)+((~A3)*(~A2)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X47Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*(~A2)*A3) , 
NAME: SLICE_X47Y94/B5LUT, 
TYPE: LUT5, 

SLICE_X45Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1)+(A4*A2*(~A1)*A3)+(A4*(~A2)*A5*A1)+(A4*(~A2)*A5*(~A1)*A3)+(A4*(~A2)*(~A5)*A1*(~A3))+((~A4)*A2*A1*(~A3))+((~A4)*(~A2)*A5*A1)+((~A4)*(~A2)*A5*(~A1)*A3)+((~A4)*(~A2)*(~A5)*A1*(~A3)) , 
NAME: SLICE_X45Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*A1*A6)+((~A4)*A1*(~A6)*A3*A5)+((~A4)*A1*(~A6)*A3*(~A5)*A2)+((~A4)*A1*(~A6)*(~A3)*A5*(~A2))+((~A4)*(~A1)*(~A6)*A3*A5)+((~A4)*(~A1)*(~A6)*A3*(~A5)*A2)+((~A4)*(~A1)*(~A6)*(~A3)*A5*(~A2)) , 
NAME: SLICE_X40Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1*A3)+(A2*(~A5)*A1*(~A3)*A4)+(A2*(~A5)*(~A1)*(~A3)*A4)+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*A1*(~A3)*A4)+((~A2)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X48Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X48Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A1)+(A5*(~A4)*A3*A2)+(A5*(~A4)*A3*(~A2)*A1)+(A5*(~A4)*(~A3)*A2*(~A1))+((~A5)*A4*A2*(~A1))+((~A5)*(~A4)*A3*A2)+((~A5)*(~A4)*A3*(~A2)*A1)+((~A5)*(~A4)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X41Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*A1*A2)+((~A6)*A1*(~A2)*A4*A3)+((~A6)*A1*(~A2)*A4*(~A3)*A5)+((~A6)*A1*(~A2)*(~A4)*A3*(~A5))+((~A6)*(~A1)*(~A2)*A4*A3)+((~A6)*(~A1)*(~A2)*A4*(~A3)*A5)+((~A6)*(~A1)*(~A2)*(~A4)*A3*(~A5)) , 
NAME: SLICE_X41Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A5)+(A6*(~A2)*A3*(~A5)*A1)+(A6*(~A2)*(~A3)*(~A5)*A1)+((~A6)*(~A2)*A3*A5)+((~A6)*(~A2)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X46Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X46Y98/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X46Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*A6)+(A1*(~A3)*A2*A4)+(A1*(~A3)*A2*(~A4)*A6)+(A1*(~A3)*(~A2)*A4*(~A6))+((~A1)*A3*A4*(~A6))+((~A1)*(~A3)*A2*A4)+((~A1)*(~A3)*A2*(~A4)*A6)+((~A1)*(~A3)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X46Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*A2*A3)+((~A5)*A2*(~A3)*A1*A4)+((~A5)*A2*(~A3)*A1*(~A4)*A6)+((~A5)*A2*(~A3)*(~A1)*A4*(~A6))+((~A5)*(~A2)*(~A3)*A1*A4)+((~A5)*(~A2)*(~A3)*A1*(~A4)*A6)+((~A5)*(~A2)*(~A3)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X46Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A3*A1)+(A5*(~A6)*A3*(~A1)*A2)+(A5*(~A6)*(~A3)*(~A1)*A2)+((~A5)*(~A6)*A3*A1)+((~A5)*(~A6)*A3*(~A1)*A2)+((~A5)*(~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X47Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X47Y95/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6)+(A1*A5*(~A6)*A2)+(A1*(~A5)*A4*A6)+(A1*(~A5)*A4*(~A6)*A2)+(A1*(~A5)*(~A4)*A6*(~A2))+((~A1)*A5*A6*(~A2))+((~A1)*(~A5)*A4*A6)+((~A1)*(~A5)*A4*(~A6)*A2)+((~A1)*(~A5)*(~A4)*A6*(~A2)) , 
NAME: SLICE_X43Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+((~A2)*A6*A3)+((~A2)*A6*(~A3)*A1*A4)+((~A2)*A6*(~A3)*A1*(~A4)*A5)+((~A2)*A6*(~A3)*(~A1)*A4*(~A5))+((~A2)*(~A6)*(~A3)*A1*A4)+((~A2)*(~A6)*(~A3)*A1*(~A4)*A5)+((~A2)*(~A6)*(~A3)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X41Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2*A3)+(A5*(~A1)*A2*(~A3)*A6)+(A5*(~A1)*(~A2)*(~A3)*A6)+((~A5)*(~A1)*A2*A3)+((~A5)*(~A1)*A2*(~A3)*A6)+((~A5)*(~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X48Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X48Y96/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A1)+(A5*(~A3)*A6*A4)+(A5*(~A3)*A6*(~A4)*A1)+(A5*(~A3)*(~A6)*A4*(~A1))+((~A5)*A3*A4*(~A1))+((~A5)*(~A3)*A6*A4)+((~A5)*(~A3)*A6*(~A4)*A1)+((~A5)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X41Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A5*A1)+((~A3)*A5*(~A1)*A6*A4)+((~A3)*A5*(~A1)*A6*(~A4)*A2)+((~A3)*A5*(~A1)*(~A6)*A4*(~A2))+((~A3)*(~A5)*(~A1)*A6*A4)+((~A3)*(~A5)*(~A1)*A6*(~A4)*A2)+((~A3)*(~A5)*(~A1)*(~A6)*A4*(~A2)) , 
NAME: SLICE_X39Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A5)+(A6*(~A2)*A3*(~A5)*A1)+(A6*(~A2)*(~A3)*(~A5)*A1)+((~A6)*(~A2)*A3*A5)+((~A6)*(~A2)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X48Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1)) , 
NAME: SLICE_X47Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6)+(A2*A4*(~A6)*A3)+(A2*(~A4)*A1*A6)+(A2*(~A4)*A1*(~A6)*A3)+(A2*(~A4)*(~A1)*A6*(~A3))+((~A2)*A4*A6*(~A3))+((~A2)*(~A4)*A1*A6)+((~A2)*(~A4)*A1*(~A6)*A3)+((~A2)*(~A4)*(~A1)*A6*(~A3)) , 
NAME: SLICE_X44Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*A2*A5)+((~A4)*A2*(~A5)*A6*A1)+((~A4)*A2*(~A5)*A6*(~A1)*A3)+((~A4)*A2*(~A5)*(~A6)*A1*(~A3))+((~A4)*(~A2)*(~A5)*A6*A1)+((~A4)*(~A2)*(~A5)*A6*(~A1)*A3)+((~A4)*(~A2)*(~A5)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X39Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*A5)+(A4*(~A3)*A6*(~A5)*A1)+(A4*(~A3)*(~A6)*(~A5)*A1)+((~A4)*(~A3)*A6*A5)+((~A4)*(~A3)*A6*(~A5)*A1)+((~A4)*(~A3)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X48Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5)) , 
NAME: SLICE_X49Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A1)+(A3*(~A2)*A6*A4)+(A3*(~A2)*A6*(~A4)*A1)+(A3*(~A2)*(~A6)*A4*(~A1))+((~A3)*A2*A4*(~A1))+((~A3)*(~A2)*A6*A4)+((~A3)*(~A2)*A6*(~A4)*A1)+((~A3)*(~A2)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X41Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*A6*A1)+((~A3)*A6*(~A1)*A2*A4)+((~A3)*A6*(~A1)*A2*(~A4)*A5)+((~A3)*A6*(~A1)*(~A2)*A4*(~A5))+((~A3)*(~A6)*(~A1)*A2*A4)+((~A3)*(~A6)*(~A1)*A2*(~A4)*A5)+((~A3)*(~A6)*(~A1)*(~A2)*A4*(~A5)) , 
NAME: SLICE_X41Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X46Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A6)+(A2*(~A1)*A4*A5)+(A2*(~A1)*(~A4)*A3*A5)+(A2*(~A1)*(~A4)*A3*(~A5)*A6)+(A2*(~A1)*(~A4)*(~A3)*A5*(~A6))+((~A2)*A1*A5*(~A6))+((~A2)*(~A1)*A4*A5)+((~A2)*(~A1)*(~A4)*A3*A5)+((~A2)*(~A1)*(~A4)*A3*(~A5)*A6)+((~A2)*(~A1)*(~A4)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X41Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*A6)+(A5*(~A1)*(~A3)*A2*A6)+(A5*(~A1)*(~A3)*A2*(~A6)*A4)+(A5*(~A1)*(~A3)*(~A2)*A6*(~A4))+((~A5)*(~A1)*A3*A6)+((~A5)*(~A1)*(~A3)*A2*A6)+((~A5)*(~A1)*(~A3)*A2*(~A6)*A4)+((~A5)*(~A1)*(~A3)*(~A2)*A6*(~A4)) , 
NAME: SLICE_X46Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4)+(A6*A1*A2*(~A4)*A3)+(A6*A1*A2*(~A4)*(~A3)*A5)+(A6*A1*(~A2)*A4*A5)+(A6*A1*(~A2)*(~A4)*A3)+(A6*A1*(~A2)*(~A4)*(~A3)*A5)+(A6*(~A1)*A2*A4)+(A6*(~A1)*A2*(~A4)*A3*(~A5))+(A6*(~A1)*(~A2)*A4*A5)+(A6*(~A1)*(~A2)*(~A4)*A3*(~A5))+((~A6)*A1*A2*A4*(~A5))+((~A6)*A1*A2*(~A4)*A3)+((~A6)*A1*A2*(~A4)*(~A3)*A5)+((~A6)*A1*(~A2)*(~A4)*A3)+((~A6)*A1*(~A2)*(~A4)*(~A3)*A5)+((~A6)*(~A1)*A2*A4*(~A5))+((~A6)*(~A1)*A2*(~A4)*A3*(~A5))+((~A6)*(~A1)*(~A2)*(~A4)*A3*(~A5)) , 
NAME: SLICE_X38Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A3)+(A4*(~A1)*A5*A2)+(A4*(~A1)*(~A5)*A6*A2)+(A4*(~A1)*(~A5)*A6*(~A2)*A3)+(A4*(~A1)*(~A5)*(~A6)*A2*(~A3))+((~A4)*A1*A2*(~A3))+((~A4)*(~A1)*A5*A2)+((~A4)*(~A1)*(~A5)*A6*A2)+((~A4)*(~A1)*(~A5)*A6*(~A2)*A3)+((~A4)*(~A1)*(~A5)*(~A6)*A2*(~A3)) , 
NAME: SLICE_X38Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A6*A2)+(A5*(~A4)*(~A6)*A3*A2)+(A5*(~A4)*(~A6)*A3*(~A2)*A1)+(A5*(~A4)*(~A6)*(~A3)*A2*(~A1))+((~A5)*(~A4)*A6*A2)+((~A5)*(~A4)*(~A6)*A3*A2)+((~A5)*(~A4)*(~A6)*A3*(~A2)*A1)+((~A5)*(~A4)*(~A6)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X49Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*A4*A6*(~A5)*A2)+(A3*A4*A6*(~A5)*(~A2)*A1)+(A3*A4*(~A6)*A5*A1)+(A3*A4*(~A6)*(~A5)*A2)+(A3*A4*(~A6)*(~A5)*(~A2)*A1)+(A3*(~A4)*A6*A5)+(A3*(~A4)*A6*(~A5)*A2*(~A1))+(A3*(~A4)*(~A6)*A5*A1)+(A3*(~A4)*(~A6)*(~A5)*A2*(~A1))+((~A3)*A4*A6*A5*(~A1))+((~A3)*A4*A6*(~A5)*A2)+((~A3)*A4*A6*(~A5)*(~A2)*A1)+((~A3)*A4*(~A6)*(~A5)*A2)+((~A3)*A4*(~A6)*(~A5)*(~A2)*A1)+((~A3)*(~A4)*A6*A5*(~A1))+((~A3)*(~A4)*A6*(~A5)*A2*(~A1))+((~A3)*(~A4)*(~A6)*(~A5)*A2*(~A1)) , 
NAME: SLICE_X38Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4)+(A2*(~A5)*A1*A3)+(A2*(~A5)*(~A1)*A6*A3)+(A2*(~A5)*(~A1)*A6*(~A3)*A4)+(A2*(~A5)*(~A1)*(~A6)*A3*(~A4))+((~A2)*A5*A3*(~A4))+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*(~A1)*A6*A3)+((~A2)*(~A5)*(~A1)*A6*(~A3)*A4)+((~A2)*(~A5)*(~A1)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X42Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A1)+(A6*(~A2)*(~A3)*A5*A1)+(A6*(~A2)*(~A3)*A5*(~A1)*A4)+(A6*(~A2)*(~A3)*(~A5)*A1*(~A4))+((~A6)*(~A2)*A3*A1)+((~A6)*(~A2)*(~A3)*A5*A1)+((~A6)*(~A2)*(~A3)*A5*(~A1)*A4)+((~A6)*(~A2)*(~A3)*(~A5)*A1*(~A4)) , 
NAME: SLICE_X50Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A5)+(A3*A6*A2*(~A5)*A4)+(A3*A6*A2*(~A5)*(~A4)*A1)+(A3*A6*(~A2)*A5*A1)+(A3*A6*(~A2)*(~A5)*A4)+(A3*A6*(~A2)*(~A5)*(~A4)*A1)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4*(~A1))+(A3*(~A6)*(~A2)*A5*A1)+(A3*(~A6)*(~A2)*(~A5)*A4*(~A1))+((~A3)*A6*A2*A5*(~A1))+((~A3)*A6*A2*(~A5)*A4)+((~A3)*A6*A2*(~A5)*(~A4)*A1)+((~A3)*A6*(~A2)*(~A5)*A4)+((~A3)*A6*(~A2)*(~A5)*(~A4)*A1)+((~A3)*(~A6)*A2*A5*(~A1))+((~A3)*(~A6)*A2*(~A5)*A4*(~A1))+((~A3)*(~A6)*(~A2)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X42Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5)+(A2*A3*(~A5)*A1)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*A6*A5)+(A2*(~A3)*(~A4)*A6*(~A5)*A1)+(A2*(~A3)*(~A4)*(~A6)*A5*(~A1))+((~A2)*A3*A5*(~A1))+((~A2)*(~A3)*A4*A5)+((~A2)*(~A3)*(~A4)*A6*A5)+((~A2)*(~A3)*(~A4)*A6*(~A5)*A1)+((~A2)*(~A3)*(~A4)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X42Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4*A1)+(A2*(~A3)*(~A4)*A5*A1)+(A2*(~A3)*(~A4)*A5*(~A1)*A6)+(A2*(~A3)*(~A4)*(~A5)*A1*(~A6))+((~A2)*(~A3)*A4*A1)+((~A2)*(~A3)*(~A4)*A5*A1)+((~A2)*(~A3)*(~A4)*A5*(~A1)*A6)+((~A2)*(~A3)*(~A4)*(~A5)*A1*(~A6)) , 
NAME: SLICE_X46Y105/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A3)+(A4*A2*A5*(~A3)*A6)+(A4*A2*A5*(~A3)*(~A6)*A1)+(A4*A2*(~A5)*A3*A1)+(A4*A2*(~A5)*(~A3)*A6)+(A4*A2*(~A5)*(~A3)*(~A6)*A1)+(A4*(~A2)*A5*A3)+(A4*(~A2)*A5*(~A3)*A6*(~A1))+(A4*(~A2)*(~A5)*A3*A1)+(A4*(~A2)*(~A5)*(~A3)*A6*(~A1))+((~A4)*A2*A5*A3*(~A1))+((~A4)*A2*A5*(~A3)*A6)+((~A4)*A2*A5*(~A3)*(~A6)*A1)+((~A4)*A2*(~A5)*(~A3)*A6)+((~A4)*A2*(~A5)*(~A3)*(~A6)*A1)+((~A4)*(~A2)*A5*A3*(~A1))+((~A4)*(~A2)*A5*(~A3)*A6*(~A1))+((~A4)*(~A2)*(~A5)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X42Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1)+(A4*A5*(~A1)*A6)+(A4*(~A5)*A2*A1)+(A4*(~A5)*(~A2)*A3*A1)+(A4*(~A5)*(~A2)*A3*(~A1)*A6)+(A4*(~A5)*(~A2)*(~A3)*A1*(~A6))+((~A4)*A5*A1*(~A6))+((~A4)*(~A5)*A2*A1)+((~A4)*(~A5)*(~A2)*A3*A1)+((~A4)*(~A5)*(~A2)*A3*(~A1)*A6)+((~A4)*(~A5)*(~A2)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X41Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A6)+(A1*(~A2)*(~A4)*A5*A6)+(A1*(~A2)*(~A4)*A5*(~A6)*A3)+(A1*(~A2)*(~A4)*(~A5)*A6*(~A3))+((~A1)*(~A2)*A4*A6)+((~A1)*(~A2)*(~A4)*A5*A6)+((~A1)*(~A2)*(~A4)*A5*(~A6)*A3)+((~A1)*(~A2)*(~A4)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X49Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A1)+(A3*A4*A2*(~A1)*A6)+(A3*A4*A2*(~A1)*(~A6)*A5)+(A3*A4*(~A2)*A1*A5)+(A3*A4*(~A2)*(~A1)*A6)+(A3*A4*(~A2)*(~A1)*(~A6)*A5)+(A3*(~A4)*A2*A1)+(A3*(~A4)*A2*(~A1)*A6*(~A5))+(A3*(~A4)*(~A2)*A1*A5)+(A3*(~A4)*(~A2)*(~A1)*A6*(~A5))+((~A3)*A4*A2*A1*(~A5))+((~A3)*A4*A2*(~A1)*A6)+((~A3)*A4*A2*(~A1)*(~A6)*A5)+((~A3)*A4*(~A2)*(~A1)*A6)+((~A3)*A4*(~A2)*(~A1)*(~A6)*A5)+((~A3)*(~A4)*A2*A1*(~A5))+((~A3)*(~A4)*A2*(~A1)*A6*(~A5))+((~A3)*(~A4)*(~A2)*(~A1)*A6*(~A5)) , 
NAME: SLICE_X39Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A1)+(A6*(~A3)*A2*A5)+(A6*(~A3)*(~A2)*A4*A5)+(A6*(~A3)*(~A2)*A4*(~A5)*A1)+(A6*(~A3)*(~A2)*(~A4)*A5*(~A1))+((~A6)*A3*A5*(~A1))+((~A6)*(~A3)*A2*A5)+((~A6)*(~A3)*(~A2)*A4*A5)+((~A6)*(~A3)*(~A2)*A4*(~A5)*A1)+((~A6)*(~A3)*(~A2)*(~A4)*A5*(~A1)) , 
NAME: SLICE_X42Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A5*A4)+(A1*(~A2)*(~A5)*A6*A4)+(A1*(~A2)*(~A5)*A6*(~A4)*A3)+(A1*(~A2)*(~A5)*(~A6)*A4*(~A3))+((~A1)*(~A2)*A5*A4)+((~A1)*(~A2)*(~A5)*A6*A4)+((~A1)*(~A2)*(~A5)*A6*(~A4)*A3)+((~A1)*(~A2)*(~A5)*(~A6)*A4*(~A3)) , 
NAME: SLICE_X47Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A2)+(A5*A6*A4*(~A2)*A1)+(A5*A6*A4*(~A2)*(~A1)*A3)+(A5*A6*(~A4)*A2*A3)+(A5*A6*(~A4)*(~A2)*A1)+(A5*A6*(~A4)*(~A2)*(~A1)*A3)+(A5*(~A6)*A4*A2)+(A5*(~A6)*A4*(~A2)*A1*(~A3))+(A5*(~A6)*(~A4)*A2*A3)+(A5*(~A6)*(~A4)*(~A2)*A1*(~A3))+((~A5)*A6*A4*A2*(~A3))+((~A5)*A6*A4*(~A2)*A1)+((~A5)*A6*A4*(~A2)*(~A1)*A3)+((~A5)*A6*(~A4)*(~A2)*A1)+((~A5)*A6*(~A4)*(~A2)*(~A1)*A3)+((~A5)*(~A6)*A4*A2*(~A3))+((~A5)*(~A6)*A4*(~A2)*A1*(~A3))+((~A5)*(~A6)*(~A4)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X37Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A6)+(A3*(~A5)*A2*A1)+(A3*(~A5)*(~A2)*A4*A1)+(A3*(~A5)*(~A2)*A4*(~A1)*A6)+(A3*(~A5)*(~A2)*(~A4)*A1*(~A6))+((~A3)*A5*A1*(~A6))+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*(~A2)*A4*A1)+((~A3)*(~A5)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A5)*(~A2)*(~A4)*A1*(~A6)) , 
NAME: SLICE_X40Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A4*A2)+(A1*(~A3)*(~A4)*A6*A2)+(A1*(~A3)*(~A4)*A6*(~A2)*A5)+(A1*(~A3)*(~A4)*(~A6)*A2*(~A5))+((~A1)*(~A3)*A4*A2)+((~A1)*(~A3)*(~A4)*A6*A2)+((~A1)*(~A3)*(~A4)*A6*(~A2)*A5)+((~A1)*(~A3)*(~A4)*(~A6)*A2*(~A5)) , 
NAME: SLICE_X48Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4)+(A1*A2*A6*(~A4)*A3)+(A1*A2*A6*(~A4)*(~A3)*A5)+(A1*A2*(~A6)*A4*A5)+(A1*A2*(~A6)*(~A4)*A3)+(A1*A2*(~A6)*(~A4)*(~A3)*A5)+(A1*(~A2)*A6*A4)+(A1*(~A2)*A6*(~A4)*A3*(~A5))+(A1*(~A2)*(~A6)*A4*A5)+(A1*(~A2)*(~A6)*(~A4)*A3*(~A5))+((~A1)*A2*A6*A4*(~A5))+((~A1)*A2*A6*(~A4)*A3)+((~A1)*A2*A6*(~A4)*(~A3)*A5)+((~A1)*A2*(~A6)*(~A4)*A3)+((~A1)*A2*(~A6)*(~A4)*(~A3)*A5)+((~A1)*(~A2)*A6*A4*(~A5))+((~A1)*(~A2)*A6*(~A4)*A3*(~A5))+((~A1)*(~A2)*(~A6)*(~A4)*A3*(~A5)) , 
NAME: SLICE_X40Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)*(~A3)*A4*(~A5)*(~A2)) , 
NAME: SLICE_X40Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X42Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X49Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A6)*A1*A3*(~A5))+(A4*A2*(~A6)*A1*(~A3))+(A4*(~A2)*A6*(~A1)*(~A3)*A5)+(A4*(~A2)*(~A6)*A1*A3*(~A5))+(A4*(~A2)*(~A6)*A1*(~A3))+((~A4)*(~A6)*A1*A3*(~A5))+((~A4)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X49Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A1)+(A4*(~A6)*A2*A5)+(A4*(~A6)*(~A2)*A3*A5)+(A4*(~A6)*(~A2)*A3*(~A5)*A1)+(A4*(~A6)*(~A2)*(~A3)*A5*(~A1))+((~A4)*A6*A5*(~A1))+((~A4)*(~A6)*A2*A5)+((~A4)*(~A6)*(~A2)*A3*A5)+((~A4)*(~A6)*(~A2)*A3*(~A5)*A1)+((~A4)*(~A6)*(~A2)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X43Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*(~A2)*(~A1)*(~A3)*A5*(~A4))+((~A6)*(~A2)*(~A1)*(~A3)*A5*(~A4)) , 
NAME: SLICE_X40Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4)+((~A3)*(~A4)*(~A2)) , 
NAME: SLICE_X41Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X49Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A1*A6)+(A3*(~A2)*(~A1)*A4*A6)+(A3*(~A2)*(~A1)*A4*(~A6)*A5)+(A3*(~A2)*(~A1)*(~A4)*A6*(~A5))+((~A3)*(~A2)*A1*A6)+((~A3)*(~A2)*(~A1)*A4*A6)+((~A3)*(~A2)*(~A1)*A4*(~A6)*A5)+((~A3)*(~A2)*(~A1)*(~A4)*A6*(~A5)) , 
NAME: SLICE_X49Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A5)+(A4*A3*(~A6)*(~A5))+(A4*(~A3)*A1*A6*A5)+(A4*(~A3)*A1*(~A6)*(~A5))+(A4*(~A3)*(~A1)*A2*A6*A5)+(A4*(~A3)*(~A1)*A2*(~A6))+(A4*(~A3)*(~A1)*(~A2)*A6*A5)+(A4*(~A3)*(~A1)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X43Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2*A6*A3)+(A5*(~A1)*A2*(~A6)*A4*A3)+((~A5)) , 
NAME: SLICE_X38Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A3)+(A4*A2*A6*(~A3)*A1)+(A4*A2*A6*(~A3)*(~A1)*A5)+(A4*A2*(~A6)*A3*A5)+(A4*A2*(~A6)*(~A3)*A1)+(A4*A2*(~A6)*(~A3)*(~A1)*A5)+(A4*(~A2)*A6*A3)+(A4*(~A2)*A6*(~A3)*A1*(~A5))+(A4*(~A2)*(~A6)*A3*A5)+(A4*(~A2)*(~A6)*(~A3)*A1*(~A5))+((~A4)*A2*A6*A3*(~A5))+((~A4)*A2*A6*(~A3)*A1)+((~A4)*A2*A6*(~A3)*(~A1)*A5)+((~A4)*A2*(~A6)*(~A3)*A1)+((~A4)*A2*(~A6)*(~A3)*(~A1)*A5)+((~A4)*(~A2)*A6*A3*(~A5))+((~A4)*(~A2)*A6*(~A3)*A1*(~A5))+((~A4)*(~A2)*(~A6)*(~A3)*A1*(~A5)) , 
NAME: SLICE_X43Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*(~A2)*A4*A3*(~A5))+(A1*(~A2)*A4*(~A3))+(A1*(~A2)*(~A4)*A3*A5*(~A6))+(A1*(~A2)*(~A4)*A3*(~A5))+(A1*(~A2)*(~A4)*(~A3))+((~A1)*A2*A4*(~A3)*A5*(~A6)) , 
NAME: SLICE_X40Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*(~A5)*A4)) , 
NAME: SLICE_X33Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X38Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A6)+(A4*(~A5)*A3*(~A6)*A1)+(A4*(~A5)*(~A3)*A6*(~A1))+((~A4)*(~A5)*A3*A6)+((~A4)*(~A5)*A3*(~A6)*A1)+((~A4)*(~A5)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X38Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X41Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A6))+(A3*A2*(~A4)*A1*A6)+(A3*A2*(~A4)*A1*(~A6)*A5)+(A3*A2*(~A4)*(~A1)*(~A6)*A5)+(A3*(~A2)*(~A4)*A1*A6)+(A3*(~A2)*(~A4)*A1*(~A6)*A5)+(A3*(~A2)*(~A4)*(~A1)*(~A6)*A5)+((~A3)*A2*A4)+((~A3)*A2*(~A4)*A1*A6)+((~A3)*A2*(~A4)*A1*(~A6)*A5)+((~A3)*A2*(~A4)*(~A1)*(~A6)*A5)+((~A3)*(~A2)*A4*A6)+((~A3)*(~A2)*(~A4)*A1*A6)+((~A3)*(~A2)*(~A4)*A1*(~A6)*A5)+((~A3)*(~A2)*(~A4)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X41Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X38Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A5)+(A2*(~A1)*(~A3)*A4*A6)+(A2*(~A1)*(~A3)*A4*(~A6)*A5)+(A2*(~A1)*(~A3)*(~A4)*(~A6)*A5)+((~A2)*(~A1)*A3*A5)+((~A2)*(~A1)*(~A3)*A4*A6)+((~A2)*(~A1)*(~A3)*A4*(~A6)*A5)+((~A2)*(~A1)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X38Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y94/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5))+((~A2)*A5*A4)+((~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X47Y94/D5LUT, 
TYPE: LUT5, 

SLICE_X41Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A4)+(A3*A5*A1*(~A4)*A2)+(A3*A5*A1*(~A4)*(~A2)*A6)+(A3*A5*(~A1)*A4*A6)+(A3*A5*(~A1)*(~A4)*A2)+(A3*A5*(~A1)*(~A4)*(~A2)*A6)+(A3*(~A5)*A1*A4)+(A3*(~A5)*A1*(~A4)*A2*(~A6))+(A3*(~A5)*(~A1)*A4*A6)+(A3*(~A5)*(~A1)*(~A4)*A2*(~A6))+((~A3)*A5*A1*A4*(~A6))+((~A3)*A5*A1*(~A4)*A2)+((~A3)*A5*A1*(~A4)*(~A2)*A6)+((~A3)*A5*(~A1)*(~A4)*A2)+((~A3)*A5*(~A1)*(~A4)*(~A2)*A6)+((~A3)*(~A5)*A1*A4*(~A6))+((~A3)*(~A5)*A1*(~A4)*A2*(~A6))+((~A3)*(~A5)*(~A1)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X41Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y102/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X33Y102/B5LUT, 
TYPE: LUT5, 

SLICE_X38Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A3)+(A1*(~A6)*A2*A5)+(A1*(~A6)*A2*(~A5)*A3)+(A1*(~A6)*(~A2)*(~A5)*A3)+((~A1)*A6*(~A5)*A3)+((~A1)*(~A6)*A2*A5)+((~A1)*(~A6)*A2*(~A5)*A3)+((~A1)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X38Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A1)+(A5*(~A2)*A3*A4)+(A5*(~A2)*A3*(~A4)*A1)+(A5*(~A2)*(~A3)*A4*(~A1))+((~A5)*A2*A4*(~A1))+((~A5)*(~A2)*A3*A4)+((~A5)*(~A2)*A3*(~A4)*A1)+((~A5)*(~A2)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X40Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X46Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A2)+(A5*(~A1)*(~A6)*A4*A2)+(A5*(~A1)*(~A6)*A4*(~A2)*A3)+(A5*(~A1)*(~A6)*(~A4)*A2*(~A3))+((~A5)*(~A1)*A6*A2)+((~A5)*(~A1)*(~A6)*A4*A2)+((~A5)*(~A1)*(~A6)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A6)*(~A4)*A2*(~A3)) , 
NAME: SLICE_X46Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*A6*A3*A4)+((~A1)*A6*A3*(~A4)*A2*A5)+((~A1)*A6*A3*(~A4)*(~A2))+((~A1)*A6*(~A3)*A4)+((~A1)*A6*(~A3)*(~A4)*A2*A5)+((~A1)*(~A6)*A3*A4*A2)+((~A1)*(~A6)*A3*(~A4)*A2*A5)+((~A1)*(~A6)*A3*(~A4)*(~A2))+((~A1)*(~A6)*(~A3)*A4*A2)+((~A1)*(~A6)*(~A3)*(~A4)*A2*A5) , 
NAME: SLICE_X41Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A6*A3)+(A1*(~A4)*(~A6)*A2*A5)+(A1*(~A4)*(~A6)*A2*(~A5)*A3)+(A1*(~A4)*(~A6)*(~A2)*(~A5)*A3)+((~A1)*(~A4)*A6*A3)+((~A1)*(~A4)*(~A6)*A2*A5)+((~A1)*(~A4)*(~A6)*A2*(~A5)*A3)+((~A1)*(~A4)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X40Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5)) , 
NAME: SLICE_X33Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A1)+(A4*(~A2)*A6*(~A1)*A3)+(A4*(~A2)*(~A6)*A1*(~A3))+((~A4)*(~A2)*A6*A1)+((~A4)*(~A2)*A6*(~A1)*A3)+((~A4)*(~A2)*(~A6)*A1*(~A3)) , 
NAME: SLICE_X37Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X41Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A1*A2)+(A3*A6*(~A4)*A1*(~A2)*A5)+(A3*A6*(~A4)*(~A1)*(~A2)*A5)+(A3*(~A6)*A4*A2)+(A3*(~A6)*(~A4)*A1*A2)+(A3*(~A6)*(~A4)*A1*(~A2)*A5)+(A3*(~A6)*(~A4)*(~A1)*(~A2)*A5)+((~A3)*A6*A4*(~A2))+((~A3)*A6*(~A4)*A1*A2)+((~A3)*A6*(~A4)*A1*(~A2)*A5)+((~A3)*A6*(~A4)*(~A1)*(~A2)*A5)+((~A3)*(~A6)*(~A4)*A1*A2)+((~A3)*(~A6)*(~A4)*A1*(~A2)*A5)+((~A3)*(~A6)*(~A4)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X41Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A4*A1)+(A2*(~A6)*(~A4)*A3*A5)+(A2*(~A6)*(~A4)*A3*(~A5)*A1)+(A2*(~A6)*(~A4)*(~A3)*(~A5)*A1)+((~A2)*(~A6)*A4*A1)+((~A2)*(~A6)*(~A4)*A3*A5)+((~A2)*(~A6)*(~A4)*A3*(~A5)*A1)+((~A2)*(~A6)*(~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X37Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+((~A2)*A1*A3)+((~A2)*A1*(~A3)*A4)+((~A2)*(~A1)*A3*(~A4))) , 
NAME: SLICE_X47Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*A3)+(A1*A5*A2*(~A3)*A4)+(A1*A5*A2*(~A3)*(~A4)*A6)+(A1*A5*(~A2)*A3*A6)+(A1*A5*(~A2)*(~A3)*A4)+(A1*A5*(~A2)*(~A3)*(~A4)*A6)+(A1*(~A5)*A2*A3)+(A1*(~A5)*A2*(~A3)*A4*(~A6))+(A1*(~A5)*(~A2)*A3*A6)+(A1*(~A5)*(~A2)*(~A3)*A4*(~A6))+((~A1)*A5*A2*A3*(~A6))+((~A1)*A5*A2*(~A3)*A4)+((~A1)*A5*A2*(~A3)*(~A4)*A6)+((~A1)*A5*(~A2)*(~A3)*A4)+((~A1)*A5*(~A2)*(~A3)*(~A4)*A6)+((~A1)*(~A5)*A2*A3*(~A6))+((~A1)*(~A5)*A2*(~A3)*A4*(~A6))+((~A1)*(~A5)*(~A2)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X40Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X33Y102/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*(~A3)*A4) , 
NAME: SLICE_X33Y102/C5LUT, 
TYPE: LUT5, 

SLICE_X42Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A2)+(A4*(~A5)*A1*A3)+(A4*(~A5)*A1*(~A3)*A2)+(A4*(~A5)*(~A1)*(~A3)*A2)+((~A4)*A5*(~A3)*A2)+((~A4)*(~A5)*A1*A3)+((~A4)*(~A5)*A1*(~A3)*A2)+((~A4)*(~A5)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X42Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A6)+(A2*(~A5)*A3*A4)+(A2*(~A5)*A3*(~A4)*A6)+(A2*(~A5)*(~A3)*A4*(~A6))+((~A2)*A5*A4*(~A6))+((~A2)*(~A5)*A3*A4)+((~A2)*(~A5)*A3*(~A4)*A6)+((~A2)*(~A5)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X42Y94/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5*A1)+(A6*(~A3)*(~A5)*A2*A1)+(A6*(~A3)*(~A5)*A2*(~A1)*A4)+(A6*(~A3)*(~A5)*(~A2)*A1*(~A4))+((~A6)*(~A3)*A5*A1)+((~A6)*(~A3)*(~A5)*A2*A1)+((~A6)*(~A3)*(~A5)*A2*(~A1)*A4)+((~A6)*(~A3)*(~A5)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X48Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*A5*A4*(~A2))+((~A6)*A5*(~A4)*A1*A2)+((~A6)*A5*(~A4)*A1*(~A2)*A3)+((~A6)*A5*(~A4)*(~A1)*(~A2)*A3)+((~A6)*(~A5)*(~A4)*A1*A2)+((~A6)*(~A5)*(~A4)*A1*(~A2)*A3)+((~A6)*(~A5)*(~A4)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X41Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A6*A5)+(A3*(~A4)*(~A6)*A1*A2)+(A3*(~A4)*(~A6)*A1*(~A2)*A5)+(A3*(~A4)*(~A6)*(~A1)*(~A2)*A5)+((~A3)*(~A4)*A6*A5)+((~A3)*(~A4)*(~A6)*A1*A2)+((~A3)*(~A4)*(~A6)*A1*(~A2)*A5)+((~A3)*(~A4)*(~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X41Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*(~A1)*A4)) , 
NAME: SLICE_X33Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A4*A1)+(A5*(~A6)*A4*(~A1)*A2)+(A5*(~A6)*(~A4)*A1*(~A2))+((~A5)*(~A6)*A4*A1)+((~A5)*(~A6)*A4*(~A1)*A2)+((~A5)*(~A6)*(~A4)*A1*(~A2)) , 
NAME: SLICE_X41Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A3)+((~A2)*(~A4)*A3)) , 
NAME: SLICE_X41Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A2*A6)+(A1*A4*(~A3)*A2*(~A6)*A5)+(A1*A4*(~A3)*(~A2)*(~A6)*A5)+(A1*(~A4)*A3*A6)+(A1*(~A4)*(~A3)*A2*A6)+(A1*(~A4)*(~A3)*A2*(~A6)*A5)+(A1*(~A4)*(~A3)*(~A2)*(~A6)*A5)+((~A1)*A4*A3*(~A6))+((~A1)*A4*(~A3)*A2*A6)+((~A1)*A4*(~A3)*A2*(~A6)*A5)+((~A1)*A4*(~A3)*(~A2)*(~A6)*A5)+((~A1)*(~A4)*(~A3)*A2*A6)+((~A1)*(~A4)*(~A3)*A2*(~A6)*A5)+((~A1)*(~A4)*(~A3)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X41Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5*A3)+(A6*(~A2)*(~A5)*A4*A1)+(A6*(~A2)*(~A5)*A4*(~A1)*A3)+(A6*(~A2)*(~A5)*(~A4)*(~A1)*A3)+((~A6)*(~A2)*A5*A3)+((~A6)*(~A2)*(~A5)*A4*A1)+((~A6)*(~A2)*(~A5)*A4*(~A1)*A3)+((~A6)*(~A2)*(~A5)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X39Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*A2*A6)+((~A1)*A2*(~A6)*A3)+((~A1)*(~A2)*A6*(~A3)) , 
NAME: SLICE_X47Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A3)+(A4*A6*A2*(~A3)*A5)+(A4*A6*A2*(~A3)*(~A5)*A1)+(A4*A6*(~A2)*A3*A1)+(A4*A6*(~A2)*(~A3)*A5)+(A4*A6*(~A2)*(~A3)*(~A5)*A1)+(A4*(~A6)*A2*A3)+(A4*(~A6)*A2*(~A3)*A5*(~A1))+(A4*(~A6)*(~A2)*A3*A1)+(A4*(~A6)*(~A2)*(~A3)*A5*(~A1))+((~A4)*A6*A2*A3*(~A1))+((~A4)*A6*A2*(~A3)*A5)+((~A4)*A6*A2*(~A3)*(~A5)*A1)+((~A4)*A6*(~A2)*(~A3)*A5)+((~A4)*A6*(~A2)*(~A3)*(~A5)*A1)+((~A4)*(~A6)*A2*A3*(~A1))+((~A4)*(~A6)*A2*(~A3)*A5*(~A1))+((~A4)*(~A6)*(~A2)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X41Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X33Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A5*A4)+(A2*(~A3)*A5*(~A4)*A1)+(A2*(~A3)*(~A5)*(~A4)*A1)+((~A2)*A3*(~A4)*A1)+((~A2)*(~A3)*A5*A4)+((~A2)*(~A3)*A5*(~A4)*A1)+((~A2)*(~A3)*(~A5)*(~A4)*A1)) , 
NAME: SLICE_X41Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A2)+(A5*(~A1)*A4*A3)+(A5*(~A1)*A4*(~A3)*A2)+(A5*(~A1)*(~A4)*A3*(~A2))+((~A5)*A1*A3*(~A2))+((~A5)*(~A1)*A4*A3)+((~A5)*(~A1)*A4*(~A3)*A2)+((~A5)*(~A1)*(~A4)*A3*(~A2)) , 
NAME: SLICE_X41Y105/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A3*A2)+(A4*(~A6)*(~A3)*A1*A2)+(A4*(~A6)*(~A3)*A1*(~A2)*A5)+(A4*(~A6)*(~A3)*(~A1)*A2*(~A5))+((~A4)*(~A6)*A3*A2)+((~A4)*(~A6)*(~A3)*A1*A2)+((~A4)*(~A6)*(~A3)*A1*(~A2)*A5)+((~A4)*(~A6)*(~A3)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X44Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*A1*A2*(~A6))+((~A3)*A1*(~A2)*A5*A6)+((~A3)*A1*(~A2)*A5*(~A6)*A4)+((~A3)*A1*(~A2)*(~A5)*(~A6)*A4)+((~A3)*(~A1)*(~A2)*A5*A6)+((~A3)*(~A1)*(~A2)*A5*(~A6)*A4)+((~A3)*(~A1)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X42Y105/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A1*A6)+(A2*(~A3)*(~A1)*A4*A5)+(A2*(~A3)*(~A1)*A4*(~A5)*A6)+(A2*(~A3)*(~A1)*(~A4)*(~A5)*A6)+((~A2)*(~A3)*A1*A6)+((~A2)*(~A3)*(~A1)*A4*A5)+((~A2)*(~A3)*(~A1)*A4*(~A5)*A6)+((~A2)*(~A3)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X37Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5)) , 
NAME: SLICE_X34Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2*A6)+(A3*(~A4)*A2*(~A6)*A5)+(A3*(~A4)*(~A2)*A6*(~A5))+((~A3)*(~A4)*A2*A6)+((~A3)*(~A4)*A2*(~A6)*A5)+((~A3)*(~A4)*(~A2)*A6*(~A5)) , 
NAME: SLICE_X38Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A5)+((~A1)*(~A4)*A5) , 
NAME: SLICE_X41Y106/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y102/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A6*A3)+(A1*A2*(~A4)*A6*(~A3)*A5)+(A1*A2*(~A4)*(~A6)*(~A3)*A5)+(A1*(~A2)*A4*A3)+(A1*(~A2)*(~A4)*A6*A3)+(A1*(~A2)*(~A4)*A6*(~A3)*A5)+(A1*(~A2)*(~A4)*(~A6)*(~A3)*A5)+((~A1)*A2*A4*(~A3))+((~A1)*A2*(~A4)*A6*A3)+((~A1)*A2*(~A4)*A6*(~A3)*A5)+((~A1)*A2*(~A4)*(~A6)*(~A3)*A5)+((~A1)*(~A2)*(~A4)*A6*A3)+((~A1)*(~A2)*(~A4)*A6*(~A3)*A5)+((~A1)*(~A2)*(~A4)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X42Y102/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5*A3)+(A6*(~A2)*(~A5)*A4*A1)+(A6*(~A2)*(~A5)*A4*(~A1)*A3)+(A6*(~A2)*(~A5)*(~A4)*(~A1)*A3)+((~A6)*(~A2)*A5*A3)+((~A6)*(~A2)*(~A5)*A4*A1)+((~A6)*(~A2)*(~A5)*A4*(~A1)*A3)+((~A6)*(~A2)*(~A5)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X38Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X51Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*A2*A5)+((~A4)*A2*(~A5)*A6)+((~A4)*(~A2)*A5*(~A6)) , 
NAME: SLICE_X51Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A3)+(A4*A5*A2*(~A3)*A6)+(A4*A5*A2*(~A3)*(~A6)*A1)+(A4*A5*(~A2)*A3*A1)+(A4*A5*(~A2)*(~A3)*A6)+(A4*A5*(~A2)*(~A3)*(~A6)*A1)+(A4*(~A5)*A2*A3)+(A4*(~A5)*A2*(~A3)*A6*(~A1))+(A4*(~A5)*(~A2)*A3*A1)+(A4*(~A5)*(~A2)*(~A3)*A6*(~A1))+((~A4)*A5*A2*A3*(~A1))+((~A4)*A5*A2*(~A3)*A6)+((~A4)*A5*A2*(~A3)*(~A6)*A1)+((~A4)*A5*(~A2)*(~A3)*A6)+((~A4)*A5*(~A2)*(~A3)*(~A6)*A1)+((~A4)*(~A5)*A2*A3*(~A1))+((~A4)*(~A5)*A2*(~A3)*A6*(~A1))+((~A4)*(~A5)*(~A2)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X41Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X33Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A1))+(A4*(~A3)*(~A1))+((~A4)*A3*A6*(~A1)) , 
NAME: SLICE_X33Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A2*A3*(~A4)*(~A5))) , 
NAME: SLICE_X40Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A5)) , 
NAME: SLICE_X34Y92/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X46Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A5)) , 
NAME: SLICE_X46Y93/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X48Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*A6*A2)+((~A4)*A6*(~A2)*A3)+((~A4)*(~A6)*A2*(~A3)) , 
NAME: SLICE_X48Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*A3)+(A2*A6*A5*(~A3)*A4)+(A2*A6*A5*(~A3)*(~A4)*A1)+(A2*A6*(~A5)*A3*A1)+(A2*A6*(~A5)*(~A3)*A4)+(A2*A6*(~A5)*(~A3)*(~A4)*A1)+(A2*(~A6)*A5*A3)+(A2*(~A6)*A5*(~A3)*A4*(~A1))+(A2*(~A6)*(~A5)*A3*A1)+(A2*(~A6)*(~A5)*(~A3)*A4*(~A1))+((~A2)*A6*A5*A3*(~A1))+((~A2)*A6*A5*(~A3)*A4)+((~A2)*A6*A5*(~A3)*(~A4)*A1)+((~A2)*A6*(~A5)*(~A3)*A4)+((~A2)*A6*(~A5)*(~A3)*(~A4)*A1)+((~A2)*(~A6)*A5*A3*(~A1))+((~A2)*(~A6)*A5*(~A3)*A4*(~A1))+((~A2)*(~A6)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X39Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X34Y104/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X39Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A3*(~A1))+((~A4)*A2*A6*A3*(~A1))+((~A4)*(~A2)*A5*(~A6)*A3*(~A1)) , 
NAME: SLICE_X39Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*A3*(~A4)*A2)) , 
NAME: SLICE_X33Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A2*A4)+(A6*(~A3)*A2*(~A4)*A5)+(A6*(~A3)*(~A2)*A4*(~A5))+((~A6)*(~A3)*A2*A4)+((~A6)*(~A3)*A2*(~A4)*A5)+((~A6)*(~A3)*(~A2)*A4*(~A5)) , 
NAME: SLICE_X34Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*(~A1)*A6*A3)+(A4*(~A1)*A6*(~A3)*A5*A2)+(A4*(~A1)*(~A6)*(~A3)*A5*A2)+((~A4)*(~A1)*A6*A3)+((~A4)*(~A1)*A6*(~A3)*A5*A2)+((~A4)*(~A1)*(~A6)*(~A3)*A5*A2) , 
NAME: SLICE_X40Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*(~A4)*A1)) , 
NAME: SLICE_X34Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A5*A1)+(A4*A2*(~A6)*A5*(~A1)*A3)+(A4*A2*(~A6)*(~A5)*(~A1)*A3)+(A4*(~A2)*A6*A1)+(A4*(~A2)*(~A6)*A5*A1)+(A4*(~A2)*(~A6)*A5*(~A1)*A3)+(A4*(~A2)*(~A6)*(~A5)*(~A1)*A3)+((~A4)*A2*A6*(~A1))+((~A4)*A2*(~A6)*A5*A1)+((~A4)*A2*(~A6)*A5*(~A1)*A3)+((~A4)*A2*(~A6)*(~A5)*(~A1)*A3)+((~A4)*(~A2)*(~A6)*A5*A1)+((~A4)*(~A2)*(~A6)*A5*(~A1)*A3)+((~A4)*(~A2)*(~A6)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X38Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A4)+(A2*(~A6)*(~A1)*A3*A5)+(A2*(~A6)*(~A1)*A3*(~A5)*A4)+(A2*(~A6)*(~A1)*(~A3)*(~A5)*A4)+((~A2)*(~A6)*A1*A4)+((~A2)*(~A6)*(~A1)*A3*A5)+((~A2)*(~A6)*(~A1)*A3*(~A5)*A4)+((~A2)*(~A6)*(~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X34Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X33Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X33Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X33Y102/B5FF - 
CLASS: bel, 
NAME: SLICE_X33Y102/B5FF, 
TYPE: FF_INIT, 

SLICE_X33Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X33Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X33Y102/C5FF - 
CLASS: bel, 
NAME: SLICE_X33Y102/C5FF, 
TYPE: FF_INIT, 

SLICE_X33Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X33Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X33Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X33Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X34Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X34Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X38Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*(~A5)*A3*A1)+(A6*(~A5)*(~A3)*A4*A1)+(A6*(~A5)*(~A3)*(~A4))+((~A6)*A2*A5*A1)+((~A6)*A2*(~A5)*A3*A1)+((~A6)*A2*(~A5)*(~A3)*A4*A1)+((~A6)*(~A2)*A5*A1)+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*(~A3)*A4*A1)+((~A6)*(~A2)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X38Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A5*A2)+(A3*A1*A5*(~A2)*(~A4))+(A3*A1*(~A5)*(~A4))+(A3*(~A1))+((~A3)) , 
NAME: SLICE_X37Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X38Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*(~A1)*A3*A2)+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*A3*A2)+((~A4)*(~A3)*A6)+((~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X36Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1)*A3*A4*A2)+((~A5)*A1*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X36Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A6)*A3)+(A2*A5*(~A1)*A4*A6)+(A2*A5*(~A1)*A4*(~A6)*A3)+(A2*A5*(~A1)*(~A4)*(~A6)*A3)+(A2*(~A5)*A1*A6)+(A2*(~A5)*A1*(~A6)*A3)+(A2*(~A5)*(~A1)*A4*A6)+(A2*(~A5)*(~A1)*A4*(~A6)*A3)+(A2*(~A5)*(~A1)*(~A4)*(~A6)*A3)+((~A2)*A1*(~A6)*A3)+((~A2)*(~A1)*A4*A6)+((~A2)*(~A1)*A4*(~A6)*A3)+((~A2)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X39Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A1)*(~A2)*(~A3))) , 
NAME: SLICE_X34Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X39Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A5)+((~A3)*(~A5)*A2)+((~A3)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X39Y94/B5LUT, 
TYPE: LUT5, 

SLICE_X39Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X39Y94/DFF, 
TYPE: REG_INIT, 

