
*** Running vivado
    with args -log VGA_OV7670_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_OV7670_Test.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VGA_OV7670_Test.tcl -notrace
Command: synth_design -top VGA_OV7670_Test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_OV7670_Test' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:96]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (1#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:96]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.runs/synth_1/.Xil/Vivado-2008-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.runs/synth_1/.Xil/Vivado-2008-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/vga_controller.sv:68]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (3#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/vga_controller.sv:68]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/vga_controller.sv:40]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (4#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/vga_controller.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (5#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'qvga_addr_decoder' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'qvga_addr_decoder' (6#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:113]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/new/frameBuffer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (7#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/new/frameBuffer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (8#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_OV7670_Test' (9#1) [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1103.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_wiz'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_wiz'
Parsing XDC File [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'dataPort'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'rxd'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'txd'. [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:147]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_OV7670_Test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_OV7670_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_OV7670_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1190.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1190.273 ; gain = 86.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1190.273 ; gain = 86.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for U_clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1190.273 ; gain = 86.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1190.273 ; gain = 86.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP U_QVGA_Decoder/qvga_addr0, operation Mode is: C+A*(B:0x280).
DSP Report: operator U_QVGA_Decoder/qvga_addr0 is absorbed into DSP U_QVGA_Decoder/qvga_addr0.
DSP Report: operator U_QVGA_Decoder/qvga_addr1 is absorbed into DSP U_QVGA_Decoder/qvga_addr0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1201.387 ; gain = 97.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------+-----------------------+-----------+----------------------+--------------------------------+
|Module Name     | RTL Object            | Inference | Size (Depth x Width) | Primitives                     | 
+----------------+-----------------------+-----------+----------------------+--------------------------------+
|VGA_OV7670_Test | U_FrameBuffer/mem_reg | Implied   | 128 K x 16           | RAM64X1D x 1200	RAM64M x 6000	 | 
+----------------+-----------------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qvga_addr_decoder | C+A*(B:0x280) | 10     | 10     | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1257.676 ; gain = 154.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1393.805 ; gain = 290.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------+-----------------------+-----------+----------------------+--------------------------------+
|Module Name     | RTL Object            | Inference | Size (Depth x Width) | Primitives                     | 
+----------------+-----------------------+-----------+----------------------+--------------------------------+
|VGA_OV7670_Test | U_FrameBuffer/mem_reg | Implied   | 128 K x 16           | RAM64X1D x 1200	RAM64M x 6000	 | 
+----------------+-----------------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    20|
|4     |DSP48E1  |     1|
|5     |LUT1     |     3|
|6     |LUT2     |   172|
|7     |LUT3     |   130|
|8     |LUT4     |  6453|
|9     |LUT5     |  2137|
|10    |LUT6     |  7336|
|11    |MUXF7    |  1632|
|12    |MUXF8    |   816|
|13    |RAM64M   |  5120|
|14    |RAM64X1D |  1024|
|15    |FDCE     |   319|
|16    |FDRE     |    12|
|17    |IBUF     |    13|
|18    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1539.250 ; gain = 435.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1539.250 ; gain = 348.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1539.250 ; gain = 435.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.572 . Memory (MB): peak = 1539.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1539.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6144 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 5120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 1539.250 ; gain = 435.676
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.runs/synth_1/VGA_OV7670_Test.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.250 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file VGA_OV7670_Test_utilization_synth.rpt -pb VGA_OV7670_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 09:32:21 2024...
