// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "karastuba_mul_ADD_SU.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic karastuba_mul_ADD_SU::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic karastuba_mul_ADD_SU::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_state1 = "1";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_state6 = "1000";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_state12 = "100000";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_state13 = "1000000";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_pp2_stage0 = "10000000";
const sc_lv<9> karastuba_mul_ADD_SU::ap_ST_fsm_state17 = "100000000";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool karastuba_mul_ADD_SU::ap_const_boolean_1 = true;
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_1 = "1";
const bool karastuba_mul_ADD_SU::ap_const_boolean_0 = false;
const sc_lv<1> karastuba_mul_ADD_SU::ap_const_lv1_0 = "0";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_2 = "10";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_3 = "11";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_4 = "100";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_5 = "101";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_7 = "111";
const sc_lv<1> karastuba_mul_ADD_SU::ap_const_lv1_1 = "1";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_6 = "110";
const sc_lv<2> karastuba_mul_ADD_SU::ap_const_lv2_0 = "00";
const sc_lv<7> karastuba_mul_ADD_SU::ap_const_lv7_0 = "0000000";
const sc_lv<8> karastuba_mul_ADD_SU::ap_const_lv8_0 = "00000000";
const sc_lv<7> karastuba_mul_ADD_SU::ap_const_lv7_40 = "1000000";
const sc_lv<7> karastuba_mul_ADD_SU::ap_const_lv7_1 = "1";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_40 = "1000000";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_41 = "1000001";
const sc_lv<65> karastuba_mul_ADD_SU::ap_const_lv65_1FFFFFFFFFFFFFFFF = "11111111111111111111111111111111111111111111111111111111111111111";
const sc_lv<65> karastuba_mul_ADD_SU::ap_const_lv65_0 = "00000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> karastuba_mul_ADD_SU::ap_const_lv64_FFFFFFFFFFFFFFFF = "1111111111111111111111111111111111111111111111111111111111111111";
const sc_lv<64> karastuba_mul_ADD_SU::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_FFFFFFFF = "11111111111111111111111111111111";
const sc_lv<8> karastuba_mul_ADD_SU::ap_const_lv8_80 = "10000000";
const sc_lv<8> karastuba_mul_ADD_SU::ap_const_lv8_1 = "1";
const sc_lv<32> karastuba_mul_ADD_SU::ap_const_lv32_8 = "1000";

karastuba_mul_ADD_SU::karastuba_mul_ADD_SU(sc_module_name name) : sc_module(name), mVcdFile(0) {
    add2_digits_data_V_U = new karastuba_mul_ADDNgs("add2_digits_data_V_U");
    add2_digits_data_V_U->clk(ap_clk);
    add2_digits_data_V_U->reset(ap_rst);
    add2_digits_data_V_U->address0(add2_digits_data_V_address0);
    add2_digits_data_V_U->ce0(add2_digits_data_V_ce0);
    add2_digits_data_V_U->we0(add2_digits_data_V_we0);
    add2_digits_data_V_U->d0(add_ln209_5_reg_512);
    add2_digits_data_V_U->q0(add2_digits_data_V_q0);
    z1_digits_data_V_U = new karastuba_mul_ADDNgs("z1_digits_data_V_U");
    z1_digits_data_V_U->clk(ap_clk);
    z1_digits_data_V_U->reset(ap_rst);
    z1_digits_data_V_U->address0(z1_digits_data_V_address0);
    z1_digits_data_V_U->ce0(z1_digits_data_V_ce0);
    z1_digits_data_V_U->we0(z1_digits_data_V_we0);
    z1_digits_data_V_U->d0(add_ln700_15_reg_572);
    z1_digits_data_V_U->q0(z1_digits_data_V_q0);
    p_res_digits_data_V_U = new karastuba_mul_ADD8jQ("p_res_digits_data_V_U");
    p_res_digits_data_V_U->clk(ap_clk);
    p_res_digits_data_V_U->reset(ap_rst);
    p_res_digits_data_V_U->address0(p_res_digits_data_V_address0);
    p_res_digits_data_V_U->ce0(p_res_digits_data_V_ce0);
    p_res_digits_data_V_U->we0(p_res_digits_data_V_we0);
    p_res_digits_data_V_U->d0(grp_CAT_I_I_I_O_fu_260_w_digits_data_V_d0);
    p_res_digits_data_V_U->q0(p_res_digits_data_V_q0);
    grp_CAT_I_I_I_O_fu_260 = new CAT_I_I_I_O("grp_CAT_I_I_I_O_fu_260");
    grp_CAT_I_I_I_O_fu_260->ap_clk(ap_clk);
    grp_CAT_I_I_I_O_fu_260->ap_rst(ap_rst);
    grp_CAT_I_I_I_O_fu_260->ap_start(grp_CAT_I_I_I_O_fu_260_ap_start);
    grp_CAT_I_I_I_O_fu_260->ap_done(grp_CAT_I_I_I_O_fu_260_ap_done);
    grp_CAT_I_I_I_O_fu_260->ap_idle(grp_CAT_I_I_I_O_fu_260_ap_idle);
    grp_CAT_I_I_I_O_fu_260->ap_ready(grp_CAT_I_I_I_O_fu_260_ap_ready);
    grp_CAT_I_I_I_O_fu_260->x0_digits_data_V_address0(grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_address0);
    grp_CAT_I_I_I_O_fu_260->x0_digits_data_V_ce0(grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_ce0);
    grp_CAT_I_I_I_O_fu_260->x0_digits_data_V_q0(z0_digits_data_V_q0);
    grp_CAT_I_I_I_O_fu_260->x1_tmp_bits_read(z1_tmp_bits_reg_577);
    grp_CAT_I_I_I_O_fu_260->x1_digits_data_V_address0(grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_address0);
    grp_CAT_I_I_I_O_fu_260->x1_digits_data_V_ce0(grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_ce0);
    grp_CAT_I_I_I_O_fu_260->x1_digits_data_V_q0(z1_digits_data_V_q0);
    grp_CAT_I_I_I_O_fu_260->x2_digits_data_V_address0(grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_address0);
    grp_CAT_I_I_I_O_fu_260->x2_digits_data_V_ce0(grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_ce0);
    grp_CAT_I_I_I_O_fu_260->x2_digits_data_V_q0(z2_digits_data_V_q0);
    grp_CAT_I_I_I_O_fu_260->w_digits_data_V_address0(grp_CAT_I_I_I_O_fu_260_w_digits_data_V_address0);
    grp_CAT_I_I_I_O_fu_260->w_digits_data_V_ce0(grp_CAT_I_I_I_O_fu_260_w_digits_data_V_ce0);
    grp_CAT_I_I_I_O_fu_260->w_digits_data_V_we0(grp_CAT_I_I_I_O_fu_260_w_digits_data_V_we0);
    grp_CAT_I_I_I_O_fu_260->w_digits_data_V_d0(grp_CAT_I_I_I_O_fu_260_w_digits_data_V_d0);
    grp_CAT_I_I_I_O_fu_260->w_digits_data_V_q0(p_res_digits_data_V_q0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add2_digits_data_V_address0);
    sensitive << ( zext_ln59_reg_480_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln81_fu_364_p1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_add2_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_add2_digits_data_V_we0);
    sensitive << ( icmp_ln54_reg_471_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_add2_tmp_bits_fu_347_p2);
    sensitive << ( z2_tmp_bits_read );
    sensitive << ( add_ln64_fu_342_p2 );

    SC_METHOD(thread_add_ln209_14_fu_306_p2);
    sensitive << ( z2_digits_data_V_loa_reg_501 );
    sensitive << ( zext_ln700_16_fu_296_p1 );

    SC_METHOD(thread_add_ln209_5_fu_311_p2);
    sensitive << ( z0_digits_data_V_loa_reg_495 );
    sensitive << ( add_ln209_14_fu_306_p2 );

    SC_METHOD(thread_add_ln64_fu_342_p2);
    sensitive << ( z0_tmp_bits_read );
    sensitive << ( zext_ln64_fu_338_p1 );

    SC_METHOD(thread_add_ln700_15_fu_414_p2);
    sensitive << ( trunc_ln701_fu_398_p1 );
    sensitive << ( select_ln701_3_fu_390_p3 );

    SC_METHOD(thread_add_ln700_fu_300_p2);
    sensitive << ( zext_ln209_fu_293_p1 );
    sensitive << ( zext_ln54_fu_289_p1 );

    SC_METHOD(thread_add_ln96_fu_428_p2);
    sensitive << ( cross_mul_tmp_bits_read );
    sensitive << ( p_neg207_i_fu_420_p3 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state14_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state15_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state16_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln54_fu_271_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state7);
    sensitive << ( exitcond_i_fu_352_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state14);
    sensitive << ( icmp_ln364_fu_439_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_ap_phi_mux_i_0_i_phi_fu_219_p4);
    sensitive << ( i_0_i_reg_215 );
    sensitive << ( icmp_ln54_reg_471 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_reg_475 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_op2_assign_phi_fu_230_p4);
    sensitive << ( op2_assign_reg_226 );
    sensitive << ( exitcond_i_reg_527_pp1_iter3_reg );
    sensitive << ( tmp_reg_567 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_cross_mul_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln81_fu_364_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_cross_mul_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond_i_fu_352_p2);
    sensitive << ( i_0_i11_reg_238 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_grp_CAT_I_I_I_O_fu_260_ap_start);
    sensitive << ( grp_CAT_I_I_I_O_fu_260_ap_start_reg );

    SC_METHOD(thread_i_31_fu_358_p2);
    sensitive << ( i_0_i11_reg_238 );

    SC_METHOD(thread_i_32_fu_445_p2);
    sensitive << ( i5_0_reg_249 );

    SC_METHOD(thread_i_fu_277_p2);
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_219_p4 );

    SC_METHOD(thread_icmp_ln364_fu_439_p2);
    sensitive << ( i5_0_reg_249 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_icmp_ln54_fu_271_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_219_p4 );

    SC_METHOD(thread_p_neg207_i_fu_420_p3);
    sensitive << ( op2_assign_reg_226 );

    SC_METHOD(thread_p_res_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( zext_ln367_fu_451_p1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_w_digits_data_V_address0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_p_res_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_w_digits_data_V_ce0 );

    SC_METHOD(thread_p_res_digits_data_V_we0);
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_w_digits_data_V_we0 );

    SC_METHOD(thread_res_digits_data_V_address0);
    sensitive << ( zext_ln367_reg_591_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_res_digits_data_V_ce0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_res_digits_data_V_d0);
    sensitive << ( p_res_digits_data_V_l_reg_601 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_res_digits_data_V_we0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( icmp_ln364_reg_582_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_select_ln701_3_fu_390_p3);
    sensitive << ( ap_phi_mux_op2_assign_phi_fu_230_p4 );

    SC_METHOD(thread_select_ln701_fu_382_p3);
    sensitive << ( ap_phi_mux_op2_assign_phi_fu_230_p4 );

    SC_METHOD(thread_tmp_V_25_fu_376_p2);
    sensitive << ( zext_ln180_fu_370_p1 );
    sensitive << ( zext_ln701_fu_373_p1 );

    SC_METHOD(thread_tmp_V_26_fu_401_p2);
    sensitive << ( tmp_V_25_reg_561 );
    sensitive << ( select_ln701_fu_382_p3 );

    SC_METHOD(thread_tmp_V_fu_322_p2);
    sensitive << ( zext_ln700_17_fu_319_p1 );
    sensitive << ( zext_ln700_fu_316_p1 );

    SC_METHOD(thread_trunc_ln701_fu_398_p1);
    sensitive << ( tmp_V_25_reg_561 );

    SC_METHOD(thread_z0_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln59_fu_283_p1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_address0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_z0_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_ce0 );

    SC_METHOD(thread_z1_digits_data_V_address0);
    sensitive << ( zext_ln81_reg_536_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_address0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_z1_digits_data_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_ce0 );

    SC_METHOD(thread_z1_digits_data_V_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( exitcond_i_reg_527_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_z1_tmp_bits_fu_433_p2);
    sensitive << ( add2_tmp_bits_reg_522 );
    sensitive << ( add_ln96_fu_428_p2 );

    SC_METHOD(thread_z2_digits_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln59_fu_283_p1 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_address0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_z2_digits_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_ce0 );

    SC_METHOD(thread_zext_ln180_fu_370_p1);
    sensitive << ( cross_mul_digits_dat_5_reg_551 );

    SC_METHOD(thread_zext_ln209_fu_293_p1);
    sensitive << ( z0_digits_data_V_loa_reg_495 );

    SC_METHOD(thread_zext_ln367_fu_451_p1);
    sensitive << ( i5_0_reg_249 );

    SC_METHOD(thread_zext_ln54_fu_289_p1);
    sensitive << ( p_088_0_i_reg_203 );

    SC_METHOD(thread_zext_ln59_fu_283_p1);
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_219_p4 );

    SC_METHOD(thread_zext_ln64_fu_338_p1);
    sensitive << ( p_088_0_i_reg_203 );

    SC_METHOD(thread_zext_ln700_16_fu_296_p1);
    sensitive << ( p_088_0_i_reg_203 );

    SC_METHOD(thread_zext_ln700_17_fu_319_p1);
    sensitive << ( add_ln700_reg_507 );

    SC_METHOD(thread_zext_ln700_fu_316_p1);
    sensitive << ( z2_digits_data_V_loa_reg_501 );

    SC_METHOD(thread_zext_ln701_fu_373_p1);
    sensitive << ( add2_digits_data_V_l_reg_556 );

    SC_METHOD(thread_zext_ln81_fu_364_p1);
    sensitive << ( i_0_i11_reg_238 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln54_fu_271_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_i_fu_352_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( icmp_ln364_fu_439_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( grp_CAT_I_I_I_O_fu_260_ap_done );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    grp_CAT_I_I_I_O_fu_260_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "karastuba_mul_ADD_SU_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, z0_tmp_bits_read, "(port)z0_tmp_bits_read");
    sc_trace(mVcdFile, z0_digits_data_V_address0, "(port)z0_digits_data_V_address0");
    sc_trace(mVcdFile, z0_digits_data_V_ce0, "(port)z0_digits_data_V_ce0");
    sc_trace(mVcdFile, z0_digits_data_V_q0, "(port)z0_digits_data_V_q0");
    sc_trace(mVcdFile, z2_tmp_bits_read, "(port)z2_tmp_bits_read");
    sc_trace(mVcdFile, z2_digits_data_V_address0, "(port)z2_digits_data_V_address0");
    sc_trace(mVcdFile, z2_digits_data_V_ce0, "(port)z2_digits_data_V_ce0");
    sc_trace(mVcdFile, z2_digits_data_V_q0, "(port)z2_digits_data_V_q0");
    sc_trace(mVcdFile, cross_mul_tmp_bits_read, "(port)cross_mul_tmp_bits_read");
    sc_trace(mVcdFile, cross_mul_digits_data_V_address0, "(port)cross_mul_digits_data_V_address0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_ce0, "(port)cross_mul_digits_data_V_ce0");
    sc_trace(mVcdFile, cross_mul_digits_data_V_q0, "(port)cross_mul_digits_data_V_q0");
    sc_trace(mVcdFile, res_digits_data_V_address0, "(port)res_digits_data_V_address0");
    sc_trace(mVcdFile, res_digits_data_V_ce0, "(port)res_digits_data_V_ce0");
    sc_trace(mVcdFile, res_digits_data_V_we0, "(port)res_digits_data_V_we0");
    sc_trace(mVcdFile, res_digits_data_V_d0, "(port)res_digits_data_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_088_0_i_reg_203, "p_088_0_i_reg_203");
    sc_trace(mVcdFile, i_0_i_reg_215, "i_0_i_reg_215");
    sc_trace(mVcdFile, op2_assign_reg_226, "op2_assign_reg_226");
    sc_trace(mVcdFile, i_0_i11_reg_238, "i_0_i11_reg_238");
    sc_trace(mVcdFile, i5_0_reg_249, "i5_0_reg_249");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, icmp_ln54_fu_271_p2, "icmp_ln54_fu_271_p2");
    sc_trace(mVcdFile, icmp_ln54_reg_471, "icmp_ln54_reg_471");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln54_reg_471_pp0_iter1_reg, "icmp_ln54_reg_471_pp0_iter1_reg");
    sc_trace(mVcdFile, i_fu_277_p2, "i_fu_277_p2");
    sc_trace(mVcdFile, i_reg_475, "i_reg_475");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln59_fu_283_p1, "zext_ln59_fu_283_p1");
    sc_trace(mVcdFile, zext_ln59_reg_480, "zext_ln59_reg_480");
    sc_trace(mVcdFile, zext_ln59_reg_480_pp0_iter1_reg, "zext_ln59_reg_480_pp0_iter1_reg");
    sc_trace(mVcdFile, z0_digits_data_V_loa_reg_495, "z0_digits_data_V_loa_reg_495");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter1, "ap_block_state5_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, z2_digits_data_V_loa_reg_501, "z2_digits_data_V_loa_reg_501");
    sc_trace(mVcdFile, add_ln700_fu_300_p2, "add_ln700_fu_300_p2");
    sc_trace(mVcdFile, add_ln700_reg_507, "add_ln700_reg_507");
    sc_trace(mVcdFile, add_ln209_5_fu_311_p2, "add_ln209_5_fu_311_p2");
    sc_trace(mVcdFile, add_ln209_5_reg_512, "add_ln209_5_reg_512");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, add2_tmp_bits_fu_347_p2, "add2_tmp_bits_fu_347_p2");
    sc_trace(mVcdFile, add2_tmp_bits_reg_522, "add2_tmp_bits_reg_522");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, exitcond_i_fu_352_p2, "exitcond_i_fu_352_p2");
    sc_trace(mVcdFile, exitcond_i_reg_527, "exitcond_i_reg_527");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter0, "ap_block_state7_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter1, "ap_block_state8_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter2, "ap_block_state9_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter3, "ap_block_state10_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter4, "ap_block_state11_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, exitcond_i_reg_527_pp1_iter1_reg, "exitcond_i_reg_527_pp1_iter1_reg");
    sc_trace(mVcdFile, exitcond_i_reg_527_pp1_iter2_reg, "exitcond_i_reg_527_pp1_iter2_reg");
    sc_trace(mVcdFile, exitcond_i_reg_527_pp1_iter3_reg, "exitcond_i_reg_527_pp1_iter3_reg");
    sc_trace(mVcdFile, i_31_fu_358_p2, "i_31_fu_358_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, zext_ln81_fu_364_p1, "zext_ln81_fu_364_p1");
    sc_trace(mVcdFile, zext_ln81_reg_536, "zext_ln81_reg_536");
    sc_trace(mVcdFile, zext_ln81_reg_536_pp1_iter1_reg, "zext_ln81_reg_536_pp1_iter1_reg");
    sc_trace(mVcdFile, zext_ln81_reg_536_pp1_iter2_reg, "zext_ln81_reg_536_pp1_iter2_reg");
    sc_trace(mVcdFile, zext_ln81_reg_536_pp1_iter3_reg, "zext_ln81_reg_536_pp1_iter3_reg");
    sc_trace(mVcdFile, cross_mul_digits_dat_5_reg_551, "cross_mul_digits_dat_5_reg_551");
    sc_trace(mVcdFile, add2_digits_data_V_q0, "add2_digits_data_V_q0");
    sc_trace(mVcdFile, add2_digits_data_V_l_reg_556, "add2_digits_data_V_l_reg_556");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, tmp_V_25_fu_376_p2, "tmp_V_25_fu_376_p2");
    sc_trace(mVcdFile, tmp_V_25_reg_561, "tmp_V_25_reg_561");
    sc_trace(mVcdFile, tmp_reg_567, "tmp_reg_567");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, add_ln700_15_fu_414_p2, "add_ln700_15_fu_414_p2");
    sc_trace(mVcdFile, add_ln700_15_reg_572, "add_ln700_15_reg_572");
    sc_trace(mVcdFile, z1_tmp_bits_fu_433_p2, "z1_tmp_bits_fu_433_p2");
    sc_trace(mVcdFile, z1_tmp_bits_reg_577, "z1_tmp_bits_reg_577");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, icmp_ln364_fu_439_p2, "icmp_ln364_fu_439_p2");
    sc_trace(mVcdFile, icmp_ln364_reg_582, "icmp_ln364_reg_582");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state14_pp2_stage0_iter0, "ap_block_state14_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp2_stage0_iter1, "ap_block_state15_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp2_stage0_iter2, "ap_block_state16_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln364_reg_582_pp2_iter1_reg, "icmp_ln364_reg_582_pp2_iter1_reg");
    sc_trace(mVcdFile, i_32_fu_445_p2, "i_32_fu_445_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, zext_ln367_fu_451_p1, "zext_ln367_fu_451_p1");
    sc_trace(mVcdFile, zext_ln367_reg_591, "zext_ln367_reg_591");
    sc_trace(mVcdFile, zext_ln367_reg_591_pp2_iter1_reg, "zext_ln367_reg_591_pp2_iter1_reg");
    sc_trace(mVcdFile, p_res_digits_data_V_q0, "p_res_digits_data_V_q0");
    sc_trace(mVcdFile, p_res_digits_data_V_l_reg_601, "p_res_digits_data_V_l_reg_601");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state7, "ap_condition_pp1_exit_iter0_state7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_ap_ready, "grp_CAT_I_I_I_O_fu_260_ap_ready");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_ap_done, "grp_CAT_I_I_I_O_fu_260_ap_done");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state14, "ap_condition_pp2_exit_iter0_state14");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, add2_digits_data_V_address0, "add2_digits_data_V_address0");
    sc_trace(mVcdFile, add2_digits_data_V_ce0, "add2_digits_data_V_ce0");
    sc_trace(mVcdFile, add2_digits_data_V_we0, "add2_digits_data_V_we0");
    sc_trace(mVcdFile, z1_digits_data_V_address0, "z1_digits_data_V_address0");
    sc_trace(mVcdFile, z1_digits_data_V_ce0, "z1_digits_data_V_ce0");
    sc_trace(mVcdFile, z1_digits_data_V_we0, "z1_digits_data_V_we0");
    sc_trace(mVcdFile, z1_digits_data_V_q0, "z1_digits_data_V_q0");
    sc_trace(mVcdFile, p_res_digits_data_V_address0, "p_res_digits_data_V_address0");
    sc_trace(mVcdFile, p_res_digits_data_V_ce0, "p_res_digits_data_V_ce0");
    sc_trace(mVcdFile, p_res_digits_data_V_we0, "p_res_digits_data_V_we0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_ap_start, "grp_CAT_I_I_I_O_fu_260_ap_start");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_ap_idle, "grp_CAT_I_I_I_O_fu_260_ap_idle");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_address0, "grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_ce0, "grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_address0, "grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_ce0, "grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_address0, "grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_ce0, "grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_w_digits_data_V_address0, "grp_CAT_I_I_I_O_fu_260_w_digits_data_V_address0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_w_digits_data_V_ce0, "grp_CAT_I_I_I_O_fu_260_w_digits_data_V_ce0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_w_digits_data_V_we0, "grp_CAT_I_I_I_O_fu_260_w_digits_data_V_we0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_w_digits_data_V_d0, "grp_CAT_I_I_I_O_fu_260_w_digits_data_V_d0");
    sc_trace(mVcdFile, ap_phi_mux_i_0_i_phi_fu_219_p4, "ap_phi_mux_i_0_i_phi_fu_219_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_op2_assign_phi_fu_230_p4, "ap_phi_mux_op2_assign_phi_fu_230_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, grp_CAT_I_I_I_O_fu_260_ap_start_reg, "grp_CAT_I_I_I_O_fu_260_ap_start_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, zext_ln209_fu_293_p1, "zext_ln209_fu_293_p1");
    sc_trace(mVcdFile, zext_ln54_fu_289_p1, "zext_ln54_fu_289_p1");
    sc_trace(mVcdFile, zext_ln700_16_fu_296_p1, "zext_ln700_16_fu_296_p1");
    sc_trace(mVcdFile, add_ln209_14_fu_306_p2, "add_ln209_14_fu_306_p2");
    sc_trace(mVcdFile, zext_ln700_17_fu_319_p1, "zext_ln700_17_fu_319_p1");
    sc_trace(mVcdFile, zext_ln700_fu_316_p1, "zext_ln700_fu_316_p1");
    sc_trace(mVcdFile, tmp_V_fu_322_p2, "tmp_V_fu_322_p2");
    sc_trace(mVcdFile, zext_ln64_fu_338_p1, "zext_ln64_fu_338_p1");
    sc_trace(mVcdFile, add_ln64_fu_342_p2, "add_ln64_fu_342_p2");
    sc_trace(mVcdFile, zext_ln180_fu_370_p1, "zext_ln180_fu_370_p1");
    sc_trace(mVcdFile, zext_ln701_fu_373_p1, "zext_ln701_fu_373_p1");
    sc_trace(mVcdFile, select_ln701_fu_382_p3, "select_ln701_fu_382_p3");
    sc_trace(mVcdFile, tmp_V_26_fu_401_p2, "tmp_V_26_fu_401_p2");
    sc_trace(mVcdFile, trunc_ln701_fu_398_p1, "trunc_ln701_fu_398_p1");
    sc_trace(mVcdFile, select_ln701_3_fu_390_p3, "select_ln701_3_fu_390_p3");
    sc_trace(mVcdFile, p_neg207_i_fu_420_p3, "p_neg207_i_fu_420_p3");
    sc_trace(mVcdFile, add_ln96_fu_428_p2, "add_ln96_fu_428_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
#endif

    }
}

karastuba_mul_ADD_SU::~karastuba_mul_ADD_SU() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete add2_digits_data_V_U;
    delete z1_digits_data_V_U;
    delete p_res_digits_data_V_U;
    delete grp_CAT_I_I_I_O_fu_260;
}

void karastuba_mul_ADD_SU::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state7.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state14.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                    esl_seteq<1,1,1>(grp_CAT_I_I_I_O_fu_260_ap_done.read(), ap_const_logic_1))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state14.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state14.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                    esl_seteq<1,1,1>(grp_CAT_I_I_I_O_fu_260_ap_done.read(), ap_const_logic_1))) {
            ap_enable_reg_pp2_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_CAT_I_I_I_O_fu_260_ap_start_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
            grp_CAT_I_I_I_O_fu_260_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_CAT_I_I_I_O_fu_260_ap_ready.read())) {
            grp_CAT_I_I_I_O_fu_260_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_fu_439_p2.read()))) {
        i5_0_reg_249 = i_32_fu_445_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && 
                esl_seteq<1,1,1>(grp_CAT_I_I_I_O_fu_260_ap_done.read(), ap_const_logic_1))) {
        i5_0_reg_249 = ap_const_lv8_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        i_0_i11_reg_238 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_352_p2.read()))) {
        i_0_i11_reg_238 = i_31_fu_358_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_0_i_reg_215 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln54_reg_471.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_0_i_reg_215 = i_reg_475.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        op2_assign_reg_226 = ap_const_lv1_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527_pp1_iter3_reg.read()))) {
        op2_assign_reg_226 = tmp_reg_567.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_088_0_i_reg_203 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(icmp_ln54_reg_471_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        p_088_0_i_reg_203 = tmp_V_fu_322_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        add2_digits_data_V_l_reg_556 = add2_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        add2_tmp_bits_reg_522 = add2_tmp_bits_fu_347_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_reg_471.read(), ap_const_lv1_0))) {
        add_ln209_5_reg_512 = add_ln209_5_fu_311_p2.read();
        add_ln700_reg_507 = add_ln700_fu_300_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527_pp1_iter2_reg.read()))) {
        add_ln700_15_reg_572 = add_ln700_15_fu_414_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527.read()))) {
        cross_mul_digits_dat_5_reg_551 = cross_mul_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_i_reg_527 = exitcond_i_fu_352_p2.read();
        exitcond_i_reg_527_pp1_iter1_reg = exitcond_i_reg_527.read();
        zext_ln81_reg_536_pp1_iter1_reg = zext_ln81_reg_536.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        exitcond_i_reg_527_pp1_iter2_reg = exitcond_i_reg_527_pp1_iter1_reg.read();
        exitcond_i_reg_527_pp1_iter3_reg = exitcond_i_reg_527_pp1_iter2_reg.read();
        zext_ln81_reg_536_pp1_iter2_reg = zext_ln81_reg_536_pp1_iter1_reg.read();
        zext_ln81_reg_536_pp1_iter3_reg = zext_ln81_reg_536_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_reg_475 = i_fu_277_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln364_reg_582 = icmp_ln364_fu_439_p2.read();
        icmp_ln364_reg_582_pp2_iter1_reg = icmp_ln364_reg_582.read();
        zext_ln367_reg_591_pp2_iter1_reg = zext_ln367_reg_591.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln54_reg_471 = icmp_ln54_fu_271_p2.read();
        icmp_ln54_reg_471_pp0_iter1_reg = icmp_ln54_reg_471.read();
        zext_ln59_reg_480_pp0_iter1_reg = zext_ln59_reg_480.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_reg_582.read()))) {
        p_res_digits_data_V_l_reg_601 = p_res_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527_pp1_iter1_reg.read()))) {
        tmp_V_25_reg_561 = tmp_V_25_fu_376_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527_pp1_iter2_reg.read()))) {
        tmp_reg_567 = tmp_V_26_fu_401_p2.read().range(64, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_reg_471.read(), ap_const_lv1_0))) {
        z0_digits_data_V_loa_reg_495 = z0_digits_data_V_q0.read();
        z2_digits_data_V_loa_reg_501 = z2_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        z1_tmp_bits_reg_577 = z1_tmp_bits_fu_433_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_fu_439_p2.read()))) {
        zext_ln367_reg_591 = zext_ln367_fu_451_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_fu_271_p2.read(), ap_const_lv1_0))) {
        zext_ln59_reg_480 = zext_ln59_fu_283_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_fu_352_p2.read()))) {
        zext_ln81_reg_536 = zext_ln81_fu_364_p1.read();
    }
}

void karastuba_mul_ADD_SU::thread_add2_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        add2_digits_data_V_address0 =  (sc_lv<6>) (zext_ln81_fu_364_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        add2_digits_data_V_address0 =  (sc_lv<6>) (zext_ln59_reg_480_pp0_iter1_reg.read());
    } else {
        add2_digits_data_V_address0 = "XXXXXX";
    }
}

void karastuba_mul_ADD_SU::thread_add2_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        add2_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        add2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_add2_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln54_reg_471_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add2_digits_data_V_we0 = ap_const_logic_1;
    } else {
        add2_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_add2_tmp_bits_fu_347_p2() {
    add2_tmp_bits_fu_347_p2 = (!add_ln64_fu_342_p2.read().is_01() || !z2_tmp_bits_read.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln64_fu_342_p2.read()) + sc_biguint<32>(z2_tmp_bits_read.read()));
}

void karastuba_mul_ADD_SU::thread_add_ln209_14_fu_306_p2() {
    add_ln209_14_fu_306_p2 = (!z2_digits_data_V_loa_reg_501.read().is_01() || !zext_ln700_16_fu_296_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(z2_digits_data_V_loa_reg_501.read()) + sc_biguint<64>(zext_ln700_16_fu_296_p1.read()));
}

void karastuba_mul_ADD_SU::thread_add_ln209_5_fu_311_p2() {
    add_ln209_5_fu_311_p2 = (!add_ln209_14_fu_306_p2.read().is_01() || !z0_digits_data_V_loa_reg_495.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_14_fu_306_p2.read()) + sc_biguint<64>(z0_digits_data_V_loa_reg_495.read()));
}

void karastuba_mul_ADD_SU::thread_add_ln64_fu_342_p2() {
    add_ln64_fu_342_p2 = (!zext_ln64_fu_338_p1.read().is_01() || !z0_tmp_bits_read.read().is_01())? sc_lv<32>(): (sc_biguint<32>(zext_ln64_fu_338_p1.read()) + sc_biguint<32>(z0_tmp_bits_read.read()));
}

void karastuba_mul_ADD_SU::thread_add_ln700_15_fu_414_p2() {
    add_ln700_15_fu_414_p2 = (!trunc_ln701_fu_398_p1.read().is_01() || !select_ln701_3_fu_390_p3.read().is_01())? sc_lv<64>(): (sc_biguint<64>(trunc_ln701_fu_398_p1.read()) + sc_biguint<64>(select_ln701_3_fu_390_p3.read()));
}

void karastuba_mul_ADD_SU::thread_add_ln700_fu_300_p2() {
    add_ln700_fu_300_p2 = (!zext_ln209_fu_293_p1.read().is_01() || !zext_ln54_fu_289_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln209_fu_293_p1.read()) + sc_biguint<65>(zext_ln54_fu_289_p1.read()));
}

void karastuba_mul_ADD_SU::thread_add_ln96_fu_428_p2() {
    add_ln96_fu_428_p2 = (!cross_mul_tmp_bits_read.read().is_01() || !p_neg207_i_fu_420_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(cross_mul_tmp_bits_read.read()) + sc_biguint<32>(p_neg207_i_fu_420_p3.read()));
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[7];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[5];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[8];
}

void karastuba_mul_ADD_SU::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[3];
}

void karastuba_mul_ADD_SU::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void karastuba_mul_ADD_SU::thread_ap_block_state10_pp1_stage0_iter3() {
    ap_block_state10_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state11_pp1_stage0_iter4() {
    ap_block_state11_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state14_pp2_stage0_iter0() {
    ap_block_state14_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state15_pp2_stage0_iter1() {
    ap_block_state15_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state16_pp2_stage0_iter2() {
    ap_block_state16_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state5_pp0_stage1_iter1() {
    ap_block_state5_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state7_pp1_stage0_iter0() {
    ap_block_state7_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state8_pp1_stage0_iter1() {
    ap_block_state8_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_block_state9_pp1_stage0_iter2() {
    ap_block_state9_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void karastuba_mul_ADD_SU::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln54_fu_271_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_condition_pp1_exit_iter0_state7() {
    if (esl_seteq<1,1,1>(exitcond_i_fu_352_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_condition_pp2_exit_iter0_state14() {
    if (esl_seteq<1,1,1>(icmp_ln364_fu_439_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state14 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state14 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void karastuba_mul_ADD_SU::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void karastuba_mul_ADD_SU::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_ap_phi_mux_i_0_i_phi_fu_219_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln54_reg_471.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_i_phi_fu_219_p4 = i_reg_475.read();
    } else {
        ap_phi_mux_i_0_i_phi_fu_219_p4 = i_0_i_reg_215.read();
    }
}

void karastuba_mul_ADD_SU::thread_ap_phi_mux_op2_assign_phi_fu_230_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527_pp1_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_op2_assign_phi_fu_230_p4 = tmp_reg_567.read();
    } else {
        ap_phi_mux_op2_assign_phi_fu_230_p4 = op2_assign_reg_226.read();
    }
}

void karastuba_mul_ADD_SU::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_cross_mul_digits_data_V_address0() {
    cross_mul_digits_data_V_address0 =  (sc_lv<6>) (zext_ln81_fu_364_p1.read());
}

void karastuba_mul_ADD_SU::thread_cross_mul_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        cross_mul_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        cross_mul_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_exitcond_i_fu_352_p2() {
    exitcond_i_fu_352_p2 = (!i_0_i11_reg_238.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i11_reg_238.read() == ap_const_lv7_40);
}

void karastuba_mul_ADD_SU::thread_grp_CAT_I_I_I_O_fu_260_ap_start() {
    grp_CAT_I_I_I_O_fu_260_ap_start = grp_CAT_I_I_I_O_fu_260_ap_start_reg.read();
}

void karastuba_mul_ADD_SU::thread_i_31_fu_358_p2() {
    i_31_fu_358_p2 = (!i_0_i11_reg_238.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i_0_i11_reg_238.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void karastuba_mul_ADD_SU::thread_i_32_fu_445_p2() {
    i_32_fu_445_p2 = (!i5_0_reg_249.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(i5_0_reg_249.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void karastuba_mul_ADD_SU::thread_i_fu_277_p2() {
    i_fu_277_p2 = (!ap_phi_mux_i_0_i_phi_fu_219_p4.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(ap_phi_mux_i_0_i_phi_fu_219_p4.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void karastuba_mul_ADD_SU::thread_icmp_ln364_fu_439_p2() {
    icmp_ln364_fu_439_p2 = (!i5_0_reg_249.read().is_01() || !ap_const_lv8_80.is_01())? sc_lv<1>(): sc_lv<1>(i5_0_reg_249.read() == ap_const_lv8_80);
}

void karastuba_mul_ADD_SU::thread_icmp_ln54_fu_271_p2() {
    icmp_ln54_fu_271_p2 = (!ap_phi_mux_i_0_i_phi_fu_219_p4.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_i_phi_fu_219_p4.read() == ap_const_lv7_40);
}

void karastuba_mul_ADD_SU::thread_p_neg207_i_fu_420_p3() {
    p_neg207_i_fu_420_p3 = (!op2_assign_reg_226.read()[0].is_01())? sc_lv<32>(): ((op2_assign_reg_226.read()[0].to_bool())? ap_const_lv32_FFFFFFFF: ap_const_lv32_0);
}

void karastuba_mul_ADD_SU::thread_p_res_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        p_res_digits_data_V_address0 =  (sc_lv<7>) (zext_ln367_fu_451_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_address0 = grp_CAT_I_I_I_O_fu_260_w_digits_data_V_address0.read();
    } else {
        p_res_digits_data_V_address0 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void karastuba_mul_ADD_SU::thread_p_res_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        p_res_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_ce0 = grp_CAT_I_I_I_O_fu_260_w_digits_data_V_ce0.read();
    } else {
        p_res_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_p_res_digits_data_V_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        p_res_digits_data_V_we0 = grp_CAT_I_I_I_O_fu_260_w_digits_data_V_we0.read();
    } else {
        p_res_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_res_digits_data_V_address0() {
    res_digits_data_V_address0 =  (sc_lv<7>) (zext_ln367_reg_591_pp2_iter1_reg.read());
}

void karastuba_mul_ADD_SU::thread_res_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()))) {
        res_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        res_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_res_digits_data_V_d0() {
    res_digits_data_V_d0 = p_res_digits_data_V_l_reg_601.read();
}

void karastuba_mul_ADD_SU::thread_res_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln364_reg_582_pp2_iter1_reg.read()))) {
        res_digits_data_V_we0 = ap_const_logic_1;
    } else {
        res_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_select_ln701_3_fu_390_p3() {
    select_ln701_3_fu_390_p3 = (!ap_phi_mux_op2_assign_phi_fu_230_p4.read()[0].is_01())? sc_lv<64>(): ((ap_phi_mux_op2_assign_phi_fu_230_p4.read()[0].to_bool())? ap_const_lv64_FFFFFFFFFFFFFFFF: ap_const_lv64_0);
}

void karastuba_mul_ADD_SU::thread_select_ln701_fu_382_p3() {
    select_ln701_fu_382_p3 = (!ap_phi_mux_op2_assign_phi_fu_230_p4.read()[0].is_01())? sc_lv<65>(): ((ap_phi_mux_op2_assign_phi_fu_230_p4.read()[0].to_bool())? ap_const_lv65_1FFFFFFFFFFFFFFFF: ap_const_lv65_0);
}

void karastuba_mul_ADD_SU::thread_tmp_V_25_fu_376_p2() {
    tmp_V_25_fu_376_p2 = (!zext_ln180_fu_370_p1.read().is_01() || !zext_ln701_fu_373_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln180_fu_370_p1.read()) - sc_biguint<65>(zext_ln701_fu_373_p1.read()));
}

void karastuba_mul_ADD_SU::thread_tmp_V_26_fu_401_p2() {
    tmp_V_26_fu_401_p2 = (!select_ln701_fu_382_p3.read().is_01() || !tmp_V_25_reg_561.read().is_01())? sc_lv<65>(): (sc_biguint<65>(select_ln701_fu_382_p3.read()) + sc_biguint<65>(tmp_V_25_reg_561.read()));
}

void karastuba_mul_ADD_SU::thread_tmp_V_fu_322_p2() {
    tmp_V_fu_322_p2 = (!zext_ln700_17_fu_319_p1.read().is_01() || !zext_ln700_fu_316_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_17_fu_319_p1.read()) + sc_biguint<66>(zext_ln700_fu_316_p1.read()));
}

void karastuba_mul_ADD_SU::thread_trunc_ln701_fu_398_p1() {
    trunc_ln701_fu_398_p1 = tmp_V_25_reg_561.read().range(64-1, 0);
}

void karastuba_mul_ADD_SU::thread_z0_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        z0_digits_data_V_address0 =  (sc_lv<6>) (zext_ln59_fu_283_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z0_digits_data_V_address0 = grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_address0.read();
    } else {
        z0_digits_data_V_address0 = "XXXXXX";
    }
}

void karastuba_mul_ADD_SU::thread_z0_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        z0_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z0_digits_data_V_ce0 = grp_CAT_I_I_I_O_fu_260_x0_digits_data_V_ce0.read();
    } else {
        z0_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_z1_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        z1_digits_data_V_address0 =  (sc_lv<6>) (zext_ln81_reg_536_pp1_iter3_reg.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z1_digits_data_V_address0 = grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_address0.read();
    } else {
        z1_digits_data_V_address0 = "XXXXXX";
    }
}

void karastuba_mul_ADD_SU::thread_z1_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()))) {
        z1_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z1_digits_data_V_ce0 = grp_CAT_I_I_I_O_fu_260_x1_digits_data_V_ce0.read();
    } else {
        z1_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_z1_digits_data_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_i_reg_527_pp1_iter3_reg.read()))) {
        z1_digits_data_V_we0 = ap_const_logic_1;
    } else {
        z1_digits_data_V_we0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_z1_tmp_bits_fu_433_p2() {
    z1_tmp_bits_fu_433_p2 = (!add_ln96_fu_428_p2.read().is_01() || !add2_tmp_bits_reg_522.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln96_fu_428_p2.read()) - sc_biguint<32>(add2_tmp_bits_reg_522.read()));
}

void karastuba_mul_ADD_SU::thread_z2_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        z2_digits_data_V_address0 =  (sc_lv<6>) (zext_ln59_fu_283_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z2_digits_data_V_address0 = grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_address0.read();
    } else {
        z2_digits_data_V_address0 = "XXXXXX";
    }
}

void karastuba_mul_ADD_SU::thread_z2_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        z2_digits_data_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        z2_digits_data_V_ce0 = grp_CAT_I_I_I_O_fu_260_x2_digits_data_V_ce0.read();
    } else {
        z2_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void karastuba_mul_ADD_SU::thread_zext_ln180_fu_370_p1() {
    zext_ln180_fu_370_p1 = esl_zext<65,64>(cross_mul_digits_dat_5_reg_551.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln209_fu_293_p1() {
    zext_ln209_fu_293_p1 = esl_zext<65,64>(z0_digits_data_V_loa_reg_495.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln367_fu_451_p1() {
    zext_ln367_fu_451_p1 = esl_zext<64,8>(i5_0_reg_249.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln54_fu_289_p1() {
    zext_ln54_fu_289_p1 = esl_zext<65,2>(p_088_0_i_reg_203.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln59_fu_283_p1() {
    zext_ln59_fu_283_p1 = esl_zext<64,7>(ap_phi_mux_i_0_i_phi_fu_219_p4.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln64_fu_338_p1() {
    zext_ln64_fu_338_p1 = esl_zext<32,2>(p_088_0_i_reg_203.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln700_16_fu_296_p1() {
    zext_ln700_16_fu_296_p1 = esl_zext<64,2>(p_088_0_i_reg_203.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln700_17_fu_319_p1() {
    zext_ln700_17_fu_319_p1 = esl_zext<66,65>(add_ln700_reg_507.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln700_fu_316_p1() {
    zext_ln700_fu_316_p1 = esl_zext<66,64>(z2_digits_data_V_loa_reg_501.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln701_fu_373_p1() {
    zext_ln701_fu_373_p1 = esl_zext<65,64>(add2_digits_data_V_l_reg_556.read());
}

void karastuba_mul_ADD_SU::thread_zext_ln81_fu_364_p1() {
    zext_ln81_fu_364_p1 = esl_zext<64,7>(i_0_i11_reg_238.read());
}

void karastuba_mul_ADD_SU::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_fu_271_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln54_fu_271_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_i_fu_352_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(exitcond_i_fu_352_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state12;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(grp_CAT_I_I_I_O_fu_260_ap_done.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state13;
            }
            break;
        case 128 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln364_fu_439_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln364_fu_439_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<9>) ("XXXXXXXXX");
            break;
    }
}

}

