Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Thu Jun 01 13:14:42 2017
| Host             : yyu226 running 64-bit major release  (build 9200)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb
| Design           : xillydemo
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.824 |
| Dynamic (W)              | 1.689 |
| Device Static (W)        | 0.135 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.0  |
| Junction Temperature (C) | 46.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        7 |       --- |             --- |
| Slice Logic              |     0.011 |     8307 |       --- |             --- |
|   LUT as Logic           |     0.010 |     3189 |     17600 |           18.11 |
|   Register               |    <0.001 |     3721 |     35200 |           10.57 |
|   CARRY4                 |    <0.001 |      212 |      4400 |            4.81 |
|   LUT as Distributed RAM |    <0.001 |      178 |      6000 |            2.96 |
|   F7/F8 Muxes            |    <0.001 |       50 |     17600 |            0.28 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |       67 |      6000 |            1.11 |
|   Others                 |     0.000 |      441 |       --- |             --- |
| Signals                  |     0.013 |     5925 |       --- |             --- |
| Block RAM                |     0.004 |        2 |        60 |            3.33 |
| MMCM                     |     0.103 |        1 |         2 |           50.00 |
| I/O                      |     0.010 |       19 |       100 |           19.00 |
| PS7                      |     1.532 |        1 |       --- |             --- |
| Static Power             |     0.135 |          |           |                 |
| Total                    |     1.824 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.043 |      0.008 |
| Vccaux    |       1.800 |     0.069 |       0.057 |      0.012 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.720 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                      | Constraint (ns) |
+--------------------+-----------------------------------------------------------------------------+-----------------+
| clk_fpga_1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1   |            10.0 |
| clk_fpga_1         | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i |            10.0 |
| clk_out1_clk_wiz_0 | CLK_MANAGE/inst/clk_out1_clk_wiz_0                                          |            12.5 |
| clk_out2_clk_wiz_0 | CLK_MANAGE/inst/clk_out2_clk_wiz_0                                          |            31.2 |
| clkfbout_clk_wiz_0 | CLK_MANAGE/inst/clkfbout_clk_wiz_0                                          |            50.0 |
+--------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| xillydemo                                                     |     1.689 |
|   CLK_MANAGE                                                  |     0.103 |
|     inst                                                      |     0.103 |
|   LUPA300                                                     |    <0.001 |
|     REG_CONFIG                                                |    <0.001 |
|   fifo_32                                                     |     0.002 |
|     U0                                                        |     0.002 |
|       inst_fifo_gen                                           |     0.002 |
|         gconvfifo.rf                                          |     0.002 |
|           grf.rf                                              |     0.002 |
|             gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|               gsync_stage[1].rd_stg_inst                      |    <0.001 |
|               gsync_stage[1].wr_stg_inst                      |    <0.001 |
|               gsync_stage[2].rd_stg_inst                      |    <0.001 |
|               gsync_stage[2].wr_stg_inst                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|               gras.rsts                                       |    <0.001 |
|                 c0                                            |     0.000 |
|                 c1                                            |    <0.001 |
|               rpntr                                           |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|               gwas.wsts                                       |    <0.001 |
|                 c1                                            |    <0.001 |
|                 c2                                            |    <0.001 |
|               wpntr                                           |    <0.001 |
|             gntv_or_sync_fifo.mem                             |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                        |     0.001 |
|                 inst_blk_mem_gen                              |     0.001 |
|                   gnativebmg.native_blk_mem_gen               |     0.001 |
|                     valid.cstr                                |     0.001 |
|                       ramloop[0].ram.r                        |     0.001 |
|                         prim_noinit.ram                       |     0.001 |
|             rstblk                                            |    <0.001 |
|   fifo_8                                                      |     0.002 |
|     U0                                                        |     0.002 |
|       inst_fifo_gen                                           |     0.002 |
|         gconvfifo.rf                                          |     0.002 |
|           grf.rf                                              |     0.002 |
|             gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|               gsync_stage[1].rd_stg_inst                      |    <0.001 |
|               gsync_stage[1].wr_stg_inst                      |    <0.001 |
|               gsync_stage[2].rd_stg_inst                      |    <0.001 |
|               gsync_stage[2].wr_stg_inst                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|               gras.rsts                                       |    <0.001 |
|                 c0                                            |     0.000 |
|                 c1                                            |    <0.001 |
|               rpntr                                           |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|               gwas.wsts                                       |    <0.001 |
|                 c1                                            |    <0.001 |
|                 c2                                            |    <0.001 |
|               wpntr                                           |    <0.001 |
|             gntv_or_sync_fifo.mem                             |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                        |    <0.001 |
|                 inst_blk_mem_gen                              |    <0.001 |
|                   gnativebmg.native_blk_mem_gen               |    <0.001 |
|                     valid.cstr                                |    <0.001 |
|                       ramloop[0].ram.r                        |    <0.001 |
|                         prim_noinit.ram                       |    <0.001 |
|             rstblk                                            |    <0.001 |
|   litearray0_reg_0_31_0_0                                     |    <0.001 |
|   litearray0_reg_0_31_1_1                                     |    <0.001 |
|   litearray0_reg_0_31_2_2                                     |    <0.001 |
|   litearray0_reg_0_31_3_3                                     |    <0.001 |
|   litearray0_reg_0_31_4_4                                     |    <0.001 |
|   litearray0_reg_0_31_5_5                                     |    <0.001 |
|   litearray0_reg_0_31_6_6                                     |    <0.001 |
|   litearray0_reg_0_31_7_7                                     |    <0.001 |
|   litearray1_reg_0_31_0_0                                     |    <0.001 |
|   litearray1_reg_0_31_1_1                                     |    <0.001 |
|   litearray1_reg_0_31_2_2                                     |    <0.001 |
|   litearray1_reg_0_31_3_3                                     |    <0.001 |
|   litearray1_reg_0_31_4_4                                     |    <0.001 |
|   litearray1_reg_0_31_5_5                                     |    <0.001 |
|   litearray1_reg_0_31_6_6                                     |    <0.001 |
|   litearray1_reg_0_31_7_7                                     |    <0.001 |
|   litearray2_reg_0_31_0_0                                     |    <0.001 |
|   litearray2_reg_0_31_1_1                                     |    <0.001 |
|   litearray2_reg_0_31_2_2                                     |    <0.001 |
|   litearray2_reg_0_31_3_3                                     |    <0.001 |
|   litearray2_reg_0_31_4_4                                     |    <0.001 |
|   litearray2_reg_0_31_5_5                                     |    <0.001 |
|   litearray2_reg_0_31_6_6                                     |    <0.001 |
|   litearray2_reg_0_31_7_7                                     |    <0.001 |
|   litearray3_reg_0_31_0_0                                     |    <0.001 |
|   litearray3_reg_0_31_1_1                                     |    <0.001 |
|   litearray3_reg_0_31_2_2                                     |    <0.001 |
|   litearray3_reg_0_31_3_3                                     |    <0.001 |
|   litearray3_reg_0_31_4_4                                     |    <0.001 |
|   litearray3_reg_0_31_5_5                                     |    <0.001 |
|   litearray3_reg_0_31_6_6                                     |    <0.001 |
|   litearray3_reg_0_31_7_7                                     |    <0.001 |
|   xillybus_ins                                                |     1.569 |
|     system_i                                                  |     1.540 |
|       vivado_system_i                                         |     1.540 |
|         processing_system7_0                                  |     1.533 |
|           inst                                                |     1.533 |
|         processing_system7_0_axi_periph                       |     0.006 |
|           s00_couplers                                        |     0.005 |
|             auto_pc                                           |     0.005 |
|               inst                                            |     0.005 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s          |     0.005 |
|                   RD.ar_channel_0                             |    <0.001 |
|                     ar_cmd_fsm_0                              |    <0.001 |
|                     cmd_translator_0                          |    <0.001 |
|                       incr_cmd_0                              |    <0.001 |
|                       wrap_cmd_0                              |    <0.001 |
|                   RD.r_channel_0                              |     0.002 |
|                     rd_data_fifo_0                            |     0.001 |
|                     transaction_fifo_0                        |    <0.001 |
|                   SI_REG                                      |     0.001 |
|                     ar_pipe                                   |    <0.001 |
|                     aw_pipe                                   |    <0.001 |
|                     b_pipe                                    |    <0.001 |
|                     r_pipe                                    |    <0.001 |
|                   WR.aw_channel_0                             |    <0.001 |
|                     aw_cmd_fsm_0                              |    <0.001 |
|                     cmd_translator_0                          |    <0.001 |
|                       incr_cmd_0                              |    <0.001 |
|                       wrap_cmd_0                              |    <0.001 |
|                   WR.b_channel_0                              |    <0.001 |
|                     bid_fifo_0                                |    <0.001 |
|                     bresp_fifo_0                              |    <0.001 |
|           xbar                                                |    <0.001 |
|             inst                                              |    <0.001 |
|               gen_sasd.crossbar_sasd_0                        |    <0.001 |
|                 addr_arbiter_inst                             |    <0.001 |
|                 gen_decerr.decerr_slave_inst                  |    <0.001 |
|                 reg_slice_r                                   |    <0.001 |
|                 splitter_ar                                   |    <0.001 |
|                 splitter_aw                                   |    <0.001 |
|         rst_processing_system7_0_100M                         |    <0.001 |
|           U0                                                  |    <0.001 |
|             EXT_LPF                                           |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                       |    <0.001 |
|             SEQ                                               |    <0.001 |
|               SEQ_COUNTER                                     |    <0.001 |
|         xillybus_ip_0                                         |    <0.001 |
|           inst                                                |    <0.001 |
|         xillybus_lite_0                                       |    <0.001 |
|           inst                                                |    <0.001 |
|         xlconcat_0                                            |     0.000 |
|     xillybus_core_ins                                         |     0.028 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4  |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61 |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62 |    <0.001 |
|       msg_buf_ins                                             |    <0.001 |
|         Mram_mem1                                             |    <0.001 |
|         Mram_mem2                                             |    <0.001 |
|         Mram_mem3                                             |    <0.001 |
|         Mram_mem4                                             |    <0.001 |
|         Mram_mem5                                             |    <0.001 |
|         Mram_mem61                                            |    <0.001 |
|         Mram_mem62                                            |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                       |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                       |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets31                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets32                      |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets33                      |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                       |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                       |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                       |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                       |    <0.001 |
+---------------------------------------------------------------+-----------+


