# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do progetto_0_Itis_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/sine_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:00 on Jun 01,2021
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/sine_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity sine_rom
# -- Compiling architecture Behavioral of sine_rom
# End time: 09:43:00 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/pwm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:00 on Jun 01,2021
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pwm
# -- Compiling architecture logic of pwm
# End time: 09:43:00 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:00 on Jun 01,2021
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top
# -- Compiling architecture str of top
# End time: 09:43:00 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top
# vsim work.top 
# Start time: 09:43:30 on Jun 01,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.top(str)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pwm(logic)
# Loading work.sine_rom(behavioral)
add wave -position insertpoint  \
sim:/top/pwm_out \
sim:/top/duty_cycle \
sim:/top/cnt_div \
sim:/top/cnt \
sim:/top/addr \
sim:/top/led_out \
sim:/top/rst \
sim:/top/pwm_bits \
sim:/top/cnt_bits \
sim:/top/clk_cnt_len \
sim:/top/clk
add wave -position insertpoint  \
sim:/top/pwm0/period \
sim:/top/pwm0/half_duty_new \
sim:/top/pwm0/half_duty \
sim:/top/pwm0/count \
sim:/top/pwm0/pwm_out \
sim:/top/pwm0/sys_clk \
sim:/top/pwm0/rst \
sim:/top/pwm0/pwm_freq \
sim:/top/pwm0/phases \
sim:/top/pwm0/ena \
sim:/top/pwm0/duty \
sim:/top/pwm0/clk \
sim:/top/pwm0/bits_resolution
add wave -position insertpoint  \
sim:/top/sine_rom0/rom \
sim:/top/sine_rom0/MATH_PI \
sim:/top/sine_rom0/data \
sim:/top/sine_rom0/data_bits \
sim:/top/sine_rom0/clk \
sim:/top/sine_rom0/addr_bits \
sim:/top/sine_rom0/addr
