Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:56:56 on Nov 22,2024
vlog "+define+RANDSEED=3" -work __work DMWB_latch.v EXDM_latch.v IDEX_latch.v IFID_latch.v alu.v alu_control.v bit_2shift.v bit_4shift.v bit_8shift.v bit_shift.v brchcnd.v bro.v cla_16b.v cla_1b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v fetch.v memory.v memory2c.v memory2c_align.v nand2.v nand3.v nor2.v nor3.v not1.v proc.v proc_hier.v proc_hier_pbench.v regFile.v regFile_bypass.v regFile_hier.v register.v shifter.v stall_mech.v stallmem.v wb.v xor2.v xor3.v 
-- Compiling module DMWB_latch
-- Compiling module EXDM_latch
-- Compiling module IDEX_latch
-- Compiling module IFID_latch
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module bit_2shift
-- Compiling module bit_4shift
-- Compiling module bit_8shift
-- Compiling module bit_shift
-- Compiling module brchcnd
-- Compiling module cla_16b
-- Compiling module cla_1b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module regFile_hier
-- Compiling module register
-- Compiling module shifter
-- Compiling module stall_mech
-- Compiling module stallmem
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	memory2c
	memory2c_align
	nand3
	nor2
	nor3
	not1
	proc_hier_pbench
	regFile_hier
	xor3
End time: 15:56:58 on Nov 22,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:57:07 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c024
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8820
# iNSTR : 0800
# iNSTR : 4004
# iNSTR : 4004
# iNSTR : 8840
# iNSTR : 8840
# iNSTR : 8840
# iNSTR : 0800
# iNSTR : 4004
# iNSTR : 4004
# iNSTR : 8860
# iNSTR : 8860
# iNSTR : 8860
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:57:09 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-all.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:57:22 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c01b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4021
# iNSTR : 0800
# iNSTR : 4142
# iNSTR : 4142
# iNSTR : 4263
# iNSTR : 4263
# iNSTR : 4263
# iNSTR : 0800
# iNSTR : 4384
# iNSTR : 4384
# iNSTR : 44a5
# iNSTR : 44a5
# iNSTR : 44a5
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 45c6
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 46e7
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:57:24 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:57:35 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8820
# iNSTR : 0800
# iNSTR : 4140
# iNSTR : 4140
# iNSTR : 4140
# iNSTR : 8822
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d948
# iNSTR : 0800
# iNSTR : 8824
# iNSTR : 0800
# iNSTR : d948
# iNSTR : d948
# iNSTR : d948
# iNSTR : d948
# iNSTR : d948
# iNSTR : d948
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:57:37 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-ldst.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:57:48 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c52b
# iNSTR : 0800
# iNSTR : c62b
# iNSTR : 0800
# iNSTR : c72b
# iNSTR : 8820
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 81a0
# iNSTR : 0800
# iNSTR : 8822
# iNSTR : 8822
# iNSTR : 81c1
# iNSTR : 81c1
# iNSTR : 81c1
# iNSTR : 81c1
# iNSTR : 81c1
# iNSTR : 81c1
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8824
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 81e1
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:57:51 on Nov 22,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-waw.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:58:02 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c01b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4021
# iNSTR : 0800
# iNSTR : 4142
# iNSTR : 4142
# iNSTR : 4223
# iNSTR : 4223
# iNSTR : 4223
# iNSTR : 0800
# iNSTR : 4184
# iNSTR : 4184
# iNSTR : 4425
# iNSTR : 4425
# iNSTR : 4425
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 41c6
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4627
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:58:04 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-zero.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:58:15 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4001
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4001
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4001
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 7205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:58:17 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/pipeTest.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:58:30 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c005
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 401b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6004
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c1ff
# iNSTR : 0800
# iNSTR : e908
# iNSTR : e908
# iNSTR : 6a04
# iNSTR : 6a04
# iNSTR : 6a04
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c300
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9356
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c400
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 945a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8380
# iNSTR : 0800
# iNSTR : c555
# iNSTR : c555
# iNSTR : ada9
# iNSTR : ada9
# iNSTR : ada9
# iNSTR : 0800
# iNSTR : 84a0
# iNSTR : 84a0
# iNSTR : 437f
# iNSTR : 0800
# iNSTR : 8bc1
# iNSTR : 8bc1
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8ee0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9ee2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 46c2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9ee2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c000
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3014
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3f02
# iNSTR : 0800
# iNSTR : 3f04
# iNSTR : 3f04
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0000
# iNSTR : 0800
# iNSTR : 0800
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 9505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:58:31 on Nov 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/stallTest.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:58:45 on Nov 22,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 13 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.stallmem
# Loading __work.cla_16b
# Loading __work.IFID_latch
# Loading __work.dff
# Loading __work.stall_mech
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# Loading __work.control
# Loading __work.IDEX_latch
# Loading __work.execute
# Loading __work.alu
# Loading __work.brchcnd
# Loading __work.EXDM_latch
# Loading __work.memory
# Loading __work.DMWB_latch
# Loading __work.wb
# Loading __work.cla_4b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.cla_1b
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/instr_mem File: stallmem.v Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/data_mem File: stallmem.v Line: 87
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'IDEX'.  Expected 58, found 54.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 156
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RegWrt_1_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_2_nflopped'.
# ** Warning: (vsim-3722) proc.v(156): [TFMPC] - Missing connection for port 'ID_RD_1_nflopped'.
# log -howmany -rec /* 
# 4647
#  run -all
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Using seed           0
# rand_pat=12153524 00010010000101010011010100100100
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# iNSTR : xxxx
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 202c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c003
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4001
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c106
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4121
# iNSTR : 0800
# iNSTR : c205
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4241
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c307
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4361
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c409
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 4481
# iNSTR : c50b
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 45a1
# iNSTR : 0800
# iNSTR : d820
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : db48
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : dcb0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d840
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d89c
# iNSTR : 0800
# iNSTR : c601
# iNSTR : 0800
# iNSTR : c003
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c106
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de24
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c205
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de48
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c307
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de6c
# iNSTR : 0800
# iNSTR : c409
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de90
# iNSTR : 0800
# iNSTR : c50b
# iNSTR : 0800
# iNSTR : deb4
# iNSTR : deb4
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : d900
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : da68
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : dd90
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : da00
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : dc18
# iNSTR : defc
# iNSTR : defc
# iNSTR : defc
# iNSTR : c00c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 80e0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c010
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 80e0
# iNSTR : 0800
# iNSTR : c014
# iNSTR : c014
# iNSTR : c014
# iNSTR : c014
# iNSTR : c014
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 80e0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c018
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 80e0
# iNSTR : c01a
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 98c2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 98c2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 98c2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 98c2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 98c2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 98e2
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c00c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8820
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 41c0
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c10c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8940
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de58
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c20c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8a60
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de78
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c30c
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8b80
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : de98
# iNSTR : 0800
# iNSTR : 83de
# iNSTR : 83de
# iNSTR : c300
# iNSTR : 6308
# iNSTR : 6308
# iNSTR : 6308
# iNSTR : 6308
# iNSTR : 6308
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 8a60
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 6b08
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : c001
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 9050
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 0800
# iNSTR : 3800
# iNSTR : 0800
# iNSTR : 82fe
# iNSTR : 82fe
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0000
# iNSTR : 0000
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 46805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:58:47 on Nov 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 7
