#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1116320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x112a960 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x111d500 .functor NOT 1, L_0x1176ab0, C4<0>, C4<0>, C4<0>;
L_0x1176890 .functor XOR 2, L_0x1176750, L_0x11767f0, C4<00>, C4<00>;
L_0x11769a0 .functor XOR 2, L_0x1176890, L_0x1176900, C4<00>, C4<00>;
v0x1172b10_0 .net *"_ivl_10", 1 0, L_0x1176900;  1 drivers
v0x1172c10_0 .net *"_ivl_12", 1 0, L_0x11769a0;  1 drivers
v0x1172cf0_0 .net *"_ivl_2", 1 0, L_0x11763e0;  1 drivers
v0x1172db0_0 .net *"_ivl_4", 1 0, L_0x1176750;  1 drivers
v0x1172e90_0 .net *"_ivl_6", 1 0, L_0x11767f0;  1 drivers
v0x1172fc0_0 .net *"_ivl_8", 1 0, L_0x1176890;  1 drivers
v0x11730a0_0 .net "a", 0 0, v0x1170230_0;  1 drivers
v0x1173140_0 .net "b", 0 0, v0x11702d0_0;  1 drivers
v0x11731e0_0 .net "c", 0 0, v0x1170370_0;  1 drivers
v0x1173280_0 .var "clk", 0 0;
v0x1173320_0 .net "d", 0 0, v0x11704b0_0;  1 drivers
v0x11733c0_0 .net "out_pos_dut", 0 0, L_0x1176590;  1 drivers
v0x1173460_0 .net "out_pos_ref", 0 0, L_0x1174aa0;  1 drivers
v0x1173500_0 .net "out_sop_dut", 0 0, L_0x1175430;  1 drivers
v0x11735a0_0 .net "out_sop_ref", 0 0, L_0x114ac60;  1 drivers
v0x1173640_0 .var/2u "stats1", 223 0;
v0x11736e0_0 .var/2u "strobe", 0 0;
v0x1173890_0 .net "tb_match", 0 0, L_0x1176ab0;  1 drivers
v0x1173960_0 .net "tb_mismatch", 0 0, L_0x111d500;  1 drivers
v0x1173a00_0 .net "wavedrom_enable", 0 0, v0x1170780_0;  1 drivers
v0x1173ad0_0 .net "wavedrom_title", 511 0, v0x1170820_0;  1 drivers
L_0x11763e0 .concat [ 1 1 0 0], L_0x1174aa0, L_0x114ac60;
L_0x1176750 .concat [ 1 1 0 0], L_0x1174aa0, L_0x114ac60;
L_0x11767f0 .concat [ 1 1 0 0], L_0x1176590, L_0x1175430;
L_0x1176900 .concat [ 1 1 0 0], L_0x1174aa0, L_0x114ac60;
L_0x1176ab0 .cmp/eeq 2, L_0x11763e0, L_0x11769a0;
S_0x112aaf0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x112a960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x111d8e0 .functor AND 1, v0x1170370_0, v0x11704b0_0, C4<1>, C4<1>;
L_0x111dcc0 .functor NOT 1, v0x1170230_0, C4<0>, C4<0>, C4<0>;
L_0x111e0a0 .functor NOT 1, v0x11702d0_0, C4<0>, C4<0>, C4<0>;
L_0x111e320 .functor AND 1, L_0x111dcc0, L_0x111e0a0, C4<1>, C4<1>;
L_0x11355d0 .functor AND 1, L_0x111e320, v0x1170370_0, C4<1>, C4<1>;
L_0x114ac60 .functor OR 1, L_0x111d8e0, L_0x11355d0, C4<0>, C4<0>;
L_0x1173f20 .functor NOT 1, v0x11702d0_0, C4<0>, C4<0>, C4<0>;
L_0x1173f90 .functor OR 1, L_0x1173f20, v0x11704b0_0, C4<0>, C4<0>;
L_0x11740a0 .functor AND 1, v0x1170370_0, L_0x1173f90, C4<1>, C4<1>;
L_0x1174160 .functor NOT 1, v0x1170230_0, C4<0>, C4<0>, C4<0>;
L_0x1174230 .functor OR 1, L_0x1174160, v0x11702d0_0, C4<0>, C4<0>;
L_0x11742a0 .functor AND 1, L_0x11740a0, L_0x1174230, C4<1>, C4<1>;
L_0x1174420 .functor NOT 1, v0x11702d0_0, C4<0>, C4<0>, C4<0>;
L_0x1174490 .functor OR 1, L_0x1174420, v0x11704b0_0, C4<0>, C4<0>;
L_0x11743b0 .functor AND 1, v0x1170370_0, L_0x1174490, C4<1>, C4<1>;
L_0x1174620 .functor NOT 1, v0x1170230_0, C4<0>, C4<0>, C4<0>;
L_0x1174720 .functor OR 1, L_0x1174620, v0x11704b0_0, C4<0>, C4<0>;
L_0x11747e0 .functor AND 1, L_0x11743b0, L_0x1174720, C4<1>, C4<1>;
L_0x1174990 .functor XNOR 1, L_0x11742a0, L_0x11747e0, C4<0>, C4<0>;
v0x111ce30_0 .net *"_ivl_0", 0 0, L_0x111d8e0;  1 drivers
v0x111d230_0 .net *"_ivl_12", 0 0, L_0x1173f20;  1 drivers
v0x111d610_0 .net *"_ivl_14", 0 0, L_0x1173f90;  1 drivers
v0x111d9f0_0 .net *"_ivl_16", 0 0, L_0x11740a0;  1 drivers
v0x111ddd0_0 .net *"_ivl_18", 0 0, L_0x1174160;  1 drivers
v0x111e1b0_0 .net *"_ivl_2", 0 0, L_0x111dcc0;  1 drivers
v0x111e430_0 .net *"_ivl_20", 0 0, L_0x1174230;  1 drivers
v0x116e7a0_0 .net *"_ivl_24", 0 0, L_0x1174420;  1 drivers
v0x116e880_0 .net *"_ivl_26", 0 0, L_0x1174490;  1 drivers
v0x116e960_0 .net *"_ivl_28", 0 0, L_0x11743b0;  1 drivers
v0x116ea40_0 .net *"_ivl_30", 0 0, L_0x1174620;  1 drivers
v0x116eb20_0 .net *"_ivl_32", 0 0, L_0x1174720;  1 drivers
v0x116ec00_0 .net *"_ivl_36", 0 0, L_0x1174990;  1 drivers
L_0x7fa862dd0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x116ecc0_0 .net *"_ivl_38", 0 0, L_0x7fa862dd0018;  1 drivers
v0x116eda0_0 .net *"_ivl_4", 0 0, L_0x111e0a0;  1 drivers
v0x116ee80_0 .net *"_ivl_6", 0 0, L_0x111e320;  1 drivers
v0x116ef60_0 .net *"_ivl_8", 0 0, L_0x11355d0;  1 drivers
v0x116f040_0 .net "a", 0 0, v0x1170230_0;  alias, 1 drivers
v0x116f100_0 .net "b", 0 0, v0x11702d0_0;  alias, 1 drivers
v0x116f1c0_0 .net "c", 0 0, v0x1170370_0;  alias, 1 drivers
v0x116f280_0 .net "d", 0 0, v0x11704b0_0;  alias, 1 drivers
v0x116f340_0 .net "out_pos", 0 0, L_0x1174aa0;  alias, 1 drivers
v0x116f400_0 .net "out_sop", 0 0, L_0x114ac60;  alias, 1 drivers
v0x116f4c0_0 .net "pos0", 0 0, L_0x11742a0;  1 drivers
v0x116f580_0 .net "pos1", 0 0, L_0x11747e0;  1 drivers
L_0x1174aa0 .functor MUXZ 1, L_0x7fa862dd0018, L_0x11742a0, L_0x1174990, C4<>;
S_0x116f700 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x112a960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1170230_0 .var "a", 0 0;
v0x11702d0_0 .var "b", 0 0;
v0x1170370_0 .var "c", 0 0;
v0x1170410_0 .net "clk", 0 0, v0x1173280_0;  1 drivers
v0x11704b0_0 .var "d", 0 0;
v0x11705a0_0 .var/2u "fail", 0 0;
v0x1170640_0 .var/2u "fail1", 0 0;
v0x11706e0_0 .net "tb_match", 0 0, L_0x1176ab0;  alias, 1 drivers
v0x1170780_0 .var "wavedrom_enable", 0 0;
v0x1170820_0 .var "wavedrom_title", 511 0;
E_0x1129220/0 .event negedge, v0x1170410_0;
E_0x1129220/1 .event posedge, v0x1170410_0;
E_0x1129220 .event/or E_0x1129220/0, E_0x1129220/1;
S_0x116fa30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x116f700;
 .timescale -12 -12;
v0x116fc70_0 .var/2s "i", 31 0;
E_0x11290c0 .event posedge, v0x1170410_0;
S_0x116fd70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x116f700;
 .timescale -12 -12;
v0x116ff70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1170050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x116f700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1170a00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x112a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1175250 .functor OR 1, L_0x1175020, L_0x1175160, C4<0>, C4<0>;
L_0x1175430 .functor OR 1, L_0x1175250, L_0x1175360, C4<0>, C4<0>;
L_0x1175590 .functor NOT 1, v0x11702d0_0, C4<0>, C4<0>, C4<0>;
L_0x1175600 .functor AND 1, v0x1170230_0, L_0x1175590, C4<1>, C4<1>;
L_0x1175800 .functor NOT 1, v0x1170230_0, C4<0>, C4<0>, C4<0>;
L_0x1175870 .functor AND 1, L_0x1175800, v0x11702d0_0, C4<1>, C4<1>;
L_0x1175970 .functor OR 1, L_0x1175600, L_0x1175870, C4<0>, C4<0>;
L_0x1175a80 .functor NOT 1, v0x1170370_0, C4<0>, C4<0>, C4<0>;
L_0x1175b40 .functor AND 1, v0x11702d0_0, L_0x1175a80, C4<1>, C4<1>;
L_0x1175c00 .functor NOT 1, v0x11702d0_0, C4<0>, C4<0>, C4<0>;
L_0x1175cd0 .functor AND 1, L_0x1175c00, v0x1170370_0, C4<1>, C4<1>;
L_0x1175d40 .functor OR 1, L_0x1175b40, L_0x1175cd0, C4<0>, C4<0>;
L_0x1175ec0 .functor AND 1, L_0x1175970, L_0x1175d40, C4<1>, C4<1>;
L_0x1175fd0 .functor NOT 1, v0x11704b0_0, C4<0>, C4<0>, C4<0>;
L_0x1175e50 .functor AND 1, v0x1170370_0, L_0x1175fd0, C4<1>, C4<1>;
L_0x1176110 .functor NOT 1, v0x1170370_0, C4<0>, C4<0>, C4<0>;
L_0x1176210 .functor AND 1, L_0x1176110, v0x11704b0_0, C4<1>, C4<1>;
L_0x11762d0 .functor OR 1, L_0x1175e50, L_0x1176210, C4<0>, C4<0>;
L_0x1176480 .functor AND 1, L_0x1175ec0, L_0x11762d0, C4<1>, C4<1>;
L_0x1176590 .functor NOT 1, L_0x1176480, C4<0>, C4<0>, C4<0>;
v0x1170bc0_0 .net *"_ivl_10", 0 0, L_0x1175250;  1 drivers
L_0x7fa862dd00f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1170ca0_0 .net/2u *"_ivl_12", 3 0, L_0x7fa862dd00f0;  1 drivers
v0x1170d80_0 .net *"_ivl_14", 0 0, L_0x1175360;  1 drivers
v0x1170e50_0 .net *"_ivl_18", 0 0, L_0x1175590;  1 drivers
L_0x7fa862dd0060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1170f30_0 .net/2u *"_ivl_2", 3 0, L_0x7fa862dd0060;  1 drivers
v0x1171060_0 .net *"_ivl_20", 0 0, L_0x1175600;  1 drivers
v0x1171140_0 .net *"_ivl_22", 0 0, L_0x1175800;  1 drivers
v0x1171220_0 .net *"_ivl_24", 0 0, L_0x1175870;  1 drivers
v0x1171300_0 .net *"_ivl_26", 0 0, L_0x1175970;  1 drivers
v0x1171470_0 .net *"_ivl_28", 0 0, L_0x1175a80;  1 drivers
v0x1171550_0 .net *"_ivl_30", 0 0, L_0x1175b40;  1 drivers
v0x1171630_0 .net *"_ivl_32", 0 0, L_0x1175c00;  1 drivers
v0x1171710_0 .net *"_ivl_34", 0 0, L_0x1175cd0;  1 drivers
v0x11717f0_0 .net *"_ivl_36", 0 0, L_0x1175d40;  1 drivers
v0x11718d0_0 .net *"_ivl_38", 0 0, L_0x1175ec0;  1 drivers
v0x11719b0_0 .net *"_ivl_4", 0 0, L_0x1175020;  1 drivers
v0x1171a70_0 .net *"_ivl_40", 0 0, L_0x1175fd0;  1 drivers
v0x1171c60_0 .net *"_ivl_42", 0 0, L_0x1175e50;  1 drivers
v0x1171d40_0 .net *"_ivl_44", 0 0, L_0x1176110;  1 drivers
v0x1171e20_0 .net *"_ivl_46", 0 0, L_0x1176210;  1 drivers
v0x1171f00_0 .net *"_ivl_48", 0 0, L_0x11762d0;  1 drivers
v0x1171fe0_0 .net *"_ivl_50", 0 0, L_0x1176480;  1 drivers
L_0x7fa862dd00a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x11720c0_0 .net/2u *"_ivl_6", 3 0, L_0x7fa862dd00a8;  1 drivers
v0x11721a0_0 .net *"_ivl_8", 0 0, L_0x1175160;  1 drivers
v0x1172260_0 .net "a", 0 0, v0x1170230_0;  alias, 1 drivers
v0x1172300_0 .net "b", 0 0, v0x11702d0_0;  alias, 1 drivers
v0x11723f0_0 .net "c", 0 0, v0x1170370_0;  alias, 1 drivers
v0x11724e0_0 .net "d", 0 0, v0x11704b0_0;  alias, 1 drivers
v0x11725d0_0 .net "in", 3 0, L_0x1174c50;  1 drivers
v0x11726b0_0 .net "out_pos", 0 0, L_0x1176590;  alias, 1 drivers
v0x1172770_0 .net "out_sop", 0 0, L_0x1175430;  alias, 1 drivers
L_0x1174c50 .concat [ 1 1 1 1], v0x11704b0_0, v0x1170370_0, v0x11702d0_0, v0x1170230_0;
L_0x1175020 .cmp/eq 4, L_0x1174c50, L_0x7fa862dd0060;
L_0x1175160 .cmp/eq 4, L_0x1174c50, L_0x7fa862dd00a8;
L_0x1175360 .cmp/eq 4, L_0x1174c50, L_0x7fa862dd00f0;
S_0x11728f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x112a960;
 .timescale -12 -12;
E_0x11129f0 .event anyedge, v0x11736e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11736e0_0;
    %nor/r;
    %assign/vec4 v0x11736e0_0, 0;
    %wait E_0x11129f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x116f700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11705a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1170640_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x116f700;
T_4 ;
    %wait E_0x1129220;
    %load/vec4 v0x11706e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11705a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x116f700;
T_5 ;
    %wait E_0x11290c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %wait E_0x11290c0;
    %load/vec4 v0x11705a0_0;
    %store/vec4 v0x1170640_0, 0, 1;
    %fork t_1, S_0x116fa30;
    %jmp t_0;
    .scope S_0x116fa30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x116fc70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x116fc70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11290c0;
    %load/vec4 v0x116fc70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x116fc70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x116fc70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x116f700;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1129220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11704b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1170370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11702d0_0, 0;
    %assign/vec4 v0x1170230_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x11705a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1170640_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x112a960;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1173280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11736e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x112a960;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1173280_0;
    %inv;
    %store/vec4 v0x1173280_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x112a960;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1170410_0, v0x1173960_0, v0x11730a0_0, v0x1173140_0, v0x11731e0_0, v0x1173320_0, v0x11735a0_0, v0x1173500_0, v0x1173460_0, v0x11733c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x112a960;
T_9 ;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1173640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x112a960;
T_10 ;
    %wait E_0x1129220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1173640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
    %load/vec4 v0x1173890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1173640_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11735a0_0;
    %load/vec4 v0x11735a0_0;
    %load/vec4 v0x1173500_0;
    %xor;
    %load/vec4 v0x11735a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1173460_0;
    %load/vec4 v0x1173460_0;
    %load/vec4 v0x11733c0_0;
    %xor;
    %load/vec4 v0x1173460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1173640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1173640_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response49/top_module.sv";
