Circuit: *** SPICE deck for cell 16-Bit-Adder{sch} from library ripple_carry_adders

Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Specified period is not longer than the sum of Trise, Tfall, and Ton for vin31.  Increasing period to 4.002e-008
WARNING: Specified period is not longer than the sum of Trise, Tfall, and Ton for vin28.  Increasing period to 4.002e-008
WARNING: Specified period is not longer than the sum of Trise, Tfall, and Ton for vin27.  Increasing period to 2.002e-008
WARNING: Specified period is not longer than the sum of Trise, Tfall, and Ton for vin26.  Increasing period to 4.002e-008
WARNING: Specified period is not longer than the sum of Trise, Tfall, and Ton for vin8.  Increasing period to 8.002e-008
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Direct Newton iteration for .op point succeeded.

Date: Mon Oct 21 01:07:56 2019
Total elapsed time: 2.349 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 4770
traniter = 4721
tranpoints = 1493
accept = 1352
rejected = 141
matrix size = 388
fillins = 204
solver = Normal
Thread vector: 1867.4/356.8[4] 208.8/103.9[4] 31.5/19.4[4] 3.9/286.7[1]  2592/500
Matrix Compiler1: 61.52 KB object code size  183.6/14.1/[7.1]
Matrix Compiler2: 54.04 KB object code size  12.8/13.4/[8.8]

