"use strict";(self.webpackChunkfreewili_docs=self.webpackChunkfreewili_docs||[]).push([[5443],{5299:(e,i,t)=>{t.r(i),t.d(i,{assets:()=>l,contentTitle:()=>n,default:()=>g,frontMatter:()=>o,metadata:()=>s,toc:()=>c});const s=JSON.parse('{"id":"io-app/logic-analyzer","title":"Logic Analyzer for FREE-WILi - FPGA-Based Digital Protocol Analysis","description":"Discover the FPGA-based Logic Analyzer for FREE-WILi, compatible with Sigrok PulseView. Learn how it operates transparently with FREE-WILi\'s IO features for testing digital protocols. Access FPGA bit files and adjust settings through the FREE-WILi interface.","source":"@site/docs/io-app/logic-analyzer.md","sourceDirName":"io-app","slug":"/io-app/logic-analyzer","permalink":"/io-app/logic-analyzer","draft":false,"unlisted":false,"editUrl":"https://github.com/freewili/FreeWili_WebDocs/blob/main/docs/io-app/logic-analyzer.md","tags":[],"version":"current","lastUpdatedAt":1724134738000,"sidebarPosition":7,"frontMatter":{"title":"Logic Analyzer for FREE-WILi - FPGA-Based Digital Protocol Analysis","description":"Discover the FPGA-based Logic Analyzer for FREE-WILi, compatible with Sigrok PulseView. Learn how it operates transparently with FREE-WILi\'s IO features for testing digital protocols. Access FPGA bit files and adjust settings through the FREE-WILi interface.","keywords":["FREE-WILi Logic Analyzer","FPGA Logic Analyzer","Sigrok PulseView","digital protocol analysis","FPGA bit files","FREE-WILi settings","FTDI High-speed user interface"],"sidebar_position":7,"sidebar_label":"Logic Analyzer"},"sidebar":"tutorialSidebar","previous":{"title":"File System Menu","permalink":"/io-app/file-system-menu"},"next":{"title":"Settings Menu","permalink":"/io-app/settings-menu/"}}');var a=t(4848),r=t(8453);const o={title:"Logic Analyzer for FREE-WILi - FPGA-Based Digital Protocol Analysis",description:"Discover the FPGA-based Logic Analyzer for FREE-WILi, compatible with Sigrok PulseView. Learn how it operates transparently with FREE-WILi's IO features for testing digital protocols. Access FPGA bit files and adjust settings through the FREE-WILi interface.",keywords:["FREE-WILi Logic Analyzer","FPGA Logic Analyzer","Sigrok PulseView","digital protocol analysis","FPGA bit files","FREE-WILi settings","FTDI High-speed user interface"],sidebar_position:7,sidebar_label:"Logic Analyzer"},n="Logic Analyzer",l={},c=[];function d(e){const i={a:"a",h1:"h1",header:"header",img:"img",p:"p",strong:"strong",...(0,r.R)(),...e.components};return(0,a.jsxs)(a.Fragment,{children:[(0,a.jsx)(i.header,{children:(0,a.jsx)(i.h1,{id:"logic-analyzer",children:"Logic Analyzer"})}),"\n",(0,a.jsxs)(i.p,{children:["The default ",(0,a.jsx)(i.a,{href:"/hardware-low-level-details/ice40-fpga/",children:"FPGA"})," configuration implements a Logic Analyzer compatible with ",(0,a.jsx)(i.a,{href:"https://sigrok.org/wiki/PulseView",children:"Sigrok Pulseview"}),". This logic analyzer uses the FPGA front end and communicates with the PC using the FTDI High speed user interface. The Logic Analyzer operates ",(0,a.jsx)(i.strong,{children:"transparently"})," to the IO features of FREE-WILi so you can use it to test when you are interfacing to digital protocols."]}),"\n",(0,a.jsxs)(i.p,{children:["The FPGA bit files for the logic analyzer are always being implemented and are open source. These are available at the FREE-WILi ",(0,a.jsx)(i.a,{href:"https://github.com/freewili/",children:"github"}),". You can change the default FPGA bit file in the ",(0,a.jsx)(i.a,{href:"/io-app/settings-menu/",children:"settings"})," of FREE-WILi."]}),"\n",(0,a.jsx)("div",{class:"text--center",children:(0,a.jsx)("figure",{children:(0,a.jsxs)(i.p,{children:[(0,a.jsx)(i.img,{alt:"logic-analyzer",src:t(8478).A+"",title:"logic-analyzer",width:"1383",height:"1220"}),"\r\n",(0,a.jsx)("figcaption",{children:"Analyze your digital protocols without attaching wires"})]})})})]})}function g(e={}){const{wrapper:i}={...(0,r.R)(),...e.components};return i?(0,a.jsx)(i,{...e,children:(0,a.jsx)(d,{...e})}):d(e)}},8453:(e,i,t)=>{t.d(i,{R:()=>o,x:()=>n});var s=t(6540);const a={},r=s.createContext(a);function o(e){const i=s.useContext(r);return s.useMemo((function(){return"function"==typeof e?e(i):{...i,...e}}),[i,e])}function n(e){let i;return i=e.disableParentContext?"function"==typeof e.components?e.components(a):e.components||a:o(e.components),s.createElement(r.Provider,{value:i},e.children)}},8478:(e,i,t)=>{t.d(i,{A:()=>s});const s=t.p+"assets/images/logic-analyzer-94388b567c3408ad8980e8fecda507dd.jpg"}}]);