NDFramePage.OnPageTitleLoaded("File18:uvm_vreg.svh","uvm_vreg.svh");NDSummary.OnSummaryLoaded("File18:uvm_vreg.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Types","Type"]],[[434,0,3,"Virtual Registers","Virtual_Registers"],[435,0,0,"uvm_vreg","uvm_vreg"],[436,0,2,"Initialization","uvm_vreg.Initialization"],[437,0,1,"new","uvm_vreg.new"],[438,0,1,"configure","uvm_vreg.configure"],[439,0,1,"implement","uvm_vreg.implement"],[440,0,1,"allocate","uvm_vreg.allocate"],[441,0,1,"get_region","uvm_vreg.get_region"],[442,0,1,"release_region","uvm_vreg.release_region"],[443,0,2,"Introspection","uvm_vreg.Introspection"],[444,0,1,"get_name","uvm_vreg.get_name"],[445,0,1,"get_full_name","uvm_vreg.get_full_name"],[446,0,1,"get_parent","uvm_vreg.get_parent"],[447,0,1,"get_memory","uvm_vreg.get_memory"],[448,0,1,"get_n_maps","uvm_vreg.get_n_maps"],[449,0,1,"is_in_map","uvm_vreg.is_in_map"],[450,0,1,"get_maps","uvm_vreg.get_maps"],[451,0,1,"get_rights","uvm_vreg.get_rights"],[452,0,1,"get_access","uvm_vreg.get_access"],[453,0,1,"get_size","uvm_vreg.get_size"],[454,0,1,"get_n_bytes","uvm_vreg.get_n_bytes"],[455,0,1,"get_n_memlocs","uvm_vreg.get_n_memlocs"],[456,0,1,"get_incr","uvm_vreg.get_incr"],[457,0,1,"get_fields","uvm_vreg.get_fields"],[458,0,1,"get_field_by_name","uvm_vreg.get_field_by_name"],[459,0,1,"get_offset_in_memory","uvm_vreg.get_offset_in_memory"],[460,0,1,"get_address","uvm_vreg.get_address"],[461,0,2,"HDL Access","uvm_vreg.HDL_Access"],[462,0,1,"reset","uvm_vreg.reset"],[463,0,2,"Callbacks","uvm_vreg.Callbacks"],[464,0,0,"uvm_vreg_cbs","uvm_vreg_cbs"],[465,0,2,"Types","uvm_vreg_cbs.Types"],[466,0,4,"uvm_vreg_cb","uvm_vreg_cbs.uvm_vreg_cb"],[467,0,4,"uvm_vreg_cb_iter","uvm_vreg_cbs.uvm_vreg_cb_iter"]]);