0.6
2018.3
Dec  6 2018
23:39:36
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/ff_tb.v,1602763706,verilog,,,,ff_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/ram_dp_nc_par_tb.v,1603041465,verilog,,,,ram_dp_nc_par_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_ex_tb.v,1602732959,verilog,,,,uart_rx_ex_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_wrapper_tb.v,1602796756,verilog,,,,uart_rx_wrapper_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_tx_wrapper_tb.v,1602765487,verilog,,,,uart_tx_wrapper_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_txm_ex_tb.v,1602721596,verilog,,,,uart_txm_ex_tb,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ff.v,1602767707,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v,,ff,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/ram_dp__sim_par.v,1603041360,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/ram_dp_nc_par_tb.v,,ram_dp__sim_par,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/seven_seg.v,1602675426,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_rx_wrapper.v,,seven_seg,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_rx_wrapper.v,1602796560,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_rxm_ex.v,,uart_rx_wrapper,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_rxm_ex.v,1602783984,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_wrapper_tb.v,,uart_rxm_ex,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_tx_wrapper.v,1602785859,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v,,uart_tx_wrapper,,,,,,,,
/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sources_1/new/uart_txm_ex.v,1602767173,verilog,,/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_tx_wrapper_tb.v,,uart_txm_ex,,,,,,,,
