{
  "student": "Vincent-ice",
  "assignment_id": "CPU-week-1",
  "timestamp": 1729750759,
  "assignment_repo": "Loongson-neuq/2024-neuq-cpu-verilog-CPU-1",
  "repo_sha": "290fbbd755ac502413d6b270084fcff312f2aba8",
  "info_branch": null,
  "info_commit": null,
  "steps": null
}