/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[156] | in_data[119]) & celloutsig_1_0z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[190]) & celloutsig_1_0z);
  assign celloutsig_0_2z = ~((in_data[41] | celloutsig_0_1z) & celloutsig_0_0z[1]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z | celloutsig_1_4z) & celloutsig_1_8z);
  reg [21:0] _04_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 22'h000000;
    else _04_ <= { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign out_data[21:0] = _04_;
  assign celloutsig_0_3z = { in_data[36:29], celloutsig_0_0z } == { in_data[10:5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[62:60], celloutsig_0_1z, celloutsig_0_5z } == { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[165:143], celloutsig_1_2z } > in_data[155:132];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } && celloutsig_0_0z[3:0];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } && { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z } && { celloutsig_1_5z[5:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[173:163] != in_data[151:141];
  assign celloutsig_0_1z = in_data[81:79] != in_data[16:14];
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_14z } != { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, in_data[85:80], celloutsig_0_0z };
  assign celloutsig_1_10z = | in_data[174:151];
  assign celloutsig_0_0z = in_data[65:60] ^ in_data[52:47];
  assign celloutsig_1_5z = { in_data[148:134], celloutsig_1_0z } ^ in_data[129:114];
  assign celloutsig_1_7z = ~((celloutsig_1_1z & in_data[135]) | celloutsig_1_1z);
  assign celloutsig_1_14z = ~((celloutsig_1_7z & celloutsig_1_8z) | celloutsig_1_8z);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
