---
title: Registres-vs_2_0
description: Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de sommets version 2 \_ 0.
ms.assetid: e5ef015e-1e4d-41b3-95da-3b44ef0bd73e
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 156367ec08a5f1ecd94181be56558f4ba07005b4
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: fr-FR
ms.lasthandoff: 09/16/2019
ms.locfileid: "104029057"
---
# <a name="registers---vs_2_0"></a><span data-ttu-id="d571a-103">Registres-vs \_ 2 \_ 0</span><span class="sxs-lookup"><span data-stu-id="d571a-103">Registers - vs\_2\_0</span></span>

<span data-ttu-id="d571a-104">Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de sommets version 2 \_ 0.</span><span class="sxs-lookup"><span data-stu-id="d571a-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_0.</span></span>

## <a name="input-registers"></a><span data-ttu-id="d571a-105">Registres d’entrée</span><span class="sxs-lookup"><span data-stu-id="d571a-105">Input Registers</span></span>



| <span data-ttu-id="d571a-106">S’inscrire</span><span class="sxs-lookup"><span data-stu-id="d571a-106">Register</span></span> | <span data-ttu-id="d571a-107">Nom</span><span class="sxs-lookup"><span data-stu-id="d571a-107">Name</span></span>                                                                                      | <span data-ttu-id="d571a-108">Count</span><span class="sxs-lookup"><span data-stu-id="d571a-108">Count</span></span>      | <span data-ttu-id="d571a-109">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="d571a-109">R/W</span></span> | <span data-ttu-id="d571a-110">\# Ports de lecture</span><span class="sxs-lookup"><span data-stu-id="d571a-110">\# Read ports</span></span> | <span data-ttu-id="d571a-111">\# Lectures/inst</span><span class="sxs-lookup"><span data-stu-id="d571a-111">\# Reads / inst</span></span> | <span data-ttu-id="d571a-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="d571a-112">Dimension</span></span> | <span data-ttu-id="d571a-113">RelAddr</span><span class="sxs-lookup"><span data-stu-id="d571a-113">RelAddr</span></span> | <span data-ttu-id="d571a-114">Valeurs par défaut</span><span class="sxs-lookup"><span data-stu-id="d571a-114">Defaults</span></span>     | <span data-ttu-id="d571a-115">DCL obligatoire</span><span class="sxs-lookup"><span data-stu-id="d571a-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="d571a-116">v\#</span><span class="sxs-lookup"><span data-stu-id="d571a-116">v\#</span></span>      | [<span data-ttu-id="d571a-117">Registre d’entrée</span><span class="sxs-lookup"><span data-stu-id="d571a-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="d571a-118">16</span><span class="sxs-lookup"><span data-stu-id="d571a-118">16</span></span>         | <span data-ttu-id="d571a-119">R</span><span class="sxs-lookup"><span data-stu-id="d571a-119">R</span></span>   | <span data-ttu-id="d571a-120">1</span><span class="sxs-lookup"><span data-stu-id="d571a-120">1</span></span>             | <span data-ttu-id="d571a-121">Illimité</span><span class="sxs-lookup"><span data-stu-id="d571a-121">Unlimited</span></span>       | <span data-ttu-id="d571a-122">4</span><span class="sxs-lookup"><span data-stu-id="d571a-122">4</span></span>         | <span data-ttu-id="d571a-123">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-123">No</span></span>      | <span data-ttu-id="d571a-124">Voir la remarque 1</span><span class="sxs-lookup"><span data-stu-id="d571a-124">See note 1</span></span>   | <span data-ttu-id="d571a-125">Oui</span><span class="sxs-lookup"><span data-stu-id="d571a-125">Yes</span></span>          |
| <span data-ttu-id="d571a-126">r\#</span><span class="sxs-lookup"><span data-stu-id="d571a-126">r\#</span></span>      | [<span data-ttu-id="d571a-127">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="d571a-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="d571a-128">12</span><span class="sxs-lookup"><span data-stu-id="d571a-128">12</span></span>         | <span data-ttu-id="d571a-129">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="d571a-129">R/W</span></span> | <span data-ttu-id="d571a-130">3</span><span class="sxs-lookup"><span data-stu-id="d571a-130">3</span></span>             | <span data-ttu-id="d571a-131">Illimité</span><span class="sxs-lookup"><span data-stu-id="d571a-131">Unlimited</span></span>       | <span data-ttu-id="d571a-132">4</span><span class="sxs-lookup"><span data-stu-id="d571a-132">4</span></span>         | <span data-ttu-id="d571a-133">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-133">No</span></span>      | <span data-ttu-id="d571a-134">None</span><span class="sxs-lookup"><span data-stu-id="d571a-134">None</span></span>         | <span data-ttu-id="d571a-135">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-135">No</span></span>           |
| <span data-ttu-id="d571a-136">c\#</span><span class="sxs-lookup"><span data-stu-id="d571a-136">c\#</span></span>      | [<span data-ttu-id="d571a-137">Registre à virgule flottante constante</span><span class="sxs-lookup"><span data-stu-id="d571a-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="d571a-138">Voir la remarque 2</span><span class="sxs-lookup"><span data-stu-id="d571a-138">See note 2</span></span> | <span data-ttu-id="d571a-139">R</span><span class="sxs-lookup"><span data-stu-id="d571a-139">R</span></span>   | <span data-ttu-id="d571a-140">1</span><span class="sxs-lookup"><span data-stu-id="d571a-140">1</span></span>             | <span data-ttu-id="d571a-141">2</span><span class="sxs-lookup"><span data-stu-id="d571a-141">2</span></span>               | <span data-ttu-id="d571a-142">4</span><span class="sxs-lookup"><span data-stu-id="d571a-142">4</span></span>         | <span data-ttu-id="d571a-143">a0/aL</span><span class="sxs-lookup"><span data-stu-id="d571a-143">a0 / aL</span></span> | <span data-ttu-id="d571a-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="d571a-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="d571a-145">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-145">No</span></span>           |
| <span data-ttu-id="d571a-146">a0</span><span class="sxs-lookup"><span data-stu-id="d571a-146">a0</span></span>       | [<span data-ttu-id="d571a-147">Registre d’adresses</span><span class="sxs-lookup"><span data-stu-id="d571a-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="d571a-148">1</span><span class="sxs-lookup"><span data-stu-id="d571a-148">1</span></span>          | <span data-ttu-id="d571a-149">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="d571a-149">R/W</span></span> | <span data-ttu-id="d571a-150">1</span><span class="sxs-lookup"><span data-stu-id="d571a-150">1</span></span>             | <span data-ttu-id="d571a-151">2</span><span class="sxs-lookup"><span data-stu-id="d571a-151">2</span></span>               | <span data-ttu-id="d571a-152">4</span><span class="sxs-lookup"><span data-stu-id="d571a-152">4</span></span>         | <span data-ttu-id="d571a-153">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-153">No</span></span>      | <span data-ttu-id="d571a-154">None</span><span class="sxs-lookup"><span data-stu-id="d571a-154">None</span></span>         | <span data-ttu-id="d571a-155">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-155">No</span></span>           |
| <span data-ttu-id="d571a-156">p\#</span><span class="sxs-lookup"><span data-stu-id="d571a-156">b\#</span></span>      | [<span data-ttu-id="d571a-157">Registre booléen constant</span><span class="sxs-lookup"><span data-stu-id="d571a-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="d571a-158">16</span><span class="sxs-lookup"><span data-stu-id="d571a-158">16</span></span>         | <span data-ttu-id="d571a-159">R</span><span class="sxs-lookup"><span data-stu-id="d571a-159">R</span></span>   | <span data-ttu-id="d571a-160">1</span><span class="sxs-lookup"><span data-stu-id="d571a-160">1</span></span>             | <span data-ttu-id="d571a-161">1</span><span class="sxs-lookup"><span data-stu-id="d571a-161">1</span></span>               | <span data-ttu-id="d571a-162">1</span><span class="sxs-lookup"><span data-stu-id="d571a-162">1</span></span>         | <span data-ttu-id="d571a-163">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-163">No</span></span>      | <span data-ttu-id="d571a-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="d571a-164">FALSE</span></span>        | <span data-ttu-id="d571a-165">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-165">No</span></span>           |
| <span data-ttu-id="d571a-166">cliqu\#</span><span class="sxs-lookup"><span data-stu-id="d571a-166">i\#</span></span>      | [<span data-ttu-id="d571a-167">Registre d’entiers constant</span><span class="sxs-lookup"><span data-stu-id="d571a-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="d571a-168">16</span><span class="sxs-lookup"><span data-stu-id="d571a-168">16</span></span>         | <span data-ttu-id="d571a-169">R</span><span class="sxs-lookup"><span data-stu-id="d571a-169">R</span></span>   | <span data-ttu-id="d571a-170">1</span><span class="sxs-lookup"><span data-stu-id="d571a-170">1</span></span>             | <span data-ttu-id="d571a-171">1</span><span class="sxs-lookup"><span data-stu-id="d571a-171">1</span></span>               | <span data-ttu-id="d571a-172">4</span><span class="sxs-lookup"><span data-stu-id="d571a-172">4</span></span>         | <span data-ttu-id="d571a-173">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-173">No</span></span>      | <span data-ttu-id="d571a-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="d571a-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="d571a-175">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-175">No</span></span>           |
| <span data-ttu-id="d571a-176">&</span><span class="sxs-lookup"><span data-stu-id="d571a-176">aL</span></span>       | [<span data-ttu-id="d571a-177">Registre de compteur de boucle</span><span class="sxs-lookup"><span data-stu-id="d571a-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="d571a-178">1</span><span class="sxs-lookup"><span data-stu-id="d571a-178">1</span></span>          | <span data-ttu-id="d571a-179">R</span><span class="sxs-lookup"><span data-stu-id="d571a-179">R</span></span>   | <span data-ttu-id="d571a-180">1</span><span class="sxs-lookup"><span data-stu-id="d571a-180">1</span></span>             | <span data-ttu-id="d571a-181">2</span><span class="sxs-lookup"><span data-stu-id="d571a-181">2</span></span>               | <span data-ttu-id="d571a-182">1</span><span class="sxs-lookup"><span data-stu-id="d571a-182">1</span></span>         | <span data-ttu-id="d571a-183">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-183">No</span></span>      | <span data-ttu-id="d571a-184">None</span><span class="sxs-lookup"><span data-stu-id="d571a-184">None</span></span>         | <span data-ttu-id="d571a-185">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-185">No</span></span>           |



 

<span data-ttu-id="d571a-186">Remarques :</span><span class="sxs-lookup"><span data-stu-id="d571a-186">Notes:</span></span>

1.  <span data-ttu-id="d571a-187">Partial (0, 0, 0, 1) : si seul un sous-ensemble de canaux est mis à jour, les autres canaux ont par défaut la valeur (0, 0, 0, 1).</span><span class="sxs-lookup"><span data-stu-id="d571a-187">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="d571a-188">Égal à D3DCAPS9. MaxVertexShaderConst (au moins 256 pour vs \_ 2 \_ 0).</span><span class="sxs-lookup"><span data-stu-id="d571a-188">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_0).</span></span>

## <a name="output-registers"></a><span data-ttu-id="d571a-189">Registres de sortie</span><span class="sxs-lookup"><span data-stu-id="d571a-189">Output Registers</span></span>



| <span data-ttu-id="d571a-190">S’inscrire</span><span class="sxs-lookup"><span data-stu-id="d571a-190">Register</span></span> | <span data-ttu-id="d571a-191">Nom</span><span class="sxs-lookup"><span data-stu-id="d571a-191">Name</span></span>                                                                                          | <span data-ttu-id="d571a-192">Count</span><span class="sxs-lookup"><span data-stu-id="d571a-192">Count</span></span> | <span data-ttu-id="d571a-193">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="d571a-193">R/W</span></span> | <span data-ttu-id="d571a-194">Dimension</span><span class="sxs-lookup"><span data-stu-id="d571a-194">Dimension</span></span> | <span data-ttu-id="d571a-195">RelAddr</span><span class="sxs-lookup"><span data-stu-id="d571a-195">RelAddr</span></span> | <span data-ttu-id="d571a-196">Valeurs par défaut</span><span class="sxs-lookup"><span data-stu-id="d571a-196">Defaults</span></span> | <span data-ttu-id="d571a-197">DCL obligatoire</span><span class="sxs-lookup"><span data-stu-id="d571a-197">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="d571a-198">oPos</span><span class="sxs-lookup"><span data-stu-id="d571a-198">oPos</span></span>     | [<span data-ttu-id="d571a-199">Registre de position</span><span class="sxs-lookup"><span data-stu-id="d571a-199">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="d571a-200">1</span><span class="sxs-lookup"><span data-stu-id="d571a-200">1</span></span>     | <span data-ttu-id="d571a-201">W</span><span class="sxs-lookup"><span data-stu-id="d571a-201">W</span></span>   | <span data-ttu-id="d571a-202">4</span><span class="sxs-lookup"><span data-stu-id="d571a-202">4</span></span>         | <span data-ttu-id="d571a-203">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-203">No</span></span>      | <span data-ttu-id="d571a-204">None</span><span class="sxs-lookup"><span data-stu-id="d571a-204">None</span></span>     | <span data-ttu-id="d571a-205">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-205">No</span></span>           |
| <span data-ttu-id="d571a-206">oFog</span><span class="sxs-lookup"><span data-stu-id="d571a-206">oFog</span></span>     | [<span data-ttu-id="d571a-207">Registre de brouillard</span><span class="sxs-lookup"><span data-stu-id="d571a-207">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="d571a-208">1</span><span class="sxs-lookup"><span data-stu-id="d571a-208">1</span></span>     | <span data-ttu-id="d571a-209">W</span><span class="sxs-lookup"><span data-stu-id="d571a-209">W</span></span>   | <span data-ttu-id="d571a-210">1</span><span class="sxs-lookup"><span data-stu-id="d571a-210">1</span></span>         | <span data-ttu-id="d571a-211">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-211">No</span></span>      | <span data-ttu-id="d571a-212">None</span><span class="sxs-lookup"><span data-stu-id="d571a-212">None</span></span>     | <span data-ttu-id="d571a-213">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-213">No</span></span>           |
| <span data-ttu-id="d571a-214">Décide</span><span class="sxs-lookup"><span data-stu-id="d571a-214">oPts</span></span>     | [<span data-ttu-id="d571a-215">Registre de la taille du point</span><span class="sxs-lookup"><span data-stu-id="d571a-215">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="d571a-216">1</span><span class="sxs-lookup"><span data-stu-id="d571a-216">1</span></span>     | <span data-ttu-id="d571a-217">W</span><span class="sxs-lookup"><span data-stu-id="d571a-217">W</span></span>   | <span data-ttu-id="d571a-218">1</span><span class="sxs-lookup"><span data-stu-id="d571a-218">1</span></span>         | <span data-ttu-id="d571a-219">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-219">No</span></span>      | <span data-ttu-id="d571a-220">None</span><span class="sxs-lookup"><span data-stu-id="d571a-220">None</span></span>     | <span data-ttu-id="d571a-221">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-221">No</span></span>           |
| <span data-ttu-id="d571a-222">Diamètre\#</span><span class="sxs-lookup"><span data-stu-id="d571a-222">oD\#</span></span>     | <span data-ttu-id="d571a-223">[Registre des couleurs](dx9-graphics-reference-asm-vs-registers-color.md); Voir la remarque 1</span><span class="sxs-lookup"><span data-stu-id="d571a-223">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="d571a-224">2</span><span class="sxs-lookup"><span data-stu-id="d571a-224">2</span></span>     | <span data-ttu-id="d571a-225">W</span><span class="sxs-lookup"><span data-stu-id="d571a-225">W</span></span>   | <span data-ttu-id="d571a-226">4</span><span class="sxs-lookup"><span data-stu-id="d571a-226">4</span></span>         | <span data-ttu-id="d571a-227">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-227">No</span></span>      | <span data-ttu-id="d571a-228">None</span><span class="sxs-lookup"><span data-stu-id="d571a-228">None</span></span>     | <span data-ttu-id="d571a-229">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-229">No</span></span>           |
| <span data-ttu-id="d571a-230">oT\#</span><span class="sxs-lookup"><span data-stu-id="d571a-230">oT\#</span></span>     | [<span data-ttu-id="d571a-231">Registre de coordonnées de texture</span><span class="sxs-lookup"><span data-stu-id="d571a-231">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="d571a-232">8</span><span class="sxs-lookup"><span data-stu-id="d571a-232">8</span></span>     | <span data-ttu-id="d571a-233">W</span><span class="sxs-lookup"><span data-stu-id="d571a-233">W</span></span>   | <span data-ttu-id="d571a-234">4</span><span class="sxs-lookup"><span data-stu-id="d571a-234">4</span></span>         | <span data-ttu-id="d571a-235">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-235">No</span></span>      | <span data-ttu-id="d571a-236">None</span><span class="sxs-lookup"><span data-stu-id="d571a-236">None</span></span>     | <span data-ttu-id="d571a-237">Non</span><span class="sxs-lookup"><span data-stu-id="d571a-237">No</span></span>           |



 

<span data-ttu-id="d571a-238">Remarques :</span><span class="sxs-lookup"><span data-stu-id="d571a-238">Notes:</span></span>

-   <span data-ttu-id="d571a-239">oD0 est la sortie de couleur diffuse ; oD1 est la sortie de couleur spéculaire.</span><span class="sxs-lookup"><span data-stu-id="d571a-239">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="d571a-240">Rubriques connexes</span><span class="sxs-lookup"><span data-stu-id="d571a-240">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="d571a-241">Registres de nuanceur vertex</span><span class="sxs-lookup"><span data-stu-id="d571a-241">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




