mv64x60_cached_gpp_mask	,	V_12
irq_set_chip_and_handler	,	F_16
MV64x60_LEVEL1_MASK	,	V_22
irq_linear_revmap	,	F_26
MV64X60_IC_CPU0_INTR_MASK_HI	,	V_11
virq	,	V_18
hwirq	,	V_19
reg	,	V_31
u32	,	T_4
MV64X60_IC_MAIN_CAUSE_HI	,	V_36
irq_domain	,	V_16
mv64x60_init_irq	,	F_17
MV64X60_IC_MAIN_CAUSE_LO	,	V_35
MV64X60_SELECT_CAUSE_HIGH	,	V_39
MV64x60_NUM_IRQS	,	V_33
mv64x60_gpp_reg_base	,	V_13
"reg"	,	L_2
irq_domain_add_linear	,	F_23
mv64x60_mask_low	,	F_1
ioremap	,	F_21
MV64x60_GPP_INTR_MASK	,	V_14
spin_unlock_irqrestore	,	F_5
size	,	V_30
spin_lock_irqsave	,	F_3
mv64x60_host_map	,	F_13
paddr	,	V_29
MV64x60_LEVEL1_GPP	,	V_24
level1	,	V_20
MV64X60_IC_CPU0_INTR_MASK_LO	,	V_9
irq_data	,	V_1
level2	,	V_3
mv64x60_cached_low_mask	,	V_7
MV64x60_GPP_INTR_CAUSE	,	V_15
MV64X60_IC_CPU0_SELECT_CAUSE	,	V_38
mv64x60_chips	,	V_25
mv64x60_irq_host	,	V_32
np	,	V_28
mv64x60_host_ops	,	V_34
mv64x60_unmask_low	,	F_7
irq_set_status_flags	,	F_14
IRQ_LEVEL	,	V_21
BUG_ON	,	F_15
mv64x60_irq_reg_base	,	V_8
MV64x60_LEVEL1_LOW	,	V_42
mv64x60_cached_high_mask	,	V_10
flags	,	V_5
of_get_property	,	F_19
cause	,	V_37
MV64x60_LEVEL1_HIGH	,	V_40
handle_level_irq	,	V_26
device_node	,	V_27
mv64x60_mask_high	,	F_8
out_le32	,	F_4
irq_hw_number_t	,	T_1
irqd_to_hwirq	,	F_2
mv64x60_mask_gpp	,	F_10
of_find_compatible_node	,	F_18
MV64X60_HIGH_GPP_GROUPS	,	V_41
mv64x60_lock	,	V_6
mv64x60_unmask_high	,	F_9
in_le32	,	F_6
d	,	V_2
MV64x60_LEVEL1_OFFSET	,	V_23
h	,	V_17
MV64x60_LEVEL2_MASK	,	V_4
of_translate_address	,	F_20
mv64x60_unmask_gpp	,	F_12
mv64x60_get_irq	,	F_24
__ilog2	,	F_25
"marvell,mv64360-gpp"	,	L_1
"marvell,mv64360-pic"	,	L_3
mv64x60_mask_ack_gpp	,	F_11
__init	,	T_2
phys_addr_t	,	T_3
of_node_put	,	F_22
