Output: Mixed Sim
Type  : AdvSimNetlist
From  : Project [Zilents_TKL.PrjPCB]
   Generated File[Zilents_TKL.nsx]


Files Generated   : 1
Documents Printed : 0

Finished Output Generation At 4:13:47 PM On 6/28/2019
