
24. Printing statistics.

=== rr_6x6_28 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          4
     customAdder6_0                  1
     customAdder9_2                  1

   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \customAdder9_2 is unknown!

=== rr_5x5_21 ===

   Number of wires:                 16
   Number of wire bits:             77
   Number of public wires:          16
   Number of public wire bits:      77
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_3                          1
     NR_3_2                          1
     NR_3_3                          1
     customAdder5_0                  1
     customAdder7_1                  1

   Area for cell type \NR_2_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_3_2 is unknown!
   Area for cell type \customAdder7_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!

=== rr_4x4_16 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder6_1 is unknown!

=== rr_5x5_12 ===

   Number of wires:                 16
   Number of wire bits:             71
   Number of public wires:          16
   Number of public wire bits:      71
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     customAdder4_0                  1
     customAdder5_0                  1
     rr_4x4_16                       1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \rr_4x4_16 is unknown!

=== rr_4x4_7 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder6_1 is unknown!

=== rr_5x5_3 ===

   Number of wires:                 16
   Number of wire bits:             71
   Number of public wires:          16
   Number of public wire bits:      71
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     customAdder4_0                  1
     customAdder5_0                  1
     rr_4x4_7                        1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \rr_4x4_7 is unknown!

=== rr_10x10_1 ===

   Number of wires:                 16
   Number of wire bits:            152
   Number of public wires:          16
   Number of public wire bits:     152
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_5_5                          1
     customAdder10_0                 1
     customAdder15_4                 1
     rr_5x5_12                       1
     rr_5x5_21                       1
     rr_5x5_3                        1

   Area for cell type \NR_5_5 is unknown!
   Area for cell type \customAdder15_4 is unknown!
   Area for cell type \customAdder10_0 is unknown!
   Area for cell type \rr_5x5_3 is unknown!
   Area for cell type \rr_5x5_12 is unknown!
   Area for cell type \rr_5x5_21 is unknown!

=== multiplier16bit_9 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_6                         1
     NR_6_10                         1
     customAdder16_0                 1
     customAdder26_9                 1
     rr_10x10_1                      1
     rr_6x6_28                       1

   Area for cell type \NR_10_6 is unknown!
   Area for cell type \NR_6_10 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder26_9 is unknown!
   Area for cell type \rr_10x10_1 is unknown!
   Area for cell type \rr_6x6_28 is unknown!

=== unsignedBrentKungAdder26bit ===

   Number of wires:                143
   Number of wire bits:            219
   Number of public wires:         143
   Number of public wire bits:     219
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     BitwisePG                      26
     BlackCell                      19
     GrayCell                       25
     XorGate                        25

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder26_9 ===

   Number of wires:                  4
   Number of wire bits:             71
   Number of public wires:           4
   Number of public wire bits:      71
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder26bit      1

   Area for cell type \unsignedBrentKungAdder26bit is unknown!

   Chip area for module '\customAdder26_9': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder10_0 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder9_2 ===

   Number of wires:                  4
   Number of wire bits:             27
   Number of public wires:           4
   Number of public wire bits:      27
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

   Chip area for module '\customAdder9_2': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder15_4 ===

   Number of wires:                  4
   Number of wire bits:             43
   Number of public wires:           4
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder15bit      1

   Area for cell type \unsignedBrentKungAdder15bit is unknown!

   Chip area for module '\customAdder15_4': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder7_1 ===

   Number of wires:                  4
   Number of wire bits:             22
   Number of public wires:           4
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

   Chip area for module '\customAdder7_1': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder15bit ===

   Number of wires:                 77
   Number of wire bits:            120
   Number of public wires:          77
   Number of public wire bits:     120
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     BitwisePG                      15
     BlackCell                       8
     GrayCell                       14
     XorGate                        14

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_10 ===

   Number of wires:                135
   Number of wire bits:            164
   Number of public wires:         135
   Number of public wire bits:     164
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     AndGate                        60
     FullAdder                      31
     HalfAdder                       5
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== NR_4_1 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_4_1': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_10_6 ===

   Number of wires:                135
   Number of wire bits:            164
   Number of public wires:         135
   Number of public wire bits:     164
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     AndGate                        60
     FullAdder                      31
     HalfAdder                       5
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_3 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_5_5 ===

   Number of wires:                 52
   Number of wire bits:             69
   Number of public wires:          52
   Number of public wire bits:      69
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     AndGate                        25
     FullAdder                       8
     HalfAdder                       4
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_2 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== customAdder6_1 ===

   Number of wires:                  4
   Number of wire bits:             19
   Number of public wires:           4
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

   Chip area for module '\customAdder6_1': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_4 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_1_4': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_9                 1
     NR_10_6                         1
       AndGate                      60
       FullAdder                    31
       HalfAdder                     5
       unsignedBrentKungAdder14bit      1
         BitwisePG                  14
         BlackCell                   8
         GrayCell                   13
         XorGate                    13
     NR_6_10                         1
       AndGate                      60
       FullAdder                    31
       HalfAdder                     5
       unsignedBrentKungAdder14bit      1
         BitwisePG                  14
         BlackCell                   8
         GrayCell                   13
         XorGate                    13
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder26_9                 1
       unsignedBrentKungAdder26bit      1
         BitwisePG                  26
         BlackCell                  19
         GrayCell                   25
         XorGate                    25
     rr_10x10_1                      1
       NR_5_5                        1
         AndGate                    25
         FullAdder                   8
         HalfAdder                   4
         unsignedBrentKungAdder8bit      1
           BitwisePG                 8
           BlackCell                 4
           GrayCell                  7
           XorGate                   7
       customAdder10_0               1
         unsignedBrentKungAdder10bit      1
           BitwisePG                10
           BlackCell                 5
           GrayCell                  9
           XorGate                   9
       customAdder15_4               1
         unsignedBrentKungAdder15bit      1
           BitwisePG                15
           BlackCell                 8
           GrayCell                 14
           XorGate                  14
       rr_5x5_12                     1
         NR_1_1                      1
         NR_1_4                      1
         NR_4_1                      1
         customAdder4_0              1
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         rr_4x4_16                   1
           NR_2_2                    4
             AndGate                 4
             unsignedBrentKungAdder1bit      1
           customAdder4_0            1
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder6_1            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5
       rr_5x5_21                     1
         NR_2_2                      1
           AndGate                   4
           unsignedBrentKungAdder1bit      1
         NR_2_3                      1
           AndGate                   6
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         NR_3_2                      1
           AndGate                   6
           unsignedBrentKungAdder2bit      1
             BitwisePG               2
             GrayCell                1
             XorGate                 1
         NR_3_3                      1
           AndGate                   9
           HalfAdder                 2
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         customAdder7_1              1
           unsignedBrentKungAdder7bit      1
             BitwisePG               7
             BlackCell               2
             GrayCell                6
             XorGate                 6
       rr_5x5_3                      1
         NR_1_1                      1
         NR_1_4                      1
         NR_4_1                      1
         customAdder4_0              1
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         rr_4x4_7                    1
           NR_2_2                    4
             AndGate                 4
             unsignedBrentKungAdder1bit      1
           customAdder4_0            1
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder6_1            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5
     rr_6x6_28                       1
       NR_3_3                        4
         AndGate                     9
         HalfAdder                   2
         unsignedBrentKungAdder4bit      1
           BitwisePG                 4
           BlackCell                 1
           GrayCell                  3
           XorGate                   3
       customAdder6_0                1
         unsignedBrentKungAdder6bit      1
           BitwisePG                 6
           BlackCell                 2
           GrayCell                  5
           XorGate                   5
       customAdder9_2                1
         unsignedBrentKungAdder9bit      1
           BitwisePG                 9
           BlackCell                 4
           GrayCell                  8
           XorGate                   8

   Number of wires:               5596
   Number of wire bits:           7379
   Number of public wires:        5596
   Number of public wire bits:    7379
   Number of ports:               4030
   Number of port bits:           5308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1498
     AND2x2_ASAP7_75t_R            568
     AO21x1_ASAP7_75t_R            253
     MAJx2_ASAP7_75t_R              70
     NAND3xp33_ASAP7_75t_R          70
     NOR3xp33_ASAP7_75t_R           70
     OAI21xp33_ASAP7_75t_R          70
     TIELOx1_ASAP7_75t_R             6
     XOR2xp5_ASAP7_75t_R           391

   Chip area for top module '\multiplier16bit_9': 147.884940
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.26e-04   1.40e-04   1.27e-07   2.66e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e-04   1.40e-04   1.27e-07   2.66e-04 100.0%
                          47.3%      52.7%       0.0%
Startpoint: A[6] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.53   33.53 ^ A[6] (in)
  35.23   68.76 ^ M1/M3/M4/M3/uut2/_0_/Y (AND2x2_ASAP7_75t_R)
  30.21   98.97 ^ M1/M3/M4/M3/uut4/_1_/Y (XOR2xp5_ASAP7_75t_R)
  36.19  135.16 ^ M1/M3/M4/adder1/adder_module/uut1/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.83  165.99 ^ M1/M3/M4/adder1/adder_module/uut4/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.69  187.68 ^ M1/M3/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.26  217.94 ^ M1/M3/M4/adder1/adder_module/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.16  258.10 ^ M1/M3/M4/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  283.69 ^ M1/M3/M4/adder2/adder_module/uut7/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.14  307.84 ^ M1/M3/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.07  340.90 ^ M1/M3/M4/adder2/adder_module/uut16/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.45  380.35 ^ M1/M3/adder2/adder_module/uut2/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.37  407.72 ^ M1/M3/adder2/adder_module/uut8/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.27  438.00 ^ M1/M3/adder2/adder_module/uut12/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.30  478.29 ^ M1/adder1/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.84  505.13 ^ M1/adder1/adder_module/uut13/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.97  524.11 ^ M1/adder1/adder_module/uut16/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.79  547.90 ^ M1/adder1/adder_module/uut17/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.63  569.53 ^ M1/adder1/adder_module/uut23/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.27  599.80 ^ M1/adder1/adder_module/uut32/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.18  639.98 ^ M1/adder2/adder_module/uut9/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.94  666.92 ^ M1/adder2/adder_module/uut19/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  689.38 ^ M1/adder2/adder_module/uut28/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  710.18 ^ M1/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  740.79 ^ M1/adder2/adder_module/uut47/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.32  780.11 ^ adder2/adder_module/uut22/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.97  809.08 ^ adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  829.24 ^ adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  847.96 ^ adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78  871.74 ^ adder2/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.65  893.39 ^ adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31  931.71 ^ adder2/adder_module/uut94/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  931.71 ^ P[31] (out)
         931.71   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -931.71   data arrival time
---------------------------------------------------------
        9068.29   slack (MET)


