vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:39:38 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v(19): (vlog-13114) Timing control in function is illegal.
# End time: 02:39:38 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:39:38 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:39:38 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_test
# vsim work.counter_test 
# Start time: 02:40:43 on Dec 24,2020
# Loading work.counter_test
# Loading work.counter
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counter_test
# 1
# Break in Module counter_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
quit -sim
# End time: 02:41:06 on Dec 24,2020, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:41:32 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# ** Error: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v(19): (vlog-13114) Timing control in function is illegal.
# End time: 02:41:32 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:41:32 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:41:32 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:42:17 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# 
# Top level modules:
# 	counterfunc
# End time: 02:42:17 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:42:17 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:42:17 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_test
# vsim work.counter_test 
# Start time: 02:42:39 on Dec 24,2020
# Loading work.counter_test
# Loading work.counter
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counter_test
# 1
# Break in Module counter_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:44:01 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# 
# Top level modules:
# 	counterfunc
# End time: 02:44:01 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:44:01 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counter_test
# 
# Top level modules:
# 	counter_test
# End time: 02:44:01 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 02:44:07 on Dec 24,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:45:11 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v 
# -- Compiling module counterfunc
# 
# Top level modules:
# 	counterfunc
# End time: 02:45:11 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:45:11 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v 
# -- Compiling module counterfunc_test
# 
# Top level modules:
# 	counterfunc_test
# End time: 02:45:11 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterfunc_test
# vsim work.counterfunc_test 
# Start time: 02:45:15 on Dec 24,2020
# Loading work.counterfunc_test
# Loading work.counterfunc
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counterfunc_test
# 1
# Break in Module counterfunc_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
quit -sim
# End time: 02:46:18 on Dec 24,2020, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
vsim work.counterfunc_test
# vsim work.counterfunc_test 
# Start time: 02:46:20 on Dec 24,2020
# Loading work.counterfunc_test
# Loading work.counterfunc
run -all
# At time 20 rst=0 load=1 enab=1 cnt_in=10101 cnt_out=10101
# At time 30 rst=0 load=1 enab=1 cnt_in=01010 cnt_out=01010
# At time 40 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 50 rst=1 load=1 enab=1 cnt_in=11111 cnt_out=00000
# At time 60 rst=0 load=1 enab=1 cnt_in=11111 cnt_out=11111
# At time 70 rst=0 load=0 enab=1 cnt_in=11111 cnt_out=00000
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v(51)
#    Time: 70 ps  Iteration: 1  Instance: /counterfunc_test
# 1
# Break in Module counterfunc_test at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v line 51
quit -sim
# End time: 02:50:36 on Dec 24,2020, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:50:51 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 02:50:51 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 02:50:51 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v 
# -- Compiling module memory_test
# 
# Top level modules:
# 	memory_test
# End time: 02:50:51 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 02:50:56 on Dec 24,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# Reading ascending data from descending addresses
# At time 370 addr=11111 data=00000000
# At time 380 addr=11110 data=00000001
# At time 390 addr=11101 data=00000010
# At time 400 addr=11100 data=00000011
# At time 410 addr=11011 data=00000100
# At time 420 addr=11010 data=00000101
# At time 430 addr=11001 data=00000110
# At time 440 addr=11000 data=00000111
# At time 450 addr=10111 data=00001000
# At time 460 addr=10110 data=00001001
# At time 470 addr=10101 data=00001010
# At time 480 addr=10100 data=00001011
# At time 490 addr=10011 data=00001100
# At time 500 addr=10010 data=00001101
# At time 510 addr=10001 data=00001110
# At time 520 addr=10000 data=00001111
# At time 530 addr=01111 data=00010000
# At time 540 addr=01110 data=00010001
# At time 550 addr=01101 data=00010010
# At time 560 addr=01100 data=00010011
# At time 570 addr=01011 data=00010100
# At time 580 addr=01010 data=00010101
# At time 590 addr=01001 data=00010110
# At time 600 addr=01000 data=00010111
# At time 610 addr=00111 data=00011000
# At time 620 addr=00110 data=00011001
# At time 630 addr=00101 data=00011010
# At time 640 addr=00100 data=00011011
# At time 650 addr=00011 data=00011100
# At time 660 addr=00010 data=00011101
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 02:51:12 on Dec 24,2020, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:03:26 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:03:26 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:03:26 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:03:26 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:03:38 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
# ** Error: (vsim-3043) Unresolved reference to 'memory_test'.
#    Time: 0 ps  Iteration: 0  Instance: /memorytask_test File: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v Line: 50
# Error loading design
# End time: 03:03:38 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:03:58 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
# ** Error: (vsim-3043) Unresolved reference to 'memory_test'.
#    Time: 0 ps  Iteration: 0  Instance: /memorytask_test File: /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v Line: 50
# Error loading design
# End time: 03:03:58 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:05:16 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:05:16 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:05:16 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:05:16 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:05:20 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
#  0ns addr=11111, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11110, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11101, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11100, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11011, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11010, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11001, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=11000, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10111, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10110, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10101, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10100, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10011, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10010, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10001, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=10000, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01111, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01110, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01101, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01100, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01011, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01010, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01001, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=01000, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00111, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00110, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00101, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00100, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00011, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00010, exp_data= xxxxxxxx, data=xxxxxxxx
#  0ns addr=00001, exp_data= xxxxxxxx, data=xxxxxxxx
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(93)
#    Time: 10 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 93
quit -sim
# End time: 03:06:44 on Dec 24,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:06:48 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:06:48 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:06:48 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# ** Error: (vlog-13069) /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(70): near "negedge": syntax error, unexpected negedge.
# End time: 03:06:48 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:07:15 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:07:15 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:07:18 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
#  0ns addr=11111, exp_data= 00000000, data=00000000
#  0ns addr=11110, exp_data= 00000001, data=00000001
#  0ns addr=11101, exp_data= 00000010, data=00000010
#  0ns addr=11100, exp_data= 00000011, data=00000011
#  0ns addr=11011, exp_data= 00000100, data=00000100
#  0ns addr=11010, exp_data= 00000101, data=00000101
#  0ns addr=11001, exp_data= 00000110, data=00000110
#  0ns addr=11000, exp_data= 00000111, data=00000111
#  0ns addr=10111, exp_data= 00001000, data=00001000
#  0ns addr=10110, exp_data= 00001001, data=00001001
#  0ns addr=10101, exp_data= 00001010, data=00001010
#  0ns addr=10100, exp_data= 00001011, data=00001011
#  0ns addr=10011, exp_data= 00001100, data=00001100
#  0ns addr=10010, exp_data= 00001101, data=00001101
#  0ns addr=10001, exp_data= 00001110, data=00001110
#  0ns addr=10000, exp_data= 00001111, data=00001111
#  0ns addr=01111, exp_data= 00010000, data=00010000
#  0ns addr=01110, exp_data= 00010001, data=00010001
#  1ns addr=01101, exp_data= 00010010, data=00010010
#  1ns addr=01100, exp_data= 00010011, data=00010011
#  1ns addr=01011, exp_data= 00010100, data=00010100
#  1ns addr=01010, exp_data= 00010101, data=00010101
#  1ns addr=01001, exp_data= 00010110, data=00010110
#  1ns addr=01000, exp_data= 00010111, data=00010111
#  1ns addr=00111, exp_data= 00011000, data=00011000
#  1ns addr=00110, exp_data= 00011001, data=00011001
#  1ns addr=00101, exp_data= 00011010, data=00011010
#  1ns addr=00100, exp_data= 00011011, data=00011011
#  1ns addr=00011, exp_data= 00011100, data=00011100
#  1ns addr=00010, exp_data= 00011101, data=00011101
#  1ns addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
quit -sim
# End time: 03:08:35 on Dec 24,2020, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:08:40 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:08:40 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:08:40 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:08:40 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:08:43 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
#  0ns addr=11111, exp_data= 00000000, data=00000000
#  0ns addr=11110, exp_data= 00000001, data=00000001
#  0ns addr=11101, exp_data= 00000010, data=00000010
#  0ns addr=11100, exp_data= 00000011, data=00000011
#  0ns addr=11011, exp_data= 00000100, data=00000100
#  0ns addr=11010, exp_data= 00000101, data=00000101
#  0ns addr=11001, exp_data= 00000110, data=00000110
#  0ns addr=11000, exp_data= 00000111, data=00000111
#  0ns addr=10111, exp_data= 00001000, data=00001000
#  0ns addr=10110, exp_data= 00001001, data=00001001
#  0ns addr=10101, exp_data= 00001010, data=00001010
#  0ns addr=10100, exp_data= 00001011, data=00001011
#  0ns addr=10011, exp_data= 00001100, data=00001100
#  0ns addr=10010, exp_data= 00001101, data=00001101
#  0ns addr=10001, exp_data= 00001110, data=00001110
#  0ns addr=10000, exp_data= 00001111, data=00001111
#  0ns addr=01111, exp_data= 00010000, data=00010000
#  0ns addr=01110, exp_data= 00010001, data=00010001
#  1ns addr=01101, exp_data= 00010010, data=00010010
#  1ns addr=01100, exp_data= 00010011, data=00010011
#  1ns addr=01011, exp_data= 00010100, data=00010100
#  1ns addr=01010, exp_data= 00010101, data=00010101
#  1ns addr=01001, exp_data= 00010110, data=00010110
#  1ns addr=01000, exp_data= 00010111, data=00010111
#  1ns addr=00111, exp_data= 00011000, data=00011000
#  1ns addr=00110, exp_data= 00011001, data=00011001
#  1ns addr=00101, exp_data= 00011010, data=00011010
#  1ns addr=00100, exp_data= 00011011, data=00011011
#  1ns addr=00011, exp_data= 00011100, data=00011100
#  1ns addr=00010, exp_data= 00011101, data=00011101
#  1ns addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
quit -sim
# End time: 03:09:19 on Dec 24,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:09:23 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:09:23 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:09:26 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
#  0ns addr=11111, exp_data= 00000000, data=00000000
#  0ns addr=11110, exp_data= 00000001, data=00000001
#  0ns addr=11101, exp_data= 00000010, data=00000010
#  0ns addr=11100, exp_data= 00000011, data=00000011
#  0ns addr=11011, exp_data= 00000100, data=00000100
#  0ns addr=11010, exp_data= 00000101, data=00000101
#  0ns addr=11001, exp_data= 00000110, data=00000110
#  0ns addr=11000, exp_data= 00000111, data=00000111
#  0ns addr=10111, exp_data= 00001000, data=00001000
#  0ns addr=10110, exp_data= 00001001, data=00001001
#  0ns addr=10101, exp_data= 00001010, data=00001010
#  0ns addr=10100, exp_data= 00001011, data=00001011
#  0ns addr=10011, exp_data= 00001100, data=00001100
#  0ns addr=10010, exp_data= 00001101, data=00001101
#  0ns addr=10001, exp_data= 00001110, data=00001110
#  0ns addr=10000, exp_data= 00001111, data=00001111
#  0ns addr=01111, exp_data= 00010000, data=00010000
#  0ns addr=01110, exp_data= 00010001, data=00010001
#  1ns addr=01101, exp_data= 00010010, data=00010010
#  1ns addr=01100, exp_data= 00010011, data=00010011
#  1ns addr=01011, exp_data= 00010100, data=00010100
#  1ns addr=01010, exp_data= 00010101, data=00010101
#  1ns addr=01001, exp_data= 00010110, data=00010110
#  1ns addr=01000, exp_data= 00010111, data=00010111
#  1ns addr=00111, exp_data= 00011000, data=00011000
#  1ns addr=00110, exp_data= 00011001, data=00011001
#  1ns addr=00101, exp_data= 00011010, data=00011010
#  1ns addr=00100, exp_data= 00011011, data=00011011
#  1ns addr=00011, exp_data= 00011100, data=00011100
#  1ns addr=00010, exp_data= 00011101, data=00011101
#  1ns addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
quit -sim
# End time: 03:10:02 on Dec 24,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
vsim work.memory_test
# vsim work.memory_test 
# Start time: 03:10:04 on Dec 24,2020
# Loading work.memory_test
# Loading work.memory
run -all
# Writing addr=00000 data=11111111
# Writing addr=11111 data=00000000
# Reading addr=00000 data=11111111
# At time 40 addr=00000 data=11111111
# Reading addr=11111 data=00000000
# At time 50 addr=11111 data=00000000
# Writing ascending data to   descending addresses
# Reading ascending data from descending addresses
# At time 370 addr=11111 data=00000000
# At time 380 addr=11110 data=00000001
# At time 390 addr=11101 data=00000010
# At time 400 addr=11100 data=00000011
# At time 410 addr=11011 data=00000100
# At time 420 addr=11010 data=00000101
# At time 430 addr=11001 data=00000110
# At time 440 addr=11000 data=00000111
# At time 450 addr=10111 data=00001000
# At time 460 addr=10110 data=00001001
# At time 470 addr=10101 data=00001010
# At time 480 addr=10100 data=00001011
# At time 490 addr=10011 data=00001100
# At time 500 addr=10010 data=00001101
# At time 510 addr=10001 data=00001110
# At time 520 addr=10000 data=00001111
# At time 530 addr=01111 data=00010000
# At time 540 addr=01110 data=00010001
# At time 550 addr=01101 data=00010010
# At time 560 addr=01100 data=00010011
# At time 570 addr=01011 data=00010100
# At time 580 addr=01010 data=00010101
# At time 590 addr=01001 data=00010110
# At time 600 addr=01000 data=00010111
# At time 610 addr=00111 data=00011000
# At time 620 addr=00110 data=00011001
# At time 630 addr=00101 data=00011010
# At time 640 addr=00100 data=00011011
# At time 650 addr=00011 data=00011100
# At time 660 addr=00010 data=00011101
# At time 670 addr=00001 data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v(74)
#    Time: 670 ps  Iteration: 1  Instance: /memory_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v line 74
quit -sim
# End time: 03:10:36 on Dec 24,2020, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:10:38 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
#  0ns addr=11111, exp_data= 00000000, data=00000000
#  0ns addr=11110, exp_data= 00000001, data=00000001
#  0ns addr=11101, exp_data= 00000010, data=00000010
#  0ns addr=11100, exp_data= 00000011, data=00000011
#  0ns addr=11011, exp_data= 00000100, data=00000100
#  0ns addr=11010, exp_data= 00000101, data=00000101
#  0ns addr=11001, exp_data= 00000110, data=00000110
#  0ns addr=11000, exp_data= 00000111, data=00000111
#  0ns addr=10111, exp_data= 00001000, data=00001000
#  0ns addr=10110, exp_data= 00001001, data=00001001
#  0ns addr=10101, exp_data= 00001010, data=00001010
#  0ns addr=10100, exp_data= 00001011, data=00001011
#  0ns addr=10011, exp_data= 00001100, data=00001100
#  0ns addr=10010, exp_data= 00001101, data=00001101
#  0ns addr=10001, exp_data= 00001110, data=00001110
#  0ns addr=10000, exp_data= 00001111, data=00001111
#  0ns addr=01111, exp_data= 00010000, data=00010000
#  0ns addr=01110, exp_data= 00010001, data=00010001
#  1ns addr=01101, exp_data= 00010010, data=00010010
#  1ns addr=01100, exp_data= 00010011, data=00010011
#  1ns addr=01011, exp_data= 00010100, data=00010100
#  1ns addr=01010, exp_data= 00010101, data=00010101
#  1ns addr=01001, exp_data= 00010110, data=00010110
#  1ns addr=01000, exp_data= 00010111, data=00010111
#  1ns addr=00111, exp_data= 00011000, data=00011000
#  1ns addr=00110, exp_data= 00011001, data=00011001
#  1ns addr=00101, exp_data= 00011010, data=00011010
#  1ns addr=00100, exp_data= 00011011, data=00011011
#  1ns addr=00011, exp_data= 00011100, data=00011100
#  1ns addr=00010, exp_data= 00011101, data=00011101
#  1ns addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
quit -sim
# End time: 03:11:17 on Dec 24,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:11:22 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:11:22 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:11:25 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
# 330 addr=11111, exp_data= 00000000, data=00000000
# 340 addr=11110, exp_data= 00000001, data=00000001
# 350 addr=11101, exp_data= 00000010, data=00000010
# 360 addr=11100, exp_data= 00000011, data=00000011
# 370 addr=11011, exp_data= 00000100, data=00000100
# 380 addr=11010, exp_data= 00000101, data=00000101
# 390 addr=11001, exp_data= 00000110, data=00000110
# 400 addr=11000, exp_data= 00000111, data=00000111
# 410 addr=10111, exp_data= 00001000, data=00001000
# 420 addr=10110, exp_data= 00001001, data=00001001
# 430 addr=10101, exp_data= 00001010, data=00001010
# 440 addr=10100, exp_data= 00001011, data=00001011
# 450 addr=10011, exp_data= 00001100, data=00001100
# 460 addr=10010, exp_data= 00001101, data=00001101
# 470 addr=10001, exp_data= 00001110, data=00001110
# 480 addr=10000, exp_data= 00001111, data=00001111
# 490 addr=01111, exp_data= 00010000, data=00010000
# 500 addr=01110, exp_data= 00010001, data=00010001
# 510 addr=01101, exp_data= 00010010, data=00010010
# 520 addr=01100, exp_data= 00010011, data=00010011
# 530 addr=01011, exp_data= 00010100, data=00010100
# 540 addr=01010, exp_data= 00010101, data=00010101
# 550 addr=01001, exp_data= 00010110, data=00010110
# 560 addr=01000, exp_data= 00010111, data=00010111
# 570 addr=00111, exp_data= 00011000, data=00011000
# 580 addr=00110, exp_data= 00011001, data=00011001
# 590 addr=00101, exp_data= 00011010, data=00011010
# 600 addr=00100, exp_data= 00011011, data=00011011
# 610 addr=00011, exp_data= 00011100, data=00011100
# 620 addr=00010, exp_data= 00011101, data=00011101
# 630 addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
quit -sim
# End time: 03:12:31 on Dec 24,2020, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:12:42 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask.v 
# -- Compiling module memorytask
# 
# Top level modules:
# 	memorytask
# End time: 03:12:42 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 03:12:42 on Dec 24,2020
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v 
# -- Compiling module memorytask_test
# 
# Top level modules:
# 	memorytask_test
# End time: 03:12:42 on Dec 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memorytask_test
# vsim work.memorytask_test 
# Start time: 03:12:45 on Dec 24,2020
# Loading work.memorytask_test
# Loading work.memorytask
run -all
# 330 addr=11111, exp_data= 00000000, data=00000000
# 340 addr=11110, exp_data= 00000001, data=00000001
# 350 addr=11101, exp_data= 00000010, data=00000010
# 360 addr=11100, exp_data= 00000011, data=00000011
# 370 addr=11011, exp_data= 00000100, data=00000100
# 380 addr=11010, exp_data= 00000101, data=00000101
# 390 addr=11001, exp_data= 00000110, data=00000110
# 400 addr=11000, exp_data= 00000111, data=00000111
# 410 addr=10111, exp_data= 00001000, data=00001000
# 420 addr=10110, exp_data= 00001001, data=00001001
# 430 addr=10101, exp_data= 00001010, data=00001010
# 440 addr=10100, exp_data= 00001011, data=00001011
# 450 addr=10011, exp_data= 00001100, data=00001100
# 460 addr=10010, exp_data= 00001101, data=00001101
# 470 addr=10001, exp_data= 00001110, data=00001110
# 480 addr=10000, exp_data= 00001111, data=00001111
# 490 addr=01111, exp_data= 00010000, data=00010000
# 500 addr=01110, exp_data= 00010001, data=00010001
# 510 addr=01101, exp_data= 00010010, data=00010010
# 520 addr=01100, exp_data= 00010011, data=00010011
# 530 addr=01011, exp_data= 00010100, data=00010100
# 540 addr=01010, exp_data= 00010101, data=00010101
# 550 addr=01001, exp_data= 00010110, data=00010110
# 560 addr=01000, exp_data= 00010111, data=00010111
# 570 addr=00111, exp_data= 00011000, data=00011000
# 580 addr=00110, exp_data= 00011001, data=00011001
# 590 addr=00101, exp_data= 00011010, data=00011010
# 600 addr=00100, exp_data= 00011011, data=00011011
# 610 addr=00011, exp_data= 00011100, data=00011100
# 620 addr=00010, exp_data= 00011101, data=00011101
# 630 addr=00001, exp_data= 00011110, data=00011110
# TEST PASSED
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v(94)
#    Time: 630 ps  Iteration: 1  Instance: /memorytask_test
# 1
# Break in NamedBeginStat TEST at /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/task/memorytask_test.v line 94
quit
# End time: 03:13:04 on Dec 24,2020, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
