<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>bxq.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>xil_isp_lite</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>raw</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_raw</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv_aux1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.yuv_aux1" xilinx:dependency="$YUV_AUX_NUM >= 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv_aux2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.yuv_aux2" xilinx:dependency="$YUV_AUX_NUM >= 2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv_aux3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.yuv_aux3" xilinx:dependency="$YUV_AUX_NUM >= 3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">16384</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>xil_isp_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c97e3fa6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>xil_isp_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63eec3f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46983745</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a5fe61ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>98c876dd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_href</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_raw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.IO_BITS&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_href</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_yuv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.IO_BITS&apos;)) * 3) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>IO_BITS</spirit:name>
        <spirit:displayName>Io Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IO_BITS">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>EXT_BITS</spirit:name>
        <spirit:displayName>Ext Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.EXT_BITS">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH">1280</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HEIGHT</spirit:name>
        <spirit:displayName>Height</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HEIGHT">960</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BAYER</spirit:name>
        <spirit:displayName>Bayer</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BAYER">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FEATURE_FULL</spirit:name>
        <spirit:displayName>Feature Full</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FEATURE_FULL">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">14</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_2dnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_blc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_bnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ccm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_csc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_demosaic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dgain.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dpc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ee.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_gamma.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_ae.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_awb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_utils.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_wb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_13fe7264</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_2dnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_blc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_bnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ccm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_csc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_demosaic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dgain.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dpc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ee.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_gamma.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_ae.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_awb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_utils.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_wb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/data/xil_isp_lite.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/data/xil_isp_lite.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/xil_isp_lite.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/xil_isp_lite.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/xil_isp_lite_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/xil_isp_lite_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a5fe61ec</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/isp_lite/tb/tb_dvp_helper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/tb/tb_gamma.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ISP Lite IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">xil_isp_lite_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>YUV_AUX_NUM</spirit:name>
      <spirit:displayName>Yuv Aux Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.YUV_AUX_NUM" spirit:minimum="0" spirit:maximum="3" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IO_BITS</spirit:name>
      <spirit:displayName>Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IO_BITS" spirit:minimum="8" spirit:maximum="12" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>EXT_BITS</spirit:name>
      <spirit:displayName>Ext Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.EXT_BITS" spirit:minimum="0" spirit:maximum="4" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH" spirit:minimum="128" spirit:maximum="4096" spirit:rangeType="long">1280</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HEIGHT</spirit:name>
      <spirit:displayName>Height</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HEIGHT" spirit:minimum="128" spirit:maximum="4096" spirit:rangeType="long">960</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BAYER</spirit:name>
      <spirit:displayName>Bayer</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BAYER" spirit:minimum="0" spirit:maximum="3" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FEATURE_FULL</spirit:name>
      <spirit:displayName>Feature Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.FEATURE_FULL">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">14</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>xil_isp_lite_v1.0</xilinx:displayName>
      <xilinx:vendorDisplayName>bxq</xilinx:vendorDisplayName>
      <xilinx:coreRevision>90</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:xil_isp_lite:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>example.com:user:xil_isp_lite:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-10-18T15:19:22Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598a239c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d11e5a1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645cf223_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8eeac6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8112a5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536cf03b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d085dd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e44ae6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776d74c6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac1cd0e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3622c0fa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2637e976_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41699c2a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346a32a3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0c65c2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef49333_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9c97d4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0b5979_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@facc320_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbfc451_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@617bac29_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e4d261_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79bc9fc1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30268bd0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@370aad13_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f8678d0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a2f7518_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d5dd36_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ceaef48_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@264ab4d8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75df0422_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@387eaed7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d77467d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72f057a9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a496e6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41d0e93a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@741cce68_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2abdcd3c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e99c33b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b2038b0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a0e7151_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c3300c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@387d3501_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d078d9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79842232_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14b8e557_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3909955d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31db1fd1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63e555b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6671d6e9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28e1c02b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48cfb376_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ca09f3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@669fa5a9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d33c4b4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16709fed_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ac64b5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279049fd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611c90d5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fcc479_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ef1112_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4794b827_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d7e8f1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69ea2e85_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9eb22b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31343b84_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8083462_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6438d41b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79acb142_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab7e022_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@636a5d13_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5a5f52_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d059bad_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6747e919_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3819e5a6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@371bf0f1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@637df009_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429cc3ad_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e3cdc15_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff6e0f3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@413344df_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5005756b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f9a3bea_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fb57f30_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ac38576_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fdffd5d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34ebb1b0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3178bc14_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461abaf8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71c2587e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1109a658_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e61bc5c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37eccf9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@298a5458_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e436e46_ARCHIVE_LOCATION">d:/Work/fpga/zynq_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bea32cd_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a03415_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27596c4a_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46d69509_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3daf1245_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8ed68f_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fcb7570_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7175aa11_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6981a4d1_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79708d1e_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6283f05b_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c5c4dc_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34178ccb_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2950b187_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@477d1ab8_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5ea501_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77516ceb_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61c80bb6_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65aec99f_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d25dd2_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e793b5_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b39ed3e_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c1a263f_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad6d0e7_ARCHIVE_LOCATION">d:/zynqmp_cam_isp_demo/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d5017443"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="233ead04"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="754639e0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="124e8231"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7ae3180a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8ef9dbc6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
