// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/10/2021 16:39:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Demo_LCD (
	LCD_CLK,
	CLOCK_50,
	KEY,
	LCD_DEN,
	LCD_DIM,
	LCD_B,
	LCD_G,
	LCD_R);
output 	LCD_CLK;
input 	CLOCK_50;
input 	[0:0] KEY;
output 	LCD_DEN;
output 	LCD_DIM;
output 	[5:0] LCD_B;
output 	[5:0] LCD_G;
output 	[5:0] LCD_R;

// Design Ports Information
// LCD_CLK	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DEN	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DIM	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[5]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[4]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[2]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_B[0]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_G[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[5]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[3]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[1]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_R[0]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \inst|Add4~2_combout ;
wire \inst|Add4~8_combout ;
wire \inst|Add4~12_combout ;
wire \inst|Add4~16_combout ;
wire \inst|Add4~19 ;
wire \inst|Add4~20_combout ;
wire \inst|Add5~2_combout ;
wire \inst|Add5~4_combout ;
wire \inst|Add5~6_combout ;
wire \inst|Add5~8_combout ;
wire \inst|Add5~10_combout ;
wire \inst|Add5~12_combout ;
wire \inst|Add5~14_combout ;
wire \inst|Add5~16_combout ;
wire \inst|Add5~18_combout ;
wire \inst|Add5~20_combout ;
wire \inst|LessThan15~2_cout ;
wire \inst|LessThan15~4_cout ;
wire \inst|LessThan15~6_cout ;
wire \inst|LessThan15~8_cout ;
wire \inst|LessThan15~10_cout ;
wire \inst|LessThan15~12_cout ;
wire \inst|LessThan15~14_cout ;
wire \inst|LessThan15~16_cout ;
wire \inst|LessThan15~18_cout ;
wire \inst|LessThan15~20_cout ;
wire \inst|LessThan15~21_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|Add2~0_combout ;
wire \inst|Add2~2_combout ;
wire \inst|Add2~4_combout ;
wire \inst|Add2~6_combout ;
wire \inst|Add2~8_combout ;
wire \inst|Add2~16_combout ;
wire \inst|Add3~10_combout ;
wire \inst|Add3~12_combout ;
wire \inst|Add3~14_combout ;
wire \inst|Add3~18_combout ;
wire \inst|Add3~20_combout ;
wire \inst|Mult1|auto_generated|mac_out2~dataout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_out2~0 ;
wire \inst|Mult1|auto_generated|mac_out2~1 ;
wire \inst|Mult1|auto_generated|mac_out2~2 ;
wire \inst|Mult1|auto_generated|mac_out2~3 ;
wire \inst|Mult1|auto_generated|mac_out2~4 ;
wire \inst|Mult1|auto_generated|mac_out2~5 ;
wire \inst|Mult1|auto_generated|mac_out2~6 ;
wire \inst|Mult1|auto_generated|mac_out2~7 ;
wire \inst|Mult1|auto_generated|mac_out2~8 ;
wire \inst|Mult1|auto_generated|mac_out2~9 ;
wire \inst|Mult1|auto_generated|mac_out2~10 ;
wire \inst|Mult1|auto_generated|mac_out2~11 ;
wire \inst|Mult1|auto_generated|mac_out2~12 ;
wire \inst|Mult1|auto_generated|mac_out2~13 ;
wire \inst|Mult0|auto_generated|mac_out2~dataout ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_out2~0 ;
wire \inst|Mult0|auto_generated|mac_out2~1 ;
wire \inst|Mult0|auto_generated|mac_out2~2 ;
wire \inst|Mult0|auto_generated|mac_out2~3 ;
wire \inst|Mult0|auto_generated|mac_out2~4 ;
wire \inst|Mult0|auto_generated|mac_out2~5 ;
wire \inst|Mult0|auto_generated|mac_out2~6 ;
wire \inst|Mult0|auto_generated|mac_out2~7 ;
wire \inst|Mult0|auto_generated|mac_out2~8 ;
wire \inst|Mult0|auto_generated|mac_out2~9 ;
wire \inst|Mult0|auto_generated|mac_out2~10 ;
wire \inst|Mult0|auto_generated|mac_out2~11 ;
wire \inst|Mult0|auto_generated|mac_out2~12 ;
wire \inst|Mult0|auto_generated|mac_out2~13 ;
wire \inst|Mult0|auto_generated|mac_out2~14 ;
wire \inst|Mult0|auto_generated|mac_out2~15 ;
wire \inst|Add1~8_combout ;
wire \inst|Add1~10_combout ;
wire \inst|Add1~12_combout ;
wire \inst|Add1~14_combout ;
wire \inst|Add1~16_combout ;
wire \inst|Add1~18_combout ;
wire \inst|Add1~20_combout ;
wire \inst|Add1~22_combout ;
wire \inst|Add1~24_combout ;
wire \inst|Add1~26_combout ;
wire \inst|Add1~28_combout ;
wire \inst|Add1~30_combout ;
wire \inst|Add1~32_combout ;
wire \iGen|Add0~4_combout ;
wire \iGen|Add0~6_combout ;
wire \iGen|Add1~0_combout ;
wire \inst|LessThan15~0_combout ;
wire \inst|LessThan13~0_combout ;
wire \inst|LessThan13~1_combout ;
wire \inst|LessThan13~2_combout ;
wire \inst|LessThan13~3_combout ;
wire \inst|LessThan13~4_combout ;
wire \iGen|LessThan0~2_combout ;
wire \inst|Add8~15_combout ;
wire \inst|Add8~16_combout ;
wire \inst|Add8~17_combout ;
wire \inst|Add8~18_combout ;
wire \inst|Add10~0_combout ;
wire \inst|Add7~0_combout ;
wire \inst|Add8~19_combout ;
wire \inst|Add8~21_combout ;
wire \inst|Add8~23_combout ;
wire \iGen|horizontal~2_combout ;
wire \iGen|horizontal~6_combout ;
wire \iGen|horizontal~7_combout ;
wire \CLOCK_50~input_o ;
wire \iGen|ipll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \iGen|horizontal~3_combout ;
wire \iGen|Add0~0_combout ;
wire \iGen|horizontal~5_combout ;
wire \iGen|Add0~1 ;
wire \iGen|Add0~3 ;
wire \iGen|Add0~5 ;
wire \iGen|Add0~7 ;
wire \iGen|Add0~8_combout ;
wire \iGen|horizontal~1_combout ;
wire \iGen|Add0~9 ;
wire \iGen|Add0~10_combout ;
wire \iGen|horizontal~0_combout ;
wire \iGen|Add0~11 ;
wire \iGen|Add0~13 ;
wire \iGen|Add0~15 ;
wire \iGen|Add0~16_combout ;
wire \iGen|horizontal~8_combout ;
wire \iGen|Add0~17 ;
wire \iGen|Add0~18_combout ;
wire \iGen|horizontal~9_combout ;
wire \iGen|Add0~2_combout ;
wire \iGen|horizontal~4_combout ;
wire \iGen|LessThan0~0_combout ;
wire \iGen|LessThan0~1_combout ;
wire \iGen|Add0~19 ;
wire \iGen|Add0~20_combout ;
wire \iGen|horizontal~10_combout ;
wire \iGen|LessThan0~3_combout ;
wire \iGen|Add1~22_combout ;
wire \iGen|Add1~1 ;
wire \iGen|Add1~3 ;
wire \iGen|Add1~4_combout ;
wire \iGen|Add1~20_combout ;
wire \iGen|Add1~5 ;
wire \iGen|Add1~7 ;
wire \iGen|Add1~8_combout ;
wire \iGen|vertical~1_combout ;
wire \iGen|Add1~9 ;
wire \iGen|Add1~11 ;
wire \iGen|Add1~13 ;
wire \iGen|Add1~14_combout ;
wire \iGen|vertical~4_combout ;
wire \iGen|Add1~15 ;
wire \iGen|Add1~16_combout ;
wire \iGen|vertical~5_combout ;
wire \iGen|Add1~12_combout ;
wire \iGen|vertical~3_combout ;
wire \iGen|Add1~2_combout ;
wire \iGen|Add1~21_combout ;
wire \iGen|Add1~6_combout ;
wire \iGen|vertical~0_combout ;
wire \iGen|LessThan1~0_combout ;
wire \iGen|LessThan1~1_combout ;
wire \iGen|LessThan1~2_combout ;
wire \iGen|Add1~17 ;
wire \iGen|Add1~18_combout ;
wire \iGen|vertical~6_combout ;
wire \iGen|Add0~12_combout ;
wire \iGen|Add0~14_combout ;
wire \iGen|LessThan4~0_combout ;
wire \iGen|LessThan4~1_combout ;
wire \iGen|Add1~10_combout ;
wire \iGen|vertical~2_combout ;
wire \iGen|process_0~0_combout ;
wire \iGen|process_0~1_combout ;
wire \iGen|process_0~2_combout ;
wire \iGen|LCD_DEN~q ;
wire \iReg|LCD_DEN~feeder_combout ;
wire \iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ;
wire \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \KEY[0]~input_o ;
wire \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ;
wire \iGen|ipll|altpll_component|auto_generated|locked~combout ;
wire \iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \iReg|LCD_DEN~q ;
wire \iReg|LCD_DIM~feeder_combout ;
wire \iReg|LCD_DIM~q ;
wire \iGen|xcolumn~0_combout ;
wire \iGen|xcolumn[9]~_Duplicate_2_q ;
wire \iGen|xcolumn~2_combout ;
wire \iGen|xcolumn[7]~_Duplicate_2_q ;
wire \iGen|xcolumn~4_combout ;
wire \iGen|xcolumn[5]~_Duplicate_2_q ;
wire \iGen|xcolumn~6_combout ;
wire \iGen|xcolumn[3]~_Duplicate_2_q ;
wire \iGen|xcolumn~7_combout ;
wire \iGen|xcolumn[2]~_Duplicate_2_q ;
wire \iGen|xcolumn~9_combout ;
wire \iGen|xcolumn[0]~_Duplicate_2_q ;
wire \inst|Add4~1 ;
wire \inst|Add4~3 ;
wire \inst|Add4~5 ;
wire \inst|Add4~7 ;
wire \inst|Add4~9 ;
wire \inst|Add4~11 ;
wire \inst|Add4~13 ;
wire \inst|Add4~15 ;
wire \inst|Add4~17 ;
wire \inst|Add4~18_combout ;
wire \inst|Add4~6_combout ;
wire \inst|Add4~4_combout ;
wire \inst|Add4~0_combout ;
wire \inst|Add5~1_cout ;
wire \inst|Add5~3 ;
wire \inst|Add5~5 ;
wire \inst|Add5~7 ;
wire \inst|Add5~9 ;
wire \inst|Add5~11 ;
wire \inst|Add5~13 ;
wire \inst|Add5~15 ;
wire \inst|Add5~17 ;
wire \inst|Add5~19 ;
wire \inst|Add5~21 ;
wire \inst|Add5~22_combout ;
wire \iReg|LCD_B~0_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~1_combout ;
wire \inst|LSPflag~0_combout ;
wire \iGen|xcolumn~3_combout ;
wire \iGen|xcolumn[6]~_Duplicate_2_q ;
wire \inst|LSPflag~1_combout ;
wire \inst|LSPflag~2_combout ;
wire \inst|LSPflag:romID[1]~0_combout ;
wire \iGen|xcolumn~1_combout ;
wire \iGen|xcolumn[8]~_Duplicate_2_q ;
wire \inst|LSPflag:romID[1]~1_combout ;
wire \inst|LSPflag:romID[1]~2_combout ;
wire \inst|Add8~14_combout ;
wire \inst|Add8~20_combout ;
wire \iGen|xcolumn~8_combout ;
wire \iGen|xcolumn[1]~_Duplicate_2_q ;
wire \inst|Add8~22_combout ;
wire \inst|Add8~24_combout ;
wire \inst|Add8~26 ;
wire \inst|Add8~28 ;
wire \inst|Add8~30 ;
wire \inst|Add8~32 ;
wire \inst|Add8~34 ;
wire \inst|Add8~36 ;
wire \inst|Add8~37_combout ;
wire \inst|Add8~39_combout ;
wire \inst|Mux13~0_combout ;
wire \inst|Mux12~0_combout ;
wire \inst|Mux11~0_combout ;
wire \inst|Mux10~0_combout ;
wire \iGen|xcolumn~5_combout ;
wire \iGen|xcolumn[4]~_Duplicate_2_q ;
wire \inst|Mux9~0_combout ;
wire \inst|Mux8~0_combout ;
wire \inst|Mux7~0_combout ;
wire \inst|Add8~25_combout ;
wire \inst|Add8~40_combout ;
wire \inst|Add8~27_combout ;
wire \inst|Add8~41_combout ;
wire \inst|Add8~29_combout ;
wire \inst|Add8~42_combout ;
wire \inst|Add8~31_combout ;
wire \inst|Add8~43_combout ;
wire \inst|Add8~33_combout ;
wire \inst|Add8~44_combout ;
wire \inst|Add8~35_combout ;
wire \inst|Add8~45_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \inst|LSPflag~3_combout ;
wire \iReg|LCD_G~9_combout ;
wire \inst|Add4~14_combout ;
wire \inst|Add4~10_combout ;
wire \inst|Add3~1_cout ;
wire \inst|Add3~3 ;
wire \inst|Add3~5 ;
wire \inst|Add3~7 ;
wire \inst|Add3~9 ;
wire \inst|Add3~11 ;
wire \inst|Add3~13 ;
wire \inst|Add3~15 ;
wire \inst|Add3~17 ;
wire \inst|Add3~19 ;
wire \inst|Add3~21 ;
wire \inst|Add3~22_combout ;
wire \inst|Add2~1 ;
wire \inst|Add2~3 ;
wire \inst|Add2~5 ;
wire \inst|Add2~7 ;
wire \inst|Add2~9 ;
wire \inst|Add2~11 ;
wire \inst|Add2~13 ;
wire \inst|Add2~15 ;
wire \inst|Add2~17 ;
wire \inst|Add2~19 ;
wire \inst|Add2~20_combout ;
wire \inst|Add2~18_combout ;
wire \inst|Add3~16_combout ;
wire \inst|Add2~14_combout ;
wire \inst|Add2~12_combout ;
wire \inst|Add2~10_combout ;
wire \inst|Add3~8_combout ;
wire \inst|Add3~6_combout ;
wire \inst|Add3~4_combout ;
wire \inst|Add3~2_combout ;
wire \inst|LessThan14~1_cout ;
wire \inst|LessThan14~3_cout ;
wire \inst|LessThan14~5_cout ;
wire \inst|LessThan14~7_cout ;
wire \inst|LessThan14~9_cout ;
wire \inst|LessThan14~11_cout ;
wire \inst|LessThan14~13_cout ;
wire \inst|LessThan14~15_cout ;
wire \inst|LessThan14~17_cout ;
wire \inst|LessThan14~19_cout ;
wire \inst|LessThan14~21_cout ;
wire \inst|LessThan14~22_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~5_combout ;
wire \inst|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_mult1~0 ;
wire \inst|Mult1|auto_generated|mac_mult1~1 ;
wire \inst|Mult1|auto_generated|mac_mult1~2 ;
wire \inst|Mult1|auto_generated|mac_mult1~3 ;
wire \inst|Mult1|auto_generated|mac_mult1~4 ;
wire \inst|Mult1|auto_generated|mac_mult1~5 ;
wire \inst|Mult1|auto_generated|mac_mult1~6 ;
wire \inst|Mult1|auto_generated|mac_mult1~7 ;
wire \inst|Mult1|auto_generated|mac_mult1~8 ;
wire \inst|Mult1|auto_generated|mac_mult1~9 ;
wire \inst|Mult1|auto_generated|mac_mult1~10 ;
wire \inst|Mult1|auto_generated|mac_mult1~11 ;
wire \inst|Mult1|auto_generated|mac_mult1~12 ;
wire \inst|Mult1|auto_generated|mac_mult1~13 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult0|auto_generated|mac_mult1~0 ;
wire \inst|Mult0|auto_generated|mac_mult1~1 ;
wire \inst|Mult0|auto_generated|mac_mult1~2 ;
wire \inst|Mult0|auto_generated|mac_mult1~3 ;
wire \inst|Mult0|auto_generated|mac_mult1~4 ;
wire \inst|Mult0|auto_generated|mac_mult1~5 ;
wire \inst|Mult0|auto_generated|mac_mult1~6 ;
wire \inst|Mult0|auto_generated|mac_mult1~7 ;
wire \inst|Mult0|auto_generated|mac_mult1~8 ;
wire \inst|Mult0|auto_generated|mac_mult1~9 ;
wire \inst|Mult0|auto_generated|mac_mult1~10 ;
wire \inst|Mult0|auto_generated|mac_mult1~11 ;
wire \inst|Mult0|auto_generated|mac_mult1~12 ;
wire \inst|Mult0|auto_generated|mac_mult1~13 ;
wire \inst|Mult0|auto_generated|mac_mult1~14 ;
wire \inst|Mult0|auto_generated|mac_mult1~15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Add1~1_cout ;
wire \inst|Add1~3_cout ;
wire \inst|Add1~5_cout ;
wire \inst|Add1~7_cout ;
wire \inst|Add1~9 ;
wire \inst|Add1~11 ;
wire \inst|Add1~13 ;
wire \inst|Add1~15 ;
wire \inst|Add1~17 ;
wire \inst|Add1~19 ;
wire \inst|Add1~21 ;
wire \inst|Add1~23 ;
wire \inst|Add1~25 ;
wire \inst|Add1~27 ;
wire \inst|Add1~29 ;
wire \inst|Add1~31 ;
wire \inst|Add1~33 ;
wire \inst|Add1~35 ;
wire \inst|Add1~36_combout ;
wire \inst|Add1~34_combout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|Add1~37 ;
wire \inst|Add1~38_combout ;
wire \inst|LessThan13~5_combout ;
wire \inst|RGB~0_combout ;
wire \iReg|LCD_B~2_combout ;
wire \iReg|LCD_B[5]~feeder_combout ;
wire \iReg|LCD_G~10_combout ;
wire \iReg|LCD_B[1]~feeder_combout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \inst|RGB~1_combout ;
wire \iReg|LCD_B~3_combout ;
wire \iReg|LCD_B~4_combout ;
wire \iReg|LCD_G~4_combout ;
wire \iReg|LCD_G~5_combout ;
wire \iReg|LCD_G~6_combout ;
wire \iReg|LCD_R~2_combout ;
wire \iReg|LCD_R~6_combout ;
wire \iReg|LCD_R~3_combout ;
wire \iReg|LCD_G[4]~feeder_combout ;
wire \iReg|LCD_G[3]~feeder_combout ;
wire \inst|Add1~39 ;
wire \inst|Add1~40_combout ;
wire \inst|LessThan13~6_combout ;
wire \iReg|LCD_B~1_combout ;
wire \iReg|LCD_G~7_combout ;
wire \iReg|LCD_G~8_combout ;
wire \iReg|LCD_G[1]~feeder_combout ;
wire \iReg|LCD_G[0]~feeder_combout ;
wire \iReg|LCD_R~4_combout ;
wire \iReg|LCD_R[5]~feeder_combout ;
wire \iReg|LCD_R[2]~feeder_combout ;
wire \iReg|LCD_R[1]~feeder_combout ;
wire \iReg|LCD_R~5_combout ;
wire [5:0] \iReg|LCD_R ;
wire [5:0] \iReg|LCD_G ;
wire [5:0] \iReg|LCD_B ;
wire [9:0] \iGen|yrow ;
wire [10:0] \iGen|horizontal ;
wire [4:0] \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [4:0] \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [0] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [1] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [2] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [3] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [4] = \iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|Mult1|auto_generated|mac_out2~0  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_out2~1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_out2~2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_out2~3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_out2~4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_out2~5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_out2~6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_out2~7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_out2~8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_out2~9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_out2~10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_out2~11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_out2~12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_out2~13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_out2~dataout  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult0|auto_generated|mac_out2~0  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_out2~1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_out2~2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_out2~3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_out2~4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_out2~5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_out2~6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_out2~7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_out2~8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_out2~9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_out2~10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_out2~11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_out2~12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_out2~13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_out2~14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_out2~15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_out2~dataout  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult1|auto_generated|mac_mult1~0  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_mult1~1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_mult1~2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_mult1~3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_mult1~4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_mult1~5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_mult1~6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_mult1~7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_mult1~8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_mult1~9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_mult1~10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_mult1~11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_mult1~12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_mult1~13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_mult1~dataout  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst|Mult0|auto_generated|mac_mult1~0  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_mult1~1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_mult1~2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_mult1~3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_mult1~4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_mult1~5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_mult1~6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_mult1~7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_mult1~8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_mult1~9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_mult1~10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_mult1~11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_mult1~12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_mult1~13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_mult1~14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_mult1~15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_mult1~dataout  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCCOMB_X77_Y21_N6
cycloneive_lcell_comb \inst|Add4~2 (
// Equation(s):
// \inst|Add4~2_combout  = (\iGen|xcolumn[1]~_Duplicate_2_q  & ((\iGen|xcolumn[2]~_Duplicate_2_q  & (\inst|Add4~1  & VCC)) # (!\iGen|xcolumn[2]~_Duplicate_2_q  & (!\inst|Add4~1 )))) # (!\iGen|xcolumn[1]~_Duplicate_2_q  & ((\iGen|xcolumn[2]~_Duplicate_2_q  & 
// (!\inst|Add4~1 )) # (!\iGen|xcolumn[2]~_Duplicate_2_q  & ((\inst|Add4~1 ) # (GND)))))
// \inst|Add4~3  = CARRY((\iGen|xcolumn[1]~_Duplicate_2_q  & (!\iGen|xcolumn[2]~_Duplicate_2_q  & !\inst|Add4~1 )) # (!\iGen|xcolumn[1]~_Duplicate_2_q  & ((!\inst|Add4~1 ) # (!\iGen|xcolumn[2]~_Duplicate_2_q ))))

	.dataa(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~1 ),
	.combout(\inst|Add4~2_combout ),
	.cout(\inst|Add4~3 ));
// synopsys translate_off
defparam \inst|Add4~2 .lut_mask = 16'h9617;
defparam \inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N12
cycloneive_lcell_comb \inst|Add4~8 (
// Equation(s):
// \inst|Add4~8_combout  = ((\iGen|xcolumn[4]~_Duplicate_2_q  $ (\iGen|xcolumn[5]~_Duplicate_2_q  $ (!\inst|Add4~7 )))) # (GND)
// \inst|Add4~9  = CARRY((\iGen|xcolumn[4]~_Duplicate_2_q  & ((\iGen|xcolumn[5]~_Duplicate_2_q ) # (!\inst|Add4~7 ))) # (!\iGen|xcolumn[4]~_Duplicate_2_q  & (\iGen|xcolumn[5]~_Duplicate_2_q  & !\inst|Add4~7 )))

	.dataa(\iGen|xcolumn[4]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~7 ),
	.combout(\inst|Add4~8_combout ),
	.cout(\inst|Add4~9 ));
// synopsys translate_off
defparam \inst|Add4~8 .lut_mask = 16'h698E;
defparam \inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N16
cycloneive_lcell_comb \inst|Add4~12 (
// Equation(s):
// \inst|Add4~12_combout  = ((\iGen|xcolumn[6]~_Duplicate_2_q  $ (\iGen|xcolumn[7]~_Duplicate_2_q  $ (!\inst|Add4~11 )))) # (GND)
// \inst|Add4~13  = CARRY((\iGen|xcolumn[6]~_Duplicate_2_q  & ((\iGen|xcolumn[7]~_Duplicate_2_q ) # (!\inst|Add4~11 ))) # (!\iGen|xcolumn[6]~_Duplicate_2_q  & (\iGen|xcolumn[7]~_Duplicate_2_q  & !\inst|Add4~11 )))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~11 ),
	.combout(\inst|Add4~12_combout ),
	.cout(\inst|Add4~13 ));
// synopsys translate_off
defparam \inst|Add4~12 .lut_mask = 16'h698E;
defparam \inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N20
cycloneive_lcell_comb \inst|Add4~16 (
// Equation(s):
// \inst|Add4~16_combout  = ((\iGen|xcolumn[8]~_Duplicate_2_q  $ (\iGen|xcolumn[9]~_Duplicate_2_q  $ (!\inst|Add4~15 )))) # (GND)
// \inst|Add4~17  = CARRY((\iGen|xcolumn[8]~_Duplicate_2_q  & ((\iGen|xcolumn[9]~_Duplicate_2_q ) # (!\inst|Add4~15 ))) # (!\iGen|xcolumn[8]~_Duplicate_2_q  & (\iGen|xcolumn[9]~_Duplicate_2_q  & !\inst|Add4~15 )))

	.dataa(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~15 ),
	.combout(\inst|Add4~16_combout ),
	.cout(\inst|Add4~17 ));
// synopsys translate_off
defparam \inst|Add4~16 .lut_mask = 16'h698E;
defparam \inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N22
cycloneive_lcell_comb \inst|Add4~18 (
// Equation(s):
// \inst|Add4~18_combout  = (\iGen|xcolumn[9]~_Duplicate_2_q  & (!\inst|Add4~17 )) # (!\iGen|xcolumn[9]~_Duplicate_2_q  & ((\inst|Add4~17 ) # (GND)))
// \inst|Add4~19  = CARRY((!\inst|Add4~17 ) # (!\iGen|xcolumn[9]~_Duplicate_2_q ))

	.dataa(gnd),
	.datab(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~17 ),
	.combout(\inst|Add4~18_combout ),
	.cout(\inst|Add4~19 ));
// synopsys translate_off
defparam \inst|Add4~18 .lut_mask = 16'h3C3F;
defparam \inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N24
cycloneive_lcell_comb \inst|Add4~20 (
// Equation(s):
// \inst|Add4~20_combout  = !\inst|Add4~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add4~19 ),
	.combout(\inst|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add4~20 .lut_mask = 16'h0F0F;
defparam \inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N6
cycloneive_lcell_comb \inst|Add5~2 (
// Equation(s):
// \inst|Add5~2_combout  = (\inst|Add4~2_combout  & ((\inst|Add5~1_cout ) # (GND))) # (!\inst|Add4~2_combout  & (!\inst|Add5~1_cout ))
// \inst|Add5~3  = CARRY((\inst|Add4~2_combout ) # (!\inst|Add5~1_cout ))

	.dataa(\inst|Add4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~1_cout ),
	.combout(\inst|Add5~2_combout ),
	.cout(\inst|Add5~3 ));
// synopsys translate_off
defparam \inst|Add5~2 .lut_mask = 16'hA5AF;
defparam \inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N8
cycloneive_lcell_comb \inst|Add5~4 (
// Equation(s):
// \inst|Add5~4_combout  = (\inst|Add4~4_combout  & (!\inst|Add5~3  & VCC)) # (!\inst|Add4~4_combout  & (\inst|Add5~3  $ (GND)))
// \inst|Add5~5  = CARRY((!\inst|Add4~4_combout  & !\inst|Add5~3 ))

	.dataa(gnd),
	.datab(\inst|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~3 ),
	.combout(\inst|Add5~4_combout ),
	.cout(\inst|Add5~5 ));
// synopsys translate_off
defparam \inst|Add5~4 .lut_mask = 16'h3C03;
defparam \inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N10
cycloneive_lcell_comb \inst|Add5~6 (
// Equation(s):
// \inst|Add5~6_combout  = (\inst|Add4~6_combout  & ((\inst|Add5~5 ) # (GND))) # (!\inst|Add4~6_combout  & (!\inst|Add5~5 ))
// \inst|Add5~7  = CARRY((\inst|Add4~6_combout ) # (!\inst|Add5~5 ))

	.dataa(gnd),
	.datab(\inst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~5 ),
	.combout(\inst|Add5~6_combout ),
	.cout(\inst|Add5~7 ));
// synopsys translate_off
defparam \inst|Add5~6 .lut_mask = 16'hC3CF;
defparam \inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N12
cycloneive_lcell_comb \inst|Add5~8 (
// Equation(s):
// \inst|Add5~8_combout  = (\inst|Add4~8_combout  & (!\inst|Add5~7  & VCC)) # (!\inst|Add4~8_combout  & (\inst|Add5~7  $ (GND)))
// \inst|Add5~9  = CARRY((!\inst|Add4~8_combout  & !\inst|Add5~7 ))

	.dataa(\inst|Add4~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~7 ),
	.combout(\inst|Add5~8_combout ),
	.cout(\inst|Add5~9 ));
// synopsys translate_off
defparam \inst|Add5~8 .lut_mask = 16'h5A05;
defparam \inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N14
cycloneive_lcell_comb \inst|Add5~10 (
// Equation(s):
// \inst|Add5~10_combout  = (\inst|Add4~10_combout  & ((\inst|Add5~9 ) # (GND))) # (!\inst|Add4~10_combout  & (!\inst|Add5~9 ))
// \inst|Add5~11  = CARRY((\inst|Add4~10_combout ) # (!\inst|Add5~9 ))

	.dataa(\inst|Add4~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~9 ),
	.combout(\inst|Add5~10_combout ),
	.cout(\inst|Add5~11 ));
// synopsys translate_off
defparam \inst|Add5~10 .lut_mask = 16'hA5AF;
defparam \inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N16
cycloneive_lcell_comb \inst|Add5~12 (
// Equation(s):
// \inst|Add5~12_combout  = (\inst|Add4~12_combout  & (!\inst|Add5~11  & VCC)) # (!\inst|Add4~12_combout  & (\inst|Add5~11  $ (GND)))
// \inst|Add5~13  = CARRY((!\inst|Add4~12_combout  & !\inst|Add5~11 ))

	.dataa(\inst|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~11 ),
	.combout(\inst|Add5~12_combout ),
	.cout(\inst|Add5~13 ));
// synopsys translate_off
defparam \inst|Add5~12 .lut_mask = 16'h5A05;
defparam \inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N18
cycloneive_lcell_comb \inst|Add5~14 (
// Equation(s):
// \inst|Add5~14_combout  = (\inst|Add4~14_combout  & (!\inst|Add5~13 )) # (!\inst|Add4~14_combout  & (\inst|Add5~13  & VCC))
// \inst|Add5~15  = CARRY((\inst|Add4~14_combout  & !\inst|Add5~13 ))

	.dataa(\inst|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~13 ),
	.combout(\inst|Add5~14_combout ),
	.cout(\inst|Add5~15 ));
// synopsys translate_off
defparam \inst|Add5~14 .lut_mask = 16'h5A0A;
defparam \inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N20
cycloneive_lcell_comb \inst|Add5~16 (
// Equation(s):
// \inst|Add5~16_combout  = (\inst|Add4~16_combout  & (\inst|Add5~15  $ (GND))) # (!\inst|Add4~16_combout  & ((GND) # (!\inst|Add5~15 )))
// \inst|Add5~17  = CARRY((!\inst|Add5~15 ) # (!\inst|Add4~16_combout ))

	.dataa(\inst|Add4~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~15 ),
	.combout(\inst|Add5~16_combout ),
	.cout(\inst|Add5~17 ));
// synopsys translate_off
defparam \inst|Add5~16 .lut_mask = 16'hA55F;
defparam \inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N22
cycloneive_lcell_comb \inst|Add5~18 (
// Equation(s):
// \inst|Add5~18_combout  = (\inst|Add4~18_combout  & (!\inst|Add5~17 )) # (!\inst|Add4~18_combout  & (\inst|Add5~17  & VCC))
// \inst|Add5~19  = CARRY((\inst|Add4~18_combout  & !\inst|Add5~17 ))

	.dataa(gnd),
	.datab(\inst|Add4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~17 ),
	.combout(\inst|Add5~18_combout ),
	.cout(\inst|Add5~19 ));
// synopsys translate_off
defparam \inst|Add5~18 .lut_mask = 16'h3C0C;
defparam \inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N24
cycloneive_lcell_comb \inst|Add5~20 (
// Equation(s):
// \inst|Add5~20_combout  = (\inst|Add4~20_combout  & (\inst|Add5~19  $ (GND))) # (!\inst|Add4~20_combout  & ((GND) # (!\inst|Add5~19 )))
// \inst|Add5~21  = CARRY((!\inst|Add5~19 ) # (!\inst|Add4~20_combout ))

	.dataa(\inst|Add4~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add5~19 ),
	.combout(\inst|Add5~20_combout ),
	.cout(\inst|Add5~21 ));
// synopsys translate_off
defparam \inst|Add5~20 .lut_mask = 16'hA55F;
defparam \inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N6
cycloneive_lcell_comb \inst|LessThan15~2 (
// Equation(s):
// \inst|LessThan15~2_cout  = CARRY(\inst|LessThan15~0_combout )

	.dataa(gnd),
	.datab(\inst|LessThan15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan15~2_cout ));
// synopsys translate_off
defparam \inst|LessThan15~2 .lut_mask = 16'h00CC;
defparam \inst|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N8
cycloneive_lcell_comb \inst|LessThan15~4 (
// Equation(s):
// \inst|LessThan15~4_cout  = CARRY((\iGen|yrow [0] & ((!\inst|LessThan15~2_cout ) # (!\inst|Add5~4_combout ))) # (!\iGen|yrow [0] & (!\inst|Add5~4_combout  & !\inst|LessThan15~2_cout )))

	.dataa(\iGen|yrow [0]),
	.datab(\inst|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~2_cout ),
	.combout(),
	.cout(\inst|LessThan15~4_cout ));
// synopsys translate_off
defparam \inst|LessThan15~4 .lut_mask = 16'h002B;
defparam \inst|LessThan15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N10
cycloneive_lcell_comb \inst|LessThan15~6 (
// Equation(s):
// \inst|LessThan15~6_cout  = CARRY((\inst|Add5~6_combout  & ((!\inst|LessThan15~4_cout ) # (!\iGen|yrow [1]))) # (!\inst|Add5~6_combout  & (!\iGen|yrow [1] & !\inst|LessThan15~4_cout )))

	.dataa(\inst|Add5~6_combout ),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~4_cout ),
	.combout(),
	.cout(\inst|LessThan15~6_cout ));
// synopsys translate_off
defparam \inst|LessThan15~6 .lut_mask = 16'h002B;
defparam \inst|LessThan15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N12
cycloneive_lcell_comb \inst|LessThan15~8 (
// Equation(s):
// \inst|LessThan15~8_cout  = CARRY((\inst|Add5~8_combout  & (\iGen|yrow [2] & !\inst|LessThan15~6_cout )) # (!\inst|Add5~8_combout  & ((\iGen|yrow [2]) # (!\inst|LessThan15~6_cout ))))

	.dataa(\inst|Add5~8_combout ),
	.datab(\iGen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~6_cout ),
	.combout(),
	.cout(\inst|LessThan15~8_cout ));
// synopsys translate_off
defparam \inst|LessThan15~8 .lut_mask = 16'h004D;
defparam \inst|LessThan15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N14
cycloneive_lcell_comb \inst|LessThan15~10 (
// Equation(s):
// \inst|LessThan15~10_cout  = CARRY((\iGen|yrow [3] & (\inst|Add5~10_combout  & !\inst|LessThan15~8_cout )) # (!\iGen|yrow [3] & ((\inst|Add5~10_combout ) # (!\inst|LessThan15~8_cout ))))

	.dataa(\iGen|yrow [3]),
	.datab(\inst|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~8_cout ),
	.combout(),
	.cout(\inst|LessThan15~10_cout ));
// synopsys translate_off
defparam \inst|LessThan15~10 .lut_mask = 16'h004D;
defparam \inst|LessThan15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N16
cycloneive_lcell_comb \inst|LessThan15~12 (
// Equation(s):
// \inst|LessThan15~12_cout  = CARRY((\iGen|yrow [4] & ((!\inst|LessThan15~10_cout ) # (!\inst|Add5~12_combout ))) # (!\iGen|yrow [4] & (!\inst|Add5~12_combout  & !\inst|LessThan15~10_cout )))

	.dataa(\iGen|yrow [4]),
	.datab(\inst|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~10_cout ),
	.combout(),
	.cout(\inst|LessThan15~12_cout ));
// synopsys translate_off
defparam \inst|LessThan15~12 .lut_mask = 16'h002B;
defparam \inst|LessThan15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N18
cycloneive_lcell_comb \inst|LessThan15~14 (
// Equation(s):
// \inst|LessThan15~14_cout  = CARRY((\inst|Add5~14_combout  & ((!\inst|LessThan15~12_cout ) # (!\iGen|yrow [5]))) # (!\inst|Add5~14_combout  & (!\iGen|yrow [5] & !\inst|LessThan15~12_cout )))

	.dataa(\inst|Add5~14_combout ),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~12_cout ),
	.combout(),
	.cout(\inst|LessThan15~14_cout ));
// synopsys translate_off
defparam \inst|LessThan15~14 .lut_mask = 16'h002B;
defparam \inst|LessThan15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N20
cycloneive_lcell_comb \inst|LessThan15~16 (
// Equation(s):
// \inst|LessThan15~16_cout  = CARRY((\inst|Add5~16_combout  & (\iGen|yrow [6] & !\inst|LessThan15~14_cout )) # (!\inst|Add5~16_combout  & ((\iGen|yrow [6]) # (!\inst|LessThan15~14_cout ))))

	.dataa(\inst|Add5~16_combout ),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~14_cout ),
	.combout(),
	.cout(\inst|LessThan15~16_cout ));
// synopsys translate_off
defparam \inst|LessThan15~16 .lut_mask = 16'h004D;
defparam \inst|LessThan15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N22
cycloneive_lcell_comb \inst|LessThan15~18 (
// Equation(s):
// \inst|LessThan15~18_cout  = CARRY((\iGen|yrow [7] & (\inst|Add5~18_combout  & !\inst|LessThan15~16_cout )) # (!\iGen|yrow [7] & ((\inst|Add5~18_combout ) # (!\inst|LessThan15~16_cout ))))

	.dataa(\iGen|yrow [7]),
	.datab(\inst|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~16_cout ),
	.combout(),
	.cout(\inst|LessThan15~18_cout ));
// synopsys translate_off
defparam \inst|LessThan15~18 .lut_mask = 16'h004D;
defparam \inst|LessThan15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N24
cycloneive_lcell_comb \inst|LessThan15~20 (
// Equation(s):
// \inst|LessThan15~20_cout  = CARRY((\iGen|yrow [8] & ((!\inst|LessThan15~18_cout ) # (!\inst|Add5~20_combout ))) # (!\iGen|yrow [8] & (!\inst|Add5~20_combout  & !\inst|LessThan15~18_cout )))

	.dataa(\iGen|yrow [8]),
	.datab(\inst|Add5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan15~18_cout ),
	.combout(),
	.cout(\inst|LessThan15~20_cout ));
// synopsys translate_off
defparam \inst|LessThan15~20 .lut_mask = 16'h002B;
defparam \inst|LessThan15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N26
cycloneive_lcell_comb \inst|LessThan15~21 (
// Equation(s):
// \inst|LessThan15~21_combout  = (\iGen|yrow [9] & (!\inst|LessThan15~20_cout  & !\inst|Add5~22_combout )) # (!\iGen|yrow [9] & ((!\inst|Add5~22_combout ) # (!\inst|LessThan15~20_cout )))

	.dataa(gnd),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(\inst|Add5~22_combout ),
	.cin(\inst|LessThan15~20_cout ),
	.combout(\inst|LessThan15~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan15~21 .lut_mask = 16'h033F;
defparam \inst|LessThan15~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|Add8~39_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Add8~45_combout ,\inst|Add8~44_combout ,\inst|Add8~43_combout ,\inst|Add8~42_combout ,\inst|Add8~41_combout ,\inst|Add8~40_combout ,\inst|Mux7~0_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,
\inst|Mux12~0_combout ,\inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "romPicture2.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0030000000000000000000000000000000FC000000000000000000000000000001FE000000000000000000000000000001FF800000000000000000000000000003FFC00000000000000000000000000007FFE00000000000000000000000000007FFF80000000000000000000000000007FFFC0000000000000000000000000007FFFE0000000000000000000000000007FFFF8000000000000000000000000007FFFFC000000000000000000000000007FFFFE000000000000000000000000003FFFFF800000000000000000000000003FFFFFC00000000000000000000000003FFFFFE00000000000000000000000003FFFFFF800000000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h03FFFFFFC0000000000000000000000003FFFFFFE0000000000000000000000003FFFFFFF8000000000000000000000003FFFFFFFC000000000000000000000003FFFFFFFE000000000000000000000003FCFFFFFF000000000000000000000003FC7FFFFFC00000000000000000000003FC3FFFFFE00000000000000000000003F80FFFFFF00000000000000000000007F807FFFFFC0000000000000000000007F803FFFFFE0000000000000000000007F800FFFFFF0000000000000000000007F8007FFFFF8000000000000000000007F8003FFFFF800000000000000000000FF0001FFFFF800000000000000000000FF00007FFFF80000000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0FF00003FFFF800000000000000000000FF00001FFFF800000000000000000001FF000007FFF800000000000000000001FE000003FFF000000000000000000001FE000001FFF000000000000000000001FE0000007FE000000000000000000001FC0000003FC000000000000000000003FC0000001F8000000000000000000003F8000000070000000000000000000001F0000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N10
cycloneive_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = (\iGen|yrow [2] & (\iGen|yrow [0] $ (VCC))) # (!\iGen|yrow [2] & (\iGen|yrow [0] & VCC))
// \inst|Add2~1  = CARRY((\iGen|yrow [2] & \iGen|yrow [0]))

	.dataa(\iGen|yrow [2]),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout(\inst|Add2~1 ));
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6688;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N12
cycloneive_lcell_comb \inst|Add2~2 (
// Equation(s):
// \inst|Add2~2_combout  = (\iGen|yrow [3] & ((\iGen|yrow [1] & (\inst|Add2~1  & VCC)) # (!\iGen|yrow [1] & (!\inst|Add2~1 )))) # (!\iGen|yrow [3] & ((\iGen|yrow [1] & (!\inst|Add2~1 )) # (!\iGen|yrow [1] & ((\inst|Add2~1 ) # (GND)))))
// \inst|Add2~3  = CARRY((\iGen|yrow [3] & (!\iGen|yrow [1] & !\inst|Add2~1 )) # (!\iGen|yrow [3] & ((!\inst|Add2~1 ) # (!\iGen|yrow [1]))))

	.dataa(\iGen|yrow [3]),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~1 ),
	.combout(\inst|Add2~2_combout ),
	.cout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~2 .lut_mask = 16'h9617;
defparam \inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N14
cycloneive_lcell_comb \inst|Add2~4 (
// Equation(s):
// \inst|Add2~4_combout  = ((\iGen|yrow [4] $ (\iGen|yrow [2] $ (!\inst|Add2~3 )))) # (GND)
// \inst|Add2~5  = CARRY((\iGen|yrow [4] & ((\iGen|yrow [2]) # (!\inst|Add2~3 ))) # (!\iGen|yrow [4] & (\iGen|yrow [2] & !\inst|Add2~3 )))

	.dataa(\iGen|yrow [4]),
	.datab(\iGen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~3 ),
	.combout(\inst|Add2~4_combout ),
	.cout(\inst|Add2~5 ));
// synopsys translate_off
defparam \inst|Add2~4 .lut_mask = 16'h698E;
defparam \inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N16
cycloneive_lcell_comb \inst|Add2~6 (
// Equation(s):
// \inst|Add2~6_combout  = (\iGen|yrow [3] & ((\iGen|yrow [5] & (\inst|Add2~5  & VCC)) # (!\iGen|yrow [5] & (!\inst|Add2~5 )))) # (!\iGen|yrow [3] & ((\iGen|yrow [5] & (!\inst|Add2~5 )) # (!\iGen|yrow [5] & ((\inst|Add2~5 ) # (GND)))))
// \inst|Add2~7  = CARRY((\iGen|yrow [3] & (!\iGen|yrow [5] & !\inst|Add2~5 )) # (!\iGen|yrow [3] & ((!\inst|Add2~5 ) # (!\iGen|yrow [5]))))

	.dataa(\iGen|yrow [3]),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~5 ),
	.combout(\inst|Add2~6_combout ),
	.cout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~6 .lut_mask = 16'h9617;
defparam \inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N18
cycloneive_lcell_comb \inst|Add2~8 (
// Equation(s):
// \inst|Add2~8_combout  = ((\iGen|yrow [4] $ (\iGen|yrow [6] $ (!\inst|Add2~7 )))) # (GND)
// \inst|Add2~9  = CARRY((\iGen|yrow [4] & ((\iGen|yrow [6]) # (!\inst|Add2~7 ))) # (!\iGen|yrow [4] & (\iGen|yrow [6] & !\inst|Add2~7 )))

	.dataa(\iGen|yrow [4]),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~7 ),
	.combout(\inst|Add2~8_combout ),
	.cout(\inst|Add2~9 ));
// synopsys translate_off
defparam \inst|Add2~8 .lut_mask = 16'h698E;
defparam \inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N26
cycloneive_lcell_comb \inst|Add2~16 (
// Equation(s):
// \inst|Add2~16_combout  = (\iGen|yrow [8] & (\inst|Add2~15  $ (GND))) # (!\iGen|yrow [8] & (!\inst|Add2~15  & VCC))
// \inst|Add2~17  = CARRY((\iGen|yrow [8] & !\inst|Add2~15 ))

	.dataa(\iGen|yrow [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~15 ),
	.combout(\inst|Add2~16_combout ),
	.cout(\inst|Add2~17 ));
// synopsys translate_off
defparam \inst|Add2~16 .lut_mask = 16'hA50A;
defparam \inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N12
cycloneive_lcell_comb \inst|Add3~10 (
// Equation(s):
// \inst|Add3~10_combout  = (\inst|Add4~10_combout  & ((\inst|Add3~9 ) # (GND))) # (!\inst|Add4~10_combout  & (!\inst|Add3~9 ))
// \inst|Add3~11  = CARRY((\inst|Add4~10_combout ) # (!\inst|Add3~9 ))

	.dataa(gnd),
	.datab(\inst|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~9 ),
	.combout(\inst|Add3~10_combout ),
	.cout(\inst|Add3~11 ));
// synopsys translate_off
defparam \inst|Add3~10 .lut_mask = 16'hC3CF;
defparam \inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N14
cycloneive_lcell_comb \inst|Add3~12 (
// Equation(s):
// \inst|Add3~12_combout  = (\inst|Add4~12_combout  & (\inst|Add3~11  $ (GND))) # (!\inst|Add4~12_combout  & ((GND) # (!\inst|Add3~11 )))
// \inst|Add3~13  = CARRY((!\inst|Add3~11 ) # (!\inst|Add4~12_combout ))

	.dataa(\inst|Add4~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~11 ),
	.combout(\inst|Add3~12_combout ),
	.cout(\inst|Add3~13 ));
// synopsys translate_off
defparam \inst|Add3~12 .lut_mask = 16'hA55F;
defparam \inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N16
cycloneive_lcell_comb \inst|Add3~14 (
// Equation(s):
// \inst|Add3~14_combout  = (\inst|Add4~14_combout  & ((\inst|Add3~13 ) # (GND))) # (!\inst|Add4~14_combout  & (!\inst|Add3~13 ))
// \inst|Add3~15  = CARRY((\inst|Add4~14_combout ) # (!\inst|Add3~13 ))

	.dataa(gnd),
	.datab(\inst|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~13 ),
	.combout(\inst|Add3~14_combout ),
	.cout(\inst|Add3~15 ));
// synopsys translate_off
defparam \inst|Add3~14 .lut_mask = 16'hC3CF;
defparam \inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N20
cycloneive_lcell_comb \inst|Add3~18 (
// Equation(s):
// \inst|Add3~18_combout  = (\inst|Add4~18_combout  & (!\inst|Add3~17 )) # (!\inst|Add4~18_combout  & (\inst|Add3~17  & VCC))
// \inst|Add3~19  = CARRY((\inst|Add4~18_combout  & !\inst|Add3~17 ))

	.dataa(\inst|Add4~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~17 ),
	.combout(\inst|Add3~18_combout ),
	.cout(\inst|Add3~19 ));
// synopsys translate_off
defparam \inst|Add3~18 .lut_mask = 16'h5A0A;
defparam \inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N22
cycloneive_lcell_comb \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = (\inst|Add4~20_combout  & (!\inst|Add3~19  & VCC)) # (!\inst|Add4~20_combout  & (\inst|Add3~19  $ (GND)))
// \inst|Add3~21  = CARRY((!\inst|Add4~20_combout  & !\inst|Add3~19 ))

	.dataa(\inst|Add4~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~19 ),
	.combout(\inst|Add3~20_combout ),
	.cout(\inst|Add3~21 ));
// synopsys translate_off
defparam \inst|Add3~20 .lut_mask = 16'h5A05;
defparam \inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X71_Y22_N2
cycloneive_mac_out \inst|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult1|auto_generated|mac_mult1~dataout ,\inst|Mult1|auto_generated|mac_mult1~13 ,\inst|Mult1|auto_generated|mac_mult1~12 ,\inst|Mult1|auto_generated|mac_mult1~11 ,\inst|Mult1|auto_generated|mac_mult1~10 ,
\inst|Mult1|auto_generated|mac_mult1~9 ,\inst|Mult1|auto_generated|mac_mult1~8 ,\inst|Mult1|auto_generated|mac_mult1~7 ,\inst|Mult1|auto_generated|mac_mult1~6 ,\inst|Mult1|auto_generated|mac_mult1~5 ,\inst|Mult1|auto_generated|mac_mult1~4 ,
\inst|Mult1|auto_generated|mac_mult1~3 ,\inst|Mult1|auto_generated|mac_mult1~2 ,\inst|Mult1|auto_generated|mac_mult1~1 ,\inst|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y21_N2
cycloneive_mac_out \inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult0|auto_generated|mac_mult1~dataout ,
\inst|Mult0|auto_generated|mac_mult1~15 ,\inst|Mult0|auto_generated|mac_mult1~14 ,\inst|Mult0|auto_generated|mac_mult1~13 ,\inst|Mult0|auto_generated|mac_mult1~12 ,\inst|Mult0|auto_generated|mac_mult1~11 ,\inst|Mult0|auto_generated|mac_mult1~10 ,
\inst|Mult0|auto_generated|mac_mult1~9 ,\inst|Mult0|auto_generated|mac_mult1~8 ,\inst|Mult0|auto_generated|mac_mult1~7 ,\inst|Mult0|auto_generated|mac_mult1~6 ,\inst|Mult0|auto_generated|mac_mult1~5 ,\inst|Mult0|auto_generated|mac_mult1~4 ,
\inst|Mult0|auto_generated|mac_mult1~3 ,\inst|Mult0|auto_generated|mac_mult1~2 ,\inst|Mult0|auto_generated|mac_mult1~1 ,\inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
cycloneive_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst|Add1~7_cout )))) # (GND)
// \inst|Add1~9  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst|Add1~7_cout ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  & 
// !\inst|Add1~7_cout )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~7_cout ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'h698E;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
cycloneive_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (\inst|Add1~9  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add1~9 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add1~9 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|Add1~9 ) # (GND)))))
// \inst|Add1~11  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & !\inst|Add1~9 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\inst|Add1~9 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h9617;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N24
cycloneive_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\inst|Add1~11 )))) # (GND)
// \inst|Add1~13  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\inst|Add1~11 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT8  & 
// !\inst|Add1~11 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h698E;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N26
cycloneive_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (\inst|Add1~13  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add1~13 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add1~13 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|Add1~13 ) # (GND)))))
// \inst|Add1~15  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & !\inst|Add1~13 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((!\inst|Add1~13 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout(\inst|Add1~15 ));
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h9617;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N28
cycloneive_lcell_comb \inst|Add1~16 (
// Equation(s):
// \inst|Add1~16_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\inst|Add1~15 )))) # (GND)
// \inst|Add1~17  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\inst|Add1~15 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  & 
// !\inst|Add1~15 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~15 ),
	.combout(\inst|Add1~16_combout ),
	.cout(\inst|Add1~17 ));
// synopsys translate_off
defparam \inst|Add1~16 .lut_mask = 16'h698E;
defparam \inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N30
cycloneive_lcell_comb \inst|Add1~18 (
// Equation(s):
// \inst|Add1~18_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (\inst|Add1~17  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add1~17 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add1~17 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Add1~17 ) # (GND)))))
// \inst|Add1~19  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & !\inst|Add1~17 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\inst|Add1~17 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~17 ),
	.combout(\inst|Add1~18_combout ),
	.cout(\inst|Add1~19 ));
// synopsys translate_off
defparam \inst|Add1~18 .lut_mask = 16'h9617;
defparam \inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneive_lcell_comb \inst|Add1~20 (
// Equation(s):
// \inst|Add1~20_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT12  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\inst|Add1~19 )))) # (GND)
// \inst|Add1~21  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\inst|Add1~19 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT12  & 
// !\inst|Add1~19 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~19 ),
	.combout(\inst|Add1~20_combout ),
	.cout(\inst|Add1~21 ));
// synopsys translate_off
defparam \inst|Add1~20 .lut_mask = 16'h698E;
defparam \inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
cycloneive_lcell_comb \inst|Add1~22 (
// Equation(s):
// \inst|Add1~22_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (\inst|Add1~21  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add1~21 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add1~21 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|Add1~21 ) # (GND)))))
// \inst|Add1~23  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & !\inst|Add1~21 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\inst|Add1~21 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~21 ),
	.combout(\inst|Add1~22_combout ),
	.cout(\inst|Add1~23 ));
// synopsys translate_off
defparam \inst|Add1~22 .lut_mask = 16'h9617;
defparam \inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneive_lcell_comb \inst|Add1~24 (
// Equation(s):
// \inst|Add1~24_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT14  $ (!\inst|Add1~23 )))) # (GND)
// \inst|Add1~25  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ) # (!\inst|Add1~23 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT14  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & 
// !\inst|Add1~23 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~23 ),
	.combout(\inst|Add1~24_combout ),
	.cout(\inst|Add1~25 ));
// synopsys translate_off
defparam \inst|Add1~24 .lut_mask = 16'h698E;
defparam \inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
cycloneive_lcell_comb \inst|Add1~26 (
// Equation(s):
// \inst|Add1~26_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (\inst|Add1~25  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add1~25 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add1~25 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Add1~25 ) # (GND)))))
// \inst|Add1~27  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & !\inst|Add1~25 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((!\inst|Add1~25 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~25 ),
	.combout(\inst|Add1~26_combout ),
	.cout(\inst|Add1~27 ));
// synopsys translate_off
defparam \inst|Add1~26 .lut_mask = 16'h9617;
defparam \inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
cycloneive_lcell_comb \inst|Add1~28 (
// Equation(s):
// \inst|Add1~28_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT16  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\inst|Add1~27 )))) # (GND)
// \inst|Add1~29  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT16  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\inst|Add1~27 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT16  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & 
// !\inst|Add1~27 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~27 ),
	.combout(\inst|Add1~28_combout ),
	.cout(\inst|Add1~29 ));
// synopsys translate_off
defparam \inst|Add1~28 .lut_mask = 16'h698E;
defparam \inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneive_lcell_comb \inst|Add1~30 (
// Equation(s):
// \inst|Add1~30_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (\inst|Add1~29  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add1~29 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add1~29 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|Add1~29 ) # (GND)))))
// \inst|Add1~31  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & !\inst|Add1~29 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((!\inst|Add1~29 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~29 ),
	.combout(\inst|Add1~30_combout ),
	.cout(\inst|Add1~31 ));
// synopsys translate_off
defparam \inst|Add1~30 .lut_mask = 16'h9617;
defparam \inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneive_lcell_comb \inst|Add1~32 (
// Equation(s):
// \inst|Add1~32_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  $ (!\inst|Add1~31 )))) # (GND)
// \inst|Add1~33  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ) # (!\inst|Add1~31 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// !\inst|Add1~31 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~31 ),
	.combout(\inst|Add1~32_combout ),
	.cout(\inst|Add1~33 ));
// synopsys translate_off
defparam \inst|Add1~32 .lut_mask = 16'h698E;
defparam \inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N12
cycloneive_lcell_comb \iGen|Add0~4 (
// Equation(s):
// \iGen|Add0~4_combout  = (\iGen|horizontal [2] & (\iGen|Add0~3  $ (GND))) # (!\iGen|horizontal [2] & (!\iGen|Add0~3  & VCC))
// \iGen|Add0~5  = CARRY((\iGen|horizontal [2] & !\iGen|Add0~3 ))

	.dataa(gnd),
	.datab(\iGen|horizontal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~3 ),
	.combout(\iGen|Add0~4_combout ),
	.cout(\iGen|Add0~5 ));
// synopsys translate_off
defparam \iGen|Add0~4 .lut_mask = 16'hC30C;
defparam \iGen|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N14
cycloneive_lcell_comb \iGen|Add0~6 (
// Equation(s):
// \iGen|Add0~6_combout  = (\iGen|horizontal [3] & (!\iGen|Add0~5 )) # (!\iGen|horizontal [3] & ((\iGen|Add0~5 ) # (GND)))
// \iGen|Add0~7  = CARRY((!\iGen|Add0~5 ) # (!\iGen|horizontal [3]))

	.dataa(\iGen|horizontal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~5 ),
	.combout(\iGen|Add0~6_combout ),
	.cout(\iGen|Add0~7 ));
// synopsys translate_off
defparam \iGen|Add0~6 .lut_mask = 16'h5A5F;
defparam \iGen|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \iGen|Add1~0 (
// Equation(s):
// \iGen|Add1~0_combout  = \iGen|yrow [0] $ (VCC)
// \iGen|Add1~1  = CARRY(\iGen|yrow [0])

	.dataa(gnd),
	.datab(\iGen|yrow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iGen|Add1~0_combout ),
	.cout(\iGen|Add1~1 ));
// synopsys translate_off
defparam \iGen|Add1~0 .lut_mask = 16'h33CC;
defparam \iGen|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N0
cycloneive_lcell_comb \inst|LessThan15~0 (
// Equation(s):
// \inst|LessThan15~0_combout  = (\iGen|xcolumn[1]~_Duplicate_2_q ) # ((\iGen|xcolumn[0]~_Duplicate_2_q ) # (\inst|Add5~2_combout ))

	.dataa(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.datad(\inst|Add5~2_combout ),
	.cin(gnd),
	.combout(\inst|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan15~0 .lut_mask = 16'hFFFA;
defparam \inst|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N0
cycloneive_lcell_comb \inst|LessThan13~0 (
// Equation(s):
// \inst|LessThan13~0_combout  = (!\inst|Add1~10_combout  & !\inst|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~10_combout ),
	.datad(\inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~0 .lut_mask = 16'h000F;
defparam \inst|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N10
cycloneive_lcell_comb \inst|LessThan13~1 (
// Equation(s):
// \inst|LessThan13~1_combout  = (!\inst|Add1~16_combout  & (!\inst|Add1~12_combout  & (!\inst|Add1~14_combout  & \inst|LessThan13~0_combout )))

	.dataa(\inst|Add1~16_combout ),
	.datab(\inst|Add1~12_combout ),
	.datac(\inst|Add1~14_combout ),
	.datad(\inst|LessThan13~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~1 .lut_mask = 16'h0100;
defparam \inst|LessThan13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N30
cycloneive_lcell_comb \inst|LessThan13~2 (
// Equation(s):
// \inst|LessThan13~2_combout  = (\inst|LessThan13~1_combout ) # (((!\inst|Add1~22_combout ) # (!\inst|Add1~18_combout )) # (!\inst|Add1~20_combout ))

	.dataa(\inst|LessThan13~1_combout ),
	.datab(\inst|Add1~20_combout ),
	.datac(\inst|Add1~18_combout ),
	.datad(\inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~2 .lut_mask = 16'hBFFF;
defparam \inst|LessThan13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneive_lcell_comb \inst|LessThan13~3 (
// Equation(s):
// \inst|LessThan13~3_combout  = (\inst|LessThan13~2_combout  & (!\inst|Add1~28_combout  & (!\inst|Add1~24_combout  & !\inst|Add1~26_combout )))

	.dataa(\inst|LessThan13~2_combout ),
	.datab(\inst|Add1~28_combout ),
	.datac(\inst|Add1~24_combout ),
	.datad(\inst|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~3 .lut_mask = 16'h0002;
defparam \inst|LessThan13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
cycloneive_lcell_comb \inst|LessThan13~4 (
// Equation(s):
// \inst|LessThan13~4_combout  = (!\inst|Add1~30_combout  & (\inst|LessThan13~3_combout  & !\inst|Add1~32_combout ))

	.dataa(\inst|Add1~30_combout ),
	.datab(\inst|LessThan13~3_combout ),
	.datac(gnd),
	.datad(\inst|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~4 .lut_mask = 16'h0044;
defparam \inst|LessThan13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N19
dffeas \iGen|horizontal[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[3] .is_wysiwyg = "true";
defparam \iGen|horizontal[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N31
dffeas \iGen|horizontal[6] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[6] .is_wysiwyg = "true";
defparam \iGen|horizontal[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N9
dffeas \iGen|horizontal[7] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[7] .is_wysiwyg = "true";
defparam \iGen|horizontal[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N30
cycloneive_lcell_comb \iGen|LessThan0~2 (
// Equation(s):
// \iGen|LessThan0~2_combout  = (!\iGen|horizontal [6] & (!\iGen|horizontal [5] & (!\iGen|horizontal [8] & !\iGen|horizontal [7])))

	.dataa(\iGen|horizontal [6]),
	.datab(\iGen|horizontal [5]),
	.datac(\iGen|horizontal [8]),
	.datad(\iGen|horizontal [7]),
	.cin(gnd),
	.combout(\iGen|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~2 .lut_mask = 16'h0001;
defparam \iGen|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N14
cycloneive_lcell_comb \inst|Add8~15 (
// Equation(s):
// \inst|Add8~15_combout  = (\inst|LSPflag:romID[1]~2_combout  & (\iGen|xcolumn[6]~_Duplicate_2_q  $ (((\iGen|xcolumn[5]~_Duplicate_2_q ))))) # (!\inst|LSPflag:romID[1]~2_combout  & (((\iGen|yrow [6]))))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~15 .lut_mask = 16'h5ACC;
defparam \inst|Add8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N16
cycloneive_lcell_comb \inst|Add8~16 (
// Equation(s):
// \inst|Add8~16_combout  = (\inst|LSPflag:romID[1]~2_combout  & ((\iGen|xcolumn[5]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [5]))

	.dataa(gnd),
	.datab(\iGen|yrow [5]),
	.datac(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~16 .lut_mask = 16'hF0CC;
defparam \inst|Add8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N24
cycloneive_lcell_comb \inst|Add8~17 (
// Equation(s):
// \inst|Add8~17_combout  = (\inst|LSPflag:romID[1]~2_combout  & ((!\iGen|xcolumn[4]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [4]))

	.dataa(gnd),
	.datab(\iGen|yrow [4]),
	.datac(\iGen|xcolumn[4]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~17 .lut_mask = 16'h0FCC;
defparam \inst|Add8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N26
cycloneive_lcell_comb \inst|Add8~18 (
// Equation(s):
// \inst|Add8~18_combout  = (\inst|LSPflag:romID[1]~2_combout  & (!\iGen|xcolumn[3]~_Duplicate_2_q )) # (!\inst|LSPflag:romID[1]~2_combout  & ((\iGen|yrow [3])))

	.dataa(\iGen|xcolumn[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(\iGen|yrow [3]),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~18 .lut_mask = 16'h55F0;
defparam \inst|Add8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N6
cycloneive_lcell_comb \inst|Add10~0 (
// Equation(s):
// \inst|Add10~0_combout  = \iGen|yrow [9] $ (((\iGen|yrow [8] & ((\iGen|yrow [7]) # (\iGen|yrow [6])))))

	.dataa(\iGen|yrow [7]),
	.datab(\iGen|yrow [8]),
	.datac(\iGen|yrow [9]),
	.datad(\iGen|yrow [6]),
	.cin(gnd),
	.combout(\inst|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~0 .lut_mask = 16'h3C78;
defparam \inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N0
cycloneive_lcell_comb \inst|Add7~0 (
// Equation(s):
// \inst|Add7~0_combout  = \iGen|xcolumn[9]~_Duplicate_2_q  $ (((\iGen|xcolumn[6]~_Duplicate_2_q ) # ((\iGen|xcolumn[7]~_Duplicate_2_q ) # (\iGen|xcolumn[8]~_Duplicate_2_q ))))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datac(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datad(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add7~0 .lut_mask = 16'h0F1E;
defparam \inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N30
cycloneive_lcell_comb \inst|Add8~19 (
// Equation(s):
// \inst|Add8~19_combout  = (\inst|LSPflag:romID[1]~2_combout  & (\inst|Add10~0_combout )) # (!\inst|LSPflag:romID[1]~2_combout  & ((\inst|Add7~0_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(gnd),
	.datac(\inst|Add10~0_combout ),
	.datad(\inst|Add7~0_combout ),
	.cin(gnd),
	.combout(\inst|Add8~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~19 .lut_mask = 16'hF5A0;
defparam \inst|Add8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N10
cycloneive_lcell_comb \inst|Add8~21 (
// Equation(s):
// \inst|Add8~21_combout  = (!\inst|LSPflag:romID[1]~2_combout  & (\iGen|xcolumn[8]~_Duplicate_2_q  $ (((!\iGen|xcolumn[6]~_Duplicate_2_q  & !\iGen|xcolumn[7]~_Duplicate_2_q )))))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\inst|LSPflag:romID[1]~2_combout ),
	.datac(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datad(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add8~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~21 .lut_mask = 16'h3201;
defparam \inst|Add8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N12
cycloneive_lcell_comb \inst|Add8~23 (
// Equation(s):
// \inst|Add8~23_combout  = (\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [6] $ ((\iGen|yrow [7])))) # (!\inst|LSPflag:romID[1]~2_combout  & (((\inst|LSPflag~1_combout ))))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|yrow [7]),
	.datad(\inst|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~23 .lut_mask = 16'h7D28;
defparam \inst|Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N18
cycloneive_lcell_comb \iGen|horizontal~2 (
// Equation(s):
// \iGen|horizontal~2_combout  = (\iGen|Add0~6_combout  & !\iGen|LessThan0~3_combout )

	.dataa(\iGen|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~2 .lut_mask = 16'h00AA;
defparam \iGen|horizontal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N30
cycloneive_lcell_comb \iGen|horizontal~6 (
// Equation(s):
// \iGen|horizontal~6_combout  = (\iGen|Add0~12_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|Add0~12_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~6_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~6 .lut_mask = 16'h00F0;
defparam \iGen|horizontal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N8
cycloneive_lcell_comb \iGen|horizontal~7 (
// Equation(s):
// \iGen|horizontal~7_combout  = (\iGen|Add0~14_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\iGen|Add0~14_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~7_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~7 .lut_mask = 16'h00CC;
defparam \iGen|horizontal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \LCD_CLK~output (
	.i(\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_CLK),
	.obar());
// synopsys translate_off
defparam \LCD_CLK~output .bus_hold = "false";
defparam \LCD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \LCD_DEN~output (
	.i(\iReg|LCD_DEN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DEN),
	.obar());
// synopsys translate_off
defparam \LCD_DEN~output .bus_hold = "false";
defparam \LCD_DEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \LCD_DIM~output (
	.i(\iReg|LCD_DIM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DIM),
	.obar());
// synopsys translate_off
defparam \LCD_DIM~output .bus_hold = "false";
defparam \LCD_DIM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \LCD_B[5]~output (
	.i(\iReg|LCD_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[5]),
	.obar());
// synopsys translate_off
defparam \LCD_B[5]~output .bus_hold = "false";
defparam \LCD_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \LCD_B[4]~output (
	.i(\iReg|LCD_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[4]),
	.obar());
// synopsys translate_off
defparam \LCD_B[4]~output .bus_hold = "false";
defparam \LCD_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \LCD_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[3]),
	.obar());
// synopsys translate_off
defparam \LCD_B[3]~output .bus_hold = "false";
defparam \LCD_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \LCD_B[2]~output (
	.i(\iReg|LCD_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[2]),
	.obar());
// synopsys translate_off
defparam \LCD_B[2]~output .bus_hold = "false";
defparam \LCD_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \LCD_B[1]~output (
	.i(\iReg|LCD_B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[1]),
	.obar());
// synopsys translate_off
defparam \LCD_B[1]~output .bus_hold = "false";
defparam \LCD_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \LCD_B[0]~output (
	.i(\iReg|LCD_B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_B[0]),
	.obar());
// synopsys translate_off
defparam \LCD_B[0]~output .bus_hold = "false";
defparam \LCD_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \LCD_G[5]~output (
	.i(\iReg|LCD_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[5]),
	.obar());
// synopsys translate_off
defparam \LCD_G[5]~output .bus_hold = "false";
defparam \LCD_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \LCD_G[4]~output (
	.i(\iReg|LCD_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[4]),
	.obar());
// synopsys translate_off
defparam \LCD_G[4]~output .bus_hold = "false";
defparam \LCD_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \LCD_G[3]~output (
	.i(\iReg|LCD_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[3]),
	.obar());
// synopsys translate_off
defparam \LCD_G[3]~output .bus_hold = "false";
defparam \LCD_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \LCD_G[2]~output (
	.i(\iReg|LCD_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[2]),
	.obar());
// synopsys translate_off
defparam \LCD_G[2]~output .bus_hold = "false";
defparam \LCD_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \LCD_G[1]~output (
	.i(\iReg|LCD_G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[1]),
	.obar());
// synopsys translate_off
defparam \LCD_G[1]~output .bus_hold = "false";
defparam \LCD_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \LCD_G[0]~output (
	.i(\iReg|LCD_G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_G[0]),
	.obar());
// synopsys translate_off
defparam \LCD_G[0]~output .bus_hold = "false";
defparam \LCD_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \LCD_R[5]~output (
	.i(\iReg|LCD_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[5]),
	.obar());
// synopsys translate_off
defparam \LCD_R[5]~output .bus_hold = "false";
defparam \LCD_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \LCD_R[4]~output (
	.i(\iReg|LCD_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[4]),
	.obar());
// synopsys translate_off
defparam \LCD_R[4]~output .bus_hold = "false";
defparam \LCD_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \LCD_R[3]~output (
	.i(\iReg|LCD_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[3]),
	.obar());
// synopsys translate_off
defparam \LCD_R[3]~output .bus_hold = "false";
defparam \LCD_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \LCD_R[2]~output (
	.i(\iReg|LCD_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[2]),
	.obar());
// synopsys translate_off
defparam \LCD_R[2]~output .bus_hold = "false";
defparam \LCD_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \LCD_R[1]~output (
	.i(\iReg|LCD_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[1]),
	.obar());
// synopsys translate_off
defparam \LCD_R[1]~output .bus_hold = "false";
defparam \LCD_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \LCD_R[0]~output (
	.i(\iReg|LCD_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_R[0]),
	.obar());
// synopsys translate_off
defparam \LCD_R[0]~output .bus_hold = "false";
defparam \LCD_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \iGen|ipll|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[0]~input_o ),
	.pfdena(vcc),
	.fbin(\iGen|ipll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\iGen|ipll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\iGen|ipll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_high = 7;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_divide_by = 49;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 39;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .m = 78;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .n = 7;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6204;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 224;
defparam \iGen|ipll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X74_Y22_N27
dffeas \iGen|yrow[9] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|vertical~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[9] .is_wysiwyg = "true";
defparam \iGen|yrow[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N20
cycloneive_lcell_comb \iGen|horizontal~3 (
// Equation(s):
// \iGen|horizontal~3_combout  = (\iGen|Add0~4_combout  & !\iGen|LessThan0~3_combout )

	.dataa(\iGen|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~3 .lut_mask = 16'h00AA;
defparam \iGen|horizontal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N21
dffeas \iGen|horizontal[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[2] .is_wysiwyg = "true";
defparam \iGen|horizontal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N8
cycloneive_lcell_comb \iGen|Add0~0 (
// Equation(s):
// \iGen|Add0~0_combout  = \iGen|horizontal [0] $ (VCC)
// \iGen|Add0~1  = CARRY(\iGen|horizontal [0])

	.dataa(gnd),
	.datab(\iGen|horizontal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iGen|Add0~0_combout ),
	.cout(\iGen|Add0~1 ));
// synopsys translate_off
defparam \iGen|Add0~0 .lut_mask = 16'h33CC;
defparam \iGen|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N0
cycloneive_lcell_comb \iGen|horizontal~5 (
// Equation(s):
// \iGen|horizontal~5_combout  = (\iGen|Add0~0_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|Add0~0_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~5_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~5 .lut_mask = 16'h00F0;
defparam \iGen|horizontal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y20_N1
dffeas \iGen|horizontal[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[0] .is_wysiwyg = "true";
defparam \iGen|horizontal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N10
cycloneive_lcell_comb \iGen|Add0~2 (
// Equation(s):
// \iGen|Add0~2_combout  = (\iGen|horizontal [1] & (!\iGen|Add0~1 )) # (!\iGen|horizontal [1] & ((\iGen|Add0~1 ) # (GND)))
// \iGen|Add0~3  = CARRY((!\iGen|Add0~1 ) # (!\iGen|horizontal [1]))

	.dataa(\iGen|horizontal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~1 ),
	.combout(\iGen|Add0~2_combout ),
	.cout(\iGen|Add0~3 ));
// synopsys translate_off
defparam \iGen|Add0~2 .lut_mask = 16'h5A5F;
defparam \iGen|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N16
cycloneive_lcell_comb \iGen|Add0~8 (
// Equation(s):
// \iGen|Add0~8_combout  = (\iGen|horizontal [4] & (\iGen|Add0~7  $ (GND))) # (!\iGen|horizontal [4] & (!\iGen|Add0~7  & VCC))
// \iGen|Add0~9  = CARRY((\iGen|horizontal [4] & !\iGen|Add0~7 ))

	.dataa(gnd),
	.datab(\iGen|horizontal [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~7 ),
	.combout(\iGen|Add0~8_combout ),
	.cout(\iGen|Add0~9 ));
// synopsys translate_off
defparam \iGen|Add0~8 .lut_mask = 16'hC30C;
defparam \iGen|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N16
cycloneive_lcell_comb \iGen|horizontal~1 (
// Equation(s):
// \iGen|horizontal~1_combout  = (\iGen|Add0~8_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|Add0~8_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~1 .lut_mask = 16'h00F0;
defparam \iGen|horizontal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N17
dffeas \iGen|horizontal[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[4] .is_wysiwyg = "true";
defparam \iGen|horizontal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N18
cycloneive_lcell_comb \iGen|Add0~10 (
// Equation(s):
// \iGen|Add0~10_combout  = (\iGen|horizontal [5] & (!\iGen|Add0~9 )) # (!\iGen|horizontal [5] & ((\iGen|Add0~9 ) # (GND)))
// \iGen|Add0~11  = CARRY((!\iGen|Add0~9 ) # (!\iGen|horizontal [5]))

	.dataa(gnd),
	.datab(\iGen|horizontal [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~9 ),
	.combout(\iGen|Add0~10_combout ),
	.cout(\iGen|Add0~11 ));
// synopsys translate_off
defparam \iGen|Add0~10 .lut_mask = 16'h3C3F;
defparam \iGen|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N28
cycloneive_lcell_comb \iGen|horizontal~0 (
// Equation(s):
// \iGen|horizontal~0_combout  = (\iGen|Add0~10_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\iGen|Add0~10_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~0 .lut_mask = 16'h00CC;
defparam \iGen|horizontal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N29
dffeas \iGen|horizontal[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[5] .is_wysiwyg = "true";
defparam \iGen|horizontal[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N20
cycloneive_lcell_comb \iGen|Add0~12 (
// Equation(s):
// \iGen|Add0~12_combout  = (\iGen|horizontal [6] & (\iGen|Add0~11  $ (GND))) # (!\iGen|horizontal [6] & (!\iGen|Add0~11  & VCC))
// \iGen|Add0~13  = CARRY((\iGen|horizontal [6] & !\iGen|Add0~11 ))

	.dataa(\iGen|horizontal [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~11 ),
	.combout(\iGen|Add0~12_combout ),
	.cout(\iGen|Add0~13 ));
// synopsys translate_off
defparam \iGen|Add0~12 .lut_mask = 16'hA50A;
defparam \iGen|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N22
cycloneive_lcell_comb \iGen|Add0~14 (
// Equation(s):
// \iGen|Add0~14_combout  = (\iGen|horizontal [7] & (!\iGen|Add0~13 )) # (!\iGen|horizontal [7] & ((\iGen|Add0~13 ) # (GND)))
// \iGen|Add0~15  = CARRY((!\iGen|Add0~13 ) # (!\iGen|horizontal [7]))

	.dataa(\iGen|horizontal [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~13 ),
	.combout(\iGen|Add0~14_combout ),
	.cout(\iGen|Add0~15 ));
// synopsys translate_off
defparam \iGen|Add0~14 .lut_mask = 16'h5A5F;
defparam \iGen|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N24
cycloneive_lcell_comb \iGen|Add0~16 (
// Equation(s):
// \iGen|Add0~16_combout  = (\iGen|horizontal [8] & (\iGen|Add0~15  $ (GND))) # (!\iGen|horizontal [8] & (!\iGen|Add0~15  & VCC))
// \iGen|Add0~17  = CARRY((\iGen|horizontal [8] & !\iGen|Add0~15 ))

	.dataa(gnd),
	.datab(\iGen|horizontal [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~15 ),
	.combout(\iGen|Add0~16_combout ),
	.cout(\iGen|Add0~17 ));
// synopsys translate_off
defparam \iGen|Add0~16 .lut_mask = 16'hC30C;
defparam \iGen|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N18
cycloneive_lcell_comb \iGen|horizontal~8 (
// Equation(s):
// \iGen|horizontal~8_combout  = (\iGen|Add0~16_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|Add0~16_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~8_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~8 .lut_mask = 16'h00F0;
defparam \iGen|horizontal~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N19
dffeas \iGen|horizontal[8] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[8] .is_wysiwyg = "true";
defparam \iGen|horizontal[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N26
cycloneive_lcell_comb \iGen|Add0~18 (
// Equation(s):
// \iGen|Add0~18_combout  = (\iGen|horizontal [9] & (!\iGen|Add0~17 )) # (!\iGen|horizontal [9] & ((\iGen|Add0~17 ) # (GND)))
// \iGen|Add0~19  = CARRY((!\iGen|Add0~17 ) # (!\iGen|horizontal [9]))

	.dataa(\iGen|horizontal [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add0~17 ),
	.combout(\iGen|Add0~18_combout ),
	.cout(\iGen|Add0~19 ));
// synopsys translate_off
defparam \iGen|Add0~18 .lut_mask = 16'h5A5F;
defparam \iGen|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N22
cycloneive_lcell_comb \iGen|horizontal~9 (
// Equation(s):
// \iGen|horizontal~9_combout  = (\iGen|Add0~18_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\iGen|Add0~18_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~9_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~9 .lut_mask = 16'h00CC;
defparam \iGen|horizontal~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N23
dffeas \iGen|horizontal[9] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[9] .is_wysiwyg = "true";
defparam \iGen|horizontal[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N30
cycloneive_lcell_comb \iGen|horizontal~4 (
// Equation(s):
// \iGen|horizontal~4_combout  = (\iGen|Add0~2_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|Add0~2_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~4_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~4 .lut_mask = 16'h00F0;
defparam \iGen|horizontal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N31
dffeas \iGen|horizontal[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[1] .is_wysiwyg = "true";
defparam \iGen|horizontal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N2
cycloneive_lcell_comb \iGen|LessThan0~0 (
// Equation(s):
// \iGen|LessThan0~0_combout  = (!\iGen|horizontal [0]) # (!\iGen|horizontal [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|horizontal [1]),
	.datad(\iGen|horizontal [0]),
	.cin(gnd),
	.combout(\iGen|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~0 .lut_mask = 16'h0FFF;
defparam \iGen|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N4
cycloneive_lcell_comb \iGen|LessThan0~1 (
// Equation(s):
// \iGen|LessThan0~1_combout  = ((\iGen|LessThan0~0_combout ) # ((!\iGen|horizontal [2]) # (!\iGen|horizontal [4]))) # (!\iGen|horizontal [3])

	.dataa(\iGen|horizontal [3]),
	.datab(\iGen|LessThan0~0_combout ),
	.datac(\iGen|horizontal [4]),
	.datad(\iGen|horizontal [2]),
	.cin(gnd),
	.combout(\iGen|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~1 .lut_mask = 16'hDFFF;
defparam \iGen|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N28
cycloneive_lcell_comb \iGen|Add0~20 (
// Equation(s):
// \iGen|Add0~20_combout  = \iGen|Add0~19  $ (!\iGen|horizontal [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|horizontal [10]),
	.cin(\iGen|Add0~19 ),
	.combout(\iGen|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add0~20 .lut_mask = 16'hF00F;
defparam \iGen|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N0
cycloneive_lcell_comb \iGen|horizontal~10 (
// Equation(s):
// \iGen|horizontal~10_combout  = (\iGen|Add0~20_combout  & !\iGen|LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|horizontal~10_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|horizontal~10 .lut_mask = 16'h00F0;
defparam \iGen|horizontal~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N1
dffeas \iGen|horizontal[10] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|horizontal~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|horizontal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|horizontal[10] .is_wysiwyg = "true";
defparam \iGen|horizontal[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N6
cycloneive_lcell_comb \iGen|LessThan0~3 (
// Equation(s):
// \iGen|LessThan0~3_combout  = (\iGen|horizontal [10] & (((\iGen|horizontal [9]) # (!\iGen|LessThan0~1_combout )) # (!\iGen|LessThan0~2_combout )))

	.dataa(\iGen|LessThan0~2_combout ),
	.datab(\iGen|horizontal [9]),
	.datac(\iGen|LessThan0~1_combout ),
	.datad(\iGen|horizontal [10]),
	.cin(gnd),
	.combout(\iGen|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan0~3 .lut_mask = 16'hDF00;
defparam \iGen|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \iGen|Add1~22 (
// Equation(s):
// \iGen|Add1~22_combout  = (\iGen|Add1~0_combout  & \iGen|LessThan1~2_combout )

	.dataa(\iGen|Add1~0_combout ),
	.datab(gnd),
	.datac(\iGen|LessThan1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~22 .lut_mask = 16'hA0A0;
defparam \iGen|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N1
dffeas \iGen|yrow[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iGen|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[0] .is_wysiwyg = "true";
defparam \iGen|yrow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \iGen|Add1~2 (
// Equation(s):
// \iGen|Add1~2_combout  = (\iGen|yrow [1] & (!\iGen|Add1~1 )) # (!\iGen|yrow [1] & ((\iGen|Add1~1 ) # (GND)))
// \iGen|Add1~3  = CARRY((!\iGen|Add1~1 ) # (!\iGen|yrow [1]))

	.dataa(\iGen|yrow [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~1 ),
	.combout(\iGen|Add1~2_combout ),
	.cout(\iGen|Add1~3 ));
// synopsys translate_off
defparam \iGen|Add1~2 .lut_mask = 16'h5A5F;
defparam \iGen|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \iGen|Add1~4 (
// Equation(s):
// \iGen|Add1~4_combout  = (\iGen|yrow [2] & (\iGen|Add1~3  $ (GND))) # (!\iGen|yrow [2] & (!\iGen|Add1~3  & VCC))
// \iGen|Add1~5  = CARRY((\iGen|yrow [2] & !\iGen|Add1~3 ))

	.dataa(gnd),
	.datab(\iGen|yrow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~3 ),
	.combout(\iGen|Add1~4_combout ),
	.cout(\iGen|Add1~5 ));
// synopsys translate_off
defparam \iGen|Add1~4 .lut_mask = 16'hC30C;
defparam \iGen|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \iGen|Add1~20 (
// Equation(s):
// \iGen|Add1~20_combout  = (\iGen|Add1~4_combout  & \iGen|LessThan1~2_combout )

	.dataa(gnd),
	.datab(\iGen|Add1~4_combout ),
	.datac(\iGen|LessThan1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~20 .lut_mask = 16'hC0C0;
defparam \iGen|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N5
dffeas \iGen|yrow[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iGen|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[2] .is_wysiwyg = "true";
defparam \iGen|yrow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \iGen|Add1~6 (
// Equation(s):
// \iGen|Add1~6_combout  = (\iGen|yrow [3] & (!\iGen|Add1~5 )) # (!\iGen|yrow [3] & ((\iGen|Add1~5 ) # (GND)))
// \iGen|Add1~7  = CARRY((!\iGen|Add1~5 ) # (!\iGen|yrow [3]))

	.dataa(\iGen|yrow [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~5 ),
	.combout(\iGen|Add1~6_combout ),
	.cout(\iGen|Add1~7 ));
// synopsys translate_off
defparam \iGen|Add1~6 .lut_mask = 16'h5A5F;
defparam \iGen|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \iGen|Add1~8 (
// Equation(s):
// \iGen|Add1~8_combout  = (\iGen|yrow [4] & (\iGen|Add1~7  $ (GND))) # (!\iGen|yrow [4] & (!\iGen|Add1~7  & VCC))
// \iGen|Add1~9  = CARRY((\iGen|yrow [4] & !\iGen|Add1~7 ))

	.dataa(gnd),
	.datab(\iGen|yrow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~7 ),
	.combout(\iGen|Add1~8_combout ),
	.cout(\iGen|Add1~9 ));
// synopsys translate_off
defparam \iGen|Add1~8 .lut_mask = 16'hC30C;
defparam \iGen|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \iGen|vertical~1 (
// Equation(s):
// \iGen|vertical~1_combout  = (\iGen|LessThan0~3_combout  & (\iGen|LessThan1~2_combout  & ((\iGen|Add1~8_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|yrow [4]))))

	.dataa(\iGen|LessThan1~2_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|yrow [4]),
	.datad(\iGen|Add1~8_combout ),
	.cin(gnd),
	.combout(\iGen|vertical~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~1 .lut_mask = 16'hB830;
defparam \iGen|vertical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N9
dffeas \iGen|yrow[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|vertical~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[4] .is_wysiwyg = "true";
defparam \iGen|yrow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \iGen|Add1~10 (
// Equation(s):
// \iGen|Add1~10_combout  = (\iGen|yrow [5] & (!\iGen|Add1~9 )) # (!\iGen|yrow [5] & ((\iGen|Add1~9 ) # (GND)))
// \iGen|Add1~11  = CARRY((!\iGen|Add1~9 ) # (!\iGen|yrow [5]))

	.dataa(\iGen|yrow [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~9 ),
	.combout(\iGen|Add1~10_combout ),
	.cout(\iGen|Add1~11 ));
// synopsys translate_off
defparam \iGen|Add1~10 .lut_mask = 16'h5A5F;
defparam \iGen|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \iGen|Add1~12 (
// Equation(s):
// \iGen|Add1~12_combout  = (\iGen|yrow [6] & (\iGen|Add1~11  $ (GND))) # (!\iGen|yrow [6] & (!\iGen|Add1~11  & VCC))
// \iGen|Add1~13  = CARRY((\iGen|yrow [6] & !\iGen|Add1~11 ))

	.dataa(\iGen|yrow [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~11 ),
	.combout(\iGen|Add1~12_combout ),
	.cout(\iGen|Add1~13 ));
// synopsys translate_off
defparam \iGen|Add1~12 .lut_mask = 16'hA50A;
defparam \iGen|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \iGen|Add1~14 (
// Equation(s):
// \iGen|Add1~14_combout  = (\iGen|yrow [7] & (!\iGen|Add1~13 )) # (!\iGen|yrow [7] & ((\iGen|Add1~13 ) # (GND)))
// \iGen|Add1~15  = CARRY((!\iGen|Add1~13 ) # (!\iGen|yrow [7]))

	.dataa(gnd),
	.datab(\iGen|yrow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~13 ),
	.combout(\iGen|Add1~14_combout ),
	.cout(\iGen|Add1~15 ));
// synopsys translate_off
defparam \iGen|Add1~14 .lut_mask = 16'h3C3F;
defparam \iGen|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N30
cycloneive_lcell_comb \iGen|vertical~4 (
// Equation(s):
// \iGen|vertical~4_combout  = (\iGen|LessThan0~3_combout  & (\iGen|LessThan1~2_combout  & ((\iGen|Add1~14_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|yrow [7]))))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|LessThan1~2_combout ),
	.datac(\iGen|yrow [7]),
	.datad(\iGen|Add1~14_combout ),
	.cin(gnd),
	.combout(\iGen|vertical~4_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~4 .lut_mask = 16'hD850;
defparam \iGen|vertical~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N31
dffeas \iGen|yrow[7] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|vertical~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[7] .is_wysiwyg = "true";
defparam \iGen|yrow[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \iGen|Add1~16 (
// Equation(s):
// \iGen|Add1~16_combout  = (\iGen|yrow [8] & (\iGen|Add1~15  $ (GND))) # (!\iGen|yrow [8] & (!\iGen|Add1~15  & VCC))
// \iGen|Add1~17  = CARRY((\iGen|yrow [8] & !\iGen|Add1~15 ))

	.dataa(gnd),
	.datab(\iGen|yrow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iGen|Add1~15 ),
	.combout(\iGen|Add1~16_combout ),
	.cout(\iGen|Add1~17 ));
// synopsys translate_off
defparam \iGen|Add1~16 .lut_mask = 16'hC30C;
defparam \iGen|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N28
cycloneive_lcell_comb \iGen|vertical~5 (
// Equation(s):
// \iGen|vertical~5_combout  = (\iGen|LessThan0~3_combout  & (\iGen|LessThan1~2_combout  & ((\iGen|Add1~16_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|yrow [8]))))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|LessThan1~2_combout ),
	.datac(\iGen|yrow [8]),
	.datad(\iGen|Add1~16_combout ),
	.cin(gnd),
	.combout(\iGen|vertical~5_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~5 .lut_mask = 16'hD850;
defparam \iGen|vertical~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N29
dffeas \iGen|yrow[8] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|vertical~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[8] .is_wysiwyg = "true";
defparam \iGen|yrow[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N16
cycloneive_lcell_comb \iGen|vertical~3 (
// Equation(s):
// \iGen|vertical~3_combout  = (\iGen|LessThan0~3_combout  & (((\iGen|LessThan1~2_combout  & \iGen|Add1~12_combout )))) # (!\iGen|LessThan0~3_combout  & (\iGen|yrow [6]))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|LessThan1~2_combout ),
	.datad(\iGen|Add1~12_combout ),
	.cin(gnd),
	.combout(\iGen|vertical~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~3 .lut_mask = 16'hE444;
defparam \iGen|vertical~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N25
dffeas \iGen|yrow[6] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|vertical~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[6] .is_wysiwyg = "true";
defparam \iGen|yrow[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N6
cycloneive_lcell_comb \iGen|Add1~21 (
// Equation(s):
// \iGen|Add1~21_combout  = (\iGen|LessThan1~2_combout  & \iGen|Add1~2_combout )

	.dataa(\iGen|LessThan1~2_combout ),
	.datab(gnd),
	.datac(\iGen|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~21 .lut_mask = 16'hA0A0;
defparam \iGen|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N7
dffeas \iGen|yrow[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iGen|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[1] .is_wysiwyg = "true";
defparam \iGen|yrow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \iGen|vertical~0 (
// Equation(s):
// \iGen|vertical~0_combout  = (\iGen|LessThan0~3_combout  & (\iGen|LessThan1~2_combout  & ((\iGen|Add1~6_combout )))) # (!\iGen|LessThan0~3_combout  & (((\iGen|yrow [3]))))

	.dataa(\iGen|LessThan1~2_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|yrow [3]),
	.datad(\iGen|Add1~6_combout ),
	.cin(gnd),
	.combout(\iGen|vertical~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~0 .lut_mask = 16'hB830;
defparam \iGen|vertical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N11
dffeas \iGen|yrow[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|vertical~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[3] .is_wysiwyg = "true";
defparam \iGen|yrow[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N0
cycloneive_lcell_comb \iGen|LessThan1~0 (
// Equation(s):
// \iGen|LessThan1~0_combout  = (!\iGen|yrow [2] & (!\iGen|yrow [3] & ((!\iGen|yrow [0]) # (!\iGen|yrow [1]))))

	.dataa(\iGen|yrow [2]),
	.datab(\iGen|yrow [1]),
	.datac(\iGen|yrow [3]),
	.datad(\iGen|yrow [0]),
	.cin(gnd),
	.combout(\iGen|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan1~0 .lut_mask = 16'h0105;
defparam \iGen|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N2
cycloneive_lcell_comb \iGen|LessThan1~1 (
// Equation(s):
// \iGen|LessThan1~1_combout  = (((\iGen|LessThan1~0_combout ) # (!\iGen|yrow [4])) # (!\iGen|yrow [6])) # (!\iGen|yrow [5])

	.dataa(\iGen|yrow [5]),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|yrow [4]),
	.datad(\iGen|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan1~1 .lut_mask = 16'hFF7F;
defparam \iGen|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N4
cycloneive_lcell_comb \iGen|LessThan1~2 (
// Equation(s):
// \iGen|LessThan1~2_combout  = ((!\iGen|yrow [7] & (!\iGen|yrow [8] & \iGen|LessThan1~1_combout ))) # (!\iGen|yrow [9])

	.dataa(\iGen|yrow [7]),
	.datab(\iGen|yrow [9]),
	.datac(\iGen|yrow [8]),
	.datad(\iGen|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan1~2 .lut_mask = 16'h3733;
defparam \iGen|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \iGen|Add1~18 (
// Equation(s):
// \iGen|Add1~18_combout  = \iGen|Add1~17  $ (\iGen|yrow [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|yrow [9]),
	.cin(\iGen|Add1~17 ),
	.combout(\iGen|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|Add1~18 .lut_mask = 16'h0FF0;
defparam \iGen|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N12
cycloneive_lcell_comb \iGen|vertical~6 (
// Equation(s):
// \iGen|vertical~6_combout  = (\iGen|LessThan0~3_combout  & (((\iGen|LessThan1~2_combout  & \iGen|Add1~18_combout )))) # (!\iGen|LessThan0~3_combout  & (\iGen|yrow [9]))

	.dataa(\iGen|yrow [9]),
	.datab(\iGen|LessThan1~2_combout ),
	.datac(\iGen|LessThan0~3_combout ),
	.datad(\iGen|Add1~18_combout ),
	.cin(gnd),
	.combout(\iGen|vertical~6_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~6 .lut_mask = 16'hCA0A;
defparam \iGen|vertical~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N12
cycloneive_lcell_comb \iGen|LessThan4~0 (
// Equation(s):
// \iGen|LessThan4~0_combout  = ((!\iGen|Add0~10_combout  & (!\iGen|Add0~12_combout  & !\iGen|Add0~14_combout ))) # (!\iGen|Add0~16_combout )

	.dataa(\iGen|Add0~16_combout ),
	.datab(\iGen|Add0~10_combout ),
	.datac(\iGen|Add0~12_combout ),
	.datad(\iGen|Add0~14_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan4~0 .lut_mask = 16'h5557;
defparam \iGen|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N26
cycloneive_lcell_comb \iGen|LessThan4~1 (
// Equation(s):
// \iGen|LessThan4~1_combout  = (\iGen|LessThan0~3_combout ) # ((!\iGen|Add0~20_combout  & ((\iGen|LessThan4~0_combout ) # (!\iGen|Add0~18_combout ))))

	.dataa(\iGen|LessThan0~3_combout ),
	.datab(\iGen|Add0~18_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\iGen|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|LessThan4~1 .lut_mask = 16'hAFAB;
defparam \iGen|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N19
dffeas \iGen|yrow[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iGen|vertical~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|yrow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|yrow[5] .is_wysiwyg = "true";
defparam \iGen|yrow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \iGen|vertical~2 (
// Equation(s):
// \iGen|vertical~2_combout  = (\iGen|LessThan0~3_combout  & (\iGen|LessThan1~2_combout  & (\iGen|Add1~10_combout ))) # (!\iGen|LessThan0~3_combout  & (((\iGen|yrow [5]))))

	.dataa(\iGen|LessThan1~2_combout ),
	.datab(\iGen|LessThan0~3_combout ),
	.datac(\iGen|Add1~10_combout ),
	.datad(\iGen|yrow [5]),
	.cin(gnd),
	.combout(\iGen|vertical~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|vertical~2 .lut_mask = 16'hB380;
defparam \iGen|vertical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N18
cycloneive_lcell_comb \iGen|process_0~0 (
// Equation(s):
// \iGen|process_0~0_combout  = ((!\iGen|vertical~2_combout  & ((!\iGen|vertical~1_combout ) # (!\iGen|vertical~0_combout )))) # (!\iGen|vertical~3_combout )

	.dataa(\iGen|vertical~0_combout ),
	.datab(\iGen|vertical~3_combout ),
	.datac(\iGen|vertical~2_combout ),
	.datad(\iGen|vertical~1_combout ),
	.cin(gnd),
	.combout(\iGen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|process_0~0 .lut_mask = 16'h373F;
defparam \iGen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N10
cycloneive_lcell_comb \iGen|process_0~1 (
// Equation(s):
// \iGen|process_0~1_combout  = (!\iGen|vertical~4_combout  & (!\iGen|vertical~5_combout  & (\iGen|LessThan4~1_combout  & \iGen|process_0~0_combout )))

	.dataa(\iGen|vertical~4_combout ),
	.datab(\iGen|vertical~5_combout ),
	.datac(\iGen|LessThan4~1_combout ),
	.datad(\iGen|process_0~0_combout ),
	.cin(gnd),
	.combout(\iGen|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|process_0~1 .lut_mask = 16'h1000;
defparam \iGen|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N8
cycloneive_lcell_comb \iGen|process_0~2 (
// Equation(s):
// \iGen|process_0~2_combout  = (\iGen|process_0~1_combout ) # ((!\iGen|vertical~6_combout  & \iGen|LessThan4~1_combout ))

	.dataa(gnd),
	.datab(\iGen|vertical~6_combout ),
	.datac(\iGen|LessThan4~1_combout ),
	.datad(\iGen|process_0~1_combout ),
	.cin(gnd),
	.combout(\iGen|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|process_0~2 .lut_mask = 16'hFF30;
defparam \iGen|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y22_N9
dffeas \iGen|LCD_DEN (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|process_0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|LCD_DEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|LCD_DEN .is_wysiwyg = "true";
defparam \iGen|LCD_DEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N8
cycloneive_lcell_comb \iReg|LCD_DEN~feeder (
// Equation(s):
// \iReg|LCD_DEN~feeder_combout  = \iGen|LCD_DEN~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iGen|LCD_DEN~q ),
	.cin(gnd),
	.combout(\iReg|LCD_DEN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_DEN~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_DEN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N0
cycloneive_lcell_comb \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y33_N1
dffeas \iGen|ipll|altpll_component|auto_generated|pll_lock_sync (
	.clk(\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \iGen|ipll|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N2
cycloneive_lcell_comb \iGen|ipll|altpll_component|auto_generated|locked (
// Equation(s):
// \iGen|ipll|altpll_component|auto_generated|locked~combout  = (!\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ) # (!\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|ipll|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\iGen|ipll|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\iGen|ipll|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|locked .lut_mask = 16'h0FFF;
defparam \iGen|ipll|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \iGen|ipll|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\iGen|ipll|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \iGen|ipll|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \iGen|ipll|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X76_Y23_N9
dffeas \iReg|LCD_DEN (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_DEN~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_DEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_DEN .is_wysiwyg = "true";
defparam \iReg|LCD_DEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y44_N16
cycloneive_lcell_comb \iReg|LCD_DIM~feeder (
// Equation(s):
// \iReg|LCD_DIM~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_DIM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_DIM~feeder .lut_mask = 16'hFFFF;
defparam \iReg|LCD_DIM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y44_N17
dffeas \iReg|LCD_DIM (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_DIM~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_DIM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_DIM .is_wysiwyg = "true";
defparam \iReg|LCD_DIM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N24
cycloneive_lcell_comb \iGen|xcolumn~0 (
// Equation(s):
// \iGen|xcolumn~0_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~18_combout ) # (\iGen|Add0~20_combout )))

	.dataa(gnd),
	.datab(\iGen|Add0~18_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~0_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~0 .lut_mask = 16'h00FC;
defparam \iGen|xcolumn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N25
dffeas \iGen|xcolumn[9]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N20
cycloneive_lcell_comb \iGen|xcolumn~2 (
// Equation(s):
// \iGen|xcolumn~2_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~14_combout ) # (\iGen|Add0~20_combout )))

	.dataa(gnd),
	.datab(\iGen|Add0~14_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~2_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~2 .lut_mask = 16'h00FC;
defparam \iGen|xcolumn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N21
dffeas \iGen|xcolumn[7]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N16
cycloneive_lcell_comb \iGen|xcolumn~4 (
// Equation(s):
// \iGen|xcolumn~4_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~10_combout ) # (\iGen|Add0~20_combout )))

	.dataa(gnd),
	.datab(\iGen|Add0~10_combout ),
	.datac(\iGen|Add0~20_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~4_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~4 .lut_mask = 16'h00FC;
defparam \iGen|xcolumn~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N17
dffeas \iGen|xcolumn[5]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N10
cycloneive_lcell_comb \iGen|xcolumn~6 (
// Equation(s):
// \iGen|xcolumn~6_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~6_combout ) # (\iGen|Add0~20_combout )))

	.dataa(\iGen|Add0~6_combout ),
	.datab(\iGen|Add0~20_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~6_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~6 .lut_mask = 16'h00EE;
defparam \iGen|xcolumn~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N11
dffeas \iGen|xcolumn[3]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N28
cycloneive_lcell_comb \iGen|xcolumn~7 (
// Equation(s):
// \iGen|xcolumn~7_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~4_combout ) # (\iGen|Add0~20_combout )))

	.dataa(\iGen|Add0~4_combout ),
	.datab(\iGen|Add0~20_combout ),
	.datac(gnd),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~7_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~7 .lut_mask = 16'h00EE;
defparam \iGen|xcolumn~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N29
dffeas \iGen|xcolumn[2]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N2
cycloneive_lcell_comb \iGen|xcolumn~9 (
// Equation(s):
// \iGen|xcolumn~9_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~0_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(gnd),
	.datac(\iGen|Add0~0_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~9_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~9 .lut_mask = 16'h00FA;
defparam \iGen|xcolumn~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N3
dffeas \iGen|xcolumn[0]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N4
cycloneive_lcell_comb \inst|Add4~0 (
// Equation(s):
// \inst|Add4~0_combout  = (\iGen|xcolumn[1]~_Duplicate_2_q  & (\iGen|xcolumn[0]~_Duplicate_2_q  $ (VCC))) # (!\iGen|xcolumn[1]~_Duplicate_2_q  & (\iGen|xcolumn[0]~_Duplicate_2_q  & VCC))
// \inst|Add4~1  = CARRY((\iGen|xcolumn[1]~_Duplicate_2_q  & \iGen|xcolumn[0]~_Duplicate_2_q ))

	.dataa(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add4~0_combout ),
	.cout(\inst|Add4~1 ));
// synopsys translate_off
defparam \inst|Add4~0 .lut_mask = 16'h6688;
defparam \inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N8
cycloneive_lcell_comb \inst|Add4~4 (
// Equation(s):
// \inst|Add4~4_combout  = ((\iGen|xcolumn[3]~_Duplicate_2_q  $ (\iGen|xcolumn[2]~_Duplicate_2_q  $ (!\inst|Add4~3 )))) # (GND)
// \inst|Add4~5  = CARRY((\iGen|xcolumn[3]~_Duplicate_2_q  & ((\iGen|xcolumn[2]~_Duplicate_2_q ) # (!\inst|Add4~3 ))) # (!\iGen|xcolumn[3]~_Duplicate_2_q  & (\iGen|xcolumn[2]~_Duplicate_2_q  & !\inst|Add4~3 )))

	.dataa(\iGen|xcolumn[3]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~3 ),
	.combout(\inst|Add4~4_combout ),
	.cout(\inst|Add4~5 ));
// synopsys translate_off
defparam \inst|Add4~4 .lut_mask = 16'h698E;
defparam \inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N10
cycloneive_lcell_comb \inst|Add4~6 (
// Equation(s):
// \inst|Add4~6_combout  = (\iGen|xcolumn[4]~_Duplicate_2_q  & ((\iGen|xcolumn[3]~_Duplicate_2_q  & (\inst|Add4~5  & VCC)) # (!\iGen|xcolumn[3]~_Duplicate_2_q  & (!\inst|Add4~5 )))) # (!\iGen|xcolumn[4]~_Duplicate_2_q  & ((\iGen|xcolumn[3]~_Duplicate_2_q  & 
// (!\inst|Add4~5 )) # (!\iGen|xcolumn[3]~_Duplicate_2_q  & ((\inst|Add4~5 ) # (GND)))))
// \inst|Add4~7  = CARRY((\iGen|xcolumn[4]~_Duplicate_2_q  & (!\iGen|xcolumn[3]~_Duplicate_2_q  & !\inst|Add4~5 )) # (!\iGen|xcolumn[4]~_Duplicate_2_q  & ((!\inst|Add4~5 ) # (!\iGen|xcolumn[3]~_Duplicate_2_q ))))

	.dataa(\iGen|xcolumn[4]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[3]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~5 ),
	.combout(\inst|Add4~6_combout ),
	.cout(\inst|Add4~7 ));
// synopsys translate_off
defparam \inst|Add4~6 .lut_mask = 16'h9617;
defparam \inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N14
cycloneive_lcell_comb \inst|Add4~10 (
// Equation(s):
// \inst|Add4~10_combout  = (\iGen|xcolumn[6]~_Duplicate_2_q  & ((\iGen|xcolumn[5]~_Duplicate_2_q  & (\inst|Add4~9  & VCC)) # (!\iGen|xcolumn[5]~_Duplicate_2_q  & (!\inst|Add4~9 )))) # (!\iGen|xcolumn[6]~_Duplicate_2_q  & ((\iGen|xcolumn[5]~_Duplicate_2_q  & 
// (!\inst|Add4~9 )) # (!\iGen|xcolumn[5]~_Duplicate_2_q  & ((\inst|Add4~9 ) # (GND)))))
// \inst|Add4~11  = CARRY((\iGen|xcolumn[6]~_Duplicate_2_q  & (!\iGen|xcolumn[5]~_Duplicate_2_q  & !\inst|Add4~9 )) # (!\iGen|xcolumn[6]~_Duplicate_2_q  & ((!\inst|Add4~9 ) # (!\iGen|xcolumn[5]~_Duplicate_2_q ))))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~9 ),
	.combout(\inst|Add4~10_combout ),
	.cout(\inst|Add4~11 ));
// synopsys translate_off
defparam \inst|Add4~10 .lut_mask = 16'h9617;
defparam \inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N18
cycloneive_lcell_comb \inst|Add4~14 (
// Equation(s):
// \inst|Add4~14_combout  = (\iGen|xcolumn[8]~_Duplicate_2_q  & ((\iGen|xcolumn[7]~_Duplicate_2_q  & (\inst|Add4~13  & VCC)) # (!\iGen|xcolumn[7]~_Duplicate_2_q  & (!\inst|Add4~13 )))) # (!\iGen|xcolumn[8]~_Duplicate_2_q  & ((\iGen|xcolumn[7]~_Duplicate_2_q  
// & (!\inst|Add4~13 )) # (!\iGen|xcolumn[7]~_Duplicate_2_q  & ((\inst|Add4~13 ) # (GND)))))
// \inst|Add4~15  = CARRY((\iGen|xcolumn[8]~_Duplicate_2_q  & (!\iGen|xcolumn[7]~_Duplicate_2_q  & !\inst|Add4~13 )) # (!\iGen|xcolumn[8]~_Duplicate_2_q  & ((!\inst|Add4~13 ) # (!\iGen|xcolumn[7]~_Duplicate_2_q ))))

	.dataa(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add4~13 ),
	.combout(\inst|Add4~14_combout ),
	.cout(\inst|Add4~15 ));
// synopsys translate_off
defparam \inst|Add4~14 .lut_mask = 16'h9617;
defparam \inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N4
cycloneive_lcell_comb \inst|Add5~1 (
// Equation(s):
// \inst|Add5~1_cout  = CARRY((!\iGen|xcolumn[0]~_Duplicate_2_q  & !\inst|Add4~0_combout ))

	.dataa(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.datab(\inst|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add5~1_cout ));
// synopsys translate_off
defparam \inst|Add5~1 .lut_mask = 16'h0011;
defparam \inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N26
cycloneive_lcell_comb \inst|Add5~22 (
// Equation(s):
// \inst|Add5~22_combout  = \inst|Add5~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add5~21 ),
	.combout(\inst|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add5~22 .lut_mask = 16'hF0F0;
defparam \inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N26
cycloneive_lcell_comb \iReg|LCD_B~0 (
// Equation(s):
// \iReg|LCD_B~0_combout  = (\iGen|LCD_DEN~q  & (((!\iGen|xcolumn[8]~_Duplicate_2_q  & !\iGen|xcolumn[7]~_Duplicate_2_q )) # (!\iGen|xcolumn[9]~_Duplicate_2_q )))

	.dataa(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datad(\iGen|LCD_DEN~q ),
	.cin(gnd),
	.combout(\iReg|LCD_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~0 .lut_mask = 16'h3700;
defparam \iReg|LCD_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N20
cycloneive_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = (\iGen|yrow [5] & \iGen|yrow [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|yrow [5]),
	.datad(\iGen|yrow [6]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'hF000;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N22
cycloneive_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = (!\iGen|yrow [9] & (((!\iGen|yrow [7]) # (!\iGen|yrow [8])) # (!\inst|Add0~0_combout )))

	.dataa(\iGen|yrow [9]),
	.datab(\inst|Add0~0_combout ),
	.datac(\iGen|yrow [8]),
	.datad(\iGen|yrow [7]),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h1555;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N24
cycloneive_lcell_comb \inst|LSPflag~0 (
// Equation(s):
// \inst|LSPflag~0_combout  = (!\iGen|yrow [9] & (!\iGen|yrow [8] & (\iGen|yrow [6] $ (\iGen|yrow [7]))))

	.dataa(\iGen|yrow [9]),
	.datab(\iGen|yrow [8]),
	.datac(\iGen|yrow [6]),
	.datad(\iGen|yrow [7]),
	.cin(gnd),
	.combout(\inst|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~0 .lut_mask = 16'h0110;
defparam \inst|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N6
cycloneive_lcell_comb \iGen|xcolumn~3 (
// Equation(s):
// \iGen|xcolumn~3_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~12_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(gnd),
	.datac(\iGen|Add0~12_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~3_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~3 .lut_mask = 16'h00FA;
defparam \iGen|xcolumn~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N7
dffeas \iGen|xcolumn[6]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N2
cycloneive_lcell_comb \inst|LSPflag~1 (
// Equation(s):
// \inst|LSPflag~1_combout  = \iGen|xcolumn[7]~_Duplicate_2_q  $ (\iGen|xcolumn[6]~_Duplicate_2_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datad(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~1 .lut_mask = 16'h0FF0;
defparam \inst|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N20
cycloneive_lcell_comb \inst|LSPflag~2 (
// Equation(s):
// \inst|LSPflag~2_combout  = (!\iGen|xcolumn[8]~_Duplicate_2_q  & (!\iGen|xcolumn[9]~_Duplicate_2_q  & (\inst|LSPflag~0_combout  & \inst|LSPflag~1_combout )))

	.dataa(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\inst|LSPflag~0_combout ),
	.datad(\inst|LSPflag~1_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~2 .lut_mask = 16'h1000;
defparam \inst|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N26
cycloneive_lcell_comb \inst|LSPflag:romID[1]~0 (
// Equation(s):
// \inst|LSPflag:romID[1]~0_combout  = (\iGen|yrow [8] & (!\iGen|yrow [9] & (\iGen|yrow [7] $ (\iGen|yrow [6]))))

	.dataa(\iGen|yrow [8]),
	.datab(\iGen|yrow [7]),
	.datac(\iGen|yrow [9]),
	.datad(\iGen|yrow [6]),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~0 .lut_mask = 16'h0208;
defparam \inst|LSPflag:romID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N10
cycloneive_lcell_comb \iGen|xcolumn~1 (
// Equation(s):
// \iGen|xcolumn~1_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~16_combout )))

	.dataa(\iGen|Add0~20_combout ),
	.datab(gnd),
	.datac(\iGen|Add0~16_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~1_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~1 .lut_mask = 16'h00FA;
defparam \iGen|xcolumn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y20_N11
dffeas \iGen|xcolumn[8]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N22
cycloneive_lcell_comb \inst|LSPflag:romID[1]~1 (
// Equation(s):
// \inst|LSPflag:romID[1]~1_combout  = (\iGen|xcolumn[9]~_Duplicate_2_q  & (!\iGen|xcolumn[8]~_Duplicate_2_q  & ((!\iGen|xcolumn[5]~_Duplicate_2_q ) # (!\iGen|xcolumn[6]~_Duplicate_2_q )))) # (!\iGen|xcolumn[9]~_Duplicate_2_q  & 
// (\iGen|xcolumn[6]~_Duplicate_2_q  & (\iGen|xcolumn[5]~_Duplicate_2_q  & \iGen|xcolumn[8]~_Duplicate_2_q )))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.datad(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~1 .lut_mask = 16'h204C;
defparam \inst|LSPflag:romID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N0
cycloneive_lcell_comb \inst|LSPflag:romID[1]~2 (
// Equation(s):
// \inst|LSPflag:romID[1]~2_combout  = (\inst|LSPflag:romID[1]~0_combout  & (\inst|LSPflag:romID[1]~1_combout  & (\iGen|xcolumn[7]~_Duplicate_2_q  $ (!\iGen|xcolumn[8]~_Duplicate_2_q ))))

	.dataa(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datab(\inst|LSPflag:romID[1]~0_combout ),
	.datac(\inst|LSPflag:romID[1]~1_combout ),
	.datad(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|LSPflag:romID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag:romID[1]~2 .lut_mask = 16'h8040;
defparam \inst|LSPflag:romID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N4
cycloneive_lcell_comb \inst|Add8~14 (
// Equation(s):
// \inst|Add8~14_combout  = (\iGen|xcolumn[6]~_Duplicate_2_q ) # ((\iGen|xcolumn[9]~_Duplicate_2_q ) # ((\iGen|xcolumn[7]~_Duplicate_2_q ) # (\iGen|xcolumn[8]~_Duplicate_2_q )))

	.dataa(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datab(\iGen|xcolumn[9]~_Duplicate_2_q ),
	.datac(\iGen|xcolumn[7]~_Duplicate_2_q ),
	.datad(\iGen|xcolumn[8]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~14 .lut_mask = 16'hFFFE;
defparam \inst|Add8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N4
cycloneive_lcell_comb \inst|Add8~20 (
// Equation(s):
// \inst|Add8~20_combout  = (\inst|LSPflag:romID[1]~2_combout  & ((!\iGen|xcolumn[2]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [2]))

	.dataa(\iGen|yrow [2]),
	.datab(\iGen|xcolumn[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~20 .lut_mask = 16'h33AA;
defparam \inst|Add8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N22
cycloneive_lcell_comb \iGen|xcolumn~8 (
// Equation(s):
// \iGen|xcolumn~8_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~2_combout )))

	.dataa(gnd),
	.datab(\iGen|Add0~20_combout ),
	.datac(\iGen|Add0~2_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~8_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~8 .lut_mask = 16'h00FC;
defparam \iGen|xcolumn~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N23
dffeas \iGen|xcolumn[1]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N0
cycloneive_lcell_comb \inst|Add8~22 (
// Equation(s):
// \inst|Add8~22_combout  = (\inst|LSPflag:romID[1]~2_combout  & (!\iGen|xcolumn[1]~_Duplicate_2_q )) # (!\inst|LSPflag:romID[1]~2_combout  & ((\iGen|yrow [1])))

	.dataa(gnd),
	.datab(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.datac(\inst|LSPflag:romID[1]~2_combout ),
	.datad(\iGen|yrow [1]),
	.cin(gnd),
	.combout(\inst|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~22 .lut_mask = 16'h3F30;
defparam \inst|Add8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N24
cycloneive_lcell_comb \inst|Add8~24 (
// Equation(s):
// \inst|Add8~24_combout  = (\inst|LSPflag:romID[1]~2_combout  & ((!\iGen|xcolumn[0]~_Duplicate_2_q ))) # (!\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [0]))

	.dataa(gnd),
	.datab(\iGen|yrow [0]),
	.datac(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~24 .lut_mask = 16'h0FCC;
defparam \inst|Add8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N0
cycloneive_lcell_comb \inst|Add8~25 (
// Equation(s):
// \inst|Add8~25_combout  = (\inst|Add8~23_combout  & (\inst|Add8~24_combout  & VCC)) # (!\inst|Add8~23_combout  & (\inst|Add8~24_combout  $ (VCC)))
// \inst|Add8~26  = CARRY((!\inst|Add8~23_combout  & \inst|Add8~24_combout ))

	.dataa(\inst|Add8~23_combout ),
	.datab(\inst|Add8~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add8~25_combout ),
	.cout(\inst|Add8~26 ));
// synopsys translate_off
defparam \inst|Add8~25 .lut_mask = 16'h9944;
defparam \inst|Add8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N2
cycloneive_lcell_comb \inst|Add8~27 (
// Equation(s):
// \inst|Add8~27_combout  = (\inst|Add8~21_combout  & ((\inst|Add8~22_combout  & (\inst|Add8~26  & VCC)) # (!\inst|Add8~22_combout  & (!\inst|Add8~26 )))) # (!\inst|Add8~21_combout  & ((\inst|Add8~22_combout  & (!\inst|Add8~26 )) # (!\inst|Add8~22_combout  & 
// ((\inst|Add8~26 ) # (GND)))))
// \inst|Add8~28  = CARRY((\inst|Add8~21_combout  & (!\inst|Add8~22_combout  & !\inst|Add8~26 )) # (!\inst|Add8~21_combout  & ((!\inst|Add8~26 ) # (!\inst|Add8~22_combout ))))

	.dataa(\inst|Add8~21_combout ),
	.datab(\inst|Add8~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~26 ),
	.combout(\inst|Add8~27_combout ),
	.cout(\inst|Add8~28 ));
// synopsys translate_off
defparam \inst|Add8~27 .lut_mask = 16'h9617;
defparam \inst|Add8~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N4
cycloneive_lcell_comb \inst|Add8~29 (
// Equation(s):
// \inst|Add8~29_combout  = ((\inst|Add8~19_combout  $ (\inst|Add8~20_combout  $ (\inst|Add8~28 )))) # (GND)
// \inst|Add8~30  = CARRY((\inst|Add8~19_combout  & (\inst|Add8~20_combout  & !\inst|Add8~28 )) # (!\inst|Add8~19_combout  & ((\inst|Add8~20_combout ) # (!\inst|Add8~28 ))))

	.dataa(\inst|Add8~19_combout ),
	.datab(\inst|Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~28 ),
	.combout(\inst|Add8~29_combout ),
	.cout(\inst|Add8~30 ));
// synopsys translate_off
defparam \inst|Add8~29 .lut_mask = 16'h964D;
defparam \inst|Add8~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N6
cycloneive_lcell_comb \inst|Add8~31 (
// Equation(s):
// \inst|Add8~31_combout  = (\inst|Add8~18_combout  & ((\inst|Add8~14_combout  & (!\inst|Add8~30 )) # (!\inst|Add8~14_combout  & (\inst|Add8~30  & VCC)))) # (!\inst|Add8~18_combout  & ((\inst|Add8~14_combout  & ((\inst|Add8~30 ) # (GND))) # 
// (!\inst|Add8~14_combout  & (!\inst|Add8~30 ))))
// \inst|Add8~32  = CARRY((\inst|Add8~18_combout  & (\inst|Add8~14_combout  & !\inst|Add8~30 )) # (!\inst|Add8~18_combout  & ((\inst|Add8~14_combout ) # (!\inst|Add8~30 ))))

	.dataa(\inst|Add8~18_combout ),
	.datab(\inst|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~30 ),
	.combout(\inst|Add8~31_combout ),
	.cout(\inst|Add8~32 ));
// synopsys translate_off
defparam \inst|Add8~31 .lut_mask = 16'h694D;
defparam \inst|Add8~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N8
cycloneive_lcell_comb \inst|Add8~33 (
// Equation(s):
// \inst|Add8~33_combout  = ((\inst|Add8~17_combout  $ (\inst|Add8~14_combout  $ (\inst|Add8~32 )))) # (GND)
// \inst|Add8~34  = CARRY((\inst|Add8~17_combout  & ((!\inst|Add8~32 ) # (!\inst|Add8~14_combout ))) # (!\inst|Add8~17_combout  & (!\inst|Add8~14_combout  & !\inst|Add8~32 )))

	.dataa(\inst|Add8~17_combout ),
	.datab(\inst|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~32 ),
	.combout(\inst|Add8~33_combout ),
	.cout(\inst|Add8~34 ));
// synopsys translate_off
defparam \inst|Add8~33 .lut_mask = 16'h962B;
defparam \inst|Add8~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N10
cycloneive_lcell_comb \inst|Add8~35 (
// Equation(s):
// \inst|Add8~35_combout  = (\inst|Add8~16_combout  & ((\inst|Add8~14_combout  & (!\inst|Add8~34 )) # (!\inst|Add8~14_combout  & (\inst|Add8~34  & VCC)))) # (!\inst|Add8~16_combout  & ((\inst|Add8~14_combout  & ((\inst|Add8~34 ) # (GND))) # 
// (!\inst|Add8~14_combout  & (!\inst|Add8~34 ))))
// \inst|Add8~36  = CARRY((\inst|Add8~16_combout  & (\inst|Add8~14_combout  & !\inst|Add8~34 )) # (!\inst|Add8~16_combout  & ((\inst|Add8~14_combout ) # (!\inst|Add8~34 ))))

	.dataa(\inst|Add8~16_combout ),
	.datab(\inst|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~34 ),
	.combout(\inst|Add8~35_combout ),
	.cout(\inst|Add8~36 ));
// synopsys translate_off
defparam \inst|Add8~35 .lut_mask = 16'h694D;
defparam \inst|Add8~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N12
cycloneive_lcell_comb \inst|Add8~37 (
// Equation(s):
// \inst|Add8~37_combout  = \inst|Add8~15_combout  $ (\inst|Add8~14_combout  $ (!\inst|Add8~36 ))

	.dataa(\inst|Add8~15_combout ),
	.datab(\inst|Add8~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add8~36 ),
	.combout(\inst|Add8~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~37 .lut_mask = 16'h6969;
defparam \inst|Add8~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N18
cycloneive_lcell_comb \inst|Add8~39 (
// Equation(s):
// \inst|Add8~39_combout  = (\inst|Add8~37_combout  & ((\inst|LSPflag:romID[1]~2_combout ) # (\inst|LSPflag~2_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(gnd),
	.datad(\inst|Add8~37_combout ),
	.cin(gnd),
	.combout(\inst|Add8~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~39 .lut_mask = 16'hEE00;
defparam \inst|Add8~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y23_N19
dffeas \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|Add8~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y23_N23
dffeas \inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N2
cycloneive_lcell_comb \inst|Mux13~0 (
// Equation(s):
// \inst|Mux13~0_combout  = (\inst|LSPflag~2_combout  & (((\iGen|xcolumn[0]~_Duplicate_2_q )))) # (!\inst|LSPflag~2_combout  & (\iGen|yrow [0] & (\inst|LSPflag:romID[1]~2_combout )))

	.dataa(\inst|LSPflag~2_combout ),
	.datab(\iGen|yrow [0]),
	.datac(\inst|LSPflag:romID[1]~2_combout ),
	.datad(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~0 .lut_mask = 16'hEA40;
defparam \inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N4
cycloneive_lcell_comb \inst|Mux12~0 (
// Equation(s):
// \inst|Mux12~0_combout  = (\inst|LSPflag~2_combout  & (((\iGen|xcolumn[1]~_Duplicate_2_q )))) # (!\inst|LSPflag~2_combout  & (\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [1])))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\iGen|yrow [1]),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~0 .lut_mask = 16'hF808;
defparam \inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N14
cycloneive_lcell_comb \inst|Mux11~0 (
// Equation(s):
// \inst|Mux11~0_combout  = (\inst|LSPflag~2_combout  & (((\iGen|xcolumn[2]~_Duplicate_2_q )))) # (!\inst|LSPflag~2_combout  & (\iGen|yrow [2] & ((\inst|LSPflag:romID[1]~2_combout ))))

	.dataa(\iGen|yrow [2]),
	.datab(\iGen|xcolumn[2]~_Duplicate_2_q ),
	.datac(\inst|LSPflag~2_combout ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~0 .lut_mask = 16'hCAC0;
defparam \inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N0
cycloneive_lcell_comb \inst|Mux10~0 (
// Equation(s):
// \inst|Mux10~0_combout  = (\inst|LSPflag~2_combout  & (\iGen|xcolumn[3]~_Duplicate_2_q )) # (!\inst|LSPflag~2_combout  & (((\iGen|yrow [3] & \inst|LSPflag:romID[1]~2_combout ))))

	.dataa(\iGen|xcolumn[3]~_Duplicate_2_q ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\iGen|yrow [3]),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~0 .lut_mask = 16'hB888;
defparam \inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N8
cycloneive_lcell_comb \iGen|xcolumn~5 (
// Equation(s):
// \iGen|xcolumn~5_combout  = (!\iGen|LessThan0~3_combout  & ((\iGen|Add0~20_combout ) # (\iGen|Add0~8_combout )))

	.dataa(gnd),
	.datab(\iGen|Add0~20_combout ),
	.datac(\iGen|Add0~8_combout ),
	.datad(\iGen|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\iGen|xcolumn~5_combout ),
	.cout());
// synopsys translate_off
defparam \iGen|xcolumn~5 .lut_mask = 16'h00FC;
defparam \iGen|xcolumn~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y21_N9
dffeas \iGen|xcolumn[4]~_Duplicate_2 (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iGen|xcolumn~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iGen|xcolumn[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \iGen|xcolumn[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \iGen|xcolumn[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N2
cycloneive_lcell_comb \inst|Mux9~0 (
// Equation(s):
// \inst|Mux9~0_combout  = (\inst|LSPflag~2_combout  & (((\iGen|xcolumn[4]~_Duplicate_2_q )))) # (!\inst|LSPflag~2_combout  & (\inst|LSPflag:romID[1]~2_combout  & (\iGen|yrow [4])))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\iGen|yrow [4]),
	.datac(\iGen|xcolumn[4]~_Duplicate_2_q ),
	.datad(\inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~0 .lut_mask = 16'hF088;
defparam \inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y21_N12
cycloneive_lcell_comb \inst|Mux8~0 (
// Equation(s):
// \inst|Mux8~0_combout  = (\inst|LSPflag~2_combout  & (((\iGen|xcolumn[5]~_Duplicate_2_q )))) # (!\inst|LSPflag~2_combout  & (\iGen|yrow [5] & ((\inst|LSPflag:romID[1]~2_combout ))))

	.dataa(\iGen|yrow [5]),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\iGen|xcolumn[5]~_Duplicate_2_q ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~0 .lut_mask = 16'hE2C0;
defparam \inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y23_N6
cycloneive_lcell_comb \inst|Mux7~0 (
// Equation(s):
// \inst|Mux7~0_combout  = (\inst|LSPflag~2_combout  & (((!\iGen|xcolumn[6]~_Duplicate_2_q )))) # (!\inst|LSPflag~2_combout  & (\inst|LSPflag:romID[1]~2_combout  & (!\iGen|yrow [6])))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|xcolumn[6]~_Duplicate_2_q ),
	.datad(\inst|LSPflag~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~0 .lut_mask = 16'h0F22;
defparam \inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N20
cycloneive_lcell_comb \inst|Add8~40 (
// Equation(s):
// \inst|Add8~40_combout  = (\inst|Add8~25_combout  & ((\inst|LSPflag:romID[1]~2_combout ) # (\inst|LSPflag~2_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(gnd),
	.datad(\inst|Add8~25_combout ),
	.cin(gnd),
	.combout(\inst|Add8~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~40 .lut_mask = 16'hEE00;
defparam \inst|Add8~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N14
cycloneive_lcell_comb \inst|Add8~41 (
// Equation(s):
// \inst|Add8~41_combout  = (\inst|Add8~27_combout  & ((\inst|LSPflag:romID[1]~2_combout ) # (\inst|LSPflag~2_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(gnd),
	.datad(\inst|Add8~27_combout ),
	.cin(gnd),
	.combout(\inst|Add8~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~41 .lut_mask = 16'hEE00;
defparam \inst|Add8~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N16
cycloneive_lcell_comb \inst|Add8~42 (
// Equation(s):
// \inst|Add8~42_combout  = (\inst|Add8~29_combout  & ((\inst|LSPflag~2_combout ) # (\inst|LSPflag:romID[1]~2_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|Add8~29_combout ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~42 .lut_mask = 16'hF0C0;
defparam \inst|Add8~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N26
cycloneive_lcell_comb \inst|Add8~43 (
// Equation(s):
// \inst|Add8~43_combout  = (\inst|Add8~31_combout  & ((\inst|LSPflag:romID[1]~2_combout ) # (\inst|LSPflag~2_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(gnd),
	.datad(\inst|Add8~31_combout ),
	.cin(gnd),
	.combout(\inst|Add8~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~43 .lut_mask = 16'hEE00;
defparam \inst|Add8~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N28
cycloneive_lcell_comb \inst|Add8~44 (
// Equation(s):
// \inst|Add8~44_combout  = (\inst|Add8~33_combout  & ((\inst|LSPflag~2_combout ) # (\inst|LSPflag:romID[1]~2_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|Add8~33_combout ),
	.datad(\inst|LSPflag:romID[1]~2_combout ),
	.cin(gnd),
	.combout(\inst|Add8~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~44 .lut_mask = 16'hF0C0;
defparam \inst|Add8~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N22
cycloneive_lcell_comb \inst|Add8~45 (
// Equation(s):
// \inst|Add8~45_combout  = (\inst|Add8~35_combout  & ((\inst|LSPflag:romID[1]~2_combout ) # (\inst|LSPflag~2_combout )))

	.dataa(\inst|LSPflag:romID[1]~2_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(gnd),
	.datad(\inst|Add8~35_combout ),
	.cin(gnd),
	.combout(\inst|Add8~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~45 .lut_mask = 16'hEE00;
defparam \inst|Add8~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|Add8~39_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Add8~45_combout ,\inst|Add8~44_combout ,\inst|Add8~43_combout ,\inst|Add8~42_combout ,\inst|Add8~41_combout ,\inst|Add8~40_combout ,\inst|Mux7~0_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,
\inst|Mux12~0_combout ,\inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "romPicture2.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000F8000000000000000000000600000001FC000000000000000000001F80000003FC000000000000000000003FC0000003F8000000000000000000007FE0000007F800000000000000000000FFF8000007F8;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000FFFC000007F800000000000000000001FFFE00000FF800000000000000000001FFFF80000FF000000000000000000001FFFFC0000FF000000000000000000001FFFFE0000FF000000000000000000001FFFFF8000FF000000000000000000001FFFFFC001FE000000000000000000001FFFFFE001FE000000000000000000000FFFFFF001FE0000000000000000000007FFFFFC01FE0000000000000000000003FFFFFE01FE0000000000000000000000FFFFFF01FC00000000000000000000007FFFFFC3FC00000000000000000000003FFFFFE3FC00000000000000000000000FFFFFF3FC000000000000000000000007FFFFFFFC0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000003FFFFFFFC000000000000000000000001FFFFFFFC0000000000000000000000007FFFFFFC0000000000000000000000003FFFFFFC0000000000000000000000001FFFFFFC00000000000000000000000007FFFFFC00000000000000000000000003FFFFFC00000000000000000000000001FFFFFC000000000000000000000000007FFFFE000000000000000000000000003FFFFE000000000000000000000000001FFFFE0000000000000000000000000007FFFE0000000000000000000000000003FFFE0000000000000000000000000001FFFE00000000000000000000000000007FFE00000000000000000000000000003FFC0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000001FF8000000000000000000000000000007F8000000000000000000000000000003F0000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N16
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(gnd),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'hAFA0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N18
cycloneive_lcell_comb \inst|LSPflag~3 (
// Equation(s):
// \inst|LSPflag~3_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (!\inst|LSPflag~2_combout  & (!\inst|LSPflag:romID[1]~2_combout ))) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (((!\inst|LSPflag~2_combout  & !\inst|LSPflag:romID[1]~2_combout )) # (!\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout )))

	.dataa(\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|LSPflag:romID[1]~2_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~3 .lut_mask = 16'h0357;
defparam \inst|LSPflag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N10
cycloneive_lcell_comb \iReg|LCD_G~9 (
// Equation(s):
// \iReg|LCD_G~9_combout  = (\iReg|LCD_B~0_combout  & (\inst|Add0~1_combout  & \inst|LSPflag~3_combout ))

	.dataa(gnd),
	.datab(\iReg|LCD_B~0_combout ),
	.datac(\inst|Add0~1_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~9_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~9 .lut_mask = 16'hC000;
defparam \iReg|LCD_G~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N2
cycloneive_lcell_comb \inst|Add3~1 (
// Equation(s):
// \inst|Add3~1_cout  = CARRY((!\inst|Add4~0_combout  & !\iGen|xcolumn[0]~_Duplicate_2_q ))

	.dataa(\inst|Add4~0_combout ),
	.datab(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add3~1_cout ));
// synopsys translate_off
defparam \inst|Add3~1 .lut_mask = 16'h0011;
defparam \inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N4
cycloneive_lcell_comb \inst|Add3~2 (
// Equation(s):
// \inst|Add3~2_combout  = (\inst|Add4~2_combout  & ((\inst|Add3~1_cout ) # (GND))) # (!\inst|Add4~2_combout  & (!\inst|Add3~1_cout ))
// \inst|Add3~3  = CARRY((\inst|Add4~2_combout ) # (!\inst|Add3~1_cout ))

	.dataa(\inst|Add4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~1_cout ),
	.combout(\inst|Add3~2_combout ),
	.cout(\inst|Add3~3 ));
// synopsys translate_off
defparam \inst|Add3~2 .lut_mask = 16'hA5AF;
defparam \inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N6
cycloneive_lcell_comb \inst|Add3~4 (
// Equation(s):
// \inst|Add3~4_combout  = (\inst|Add4~4_combout  & (!\inst|Add3~3  & VCC)) # (!\inst|Add4~4_combout  & (\inst|Add3~3  $ (GND)))
// \inst|Add3~5  = CARRY((!\inst|Add4~4_combout  & !\inst|Add3~3 ))

	.dataa(\inst|Add4~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~3 ),
	.combout(\inst|Add3~4_combout ),
	.cout(\inst|Add3~5 ));
// synopsys translate_off
defparam \inst|Add3~4 .lut_mask = 16'h5A05;
defparam \inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N8
cycloneive_lcell_comb \inst|Add3~6 (
// Equation(s):
// \inst|Add3~6_combout  = (\inst|Add4~6_combout  & (!\inst|Add3~5 )) # (!\inst|Add4~6_combout  & (\inst|Add3~5  & VCC))
// \inst|Add3~7  = CARRY((\inst|Add4~6_combout  & !\inst|Add3~5 ))

	.dataa(gnd),
	.datab(\inst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~5 ),
	.combout(\inst|Add3~6_combout ),
	.cout(\inst|Add3~7 ));
// synopsys translate_off
defparam \inst|Add3~6 .lut_mask = 16'h3C0C;
defparam \inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N10
cycloneive_lcell_comb \inst|Add3~8 (
// Equation(s):
// \inst|Add3~8_combout  = (\inst|Add4~8_combout  & (\inst|Add3~7  $ (GND))) # (!\inst|Add4~8_combout  & ((GND) # (!\inst|Add3~7 )))
// \inst|Add3~9  = CARRY((!\inst|Add3~7 ) # (!\inst|Add4~8_combout ))

	.dataa(\inst|Add4~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~7 ),
	.combout(\inst|Add3~8_combout ),
	.cout(\inst|Add3~9 ));
// synopsys translate_off
defparam \inst|Add3~8 .lut_mask = 16'hA55F;
defparam \inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N18
cycloneive_lcell_comb \inst|Add3~16 (
// Equation(s):
// \inst|Add3~16_combout  = (\inst|Add4~16_combout  & (!\inst|Add3~15  & VCC)) # (!\inst|Add4~16_combout  & (\inst|Add3~15  $ (GND)))
// \inst|Add3~17  = CARRY((!\inst|Add4~16_combout  & !\inst|Add3~15 ))

	.dataa(\inst|Add4~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~15 ),
	.combout(\inst|Add3~16_combout ),
	.cout(\inst|Add3~17 ));
// synopsys translate_off
defparam \inst|Add3~16 .lut_mask = 16'h5A05;
defparam \inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N24
cycloneive_lcell_comb \inst|Add3~22 (
// Equation(s):
// \inst|Add3~22_combout  = \inst|Add3~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add3~21 ),
	.combout(\inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~22 .lut_mask = 16'hF0F0;
defparam \inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N20
cycloneive_lcell_comb \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = (\iGen|yrow [7] & ((\iGen|yrow [5] & (\inst|Add2~9  & VCC)) # (!\iGen|yrow [5] & (!\inst|Add2~9 )))) # (!\iGen|yrow [7] & ((\iGen|yrow [5] & (!\inst|Add2~9 )) # (!\iGen|yrow [5] & ((\inst|Add2~9 ) # (GND)))))
// \inst|Add2~11  = CARRY((\iGen|yrow [7] & (!\iGen|yrow [5] & !\inst|Add2~9 )) # (!\iGen|yrow [7] & ((!\inst|Add2~9 ) # (!\iGen|yrow [5]))))

	.dataa(\iGen|yrow [7]),
	.datab(\iGen|yrow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~9 ),
	.combout(\inst|Add2~10_combout ),
	.cout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~10 .lut_mask = 16'h9617;
defparam \inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N22
cycloneive_lcell_comb \inst|Add2~12 (
// Equation(s):
// \inst|Add2~12_combout  = ((\iGen|yrow [8] $ (\iGen|yrow [6] $ (!\inst|Add2~11 )))) # (GND)
// \inst|Add2~13  = CARRY((\iGen|yrow [8] & ((\iGen|yrow [6]) # (!\inst|Add2~11 ))) # (!\iGen|yrow [8] & (\iGen|yrow [6] & !\inst|Add2~11 )))

	.dataa(\iGen|yrow [8]),
	.datab(\iGen|yrow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~11 ),
	.combout(\inst|Add2~12_combout ),
	.cout(\inst|Add2~13 ));
// synopsys translate_off
defparam \inst|Add2~12 .lut_mask = 16'h698E;
defparam \inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N24
cycloneive_lcell_comb \inst|Add2~14 (
// Equation(s):
// \inst|Add2~14_combout  = (\iGen|yrow [7] & ((\iGen|yrow [9] & (\inst|Add2~13  & VCC)) # (!\iGen|yrow [9] & (!\inst|Add2~13 )))) # (!\iGen|yrow [7] & ((\iGen|yrow [9] & (!\inst|Add2~13 )) # (!\iGen|yrow [9] & ((\inst|Add2~13 ) # (GND)))))
// \inst|Add2~15  = CARRY((\iGen|yrow [7] & (!\iGen|yrow [9] & !\inst|Add2~13 )) # (!\iGen|yrow [7] & ((!\inst|Add2~13 ) # (!\iGen|yrow [9]))))

	.dataa(\iGen|yrow [7]),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~13 ),
	.combout(\inst|Add2~14_combout ),
	.cout(\inst|Add2~15 ));
// synopsys translate_off
defparam \inst|Add2~14 .lut_mask = 16'h9617;
defparam \inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N28
cycloneive_lcell_comb \inst|Add2~18 (
// Equation(s):
// \inst|Add2~18_combout  = (\iGen|yrow [9] & (!\inst|Add2~17 )) # (!\iGen|yrow [9] & ((\inst|Add2~17 ) # (GND)))
// \inst|Add2~19  = CARRY((!\inst|Add2~17 ) # (!\iGen|yrow [9]))

	.dataa(gnd),
	.datab(\iGen|yrow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~17 ),
	.combout(\inst|Add2~18_combout ),
	.cout(\inst|Add2~19 ));
// synopsys translate_off
defparam \inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y22_N30
cycloneive_lcell_comb \inst|Add2~20 (
// Equation(s):
// \inst|Add2~20_combout  = !\inst|Add2~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add2~19 ),
	.combout(\inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~20 .lut_mask = 16'h0F0F;
defparam \inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N6
cycloneive_lcell_comb \inst|LessThan14~1 (
// Equation(s):
// \inst|LessThan14~1_cout  = CARRY((\iGen|xcolumn[0]~_Duplicate_2_q  & !\iGen|yrow [1]))

	.dataa(\iGen|xcolumn[0]~_Duplicate_2_q ),
	.datab(\iGen|yrow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan14~1_cout ));
// synopsys translate_off
defparam \inst|LessThan14~1 .lut_mask = 16'h0022;
defparam \inst|LessThan14~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N8
cycloneive_lcell_comb \inst|LessThan14~3 (
// Equation(s):
// \inst|LessThan14~3_cout  = CARRY((\inst|Add2~0_combout  & ((!\inst|LessThan14~1_cout ) # (!\iGen|xcolumn[1]~_Duplicate_2_q ))) # (!\inst|Add2~0_combout  & (!\iGen|xcolumn[1]~_Duplicate_2_q  & !\inst|LessThan14~1_cout )))

	.dataa(\inst|Add2~0_combout ),
	.datab(\iGen|xcolumn[1]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~1_cout ),
	.combout(),
	.cout(\inst|LessThan14~3_cout ));
// synopsys translate_off
defparam \inst|LessThan14~3 .lut_mask = 16'h002B;
defparam \inst|LessThan14~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N10
cycloneive_lcell_comb \inst|LessThan14~5 (
// Equation(s):
// \inst|LessThan14~5_cout  = CARRY((\inst|Add2~2_combout  & (\inst|Add3~2_combout  & !\inst|LessThan14~3_cout )) # (!\inst|Add2~2_combout  & ((\inst|Add3~2_combout ) # (!\inst|LessThan14~3_cout ))))

	.dataa(\inst|Add2~2_combout ),
	.datab(\inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~3_cout ),
	.combout(),
	.cout(\inst|LessThan14~5_cout ));
// synopsys translate_off
defparam \inst|LessThan14~5 .lut_mask = 16'h004D;
defparam \inst|LessThan14~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N12
cycloneive_lcell_comb \inst|LessThan14~7 (
// Equation(s):
// \inst|LessThan14~7_cout  = CARRY((\inst|Add2~4_combout  & ((!\inst|LessThan14~5_cout ) # (!\inst|Add3~4_combout ))) # (!\inst|Add2~4_combout  & (!\inst|Add3~4_combout  & !\inst|LessThan14~5_cout )))

	.dataa(\inst|Add2~4_combout ),
	.datab(\inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~5_cout ),
	.combout(),
	.cout(\inst|LessThan14~7_cout ));
// synopsys translate_off
defparam \inst|LessThan14~7 .lut_mask = 16'h002B;
defparam \inst|LessThan14~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N14
cycloneive_lcell_comb \inst|LessThan14~9 (
// Equation(s):
// \inst|LessThan14~9_cout  = CARRY((\inst|Add2~6_combout  & (\inst|Add3~6_combout  & !\inst|LessThan14~7_cout )) # (!\inst|Add2~6_combout  & ((\inst|Add3~6_combout ) # (!\inst|LessThan14~7_cout ))))

	.dataa(\inst|Add2~6_combout ),
	.datab(\inst|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~7_cout ),
	.combout(),
	.cout(\inst|LessThan14~9_cout ));
// synopsys translate_off
defparam \inst|LessThan14~9 .lut_mask = 16'h004D;
defparam \inst|LessThan14~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N16
cycloneive_lcell_comb \inst|LessThan14~11 (
// Equation(s):
// \inst|LessThan14~11_cout  = CARRY((\inst|Add2~8_combout  & ((!\inst|LessThan14~9_cout ) # (!\inst|Add3~8_combout ))) # (!\inst|Add2~8_combout  & (!\inst|Add3~8_combout  & !\inst|LessThan14~9_cout )))

	.dataa(\inst|Add2~8_combout ),
	.datab(\inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~9_cout ),
	.combout(),
	.cout(\inst|LessThan14~11_cout ));
// synopsys translate_off
defparam \inst|LessThan14~11 .lut_mask = 16'h002B;
defparam \inst|LessThan14~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N18
cycloneive_lcell_comb \inst|LessThan14~13 (
// Equation(s):
// \inst|LessThan14~13_cout  = CARRY((\inst|Add3~10_combout  & ((!\inst|LessThan14~11_cout ) # (!\inst|Add2~10_combout ))) # (!\inst|Add3~10_combout  & (!\inst|Add2~10_combout  & !\inst|LessThan14~11_cout )))

	.dataa(\inst|Add3~10_combout ),
	.datab(\inst|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~11_cout ),
	.combout(),
	.cout(\inst|LessThan14~13_cout ));
// synopsys translate_off
defparam \inst|LessThan14~13 .lut_mask = 16'h002B;
defparam \inst|LessThan14~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N20
cycloneive_lcell_comb \inst|LessThan14~15 (
// Equation(s):
// \inst|LessThan14~15_cout  = CARRY((\inst|Add3~12_combout  & (\inst|Add2~12_combout  & !\inst|LessThan14~13_cout )) # (!\inst|Add3~12_combout  & ((\inst|Add2~12_combout ) # (!\inst|LessThan14~13_cout ))))

	.dataa(\inst|Add3~12_combout ),
	.datab(\inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~13_cout ),
	.combout(),
	.cout(\inst|LessThan14~15_cout ));
// synopsys translate_off
defparam \inst|LessThan14~15 .lut_mask = 16'h004D;
defparam \inst|LessThan14~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N22
cycloneive_lcell_comb \inst|LessThan14~17 (
// Equation(s):
// \inst|LessThan14~17_cout  = CARRY((\inst|Add3~14_combout  & ((!\inst|LessThan14~15_cout ) # (!\inst|Add2~14_combout ))) # (!\inst|Add3~14_combout  & (!\inst|Add2~14_combout  & !\inst|LessThan14~15_cout )))

	.dataa(\inst|Add3~14_combout ),
	.datab(\inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~15_cout ),
	.combout(),
	.cout(\inst|LessThan14~17_cout ));
// synopsys translate_off
defparam \inst|LessThan14~17 .lut_mask = 16'h002B;
defparam \inst|LessThan14~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N24
cycloneive_lcell_comb \inst|LessThan14~19 (
// Equation(s):
// \inst|LessThan14~19_cout  = CARRY((\inst|Add2~16_combout  & ((!\inst|LessThan14~17_cout ) # (!\inst|Add3~16_combout ))) # (!\inst|Add2~16_combout  & (!\inst|Add3~16_combout  & !\inst|LessThan14~17_cout )))

	.dataa(\inst|Add2~16_combout ),
	.datab(\inst|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~17_cout ),
	.combout(),
	.cout(\inst|LessThan14~19_cout ));
// synopsys translate_off
defparam \inst|LessThan14~19 .lut_mask = 16'h002B;
defparam \inst|LessThan14~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N26
cycloneive_lcell_comb \inst|LessThan14~21 (
// Equation(s):
// \inst|LessThan14~21_cout  = CARRY((\inst|Add3~18_combout  & ((!\inst|LessThan14~19_cout ) # (!\inst|Add2~18_combout ))) # (!\inst|Add3~18_combout  & (!\inst|Add2~18_combout  & !\inst|LessThan14~19_cout )))

	.dataa(\inst|Add3~18_combout ),
	.datab(\inst|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan14~19_cout ),
	.combout(),
	.cout(\inst|LessThan14~21_cout ));
// synopsys translate_off
defparam \inst|LessThan14~21 .lut_mask = 16'h002B;
defparam \inst|LessThan14~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N28
cycloneive_lcell_comb \inst|LessThan14~22 (
// Equation(s):
// \inst|LessThan14~22_combout  = (\inst|Add3~20_combout  & ((\inst|LessThan14~21_cout ) # (!\inst|Add2~20_combout ))) # (!\inst|Add3~20_combout  & (\inst|LessThan14~21_cout  & !\inst|Add2~20_combout ))

	.dataa(\inst|Add3~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add2~20_combout ),
	.cin(\inst|LessThan14~21_cout ),
	.combout(\inst|LessThan14~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan14~22 .lut_mask = 16'hA0FA;
defparam \inst|LessThan14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N0
cycloneive_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \iGen|yrow [5] $ (\iGen|yrow [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iGen|yrow [5]),
	.datad(\iGen|yrow [6]),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h0FF0;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N2
cycloneive_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \iGen|yrow [7] $ (((\iGen|yrow [6] & \iGen|yrow [5])))

	.dataa(gnd),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|yrow [5]),
	.datad(\iGen|yrow [7]),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'h3FC0;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N4
cycloneive_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = \iGen|yrow [8] $ (((\iGen|yrow [5] & (\iGen|yrow [6] & \iGen|yrow [7]))))

	.dataa(\iGen|yrow [5]),
	.datab(\iGen|yrow [6]),
	.datac(\iGen|yrow [8]),
	.datad(\iGen|yrow [7]),
	.cin(gnd),
	.combout(\inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h78F0;
defparam \inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y22_N14
cycloneive_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_combout  = \iGen|yrow [9] $ ((((!\iGen|yrow [7]) # (!\iGen|yrow [8])) # (!\inst|Add0~0_combout )))

	.dataa(\iGen|yrow [9]),
	.datab(\inst|Add0~0_combout ),
	.datac(\iGen|yrow [8]),
	.datad(\iGen|yrow [7]),
	.cin(gnd),
	.combout(\inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'h9555;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y22_N0
cycloneive_mac_mult \inst|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Add0~1_combout ,\inst|Add0~5_combout ,\inst|Add0~4_combout ,\inst|Add0~3_combout ,\inst|Add0~2_combout ,!\iGen|yrow [5],\iGen|yrow [4],\iGen|yrow [3],\iGen|yrow [2],\iGen|yrow [1],\iGen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|Add0~1_combout ,\inst|Add0~5_combout ,\inst|Add0~4_combout ,\inst|Add0~3_combout ,\inst|Add0~2_combout ,!\iGen|yrow [5],\iGen|yrow [4],\iGen|yrow [3],\iGen|yrow [2],\iGen|yrow [1],\iGen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y21_N0
cycloneive_mac_mult \inst|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\iGen|xcolumn~0_combout ,\iGen|xcolumn~1_combout ,\iGen|xcolumn~2_combout ,\iGen|xcolumn~3_combout ,\iGen|xcolumn~4_combout ,\iGen|xcolumn~5_combout ,\iGen|xcolumn~6_combout ,\iGen|xcolumn~7_combout ,\iGen|xcolumn~8_combout ,\iGen|xcolumn~9_combout ,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd}),
	.datab({\iGen|xcolumn~0_combout ,\iGen|xcolumn~1_combout ,\iGen|xcolumn~2_combout ,\iGen|xcolumn~3_combout ,\iGen|xcolumn~4_combout ,\iGen|xcolumn~5_combout ,\iGen|xcolumn~6_combout ,\iGen|xcolumn~7_combout ,\iGen|xcolumn~8_combout ,\iGen|xcolumn~9_combout ,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
cycloneive_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_cout  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add1~1_cout ));
// synopsys translate_off
defparam \inst|Add1~1 .lut_mask = 16'h0088;
defparam \inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
cycloneive_lcell_comb \inst|Add1~3 (
// Equation(s):
// \inst|Add1~3_cout  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & !\inst|Add1~1_cout )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & ((!\inst|Add1~1_cout ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~1_cout ),
	.combout(),
	.cout(\inst|Add1~3_cout ));
// synopsys translate_off
defparam \inst|Add1~3 .lut_mask = 16'h0017;
defparam \inst|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N16
cycloneive_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_cout  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT4  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ) # (!\inst|Add1~3_cout ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT4  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & 
// !\inst|Add1~3_cout )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~3_cout ),
	.combout(),
	.cout(\inst|Add1~5_cout ));
// synopsys translate_off
defparam \inst|Add1~5 .lut_mask = 16'h008E;
defparam \inst|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N18
cycloneive_lcell_comb \inst|Add1~7 (
// Equation(s):
// \inst|Add1~7_cout  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & !\inst|Add1~5_cout )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((!\inst|Add1~5_cout ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~5_cout ),
	.combout(),
	.cout(\inst|Add1~7_cout ));
// synopsys translate_off
defparam \inst|Add1~7 .lut_mask = 16'h0017;
defparam \inst|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N14
cycloneive_lcell_comb \inst|Add1~34 (
// Equation(s):
// \inst|Add1~34_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (\inst|Add1~33  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add1~33 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add1~33 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Add1~33 ) # (GND)))))
// \inst|Add1~35  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & !\inst|Add1~33 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((!\inst|Add1~33 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~33 ),
	.combout(\inst|Add1~34_combout ),
	.cout(\inst|Add1~35 ));
// synopsys translate_off
defparam \inst|Add1~34 .lut_mask = 16'h9617;
defparam \inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneive_lcell_comb \inst|Add1~36 (
// Equation(s):
// \inst|Add1~36_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & (\inst|Add1~35  $ (GND))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & (!\inst|Add1~35  & VCC))
// \inst|Add1~37  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & !\inst|Add1~35 ))

	.dataa(gnd),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~35 ),
	.combout(\inst|Add1~36_combout ),
	.cout(\inst|Add1~37 ));
// synopsys translate_off
defparam \inst|Add1~36 .lut_mask = 16'hC30C;
defparam \inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneive_lcell_comb \inst|Add1~38 (
// Equation(s):
// \inst|Add1~38_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst|Add1~37 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|Add1~37 ) # (GND)))
// \inst|Add1~39  = CARRY((!\inst|Add1~37 ) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(gnd),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~37 ),
	.combout(\inst|Add1~38_combout ),
	.cout(\inst|Add1~39 ));
// synopsys translate_off
defparam \inst|Add1~38 .lut_mask = 16'h3C3F;
defparam \inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneive_lcell_comb \inst|LessThan13~5 (
// Equation(s):
// \inst|LessThan13~5_combout  = (\inst|LessThan13~4_combout  & (!\inst|Add1~36_combout  & (!\inst|Add1~34_combout  & !\inst|Add1~38_combout )))

	.dataa(\inst|LessThan13~4_combout ),
	.datab(\inst|Add1~36_combout ),
	.datac(\inst|Add1~34_combout ),
	.datad(\inst|Add1~38_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~5 .lut_mask = 16'h0002;
defparam \inst|LessThan13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N28
cycloneive_lcell_comb \inst|RGB~0 (
// Equation(s):
// \inst|RGB~0_combout  = (!\inst|Add1~40_combout  & (!\inst|LessThan13~5_combout  & ((!\inst|LessThan14~22_combout ) # (!\inst|Add3~22_combout ))))

	.dataa(\inst|Add1~40_combout ),
	.datab(\inst|Add3~22_combout ),
	.datac(\inst|LessThan14~22_combout ),
	.datad(\inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\inst|RGB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~0 .lut_mask = 16'h0015;
defparam \inst|RGB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N26
cycloneive_lcell_comb \iReg|LCD_B~2 (
// Equation(s):
// \iReg|LCD_B~2_combout  = (\iReg|LCD_G~9_combout  & (\inst|RGB~0_combout  & ((!\inst|Add5~22_combout ) # (!\inst|LessThan15~21_combout ))))

	.dataa(\inst|LessThan15~21_combout ),
	.datab(\inst|Add5~22_combout ),
	.datac(\iReg|LCD_G~9_combout ),
	.datad(\inst|RGB~0_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~2 .lut_mask = 16'h7000;
defparam \iReg|LCD_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N16
cycloneive_lcell_comb \iReg|LCD_B[5]~feeder (
// Equation(s):
// \iReg|LCD_B[5]~feeder_combout  = \iReg|LCD_B~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\iReg|LCD_B~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B[5]~feeder .lut_mask = 16'hF0F0;
defparam \iReg|LCD_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N17
dffeas \iReg|LCD_B[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[5] .is_wysiwyg = "true";
defparam \iReg|LCD_B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y23_N27
dffeas \iReg|LCD_B[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_B~2_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[4] .is_wysiwyg = "true";
defparam \iReg|LCD_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N24
cycloneive_lcell_comb \iReg|LCD_G~10 (
// Equation(s):
// \iReg|LCD_G~10_combout  = (!\inst|RGB~1_combout  & (\iReg|LCD_B~0_combout  & (\inst|Add0~1_combout  & !\inst|LSPflag~3_combout )))

	.dataa(\inst|RGB~1_combout ),
	.datab(\iReg|LCD_B~0_combout ),
	.datac(\inst|Add0~1_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~10_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~10 .lut_mask = 16'h0040;
defparam \iReg|LCD_G~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N25
dffeas \iReg|LCD_B[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G~10_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[2] .is_wysiwyg = "true";
defparam \iReg|LCD_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N2
cycloneive_lcell_comb \iReg|LCD_B[1]~feeder (
// Equation(s):
// \iReg|LCD_B[1]~feeder_combout  = \iReg|LCD_G~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iReg|LCD_G~10_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B[1]~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N3
dffeas \iReg|LCD_B[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_B[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[1] .is_wysiwyg = "true";
defparam \iReg|LCD_B[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|Add8~39_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Add8~45_combout ,\inst|Add8~44_combout ,\inst|Add8~43_combout ,\inst|Add8~42_combout ,\inst|Add8~41_combout ,\inst|Add8~40_combout ,\inst|Mux7~0_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,
\inst|Mux12~0_combout ,\inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "romPicture2.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000000000000000000000000000007FF00000000000000000000000000000FFFC0000000000000000000000000003FFFF0000000000000000000000000007FFFF800000000000000000000000000FFFFFC00000000000000000000000001FFFFFE00000000000000000000000003FFFFFE00000000000000000000000003FFC3FF00000000000000000000000007FF80FF0000000000000000000000000FFE007F8000000000000000000000001FFC003F8000000000000000000000001FFC003FC000000000000000000000003FF8001FC00000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000007FF0001FC000000000000000000000007FE0001FC00000000000000000000000FFE0001FC00000000000000000000000FFC0001FC00000000000000000000001FF80001FC00000000000000000000001FF80003FC00000000000000000000003FF00003FC00000000000000000000003FE00003FC00000000000000000000007FE00007FC00000000000000000000007FC00007F80000000000000000000000FFC0000FF80000000000000000000000FF80000FF80000000000000000000000FF80001FF00000000000000000000000FF00001FF00000000000000000000001FF00003FF00000000000000000000001FF00003FE000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000001FE00007FE00000000000000000000001FE0000FFC00000000000000000000001FE0000FFC00000000000000000000001FC0001FF800000000000000000000001FC0003FF800000000000000000000001FC0003FF000000000000000000000001FC0007FF000000000000000000000001FC000FFE000000000000000000000000FE001FFC000000000000000000000000FE001FFC000000000000000000000000FF003FF80000000000000000000000007F80FFF00000000000000000000000007FE3FFF00000000000000000000000003FFFFFE00000000000000000000000003FFFFFC00000000000000000000000001FFFFF800000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000FFFFF0000000000000000000000000003FFFE0000000000000000000000000001FFF800000000000000000000000000007FE0000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst|Add8~39_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|Add8~45_combout ,\inst|Add8~44_combout ,\inst|Add8~43_combout ,\inst|Add8~42_combout ,\inst|Add8~41_combout ,\inst|Add8~40_combout ,\inst|Mux7~0_combout ,\inst|Mux8~0_combout ,\inst|Mux9~0_combout ,\inst|Mux10~0_combout ,\inst|Mux11~0_combout ,
\inst|Mux12~0_combout ,\inst|Mux13~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romPicture2.mif";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DisplayLogic2:inst|romPicture2:rom_inst|altsyncram:altsyncram_component|altsyncram_ks71:auto_generated|ALTSYNCRAM";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000001FFC00000000000000000000000000003FFF0000000000000000000000000000FFFFC000000000000000000000000001FFFFE000000000000000000000000003FFFFF00000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000007FFFFF80000000000000000000000000FFFFFF80000000000000000000000000FFF0FFC0000000000000000000000001FFE03FC0000000000000000000000003FF801FE0000000000000000000000007FF000FE0000000000000000000000007FF000FF000000000000000000000000FFE0007F000000000000000000000001FFC0007F000000000000000000000001FF80007F000000000000000000000003FF80007F000000000000000000000003FF00007F000000000000000000000007FE00007F000000000000000000000007FE0000FF00000000000000000000000FFC0000FF00000000000000000000000FF80000FF0000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000001FF80001FF00000000000000000000001FF00001FE00000000000000000000003FF00003FE00000000000000000000003FE00003FE00000000000000000000003FE00007FC00000000000000000000003FC00007FC00000000000000000000007FC0000FFC00000000000000000000007FC0000FF800000000000000000000007F80001FF800000000000000000000007F80003FF000000000000000000000007F80003FF000000000000000000000007F00007FE000000000000000000000007F0000FFE000000000000000000000007F0000FFC000000000000000000000007F0001FFC000000000000000000000007F0003FF800000000000000000;
defparam \inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000003F8007FF0000000000000000000000003F8007FF0000000000000000000000003FC00FFE0000000000000000000000001FE03FFC0000000000000000000000001FF8FFFC0000000000000000000000000FFFFFF80000000000000000000000000FFFFFF000000000000000000000000007FFFFE000000000000000000000000003FFFFC000000000000000000000000000FFFF80000000000000000000000000007FFE00000000000000000000000000001FF80000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N22
cycloneive_lcell_comb \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (!\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hCFC0;
defparam \inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N30
cycloneive_lcell_comb \inst|RGB~1 (
// Equation(s):
// \inst|RGB~1_combout  = \inst|LSPflag~2_combout  $ (((\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & !\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout )))

	.dataa(gnd),
	.datab(\inst|LSPflag~2_combout ),
	.datac(\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\inst|rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\inst|RGB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGB~1 .lut_mask = 16'hCC3C;
defparam \inst|RGB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N14
cycloneive_lcell_comb \iReg|LCD_B~3 (
// Equation(s):
// \iReg|LCD_B~3_combout  = (\inst|LSPflag~3_combout  & (\inst|LessThan15~21_combout  & (\inst|Add5~22_combout ))) # (!\inst|LSPflag~3_combout  & (((\inst|RGB~1_combout ))))

	.dataa(\inst|LessThan15~21_combout ),
	.datab(\inst|Add5~22_combout ),
	.datac(\inst|RGB~1_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~3 .lut_mask = 16'h88F0;
defparam \iReg|LCD_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N12
cycloneive_lcell_comb \iReg|LCD_B~4 (
// Equation(s):
// \iReg|LCD_B~4_combout  = (\iReg|LCD_B~1_combout  & (!\iReg|LCD_B~3_combout  & ((\inst|RGB~0_combout ) # (!\inst|LSPflag~3_combout ))))

	.dataa(\iReg|LCD_B~1_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\iReg|LCD_B~3_combout ),
	.datad(\inst|RGB~0_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~4 .lut_mask = 16'h0A02;
defparam \iReg|LCD_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N13
dffeas \iReg|LCD_B[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_B~4_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_B[0] .is_wysiwyg = "true";
defparam \iReg|LCD_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N24
cycloneive_lcell_comb \iReg|LCD_G~4 (
// Equation(s):
// \iReg|LCD_G~4_combout  = (\inst|Add3~22_combout  & \inst|LessThan14~22_combout )

	.dataa(gnd),
	.datab(\inst|Add3~22_combout ),
	.datac(\inst|LessThan14~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~4 .lut_mask = 16'hC0C0;
defparam \iReg|LCD_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N18
cycloneive_lcell_comb \iReg|LCD_G~5 (
// Equation(s):
// \iReg|LCD_G~5_combout  = (\iReg|LCD_G~9_combout  & ((\inst|Add1~40_combout ) # ((\iReg|LCD_G~4_combout ) # (\inst|LessThan13~5_combout ))))

	.dataa(\inst|Add1~40_combout ),
	.datab(\iReg|LCD_G~4_combout ),
	.datac(\iReg|LCD_G~9_combout ),
	.datad(\inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~5 .lut_mask = 16'hF0E0;
defparam \iReg|LCD_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N22
cycloneive_lcell_comb \iReg|LCD_G~6 (
// Equation(s):
// \iReg|LCD_G~6_combout  = (\iReg|LCD_G~5_combout ) # ((\inst|LessThan15~21_combout  & (\inst|Add5~22_combout  & \iReg|LCD_G~9_combout )))

	.dataa(\inst|LessThan15~21_combout ),
	.datab(\inst|Add5~22_combout ),
	.datac(\iReg|LCD_G~9_combout ),
	.datad(\iReg|LCD_G~5_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~6_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~6 .lut_mask = 16'hFF80;
defparam \iReg|LCD_G~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N23
dffeas \iReg|LCD_G[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G~6_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[5] .is_wysiwyg = "true";
defparam \iReg|LCD_G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N20
cycloneive_lcell_comb \iReg|LCD_R~2 (
// Equation(s):
// \iReg|LCD_R~2_combout  = ((\iReg|LCD_G~4_combout ) # ((!\inst|LSPflag~3_combout ) # (!\inst|Add5~22_combout ))) # (!\inst|LessThan15~21_combout )

	.dataa(\inst|LessThan15~21_combout ),
	.datab(\iReg|LCD_G~4_combout ),
	.datac(\inst|Add5~22_combout ),
	.datad(\inst|LSPflag~3_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R~2 .lut_mask = 16'hDFFF;
defparam \iReg|LCD_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N20
cycloneive_lcell_comb \iReg|LCD_R~6 (
// Equation(s):
// \iReg|LCD_R~6_combout  = ((\iReg|LCD_R~2_combout ) # (!\inst|Add0~1_combout )) # (!\iReg|LCD_B~0_combout )

	.dataa(gnd),
	.datab(\iReg|LCD_B~0_combout ),
	.datac(\inst|Add0~1_combout ),
	.datad(\iReg|LCD_R~2_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R~6_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R~6 .lut_mask = 16'hFF3F;
defparam \iReg|LCD_R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N8
cycloneive_lcell_comb \iReg|LCD_R~3 (
// Equation(s):
// \iReg|LCD_R~3_combout  = (\inst|Add1~40_combout  & (\iReg|LCD_G~9_combout )) # (!\inst|Add1~40_combout  & ((\inst|LessThan13~5_combout  & (\iReg|LCD_G~9_combout )) # (!\inst|LessThan13~5_combout  & ((!\iReg|LCD_R~6_combout )))))

	.dataa(\inst|Add1~40_combout ),
	.datab(\iReg|LCD_G~9_combout ),
	.datac(\iReg|LCD_R~6_combout ),
	.datad(\inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R~3 .lut_mask = 16'hCC8D;
defparam \iReg|LCD_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N0
cycloneive_lcell_comb \iReg|LCD_G[4]~feeder (
// Equation(s):
// \iReg|LCD_G[4]~feeder_combout  = \iReg|LCD_R~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\iReg|LCD_R~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G[4]~feeder .lut_mask = 16'hF0F0;
defparam \iReg|LCD_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N1
dffeas \iReg|LCD_G[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[4] .is_wysiwyg = "true";
defparam \iReg|LCD_G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N10
cycloneive_lcell_comb \iReg|LCD_G[3]~feeder (
// Equation(s):
// \iReg|LCD_G[3]~feeder_combout  = \iReg|LCD_R~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\iReg|LCD_R~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G[3]~feeder .lut_mask = 16'hF0F0;
defparam \iReg|LCD_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N11
dffeas \iReg|LCD_G[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[3] .is_wysiwyg = "true";
defparam \iReg|LCD_G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
cycloneive_lcell_comb \inst|Add1~40 (
// Equation(s):
// \inst|Add1~40_combout  = \inst|Mult1|auto_generated|mac_out2~DATAOUT21  $ (!\inst|Add1~39 )

	.dataa(gnd),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add1~39 ),
	.combout(\inst|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~40 .lut_mask = 16'hC3C3;
defparam \inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N6
cycloneive_lcell_comb \inst|LessThan13~6 (
// Equation(s):
// \inst|LessThan13~6_combout  = (\inst|Add1~40_combout ) # (\inst|LessThan13~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add1~40_combout ),
	.datad(\inst|LessThan13~5_combout ),
	.cin(gnd),
	.combout(\inst|LessThan13~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan13~6 .lut_mask = 16'hFFF0;
defparam \inst|LessThan13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N28
cycloneive_lcell_comb \iReg|LCD_B~1 (
// Equation(s):
// \iReg|LCD_B~1_combout  = (\inst|Add0~1_combout  & \iReg|LCD_B~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~1_combout ),
	.datad(\iReg|LCD_B~0_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_B~1 .lut_mask = 16'hF000;
defparam \iReg|LCD_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N8
cycloneive_lcell_comb \iReg|LCD_G~7 (
// Equation(s):
// \iReg|LCD_G~7_combout  = (\iReg|LCD_B~1_combout  & ((\inst|LSPflag~3_combout  & ((!\inst|Add3~22_combout ))) # (!\inst|LSPflag~3_combout  & (!\inst|RGB~1_combout ))))

	.dataa(\inst|RGB~1_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\inst|Add3~22_combout ),
	.datad(\iReg|LCD_B~1_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~7_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~7 .lut_mask = 16'h1D00;
defparam \iReg|LCD_G~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N12
cycloneive_lcell_comb \iReg|LCD_G~8 (
// Equation(s):
// \iReg|LCD_G~8_combout  = (\iReg|LCD_G~7_combout ) # ((\iReg|LCD_G~9_combout  & ((\inst|LessThan13~6_combout ) # (!\inst|LessThan14~22_combout ))))

	.dataa(\inst|LessThan14~22_combout ),
	.datab(\inst|LessThan13~6_combout ),
	.datac(\iReg|LCD_G~7_combout ),
	.datad(\iReg|LCD_G~9_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G~8_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G~8 .lut_mask = 16'hFDF0;
defparam \iReg|LCD_G~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N13
dffeas \iReg|LCD_G[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G~8_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[2] .is_wysiwyg = "true";
defparam \iReg|LCD_G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N14
cycloneive_lcell_comb \iReg|LCD_G[1]~feeder (
// Equation(s):
// \iReg|LCD_G[1]~feeder_combout  = \iReg|LCD_G~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iReg|LCD_G~8_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G[1]~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_G[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N15
dffeas \iReg|LCD_G[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[1] .is_wysiwyg = "true";
defparam \iReg|LCD_G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N0
cycloneive_lcell_comb \iReg|LCD_G[0]~feeder (
// Equation(s):
// \iReg|LCD_G[0]~feeder_combout  = \iReg|LCD_G~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iReg|LCD_G~8_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_G[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_G[0]~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_G[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N1
dffeas \iReg|LCD_G[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_G[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_G[0] .is_wysiwyg = "true";
defparam \iReg|LCD_G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N30
cycloneive_lcell_comb \iReg|LCD_R~4 (
// Equation(s):
// \iReg|LCD_R~4_combout  = (\iReg|LCD_R~3_combout ) # ((\inst|RGB~1_combout  & (!\inst|LSPflag~3_combout  & \iReg|LCD_B~1_combout )))

	.dataa(\inst|RGB~1_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\iReg|LCD_R~3_combout ),
	.datad(\iReg|LCD_B~1_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R~4 .lut_mask = 16'hF2F0;
defparam \iReg|LCD_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N4
cycloneive_lcell_comb \iReg|LCD_R[5]~feeder (
// Equation(s):
// \iReg|LCD_R[5]~feeder_combout  = \iReg|LCD_R~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\iReg|LCD_R~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iReg|LCD_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R[5]~feeder .lut_mask = 16'hF0F0;
defparam \iReg|LCD_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N5
dffeas \iReg|LCD_R[5] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[5] .is_wysiwyg = "true";
defparam \iReg|LCD_R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y23_N31
dffeas \iReg|LCD_R[4] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R~4_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[4] .is_wysiwyg = "true";
defparam \iReg|LCD_R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y23_N9
dffeas \iReg|LCD_R[3] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R~3_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[3] .is_wysiwyg = "true";
defparam \iReg|LCD_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N26
cycloneive_lcell_comb \iReg|LCD_R[2]~feeder (
// Equation(s):
// \iReg|LCD_R[2]~feeder_combout  = \iReg|LCD_G~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iReg|LCD_G~8_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R[2]~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N27
dffeas \iReg|LCD_R[2] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[2] .is_wysiwyg = "true";
defparam \iReg|LCD_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N4
cycloneive_lcell_comb \iReg|LCD_R[1]~feeder (
// Equation(s):
// \iReg|LCD_R[1]~feeder_combout  = \iReg|LCD_G~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iReg|LCD_G~8_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R[1]~feeder .lut_mask = 16'hFF00;
defparam \iReg|LCD_R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N5
dffeas \iReg|LCD_R[1] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[1] .is_wysiwyg = "true";
defparam \iReg|LCD_R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N2
cycloneive_lcell_comb \iReg|LCD_R~5 (
// Equation(s):
// \iReg|LCD_R~5_combout  = (\iReg|LCD_B~1_combout  & ((\inst|LessThan13~6_combout ) # ((!\iReg|LCD_G~4_combout ) # (!\inst|LSPflag~3_combout ))))

	.dataa(\inst|LessThan13~6_combout ),
	.datab(\inst|LSPflag~3_combout ),
	.datac(\iReg|LCD_B~1_combout ),
	.datad(\iReg|LCD_G~4_combout ),
	.cin(gnd),
	.combout(\iReg|LCD_R~5_combout ),
	.cout());
// synopsys translate_off
defparam \iReg|LCD_R~5 .lut_mask = 16'hB0F0;
defparam \iReg|LCD_R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N3
dffeas \iReg|LCD_R[0] (
	.clk(!\iGen|ipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iReg|LCD_R~5_combout ),
	.asdata(vcc),
	.clrn(!\iGen|ipll|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iReg|LCD_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iReg|LCD_R[0] .is_wysiwyg = "true";
defparam \iReg|LCD_R[0] .power_up = "low";
// synopsys translate_on

endmodule
