Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne12.ecn.purdue.edu, pid 5976
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4e0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c5026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c48c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c49d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4af6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4c16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c44b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c45d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c40a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c41c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3d36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3dd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c4016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c39b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c35b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c36e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c31b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c32d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2c96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2ed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c3076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fcf8c2996a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2a4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2a4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2aa860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2b52e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2b5d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2bc7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2c7240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2c7c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c24d710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c25a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c25abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c260668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c26a0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c26ab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2705c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c27c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c27ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c286518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c286f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2109e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c217470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c217eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c21f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c22a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c22ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c231898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c23c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c23cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c2427f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1ce278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1cecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1d6748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1e11d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1e1c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1e66a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1f1128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1f1b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1fb5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c204080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c204ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c18d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c18df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c198a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1a04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1a0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1a6978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1b1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1b1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1b88d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1c3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1c3da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c14b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c1542b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c154cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c15b780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c168208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c168c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c16f6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8d226080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8d226b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c17f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c109048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c109a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fcf8c112518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c112e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c1190b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c1192e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c119518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c119748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c119978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c119ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c119dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c126048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c126278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c1264a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c1266d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c126908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c126b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c126d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fcf8c126f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fcf8c0d8eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fcf8c0e1518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33549523403000 because a thread reached the max instruction count
