tests:
- name: adc_1
  bytes: [0x21, 0x00, 0x00, 0x9a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x0"
      nextln:   v2 = bool.read_reg "c"
      nextln:   v3 = i64.add v0, v2
      nextln:   v4 = i64.add v3, v1
      nextln:   i64.write_reg v4, "x1"
- name: adc_2
  bytes: [0x21, 0x00, 0x00, 0x1a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x1"
      nextln:   v1 = i32.read_reg "x0"
      nextln:   v2 = bool.read_reg "c"
      nextln:   v3 = i32.add v0, v2
      nextln:   v4 = i32.add v3, v1
      nextln:   i32.write_reg v4, "x1"
