MF1574-01 CMOS 32-BIT SINGLE CHIP MICROCOMPUTER S1C33L03 Technical S1C33L03 PRODUCT PART S1C33L03 FUNCTION PART
NOTICE of this or or without the written of the right to to this without of of this or to its or or and, further, there that this to products high reliability, such as products. to property rights or otherwise, and there or warranty that with this free from or copyright of third party. This or thereof or the relating to products the of the and of and from the of International and Industry or other from another agency. SEIKO EPSON CORPORATION rights
This the of the S1C33L03. S1C33L03 PRODUCT PART the of the S1C33L03 of the S1C33L03 FUNCTION PART of the peripheral the S1C33 Family to the "S1C33000 Core CPU of the S1C33000 RISC CPU. of Devices S1 C 00E1 Product S1: S5U1 C H2 S1C33L03 Technical 0A TCP BL 0B BACK 0C TCP BR 0D TCP BT 0E TCP BD 0F FRONT 0G: TCP BT 0H TCP BD 0J TCP SL 0K TCP SR 0L LEFT 0M: TCP ST 0N TCP SD 0P TCP ST 0Q: TCP SD 0R RIGHT Specs D: F: QFP C: products specifications type ICE ROM board memory ROM mounting Corresponding 33L01: S1C33L01 C: Product S5U1: products
Features.....................................................................................................................................A-1 ...........................................................................................................................A-3 ..........................................................................................................................A-4 ......................................................................A-4 Functions .............................................................................................................A-5 Supply.......................................................................................................................A-12 ..................................................................................................................A-12 (V DD SS ).................................................................................................A-12 I/O Interface (V DDE )....................................................................................A-13 (AV DDE ).............................................................................A-13 Memory...................................................................................................................A-14 ROM and ..........................................................................................................A-14 RAM.........................................................................................................................................A-15 ..............................................................................................................A-16 of Peripheral I/O Memory .........................................................................................A-68 Precautions Mounting...................................................................................................A-69 Characteristics...................................................................................................A-71 Recommended Conditions ....................................................................................A-72 DC Characteristics ..................................................................................................................A-73 Consumption..............................................................................................................A-75 A/D Converter Characteristics ................................................................................................A-76 AC Characteristics...................................................................................................................A-78 Description..................................................................................................A-78 AC Characteristics Condition...........................................................A-78 C33 AC Characteristic Tables.......................................................................A-79 C33 Block AC Characteristic Charts ...........................................................A-87 LCD Interface AC Characteristics ...........................................................................A-96 Characteristics.................................................................................................... A-107 PLL Characteristics A-108 ..............................................................................................................................A-109 A-109 .........................................................................................................................A-110 A-110 A-111 EPSON S1C33L03 TECHNICAL MANUAL S1C33L03 PRODUCT PART of TABLE OF CONTENTS
TABLE OF CONTENTS <Reference> Interface A-113 A.1 DRAM A-114 A.2 DRAM A-117 A.3 ROM and ROM........................................................................................................... A-121 A.4 SRAM A-123 A.5 SRAM A-125 A.6 8255A.................................................................................................................................... A-127 Characteristics........................................................................................... A-128 EPSON S1C33L03 TECHNICAL MANUAL
OUTLINE I-1 INTRODUCTION B-I-1-1 I-2 BLOCK DIAGRAM......................................................................................................... B-I-2-1 I-3 LIST OF PINS................................................................................................................. B-I-3-1 of I/O II CORE BLOCK II-1 INTRODUCTION B-II-1-1 II-2 CPU AND OPERATING MODE B-II-2-1 CPU ............................................................................................................................................B-II-2-1 HALT SLEEP ..................................................................................................................B-II-2-2 Notes ...............................................................................................................................B-II-2-3 Trap Table...................................................................................................................................B-II-2-4 II-3 INITIAL RESET B-II-3-1 Initial Cold and .............................................................................................................B-II-3-1 ..............................................................................................................................B-II-3-3 Notes Related to Initial II-4 BCU Unit)............................................................................................... B-II-4-1 Assignment Interface..........................................................................B-II-4-1 I/O Combination of Memory ..............................................................................................................................B-II-4-4 Memory ...................................................................................................................B-II-4-4 Memory and Chip ........................................................................B-II-4-5 Memory Memory Areas............................................................................................B-II-4-7 10............................................................................................................................B-II-4-8 3..............................................................................................................................B-II-4-9 Conditions ..............................................................................................B-II-4-10 and ......................................................................................B-II-4-10 SRAM Conditions.................................................................................B-II-4-11 Conditions of ROM.....................................................................B-II-4-12 Operation...........................................................................................................................B-II-4-13 Memory ......................................................................................B-II-4-13 of Memory..............................................................................B-II-4-13 EPSON S1C33L03 TECHNICAL MANUAL S1C33L03 FUNCTION PART Table of TABLE OF CONTENTS
TABLE OF CONTENTS Clock..................................................................................................................................B-II-4-17 ..........................................................................................................B-II-4-18 Clock Interface.................................................................................B-II-4-19 SRAM ....................................................................................................................B-II-4-20 SRAM ......................................................................................................B-II-4-21 ROM Read ..............................................................................................B-II-4-23 DRAM Direct Interface..............................................................................................................B-II-4-24 of DRAM Interface............................................................................................B-II-4-24 DRAM Conditions.............................................................................................B-II-4-25 DRAM Read/Write ............................................................................................B-II-4-28 DRAM Refresh Releasing Device.................................................................................B-II-4-33 I/O Memory of BCU ..................................................................................................................B-II-4-34 II-5 ITC of Functions.....................................................................................................B-II-5-1 ........................................................................................................B-II-5-1 Factors and DMA ............................................................................B-II-5-3 (NMI).........................................................................................B-II-5-3 Processing the CPU....................................................................................B-II-5-3 Clearing Trap Table...................................................................................................................................B-II-5-4 of of the Controller................................................................................B-II-5-5 (PSR)...................................................................................B-II-5-5 Factor and Priority and IDMA Invocation .........................................................................................................................B-II-5-9 HSDMA Invocation ...................................................................................................................B-II-5-11 I/O Memory of ...........................................................................................B-II-5-12 Notes..................................................................................................................B-II-5-25 II-6 CLG (Clock of Clock ..............................................................................................B-II-6-1 I/O of Clock .......................................................................................................B-II-6-2 High-Speed (OSC3) PLL ............................................................................................................................................B-II-6-3 and Switching the CPU Clock .............................................................B-II-6-4 Power-Control Protection ....................................................................................B-II-6-5 Operation .......................................................................................................B-II-6-5 I/O Memory of Clock .................................................................................................B-II-6-6 Notes....................................................................................................................B-II-6-9 II-7 DBG Unit).........................................................................................................B-II-7-1 ..............................................................................................................................B-II-7-1 I/O of EPSON S1C33L03 TECHNICAL MANUAL
III PERIPHERAL BLOCK III-1 INTRODUCTION B-III-1-1 III-2 PRESCALER............................................................................................................... B-III-2-1 of Source Clock .............................................................................................................................B-III-2-1 Selecting Ratio and ......................................................B-III-2-2 Source Clock to I/O Memory of ...........................................................................................................B-III-2-3 Notes...................................................................................................................B-III-2-8 III-3 8-BIT PROGRAMMABLE TIMERS............................................................................ B-III-3-1 of of of and of of Clock and DMA.......................................................................B-III-3-8 I/O Memory of Notes.................................................................................................................B-III-3-17 III-4 16-BIT PROGRAMMABLE TIMERS.......................................................................... B-III-4-1 of I/O of Timers..................................................................................B-III-4-2 of Timers.......................................................................................B-III-4-3 and Operation of ............................................................B-III-4-4 Clock ...........................................................................................................B-III-4-7 and DMA.....................................................................B-III-4-9 I/O Memory of Notes.................................................................................................................B-III-4-25 III-5 WATCHDOG TIMER................................................................................................... B-III-5-1 of .............................................................................................B-III-5-1 of .......................................................................................................B-III-5-1 Operation I/O Memory of Notes...................................................................................................................B-III-5-3 III-6 LOW-SPEED (OSC1) OSCILLATION CIRCUIT B-III-6-1 of Low-Speed (OSC1) ..........................................................B-III-6-1 I/O of (OSC1) ...................................................................B-III-6-1 Types.........................................................................................................................B-III-6-2 Switching the CPU Clock................................................................................B-III-6-3 Power-Control Protection ...................................................................................B-III-6-4 ......................................................................................................B-III-6-4 OSC1 Clock to Devices ..................................................................................B-III-6-4 I/O Memory of Low-Speed (OSC1) Notes...................................................................................................................B-III-6-8 EPSON S1C33L03 TECHNICAL MANUAL TABLE OF CONTENTS
TABLE OF CONTENTS III-7 CLOCK TIMER ............................................................................................................B-III-7-1 of Clock and of the Clock Function.......................................................................................................................B-III-7-4 of of Clock I/O Memory of Clock .......................................................................................................B-III-7-7 Notes.................................................................................................................B-III-7-12 III-8 SERIAL INTERFACE ..................................................................................................B-III-8-1 of Interfaces..............................................................................................B-III-8-1 of Interfaces .........................................................................................B-III-8-1 I/O of Interface.............................................................................................B-III-8-2 Interface ...................................................................................................B-III-8-4 of Interface.......................................................................B-III-8-4 Clock-Synchronized Interface...........................................................................B-III-8-5 and of Clock-Synchronized ..............................................B-III-8-7 Interface...........................................................................................................B-III-8-12 of Interface..............................................................................B-III-8-12 Asynchronous Interface ..................................................................................B-III-8-13 and of IrDA Interface...........................................................................................................................B-III-8-21 of IrDA Interface..............................................................................................B-III-8-21 IrDA Interface ..................................................................................................B-III-8-21 and of IrDA Interface .....................................................................B-III-8-23 Interface and DMA........................................................................................B-III-8-24 I/O Memory of Interface ................................................................................................B-III-8-28 Notes.................................................................................................................B-III-8-46 III-9 INPUT/OUTPUT PORTS.............................................................................................B-III-9-1 (K Ports)..................................................................................................................B-III-9-1 of Port....................................................................................................B-III-9-1 Input-Port ...............................................................................................................B-III-9-2 Notes .................................................................................................................B-III-9-2 I/O Memory of .............................................................................................B-III-9-3 I/O (P Ports) .....................................................................................................................B-III-9-4 of I/O Port.......................................................................................................B-III-9-4 I/O I/O and I/O I/O Memory of I/O Ports.................................................................................................B-III-9-6 ..........................................................................................................................B-III-9-12 .......................................................................................................B-III-9-14 of the I/O Memory Notes.................................................................................................................B-III-9-25 EPSON S1C33L03 TECHNICAL MANUAL
IV ANALOG BLOCK IV-1 INTRODUCTION .........................................................................................................B-IV-1-1 IV-2 A/D CONVERTER.......................................................................................................B-IV-2-1 and of A/D Converter .................................................................................B-IV-2-1 I/O of A/D Converter..........................................................................................................B-IV-2-2 A/D Converter ...............................................................................................................B-IV-2-3 and of A/D Conversion................................................................................B-IV-2-5 A/D and DMA.............................................................................................B-IV-2-7 I/O Memory of A/D Converter....................................................................................................B-IV-2-9 Notes.................................................................................................................B-IV-2-15 DMA BLOCK V-1 INTRODUCTION ..........................................................................................................B-V-1-1 V-2 HSDMA (High-Speed DMA) .......................................................................................B-V-2-1 Functional of HSDMA ....................................................................................................B-V-2-1 I/O of HSDMA.....................................................................................................................B-V-2-2 Information..............................................................................................B-V-2-3 the the DMA Factor .............................................................................................................................B-V-2-8 of HSDMA..................................................................................................................B-V-2-9 ..............................................................................B-V-2-12 Chart..................................................................................................................B-V-2-13 Function of HSDMA...................................................................................................B-V-2-15 I/O Memory of HSDMA.............................................................................................................B-V-2-17 V-3 IDMA DMA)...............................................................................................B-V-3-1 Functional of IDMA ........................................................................................................B-V-3-1 Information..............................................................................................B-V-3-1 IDMA Invocation .........................................................................................................................B-V-3-5 of IDMA......................................................................................................................B-V-3-8 Function of DMA .......................................................................................B-V-3-13 I/O Memory of DMA.................................................................................................B-V-3-14 Notes..................................................................................................................B-V-3-17 EPSON S1C33L03 TECHNICAL MANUAL TABLE OF CONTENTS
TABLE OF CONTENTS VI SDRAM CONTROLLER BLOCK VI-1 INTRODUCTION......................................................................................................... B-VI-1-1 VI-2 SDRAM INTERFACE B-VI-2-1 of SDRAM Interface......................................................................................................B-VI-2-1 SDRAM I/O and ...........................................................................................................B-VI-2-2 I/O SDRAM PLL.....................................................................................................................B-VI-2-5 BCU SDRAM Conditions ...........................................................................................B-VI-2-6 SDRAM Operation...................................................................................................................B-VI-2-12 Synchronous Clock......................................................................................................B-VI-2-12 and ..........................................................................................B-VI-2-13 SDRAM ....................................................................................................B-VI-2-14 Read/Single Refresh ..............................................................................................................B-VI-2-17 Release I/O Memory of SDRAM Interface ............................................................................................B-VI-2-21 Notes.................................................................................................................B-VI-2-32 of SDRAM VII LCD CONTROLLER BLOCK VII-1 INTRODUCTION........................................................................................................ B-VII-1-1 VII-2 LCD CONTROLLER.................................................................................................. B-VII-2-1 Features........................................................................................................................B-VII-2-1 I/O of the LCD the BCU ............................................................................................................B-VII-2-5 Memory ............................................................................................................B-VII-2-5 LCD Clock .............................................................................................................................B-VII-2-7 the LCD of ............................................................................................................B-VII-2-8 .....................................................................................................................B-VII-2-8 ..............................................................................................................B-VII-2-9 B-VII-2-11 Rates B-VII-2-19 Other B-VII-2-20 B-VII-2-21 LCD Up/Down.............................................................................. B-VII-2-21 Reading/Writing B-VII-2-22 the B-VII-2-22 Split-Screen B-VII-2-23 EPSON S1C33L03 TECHNICAL MANUAL
and B-VII-2-23 Inverting and the B-VII-2-25 B-VII-2-25 B-VII-2-29 the GPIO B-VII-2-30 I/O Memory of LCD B-VII-2-31 Notes............................................................................................................... B-VII-2-42 Precautions ICD33................................................................................................. B-VII-2-42 of LCD B-VII-2-43 APPENDIX I/O MAP EPSON S1C33L03 TECHNICAL MANUAL TABLE OF CONTENTS
S1C33L03 PRODUCT PART
The S1C33L03 with built-in LCD It high and low-voltage and that function, such as information The S1C33L03 consists of the S1C33000 RISC type CPU as the DMA LCD SDRAM timers, interface A/D ROM and RAM. The S1C33L03 DSP function, the internal MAC and function with the A/D to and synthesis RAM ROM I/F S1C33L03F00A100 8K CMOS/LVTTL S1C33L03F00A200 8K CMOS/LVTTL (Pb-free S1C33L03D00A100 Chip 8K CMOS/LVTTL Core CPU RISC CPU S1C33000 built-in instruction instructions ALU and shifter instructions and MAC and instruction of instruction memory RAM: 8K peripheral High-speed (OSC3) Crystal/ceramic or clock input Low-speed (OSC1) or clock input LCD or LCD interface (based the S1D13705) or or or or with with with with Timers: function) Clock (with function) interface: (clock-synchronous asynchronous and IrDA interface A/D DMA High-speed DMA DMA EPSON S1C33L03 PRODUCT PART A-1 OUTLINE A-1
OUTLINE to DMA DMA interface A/D type Clock type input Shared with the I/O internal peripheral and I/O interface BCU built-in (internal processing) from and each memory access; each Memory mapped I/O Chip and built-in DRAM interface function built-in Supports and EDO Supports self-refresh and RAS refresh. Supports SDRAM. Supports SDRAM self-refresh. Supports burst ROM. and Core (V DD to I/O (V DDE to clock CPU operating clock V) LCD operating clock V) the SDRAM and PLL used), CPU CPU to 85C SLEEP V) HALT V, V, or EPSON A-2 S1C33L03 PRODUCT PART The of measured when that consisted of instructions, arithmetic operation instructions, instruction, branch instructions and instruction continuously executed.
A[23:0] D[15:0] #RD #WRL/#WR/#WE #WRH/#BSH #HCAS, #LCAS, #RAS[1:0] #CE10EX, #CE[9:3] #EMEMRD #WAIT(P30) #DRD(P20), #DWE/#SDWE(P21) #GAAS(P21), #GARD(P31) #SDCE[1:0] #SDCAS, #SDRAS SDA10, SDCKE, HDQM, LDQM OSC1 OSC2 FOSC1(P14) K51, K53, K54) P33, P04, P06) P16, P05, P07) EPSON S1C33L03 PRODUCT PART A-3 DD SS DDE OSC3 OSC4 PLLS[1:0] PLLC OSC3/PLL OSC1 Clock DMA High-speed DMA RAM 8KB P0007 P1016 P2027 P3035 I/O S1C33L03 S1C33L03 S1C33000 CPU Core Unit SDRAM Interface A/D LCD OUTLINE #RESET #NMI #X2SPD ICEMD DSIO EA10MD[1:0] BCLK #BUSREQ(P34) #BUSACK(P35) #BUSGET(P31) DST[2:0](P1012) DPCO(P13) DCLK(P14) P15, P16) T8UFx(P1013) SINx(P00, P04, P27, P33) SOUTx(P01, P05, P26, P16) #SCLKx(P02, P06, P25, P15) #SRDYx(P03, P07, P24, P32) AD07(K6067) #ADTRG(K52) AV DDE FPDAT[7:4] FPDAT[3:0]/GPO[6:3] FPFRAME FPLINE FPSHIFT DRDY(MOD/FPSHIFT2) LCDPWR K5054 K6067 A-1
OUTLINE P22/TM0 P23/TM1 SS P24/TM2/#SRDY2 P25/TM3/#SCLK2 P26/TM4/SOUT2 P27/TM5/SIN2 DD P07/#SRDY1/#DMAEND3 P06/#SCLK1/#DMAACK3 P05/SOUT1/#DMAEND2 P04/SIN1/#DMAACK2 FPDAT7 FPDAT6 FPDAT5 FPDAT4 FPDAT3/GPO6 FPDAT2/GPO5 FPDAT1/GPO4 FPDAT0/GPO3 DDE DRDY(MOD/FPSHIFT2) FPFRAME FPLINE FPSHIFT LCDPWR SS K67/AD7 K66/AD6 K65/AD5 K64/AD4 K63/AD3 K62/AD2 K61/AD1 K60/AD0 AV DDE EPSON A-4 S1C33L03 PRODUCT PART INDEX K54/#DMAREQ3 K53/#DMAREQ2 K52/#ADTRG K51/#DMAREQ1 K50/#DMAREQ0 #WRH/#BSH #WRL/#WR/#WE #RD SS D15 D14 D13 D12 D11 DD D10 D9 D8 D7 D6 D5 D4 DDE D3 D2 D1 D0 #CE8/#RAS1/#CE14/#RAS3/#SDCE1 #CE7/#RAS0/#CE13/#RAS2/#SDCE0 SS OSC2 OSC1 #RESET P35/#BUSACK/GPIO1 P34/#BUSREQ/#CE6/GPIO0 P33/#DMAACK1/SIN3/SDA10 P32/#DMAACK0/#SRDY3/HDQM P31/#BUSGET/#GARD/GPIO2 P30/#WAIT/#CE4&5 #LCAS/#SDRAS #HCAS/#SDCAS DD P21/#DWE/#GAAS/#SDWE P20/#DRD/SDCKE BCLK/SDCLK SS P16/EXCL5/#DMAEND1/SOUT3 P15/EXCL4/#DMAEND0/#SCLK3/LDQM A0/#BSL A1/SDA0 A2/SDA1 A3/SDA2 A4/SDA3 A5/SDA4 DDE A6/SDA5 A7/SDA6 A8/SDA7 A9/SDA8 A10/SDA9 A11 SS A12/SDA11 A13/SDA12 A14/SDBA0 A15/SDBA1 A16 A17 SS A18 A19 A20 A21 A22 A23 PLLS1 PLLS0 SS PLLC SS DSIO P14/FOSC1/DCLK P13/EXCL3/T8UF3/DPCO P12/EXCL2/T8UF2/DST2 P11/EXCL1/T8UF1/DST1 P10/EXCL0/T8UF0/DST0 EA10MD1 EA10MD0 ICEMD #EMEMRD DD OSC4 OSC3 #NMI #CE9/#CE17/#CE17&18 DDE #CE5/#CE15/#CE15&16 N.C. #CE3 SS #CE10EX/#CE9&10EX #CE6/#CE7&8 #CE4/#CE11/#CE11&12 #X2SPD P03/#SRDY0 P02/#SCLK0 P01/SOUT0 P00/SIN0
Functions I/O Function DD supply the internal SS DDE supply the I/O AV DDE AV DDE DDE I/O Function A0 A0: (A0) when #BSL #BSL: when A[10:1] A[10:1]: (A1A10) SDA[9:0] SDA[9:0]: SDRAM (SDA0SDA9) A11 (A11) A[13:12] A[13:12]: (A12A13) SDA[12:11] SDA[12:11]: SDRAM (SDA11SDA12) A[15:14] A[15:14]: (A14A15) SDBA[1:0] SDBA[1:0]: SDRAM (SDBA0SDBA1) A[23:16] (A16A23) D[15:0] I/O (D0D15) #CE10EX memory #CE9&10EX CEFUNC[1:0] this #CE9+#CE10EX #CE9 #CE17 #CE17&18 #CE9: when #CE17: when CEFUNC[1:0] this #CE17+#CE18 #CE8 #RAS1 #CE14 #RAS3 #SDCE1 #CE7 #RAS0 #CE13 #RAS2 #SDCE0 #CE6 #CE7&8 CEFUNC[1:0] this #CE7+#CE8 #CE5 #CE15 #CE15&16 #CE5: when #CE15: when CEFUNC[1:0] this #CE15+#CE16 #CE4 #CE11 #CE11&12 #CE4: when #CE11: when CEFUNC[1:0] this #CE11+#CE12 #CE3 #RD #EMEMRD internal ROM memory EPSON S1C33L03 PRODUCT PART A-5 of supply GND Table of Interface #CE8: when and #RAS1: DRAM when and #CE14: when or and #RAS3: DRAM when or and #SDCE1: SDRAM when and #CE7: when and #RAS0: DRAM when and #CE13: when or and #RAS2: DRAM when or and #SDCE0: SDRAM when and OUTLINE A-1
OUTLINE I/O Function #WRL #WR #WE #WRL: when #WR: when #WE: DRAM write #WRH #WRH: (high when #BSH #BSH: (high when #HCAS #HCAS: DRAM (high when #SDCAS #SDCAS: SDRAM when #LCAS #LCAS: DRAM when #SDRAS #SDRAS: SDRAM when BCLK BCLK: clock when SDCLK SDCLK: SDRAM clock when P34 #BUSREQ #CE6 GPIO0 I/O P34: I/O when #BUSREQ: release input when #CE6: when and GPIO0: LCDC I/O when and P35 #BUSACK GPIO1 I/O P35: I/O when #BUSACK: acknowledge when and GPIO1: LCDC I/O when and P30 #WAIT #CE4&5 I/O P30: I/O when #WAIT: input when #CE4&5: when and P20 #DRD SDCKE I/O P20: I/O when and #DRD: DRAM RAS when and SDCKE: SDRAM clock when P21 #DWE #GAAS #SDWE I/O P21: I/O when and #DWE: DRAM write RAS when and #GAAS: GA when and #SDWE: SDRAM write when P31 #BUSGET #GARD GPIO2 I/O P31: I/O when and #BUSGET: release when and #GARD: GA when GPIO2: LCDC I/O when and EA10MD1 selection EA10MD0 ROM EPSON A-6 S1C33L03 PRODUCT PART EA10MD1 EA10MD0 ROM
I/O Function K50 K50: when #DMAREQ0 #DMAREQ0: HSDMA input when K51 K51: when #DMAREQ1 #DMAREQ1: HSDMA input when K53 K53: when #DMAREQ2 #DMAREQ2: HSDMA input when K54 K54: when #DMAREQ3 #DMAREQ3: HSDMA input when P32 #DMAACK0 #SRDY3 HDQM P33 #DMAACK1 SIN3 SDA10 P04 SIN1 #DMAACK2 P06 #SCLK1 #DMAACK3 P15 EXCL4 #DMAEND0 #SCLK3 LDQM P16 EXCL5 #DMAEND1 SOUT3 P05 SOUT1 #DMAEND2 P07 #SRDY1 #DMAEND3 EPSON S1C33L03 PRODUCT PART A-7 Table of HSDMA I/O P32: I/O when and #DMAACK0: HSDMA acknowledge when and #SRDY3: I/F ready input/output when and HDQM: SDRAM (high input/output when I/O P33: I/O when and #DMAACK1: HSDMA acknowledge output when and SIN3: I/F input when and SDA10: SDRAM when I/O P04: I/O when and SIN1: I/F input when and #DMAACK2: HSDMA acknowledge when I/O P06: I/O when and #SCLK1: I/F clock input/output when and #DMAACK3: HSDMA acknowledge when I/O P15: I/O when and EXCL4: counter input when and #DMAEND0: HSDMA when and #SCLK3: I/F clock input/output when and LDQM: SDRAM input/output when I/O P16: I/O when EXCL5: counter input when and #DMAEND1: HSDMA when and SOUT3: I/F when and I/O P05: I/O when and SOUT1: I/F when and #DMAEND2: HSDMA end-of-transfer when I/O P07: I/O when and #SRDY1: I/F ready when and #DMAEND3: HSDMA end-of-transfer when OUTLINE A-1
OUTLINE I/O Function K50 K50: when #DMAREQ0 #DMAREQ0: HSDMA input when K51 K51: when #DMAREQ1 #DMAREQ1: HSDMA input when K52 K52: when #ADTRG #ADTRG: A/D input when K53 K53: when #DMAREQ2 #DMAREQ2: HSDMA input when K54 K54: when #DMAREQ3 #DMAREQ3: HSDMA input when K60 K60: when AD0 AD0: A/D input when K61 K61: when AD1 AD1: A/D input when K62 K62: when AD2 AD2: A/D input when K63 K63: when AD3 AD3: A/D input when K64 K64: when AD4 AD4: A/D input when K65 K65: when AD5 AD5: A/D input when K66 K66: when AD6 AD6: A/D input when K67 K67: when AD7 AD7: A/D input when P00 I/O P00: I/O when SIN0 SIN0: I/F input when P01 I/O P01: I/O when SOUT0 SOUT0: I/F when P02 I/O P02: I/O when #SCLK0 #SCLK0: I/F clock input/output when P03 I/O P03: I/O when #SRDY0 #SRDY0: I/F ready input/output when P04 SIN1 #DMAACK2 I/O P04: I/O when and SIN1: I/F input when and #DMAACK2: HSDMA acknowledge when P05 SOUT1 #DMAEND2 I/O P05: I/O when and SOUT1: I/F when and #DMAEND2: HSDMA end-of-transfer when P06 #SCLK1 #DMAACK3 I/O P06: I/O when and #SCLK1: I/F clock input/output when and #DMAACK3: HSDMA acknowledge when P07 #SRDY1 #DMAEND3 I/O P07: I/O when and #SRDY1: I/F ready when and #DMAEND3: HSDMA when P10 EXCL0 T8UF0 DST0 I/O P10: I/O when and EXCL0: counter input when and T8UF0: when and DST0: DST0 when EPSON A-8 S1C33L03 PRODUCT PART Table of Peripheral
I/O Function P11 EXCL1 T8UF1 DST1 I/O P11: I/O when and EXCL1: counter input when and T8UF1: when and DST1: DST1 when P12 EXCL2 T8UF2 DST2 I/O P12: I/O when and EXCL2: counter input when and T8UF2: when and DST2: DST2 when P13 EXCL3 T8UF3 DPCO I/O P13: I/O when and EXCL3: counter input when and T8UF3: when and DPCO: DPCO when P14 FOSC1 DCLK I/O P14: I/O when and FOSC1: OSC1 clock when and DCLK: DCLK when P15 EXCL4 #DMAEND0 #SCLK3 LDQM P16 EXCL5 #DMAEND1 SOUT3 P20 #DRD SDCKE P21 #DWE #GAAS #SDWE P22 I/O P22: I/O when TM0 TM0: when P23 I/O P23: I/O when TM1 TM1: when P24 TM2 #SRDY2 P25 TM3 #SCLK2 EPSON S1C33L03 PRODUCT PART A-9 I/O P15: I/O when and EXCL4: counter input when and #DMAEND0: HSDMA when and #SCLK3: I/F clock input/output when and LDQM: SDRAM input/output when I/O P16: I/O when EXCL5: counter input when and #DMAEND1: HSDMA when and SOUT3: I/F when and I/O P20: I/O when and #DRD: DRAM RAS when and SDCKE: SDRAM clock when I/O P21: I/O when and #DWE: DRAM write RAS when and #GAAS: GA when and #SDWE: SDRAM write when I/O P24: I/O when TM2: when #SRDY2: I/F ready input/output when and I/O P25: I/O when TM3: output when #SCLK2: I/F clock input/output when and OUTLINE A-1
OUTLINE I/O Function P26 TM4 SOUT2 I/O P26: I/O when TM4: when SOUT2: I/F when and P27 TM5 SIN2 I/O P27: I/O when TM5: when SIN2: I/F input when and P30 #WAIT #CE4&5 I/O P30: I/O when #WAIT: input when #CE4&5: when and P31 #BUSGET #GARD GPIO2 I/O P31: I/O when and #BUSGET: release when and #GARD: GA when GPIO2: LCDC I/O when and P32 #DMAACK0 #SRDY3 HDQM I/O P32: I/O when and #DMAACK0: HSDMA acknowledge when and #SRDY3: I/F ready input/output when and HDQM: SDRAM (high input/output when P33 #DMAACK1 SIN3 SDA10 I/O P33: I/O when and #DMAACK1: HSDMA acknowledge when and SIN3: I/F input when and SDA10: SDRAM when P34 #BUSREQ #CE6 GPIO0 I/O P34: I/O when #BUSREQ: release input when #CE6: when and GPIO0: LCDC I/O when and P35 #BUSACK GPIO1 I/O P35: I/O when #BUSACK: acknowledge when and GPIO1: LCDC I/O when and EPSON A-10 S1C33L03 PRODUCT PART
I/O Function FPDAT[7:4] high-order of LCD LCD FPDAT[3:0] FPDAT[3:0]: low-order of LCD GPO[6:3] GPO[6:3]: outputs when LCD FPFRAME FPLINE FPSHIFT clock DRDY(MOD) MOD: LCD backplane other than (FPSHIFT2) FPSHIFT2: clock LCDPWR LCD (active high) I/O Function OSC1 Low-speed (OSC1) input or clock input) OSC2 Low-speed (OSC1) output OSC3 High-speed (OSC3) input (crystal/ceramic or clock input) OSC4 High-speed (OSC3) PLLS[1:0] PLL PLLC PLL I/O Function ICEMD High-impedance input this to High, the high-impedance This to the S1C33 the board. DSIO I/O I/O This to with the S5U1C33000H. #X2SPD Clock CPU clock clock CPU clock clock #NMI NMI input #RESET Initial input the that the active. EPSON S1C33L03 PRODUCT PART A-11 of LCD of Clock PLLS1 PLLS0 fin OSC3 fout PSCIN PLL Table of Other OUTLINE A-1
POWER SUPPLY This chapter the operating of the S1C33L03. The S1C33L03 the shown Table Table Function DD supply the internal SS supply GND DDE supply the I/O AV DDE supply AV DDE DDE DD to to to (V DD SS The CPU and internal with the DD and SS The following operating used: DD to (V SS GND) The S1C33L03 DD and SS to the operating to the of them. The operating clock (OSC3) to with this EPSON A-12 S1C33L03 PRODUCT PART DDE AV DDE GND SS peripheral CPU I/O interface (A/D I/O
I/O Interface (V DDE A-2 The DDE interfacing with I/O the interface of the S1C33L03, the DDE as high and the SS as Normally, supply the as DD It from DD interface. The SS the ground with DD The following DDE DDE to (V SS GND) Notes The S1C33L03 DDE to supply to the of them. clock input to the OSC1 or OSC3 the clock DD The interface of the DSIO, P10, P11, P12, P13 and P14 DD (AV DDE The supply (AV DDE from the DD and DDE that the the (A/D The AV DDE to supply and the SS as the ground. the as the DDE to the AV DDE AV DDE DDE SS GND to DDE to the AV DDE the used. the the A/D supply and the board with to that. EPSON S1C33L03 PRODUCT PART A-13 POWER SUPPLY A-1
INTERNAL MEMORY Memory This chapter the memory shows the S1C33L03 memory only and ROM and The S1C33L03 built-in ROM. The and ROM/Flash should to the "BCU Unit)" "S1C33L03 FUNCTION PART" this EPSON A-14 S1C33L03 PRODUCT PART Memory Memory Memory Memory LCD SDRAM Memory CPU, of internal peripheral peripheral of internal peripheral of internal RAM) RAM (8KB)
RAM The S1C33L03 built-in 8KB RAM. The RAM allocated to to The internal RAM and read/written of half- or EPSON S1C33L03 PRODUCT PART A-15 INTERNAL MEMORY A-1 A-3
PERIPHERAL CIRCUITS Peripheral This chapter the built-in peripheral and the I/O memory of the to the "S1C33L03 FUNCTION PART". of The S1C33L03 consists of the C33 Core C33 SDRAM C33 C33 DMA C33 and C33 LCD C33 Core Block CPU S1C33000 RISC type CPU BCU Unit) and the BCU used. ITC of CLG (Clock OSC3 PLL and OSC1 built-in DBG Unit) Functional with the S5U1C33000H S1C33 Family) C33 SDRAM SDRAM interface to or SDRAM (32MB) connected directly. C33 clock peripheral with clock function with counter, clock and functions interface (asynchronous clock and IrDA and I/O of input and of I/O peripheral I/O) Clock with function C33 DMA Block HSDMA (High-Speed DMA) IDMA DMA) C33 A/D A/D with input C33 LCD LCD or LCD interface or or or or with with with with EPSON A-16 S1C33L03 PRODUCT PART
I/O Memory Function R/W (B) clock (B) clock (B) clk. clock (B) On clock On (B) clock (B) On clock (B) [Address] and (HW) The of the below: Initial that the the and input/output X: Not Not the EPSON S1C33L03 PRODUCT PART A-17 Table I/O Memory P8TPCK5 P8TPCK4 D72 D1 D0 clock selection clock selection On P8TON5 P8TS52 P8TS51 P8TS50 D7 D6 D5 D4 clock clock ratio selection P8TON4 P8TS42 P8TS41 P8TS40 D3 D2 D1 D0 clock clock ratio selection P8TPCK3 P8TPCK2 P8TPCK1 P8TPCK0 D74 D3 D2 D1 D0 clock selection clock selection clock selection clock selection P16TON0 P16TS02 P16TS01 P16TS00 D74 D3 D2 D1 D0 clock clock ratio selection P16TON1 P16TS12 P16TS11 P16TS10 D74 D3 D2 D1 D0 clock clock ratio selection P16TON2 P16TS22 P16TS21 P16TS20 D74 D3 D2 D1 D0 clock clock ratio selection clk. On clk. clk. clk. P16TS0[2:0] ratio P16TS1[2:0] ratio P16TS2[2:0] ratio PERIPHERAL CIRCUITS R/W R/W when read. selected clock R/W R/W R/W R/W selected clock the clock the I/F R/W R/W R/W R/W selected clock the clock the I/F R/W R/W R/W R/W when read. selected clock R/W R/W when read. selected clock as R/W R/W when read. selected clock R/W R/W when read. selected clock A-1 A-4
PERIPHERAL CIRCUITS Function R/W 004014A (B) On clock 004014B (B) On clock 004014C (B) On clock 004014D (B) clock EPSON A-18 S1C33L03 PRODUCT PART P16TON3 P16TS32 P16TS31 P16TS30 D74 D3 D2 D1 D0 clock clock ratio selection P16TON4 P16TS42 P16TS41 P16TS40 D74 D3 D2 D1 D0 clock clock ratio selection P16TON5 P16TS52 P16TS51 P16TS50 D74 D3 D2 D1 D0 clock clock ratio selection On P8TON1 P8TS12 P8TS11 P8TS10 D7 D6 D5 D4 clock clock ratio selection P8TON0 P8TS02 P8TS01 P8TS00 D3 D2 D1 D0 clock clock ratio selection P16TS3[2:0] ratio P16TS4[2:0] ratio P16TS5[2:0] ratio P8TS1[2:0] ratio On P8TS0[2:0] ratio R/W R/W when read. selected clock R/W R/W when read. selected clock R/W R/W when read. selected clock R/W R/W selected clock the OSC3 R/W R/W selected clock the DRAM refresh clock.
Function R/W 004014E (B) clock 004014F (B) A/D clock On (B) Clock (B) Clock (B) Clock when read. (B) Clock EPSON S1C33L03 PRODUCT PART A-19 On P8TON3 P8TS32 P8TS31 P8TS30 D7 D6 D5 D4 clock clock ratio selection P8TON2 P8TS22 P8TS21 P8TS20 D3 D2 D1 D0 clock clock ratio selection PSONAD PSAD2 PSAD1 PSAD0 D74 D3 D2 D1 D0 A/D clock A/D clock ratio selection TCRST TCRUN D72 D1 D0 Clock Clock TCISE2 TCISE1 TCISE0 D7 D6 D5 Clock factor selection TCASE2 TCASE1 TCASE0 D4 D3 D2 Clock factor selection TCIF TCAF D1 D0 factor factor TCD7 TCD6 TCD5 TCD4 TCD3 TCD2 TCD1 TCD0 D7 D6 D5 D4 D3 D2 D1 D0 Clock Clock Clock Clock Clock Clock Clock Clock TCMD5 TCMD4 TCMD3 TCMD2 TCMD1 TCMD0 D76 D5 D4 D3 D2 D1 D0 Clock counter TCMD5 MSB TCMD0 LSB P8TS3[2:0] ratio On P8TS2[2:0] ratio P8TS0[2:0] ratio Stop TCISE[2:0] factor Hour TCASE[2:0] factor Hour Generated Not Generated Not High High High High High High High High to seconds PERIPHERAL CIRCUITS R/W R/W selected clock the clock the I/F R/W R/W selected clock the clock the I/F R/W R/W when read. selected clock R/W when read. when read. R/W R/W R/W R/W writing writing A-1 A-4
PERIPHERAL CIRCUITS Function R/W when read. (B) Clock when read. (B) Clock hour R/W (B) Clock (low-order) (B) Clock (high- when read. (B) Clock when read. 004015A (B) Clock hour Clock 004015B (B) EPSON A-20 S1C33L03 PRODUCT PART TCHD5 TCHD4 TCHD3 TCHD2 TCHD1 TCHD0 D76 D5 D4 D3 D2 D1 D0 Clock counter TCHD5 MSB TCHD0 LSB TCDD4 TCDD3 TCDD2 TCDD1 TCDD0 D75 D4 D3 D2 D1 D0 Clock hour counter TCDD4 MSB TCDD0 LSB TCND7 TCND6 TCND5 TCND4 TCND3 TCND2 TCND1 TCND0 D7 D6 D5 D4 D3 D2 D1 D0 Clock counter (low-order TCND0 LSB R/W TCND15 TCND14 TCND13 TCND12 TCND11 TCND10 TCND9 TCND8 D7 D6 D5 D4 D3 D2 D1 D0 Clock counter (high-order TCND15 MSB TCCH5 TCCH4 TCCH3 TCCH2 TCCH1 TCCH0 D76 D5 D4 D3 D2 D1 D0 Clock TCCH5 MSB TCCH0 LSB TCCD4 TCCD3 TCCD2 TCCD1 TCCD0 D75 D4 D3 D2 D1 D0 Clock hour TCCD4 MSB TCCD0 LSB D75 D4 D3 D2 D1 D0 Clock TCCN4 MSB TCCN0 LSB TCCN4 TCCN3 TCCN2 TCCN1 TCCN0 to to hours to (low-order to (high-order to Can within to Can within to R/W R/W R/W R/W R/W when read. Compared with TCND[4:0].
Function R/W (B) R/W (B) (B) counter (B) R/W (B) (B) counter (B) R/W (B) 004016A (B) counter EPSON S1C33L03 PRODUCT PART A-21 PTOUT0 PSET0 PTRUN0 D73 D2 D1 D0 clock to RLD07 RLD06 RLD05 RLD04 RLD03 RLD02 RLD01 RLD00 D7 D6 D5 D4 D3 D2 D1 D0 RLD07 MSB RLD00 LSB to PTD07 PTD06 PTD05 PTD04 PTD03 PTD02 PTD01 PTD00 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD07 MSB PTD00 LSB PTOUT1 PSET1 PTRUN1 D73 D2 D1 D0 clock to RLD17 RLD16 RLD15 RLD14 RLD13 RLD12 RLD11 RLD10 D7 D6 D5 D4 D3 D2 D1 D0 RLD17 MSB RLD10 LSB to PTD17 PTD16 PTD15 PTD14 PTD13 PTD12 PTD11 PTD10 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD17 MSB PTD10 LSB PTOUT2 PSET2 PTRUN2 D73 D2 D1 D0 clock to RLD27 RLD26 RLD25 RLD24 RLD23 RLD22 RLD21 RLD20 D7 D6 D5 D4 D3 D2 D1 D0 RLD27 MSB RLD20 LSB to PTD27 PTD26 PTD25 PTD24 PTD23 PTD22 PTD21 PTD20 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD27 MSB PTD20 LSB On Preset Stop On Preset Stop On Preset Stop PERIPHERAL CIRCUITS R/W R/W when read. when read. R/W R/W when read. when read. R/W R/W when read. when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W 004016C (B) R/W 004016D (B) 004016E (B) counter (B) R/W (B) (B) counter (B) R/W (B) 004017A (B) counter EPSON A-22 S1C33L03 PRODUCT PART PTOUT3 PSET3 PTRUN3 D73 D2 D1 D0 clock to RLD37 RLD36 RLD35 RLD34 RLD33 RLD32 RLD31 RLD30 D7 D6 D5 D4 D3 D2 D1 D0 RLD37 MSB RLD30 LSB to PTD37 PTD36 PTD35 PTD34 PTD33 PTD32 PTD31 PTD30 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD37 MSB PTD30 LSB PTOUT4 PSET4 PTRUN4 D73 D2 D1 D0 clock output to RLD47 RLD46 RLD45 RLD44 RLD43 RLD42 RLD41 RLD40 D7 D6 D5 D4 D3 D2 D1 D0 RLD47 MSB RLD40 LSB to PTD47 PTD46 PTD45 PTD44 PTD43 PTD42 PTD41 PTD40 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD47 MSB PTD40 LSB PTOUT5 PSET5 PTRUN5 D73 D2 D1 D0 clock to RLD57 RLD56 RLD55 RLD54 RLD53 RLD52 RLD51 RLD50 D7 D6 D5 D4 D3 D2 D1 D0 RLD57 MSB RLD50 LSB to PTD57 PTD56 PTD55 PTD54 PTD53 PTD52 PTD51 PTD50 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD57 MSB PTD50 LSB On Preset Stop On On Preset Stop R/W R/W when read. when read. R/W R/W when read. when read. R/W R/W when read. when read.
Function R/W (B) write- (B) NMI NMI EPSON S1C33L03 PRODUCT PART A-23 WRWD D7 D60 EWD write protection EWD D72 D1 D0 PERIPHERAL CIRCUITS R/W when read. R/W when read. when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W (B) (B) clock OSC1 OSC3/PLL (B) On Clock option R/W 004019E (B) EPSON A-24 S1C33L03 PRODUCT PART CLKDT1 CLKDT0 D7 D6 clock ratio selection PSCON CLKCHG SOSC3 SOSC1 D5 D43 D2 D1 D0 On/Off CPU operating clock switch High-speed (OSC3) On/Off Low-speed (OSC1) On/Off PSCDT0 D71 D0 clock selection HLT2OP 8T1ON PF1ON D74 D3 D2 D1 D0 HALT clock option function OSC1 CLGP7 CLGP6 CLGP5 CLGP4 CLGP3 CLGP2 CLGP1 CLGP0 D7 D6 D5 D4 D3 D2 D1 D0 CLKDT[1:0] ratio On OSC3 OSC1 On On On On Writing the write protection of the and the clock option Writing another the write protection. R/W R/W R/W R/W R/W Writing allowed. R/W R/W R/W R/W when read. write
Function R/W 00401E0 (B) I/F 00401E1 (B) I/F 00401E2 (B) I/F 00401E3 (B) I/F 00401E4 (B) I/F IrDA EPSON S1C33L03 PRODUCT PART A-25 to TXD07 TXD06 TXD05 TXD04 TXD03 TXD02 TXD01 TXD00 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD07(06) MSB TXD00 LSB to RXD07 RXD06 RXD05 RXD04 RXD03 RXD02 RXD01 RXD00 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD07(06) MSB RXD00 LSB TEND0 FER0 PER0 OER0 TDBE0 RDBF0 D76 D5 D4 D3 D2 D1 D0 TXEN0 RXEN0 EPR0 PMD0 STPB0 SSCK0 SMD01 SMD00 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD0 IRTL0 IRRL0 IRMD01 IRMD00 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection Normal Normal Normal Empty Empty With #SCLK0 clock SMD0[1:0] asynchronous asynchronous Clock Clock Inverted Direct Inverted Direct IRMD0[1:0] I/F IrDA I/F PERIPHERAL CIRCUITS R/W asynchronous TXD07. asynchronous RXD07 R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W only asynchronous R/W R/W R/W R/W when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W 00401E5 (B) I/F 00401E6 (B) I/F 00401E7 (B) I/F 00401E8 (B) I/F 00401E9 (B) I/F IrDA R/W 00401F0 (B) I/F 00401F1 (B) I/F 00401F2 (B) I/F EPSON A-26 S1C33L03 PRODUCT PART to TXD17 TXD16 TXD15 TXD14 TXD13 TXD12 TXD11 TXD10 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD17(16) MSB TXD10 LSB to RXD17 RXD16 RXD15 RXD14 RXD13 RXD12 RXD11 RXD10 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD17(16) MSB RXD10 LSB TEND1 FER1 PER1 OER1 TDBE1 RDBF1 D76 D5 D4 D3 D2 D1 D0 TXEN1 RXEN1 EPR1 PMD1 STPB1 SSCK1 SMD11 SMD10 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD1 IRTL1 IRRL1 IRMD11 IRMD10 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection to TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD27(26) MSB TXD20 LSB to RXD27 RXD26 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD27(26) MSB RXD20 LSB TEND2 FER2 PER2 OER2 TDBE2 RDBF2 D76 D5 D4 D3 D2 D1 D0 Normal Normal Normal Empty With #SCLK1 clock SMD1[1:0] asynchronous Clock Clock Inverted Direct Inverted Direct IRMD1[1:0] I/F IrDA I/F Normal Normal Normal Empty Empty R/W asynchronous TXD17. asynchronous RXD17 R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. asynchronous R/W R/W R/W when read. writing writing writing
Function R/W 00401F3 (B) I/F 00401F4 (B) I/F IrDA R/W 00401F5 (B) I/F 00401F6 (B) I/F 00401F7 (B) I/F 00401F8 (B) I/F 00401F9 (B) I/F IrDA EPSON S1C33L03 PRODUCT PART A-27 TXEN2 RXEN2 EPR2 PMD2 STPB2 SSCK2 SMD21 SMD20 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD2 IRTL2 IRRL2 IRMD21 IRMD20 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection to TXD37 TXD36 TXD35 TXD34 TXD33 TXD32 TXD31 TXD30 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD37(36) MSB TXD30 LSB to RXD37 RXD36 RXD35 RXD34 RXD33 RXD32 RXD31 RXD30 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD37(36) MSB RXD30 LSB TEND3 FER3 PER3 OER3 TDBE3 RDBF3 D76 D5 D4 D3 D2 D1 D0 TXEN3 RXEN3 EPR3 PMD3 STPB3 SSCK3 SMD31 SMD30 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD3 IRTL3 IRRL3 IRMD31 IRMD30 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection With #SCLK2 clock SMD2[1:0] asynchronous Clock Clock Direct Inverted Direct IRMD2[1:0] I/F IrDA I/F Normal Normal Normal Empty Empty With #SCLK3 clock SMD3[1:0] asynchronous Clock Clock Inverted Direct Inverted Direct IRMD3[1:0] I/F IrDA I/F PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. asynchronous R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W asynchronous R/W R/W R/W R/W when read. asynchronous A-1 A-4
PERIPHERAL CIRCUITS Function R/W (B) A/D when read. (B) A/D (high- when read. (B) Normal A/D when read. (B) A/D (B) A/D (B) A/D EPSON A-28 S1C33L03 PRODUCT PART ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0 D7 D6 D5 D4 D3 D2 D1 D0 A/D (low-order ADD0 LSB ADD9 ADD8 D72 D1 D0 A/D (high-order ADD9 MSB MS TS1 TS0 D76 D5 D4 D3 A/D selection A/D selection CH2 CH1 CH0 D2 D1 D0 A/D CE2 CE1 CE0 D76 D5 D4 D3 A/D selection CS2 CS1 CS0 D2 D1 D0 A/D selection ADF ADE ADST OWE D74 D3 D2 D1 D0 Conversion-complete A/D A/D ST1 ST0 D72 D1 D0 to (low-order to (high-order TS[1:0] #ADTRG Software CH[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 CE[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 CS[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Completed Normal ST[1:0] clocks clocks clocks clocks R/W R/W R/W R/W R/W R/W R/W when read. when ADD read. writing R/W when read. with clocks.
Function R/W (B) input (B) input (B) input (B) High-speed DMA (B) High-speed DMA when read. (B) IDMA (B) (B) (B) EPSON S1C33L03 PRODUCT PART A-29 PP1L2 PP1L1 PP1L0 PP0L2 PP0L1 PP0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP3L2 PP3L1 PP3L0 PP2L2 PP2L1 PP2L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PK1L2 PK1L1 PK1L0 PK0L2 PK0L1 PK0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PHSD1L2 PHSD1L1 PHSD1L0 PHSD0L2 PHSD0L1 PHSD0L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PHSD3L2 PHSD3L1 PHSD3L0 PHSD2L2 PHSD2L1 PHSD2L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PDM2 PDM1 PDM0 D73 D2 D1 D0 IDMA P16T12 P16T11 P16T10 P16T02 P16T01 P16T00 D7 D6 D5 D4 D3 D2 D1 D0 P16T32 P16T31 P16T30 P16T22 P16T21 P16T20 D7 D6 D5 D4 D3 D2 D1 D0 P16T52 P16T51 P16T50 P16T42 P16T41 P16T40 D7 D6 D5 D4 D3 D2 D1 D0 to to to to to to to to to to to to to to to to to PERIPHERAL CIRCUITS R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W (B) I/F 004026A (B) I/F A/D Writing allowed. 004026B (B) Clock 004026C (B) input 004026D (B) input EPSON A-30 S1C33L03 PRODUCT PART PSIO02 PSIO01 PSIO00 P8TM2 P8TM1 P8TM0 D7 D6 D5 D4 D3 D2 D1 D0 interface PAD2 PAD1 PAD0 PSIO12 PSIO11 PSIO10 D7 D6 D5 D4 D3 D2 D1 D0 A/D interface PCTM2 PCTM1 PCTM0 D73 D2 D1 D0 Clock PP5L2 PP5L1 PP5L0 PP4L2 PP4L1 PP4L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP7L2 PP7L1 PP7L0 PP6L2 PP6L1 PP6L0 D7 D6 D5 D4 D3 D2 D1 D0 input input to to to to to to to to to R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W when read. R/W when read.
Function R/W when read. (B) input, input when read. (B) DMA (B) (B) Disabled (B) when read. (B) when read. (B) I/F when read. (B) input clock A/D EPSON S1C33L03 PRODUCT PART A-31 EK1 EK0 EP3 EP2 EP1 EP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input EIDMA EHDM3 EHDM2 EHDM1 EHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA E16TC1 E16TU1 E16TC0 E16TU0 D7 D6 D54 D3 D2 D10 E16TC3 E16TU3 E16TC2 E16TU2 D7 D6 D54 D3 D2 D10 E16TC5 E16TU5 E16TC4 E16TU4 D7 D6 D54 D3 D2 D10 E8TU3 E8TU2 E8TU1 E8TU0 D74 D3 D2 D1 D0 ESTX1 ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF EP7 EP6 EP5 EP4 ECTM EADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W when read. (B) Factor input, input factor when read. (B) DMA factor (B) factor (B) factor (B) factor when read. (B) Factor factor when read. Factor (B) I/F factor when read. (B) Factor input clock A/D factor EPSON A-32 S1C33L03 PRODUCT PART FK1 FK0 FP3 FP2 FP1 FP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input FIDMA FHDM3 FHDM2 FHDM1 FHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA F16TC1 F16TU1 F16TC0 F16TU0 D7 D6 D54 D3 D2 D10 F16TC3 F16TU3 F16TC2 F16TU2 D7 D6 D54 D3 D2 D10 F16TC5 F16TU5 F16TC4 F16TU4 D7 D6 D54 D3 D2 D10 F8TU3 F8TU2 F8TU1 F8TU0 D74 D3 D2 D1 D0 FSTX1 FSRX1 FSERR1 FSTX0 FSRX0 FSERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF FP7 FP6 FP5 FP4 FCTM FADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D factor Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor factor factor factor R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) I/F A/D, input IDMA (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) I/F A/D, input IDMA EPSON S1C33L03 PRODUCT PART A-33 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU2 R16TC1 R16TU1 D7 D6 D5 D4 D3 D2 D1 D0 RSTX0 RSRX0 R8TU3 R8TU2 R8TU1 R8TU0 R16TC5 R16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF RP7 RP6 RP5 RP4 RADE RSTX1 RSRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF DE16TC0 DE16TU0 DEHDM1 DEHDM0 DEP3 DEP2 DEP1 DEP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2 DE16TC1 DE16TU1 D7 D6 D5 D4 D3 D2 D1 D0 DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF DEP7 DEP6 DEP5 DEP4 DEADE DESTX1 DESRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W (B) High-speed DMA (B) High-speed DMA when read. 004029A (B) High-speed DMA software 004029F (B) EPSON A-34 S1C33L03 PRODUCT PART HSD1S3 HSD1S2 HSD1S1 HSD1S0 D7 D6 D5 D4 High-speed DMA HSD0S3 HSD0S2 HSD0S1 HSD0S0 D3 D2 D1 D0 High-speed DMA HSD3S3 HSD3S2 HSD3S1 HSD3S0 D7 D6 D5 D4 High-speed DMA HSD2S3 HSD2S2 HSD2S1 HSD2S0 D3 D2 D1 D0 High-speed DMA HST3 HST2 HST1 HST0 D74 D3 D2 D1 D0 HSDMA software HSDMA software HSDMA software HSDMA software DENONLY D73 D2 IDMA selection IDMA selection factor selection IDMAONLY D1 RSTONLY D0 C Software K51 input K51 input input input SI/F SI/F A/D C Software K50 input K50 input input input SI/F SI/F A/D C Software K54 input K54 input input input SI/F SI/F A/D C Software K53 input K53 input input input SI/F SI/F A/D only RD/WR only RD/WR RD/WR R/W R/W R/W R/W R/W R/W R/W
Function R/W when read. 00402C0 (B) #DMAREQ3 K54 K5 function when read. 00402C1 (B) High K5 input 00402C3 (B) K6 function 00402C4 (B) High K6 input EPSON S1C33L03 PRODUCT PART A-35 CFK54 CFK53 CFK52 CFK51 CFK50 D75 D4 D3 D2 D1 D0 K54 function selection K53 function selection K52 function selection K51 function selection K50 function selection K54D K53D K52D K51D K50D D75 D4 D3 D2 D1 D0 K54 input K53 input K52 input K51 input K50 input CFK67 CFK66 CFK65 CFK64 CFK63 CFK62 CFK61 CFK60 D7 D6 D5 D4 D3 D2 D1 D0 K67 function selection K66 function selection K65 function selection K64 function selection K63 function selection K62 function selection K61 function selection K60 function selection K67D K66D K65D K64D K63D K62D K61D K60D D7 D6 D5 D4 D3 D2 D1 D0 K67 input K66 input K65 input K64 input K63 input K62 input K61 input K60 input #DMAREQ2 K53 #ADTRG K52 #DMAREQ1 K51 #DMAREQ0 K50 AD7 K67 AD6 K66 AD5 K65 AD4 K64 AD3 K63 AD2 K62 AD1 K61 AD0 K60 PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W 00402C5 factor FP function switching 00402C6 (B) input 00402C7 (B) input 00402C8 (B) input input polarity 00402C9 (B) input when read. 00402CA (B) input 00402CB factor TM16 function switching EPSON A-36 S1C33L03 PRODUCT PART T8CH5S0 SIO3TS0 D7 D6 SIO T8CH4S0 SIO3RS0 D5 D4 SIO SIO2TS0 D3 SIO SIO3ES0 D2 SIO SIO2RS0 D1 SIO SIO2ES0 D0 SIO SPT31 SPT30 SPT21 SPT20 SPT11 SPT10 SPT01 SPT00 D7 D6 D5 D4 D3 D2 D1 D0 FPT3 input selection FPT2 input selection FPT1 input selection FPT0 input selection SPT71 SPT70 SPT61 SPT60 SPT51 SPT50 SPT41 SPT40 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 input selection FPT6 input selection FPT5 input selection FPT4 input selection SPPT7 SPPT6 SPPT5 SPPT4 SPPT3 SPPT2 SPPT1 SPPT0 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 input polarity selection FPT6 input polarity selection FPT5 input polarity selection FPT4 input polarity selection FPT3 input polarity selection FPT2 input polarity selection FPT1 input polarity selection FPT0 input polarity selection Edge SEPT7 SEPT6 SEPT5 SEPT4 SEPT3 SEPT2 SEPT1 SEPT0 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 selection FPT6 selection FPT5 selection FPT4 selection FPT3 selection FPT2 selection FPT1 selection FPT0 selection SPPK11 SPPK10 SPPK01 SPPK00 D74 D3 D2 D1 D0 FPK1 input selection FPK0 input selection T8CH5S1 D7 T8CH4S1 D6 SIO3ES1 D5 SIO D4 SIO SIO2ES1 SIO3TS1 D3 SIO SIO3RS1 D2 SIO SIO2TS1 D1 SIO SIO2RS1 D0 SIO T8 UF FP7 SIO TXD FP6 T8 UF FP5 SIO RXD FP4 SIO TXD FP3 SIO RXD FP2 SIO RXD FP1 SIO RXD FP0 P23 P03 K53 K63 P22 P02 K52 K62 P21 P01 K51 K61 P20 P00 K50 K60 P27 P07 P33 K67 P26 P06 P32 K66 P25 P05 P31 K65 P24 P04 K54 K64 High or or P2[7:4] P0[7:4] K6[7:4] K6[3:0] P2[4:0] P0[4:0] K6[4:0] K5[4:0] T8 UF TM16 T8 UF TM16 SIO RXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W when read. 00402CC (B) High input (FPK0) input when read. 00402CD (B) High input (FPK1) input when read. 00402CE (B) input (FPK0) input when read. 00402CF (B) input (FPK1) input 00402D0 (B) P0 function 00402D1 (B) High P0 I/O 00402D2 (B) P0 I/O 00402D4 (B) EXCL5 #DMAEND1 P1 function when read. 00402D5 (B) High P1 I/O EPSON S1C33L03 PRODUCT PART A-37 SCPK04 SCPK03 SCPK02 SCPK01 SCPK00 D75 D4 D3 D2 D1 D0 FPK04 input FPK03 input FPK02 input FPK01 input FPK00 input SCPK13 SCPK12 SCPK11 SCPK10 D74 D3 D2 D1 D0 FPK13 input FPK12 input FPK11 input FPK10 input SMPK04 SMPK03 SMPK02 SMPK01 SMPK00 D75 D4 D3 D2 D1 D0 FPK04 input FPK03 input FPK02 input FPK01 input FPK00 input SMPK13 SMPK12 SMPK11 SMPK10 D74 D3 D2 D1 D0 FPK13 input FPK12 input FPK11 input FPK10 input CFP07 CFP06 CFP05 CFP04 CFP03 CFP02 CFP01 CFP00 D7 D6 D5 D4 D3 D2 D1 D0 P07 function selection P06 function selection P05 function selection P04 function selection P03 function selection P02 function selection P01 function selection P00 function selection P07D P06D P05D P04D P03D P02D P01D P00D D7 D6 D5 D4 D3 D2 D1 D0 P07 I/O P06 I/O P05 I/O P04 I/O P03 I/O P02 I/O P01 I/O P00 I/O IOC07 IOC06 IOC05 IOC04 IOC03 IOC02 IOC01 IOC00 D7 D6 D5 D4 D3 D2 D1 D0 P07 I/O P06 I/O P05 I/O P04 I/O P03 I/O P02 I/O P01 I/O P00 I/O CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection CFP14 D4 P14 function selection CFP13 D3 P13 function selection CFP12 D2 P12 function selection CFP11 D1 P11 function selection CFP10 D0 P10 function selection P16D P15D P14D P13D P12D P11D P10D D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O #SRDY1 P07 #SCLK1 P06 SOUT1 P05 SIN1 P04 #SRDY0 P03 #SCLK0 P02 SOUT0 P01 SIN0 P00 P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W This the of the I/O of the when read. R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W 00402D6 (B) P1 I/O 00402D7 SIO function 00402D8 (B) P2 function 00402D9 (B) High P2 I/O 00402DA (B) P2 I/O 00402DB SIO function 00402DC (B) P3 function #BUSACK P35 when read. 00402DD (B) High P3 I/O 00402DE (B) P3 I/O EPSON A-38 S1C33L03 PRODUCT PART IOC16 IOC15 IOC14 IOC13 IOC12 IOC11 IOC10 D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O SSRDY3 D74 D3 I/F SRDY selection SSCLK3 D2 I/F SCLK selection SSOUT3 D1 I/F SOUT selection SSIN3 D0 I/F SIN selection CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 D7 D6 D5 D4 D3 D2 D1 D0 P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P22 function selection P21 function selection P20 function selection P27D P26D P25D P24D P23D P22D P21D P20D D7 D6 D5 D4 D3 D2 D1 D0 P27 I/O P26 I/O P25 I/O P24 I/O P23 I/O P22 I/O P21 I/O P20 I/O IOC27 IOC26 IOC25 IOC24 IOC23 IOC22 IOC21 IOC20 D7 D6 D5 D4 D3 D2 D1 D0 P27 I/O P26 I/O P25 I/O P24 I/O P23 I/O P22 I/O P21 I/O P20 I/O SSRDY2 SSCLK2 SSOUT2 SSIN2 D74 D3 D2 D1 D0 I/F SRDY selection I/F SCLK selection I/F SOUT selection I/F SIN selection CFP35 CFP34 D76 D5 D4 P35 function selection P34 function selection CFP33 CFP32 CFP31 CFP30 D3 D2 D1 D0 P33 function selection P32 function selection P31 function selection P30 function selection P35D P34D P33D P32D P31D P30D D76 D5 D4 D3 D2 D1 D0 P35 I/O P34 I/O P33 I/O P32 I/O P31 I/O P30 I/O IOC35 IOC34 IOC33 IOC32 IOC31 IOC30 D76 D5 D4 D3 D2 D1 D0 P35 I/O P34 I/O P33 I/O P32 I/O P31 I/O P30 I/O #SRDY3 P32/ #DMAACK0 #SCLK3 P15/EXCL4/ #DMAEND0 SOUT3 P16/EXCL5/ #DMAEND1 SIN3 P33/ #DMAACK1 TM5 P27 TM4 P26 TM3 P25 TM2 P24 TM1 P23 TM0 P22 #DWE P21 #DRD P20 #SRDY2 P24/TM2 #SCLK2 P25/TM3 SOUT2 P26/TM4 SIN2 P27/TM5 #BUSREQ #CE6 P34 #DMAACK1 P33 #DMAACK0 P32 #BUSGET P31 #WAIT #CE4/#CE5 P30 R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W This the of the I/O of the when read. R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read.
Function R/W 00402DF (B) function (HW) (HW) EPSON S1C33L03 PRODUCT PART A-39 CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function A18SZ A18DF1 A18DF0 DF DE DD DC selection A18WT2 A18WT1 A18WT0 DB DA D9 D8 A16SZ A16DF1 A16DF0 D7 D6 D5 D4 selection A16WT2 A16WT1 A16WT0 D3 D2 D1 D0 A14DRA A13DRA A14SZ A14DF1 A14DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A14WT2 A14WT1 A14WT0 D3 D2 D1 D0 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, A18DF[1:0] of A18WT[2:0] A16DF[1:0] of A16WT[2:0] Used Not Used Not A14DF[1:0] of A14WT[2:0] PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W R/W R/W R/W when read. R/W when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W (HW) (HW) (HW) EPSON A-40 S1C33L03 PRODUCT PART A12SZ A12DF1 A12DF0 DF7 D6 D5 D4 selection A12WT2 A12WT1 A12WT0 D3 D2 D1 D0 A10IR2 A10IR1 A10IR0 DF DE DD DC internal ROM selection A10BW1 A10BW0 DB DA D9 burst ROM burst A10DRA A9DRA A10SZ A10DF1 A10DF0 D8 D7 D6 D5 D4 burst ROM selection burst ROM selection selection A10WT2 A10WT1 A10WT0 D3 D2 D1 D0 A8DRA A7DRA A8SZ A8DF1 A8DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A8WT2 A8WT1 A8WT0 D3 D2 D1 D0 A18DF[1:0] of A18WT[2:0] A10IR[2:0] ROM 2MB 1MB 512KB 256KB 128KB 64KB 32KB 16KB A10BW[1:0] Used Not Used Not A10DF[1:0] of A10WT[2:0] Used Not Used Not A8DF[1:0] of A8WT[2:0] R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W when read. R/W when read.
Function R/W 004812A (HW) read. 004812D (B) TTBR write 004812E (HW) EPSON S1C33L03 PRODUCT PART A-41 A6DF1 A6DF0 DFE DD DC A6WT2 A6WT1 A6WT0 DB DA D9 D8 A5SZ A5DF1 A5DF0 D7 D6 D5 D4 selection A5WT2 A5WT1 A5WT0 D3 D2 D1 D0 TBRP7 TBRP6 TBRP5 TBRP4 TBRP3 TBRP2 TBRP1 TBRP0 D7 D6 D5 D4 D3 D2 D1 D0 TTBR write RBCLK RBST8 REDO RCA1 RCA0 DF DE DD DC DB DA BCLK ROM burst selection DRAM selection selection RPC2 RPC1 RPC0 RRA1 RRA0 D9 D8 D7 D6 D5 Refresh Refresh selection Refresh RPC Refresh RAS selection SBUSST SEMAS SEPD SWAITE D4 D3 D2 D1 D0 interface selection #WAIT A6DF[1:0] of A6WT[2:0] A5DF[1:0] of A5WT[2:0] Writing the TTBR write protection. Writing other the write protection. EDO RCA[1:0] Self-refresh CBR-refresh RRA[1:0] of #BSL A0 Existing PERIPHERAL CIRCUITS R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W R/W R/W R/W Writing allowed. R/W R/W R/W R/W R/W R/W R/W R/W Writing allowed. A-1 A-4
PERIPHERAL CIRCUITS Function R/W (HW) DRAM ROM (HW) Access (HW) TTBR (HW) TTBR high- EPSON A-42 S1C33L03 PRODUCT PART A3EEN CEFUNC1 CEFUNC0 DFC DB DA D9 #CE function selection CRAS RPRC1 RPRC0 D8 D7 D6 RAS DRAM RAS precharge selection CASC1 CASC0 D5 D4 D3 DRAM CAS selection RASC1 RASC0 D2 D1 D0 DRAM RAS selection A18IO A16IO A14IO A12IO A8IO A6IO A5IO A18EC A16EC A14EC A12EC A10EC A8EC A6EC A5EC DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 internal/external internal/external internal/external internal/external internal/external internal/external TTBR15 TTBR14 TTBR13 TTBR12 TTBR11 TTBR10 TTBR09 TTBR08 TTBR07 TTBR06 TTBR05 TTBR04 TTBR03 TTBR02 TTBR01 TTBR00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Trap Trap TTBR33 TTBR32 TTBR31 TTBR30 TTBR2B TTBR2A TTBR29 TTBR28 TTBR27 TTBR26 TTBR25 TTBR24 TTBR23 TTBR22 TTBR21 TTBR20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Trap Trap CEFUNC[1:0] #CE #CE7/8..#CE17/18 #CE6..#CE17 #CE4..#CE10 Normal RPRC[1:0] of CASC[1:0] of RASC[1:0] of R/W R/W when read. R/W R/W R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when R/W when read. Writing allowed. when read. Writing allowed. R/W
Function R/W (HW) G/A 004813A (B) BCLK EPSON S1C33L03 PRODUCT PART A-43 A18AS A16AS A14AS A12AS A8AS A6AS A5AS A18RD A16RD A14RD A12RD A8RD A6RD A5RD DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A1X1MD BCLKSEL1 BCLKSEL0 D74 D3 D2 D1 D0 access-speed BCLK clock selection BCLKSEL[1:0] BCLK PLL_CLK OSC3_CLK BCU_CLK CPU_CLK PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W when read. when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) R/W (HW) (HW) counter (B) EPSON A-44 S1C33L03 PRODUCT PART to CR0A15 CR0A14 CR0A13 CR0A12 CR0A11 CR0A10 CR0A9 CR0A8 CR0A7 CR0A6 CR0A5 CR0A4 CR0A3 CR0A2 CR0A1 CR0A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR0A15 MSB CR0A0 LSB to CR0B15 CR0B14 CR0B13 CR0B12 CR0B11 CR0B10 CR0B9 CR0B8 CR0B7 CR0B6 CR0B5 CR0B4 CR0B3 CR0B2 CR0B1 CR0B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR0B15 MSB CR0B0 LSB to TC015 TC014 TC013 TC012 TC011 TC010 TC09 TC08 TC07 TC06 TC05 TC04 TC03 TC02 TC01 TC00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC015 MSB TC00 LSB SELFM0 SELCRB0 OUTINV0 CKSL0 PTM0 PRESET0 PRUN0 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W (HW) R/W 004818A (HW) 004818C (HW) counter 004818E (B) EPSON S1C33L03 PRODUCT PART A-45 to CR1A15 CR1A14 CR1A13 CR1A12 CR1A11 CR1A10 CR1A9 CR1A8 CR1A7 CR1A6 CR1A5 CR1A4 CR1A3 CR1A2 CR1A1 CR1A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR1A15 MSB CR1A0 LSB to CR1B15 CR1B14 CR1B13 CR1B12 CR1B11 CR1B10 CR1B9 CR1B8 CR1B7 CR1B6 CR1B5 CR1B4 CR1B3 CR1B2 CR1B1 CR1B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR1B15 MSB CR1B0 LSB to TC115 TC114 TC113 TC112 TC111 TC110 TC19 TC18 TC17 TC16 TC15 TC14 TC13 TC12 TC11 TC10 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC115 MSB TC10 LSB SELFM1 SELCRB1 OUTINV1 CKSL1 PTM1 PRESET1 PRUN1 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On Stop PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W when read. when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) R/W (HW) (HW) counter (B) EPSON A-46 S1C33L03 PRODUCT PART to CR2A15 CR2A14 CR2A13 CR2A12 CR2A11 CR2A10 CR2A9 CR2A8 CR2A7 CR2A6 CR2A5 CR2A4 CR2A3 CR2A2 CR2A1 CR2A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR2A15 MSB CR2A0 LSB to CR2B15 CR2B14 CR2B13 CR2B12 CR2B11 CR2B10 CR2B9 CR2B8 CR2B7 CR2B6 CR2B5 CR2B4 CR2B3 CR2B2 CR2B1 CR2B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR2B15 MSB CR2B0 LSB to TC215 TC214 TC213 TC212 TC211 TC210 TC29 TC28 TC27 TC26 TC25 TC24 TC23 TC22 TC21 TC20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC215 MSB TC20 LSB SELFM2 SELCRB2 OUTINV2 CKSL2 PTM2 PRESET2 PRUN2 D7 D6 D5 D4 D3 D2 D1 D0 selection output inversion input clock selection clock Normal Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W (HW) R/W 004819A (HW) 004819C (HW) counter 004819E (B) EPSON S1C33L03 PRODUCT PART A-47 to CR3A15 CR3A14 CR3A13 CR3A12 CR3A11 CR3A10 CR3A9 CR3A8 CR3A7 CR3A6 CR3A5 CR3A4 CR3A3 CR3A2 CR3A1 CR3A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR3A15 MSB CR3A0 LSB to CR3B15 CR3B14 CR3B13 CR3B12 CR3B11 CR3B10 CR3B9 CR3B8 CR3B7 CR3B6 CR3B5 CR3B4 CR3B3 CR3B2 CR3B1 CR3B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR3B15 MSB CR3B0 LSB to TC315 TC314 TC313 TC312 TC311 TC310 TC39 TC38 TC37 TC36 TC35 TC34 TC33 TC32 TC31 TC30 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC315 MSB TC30 LSB SELFM3 SELCRB3 OUTINV3 CKSL3 PTM3 PRESET3 PRUN3 D7 D6 D5 D4 D3 D2 D1 D0 selection output inversion input clock selection clock Normal Disabled Normal clock clock On Stop PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W when read. when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W 00481A0 (HW) R/W 00481A2 (HW) 00481A4 (HW) counter 00481A6 (B) EPSON A-48 S1C33L03 PRODUCT PART to CR4A15 CR4A14 CR4A13 CR4A12 CR4A11 CR4A10 CR4A9 CR4A8 CR4A7 CR4A6 CR4A5 CR4A4 CR4A3 CR4A2 CR4A1 CR4A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR4A15 MSB CR4A0 LSB to CR4B15 CR4B14 CR4B13 CR4B12 CR4B11 CR4B10 CR4B9 CR4B8 CR4B7 CR4B6 CR4B5 CR4B4 CR4B3 CR4B2 CR4B1 CR4B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR4B15 MSB CR4B0 LSB to TC415 TC414 TC413 TC412 TC411 TC410 TC49 TC48 TC47 TC46 TC45 TC44 TC43 TC42 TC41 TC40 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC415 MSB TC40 LSB SELFM4 SELCRB4 OUTINV4 CKSL4 PTM4 PRESET4 PRUN4 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W 00481A8 (HW) R/W 00481AA (HW) 00481AC (HW) counter 00481AE (B) EPSON S1C33L03 PRODUCT PART A-49 to CR5A15 CR5A14 CR5A13 CR5A12 CR5A11 CR5A10 CR5A9 CR5A8 CR5A7 CR5A6 CR5A5 CR5A4 CR5A3 CR5A2 CR5A1 CR5A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR5A15 MSB CR5A0 LSB to CR5B15 CR5B14 CR5B13 CR5B12 CR5B11 CR5B10 CR5B9 CR5B8 CR5B7 CR5B6 CR5B5 CR5B4 CR5B3 CR5B2 CR5B1 CR5B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR5B15 MSB CR5B0 LSB to TC515 TC514 TC513 TC512 TC511 TC510 TC59 TC58 TC57 TC56 TC55 TC54 TC53 TC52 TC51 TC50 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC515 MSB TC50 LSB SELFM5 SELCRB5 OUTINV5 CKSL5 PTM5 PRESET5 PRUN5 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W R/W when read. when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) IDMA read. (HW) IDMA high-order (B) IDMA (B) IDMA EPSON A-50 S1C33L03 PRODUCT PART DBASEL15 DBASEL14 DBASEL13 DBASEL12 DBASEL11 DBASEL10 DBASEL9 DBASEL8 DBASEL7 DBASEL6 DBASEL5 DBASEL4 DBASEL3 DBASEL2 DBASEL1 DBASEL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 IDMA low-order (Initial DBASEH11 DBASEH10 DBASEH9 DBASEH8 DBASEH7 DBASEH6 DBASEH5 DBASEH4 DBASEH3 DBASEH2 DBASEH1 DBASEH0 DFC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 IDMA high-order (Initial DSTART DCHN D7 D60 IDMA IDMA IDMAEN D71 D0 IDMA IDMA to R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 PRODUCT PART A-51 TC0_L7 TC0_L6 TC0_L5 TC0_L4 TC0_L3 TC0_L2 TC0_L1 TC0_L0 BLKLEN07 BLKLEN06 BLKLEN05 BLKLEN04 BLKLEN03 BLKLEN02 BLKLEN01 BLKLEN00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM0 D0DIR DF DE selection D) S) counter[15:8] TC0_H7 TC0_H6 TC0_H5 TC0_H4 TC0_H3 TC0_H2 TC0_H1 TC0_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S0ADRL15 S0ADRL14 S0ADRL13 S0ADRL12 S0ADRL11 S0ADRL10 S0ADRL9 S0ADRL8 S0ADRL7 S0ADRL6 S0ADRL5 S0ADRL4 S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE0 S0IN1 S0IN0 DF DE DD DC D) S) memory S0ADRH11 S0ADRH10 S0ADRH9 S0ADRH8 S0ADRH7 S0ADRH6 S0ADRH5 S0ADRH4 S0ADRH3 S0ADRH2 S0ADRH1 S0ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S0IN[1:0] Inc.(init) Dec.(no PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W read. R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) High-speed DMA low-order D) S) 004822A (HW) High-speed DMA high-order D) S) read. 004822C (HW) High-speed DMA read. 004822E (HW) High-speed DMA EPSON A-52 S1C33L03 PRODUCT PART D0ADRL15 D0ADRL14 D0ADRL13 D0ADRL12 D0ADRL11 D0ADRL10 D0ADRL9 D0ADRL8 D0ADRL7 D0ADRL6 D0ADRL5 D0ADRL4 D0ADRL3 D0ADRL2 D0ADRL1 D0ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D0MOD1 D0MOD0 DF DE D0IN1 D0IN0 DD DC D) S) D0ADRH11 D0ADRH10 D0ADRH9 D0ADRH8 D0ADRH7 D0ADRH6 D0ADRH5 D0ADRH4 D0ADRH3 D0ADRH2 D0ADRH1 D0ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS0_EN D0 DF1 HS0_TF D0 clear (writing) (reading) D0MOD[1:0] D0IN[1:0] Inc.(init) Dec.(no init) Clear operation Cleared R/W R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 PRODUCT PART A-53 TC1_L7 TC1_L6 TC1_L5 TC1_L4 TC1_L3 TC1_L2 TC1_L1 TC1_L0 BLKLEN17 BLKLEN16 BLKLEN15 BLKLEN14 BLKLEN13 BLKLEN12 BLKLEN11 BLKLEN10 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM1 D1DIR DF DE selection D) S) counter[15:8] TC1_H7 TC1_H6 TC1_H5 TC1_H4 TC1_H3 TC1_H2 TC1_H1 TC1_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S1ADRL15 S1ADRL14 S1ADRL13 S1ADRL12 S1ADRL11 S1ADRL10 S1ADRL9 S1ADRL8 S1ADRL7 S1ADRL6 S1ADRL5 S1ADRL4 S1ADRL3 S1ADRL2 S1ADRL1 S1ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE1 S1IN1 S1IN0 DF DE DD DC D) S) memory S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7 S1ADRH6 S1ADRH5 S1ADRH4 S1ADRH3 S1ADRH2 S1ADRH1 S1ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S1IN[1:0] Inc.(init) Dec.(no PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W read. R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) High-speed DMA low-order D) S) 004823A (HW) High-speed DMA high-order D) S) read. 004823C (HW) High-speed DMA read. 004823E (HW) High-speed DMA EPSON A-54 S1C33L03 PRODUCT PART D1ADRL15 D1ADRL14 D1ADRL13 D1ADRL12 D1ADRL11 D1ADRL10 D1ADRL9 D1ADRL8 D1ADRL7 D1ADRL6 D1ADRL5 D1ADRL4 D1ADRL3 D1ADRL2 D1ADRL1 D1ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D1MOD1 D1MOD0 DF DE D1IN1 D1IN0 DD DC D) S) D1ADRH11 D1ADRH10 D1ADRH9 D1ADRH8 D1ADRH7 D1ADRH6 D1ADRH5 D1ADRH4 D1ADRH3 D1ADRH2 D1ADRH1 D1ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS1_EN D0 DF1 HS1_TF D0 clear (writing) (reading) D1MOD[1:0] Block D1IN[1:0] Inc.(init) Dec.(no Clear Cleared R/W R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 PRODUCT PART A-55 TC2_L7 TC2_L6 TC2_L5 TC2_L4 TC2_L3 TC2_L2 TC2_L1 TC2_L0 BLKLEN27 BLKLEN26 BLKLEN25 BLKLEN24 BLKLEN23 BLKLEN22 BLKLEN21 BLKLEN20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM2 D2DIR DF DE selection D) S) counter[15:8] TC2_H7 TC2_H6 TC2_H5 TC2_H4 TC2_H3 TC2_H2 TC2_H1 TC2_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S2ADRL15 S2ADRL14 S2ADRL13 S2ADRL12 S2ADRL11 S2ADRL10 S2ADRL9 S2ADRL8 S2ADRL7 S2ADRL6 S2ADRL5 S2ADRL4 S2ADRL3 S2ADRL2 S2ADRL1 S2ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE2 S2IN1 S2IN0 DF DE DD DC D) S) memory S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5 S2ADRH4 S2ADRH3 S2ADRH2 S2ADRH1 S2ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S2IN[1:0] Inc.(init) init) PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W read. R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) High-speed DMA low-order D) S) 004824A (HW) High-speed DMA high-order D) S) read. 004824C (HW) High-speed DMA read. 004824E (HW) High-speed DMA EPSON A-56 S1C33L03 PRODUCT PART D2ADRL15 D2ADRL14 D2ADRL13 D2ADRL12 D2ADRL11 D2ADRL10 D2ADRL9 D2ADRL8 D2ADRL7 D2ADRL6 D2ADRL5 D2ADRL4 D2ADRL3 D2ADRL2 D2ADRL1 D2ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D2MOD1 D2MOD0 DF DE D2IN1 D2IN0 DD DC D) S) D2ADRH11 D2ADRH10 D2ADRH9 D2ADRH8 D2ADRH7 D2ADRH6 D2ADRH5 D2ADRH4 D2ADRH3 D2ADRH2 D2ADRH1 D2ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS2_EN D0 DF1 HS2_TF D0 clear (writing) (reading) D2MOD[1:0] D2IN[1:0] Inc.(init) Clear operation Cleared R/W R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 PRODUCT PART A-57 TC3_L7 TC3_L6 TC3_L5 TC3_L4 TC3_L3 TC3_L2 TC3_L1 TC3_L0 BLKLEN37 BLKLEN36 BLKLEN35 BLKLEN34 BLKLEN33 BLKLEN32 BLKLEN31 BLKLEN30 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM3 D3DIR DF DE selection D) S) counter[15:8] TC3_H7 TC3_H6 TC3_H5 TC3_H4 TC3_H3 TC3_H2 TC3_H1 TC3_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S3ADRL15 S3ADRL14 S3ADRL13 S3ADRL12 S3ADRL11 S3ADRL10 S3ADRL9 S3ADRL8 S3ADRL7 S3ADRL6 S3ADRL5 S3ADRL4 S3ADRL3 S3ADRL2 S3ADRL1 S3ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE3 S3IN1 S3IN0 DF DE DD DC D) S) memory S3ADRH11 S3ADRH10 S3ADRH9 S3ADRH8 S3ADRH7 S3ADRH6 S3ADRH5 S3ADRH4 S3ADRH3 S3ADRH2 S3ADRH1 S3ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S3IN[1:0] init) Inc.(init) Dec.(no init) PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W read. R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W R/W (HW) High-speed DMA low-order D) S) 004825A (HW) High-speed DMA high-order D) S) read. 004825C (HW) High-speed DMA read. 004825E (HW) High-speed DMA EPSON A-58 S1C33L03 PRODUCT PART D3ADRL15 D3ADRL14 D3ADRL13 D3ADRL12 D3ADRL11 D3ADRL10 D3ADRL9 D3ADRL8 D3ADRL7 D3ADRL6 D3ADRL5 D3ADRL4 D3ADRL3 D3ADRL2 D3ADRL1 D3ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D3MOD1 D3MOD0 DF DE D3IN1 D3IN0 DD DC D) S) D3ADRH11 D3ADRH10 D3ADRH9 D3ADRH8 D3ADRH7 D3ADRH6 D3ADRH5 D3ADRH4 D3ADRH3 D3ADRH2 D3ADRH1 D3ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS3_EN D0 DF1 HS3_TF D0 clear (writing) (reading) D3MOD[1:0] Block D3IN[1:0] Inc.(init) Clear operation Cleared R/W R/W R/W R/W R/W
Function R/W 039FFC0 (B) SDRAM 039FFC1 (B) SDRAM 039FFC2 (B) SDRAM 039FFC3 (B) SDRAM 039FFC4 (B) SDRAM EPSON S1C33L03 PRODUCT PART A-59 SDRAR0 SDRAR1 SDRPC0 SDRPC1 D7 D6 D54 D3 D2 D10 #CE7/13 #CE8/14 SDRENA SDRINI SDRSRF SDRIS D7 D6 D5 D4 SDRAM SDRAM SDRAM self-refresh Initial SDRCLK D3 D20 SDCLK self-refresh SDRCA1 SDRCA0 D7 D65 SDRAM SDRRA1 SDRRA0 D4 D32 SDRAM SDRBA D1 D0 of SDRAM SDRCL1 SDRCL0 SDRBL1 SDRBL0 D7 D65 SDRAM CAS latency D4 D32 SDRAM burst D10 SDRTRAS2 SDRTRAS1 SDRTRAS0 D75 SDRAM RAS SDRTRP1 SDRTRP0 D43 SDRAM RP SDRTRC2 SDRTRC1 SDRTRC0 D20 SDRAM RC SDRAM SDRAM SDRAM Not SDRAM #SDCE0 #CE7/13 #SDCE1 #CE8/14 Enabled precharge refresh precharge refresh SDRCA[1:0] 1K (SDA[9:0]) (SDA[8:0]) (SDA[7:0]) SDRRA[1:0] 8K (SDA[12:0]) 4K (SDA[11:0]) 2K (SDA[10:0]) SDRCL[1:0] CAS latency CAS latency SDRBL[1:0] SDRTRAS[2:0] of clocks SDRTRP[1:0] of clocks SDRTRC[2:0] of clocks PERIPHERAL CIRCUITS R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. when read. R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W 039FFC5 (B) SDRAM when read. 039FFC6 (HW) SDRAM refresh count 039FFC8 (B) SDRAM refresh count 039FFC9 (B) SDRAM advanced 039FFCA (B) SDRAM EPSON A-60 S1C33L03 PRODUCT PART SDRTRCD1 SDRTRCD0 D76 SDRAM RCD SDRTRSC SDRTRRD1 SDRTRRD0 D5 D43 SDRAM RSC SDRAM RRD D20 DFC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SDRAM refresh count SDRARFC11 SDRARFC10 SDRARFC9 SDRARFC8 SDRARFC7 SDRARFC6 SDRARFC5 SDRARFC4 SDRARFC3 SDRARFC2 SDRARFC1 SDRARFC0 SDRSRFC3 SDRSRFC2 SDRSRFC1 SDRSRFC0 D74 D3 D2 D1 D0 SDRAM refresh count SDRSZ SDRBI D7 D6 D5 D40 SDRAM SDRAM SDRMRS SDRSRM D7 D6 D50 SDRAM SDRAM refresh SDRTRCD[1:0] of clocks clock clocks SDRTRRD[1:0] of clocks to to Interleaved One Not finished refresh refresh R/W R/W R/W when read. R/W R/W when read. This than R/W R/W when read. when read. when read.
Function R/W 039FFE0 (B) Revision 039FFE1 (B) LCDC 039FFE2 (B) LCDC 039FFE3 (B) LCDC when read. 039FFE4 (B) R/W 039FFE5 (B) when read. 039FFE6 (B) when read. 039FFE7 (B) EPSON S1C33L03 PRODUCT PART A-61 PCODE5 PCODE4 PCODE3 PCODE2 PCODE1 PCODE0 RCODE1 RCODE0 D7 D6 D5 D4 D3 D2 D1 D0 Product Revision LDCOLOR FPSMASK LDDW1 LDDW0 D76 D5 D43 D2 D1 D0 Color/monochrome FPSHIFT LCD width/format BPP1 BPP0 D7 D6 DBLANK FRMRPT INVDISP D54 D3 D2 D1 D0 EL LCDCEN LPWREN LPSAVE1 LPSAVE0 D76 D5 D4 D32 D1 D0 LCD LCDPWR LDHSIZE5 LDHSIZE4 LDHSIZE3 LDHSIZE2 LDHSIZE1 LDHSIZE0 D76 D5 D4 D3 D2 D1 D0 LDVSIZE7 LDVSIZE6 LDVSIZE5 LDVSIZE4 LDVSIZE3 LDVSIZE2 LDVSIZE1 LDVSIZE0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order LDVSIZE9 LDVSIZE8 D72 D1 D0 (high-order HNDP4 HNDP3 HNDP2 HNDP1 HNDP0 D75 D4 D3 D2 D1 D0 LDDW[1:0] LDDW[1:0] bits/format bits/format BPP[1:0] Normal Repeated Not repeated Inverted Normal LPSAVE[1:0] Normal Non-display PERIPHERAL CIRCUITS R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W when read. when read. R/W R/W R/W A-1 A-4
PERIPHERAL CIRCUITS Function R/W 039FFEA (B) when read. 039FFEB (B) MOD R/W 039FFEC (B) Screen R/W 039FFED (B) R/W 039FFEE (B) R/W 039FFEF (B) when read. 039FFF0 (B) R/W 039FFF1 (B) Memory offset R/W 039FFF2 (B) Screen EPSON A-62 S1C33L03 PRODUCT PART VNDPF VNDP5 VNDP4 VNDP3 VNDP2 VNDP1 VNDP0 D7 D6 D5 D4 D3 D2 D1 D0 MODRATE5 MODRATE4 MODRATE3 MODRATE2 MODRATE1 MODRATE0 D76 D5 D4 D3 D2 D1 D0 MOD S1ADDR7 S1ADDR6 S1ADDR5 S1ADDR4 S1ADDR3 S1ADDR2 S1ADDR1 S1ADDR0 D7 D6 D5 D4 D3 D2 D1 D0 Screen (low-order S1ADDR15 S1ADDR14 S1ADDR13 S1ADDR12 S1ADDR11 S1ADDR10 S1ADDR9 S1ADDR8 D7 D6 D5 D4 D3 D2 D1 D0 (high-order S2ADDR7 S2ADDR6 S2ADDR5 S2ADDR4 S2ADDR3 S2ADDR2 S2ADDR1 S2ADDR0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order S2ADDR15 S2ADDR14 S2ADDR13 S2ADDR12 S2ADDR11 S2ADDR10 S2ADDR9 S2ADDR8 D7 D6 D5 D4 D3 D2 D1 D0 (high-order S1ADDR16 D71 D0 (MSB) MADOFS7 MADOFS6 MADOFS5 MADOFS4 MADOFS3 MADOFS2 MADOFS1 MADOFS0 D7 D6 D5 D4 D3 D2 D1 D0 Memory offset S1VSIZE7 S1VSIZE6 S1VSIZE5 S1VSIZE4 S1VSIZE3 S1VSIZE2 S1VSIZE1 S1VSIZE0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order VNDP Non R/W when read. R/W R/W
Function R/W when 039FFF3 (B) when read. 039FFF4 (B) FIFO when read. 039FFF5 (B) 039FFF7 (B) when read. 039FFF8 (B) GPIO when read. 039FFF9 (B) GPIO R/W 039FFFA (B) Scratch 039FFFB (B) R/W 039FFFC (B) count EPSON S1C33L03 PRODUCT PART A-63 S1VSIZE9 S1VSIZE8 D72 D1 D0 (high-order FIFOEO3 FIFOEO2 FIFOEO1 FIFOEO0 LCLKSEL2 LCLKSEL1 LCLKSEL0 D7 D6 D5 D4 D3 D2 D1 D0 FIFO offset LCDC clock LUTADDR3 LUTADDR2 LUTADDR1 LUTADDR0 D74 D3 D2 D1 D0 LUTDT3 LUTDT2 LUTDT1 LUTDT0 D7 D6 D5 D4 D30 GPIO2C GPIO1C GPIO0C D73 D2 D1 D0 GPIO2 GPIO1 GPIO0 GPO6D GPO5D GPO4D GPO3D GPIO2D GPIO1D GPIO0D D7 D6 D5 D4 D3 D2 D1 D0 GPO6 GPO5 GPO4 GPO3 GPIO2 GPIO1 GPIO0 SP1A7 SP1A6 SP1A5 SP1A4 SP1A3 SP1A2 SP1A1 SP1A0 D7 D6 D5 D4 D3 D2 D1 D0 Scratch PMODEN PMODSEL PMODCLK1 PMODCLK0 D7 D6 D52 D1 D0 clock (LCDC clock ratio ratio P: clock, M: Memory clock PMODLBC7 PMODLBC6 PMODLBC5 PMODLBC4 PMODLBC3 PMODLBC2 PMODLBC1 PMODLBC0 D7 D6 D5 D4 D3 D2 D1 D0 count LCLKSEL[2:0] LCDC clock BCU_CLK/4 BCU_CLK/3 BCU_CLK/2 BCU_CLK Stop Stop High High High High High High High PMODCLK[1:0] ratio P: M: P: M: P: M: P: M: PMODCLK[1:0] ratio P: M: P: M: P: M: P: M: PERIPHERAL CIRCUITS R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. A-1 A-4
PERIPHERAL CIRCUITS Function R/W 039FFFD (B) LCDC EPSON A-64 S1C33L03 PRODUCT PART VRAMAR VRAMWT2 VRAMWT1 VRAMWT0 EDMAEN BREQEN LCDCST LCDCEC D7 D6 D5 D4 D3 D2 D1 D0 VRAM VRAM of SRAM) DMA A0/BSL Enabled BSL A0 R/W R/W R/W R/W R/W R/W
This chapter the to reduce of the The of the greatly with the the clocks and the peripheral operated. high CPU/BCU SLEEP HALT2 HALT2 HALT(basic) clock OSC1 OSC1 OSC3 OSC3 OSC3 OSC3 OFF OFF OFF ON ON ON STOP RUN To reduce of the that as as turned off. operating fast-clock amount of the that these turned off whenever unnecessary. CPU unnecessary, such as when from or peripheral the to reduce to the Circuits/functions HALT the instruction HLT2OP (D3)/Clock option to the #BUSREQ asserted from while SEPD HALT2 the instruction HLT2OP CPU, BCU, clock, and DMA to SLEEP the instruction. CPU, BCU, clock, DMA, high-speed (OSC3) and peripheral that the clocks HLT2OP (D3)/Clock option that to HALT to (basic HALT Notes which DRAM or SDRAM connected directly to the the refresh function turned off HALT2 and SLEEP the SDRAM refresh function activating the CPU HALT2 or SLEEP The cleared the basic HALT which Therefore, the related to allow to to clear the to clearing the with from input, the operates as of the the to the The low-speed (OSC1) and clock operating SLEEP If they unnecessary, these off. Low-speed (OSC1) ON/OFF SOSC1(D0)/ ON OFF ON Switching the clocks Normally, the clocked the high-speed (OSC3) clock. If high-speed unnecessary, switch the clock to the low-speed (OSC1) clock and off the high-speed (OSC3) This to reduce DRAM connected directly to the that the refresh function turned off. the high-speed (OSC3) clock, reduction achieved through the of clock from the OSC3 clock or EPSON S1C33L03 PRODUCT PART A-65 Function CPU (DMA used.) POWER-DOWN CONTROL A-1 A-5
POWER-DOWN CONTROL clock switch CLKCHG(D2)/ OSC3 OSC1 OSC3 High-speed (OSC3) ON/OFF SOSC3(D1)/ ON OFF ON clock ratio selection CLKDT(D[7:6])/ Turning off the and peripheral reduced turning off the peripheral operating high as as The peripheral as follows. the clock the to to (DRAM refresh, interface) A/D the clock clock to the to to (DRAM refresh) A/D interface Input/output If of of the and to used, off the If the of the or to used, off the of the stopped, the clock supply to the of the these of the to used, off other and the clock supply from the to those The operating and the clock supply each shown the Function ON/OFF ON OFF ON clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP clock clock ON OFF OFF RUN STOP STOP A/D clock PSONAD(D3)/A/D clock ON OFF OFF A/D ADE(D2)/A/D RUN STOP STOP EPSON A-66 S1C33L03 PRODUCT PART Function
The clock the operating clock and the CPU operating clock. Therefore, when operating the CPU low-speed with the OSC1 clock, the input clock switched to the CPU operating clock. this to malfunction the peripheral the should turned off switching the CPU operating clock. the CPU operating clock switched, switch the operating clock and then the Function operating clock PSCDT0 clock OSC1 OSC3/ OSC3/ switch PLL PLL of the LCD The LCD the its own. the software, the when turning the LCD off. Function LPSAVE[1:0] D([1:0])/LCDC Normal operation The switches the LCD (LCDPWR) to the inactive This of the LCD the clock supply to the LCD the Therefore, the clock supply or the LCD to EPSON S1C33L03 PRODUCT PART A-67 POWER-DOWN CONTROL A-1 A-5
BASIC EXTERNAL WIRING DIAGRAM A[23:0] D[15:0] #RD #EMEMRD #DRD #GARD #GAAS #WRL/#WR/#WE #WRH/#BSH #DWE/#SDWE #HCAS/#SDCAS #LCAS/#SDRAS SDA10 SDCKE HDQM/LDQM #CE10EX #WAIT BCLK #BUSREQ #BUSACK #BUSGET #NMI HSDMA I/O #ADTRG A/D input T8UFx input/output I/O C G1 C D1 Rf CR C G2 C D2 Rf C C The and to EPSON A-68 S1C33L03 PRODUCT PART LCD FPDAT[7:0] FPSHIFT FPFRAME FPLINE DRDY LCDPWR S1C33L03 [The of the (back of the SS Feedback Feedback C DD DDE AV DDE DSIO ICEMD EA10MD0 EA10MD1 #X2SPD C C PLLC PLLS0 PLLS1 OSC3 or Rf CR OSC4 OSC1 Rf OSC2 #RESET SS the PLL used, the PLLC 3.3V C G2 C D2 C G1 C D1
Precautions Mounting The following shows the when the and mounting the IC. characteristics (board used, when or used, the recommended such as and of the clock to malfunction. the following to this: which connected to the OSC3 (OSC1), OSC4 (OSC2) and PLLC such as and should connected the shortest shown the below, SS as as of the OSC3 (OSC1) and OSC4 (OSC2) and the to these The to the PLLC Furthermore, this SS to other than the supplying clock to the OSC3 (OSC1) the clock should connected to the OSC3 (OSC1) the shortest Furthermore, to the OSC4 (OSC2) to operation of the to OSC3 (OSC1) and DD please enough OSC3 (OSC1) and DD or other the board The which input to the #RESET used, the of the and enough completed with the to of caused operating, such as and should connected to the #RESET the shortest supply to malfunction. the following to this: The supply should connected to the DD DDE SS and AV DDE with as and as the supply AV DDE affects A/D EPSON S1C33205 PRODUCT PART A-69 SS OSC3 and OSC4 PRECAUTIONS ON MOUNTING PLLC SS OSC4 PLLC OSC3 SS SS A-1 A-7
PRECAUTIONS ON MOUNTING connecting the DD and SS with the should connected as as A/D the A/D used, the supply AV DDE the should connected to DDE of to of induction caused inductance, the that to such as the and input with high-speed or intersects high-speed interference the and malfunction. high-speed near that to such as the and input EPSON A-70 S1C33205 PRODUCT PART DD SS Prohibited K60 (AD0) High-speed DD SS OSC4 OSC3 SS High-speed
Characteristics (V SS =0V) Item Condition Rated Unit DD to C33 I/O DDE to to DDE High-level OH of Low-level OL AV DDE to input AV IN to AV DDE STG to C EPSON S1C33L03 PRODUCT PART A-71 of ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS Recommended Conditions V/5.0 (V SS =0V) Item Condition Unit (high DDE DD HV SS DDE LV SS DD CPU operating clock CPU operating clock BUS Low-speed OSC1 C input) fi input) input) fi input) (V DDE =V DD SS =0V) Item Condition Unit DD SS DD CPU operating clock CPU operating clock BUS Low-speed OSC1 C input) fi input) input) fi input) (V DDE =V DD SS =0V) Item Condition Unit DD SS DD CPU operating clock CPU operating clock BUS Low-speed OSC1 C input) fi input) input) fi input) EPSON A-72 S1C33L03 PRODUCT PART
DC Characteristics V/5.0 otherwise specified: DDE =5V0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Condition Unit LI Off-state OZ High-level OH DDE OH OH DDE Low-level OL OL OL DDE High-level input IH CMOS DDE Low-level input IL CMOS DDE input T+ CMOS Negative input T- CMOS CMOS High-level input IH2 TTL DDE Low-level input IL2 TTL DDE PU =0V PD =V DDE (ICEMD) C DDE =0V C DDE =0V I/O C IO DDE =0V otherwise specified: DDE =V DD =2.7V to 3.6V, to +85C) Item Condition Unit Static DDS Static =85C LI Off-state OZ High-level OH DD OH OH OH DD Low-level OL OL OL OL DD High-level input IH CMOS DD Low-level input IL CMOS DD input T+ LVTTL Negative input T- LVTTL LVTTL PU =0V Other than DSIO PD =V DD (ICEMD) C DD =0V C DD =0V I/O C IO DD =0V characteristics. EPSON S1C33L03 PRODUCT PART A-73 ELECTRICAL CHARACTERISTICS DSIO A-1 A-8
ELECTRICAL CHARACTERISTICS otherwise specified: DDE =V DD =2V0.2V, SS =0V, to +85C) Item Condition Unit Static DDS Static =85C LI Off-state OZ High-level OH DD OH OH OH DD Low-level OL OL OL OL DD High-level input IH CMOS DD Low-level input IL CMOS DD input T+ CMOS Negative input T- CMOS CMOS PU =0V Other than DSIO PD =V DD (ICEMD) C DD =0V C DD =0V I/O C IO DD =0V characteristics. EPSON A-74 S1C33L03 PRODUCT PART DSIO
otherwise specified: DDE =2.7V to 5.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Condition Unit DD1 CPU operating Clock operating DDCT clock operating OSC1 otherwise specified: DDE =V DD =2.0V0.2V, SS =0V, to +85C) Item Condition Unit DD1 CPU operating Clock operating DDCT clock operating OSC1 otherwise specified: SS =0V, to +85C) Item Condition Unit A/D operating AI DD1 DD =3.6V, DDE =AV DDE =5.0V0.5V LCD operating otherwise specified: DDE =2.7V to 5.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Condition Unit LCD operating LI DD1 LCDC CLK (VRAM SRAM) IH =V DD IL =0V, DDE included Other peripheral OSC3 OSC1 CPU Clock On Normal operation Stop Stop On HALT Stop On HALT2 SLEEP Stop Stop On HALT Stop On HALT A/D operated, clock 1:The of while the CPU operating when that consists of instructions, arithmetic operation instructions, instruction, branch instructions and instruction the built-in ROM continuously. 2:The LCD included. EPSON S1C33L03 PRODUCT PART A-75 DD2 HALT DD3 HALT2 DD4 SLEEP DD2 HALT DD3 HALT2 DD4 SLEEP DD =V DDE =AV DDE =2.7V to 3.6V LI DD2 LCDC CLK (VRAM SDRAM) ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS A/D Converter Characteristics V/5.0 otherwise specified: DDE =AV DDE =4.5V to 5.5V, DD =2.7V to 3.6V, SS =0V, to +85C, ST[1:0]=11) Item Condition Unit Conversion ZS LSB FS LSB linearity LSB linearity LSB input Indicates the when A/D clock clock 5V Indicates the when A/D clock clock 5V otherwise specified: DDE =AV DDE =V DD =2.7V to 3.6V, SS =0V, to +85C, ST[1:0]=11) Item Condition Unit Conversion ZS LSB FS LSB linearity LSB linearity LSB input Indicates the when A/D clock clock 3V Indicates the when A/D clock clock 3V to as DDE AV DDE The A/D when the S1C33L03 with 2V A/D (=0.5LSB) (=1022.5LSB) EPSON A-76 S1C33L03 PRODUCT PART AV DDE SS 1LSB 1LSB'
(=0.5LSB) SS (=1022.5LSB) 3FF 3FE 3FD 3FC 3FB linearity 3FF 3FE 3FD SS AV DDE linearity N+1 N-1 N-2 EPSON S1C33L03 PRODUCT PART A-77 characteristic characteristic input characteristic characteristic AV DDE input characteristic characteristic input characteristic characteristic input ELECTRICAL CHARACTERISTICS 0.5LSB') 0.5LSB) ZS [LSB] 1LSB 0.5LSB') 0.5LSB) FS [LSB] 1LSB linearity [LSB] 1LSB' linearity [LSB] 1LSB' A-1 A-8
ELECTRICAL CHARACTERISTICS AC Characteristics CYC Bus-clock CYC when the CPU operated with clock CYC when the CPU operated with clock CYC when the CPU operated with clock CYC when the CPU operated with clock CYC when the CPU operated with clock WC: of to the of the BCU Furthermore, to of the #WAIT from of the IC. The of with The number of write with It The write actually when or the #WAIT from of the IC, to the of the #WAIT terminated the which the #WAIT negated. terminated the following the #WAIT negated. C1, C2, C3, C1 the first when the BCU from/to memory or another Similarly, C2 and the and respectively. Indicates that the AC Characteristics Condition High IH DDE IL waveform: DD DD C EPSON A-78 S1C33L03 PRODUCT PART High OH DDE OL DDE The following when OSC3 clock input: High IH DD IL DD
C33 AC Characteristic clock input characteristics These AC characteristics apply to input from the IC. The OSC3 input clock within DD to SS V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit C3 High-speed clock C3ED OSC3 clock input IF OSC3 clock input IR OSC3 clock input CD1 BCLK high-level output CD2 BCLK low-level RST CYC otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit C3 High-speed clock C3ED OSC3 clock input IF OSC3 clock input IR OSC3 clock input CD1 BCLK high-level CD2 BCLK low-level RST CYC width otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit C3 High-speed clock C3ED OSC3 clock input IF OSC3 clock input IR OSC3 clock input CD1 BCLK high-level CD2 BCLK low-level RST CYC BCLK clock characteristics These AC characteristic only when the high-speed used. V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit CBD BCLK clock otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit CBD BCLK clock otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit CBD BCLK clock EPSON S1C33L03 PRODUCT PART A-79 ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS Common characteristics V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit AD CE1 CE2 WTS WTH RDD1 Read RDS RDH WRD1 WDD1 WDD2 WDH otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit AD CE1 CE2 WTS WTH RDD1 RDS RDH WRD1 WDD1 WDD2 WDH otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit AD CE1 CE2 WTS WTH RDD1 RDS RDH WRD1 WDD1 WDD2 WDH This to the #BSH and #BSL This to the #GAAS and #GARD This to the #GAAS EPSON A-80 S1C33L03 PRODUCT PART
SRAM V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit RDD2 RDW CYC (0.5+WC)-8 ACC1 CYC (1+WC)-20 CEAC1 CYC (1+WC)-20 Chip RDAC1 CYC (0.5+WC)-20 otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit RDD2 RDW CYC (0.5+WC)-10 ACC1 CYC (1+WC)-25 CEAC1 CYC (1+WC)-25 Chip RDAC1 CYC (0.5+WC)-25 otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit RDD2 RDW CYC (0.5+WC)-10 Read ACC1 CYC (1+WC)-60 CEAC1 CYC (1+WC)-60 Chip RDAC1 CYC (0.5+WC)-60 SRAM write V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit WRD2 WRW CYC (1+WC)-10 otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit WRD2 WRW CYC (1+WC)-10 otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit WRD2 WRW CYC (1+WC)-20 EPSON S1C33L03 PRODUCT PART A-81 ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS DRAM characteristics V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit RASD1 #RAS RASD2 #RAS RASW CYC (2+WC)-10 #RAS CASD1 #CAS CASD2 #CAS CASW CYC (0.5+WC)-5 #CAS RDD3 Read RDW2 CYC (2+WC)-10 WRD3 WRW2 CYC (2+WC)-10 otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit RASD1 #RAS RASD2 #RAS RASW CYC (2+WC)-10 #RAS CASD1 #CAS CASD2 #CAS CASW CYC (0.5+WC)-10 #CAS RDD3 Read RDW2 CYC (2+WC)-10 WRD3 WRW2 CYC (2+WC)-10 otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit RASD1 #RAS RASD2 #RAS RASW CYC (2+WC)-20 #RAS CASD1 #CAS CASD2 #CAS CASW CYC (0.5+WC)-20 #CAS RDD3 RDW2 CYC (2+WC)-20 WRD3 WRW2 CYC (2+WC)-20 width EPSON A-82 S1C33L03 PRODUCT PART
DRAM and DRAM V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit ACCF CYC (1+WC)-25 RACF CYC (1.5+WC)-25 #RAS CACF CYC (0.5+WC)-25 #CAS otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit ACCF CYC (1+WC)-25 RACF CYC (1.5+WC)-25 #RAS CACF CYC (0.5+WC)-25 #CAS otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit ACCF CYC (1+WC)-60 RACF CYC (1.5+WC)-60 #RAS CACF CYC (0.5+WC)-60 #CAS EDO DRAM and EDO DRAM V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit ACCE CYC (1.5+WC)-25 RACE CYC (2+WC)-25 #RAS CACE CYC (1+WC)-15 #CAS RDS2 otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit ACCE CYC (1.5+WC)-25 RACE CYC (2+WC)-25 #RAS CACE CYC (1+WC)-20 #CAS RDS2 otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit ACCE CYC (1.5+WC)-60 RACE CYC (2+WC)-60 #RAS CACE CYC (1+WC)-60 #CAS RDS2 EPSON S1C33L03 PRODUCT PART A-83 ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS SDRAM #X2SPD (CPU SDRAM clock otherwise specified: DDE =V DD =3.0V to 3.6V, SS =0V, to +85C) Item Unit OSC3 input clock OSC3 (C3) BCLK clock (AD) (A10D) SDA10 #SDRAS #SDRAS #SDCAS #SDCAS HDQM, LDQM HDQM, LDQM SDCKE SDCKE #SDWE #SDWE (RDS) (RDH) Read (WDD) (WDH) T+11 #X2SPD (CPU SDRAM clock otherwise specified: DDE =V DD =3.0V to 3.6V, SS =0V, to +85C) Item Unit OSC3 input clock OSC3 BCLK clock T+11 SDA10 T+11 T+11 T+11 #SDRAS T+11 #SDRAS T+11 #SDCAS T+11 #SDCAS T+11 HDQM, LDQM T+11 HDQM, LDQM T+11 SDCKE T+11 SDCKE T+11 #SDWE T+11 #SDWE T+11 T+11 "T" of the CPU clock. EPSON A-84 S1C33L03 PRODUCT PART
ROM V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit ACC2 CYC (1+WC)-20 CEAC2 CYC (1+WC)-20 Chip RDAC2 CYC (0.5+WC)-20 ACCB CYC (1+WC)-20 otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit ACC2 CYC (1+WC)-25 CEAC2 CYC (1+WC)-25 Chip RDAC2 CYC (0.5+WC)-25 ACCB CYC (1+WC)-25 otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit ACC2 CYC (1+WC)-60 CEAC2 CYC (1+WC)-60 Chip RDAC2 CYC (0.5+WC)-60 Read ACCB CYC (1+WC)-60 and NMI V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit BRQS #BUSREQ BRQH #BUSREQ BAKD #BUSACK Z2E High-impedance B2Z high-impedance NMIW #NMI otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit BRQS #BUSREQ BRQH #BUSREQ BAKD #BUSACK Z2E High-impedance B2Z high-impedance NMIW #NMI otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit BRQS #BUSREQ BRQH #BUSREQ BAKD #BUSACK Z2E High-impedance B2Z high-impedance NMIW #NMI EPSON S1C33L03 PRODUCT PART A-85 ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS and I/O V/5.0 otherwise specified: DDE =5.0V 0.5V, DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit INPS INPH OUTD KINW SLEEP, HALT2 CYC input Others otherwise specified: DDE =V DD =2.7V to 3.6V, SS =0V, to +85C) Item Unit INPS INPH OUTD KINW SLEEP, HALT2 CYC input Others otherwise specified: DDE =V DD =2.0V 0.2V, SS =0V, to +85C) Item Unit INPS INPH OUTD KINW SLEEP, HALT2 CYC input Others EPSON A-86 S1C33L03 PRODUCT PART
C33 AC Characteristic Charts Clock clock input OSC3 (High-speed clock) BCLK (Clock the high-speed the operating clock: CBD CBH C3 BCLK (Clock EPSON S1C33L03 PRODUCT PART A-87 C3H IF IR CD1 CD2 CBH ELECTRICAL CHARACTERISTICS C3 C3 C3 C3ED C3H C3 A-1 A-8
ELECTRICAL CHARACTERISTICS SRAM BCLK A[23:0] #RD D[15:0] #WAIT RDH measured with to the first from the #RD, and A[23:0] SRAM (when BCLK AD A[23:0] CE1 CE2 #RD D[15:0] #WAIT RDH with to the first from the #RD, and A[23:0] EPSON A-88 S1C33L03 PRODUCT PART C3 AD CE1 CE2 CEAC1 ACC1 WTS WTH C1 RDD2 RDD1 (C1 only) WTS WTH WTS WTH RDS RDH WTS WTH RDD2 RDD1 RDW RDAC1 RDS RDW CEAC1 ACC1 RDAC1 AD RDH AD
SRAM write BCLK A[23:0] #WR D[15:0] #WAIT SRAM write (when BCLK A[23:0] #WR D[15:0] WTS WTH WTS WTS WTH WTH #WAIT EPSON S1C33L03 PRODUCT PART A-89 C1 C2 AD CE1 CE2 WRD2 WRD1 WDD1 WDH WTS WTH C1 follows follows AD CE1 CE2 WRD2 WRD1 WDD1 WDH ELECTRICAL CHARACTERISTICS WRW WRW AD AD A-1 A-8
ELECTRICAL CHARACTERISTICS DRAM BCLK A[23:0] #RAS #HCAS/ #LCAS #RD D[15:0] #WE D[15:0] RDH measured with to the first of the #RD or the A[23:0] DRAM BCLK AD AD AD A[23:0] #RAS #HCAS/ #LCAS #RD D[15:0] #WE D[15:0] RDH measured with to the first of the #RD or the A[23:0] EPSON A-90 S1C33L03 PRODUCT PART Next RAS1 CAS1 PRE1 (precharge) RAS1' CAS1' AD AD AD RASD2 RASD1 RASW CASD2 CASD1 RDD3 RDD1 RDW2 RACF ACCF RDS WRD3 WRD1 WRW2 WDD1 WDD2 Next RAS1 CAS1 CAS2 PRE1 (precharge) RAS1' RASD2 RASD1 RASW CASD2 CASD1 CASW RDD3 RDD1 RDW2 CACF ACCF RACF ACCF RDS WRD3 WRD1 WRW2 WDD1 WDD2 WDD2 CASW CACF RDH RDH RDS RDH
EDO DRAM (basic BCLK A[23:0] #RAS #HCAS/ #LCAS #RD D[15:0] #WE D[15:0] RDH measured with to the first of the #RD or the EDO DRAM BCLK A[23:0] #RAS #HCAS/ #LCAS #RD D[15:0] #WE D[15:0] RDH measured with to the first from the #RD and #CAS EPSON S1C33L03 PRODUCT PART A-91 Next RAS1 CAS1 PRE1 (precharge) RAS1' CAS1' AD AD AD RASD2 RASD1 CASD2 CASD1 RDD3 RDD1 RACE WRD3 WRD1 WDD1 WDD2 Next RAS1 CAS1 CAS2 PRE1 (precharge) RAS1' AD AD AD RASD2 RASD1 CASD2 CASD1 CASW RDD3 RDD1 RACE ACCE WRD3 WRD1 WDD1 WDD2 WDD2 ELECTRICAL CHARACTERISTICS RASW CASW RDW2 CACE ACCE RDS2 RDH WRW2 RASW RDW2 ACCE CACE RDH RDH RDS RDS WRW2 A-1 A-8
ELECTRICAL CHARACTERISTICS DRAM refresh BCLK #RAS #HCAS/ #LCAS #WE DRAM self-refresh BCLK #RAS #HCAS/ #LCAS SDRAM clock #X2SPD high (CPU clock SDRAM clock OSC3 (High-speed clock) BCLK (SDRAM clock #X2SPD (CPU clock SDRAM clock BCLK (SDRAM clock EPSON A-92 S1C33L03 PRODUCT PART C CBR1 C CBR2 C CBR3 CASD2 CASD1 Self-refresh Self-refresh RASD2 RASD1 CASD1 C3 CBH C3 CBH CBR refresh RASD2 RASD1 Self-refresh precharge (Fixed) CASD2 CBD CBH C3 CBD CBH C3
SDRAM BCLK SDCKE A[23:0] SDA10 #SDRAS #SDCAS #SDWE (read) D[15:0] HDQM/ LDQM #SDWE (write) D[15:0] Read: CAS latency burst write SDRAM BCLK SDCKE A[23:0] SDA10 #SDRAS #SDCAS #SDWE D[15:0] HDQM/ LDQM EPSON S1C33L03 PRODUCT PART A-93 active Read/write AD A10D CED1 CED2 RASD1 RASD2 CASD1 WED1 DQMD1 WED1 WED2 WDH WDD AD AD CED1 CED2 RASD1 RASD2 CASD2 CASD1 WED1 WED2 ELECTRICAL CHARACTERISTICS CASD2 WED2 RDH RDS DQMD2 A-1 A-8
ELECTRICAL CHARACTERISTICS SDRAM BCLK SDCKE A[23:0] SDA10 #SDRAS #SDCAS #SDWE D[15:0] HDQM/ LDQM precharge the refresh SDRAM self-refresh BCLK SDCKE A[23:0] SDA10 #SDRAS #SDCAS #SDWE D[15:0] HDQM/ LDQM precharge the refresh EPSON A-94 S1C33L03 PRODUCT PART refresh CED1 CED2 RASD1 RASD2 CASD2 CASD1 WED1 WED2 refresh refresh CKE1 CKE2 CED1 CED2 RASD1 CASD1 WED1
ROM BCLK A[23:2] A[1:0] #RD D[15:0] RDH measured with to the first from the #RD, and A[23:0] #BUSREQ, #BUSACK and #NMI the following A[23:0], #RD, #WRL, #WRH, #HCAS, #LCAS, #CE[17:4], D[15:0] and I/O EPSON S1C33L03 PRODUCT PART A-95 SRAM AD AD AD AD AD AD CE2 CE1 RDD2 RDD1 ACC2 ACCB CEAC RDAC2 RDS RDH BCLK BRQS #BUSREQ #BUSACK #NMI BCLK INPS (input: from the input) ELECTRICAL CHARACTERISTICS ACCB RDS RDS RDH BRQH input BAKD Z2E B2Z NMIW INPH input OUTD KINW AD ACCB RDS RDH RDH A-1 A-8
ELECTRICAL CHARACTERISTICS LCD Interface AC Characteristics Conditions: DDE =3.3V10% or 5.0V10%, to +85C, C (LCD interface) and than LCDCEN LPWEREN LPSAVE[1:0] LCDPWR Unit inactive to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY active FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY active to LCDPWR active active to LCDPWR inactive active to FPLINE, FPFRAME, FPSHIFT, FPDAT, DRDY inactive LPWREN to LCDPWR active (when FP active) LPWREN to LCDPWR inactive EPSON A-96 S1C33L03 PRODUCT PART FP Active Inactive Inactive Active Inactive
FPFRAME FPLINE DRDY (MOD) FPDAT[7:4] FPLINE DRDY (MOD) FPSHIFT FPDAT7 FPDAT6 FPDAT5 FPDAT4 with FPLINE this FPSMASK to VDP LDVSIZE[9:0] LDVSIZE[9:0] VNDP VNDP[5:0] VNDP[5:0] HDP (LDHSIZE[5:0] LDHSIZE[5:0] HNDP (HNDP[4:0] HNDP[4:0] EPSON S1C33L03 PRODUCT PART A-97 ELECTRICAL CHARACTERISTICS VDP VNDP HDP HNDP A-1 A-8
ELECTRICAL CHARACTERISTICS this FPSMASK to Unit to from MOD from to to to high FPDAT[7:4] to FPDAT[7:4] from to clock (LDHSIZE[5:0] (HNDP[4:0] HNDP[4:0] HNDP[4:0] EPSON A-98 S1C33L03 PRODUCT PART DRDY (MOD) FPDAT[7:4] AC
FPFRAME FPLINE DRDY (MOD) FPDAT[7:0] FPLINE DRDY (MOD) FPSHIFT FPDAT7 FPDAT6 FPDAT5 FPDAT4 FPDAT3 FPDAT2 FPDAT1 FPDAT0 with FPLINE this FPSMASK to VDP LDVSIZE[9:0] LDVSIZE[9:0] VNDP VNDP[5:0] VNDP[5:0] HDP (LDHSIZE[5:0] LDHSIZE[5:0] HNDP (HNDP[4:0] HNDP[4:0] EPSON S1C33L03 PRODUCT PART A-99 ELECTRICAL CHARACTERISTICS VDP VNDP HDP HNDP A-1 A-8
ELECTRICAL CHARACTERISTICS this FPSMASK to Unit to from MOD from to to to high FPDAT[7:0] to FPDAT[7:0] from to clock (LDHSIZE[5:0] (HNDP[4:0] HNDP[4:0] HNDP[4:0] EPSON A-100 S1C33L03 PRODUCT PART DRDY (MOD) FPDAT[7:0] AC
FPFRAME FPLINE DRDY (MOD) FPDAT[7:4] FPLINE DRDY (MOD) FPSHIFT FPDAT7 FPDAT6 FPDAT5 FPDAT4 with FPLINE VDP LDVSIZE[9:0] LDVSIZE[9:0] VNDP VNDP[5:0] VNDP[5:0] HDP (LDHSIZE[5:0] LDHSIZE[5:0] HNDP Non-Display (HNDP[4:0] HNDP[4:0] EPSON S1C33L03 PRODUCT PART A-101 1-R1 1-G2 1-B319 1-B3 1-G1 1-B2 1-R320 1-R4 1-B1 1-R3 1-G320 1-G4 1-R2 1-G3 1-B4 1-B320 ELECTRICAL CHARACTERISTICS VDP VNDP HDP HNDP A-1 A-8
ELECTRICAL CHARACTERISTICS Unit to from MOD from to to to high FPDAT[7:4] to FPDAT[7:4] from to clock (LDHSIZE[5:0] (HNDP[4:0] HNDP[4:0] HNDP[4:0] EPSON A-102 S1C33L03 PRODUCT PART DRDY (MOD) FPDAT[7:4] AC
(Format FPFRAME FPLINE FPDAT[7:0] FPLINE FPSHIFT FPSHIFT2 FPDAT7 FPDAT6 FPDAT5 FPDAT4 FPDAT3 FPDAT2 FPDAT1 FPDAT0 with FPLINE VDP LDVSIZE[9:0] LDVSIZE[9:0] VNDP VNDP[5:0] VNDP[5:0] HDP (LDHSIZE[5:0] LDHSIZE[5:0] HNDP (HNDP[4:0] HNDP[4:0] EPSON S1C33L03 PRODUCT PART A-103 1-R1 1-G1 1-R636 1-G6 1-B6 1-B11 1-B1 1-R2 1-B636 1-R7 1-G7 1-G12 1-G2 1-B2 1-G637 1-B7 1-R8 1-R13 1-R3 1-G3 1-R638 1-G8 1-B8 1-B13 1-B3 1-R4 1-B638 1-R9 1-G9 1-G14 1-G4 1-B4 1-G639 1-B9 1-R10 1-R15 1-R5 1-G5 1-R640 1-G10 1-B10 1-B15 1-B5 1-R6 1-B640 1-R11 1-G11 1-G16 ELECTRICAL CHARACTERISTICS VDP VNDP HDP HNDP 1-R12 1-B12 1-G13 1-R14 1-B14 1-G15 1-R16 1-B16 A-1 A-8
ELECTRICAL CHARACTERISTICS Unit to from to to to to to high FPDAT[7:0] to FPDAT[7:0] from to clock (LDHSIZE[5:0] (HNDP[4:0] HNDP[4:0] HNDP[4:0] HNDP[4:0] HNDP[4:0] EPSON A-104 S1C33L03 PRODUCT PART FPDAT[7:0] AC (Format
(Format FPFRAME FPLINE DRDY (MOD) FPDAT[7:0] FPLINE DRDY (MOD) FPSHIFT FPDAT7 FPDAT6 FPDAT5 FPDAT4 FPDAT3 FPDAT2 FPDAT1 FPDAT0 with FPLINE VDP LDVSIZE[9:0] LDVSIZE[9:0] VNDP VNDP[5:0] VNDP[5:0] HDP (LDHSIZE[5:0] LDHSIZE[5:0] HNDP (HNDP[4:0] HNDP[4:0] EPSON S1C33L03 PRODUCT PART A-105 1-R1 1-B3 1-G638 1-G6 1-G1 1-R4 1-B638 1-B6 1-B1 1-G4 1-R639 1-R7 1-R2 1-B4 1-G639 1-G7 1-G2 1-R5 1-B639 1-B7 1-B2 1-G5 1-R640 1-R8 1-R3 1-B5 1-G640 1-G8 1-G3 1-R6 1-B8 1-B640 ELECTRICAL CHARACTERISTICS VDP VNDP HDP HNDP A-1 A-8
ELECTRICAL CHARACTERISTICS Unit to from MOD from to to to high FPDAT[7:0] to FPDAT[7:0] from to clock (LDHSIZE[5:0] (HNDP[4:0] HNDP[4:0] HNDP[4:0] EPSON A-106 S1C33L03 PRODUCT PART DRDY (MOD) FPDAT[7:0] AC (Format
Characteristics characteristics (board used, the following characteristics as reference when or used, the recommended such as and OSC1 otherwise specified: crystal=Q11C02RX Rf =20M C G1 =C D1 Item Condition Unit DD =2.7V to 3.6V C Q11C02RX: "C G1 =C D1 includes board otherwise specified: DD =3.3V, SS =0V, crystal=Q11C02RX Rf =20M C G1 =C D1 Item Condition Unit STA1 C G1, C D1 C G1 =C D1 including board IC Frequency/power C C G1 =C D1 to Q11C02RX: "C G1 =C D1 includes board otherwise specified: DD =2.0V, SS =0V, crystal=Q11C02RX Rf =20M C G1 =C D1 Item Condition Unit STA1 C G1, C D1 C G1 =C D1 including IC Frequency/power C C G1 =C D1 to Q11C02RX: "C G1 =C D1 includes board OSC3 that should the OSC3 otherwise specified: SS =0V, crystal=Q22MA306 Rf =1M C G1 =C D1 Item Condition Unit STA3 DD =3.3V Q22MA306: "C G1 =C D1 includes EPSON S1C33L03 PRODUCT PART A-107 DD =1.9V to 2.2V C DD =1.8V to 2.2V C DD =2.0V ELECTRICAL CHARACTERISTICS A-1 A-8
ELECTRICAL CHARACTERISTICS OSC3 otherwise specified: SS =0V, Item Condition Unit STA3 Recommended C G2 C D2 Rf (M (V) CST10.0MTW to corporation) CST16.00MXW0C1 to corporation) CST20.00MXW0H1 to corporation) CST25.00MXW0H1 to corporation) CST33.00MXZ040 to corporation) This to to the of PLL Characteristics the PLLS0 and PLLS1 (recommended operating DD =2.7V to 3.6V PLLS1 PLLS0 (OSC3 clock) Fout to to to to PLL DD =2.0V 0.2V PLLS1 PLLS0 (OSC3 clock) Fout PLL PLL characteristics otherwise specified: DD =2.7V to 3.6V, SS =0V, C C to +85C) Item Condition Unit Q3204DC: otherwise specified: DD =2.0V 0.2V, SS =0V, C C to +85C) Item Condition Unit Q3204DC: EPSON A-108 S1C33L03 PRODUCT PART
(Unit: of The of LSI to The from thermal and (P Chip (P (C) normally the than 85C. The thermal of the as follows: Thermal (C/W) to 120C to 100C This thermal the that the measured the and air-cooling. Thermal greatly to the mounting the board and cooling EPSON S1C33L03 PRODUCT PART A-109 INDEX PACKAGE A-1 A-9
PAD LAYOUT EPSON A-110 S1C33L03 PRODUCT PART
(Unit: P22/TM0 #RD N.C. SS P23/TM1 D15 N.C. D14 SS D13 N.C. D12 P24/TM2/#SRDY2 D11 N.C. DD P25/TM3/#SCLK2 D10 P26/TM4/SOUT2 D9 P27/TM5/SIN2 D8 DD D7 P07/#SRDY1/#DMAEND3 D6 P06/#SCLK1/#DMAACK3 D5 P05/SOUT1/#DMAEND2 D4 P04/SIN1/#DMAACK2 DDE FPDAT7 D3 FPDAT6 D2 FPDAT5 D1 FPDAT4 D0 FPDAT3/GPO6 #CE8/#RAS1/#CE14/#RAS3/#SDCE1 FPDAT2/GPO5 #CE7/#RAS0/#CE13/#RAS2/#SDCE0 FPDAT1/GPO4 SS FPDAT0/GPO3 OSC2 DDE OSC1 DRDY(MOD/FPSHIFT2) #RESET FPFRAME P35/#BUSACK/GPIO1 FPLINE N.C. FPSHIFT P34/#BUSREQ/#CE6/GPIO0 N.C. P33/#DMAACK1/SIN3/SDA10 LCDPWR P32/#DMAACK0/#SRDY3/HDQM N.C. N.C. SS P31/#BUSGET/#GARD/GPIO2 K67/AD7 N.C. K66/AD6 P30/#WAIT/#CE4&5 K65/AD5 N.C. K64/AD4 #LCAS/#SDRAS K63/AD3 N.C. K62/AD2 #HCAS/#SDCAS N.C. DD K61/AD1 P21/#DWE/#GAAS/#SDWE K60/AD0 P20/#DRD/SDCKE AV DDE BCLK/SDCLK K54/#DMAREQ3 SS K53/#DMAREQ2 P16/EXCL5/#DMAEND1/SOUT3 K52/#ADTRG P15/EXCL4/#DMAEND0/#SCLK3/LDQM K51/#DMAREQ1 A0/#BSL K50/#DMAREQ0 A1/SDA0 #WRH/#BSH A2/SDA1 #WRL/#WR/#WE A3/SDA2 EPSON S1C33L03 PRODUCT PART A-111 PAD LAYOUT A-1 A-10
PAD LAYOUT A4/SDA3 SS A5/SDA4 DSIO DDE P14/FOSC1/DCLK A6/SDA5 P13/EXCL3/T8UF3/DPCO A7/SDA6 P12/EXCL2/T8UF2/DST2 A8/SDA7 P11/EXCL1/T8UF1/DST1 A9/SDA8 P10/EXCL0/T8UF0/DST0 A10/SDA9 EA10MD1 A11 EA10MD0 SS ICEMD A12/SDA11 #EMEMRD A13/SDA12 DD A14/SDBA0 OSC4 A15/SDBA1 OSC3 A16 #NMI A17 #CE9/#CE17/#CE17&18 SS DDE N.C. #CE5/#CE15/#CE15&16 A18 N.C. N.C. #CE3 A19 SS N.C. #CE10EX/#CE9&10EX A20 #CE6/#CE7&8 A21 #CE4/#CE11/#CE11&12 A22 #X2SPD A23 P03/#SRDY0 PLLS1 P02/#SCLK0 PLLS0 N.C. SS P01/SOUT0 PLLC P00/SIN0 EPSON A-112 S1C33L03 PRODUCT PART
<Reference> Interface This section shows of the interface as reference when with to the following when this The AC characteristic of They from those of the actually used, the of should the or of the to used. It to the allowing to the of the and of to connected, operating I/O and other The of this section and the considered. The of the the of the Conditions such as the of the to and and input considered. The reference and to EPSON S1C33L03 PRODUCT PART A-113 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS A.1 DRAM DRAM interface RAS precharge Refresh RAS RAS CAS Refresh RPC DRAM interface DRAM interface Unit: <Common RC read/random write RP #RAS precharge RAS #RAS CAS #CAS ASR RAH ASC RCD #RAS #CAS RAD #RAS RAC #RAS CAC #CAS AA OAC #OE OFF turn-off DH input PC CP #CAS precharge ACP #CAS precharge <Refresh CSR #CAS CHR #CAS PPC #RAS precharge #CAS RAS #RAS refresh EPSON A-114 S1C33L03 PRODUCT PART
DRAM: CPU: read/write BCLK A[11:0] #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) DRAM: CPU: read/write BCLK A[11:0] #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) DRAM: CPU: refresh BCLK #RAS #CAS EPSON S1C33L03 PRODUCT PART A-115 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS RAS CAS RAS precharge ROW RAD RAH RAS ASR RCD RAC OAC DH DS WR RAS CAS RAS precharge ROW COL COL WR RPC Refresh RAS RPC CSR CHR RC ROW COL ASC CAS AA CAC OFF RD WP PC CAS RAS CP ACP RD RD WR RAS precharge RAS RP A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS DRAM: CPU: read/write D[15:0](RD) D[15:0](WR) DRAM: CPU: read/write BCLK A[11:0] #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) DRAM: CPU: refresh BCLK #RAS #CAS EPSON A-116 S1C33L03 PRODUCT PART RAS CAS RAS precharge BCLK A[11:0] ROW COL #RAS #CAS #RD #WE WR RAS CAS RAS precharge ROW COL COL WR RPC Refresh RAS RPC CSR CHR ROW RAS RD CAS RAS RD RD WR RAS precharge RAS
A.2 DRAM DRAM interface RAS precharge Refresh RAS RAS CAS Refresh RPC DRAM interface DRAM interface Unit: <Common RC read/random write RP #RAS precharge RAS #RAS CAS #CAS ASR RAH ASC RCD #RAS #CAS RAD #RAS RAC #RAS CAC #CAS AA OAC #OE OFF turn-off <Write-cycle DH input PC CP #CAS precharge ACP Access #CAS precharge <Refresh CSR #CAS CHR #CAS PPC #RAS precharge #CAS RAS #RAS (only refresh EPSON S1C33L03 PRODUCT PART A-117 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS DRAM: CPU: read/write BCLK A[11:0] #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) DRAM: CPU: read/write BCLK A[11:0] #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) DRAM: CPU: refresh BCLK #RAS #CAS EPSON A-118 S1C33L03 PRODUCT PART RAS CAS RAS precharge ROW RAD RAH RAS ASR RCD RAC OAC WP DH DS WR RAS CAS RAS precharge ROW WR RPC Refresh RAS RPC CSR CHR RC ROW COL ASC RP CAS AA CAC OFF RD PC CAS COL COL RAS CP ACP RD RD WR RAS precharge RAS
DRAM: CPU: read/write DRAM: CPU: read/write A[11:0] D[15:0](RD) D[15:0](WR) DRAM: CPU: refresh BCLK #RAS #CAS EPSON S1C33L03 PRODUCT PART A-119 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS RAS CAS RAS precharge BCLK A[11:0] ROW #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) RAS CAS RAS precharge BCLK ROW COL COL #RAS #CAS #RD #WE WR RPC Refresh RAS RPC CSR CHR ROW COL RAS RD WR CAS RAS RD RD WR RAS precharge RAS A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS DRAM: CPU: read/write DRAM: CPU: read/write A[11:0] D[15:0](RD) D[15:0](WR) DRAM: CPU: refresh BCLK #RAS #CAS EPSON A-120 S1C33L03 PRODUCT PART RAS CAS RAS precharge BCLK A[11:0] ROW #RAS #CAS #RD D[15:0](RD) #WE D[15:0](WR) RAS CAS RAS precharge BCLK ROW COL COL #RAS #CAS #RD #WE WR RPC Refresh RAS RPC CSR CHR ROW COL RAS RD WR CAS RAS RD RD WR RAS precharge RAS
A.3 ROM and ROM ROM and ROM interface Normal ROM and ROM interface ROM and ROM interface ACC Access CE #CE OE #OE BAC DF ROM: CPU: BCLK A[23:0] #CE9, #RD D[15:0] RD ROM: CPU: burst BCLK A[23:0] #CE9, #RD RD D[15:0] EPSON S1C33L03 PRODUCT PART A-121 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS ACC CE OE Normal BAC BAC BAC RD RD DF DF RD A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS ROM: CPU: BCLK A[23:0] #CE9, D[15:0] RD ROM: CPU: burst BCLK A[23:0] #CE9, RD D[15:0] ROM: CPU: ROM: CPU: burst #CE9, EPSON A-122 S1C33L03 PRODUCT PART #RD Normal #RD BCLK A[23:0] #CE9, #RD D[15:0] RD BCLK Normal A[23:0] #RD RD D[15:0] RD RD RD RD RD RD
A.4 SRAM SRAM interface SRAM interface SRAM interface RC Read ACC ACS #CE OE #OE OHZ WC AW WP DW DH SRAM: CPU: SRAM: CPU: write EPSON S1C33L03 PRODUCT PART A-123 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS BCLK A[23:0] ACC ACS #RD RD D[15:0] BCLK A[23:0] #WR D[15:0] WR RC OE OHZ WC AW WP DW DH A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS SRAM: CPU: SRAM: CPU: write EPSON A-124 S1C33L03 PRODUCT PART BCLK A[23:0] #RD RD D[15:0] BCLK A[23:0] #WR D[15:0] WR
A.5 SRAM SRAM interface SRAM interface SRAM interface RC ACC ACS #CE OE #OE OHZ WC AW WP DW DH SRAM: CPU: SRAM: CPU: write EPSON S1C33L03 PRODUCT PART A-125 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS BCLK A[23:0] ACC ACS #RD RD D[15:0] BCLK A[23:0] #WR D[15:0] WR RC OE OHZ WC AW WP DW DH A-1
APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS SRAM: CPU: SRAM: CPU: write EPSON A-126 S1C33L03 PRODUCT PART BCLK A[23:0] #RD RD D[15:0] BCLK A[23:0] #WR D[15:0] WR
A.6 8255A 8255A interface 8255A interface SRAM interface RC ACC ACS #CE OE #OE OHZ WC AW WP DW DH The S1C33L03 to of insertion. If of than to input the #WAIT from that the interface SRAM type to the #WAIT to "BCU Unit)" the "S1C33L03 FUNCTION PART", information.) This the of the 8255A. such low-speed the the the (when from the CPU) of the If the that the to the D[15:0] or the of the interface. EPSON S1C33L03 PRODUCT PART A-127 APPENDIX <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS A-1
APPENDIX PIN CHARACTERISTICS Characteristics Characteristic I/O supply P22/TM0 XHBH1T CMOS/LVTTL SCHMITT DDE P23/TM1 XHBH1T CMOS/LVTTL SCHMITT DDE SS VSS P24/TM2/#SRDY2 XHBH1T CMOS/LVTTL SCHMITT DDE P25/TM3/#SCLK2 XHBH1T CMOS/LVTTL SCHMITT DDE P26/TM4/SOUT2 XHBH1T CMOS/LVTTL SCHMITT DDE P27/TM5/SIN2 XHBH1T CMOS/LVTTL SCHMITT DDE DD LVDD P07/#SRDY1/#DMAEND3 XHBH1T CMOS/LVTTL SCHMITT DDE P06/#SCLK1/#DMAACK3 XHBH1T CMOS/LVTTL SCHMITT DDE P05/SOUT1/#DMAEND2 XHBH1T CMOS/LVTTL SCHMITT DDE P04/SIN1/#DMAACK2 XHBH1T CMOS/LVTTL SCHMITT DDE FPDAT7 XHBC3BT CMOS/LVTTL DDE FPDAT6 XHBC3BT CMOS/LVTTL DDE FPDAT5 XHBC3BT CMOS/LVTTL DDE FPDAT4 XHBC3BT CMOS/LVTTL DDE FPDAT3/GPO6 XHBC3BT CMOS/LVTTL DDE FPDAT2/GPO5 XHBC3BT CMOS/LVTTL DDE FPDAT1/GPO4 XHBC3BT CMOS/LVTTL DDE FPDAT0/GPO3 XHBC3BT CMOS/LVTTL DDE DDE HVDD DRDY(MOD/FPSHIFT2) XHBC3BT CMOS/LVTTL DDE FPFRAME XHBC3BT CMOS/LVTTL DDE FPLINE XHBC3BT CMOS/LVTTL DDE FPSHIFT XHBC3BT CMOS/LVTTL DDE LCDPWR XHTB1T DDE SS VSS K67/AD7 XHIBCLINW CMOS/LVTTL AV DDE K66/AD6 XHIBCLINW CMOS/LVTTL AV DDE K65/AD5 XHIBCLINW CMOS/LVTTL AV DDE K64/AD4 XHIBCLINW CMOS/LVTTL AV DDE K63/AD3 XHIBCLINW CMOS/LVTTL AV DDE K62/AD2 XHIBCLINW CMOS/LVTTL AV DDE K61/AD1 XHIBCLINW CMOS/LVTTL AV DDE K60/AD0 XHIBCLINW CMOS/LVTTL AV DDE AV DDE HVDD K54/#DMAREQ3 XHIBHP2 CMOS/LVTTL SCHMITT DDE K53/#DMAREQ2 XHIBHP2 CMOS/LVTTL SCHMITT DDE K52/#ADTRG XHIBHP2 CMOS/LVTTL SCHMITT DDE K51/#DMAREQ1 XHIBHP2 CMOS/LVTTL SCHMITT DDE K50/#DMAREQ0 XHIBHP2 CMOS/LVTTL SCHMITT DDE #WRH/#BSH XHBC1T DDE #WRL/#WR/#WE XHBC1T DDE #RD XHBC1T DDE SS VSS D15 XHBC1T CMOS/LVTTL DDE D14 XHBC1T CMOS/LVTTL DDE D13 XHBC1T CMOS/LVTTL DDE D12 XHBC1T CMOS/LVTTL DDE D11 XHBC1T CMOS/LVTTL DDE EPSON A-128 S1C33L03 PRODUCT PART
Characteristic I/O supply DD LVDD D10 XHBC1T CMOS/LVTTL DDE D9 XHBC1T CMOS/LVTTL DDE D8 XHBC1T CMOS/LVTTL DDE D7 XHBC1T CMOS/LVTTL DDE D6 XHBC1T CMOS/LVTTL DDE D5 XHBC1T CMOS/LVTTL DDE D4 XHBC1T CMOS/LVTTL DDE DDE HVDD D3 XHBC1T CMOS/LVTTL DDE D2 XHBC1T CMOS/LVTTL DDE D1 XHBC1T CMOS/LVTTL DDE D0 XHBC1T CMOS/LVTTL DDE #CE8/#RAS1/#CE14/#RAS3/#SDCE1 XHBC1T DDE #CE7/#RAS0/#CE13/#RAS2/#SDCE0 XHBC1T DDE SS VSS OSC2 XLLOT DD OSC1 XLLIN DD #RESET XHIBHP2 CMOS/LVTTL SCHMITT DDE P35/#BUSACK/GPIO1 XHBH1T CMOS/LVTTL SCHMITT DDE P34/#BUSREQ/#CE6/GPIO0 XHBH1T CMOS/LVTTL SCHMITT DDE P33/#DMAACK1/SIN3/SDA10 XHBH1T CMOS/LVTTL SCHMITT DDE P32/#DMAACK0/#SRDY3/HDQM XHBH1T CMOS/LVTTL SCHMITT DDE P31/#BUSGET/#GARD/GPIO2 XHBH1T CMOS/LVTTL SCHMITT DDE P30/#WAIT/#CE4&5 XHBH1T CMOS/LVTTL SCHMITT DDE #LCAS/#SDRAS XHTB1T DDE #HCAS/#SDCAS XHTB1T DDE DD LVDD P21/#DWE/#GAAS/#SDWE XHBH1T CMOS/LVTTL SCHMITT DDE P20/#DRD/SDCKE XHBH1T CMOS/LVTTL SCHMITT DDE BCLK/SDCLK XHTB1T DDE SS VSS P16/EXCL5/#DMAEND1/SOUT3 XHBH1T CMOS/LVTTL SCHMITT DDE P15/EXCL4/#DMAEND0/#SCLK3/LDQM XHBH1T CMOS/LVTTL SCHMITT DDE A0/#BSL XHBC1T DDE A1/SDA0 XHBC1T DDE A2/SDA1 XHBC1T DDE A3/SDA2 XHBC1T DDE A4/SDA3 XHBC1T DDE A5/SDA4 XHBC1T DDE DDE HVDD A6/SDA5 XHBC1T DDE A7/SDA6 XHBC1T DDE A8/SDA7 XHBC1T DDE A9/SDA8 XHBC1T DDE A10/SDA9 XHBC1T DDE A11 XHBC1T DDE SS VSS A12/SDA11 XHBC1T DDE A13/SDA12 XHBC1T DDE EPSON S1C33L03 PRODUCT PART A-129 APPENDIX PIN CHARACTERISTICS A-1
APPENDIX PIN CHARACTERISTICS Characteristic I/O supply A14/SDBA0 XHBC1T DDE A15/SDBA1 XHBC1T DDE A16 XHBC1T DDE A17 XHBC1T DDE SS VSS A18 XHBC1T DDE A19 XHBC1T DDE A20 XHBC1T DDE A21 XHBC1T DDE A22 XHBC1T DDE A23 XHBC1T DDE PLLS1 XHIBC CMOS/LVTTL DDE PLLS0 XHIBC CMOS/LVTTL DDE SS VSS PLLC XLLIN DD SS VSS DSIO XLBH2P2T CMOS/LVTTL SCHMITT DD P14/FOSC1/DCLK XLBH2T CMOS/LVTTL SCHMITT DD P13/EXCL3/T8UF3/DPCO XLBH2T CMOS/LVTTL SCHMITT DD P12/EXCL2/T8UF2/DST2 XLBH2T CMOS/LVTTL SCHMITT DD P11/EXCL1/T8UF1/DST1 XLBH2T CMOS/LVTTL SCHMITT DD P10/EXCL0/T8UF0/DST0 XLBH2T CMOS/LVTTL SCHMITT DD EA10MD1 XHIBCP2 CMOS/LVTTL DDE EA10MD0 XHIBC CMOS/LVTTL DDE ICEMD XITST1 #EMEMRD XHTB1T DDE DD LVDD OSC4 XLLOT DD OSC3 XLLIN DD #NMI XHIBHP2 CMOS/LVTTL SCHMITT DDE #CE9/#CE17/#CE17&18 XHBC1T DDE DDE HVDD #CE5/#CE15/#CE15&16 XHBC1T DDE N.C. #CE3 XHTB1T DDE SS VSS #CE10EX/#CE9&10EX XHBC1T DDE #CE6/#CE7&8 XHBC1T DDE #CE4/#CE11/#CE11&12 XHBC1T DDE #X2SPD XHIBC CMOS/LVTTL DDE P03/#SRDY0 XHBH1T CMOS/LVTTL SCHMITT DDE P02/#SCLK0 XHBH1T CMOS/LVTTL SCHMITT DDE P01/SOUT0 XHBH1T CMOS/LVTTL SCHMITT DDE P00/SIN0 XHBH1T CMOS/LVTTL SCHMITT DDE The to this 0V IN AV DDE that the input the K50 from other The to this 0V IN DD This as input testing. Normally The following characteristics. (I OL /I OH EPSON A-130 S1C33L03 PRODUCT PART
S1C33L03 FUNCTION PART
S1C33L03 FUNCTION PART OUTLINE
I-1 INTRODUCTION The Function of the function built the S1C33L03. The S1C33L03 RISC type CPU, and instruction of the CPU The S1C33L03 the following features: CPU 25K gates and high performance: DC to operation instruction length, basic instructions instructions instruction MAC function: clock MAC MOPS and Memory 256M type I/F: memory Direct to memory NMI, to software Cold Others: architecture interface: to #WAIT memory the to 16M bytes) BCU allow of the to from the EPSON S1C33L03 FUNCTION PART B-I-1-1 OUTLINE: INTRODUCTION A-1 B-I
OUTLINE: INTRODUCTION EPSON B-I-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
I-2 BLOCK DIAGRAM The S1C33L03 consists of C33 Core C33 Peripheral C33 C33 DMA C33 SDRAM C33 LCD Block and C33 Memory shows the of the S1C33 C33 Memory RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-I-2-1 C33 DMA Block C33_DMA (IDMA, HSDMA) C33_ADC (A/D C33 Peripheral Block C33 Block C33 LCD Block C33 SDRAM C33_SDRAMC (SDRAM interface) C33_CORE (CPU, BCU, ITC, CLG, DBG) C33_SBUS C33_PERI Clock interface, Ports) OUTLINE: BLOCK DIAGRAM C33_LCDC (LCD interface) CORE_PAD C33 Core PERI_PAD A-1 B-I
OUTLINE: BLOCK DIAGRAM C33 Core The C33 Core consists of functional C33_CORE including CPU, BCU Unit), ITC CLG (Clock and DBG Unit), I/O interface, and SBUS interfacing with on-chip The C33 Core Block the S1C33000 RISC type CPU as the CPU. C33 Peripheral The C33 Block consists of of of including function, four of interface, input and I/O and clock C33 The C33 consists of A/D with input C33 DMA Block The C33 DMA with of DMA HSDMA (High-Speed DMA) that on-chip DMA information and IDMA DMA) that memory DMA command information. C33 SDRAM The SDRAM Block SDRAM interface that allows of SDRAM the BCU. C33 LCD The LCD LCD or LCD C33 Memory Block The S1C33L03 8KB of SRAM as the internal memory. of the to the respective section this EPSON B-I-2-2 S1C33L03 FUNCTION PART
I-3 LIST OF PINS of I/O The following the I/O of the C33 Core and LCD that or I/O Function A0 A0: (A0) when #BSL #BSL: when A[10:1] A[10:1]: (A1A10) SDA[9:0] SDA[9:0]: SDRAM (SDA0SDA9) A11 (A11) A[13:12] A[13:12]: (A12A13) SDA[12:11] SDA[12:11]: SDRAM (SDA11SDA12) A[15:14] A[15:14]: (A14A15) SDBA[1:0] SDBA[1:0]: SDRAM (SDBA0SDBA1) A[23:16] (A16A23) D[15:0] I/O (D0D15) #CE10EX memory #CE9&10EX CEFUNC[1:0] this #CE9+#CE10EX #CE9 #CE17 #CE17&18 #CE9: when #CE17: when CEFUNC[1:0] this #CE17+#CE18 #CE8 #RAS1 #CE14 #RAS3 #SDCE1 #CE7 #RAS0 #CE13 #RAS2 #SDCE0 #CE6 #CE7&8 CEFUNC[1:0] this #CE7+#CE8 #CE5 #CE15 #CE15&16 #CE5: when #CE15: when CEFUNC[1:0] this #CE15+#CE16 #CE4 #CE11 #CE11&12 #CE4: when #CE11: when CEFUNC[1:0] this outputs #CE11+#CE12 #CE3 #RD #EMEMRD internal ROM memory #WRL #WR #WE #WRH #WRH: (high when #BSH #BSH: (high when EPSON S1C33L03 FUNCTION PART B-I-3-1 of Interface #CE8: when and #RAS1: DRAM when and #CE14: when or and #RAS3: DRAM when or and #SDCE1: SDRAM when and #CE7: when and #RAS0: DRAM when and #CE13: when or and #RAS2: DRAM when or and #SDCE0: SDRAM when and #WRL: when #WR: when #WE: DRAM write OUTLINE: LIST OF PINS A-1 B-I
OUTLINE: LIST OF PINS I/O Function #HCAS #HCAS: DRAM (high when #SDCAS #SDCAS: SDRAM when #LCAS #LCAS: DRAM when #SDRAS #SDRAS: SDRAM when BCLK BCLK: clock when SDCLK SDCLK: SDRAM clock when P34 #BUSREQ #CE6 GPIO0 I/O P34: I/O when #BUSREQ: release input when #CE6: when and GPIO0: LCDC I/O when and P35 #BUSACK GPIO1 I/O P35: I/O when #BUSACK: acknowledge when and GPIO1: LCDC I/O when and P30 #WAIT #CE4&5 I/O P30: I/O when #WAIT: input when #CE4&5: when and P20 #DRD SDCKE I/O P20: I/O when and #DRD: DRAM RAS when and SDCKE: SDRAM clock when P21 #DWE #GAAS #SDWE I/O P21: I/O when and #DWE: DRAM write RAS when and #GAAS: GA when and #SDWE: SDRAM write when P31 #BUSGET #GARD GPIO2 I/O P31: I/O when and #BUSGET: release when and #GARD: GA when GPIO2: LCDC I/O when and EA10MD1 selection EA10MD0 ROM EPSON B-I-3-2 S1C33L03 FUNCTION PART EA10MD1 EA10MD0 ROM
I/O Function K50 K50: when #DMAREQ0 #DMAREQ0: HSDMA input when K51 K51: when #DMAREQ1 #DMAREQ1: HSDMA input when K53 K53: when #DMAREQ2 #DMAREQ2: HSDMA input when K54 K54: when #DMAREQ3 #DMAREQ3: HSDMA input when P32 #DMAACK0 #SRDY3 HDQM P33 #DMAACK1 SIN3 SDA10 P04 SIN1 #DMAACK2 P06 #SCLK1 #DMAACK3 P15 EXCL4 #DMAEND0 #SCLK3 LDQM P16 EXCL5 #DMAEND1 SOUT3 P05 SOUT1 #DMAEND2 P07 #SRDY1 #DMAEND3 EPSON S1C33L03 FUNCTION PART B-I-3-3 Table of HSDMA I/O P32: I/O when and #DMAACK0: HSDMA acknowledge when and #SRDY3: I/F ready input/output when and HDQM: SDRAM (high input/output when I/O P33: I/O when and #DMAACK1: HSDMA acknowledge when and SIN3: I/F input when and SDA10: SDRAM when I/O P04: I/O when and SIN1: I/F input when and #DMAACK2: HSDMA acknowledge output when I/O P06: I/O when and #SCLK1: I/F clock input/output when and #DMAACK3: HSDMA acknowledge when I/O P15: I/O when and EXCL4: counter input when and #DMAEND0: HSDMA end-of-transfer when and #SCLK3: I/F clock input/output when and LDQM: SDRAM input/output when I/O P16: I/O when EXCL5: counter input when and #DMAEND1: HSDMA end-of-transfer when and SOUT3: I/F when and I/O P05: I/O when and SOUT1: I/F when and #DMAEND2: HSDMA when I/O P07: I/O when and #SRDY1: I/F ready when and #DMAEND3: HSDMA end-of-transfer when OUTLINE: LIST OF PINS A-1 B-I
OUTLINE: LIST OF PINS I/O Function K50 K50: when #DMAREQ0 #DMAREQ0: HSDMA input when K51 K51: when #DMAREQ1 #DMAREQ1: HSDMA input when K52 K52: when #ADTRG #ADTRG: A/D input when K53 K53: when #DMAREQ2 #DMAREQ2: HSDMA input when K54 K54: when #DMAREQ3 #DMAREQ3: HSDMA input when K60 K60: when AD0 AD0: A/D input when K61 K61: when AD1 AD1: A/D input when K62 K62: when AD2 AD2: A/D input when K63 K63: when AD3 AD3: A/D input when K64 K64: when AD4 AD4: A/D input when K65 K65: when AD5 AD5: A/D input when K66 K66: when AD6 AD6: A/D input when K67 K67: when AD7 AD7: A/D input when P00 I/O P00: I/O when SIN0 SIN0: I/F input when P01 I/O P01: I/O when SOUT0 SOUT0: I/F when P02 I/O P02: I/O when #SCLK0 #SCLK0: I/F clock input/output when P03 I/O P03: I/O when #SRDY0 #SRDY0: I/F ready input/output when P04 SIN1 #DMAACK2 I/O P04: I/O when and SIN1: I/F input when and #DMAACK2: HSDMA acknowledge when P05 SOUT1 #DMAEND2 I/O P05: I/O when and SOUT1: I/F when and #DMAEND2: HSDMA when P06 #SCLK1 #DMAACK3 I/O P06: I/O when and #SCLK1: I/F clock input/output when and #DMAACK3: HSDMA acknowledge when P07 #SRDY1 #DMAEND3 I/O P07: I/O when and #SRDY1: I/F ready when and #DMAEND3: HSDMA end-of-transfer when P10 EXCL0 T8UF0 DST0 I/O P10: I/O when and EXCL0: counter input when and T8UF0: when and DST0: DST0 when EPSON B-I-3-4 S1C33L03 FUNCTION PART of Peripheral
I/O Function P11 EXCL1 T8UF1 DST1 I/O P11: I/O when and EXCL1: counter input when and T8UF1: when and DST1: DST1 when P12 EXCL2 T8UF2 DST2 I/O P12: I/O when and EXCL2: counter input when and T8UF2: when and DST2: DST2 when P13 EXCL3 T8UF3 DPCO I/O P13: I/O when and EXCL3: counter input when and T8UF3: when and DPCO: DPCO when P14 FOSC1 DCLK I/O P14: I/O when and FOSC1: OSC1 clock when and DCLK: DCLK output when P15 EXCL4 #DMAEND0 #SCLK3 LDQM P16 EXCL5 #DMAEND1 SOUT3 P20 #DRD SDCKE P21 #DWE #GAAS #SDWE P22 I/O P22: I/O when TM0 TM0: when P23 I/O P23: I/O when TM1 TM1: when P24 TM2 #SRDY2 P25 TM3 #SCLK2 EPSON S1C33L03 FUNCTION PART B-I-3-5 I/O P15: I/O when and EXCL4: counter input when and #DMAEND0: HSDMA end-of-transfer when and #SCLK3: I/F clock input/output when and LDQM: SDRAM input/output when I/O P16: I/O when EXCL5: counter input when and #DMAEND1: HSDMA when and SOUT3: I/F when and I/O P20: I/O when and #DRD: DRAM RAS when and SDCKE: SDRAM clock when I/O P21: I/O when and #DWE: DRAM write RAS when and #GAAS: GA when and #SDWE: SDRAM write when I/O P24: I/O when TM2: when #SRDY2: I/F ready input/output when and I/O P25: I/O when TM3: when #SCLK2: I/F clock input/output when and OUTLINE: LIST OF PINS A-1 B-I
OUTLINE: LIST OF PINS I/O Function P26 TM4 SOUT2 I/O P26: I/O when TM4: when SOUT2: I/F when and P27 TM5 SIN2 I/O P27: I/O when TM5: when SIN2: I/F input when and P30 #WAIT #CE4&5 I/O P30: I/O when #WAIT: input when #CE4&5: when and P31 #BUSGET #GARD GPIO2 I/O P31: I/O when and #BUSGET: release when and #GARD: GA when GPIO2: LCDC I/O when and P32 #DMAACK0 #SRDY3 HDQM I/O P32: I/O when and #DMAACK0: HSDMA acknowledge when and #SRDY3: I/F ready input/output when and HDQM: SDRAM (high input/output when P33 #DMAACK1 SIN3 SDA10 I/O P33: I/O when and #DMAACK1: HSDMA acknowledge output when and SIN3: I/F input when and SDA10: SDRAM when P34 #BUSREQ #CE6 GPIO0 I/O P34: I/O when #BUSREQ: release input when #CE6: when and GPIO0: LCDC I/O when and P35 #BUSACK GPIO1 I/O P35: I/O when #BUSACK: acknowledge when and GPIO1: LCDC I/O when and EPSON B-I-3-6 S1C33L03 FUNCTION PART
I/O Function FPDAT[7:4] high-order of LCD LCD FPDAT[3:0] FPDAT[3:0]: low-order of LCD GPO[6:3] GPO[6:3]: when LCD FPFRAME FPLINE FPSHIFT clock DRDY(MOD) MOD: LCD backplane other than (FPSHIFT2) FPSHIFT2: clock LCDPWR LCD (active high) I/O Function OSC1 Low-speed (OSC1) input or clock input) OSC2 Low-speed (OSC1) OSC3 High-speed (OSC3) input or clock input) OSC4 High-speed (OSC3) PLLS[1:0] PLL PLLC connecting PLL I/O Function ICEMD High-impedance input this to High, the high-impedance This to the S1C33 the board. DSIO I/O I/O This to with the S5U1C33000H. #X2SPD Clock CPU clock clock CPU clock clock #NMI NMI input #RESET Initial input the that the active. EPSON S1C33L03 FUNCTION PART B-I-3-7 Table of LCD Table of Clock PLLS1 PLLS0 fin OSC3 fout PSCIN PLL Table of Other OUTLINE: LIST OF PINS A-1 B-I
OUTLINE: LIST OF PINS EPSON B-I-3-8 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
S1C33L03 FUNCTION PART II CORE BLOCK
II-1 INTRODUCTION The consists of functional C33_CORE including CPU, BCU Unit), ITC CLG (Clock and DBG Unit), I/O interface, and SBUS interfacing with on-chip C33 Memory Block RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-II-1-1 C33 DMA Block C33_DMA (IDMA, HSDMA) (CPU, BCU, ITC, CLG, DBG) C33_ADC (A/D C33 C33 Core II CORE BLOCK: INTRODUCTION C33 LCD C33 SDRAM C33_SDRAMC (SDRAM interface) C33_CORE C33_SBUS C33_PERI Clock interface, Ports) C33_LCDC (LCD interface) CORE_PAD C33 Core Block PERI_PAD A-1 B-II
II CORE BLOCK: INTRODUCTION EPSON B-II-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
II-2 CPU AND OPERATING MODE CPU The C33 Core the S1C33000 RISC type CPU as the CPU. built-in instructions instructions) the S1C33000 instruction including the MAC and instruction and the instructions the internal of the S1C33000 used. The CPU and CPU the (A[0:23]), the low-order of to the and the internal which connected to the to the "S1C33000 Core CPU of the S1C33000. EPSON S1C33L03 FUNCTION PART B-II-2-1 II CORE BLOCK: CPU AND OPERATING MODE A-1 B-II CPU
II CORE BLOCK: CPU AND OPERATING MODE The CPU three HALT and SLEEP the CPU the greatly reduced. HALT the CPU the instruction, the and the HALT The CPU of HALT HALT and HALT2 and selected the HLT2OP (D3) Clock option The CPU operating HALT the amount of reduced. The internal peripheral the HALT The DMA function used. HALT2 the functions including DMA and the clock as as the CPU to basic HALT Consequently, HALT2 than the HALT The HALT or including NMI. This useful when input or of the peripheral operations that to the CPU. The CPU to through when the HALT and the The of the CPU the of the instruction that follows the instruction the Therefore, when the terminated the instruction, the to the instruction that follows the instruction. that the HALT with factor and NMI the PSR SLEEP the CPU the instruction, the and SLEEP SLEEP the CPU and the internal peripheral including the high-speed (OSC3) SLEEP greatly reduce to HALT the low-speed (OSC1) and clock operating. The clock function operating SLEEP SLEEP or (NMI, clock such as entry). that other the internal that the OSC3 clock SLEEP The CPU to through when the SLEEP and the The of the CPU the of the instruction that follows the instruction the Therefore, when the terminated the instruction, the to the instruction that follows the instruction. that SLEEP with factor and NMI the PSR EPSON B-II-2-2 S1C33L03 FUNCTION PART
Notes The Therefore, to the to the the CPU the It to the IE and IL the PSR to that the the when to "ITC The high-speed (OSC3) SLEEP and when SLEEP canceled. If the CPU operated with the OSC3 clock SLEEP the CPU operating with the OSC3 clock immediately SLEEP the OSC3 the V). To the CPU the of SLEEP and the CPU operation. to "CLG (Clock The of the high-speed (OSC3) to the to used, board and operating The to allow enough BCU the CPU the the BCU the completed. the HALT the BCLK clock) and DRAM refresh DMA operates. HALT2 or SLEEP the BCLK therefore DRAM refresh and DMA Additional The of the CPU and input/output retained the and of the peripheral retained, however, the to SLEEP to the section of each other The C33 Core the ICEMD testing the this to High, the IC the following high-impedance the clock (OSC2: H, OSC4 H, PLLC: L). Clock OSC1, OSC3 and PLL operating. OSC2: H, OSC4 H, PLLC: the and pull-down inactive this or to SS operation. The ICEMD built-in pull-down The C33 Core the The CPU function, and operation and functions the to the "S1C33000 Core CPU of the and the the memory only the the the OSC3 clock as the CPU operating clock. Therefore, the high-speed (OSC3) when the Furthermore, only the CPU and BCU the and other internal peripheral the operating. EPSON S1C33L03 FUNCTION PART B-II-2-3 II CORE BLOCK: CPU AND OPERATING MODE A-1 B-II CPU
II CORE BLOCK: CPU AND OPERATING MODE Trap Table Table shows the the C33 Core. to the "S1C33000 Core CPU of and Section II-5 this "ITC interface and the input and to Section III-8, Interface", of the Table Trap Table HEX IDMA factor Priority input to the High instruction Memory instruction or instruction, NMI input to the NMI C Software int instruction Software int instruction Software int instruction Software int instruction 16(Base+40) input Edge or or (High or 17(Base+44) input Edge or or (High or 18(Base+48) input Edge or or (High or input Edge or or (High or input or 21(Base+54) input or High-speed DMA High-speed DMA of High-speed DMA High-speed DMA of 24(Base+60) High-speed DMA High-speed DMA of High-speed DMA High-speed DMA of 1A IDMA DMA, of 1E 30(Base+78) 1F 38(Base+98) 2A 2B 43(Base+AC) 2E 2F 47(Base+BC) 51(Base+CC) EPSON B-II-2-4 S1C33L03 FUNCTION PART
HEX IDMA factor Priority interface High 3A 3C interface 3D 3E A/D A/D of 65(Base+104) Clock of or 1-hour or specified count 68(Base+110) input Edge or or (High or input Edge or or (High or input Edge or or (High or input Edge or or (High or the TTBR to EPSON S1C33L03 FUNCTION PART B-II-2-5 II CORE BLOCK: CPU AND OPERATING MODE A-1 B-II CPU
II CORE BLOCK: CPU AND OPERATING MODE EPSON B-II-2-6 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
II-3 INITIAL RESET Initial Table shows the I/O Function #RESET Initial input active) the CPU. #NMI NMI input This selecting High: Cold The when the #RESET and operating the of the The CPU and internal peripheral while the #RESET Cold and The CPU and The #NMI with the #RESET to this The and shown Table Table Differences Cold and Cold #RESET #NMI high #RESET #NMI CPU: PC The the to the PC. CPU: PSR the PSR to CPU: Other CPU: clock The CPU operates with the OSC3 clock. retained. Both the OSC1 and OSC3 I/O retained. Other peripheral or the internal as as the CPU, useful as the CPU and peripheral the and the input, and I/O It therefore as that the and I/O operation. The #NMI that the should following the chart shown Cold (#RESET #NMI high) #NMI #RESET #NMI to high than the EPSON S1C33L03 FUNCTION PART B-II-3-1 Table Initial Cold of #RESET and #NMI II CORE BLOCK: INITIAL RESET (#RESET #NMI #NMI #RESET #NMI to than the A-1 B-II
II CORE BLOCK: INITIAL RESET to the turning the to operating. Since the #RESET directly connected to input should the (#RESET the high-speed (OSC3) The CPU operating with the OSC3 clock the of the The high-speed (OSC3) the V) the to therefore released to the CPU without The the shows chart. DD #RESET the #RESET 0.1V DD or turning the the supply least to the V). Furthermore, the #RESET 0.5V DD or the high-speed (OSC3) The OSC3 to the used, and operating therefore allow enough the reset-release to Characteristics", which of provided. input to the #RESET the operated. The "AC Characteristics". to input that than the To the when the high-speed (OSC3) off the the to the that operation EPSON B-II-3-2 S1C33L03 FUNCTION PART (V DD V) 0.1V DD STA3 (OSC3 or 0.5V DD
the CPU initially reads the from the and the to the PC counter). Then the CPU the from the when the #RESET high. The which vectors and other factors written from the the to the "S1C33000 Core CPU of the The to 1KB boundary the TTBR to Notes Related to Initial Core CPU Since the the PC and PSR they should the SP the NMI written to the SP. The when the CPU cold-started. RAM The of the internal RAM the to necessary. High-speed (OSC3) activates the high-speed (OSC3) and the CPU operating with the OSC3 clock the released. to malfunction of the CPU to clock, the #RESET the OSC3 when or while the high-speed (OSC3) Low-speed (OSC1) or when the low-speed (OSC1) off the OSC1 The low-speed (OSC1) the than the high-speed (OSC3) to malfunction to clock, the OSC1 clock the passed. BCU Unit) Cold-start the the BCU Therefore, to the the Input/output and input/output Cold the and the input and I/O the of the and input/output when the the internal to the of the peripheral they Other internal peripheral The and of peripheral other than those with the or become of the or Therefore, to the peripheral to the I/O or of each peripheral section of the EPSON S1C33L03 FUNCTION PART B-II-3-3 II CORE BLOCK: INITIAL RESET A-1 B-II
II CORE BLOCK: INITIAL RESET EPSON B-II-3-4 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
II-4 BCU Unit) The BCU Unit) interface and on-chip user The and of memory and peripheral I/O each of the memory and directly the BCU. This interface DRAM and burst ROM. This chapter to the and internal interface, and it operates. The of the interface shown this chapter to the I/O Therefore, the of these indicated half- otherwise specified. that the bytes, or Assignment Interface I/O I/O Table the the interface. I/O Function A[0]/#BSL (A0) (Low-byte) A[10:1]/SDA[9:0] (A1A10) SDRAM (SDA0SDA9) A11 (A11) A[13:12]/SDA[12:11] (A12A13) SDRAM (SDA11SDA12) A[15:14]/SDBA[1:0] (A14A15) SDRAM (SDBA0SDBA1) A[23:16] (A16A23) D[15:0] I/O (D0D15) #CE10EX/#CE9&10EX memory #CE9/#CE17/#CE17&18 #CE8/#RAS1/#CE14/#RAS3/#SDCE1 DRAM SDRAM #CE7/#RAS0/#CE13/#RAS2/#SDCE0 DRAM SDRAM #CE6/#CE7&8 #CE5/#CE15/#CE15&16 #CE4/#CE11/#CE11&12 #RD #EMEMRD #WRL/#WR/#WE (Low-byte) DRAM write #WRH/#BSH (High-byte) (High-byte) #HCAS/#SDCAS DRAM (High-byte) SDRAM #LCAS/#SDRAS DRAM (Low-byte) SDRAM BCLK/SDCLK clock SDRAM operating clock P35/#BUSACK/GPIO1 I/O I/O acknowledge LCDC input/output P34/#BUSREQ/#CE6/GPIO0 I/O I/O release LCDC input/output P33/#DMAACK1/SIN3/SDA10 I/O I/O HSDMA acknowledge I/F input SDRAM P32/#DMAACK0/#SRDY3/HDQM I/O I/O HSDMA acknowledge I/F ready SDRAM (high input/output P31/#BUSGET/#GARD/GPIO2 I/O I/O GA LCDC input/output P30/#WAIT/#CE4&5 I/O I/O P21/#DWE/#GAAS/#SDWE I/O I/O DRAM write (Low-byte) GA SDRAM write P20/#DRD/SDCKE I/O I/O DRAM SDRAM clock P15/EXCL4/#DMAEND0/#SCLK3/LDQM I/O I/O counter input HSDMA end-of-transfer output I/F clock input/output SDRAM input/output #X2SPD CPU BCLK clock ratio CPU clock clock, CPU clock clock EA10MD[1:0] selection ROM, ROM EPSON S1C33L03 FUNCTION PART B-II-4-1 Table I/O II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) interface I/O Function when (#BSL) when to Internal_dout[15:0] to This when the CPU writes to the on-chip to This when the CPU reads from the on-chip Internal_ce4_x Internal_ce5_x Internal_ce6_x Internal_rd_x This when the CPU reads from the Internal_wrl_x (#WRL) when (#WR) when This when the CPU write low-order to the Internal_wrh_x (high (#WRH) when (high (#BSH) when This when the CPU write high-order to the High-speed (OSC3) clock This as clock the user Internal_pll_clk PLL clock This as clock the user Internal_wait_x input The to this to Internal_irrd_x Instruction This when the CPU instruction fetch These connected to the input K60K67. The HSDMA, IDMA and these The as input with these The internal when internal the BCU The using the BCU to the EPSON B-II-4-2 S1C33L03 FUNCTION PART of Interface These when the CPU the that to
Combination of The that or their functionality when interface selected The BCU ordinary interface supported) and DRAM interface. interface A0 DRAM interface 2CAS (fixed) SBUSST to the IC hot-started, these their the shows of classified each interface the #BSL the A0 and #WRH to the selected or DRAM, the #CE function as the #RAS12 (#RAS34) EPSON S1C33L03 FUNCTION PART B-II-4-3 Table Interface Selection Interface type Interface #BSL Table Combinations of interface DRAM interface A0 #BSL 2CAS A0 #BSL #BSH #WRL #WR #WE #WRH #BSH #BSL #HCAS #LCAS II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) Memory Memory shows the memory the BCU. SRAM type ROM type or SRAM type DRAM type or SRAM type DRAM type or SRAM type SRAM type or SRAM type or or Basically, to internal memory and to memory areas. normally built-in RAM. The built-in memory from the of the the I/O memory of the on-chip functional to as the and to as the only and S1C33 to as internal memory the and they user as the internal memory the I/O memory of the SDRAM to this when the SDRAM self-refresh or other SDRAM EPSON B-II-4-4 S1C33L03 FUNCTION PART memory (4MB) memory (2MB) memory (2MB) I/O I/O memory (1MB) memory (1MB) CPU or of internal I/O) I/O of internal I/O) RAM Memory SRAM type or SRAM type or SRAM type or SRAM type or SRAM type DRAM type or SRAM type DRAM type or SRAM type or SRAM type or SRAM type ROM type or memory (16MB) memory (16MB) memory (16MB) memory (16MB) memory (16MB) memory (16MB) memory (8MB) memory (8MB) memory (4MB)
Memory and Chip The BCU (A[23:0]) and (D[15:0]), allowing of to MB to with the to these, to to each with chip-enable (#CE[10:4]). The C33 Core Block to the and the #CE to its the #CE[4:10] switched to the high-order as shown software. CEFUNC[1:0] (D[A:9]) DRAM this switching. #CE4 #CE4 #CE11 #CE11+#CE12 #CE5 #CE5 #CE15 #CE15+#CE16 #CE6 #CE6 #CE6 #CE7+#CE8 #CE7/#RAS0 #CE7/#RAS0 #CE13/#RAS2 #CE13/#RAS2 #CE8/#RAS1 #CE8/#RAS1 #CE14/#RAS3 #CE14/#RAS3 #CE9 #CE9 #CE17 #CE17+#CE18 #CE10EX #CE10EX #CE10EX #CE9+#CE10EX The high-order that writing to CEFUNC than the low-order areas. when DRAM the MB and and used, to MB of DRAM used. The to the other areas. Furthermore, when CEFUNC to or expanded Although the C33 Core features internal processing. shows memory (#CE10) SRAM type ROM type or (#CE9) SRAM type ROM type or (#CE8/#RAS1) SRAM type DRAM type or (#CE7/#RAS0) SRAM type DRAM type or (#CE6) SRAM type (#CE5) SRAM type or (#CE4) SRAM type or EPSON S1C33L03 FUNCTION PART B-II-4-5 Table Switching of #CE CEFUNC CEFUNC CEFUNC CEFUNC memory (4MB) memory (4MB) memory (2MB) memory (2MB) I/O I/O memory (1MB) memory (1MB) CEFUNC CEFUNC II CORE BLOCK: BCU Unit) (#CE17) SRAM type or (#CE15) SRAM type or (#CE14/#RAS3) SRAM type DRAM type or (#CE13/#RAS2) SRAM type DRAM type or (#CE11) SRAM type or (#CE10) SRAM type ROM type or (#CE6) SRAM type of memory memory (16MB) of memory memory (16MB) memory (16MB) memory (16MB) memory (8MB) memory (4MB) I/O I/O A-1 B-II BCU
II CORE BLOCK: BCU Unit) Furthermore, the #CE4+#CE5 and #CE6 from the P30 and P34 respectively. This function expands the when CEFUNC to or To the #CE4+#CE5 from the P30 CFP30 (D0)/P3 function IOC30 (D0)/P3 I/O To the #CE6 from the P34 CFP34 (D4)/P3 function IOC34 (D4)/P3 I/O The P30 and P34 terminals the I/O The P30 and P34 shared with the #WAIT input and the #BUSREQ input, respectively. Therefore, when using the #WAIT and #BUSREQ these #CE4+#CE5 and #CE6 outputs. EPSON B-II-4-6 S1C33L03 FUNCTION PART (#CE17+18) SRAM type or (#CE15+16) SRAM type or (#CE14/#RAS3) SRAM type DRAM type or (#CE13/#RAS2) SRAM type DRAM type or (#CE11+12) SRAM type or (#CE9+10EX) SRAM type ROM type or (#CE7+8) SRAM type or CEFUNC or Memory of memory memory (16MB) of memory memory (16MB) of memory memory (16MB) of memory memory (16MB) memory (16MB) memory (16MB) memory (16MB) memory (8MB) memory (4MB)
Memory Memory The BCU allows of internal memory the memory areas. The the to internal or access. written, the internal and when written, the The and the as follows: A18IO (DF): and A16IO (DE): and A14IO (DD): and A12IO (DC): and A8IO (DA): and A6IO (D9): A5IO (D8): and the and as as the To these they should G/A The to the and the to the written to the the the and when written, The and the as follows: A18AS (DF), A18RD (D7): and A16AS (DE), A16RD (D6): and A14AS (DD), A14RD (D5): and A12AS (DC), A12RD (D4): and A8AS (DA), A8RD (D2): and A6AS (D9), A6RD (D1): A5AS (D8), A5RD (D0): and The and the output from the P21 and P31 respectively. Therefore, when these the using the function and function To the #GAAS: CFEX2 function To the #GARD: CFEX3 function These to the areas, when or selected to the OR applied. EPSON S1C33L03 FUNCTION PART B-II-4-7 #CE selected with (ORed) #WRH #WRL #RD #CE selected with (ORed) #GAAS and #GARD II CORE BLOCK: BCU Unit) #GAAS P21 #GARD P31 A-1 B-II BCU
II CORE BLOCK: BCU Unit) memory that includes the This ROM the S1C33L03. The the EA10MD[1:0]. ROM The CPU the internal ROM to The internal ROM should selected from KB, MB) the A10IR[2:0] (D[E:C])/Areas This ROM with and the as that of the remained within the memory ROM The CPU the ROM (ROM, Flash, SRAM, This the the BCU the internal ROM other than ROM used, the internal ROM or memory should A10IR[2:0] (D[E:C)/Areas EPSON B-II-4-8 S1C33L03 FUNCTION PART Table Selection EA10MD[1:0] ROM ROM ROM A10IR2 A10IR1 A10IR0 ROM KB KB KB KB KB KB MB MB
memory shows the memory of ROM S1C33 To this memory used. memory used, A3EEN to EPSON S1C33L03 FUNCTION PART B-II-4-9 memory accessed. Memory Table Selection A3EEN Unused II CORE BLOCK: BCU Unit) Other memory accessed. or memory accessed. (#X2SPD (#X2SPD 16KB, 32KB, 64KB, 128KB 256KB, 512KB, 1MB or 2MB selected A10IR[2:0] A-1 B-II BCU
II CORE BLOCK: BCU Unit) Conditions The type, and of connected to the individually each the to The following the individually each to the DRAM interface to "DRAM Direct Interface". The to Therefore, please these software to the and specifications. the IC hot-started, the and their and shows the of that connected directly to each SRAM type DRAM type ROM type A14DRA(D8)/Areas A13DRA(D7)/Areas A10DRA(D8)/Areas A9DRA(D7)/Areas A8DRA(D8)/Areas A7DRA(D7)/Areas connecting burst ROM or DRAM, write to each These to (SRAM type) The to or once its first to and the to At each to write to the The BCU burst ROM. Therefore, when connecting burst ROM to or the to (A10SZ to the and to of Memory". EPSON B-II-4-10 S1C33L03 FUNCTION PART Table A18SZ(DE)/Areas A16SZ(D6)/Areas A14SZ(D6)/Areas A12SZ(D6)/Areas A10SZ(D6)/Areas A8SZ(D6)/Areas A5SZ(D6)/Areas Can connected X: connected
SRAM Conditions The the SRAM allow and to of to (incremented of This selection once every of A18WT[2:0](D[A:8]) A18DF[1:0](D[D:C]) A16WT[2:0](D[2:0]) A16DF[1:0](D[5:4]) A14WT[2:0](D[2:0]) A14DF[1:0](D[5:4]) A12WT[2:0](D[2:0]) A12DF[1:0](D[5:4]) A10WT[2:0](D[2:0]) A10DF[1:0](D[5:4]) A8WT[2:0](D[2:0]) A8DF[1:0](D[5:4]) A6WT[2:0](D[A:8]) A6DF[1:0](D[D:C]) A5WT[2:0](D[2:0]) A5DF[1:0](D[5:4]) At the of to and the to these as using software to specifications of the connected At these their previous the of the the BCU the to the when it the the to the clock and the from the from the #WAIT the of software once every areas, this function the to individually each or or The #WAIT with the P30 I/O to accepted, write to CFP30 (D0) P3 function and write to SWAITE (D0) to the #WAIT charts and when to Interface". If the of to and the basic or the SRAM consists of If these the consists of of that there On the other hand, the write consists of least This of whether or If the of or the actually this the write consists of of as the of that there EPSON S1C33L03 FUNCTION PART B-II-4-11 Table Condition SRAM type) II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) when connected, that followed the access, the to the fact the the high-impedance The to such This accomplished specified of and the operation. with the however, asserted consecutively. There such as #RD and #WRL/#WRH. the of the to connected the The the following when from the that followed write the CPU; and when from the that followed (including the internal Conversely, output the following immediately write and from the Conditions of ROM If burst ROM selected or the to the burst selected from to A10BW[1:0] (D[A:9]) this selection. This selection to and chosen individually each The burst read, the SRAM of the first to A10WT[2:0] the section.) The A10BW[1:0] the burst the first operation. when burst ROM selected, the the #WAIT writing to that burst ROM selected, SRAM write this both the SRAM of and those input the #WAIT The burst selected eight-consecutive-burst and four-consecutive-burst RBST8 (DD) this selection. The eight-consecutive-burst selected writing to RBST8 and the four-consecutive-burst selected the to At the four-consecutive-burst EPSON B-II-4-12 S1C33L03 FUNCTION PART
Memory The S1C33 Family of and memory, necessary to specify boundary that conforms to the involved. of instructions or branch instructions) that rewrite the SP or PC counter), the specified forcibly to boundary Therefore, this type of instruction. about the to the "S1C33000 Core CPU Table shows the memory, classified type. The and memory It to using (D[7:0])/Access written to the The and the as follows: A18EC (D7): and A16EC (D6): and A14EC (D5): and A12EC (D4): and A10EC (D3): and A8EC (D2): and A6EC (D1): A5EC (D0): and To increase memory efficiency, try to the type of locations boundary to areas. of Memory The this reason, than operation the and the of the instruction executed, as shown of to of the low-order when the LSB of the (A[0]) or the #BSL L. The high-order when the LSB of the (A[0]) or the #BSH H. the high-order when the LSB of the (A[0]) or the #BSL L. The low-order when the LSB of the (A[0]) or the #BSH H. the connected to the low-order of the the connected to the high-order of the the connected to the low-order of the the connected to the high-order of the the connected to the low-order of the the connected to the high-order of the These operations shown the below, the of the A0 With the BSL the following should when reading the reads, the as shown the below. writes, A0 as #BSC, and #WRH as #BSH. writes, A0 as #BSL, and #WRL as #BSH. EPSON S1C33L03 FUNCTION PART B-II-4-13 Table Memory type location boundary boundary (A[0]="0") Word Word boundary (A[1:0]="00") II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) information memory Source A[1:0]=10 A[1:0]=00 Destination Source A[1:0]=00 A[1:0]=10 Destination Destination A[1:0]=10 A[1:0]=00 Source Destination A[1:0]=00 A[1:0]=10 Source Source Source Destination or Destination or EPSON B-II-4-14 S1C33L03 FUNCTION PART Word Writing to Word Reading from A[1:0]= Destination A[1:0]= Destination Writing to A[1:0]= Source A[1:0]= Source Reading from #WRL #WRH A0 A1 operation #WRL #WRH A0 A1 operation #WRL #WRH A0 A1 operation #WRL #WRH A0 A1 operation #WRL #WRH A0 A1 #WRL #WRH A0 A1 operation #WRL #WRH A0 A1 operation #WRL #WRH A0 A1
Source Source Destination or RD Destination or RD Source A[1:0]=10 A[1:0]=00 A[1:0]=11 A[1:0]=01 Source A[1:0]=01 A[1:0]=11 A[1:0]=00 A[1:0]=10 Destination A[1:0]=10 A[1:0]=00 A[1:0]=11 A[1:0]=01 operation Destination A[1:0]=01 A[1:0]=11 A[1:0]=00 A[1:0]=10 EPSON S1C33L03 FUNCTION PART B-II-4-15 A[1:0]= A[1:0]= Destination A[1:0]= A[1:0]= Destination Writing to A[1:0]= A[1:0]= Source A[1:0]= A[1:0]= Source Reading from Destination Destination Word Writing to Source Source Word Reading from II CORE BLOCK: BCU Unit) #WRL #WRH A0 A1 #WRL #WRH A0 A1 #WRL RD #WRH A0 A1 operation #WRL RD #WRH A0 A1 operation #WRL retained #WRH A0 A1 operation #WRL #WRH A0 A1 #WRL #WRH A0 A1 #WRL #WRH A0 A1 retained retained retained retained RD RD retained retained retained (X: Not connected/Unused) retained retained retained retained (X: Not connected/Unused) A-1 B-II BCU
II CORE BLOCK: BCU Unit) Source Source Destination or operation Destination or Source Source Destination or Destination operation or EPSON B-II-4-16 S1C33L03 FUNCTION PART A[1:0]= A[1:0]= Destination A[1:0]= A[1:0]= Destination Writing to A[1:0]= A[1:0]= Source A[1:0]= A[1:0]= Reading from A[1:0]= Destination A[1:0]= Destination Writing to A[1:0]= Source A[1:0]= Source Reading from operation #WRL retained #WRH A0 A1 retained (X: Not connected/Unused) operation #WRL #WRH A0 A1 #WRL #WRH A0 A1 (X: Not connected/Unused) #WRL #WRH A0 A1 #WRL #WRH A0 A1 retained (X: Not connected/Unused) #WRL #WRH A0 A1 retained operation #WRL #WRH A0 A1 (X: Not connected/Unused) #WRL #WRH A0 A1 retained retained Uniformly or Uniformly or
Clock The clock the BCU using the CPU clock from the clock shows the clock High-speed (OSC3) PLL Low-speed (OSC1) PLL_CLK and CPU_CLK BCU_CLK BCU_CLK (#X2SPD BCU_CLK (#X2SPD SD_CLK #X2SPD SD_CLK #X2SPD EPSON S1C33L03 FUNCTION PART B-II-4-17 PLLS[1:0] #X2SPD CLKCHG CLKDT[1:0] OSC3_CLK CPU_CLK BCU_CLK or PLL_CLK OSC3_CLK (PLL: off) PLL_CLK (PLL: PLL_CLK (PLL: CPU_CLK (CLKDT CPU_CLK (CLKDT CPU_CLK (CLKDT CPU_CLK (CLKDT CPU_CLK CPU_CLK BCU_CLK SD_CLK (SDRCLK SD_CLK (SDRCLK SDCKE refresh CPU_CLK BCU_CLK SD_CLK (SDRCLK SD_CLK (SDRCLK SDCKE refresh Clock II CORE BLOCK: BCU Unit) CLG BCU CPU_CLK OSC3_CLK PLL_CLK SDRAMC or Refresh counter (when the CPU clock OSC3) Access to the internal RAM Access to the memory (other than SDRAM) Access to the SDRAM To CPU clock BCLKSEL[1:0] SDRENA BCLK SD_CLK A-1 B-II BCU
II CORE BLOCK: BCU Unit) Since the clock from the CPU clock (CPU_CLK), the following the clock: Selection of (OSC3 or OSC1) PLL (OSC3_CLK or CPU clock ratio or of OSC3_CLK or PLL_CLK) Items and apply when the high-speed (OSC3) selected as the CPU clock about the of the clock, to "CLG (Clock clock operation as follows: HALT the BCU and clock operating. DRAM refreshed. HALT2 the BCU and clock SLEEP the BCU and clock The CPU clock ratio using the #X2SPD as follows: #X2SPD (CPU clock ratio The clock and the CPU clock the #X2SPD (CPU clock ratio the clock to the memory to accessed. memory accessed, the clock becomes of the CPU clock. the internal RAM/ROM accessed, the clock becomes to the CPU clock. (internal I/O of the CPU clock, while the of selected A1X1MD (D3) BCLK A1X1MD of the CPU clock. A1X1MD of the CPU clock. Clock The clock from the BCLK to The BCLK clock selected from BCLKSEL[1:0] (D[1:0]) BCLK and SDRENA (D7) SDRAM SDRENA BCLKSEL1 BCLKSEL0 clock EPSON B-II-4-18 S1C33L03 FUNCTION PART Table Selection of BCLK Clock PLL_CLK (PLL clock) OSC3_CLK (OSC3 clock) BCU_CLK (BCU operating clock) CPU_CLK (CPU operating clock) SD_CLK (SDRAM clock)
Interface The following shows SRAM the S1C33 A[9:1] D[15:0] #RD #WRH #WRL #CE A0 SRAM with with the BCU internal and #WAIT The #WAIT the of the of BCLK clock) and when inactive (high the terminated. Insertion of the #WAIT only when the SRAM, and SWAITE (D0) EPSON S1C33L03 FUNCTION PART B-II-4-19 SRAM S1C33 A[8:0] I/O[15:0] A[9:1] D[15:0] #RD #WRH #WRL #CE A0 #WRH #WRL #CE #RD #BSL DRAM BCLK A[23:0] D[15:0] #RD #WAIT with C1 CW CW BCLK A[23:0] D[15:0] #RD #WAIT with II CORE BLOCK: BCU Unit) SRAM S1C33 A[8:0] I/O[15:0] A[9:1] D[15:0] #LB #UB #WE #OS #OE C1 SRAM A[8:0] I/O[15:0] A0 #WRH #WRL #CE #RD #LB #UB #WE #OS #OE #BSL A-1 B-II BCU
II CORE BLOCK: BCU Unit) The shows when the #WAIT consisting of to the The of these with the #WAIT this as the #WAIT the of the of BCLK. when the #WAIT inactive the the terminated, the terminated that Precaution #CE and the of the #RD of this BCU, the of the #RD the and the (A[23:0]) the clock to the and The when Therefore when which its internal reading, to the to to the and BCLK A[23:0] #CE4 #CE7 #RD with the temporarily high. This the however, that when reading continuously to the that with the the of the #RD and the (#CE4 to #CE10) and (A23 to A0) the clock This the the the and Therefore, when I/O whose internal information operation connected to the C33 to the and With there normally and the however, that this the of reads memory which the EPSON B-II-4-20 S1C33L03 FUNCTION PART Trouble This RD operation the
SRAM write with EPSON S1C33L03 FUNCTION PART B-II-4-21 BCLK A[23:0] D[15:0] #WRH/#WRL #WAIT #WR #BSL/#BSH with C1 C2 C3 C4 BCLK A[23:0] #WRH #WRL D[15:8] D[7:0] with (A0 C1 C2 C3 C4 BCLK A[23:0] #BSH #BSL #WRL D[15:8] D[7:0] with (#BSL II CORE BLOCK: BCU Unit) C1 C2 A-1 B-II BCU
II CORE BLOCK: BCU Unit) with the BCU internal and the #WAIT The #WAIT the of the of BCLK clock), and the write terminated the immediately following the which the #WAIT inactive (high Insertion of the #WAIT only when the to SRAM and SWAITE (D0) The shows write when the #WAIT consisting of to the The of these with the #WAIT this as the #WAIT the of the of BCLK. when the #WAIT inactive the the terminated, the write terminated that The write consists of least This of whether or the If the of or the actually this the write consists of of as the of that there EPSON B-II-4-22 S1C33L03 FUNCTION PART C1 CW C2 BCLK A[23:0] D[15:0] #WRH/#WRL #WAIT #WR #BSL/#BSH with
ROM 4-consecutive-burst and the first BCLK A[23:2] A[1:0] #CE10(9) D[15:0] #RD burst when or burst ROM and of those the following reasons: Instruction The burst as as instruction from A[2:1] or A[3:1] Word the burst ROM. the to burst the first operation, to using the A10WT[2:0] (D[2:0]) the as ordinary SRAM. the to the burst that follows, A10BW[1:0], which reading The the from to these that the #WAIT the burst-read to burst ROM If or burst ROM, SRAM write when write to that attempted. this the #WAIT EPSON S1C33L03 FUNCTION PART B-II-4-23 IR0 II CORE BLOCK: BCU Unit) IR3 IR2 IR1 A-1 B-II BCU
II CORE BLOCK: BCU Unit) DRAM Direct Interface of DRAM Interface The BCU incorporates DRAM interface that allows DRAM to connected directly to and or and This interface the 2CAS that and this interface or (EDO DRAM directly to areas) as as The refresh refresh or self-refresh) and of RAS/CAS and of precharge selecting and or and to DRAM, chip-enable CEFUNC (D9) DRAM CEFUNC DRAM connected to and #CE8 and #CE7 function as #RAS0 and #RAS1, respectively. CEFUNC DRAM connected to and #CE14 and #CE13 function as #RAS2 and #RAS3, respectively. shows DRAM and Table of and typical of of of DRAM Memory 1M (64K 128K 4M (256K 512K 16M (1M 2M Also, the S1C33L03 SDRAM interface. to "VI SDRAM EPSON B-II-4-24 S1C33L03 FUNCTION PART S1C33 A[9:1] D[15:0] #RD #HCAS #LCAS #WE or DRAM DRAM Table DRAM and only) memory I/O DRAM (1M) 1M (128K bytes) I/O DRAM (4M) 4M (512K bytes) I/O DRAM (16M) 16M (2M bytes) DRAM (1M) DRAM (1M) 2M (256K bytes) DRAM (4M) DRAM (4M) 8M (1M bytes) DRAM (16M) DRAM (16M) 32M (4M bytes) 4M DRAM (256K A[8:0] I/O[15:0] #OE #RAS #HCAS #LCAS #WE
DRAM Conditions The DRAM interface allows the following to selected. Although DRAM and or and these to four and each Initial EDO or RAS RAS Normal CRAS(D8)/DRAM or Normal or Refresh or Refresh Self-refresh or refresh Refresh RPC or Refresh RAS or of RAS precharge or RPRC[1:0](D[7:6])/DRAM CAS or CASC[1:0](D[4:3])/DRAM RAS or RASC[1:0](D[1:0])/DRAM The DRAM interface allows EDO DRAM to connected directly. Therefore, the with the REDO to choose the that the DRAM to used. REDO EDO REDO RAS that high-speed DRAM access, the DRAM interface RAS this when to the DRAM the CPU or DMA, the #RAS and operation without precharge Therefore, when the of the DRAM that previously, the active, allowing read/write to high to the rated AC characteristics, when the and when finished. CRAS to the RAS CRAS RAS CRAS Normal The RAS of the following refresh occurred; the and with DRAM memory; and the or instruction executed. If the RAS suspended, precharge the the RAS to #DRD the and #DWE the low-byte write EPSON S1C33L03 FUNCTION PART B-II-4-25 DRAM Interface II CORE BLOCK: BCU Unit) CBR refresh A-1 B-II BCU
II CORE BLOCK: BCU Unit) DRAM, and as they Choose the of this RCA, as shown below. The Choose the to the input of the DRAM to used. The with of the #RAS from the CPU's internal them to the right amount to the The MSB The to the with the of the #CAS These directly from the CPU's internal shows the of the CPU internal when to when to when to when to Refresh RPC2 to or the refresh function. RPC2 RPC2 choosing the refresh using RPC1, write to RPC2. Refresh The DRAM interface both refresh and the RPC1. RPC1 Self-refresh RPC1 refresh The of the refresh the of Consequently, the refresh executed, the to the this selected and RPC2 the refresh each the The self-refresh writing to RPC2 while RPC1 and terminated clearing RPC1 or RPC2 to If RPC1 switched when RPC2 (refresh self-refresh to clear RPC2 to (refresh selecting the refresh EPSON B-II-4-26 S1C33L03 FUNCTION PART Table RCA1 RCA0 of Row/Column of CPU internal
Refresh RPC RPC0 to the RPC of refresh from the immediately precharge to the of #CAS). RPC0 RPC0 Refresh RAS RRA to the #RAS of refresh The of RAS precharge RPRC to choose the of RAS precharge The CAS CASC to choose the of CAS when DRAM. The RAS RASC to choose the of RAS when DRAM. The EPSON S1C33L03 FUNCTION PART B-II-4-27 Refresh RAS RRA1 RRA0 Table of RAS RPRC1 RPRC0 of of CAS CASC1 CASC0 of of RAS RASC1 RASC0 of II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) DRAM Read/Write The following shows the basic of DRAM. The DRAM interface the #WAIT DRAM RAS: CAS: BCLK A[11:0] #HCAS/ #LCAS #RD D[15:0] DRAM RAS: CAS: RAS CAS CAS BCLK ROW COL COL A[11:0] #HCAS/ #LCAS #RD D[15:0] DRAM (EDO RAS: CAS: RAS CAS CAS BCLK ROW COL COL A[11:0] #HCAS/ #LCAS #RD D[15:0] The EDO that EPSON B-II-4-28 S1C33L03 FUNCTION PART RAS CAS ROW COL DRAM DRAM DRAM (EDO
DRAM write RAS: CAS: DRAM write or EDO RAS: CAS: word-write BCLK A[11:0] #HCAS/ #LCAS #WE D[15:0] RAS: CAS: byte-write BCLK A[11:0] #HCAS #LCAS #WE D[15:8] D[7:0] EPSON S1C33L03 FUNCTION PART B-II-4-29 RAS CAS BCLK ROW COL A[11:0] #HCAS/ #LCAS #WE D[15:0] 2CAS DRAM RAS CAS CAS ROW COL COL write DRAM Word-Write or EDO RAS CAS CAS ROW COL write DRAM or EDO II CORE BLOCK: BCU Unit) write write write A-1 B-II BCU
II CORE BLOCK: BCU Unit) RAS RAS: CAS: RAS BCLK A[11:0] #HCAS/ #LCAS #DRD #DWE the DRAM ordinary RAS first. If to the DRAM asserted while other accessed. this to temporarily #DRD/#DWE the other If to the the DRAM as #DRD/#DWE asserted back to the precharge when of the following that the to encountered: to DRAM requested; to the DRAM requested; to other than DRAM refresh requested; and relinquishing of using the RAS to #DRD the and #DWE the low-byte write EPSON B-II-4-30 S1C33L03 FUNCTION PART CAS to other Not asserted than DRAM other than DRAM RAS CAS RAS CAS
DRAM Refresh The DRAM interface refresh and self-refresh refresh refresh, RPC2 to while RPC1 to the DRAM refresh function. Once this the BCU refresh the that the as Therefore, refresh the internal and to the and to and Clock Peripheral and Timers". RPC Refresh RAS BCLK #RAS #HCAS/ #LCAS the refresh terminated, the #HCAS/#LCAS that of #RAS. Consequently, the of #HCAS/#LCAS the refresh RAS that using RRA. The of precharge the refresh the that RPRC, the that both and Self-refresh To DRAM with self-refresh function, the BCU function to refresh To self-refresh RPC2 to RPC1 to To self-refresh write to RPC1 or RPC2. RPC BCLK #RAS #HCAS/ #LCAS self-refresh function as the RPC RPC0 the as refresh. The refresh RAS the which the refresh deactivated software and of RRA. #RAS and #HCAS/#LCAS booted of self-refresh and the precharge that follows EPSON S1C33L03 FUNCTION PART B-II-4-31 refresh Refresh Refresh RPC RPC CAS-Before-RAS Refresh Self-refresh Self-refresh deactivation Self-refresh Refresh RPC Self-Refresh II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) Normally, DRAM specifications that the of refreshed within and self-refresh. To this refresh this the that the of refreshed within If from or write to the DRAM self-refresh attempted, the BCU #RAS and #HCAS/#LCAS as read/write Other than #RAS and #HCAS/#LCAS and their to the specified initiates to the DRAM, from or write to the DRAM self-refresh. Releasing The normally the CPU, the BCU to release of the ownership to This function writing to SEMAS (D2) The #BUSREQ (P34) and #BUSACK (P35) of the ownership. To the P34 and P35 input/output of the #BUSREQ and #BUSACK write to CFP34 (D4) and CFP35 (D5) P3 function which of the released This below. The of the ownership lowers the #BUSREQ The CPU the of the #BUSREQ that when this lower, the CPU terminates the and the below high-impedance A[23:0], D[15:0], #RD, #WRL, #WRH, #HCAS, #LCAS, Then the CPU lowers the #BUSACK to inform the that of the ownership released. One the its The the #BUSREQ the completed. completing the the the high-impedance and releases the #BUSREQ back high. that the #BUSREQ the CPU the #BUSACK and the that suspended. BCLK #BUSREQ #BUSACK The S1C33 terminates the The S1C33 executed. D[15:0] A[23:0] #RD, #WR If of the ownership DMA the DMA the DMA to the ownership The DMA that restarted when the CPU of the ownership. EPSON B-II-4-32 S1C33L03 FUNCTION PART Synchronization Release Synchronization The
DRAM refresh when ownership released where DRAM connected directly, refresh while of the ownership released from the CPU. such of the corrective below. the of the The (DRAM refresh of the from the P10 I/O If refresh while the this release #BUSREQ back high to the ownership DRAM refresh when of the ownership to the CPU. To the P10 to the of the write to CFP10 (D0) P1 function and IOC10 (D0) P1 I/O Also, to the to write to PTOUT0 (D2) about to Timers". the #BUSGET The #BUSGET from the P31 I/O The #BUSGET from of the following DRAM refresh from the from the to the CPU from the to the IDMA If the #BUSGET found to active when the release #BUSREQ back high to the ownership the #BUSGET to refresh the such that or IDMA To the P31 of the #BUSGET write to CFEX3 (D3) function to the releasing of ownership to the CPU HALT the #BUSREQ This allows the CPU to operation to This function writing to SEPD (D1) If SEPD the CPU and the BCU operating when the #BUSREQ lowered, HALT This HALT cleared from the internal peripheral and the #BUSREQ released back high. the of ordinary releasing of the #BUSREQ, the and high-impedance DRAM refresh that this HALT of the corrective EPSON S1C33L03 FUNCTION PART B-II-4-33 II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) I/O Memory of BCU Table shows the of the BCU. These I/O mapped the and following the internal peripheral these I/O or as as half-words. the of the interface assigned to the I/O and to the to DRAM refresh to each section this Function R/W (HW) (HW) EPSON B-II-4-34 S1C33L03 FUNCTION PART Table of Interface A18SZ A18DF1 A18DF0 DF DE DD DC selection A18WT2 A18WT1 A18WT0 DB DA D9 D8 A16SZ A16DF1 A16DF0 D7 D6 D5 D4 selection A16WT2 A16WT1 A16WT0 D3 D2 D1 D0 A14DRA A13DRA A14SZ A14DF1 A14DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A14WT2 A14WT1 A14WT0 D3 D2 D1 D0 A18DF[1:0] of A18WT[2:0] A16DF[1:0] of A16WT[2:0] Used Not Used Not A14DF[1:0] of A14WT[2:0] R/W R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W R/W R/W R/W when read. R/W when read.
Function R/W (HW) (HW) (HW) EPSON S1C33L03 FUNCTION PART B-II-4-35 A12SZ A12DF1 A12DF0 DF7 D6 D5 D4 selection A12WT2 A12WT1 A12WT0 D3 D2 D1 D0 A10IR2 A10IR1 A10IR0 DF DE DD DC internal ROM selection A10BW1 A10BW0 DB DA D9 burst ROM burst A10DRA A9DRA A10SZ A10DF1 A10DF0 D8 D7 D6 D5 D4 burst ROM selection burst ROM selection selection A10WT2 A10WT1 A10WT0 D3 D2 D1 D0 A8DRA A7DRA A8SZ A8DF1 A8DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A8WT2 A8WT1 A8WT0 D3 D2 D1 D0 II CORE BLOCK: BCU Unit) A18DF[1:0] of A18WT[2:0] A10IR[2:0] ROM 2MB 1MB 512KB 256KB 128KB 64KB 32KB 16KB A10BW[1:0] Used Not Used Not A10DF[1:0] of A10WT[2:0] Used Not Used Not A8DF[1:0] of A8WT[2:0] R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W when read. R/W when read. A-1 B-II BCU
II CORE BLOCK: BCU Unit) Function R/W 004812A (HW) 004812E (HW) EPSON B-II-4-36 S1C33L03 FUNCTION PART A6DF1 A6DF0 DFE DD DC A6WT2 A6WT1 A6WT0 DB DA D9 D8 A5SZ A5DF1 A5DF0 D7 D6 D5 D4 selection A5WT2 A5WT1 A5WT0 D3 D2 D1 D0 RBCLK RBST8 REDO RCA1 RCA0 DF DE DD DC DB DA BCLK ROM burst selection DRAM selection selection RPC2 RPC1 RPC0 RRA1 RRA0 D9 D8 D7 D6 D5 Refresh Refresh selection Refresh RPC Refresh RAS width selection SBUSST SEMAS SEPD SWAITE D4 D3 D2 D1 D0 interface selection #WAIT A6DF[1:0] of A6WT[2:0] A5DF[1:0] of A5WT[2:0] EDO RCA[1:0] Self-refresh CBR-refresh RRA[1:0] of #BSL A0 Existing Enabled R/W when read. R/W when read. R/W R/W when R/W when read. R/W R/W R/W R/W Writing allowed. R/W R/W R/W R/W R/W R/W R/W R/W Writing allowed.
Function R/W (HW) DRAM ROM (HW) Access (HW) G/A 004813A (B) BCLK EPSON S1C33L03 FUNCTION PART B-II-4-37 A3EEN CEFUNC1 CEFUNC0 DFC DB DA D9 #CE function selection CRAS RPRC1 RPRC0 D8 D7 D6 RAS DRAM RAS precharge selection CASC1 CASC0 D5 D4 D3 DRAM CAS selection RASC1 RASC0 D2 D1 D0 DRAM RAS selection A18IO A16IO A14IO A12IO A8IO A6IO A5IO A18EC A16EC A14EC A12EC A10EC A8EC A6EC A5EC DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 internal/external internal/external internal/external internal/external internal/external internal/external internal/external A18AS A16AS A14AS A12AS A8AS A6AS A5AS A18RD A16RD A14RD A12RD A8RD A6RD A5RD DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A1X1MD BCLKSEL1 BCLKSEL0 D74 D3 D2 D1 D0 access-speed BCLK clock selection II CORE BLOCK: BCU Unit) CEFUNC[1:0] #CE #CE7/8..#CE17/18 #CE6..#CE17 #CE4..#CE10 Normal RPRC[1:0] of CASC[1:0] of RASC[1:0] of BCLKSEL[1:0] BCLK PLL_CLK OSC3_CLK BCU_CLK CPU_CLK R/W R/W when read. R/W R/W R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W when read. when read. A-1 B-II BCU
II CORE BLOCK: BCU Unit) A18SZ selection (DE) A16SZ selection (D6) A14SZ selection (D6) A12SZ selection (D6) A10SZ selection (D6) A8SZ selection (D6) A5SZ selection (D6) Select the of the to each Read: selected every areas. selected writing to and selected writing to its first through to and the through to At these to At these their initialized. A18DF1A18DF0 (D[D:C]) A16DF1A16DF0 (D[5:4]) A14DF1A14DF0 (D[5:4]) A12DF1A12DF0 (D[5:4]) A10DF1A10DF0 (D[5:4]) A8DF1A8DF0 (D[5:4]) A6DF1A6DF0 (D[D:C]) A5DF1A5DF0 (D[5:4]) the that to that the the operation immediately read. At these to At the their initialized. A18WT2A18WT0 (D[A:8]) A16WT2A16WT0 (D[2:0]) A14WT2A14WT0 (D[2:0]) A12WT2A12WT0 (D[2:0]) A10WT2A10WT0 (D[2:0]) A8WT2A8WT0 (D[2:0]) A6WT2A6WT0 (D[A:8]) A5WT2A5WT0 (D[2:0]) the of to when SRAM The through written to the the of that the write consists of of that writing or SRAM connected, the #WAIT this the The DRAM read/write that or from the #WAIT The burst of burst ROM the first access) The first of burst ROM and the write to the burst ROM that from the #WAIT the writing to the burst ROM At these to At the their initialized. EPSON B-II-4-38 S1C33L03 FUNCTION PART Table
A14DRA DRAM selection (D8) A13DRA DRAM selection (D7) A8DRA DRAM selection (D8) A7DRA DRAM selection (D7) Select the DRAM interface. DRAM DRAM Read: DRAM connecting directly to the BCU, write to this The ordinary SRAM interface selected writing to the The to which DRAM connected and when the CEFUNC or and when the At these to (DRAM used). At the their initialized. A10IR2A10IR0 internal ROM selection (D[E:C]) internal/emulation memory At A10IR to MB). At A10IR its initialized. A10BW1A10BW0 (D[A:9]) the of burst read. The to written to the the of The to both and The the first of burst ROM and the burst ROM write the burst ROM write the the #WAIT used. At A10BW to At A10BW its initialized. EPSON S1C33L03 FUNCTION PART B-II-4-39 Table ROM A10IR2 A10IR1 A10IR0 ROM KB KB KB KB KB KB MB MB II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) A10DRA burst ROM selection (D8) A9DRA burst ROM selection (D7) and of burst ROM. ROM ROM Read: burst ROM, write to the The ordinary SRAM interface selected writing to the only when the CEFUNC At these to (burst ROM used). At the their initialized. RBCLK BCLK (DF) the clock BCLK to or high Read: To the clock from the BCLK write to RBCLK. the clock the BCLK high The clock from the BCLK writing to RBCLK. The clock from the BCLK the HALT2 and the SLEEP At the RBCLK to At RBCLK its initialized. RBST8 selection (DD) the burst read. 8-successive-burst 4-successive-burst Read: The 8-successive-burst selected writing to RBST8 and the 4-successive-burst selected writing to RBST8. This when and burst ROM, and the to both At RBST8 to (4-successive-burst At RBST8 its initialized. REDO selection (DC) Select the of DRAM. Read: using EDO DRAM, write to REDO to the The to of and that DRAM. At REDO to At REDO its initialized. EPSON B-II-4-40 S1C33L03 FUNCTION PART
RCA1RCA0 selection (D[B:A]) Select the of DRAM. The to of and that DRAM. RCA to its At RCA to At RCA its initialized. RPC2 Refresh (D9) the DRAM refresh function. Disabled Read: DRAM connected directly, refresh writing to RPC2. The internal refresh function writing to RPC2. Since the BCU operating the HALT2 and the SLEEP refresh of this The to of and that DRAM. At RPC2 to At RPC2 its initialized. RPC1 Refresh selection (D8) Select the DRAM refresh Self-refresh refresh Read: To refresh, RPC1 to and then RPC2 to This the of the to the DRAM interface, which refresh To self-refresh, RPC1 to and then RPC2 to The self-refresh writing to RPC2. The to of and that DRAM. At RPC1 to refresh). At RPC1 its initialized. RPC0 Refresh RPC (D7) RPC when of refresh. Read: from the immediately precharge to the of #HCAS/#LCAS to refresh. This when RPC0 or when RPC0 The to of and that DRAM. At RPC0 to At RPC0 its initialized. EPSON S1C33L03 FUNCTION PART B-II-4-41 Table RCA1 RCA0 II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) RRA1RRA0 Refresh RAS selection (D[6:5]) Select the RAS of refresh. The to of and that DRAM. The RRA to their At RRA to At RRA its initialized. SBUSST interface (D3) Select the interface of SRAM #BSL A0 Read: the #BSL write to SBUSST. The to that the SRAM type. At SBUSST to (A0 At SBUSST its initialized. SEMAS (D2) whether Existing Read: ownership the #BUSREQ writing to SEMAS. If the this At SEMAS to At SEMAS its initialized. SEPD (D1) or the Read: (#BUSREQ) writing to SEPD. If the #BUSREQ lowered when the CPU HALT allowing reduction At SEPD to At SEPD its initialized. EPSON B-II-4-42 S1C33L03 FUNCTION PART Table Refresh RAS RRA1 RRA0
SWAITE #WAIT (D0) or the #WAIT Read: from SRAM writing to SWAITE. The input from the #WAIT each of the clock when SRAM read/write the and as high (inactive). to accomplished without the #WAIT the to every areas, the of individually each or than such the #WAIT from the #WAIT when SWAITE The to that SRAM, and effective write the that burst ROM. At SWAITE to At SWAITE its initialized. A3EEN (DB) DRAM Select ROM Read: written to A3EEN, internal ROM selected and the with the as the internal ROM. written, the ROM This the as the EA3MD The and the ORed. At A3EEN to (internal ROM At A3EEN its initialized. CEFUNC1CEFUNC0 #CE function selection (D[A:9]) DRAM the #CE pin-assigned #CE4 #CE4 #CE11 #CE11+#CE12 #CE5 #CE5 #CE15 #CE15+#CE16 #CE6 #CE6 #CE6 #CE7+#CE8 #CE7/#RAS0 #CE7/#RAS0 #CE13/#RAS2 #CE13/#RAS2 #CE8/#RAS1 #CE8/#RAS1 #CE14/#RAS3 #CE14/#RAS3 #CE9 #CE9 #CE17 #CE17+#CE18 #CE10EX #CE10EX #CE10EX #CE9+#CE10EX The high-order that writing to CEFUNC than the low-order areas. when using DRAM the MB and and used, to MB of DRAM used. The to the other areas. Furthermore, when CEFUNC to or four expanded At CEFUNC to At CEFUNC its initialized. EPSON S1C33L03 FUNCTION PART B-II-4-43 Table #CE Assignment CEFUNC CEFUNC CEFUNC CEFUNC II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) CRAS RAS (D8) DRAM the RAS RAS Normal Read: DRAM, the RAS writing to CRAS. this read/write operations when DRAM back-to-back. the RAS to #DRD the and #DWE the write low-byte. CRAS read/write DRAM The to of and that DRAM. At CRAS to At CRAS its initialized. RPRC1RPRC0 of RAS precharge (D[7:6]) DRAM Select the of precharge DRAM access. The to of and that DRAM. At RPRC to At RPRC its initialized. CASC1CASC0 of CAS (D[4:3]) DRAM Select the of CAS DRAM access. The to of and that DRAM. At CASC to At CASC its initialized. RASC1RASC0 of RAS (D[1:0]) DRAM Select the of RAS DRAM access. The to of and that DRAM. At RASC to At RASC its initialized. EPSON B-II-4-44 S1C33L03 FUNCTION PART Table of RAS RPRC1 RPRC0 of of CAS CASC1 CASC0 of of RAS RASC1 RASC0 of
A18IO internal/external selection (DF) Access A16IO internal/external selection (DE) Access A14IO internal/external selection (DD) Access A12IO selection (DC) Access A8IO internal/external selection (DA) Access A6IO internal/external selection (D9) Access A5IO internal/external selection (D8) Access Select internal or each Read: to the internal that to the accessed. to the accessed. At these to access). At these their initialized. A18EC selection (D7) Access A16EC selection (D6) Access A14EC selection (D5) Access A12EC selection (D4) Access A10EC selection (D3) Access A8EC selection (D2) A6EC selection (D1) Access A5EC selection (D0) Access Select or each Read: to the to the using as the A10EC At these to At these their initialized. A18AS (DF) G/A A16AS (DE) G/A A14AS (DD) G/A A12AS (DC) G/A A8AS (DA) G/A A6AS (D9) G/A A5AS (D8) G/A the Read: If to the from #GAAS (P21) when the accessed. If to the output At these to At these their initialized. EPSON S1C33L03 FUNCTION PART B-II-4-45 II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) A18RD (D7) G/A A16RD (D6) G/A A14RD (D5) G/A A12RD (D4) G/A A8RD (D2) G/A A6RD (D1) G/A A5RD (D0) G/A the Read: If to the from #GARD (P31) when the read. If to the At these to At these their initialized. BCLKSEL1BCLKSEL0 BCLK clock selection (D[1:0]) BCLK clock to from the BCLK These effective when SDRENA SDRENA BCLKSEL1 BCLKSEL0 clock PLL_CLK: PLL output clock. This clock and as the following the PLL off the PLLS[1:0] the OSC3 (high-speed) the SLP instruction. the OSC3 (high-speed) the CLG that the PLL_CLK clock of phase with the CPU operating clock. OSC3_CLK: OSC3 (high-speed) clock. This clock and as the following the OSC3 (high-speed) the SLP instruction. the OSC3 (high-speed) using the CLG that the OSC3_CLK clock of phase with the CPU operating clock. BCU_CLK: clock the This clock to the Furthermore, the clock as follows: the internal RAM/ROM accessed, clock as the CPU operating clock) the clock This and the memory such as relationship the or of the clock and the of the #WR (It the as that the with clock.) CPU_CLK: The CPU operating clock. The clock as follows: to the PLL clock when the PLL to the OSC3 (high-speed) clock when the PLL off. to the when the CLG to the CPU operating clock the clock. the CPU the HALT or SLP instruction, this clock This clock phase with the clock. At BCLKSEL to (CPU_CLK). EPSON B-II-4-46 S1C33L03 FUNCTION PART Table Selection of BCLK Clock PLL_CLK (PLL clock) OSC3_CLK (OSC3 clock) BCU_CLK (BCU operating clock) CPU_CLK (CPU operating clock) SD_CLK (SDRAM clock)
SDRENA SDRAM (D7) SDRAM the the SDRAM. Read: Writing to SDRENA the shared with other functions to the SDRAM, with the SDRAM clock from the BCLK If SDRENA the other The SDRAM clock from the BCLK the HALT2 and the SLEEP At SDRENA to At SDRENA its initialized. A1X1MD (D3) BCLK Select of Read: (#X2SPD and A1X1MD read/written of the CPU clock. A1X1MD read/written (#X2SPD of the A1X1MD At A1X1MD to At A1X1MD its initialized. EPSON S1C33L03 FUNCTION PART B-II-4-47 II CORE BLOCK: BCU Unit) A-1 B-II BCU
II CORE BLOCK: BCU Unit) EPSON B-II-4-48 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
II-5 ITC The C33 Core to the internal peripheral This section the functions of this around the about the factors and which to the of each peripheral this of Functions The ITC of as shown the below. HEX 16(Base+40) input Edge or or (High or High input Edge or or (High or input Edge or or (High or input Edge or or (High or input or input or High-speed DMA High-speed DMA of High-speed DMA High-speed DMA of High-speed DMA High-speed DMA of High-speed DMA High-speed DMA of 1A IDMA DMA, of 1E 1F 38(Base+98) 2A 2B 43(Base+AC) 2E 2F 51(Base+CC) interface 3A 3C interface 3D 3E A/D A/D of Clock of or 1-hour or specified count input Edge or or (High or 69(Base+114) input Edge or or (High or input Edge or or (High or input Edge or or (High or EPSON S1C33L03 FUNCTION PART B-II-5-1 of IDMA factor Priority (Peripheral II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC of (Address)" the The parentheses offset bytes) from the of the The of the the This the TTBR to about the including factors, to the "S1C33000 Core CPU (Peripheral that each peripheral written. factor" the factor of the occurring each "IDMA that factor which this the DMA (IDMA) to when factor The the IDMA's factors that the IDMA. "Priority" the of when to the If or factors of highest priority. the each the of factors the the that they written to the CPU when of the below The the factor that occurred to The IE of the (PSR) the CPU to The factor that occurred higher than the that the (IL). (The the each other factor higher priority, such as NMI, occurred. The factor IDMA (the IDMA to factor the factor to and the the software Therefore, the factor cleared the when the factor occurred. The when the when the factor IDMA, the factor the following The IDMA counter the IDMA information the counter If or factors the factor that the highest allowed to to the CPU. The other with the The PSR and about factor to the of each this EPSON B-II-5-2 S1C33L03 FUNCTION PART
Factors and DMA Several factors that they IDMA of these factors IDMA to the CPU. The to the CPU IDMA completed. (The IDMA of the PSR to "IDMA Invocation". (NMI) The (NMI) the #NMI or using the internal The of NMI with the to the bytes. This other and unconditionally the CPU. this the (SP) write to the SP completed Processing the CPU The CPU every the CPU completing of the instruction that executed. The following the processing. The PSR and the counter (PC) to the The IE of the PSR to (following The IL of the PSR to the of the (NMI its The of the factor the PC, the once accepted, that follow the IE to the this the IL that higher than that of the currently accepted. the terminated the instruction, the PSR to its previous the occurred. The branching to the instruction to the that when the occurred. Clearing The (HALT and SLEEP) cleared NMI or to clear HALT the clock HALT2 DMA used. SLEEP the high-speed (OSC3) deactivated, from the peripheral that with the OSC3 clock used. that to clear HALT NMI and that to clear HALT2 NMI and DMA that to clear SLEEP NMI, input and clock Clearing of the accomplished to the CPU. Therefore, this that the PSR such that the accepted, and that the the factor to the cleared and the CPU the to the instruction to the or instruction the If the factor to from the to the IDMA, the IDMA that the of SLEEP the high-speed (OSC3) operating. If to of IDMA the of the IDMA to the CPU. Therefore, the CPU the EPSON S1C33L03 FUNCTION PART B-II-5-3 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC Trap Table The C33 Core allows the of the to the TTBR TTBR0 (D[9:0]) TTBR low-order Trap TTBR1 (D[F:A]) TTBR low-order Trap TTBR2 (D[B:0]) TTBR high-order Trap TTBR3 (D[F:C]) TTBR high-order Trap the TTBR to Therefore, when the that least the written to the TTBR0 and TTBR3 read-only which Therefore, the with 1KB boundary The TTBR normally write-protected to them from rewritten. To this write protection function, another TBRP (D[7:0]) TTBR write-protect provided. write to the TTBR writing to TBRP and back write to the of the TTBR Consequently, write to the TTBR to with the low-order first. of NMI or the writes of the low-order and high-order would malfunction, recommended that the written EPSON B-II-5-4 S1C33L03 FUNCTION PART
of of the The as shown input HSDMA factors I/F A/D input input Software The following sections the of the to (PSR) The PSR incorporated the CPU and to or to the CPU. (IE) PSR[4] This to or to the CPU. this to the CPU to this to the CPU. the CPU (or other the PSR to the and the IE to Consequently, occurring thereafter the IE to software or the terminated the instruction. The IE to (IL): PSR[11:8] The IL the whose below the the the IL the whose below the the CPU the IE to The IL and the together allow to the each about the to Priority and the CPU the PSR to the and the IL to the Therefore, when the IE to the whose or below that of the currently the IL rewritten. The IL to its when the terminated the instruction. EPSON S1C33L03 FUNCTION PART B-II-5-5 factor IDMA IDMA factor IDMA IDMA of II CORE BLOCK: ITC ITC CPU (with IDMA (without IDMA HSDMA HSDMA selection CPU IDMA IDMA IDMA IDMA C HSDMA A-1 B-II ITC
II CORE BLOCK: ITC The IL rewritten only and other The IL to (that the S1C33000 Core CPU function, the IL allows to the of to the the ITC consists of three each only to Factor and factor and each factor. factor The factor to when the factor Reading the to what caused to to the processing. The factor writing software or IDMA operation. that the which this selected from the software of the below. This selection accomplished RSTONLY (D0) Reset-only This selected (RSTONLY when initially With this the factor writing Although factor located the of the the factor which written neither Therefore, this that factor when instructions or that factor that to writing. this factor the software Read/write This selected writing to RSTONLY. this used, factor and written as other Therefore, the writing and writing this factor which written operation, factor the and the write, when using this Since factor to them when the CPU and branches off to the the factor Consequently, from the the instruction without the factor the factor about factor to the of each peripheral this EPSON B-II-5-6 S1C33L03 FUNCTION PART
This the of to the CPU. when the of this to to the CPU of the factor. If the to to the CPU when the factor and written as other Therefore, the writing and writing reading this its of the the of factor when factor the factor to the to initially the to when IDMA of factor or when clearing (HALT or SLEEP the to The to the CPU when the following factor and the factor to The of the the factor that occurred to The of the IDMA the factor that occurred to If or factors the factor that the highest to to the CPU. the following section.) these the to the CPU with the of the the and its These asserted the factor to or the of the to or other factor of higher They cleared the CPU the EPSON S1C33L03 FUNCTION PART B-II-5-7 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC Priority and The each It allows the of to the of to The shown to this The this the and the CPU as below. of the the If or factors that the the factor the whose the allowed the to to the CPU. If factor or the the to the Table factors the their to the Table Other factors of higher the CPU. to the CPU, the outputs the of the to the CPU with If another factor of higher the the and to those of the factor they to the CPU. The first of the CPU The CPU the of the from the with the that the IL of the PSR to whether or to the IE IL the IE IL the rejected the written to the IL. the written to the IL only the whose written the or accepted. accepted, the that its written to the IL. the below that accepted. If the to the IDMA of factor Notes the S1C33000 Core CPU function, the IL allows to the of to the the C33 Core consists of three each only to rewriting the to the IL the the of the IL below the and the IE to the factor occurred, the EPSON B-II-5-8 S1C33L03 FUNCTION PART
IDMA Invocation The factors which IDMA written Table the function to the DMA (IDMA). IDMA The IDMA to specify the factor that IDMA If IDMA to the IDMA when the factor the IDMA to the factor IDMA and The IDMA to The which this selected from the software of the below. This selection accomplished using IDMAONLY (D1) Set-only This selected (IDMAONLY when initially With this IDMA writing Although IDMA located the IDMA the IDMA which written neither Therefore, this that only IDMA when instructions or that IDMA that to writing. Read/write This selected writing to IDMAONLY. this used, IDMA and written as other Therefore, the IDMA writing and writing this IDMA which written operation, IDMA the the and the write, when using this IDMA To IDMA using factor, the of the IDMA to If this to the factor the IDMA The IDMA to The IDMA allows selection of (set-only or Read/write to the IDMA This selection accomplished DENONLY (D2) the the IDMA IDMA the of factor, the of the IDMA and IDMA to Then when factor the to the CPU and the IDMA The DMA to the information of that IDMA The the of the ITC the IDMA invocation. The IDMA the of the CPU higher than the of the when the to the CPU the IDMA completed, the the the IDMA invocation when the and PSR of the CPU to It that the information the IDMA EPSON S1C33L03 FUNCTION PART B-II-5-9 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC IDMA To of IDMA The that of the DMA this the the IDMA information (DINTEM adition to the and the PSR the counter the selected IDMA reach the count of the of the factor and The counter each If the counter to when DINTEN to the factor and the IDMA cleared to other The IDMA IDMA to when factor as To that IDMA this the factor shows the when DINTEN to IDMA factor factor IDMA To of IDMA If the IDMA information (DINTEN the the factor when the counter becomes this the IDMA to without cleared. the IDMA cleared, the following IDMA the factor shows the when DINTEN to IDMA factor factor IDMA C IDMA IDMA, to "IDMA DMA)". EPSON B-II-5-10 S1C33L03 FUNCTION PART counter IDMA when DINTEN counter IDMA IDMA when DINTEN
HSDMA Invocation factors high-speed (HSDMA). HSDMA The DMA four of HSDMA allows selection of factor as the The HSDMA this selection. HSDMA HSD0S[3:0] (D[3:0])/HSDMA HSDMA HSD1S[3:0] (D[7:4])/HSDMA HSDMA HSD2S[3:0] (D[3:0])/HSDMA HSDMA HSD3S[3:0] (D[7:4])/HSDMA shows the and the factor. factor factor factor factor Software Software Software Software K50 input K51 input K53 input K54 input K50 input K51 input K53 input K54 input input input input input input input input input I/F I/F I/F I/F I/F I/F I/F I/F A/D A/D A/D A/D HSDMA selecting factor with the HSDMA the HSDMA when the selected factor The factor IDMA this invocation. Since HSDMA the factor when the DMA completed the ITC. HSDMA the of factor, that DMA the HSDMA the HSDMA about HSDMA, to "HSDMA (High-Speed DMA)". EPSON S1C33L03 FUNCTION PART B-II-5-11 HSDMA Factor II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC I/O Memory of shows the of the Function R/W (B) input (B) input (B) input (B) High-speed DMA (B) High-speed DMA when read. (B) IDMA (B) (B) EPSON B-II-5-12 S1C33L03 FUNCTION PART of PP1L2 PP1L1 PP1L0 PP0L2 PP0L1 PP0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP3L2 PP3L1 PP3L0 PP2L2 PP2L1 PP2L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PK1L2 PK1L1 PK1L0 PK0L2 PK0L1 PK0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PHSD1L2 PHSD1L1 PHSD1L0 PHSD0L2 PHSD0L1 PHSD0L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PHSD3L2 PHSD3L1 PHSD3L0 PHSD2L2 PHSD2L1 PHSD2L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PDM2 PDM1 PDM0 D73 D2 D1 D0 IDMA P16T12 P16T11 P16T10 P16T02 P16T01 P16T00 D7 D6 D5 D4 D3 D2 D1 D0 P16T32 P16T31 P16T30 P16T22 P16T21 P16T20 D7 D6 D5 D4 D3 D2 D1 D0 to to to to to to to to to to to to to to to R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W when read. R/W when read.
Function R/W (B) (B) I/F 004026A (B) I/F A/D Writing allowed. 004026B (B) Clock 004026C (B) input 004026D (B) input when read. (B) input, input when read. (B) DMA (B) (B) EPSON S1C33L03 FUNCTION PART B-II-5-13 P16T52 P16T51 P16T50 P16T42 P16T41 P16T40 D7 D6 D5 D4 D3 D2 D1 D0 PSI002 PSI001 PSI000 P8TM2 P8TM1 P8TM0 D7 D6 D5 D4 D3 D2 D1 D0 interface PAD2 PAD1 PAD0 PSI012 PSI011 PSI010 D7 D6 D5 D4 D3 D2 D1 D0 A/D interface PCTM2 PCTM1 PCTM0 D73 D2 D1 D0 Clock PP5L2 PP5L1 PP5L0 PP4L2 PP4L1 PP4L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP7L2 PP7L1 PP7L0 PP6L2 PP6L1 PP6L0 D7 D6 D5 D4 D3 D2 D1 D0 input input EK1 EK0 EP3 EP2 EP1 EP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input EIDMA EHDM3 EHDM2 EHDM1 EHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA E16TC1 E16TU1 E16TC0 E16TU0 D7 D6 D54 D3 D2 D10 E16TC3 E16TU3 E16TC2 E16TU2 D7 D6 D54 D3 D2 D10 II CORE BLOCK: ITC to to to to to to to to to to to R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. A-1 B-II ITC
II CORE BLOCK: ITC Function R/W (B) when read. (B) when read. (B) I/F when read. (B) input clock A/D when read. (B) Factor input, input factor when read. (B) DMA factor (B) factor (B) factor (B) factor when read. (B) Factor factor when read. (B) Factor I/F factor EPSON B-II-5-14 S1C33L03 FUNCTION PART E16TC5 E16TU5 E16TC4 E16TU4 D7 D6 D54 D3 D2 D10 E8TU3 E8TU2 E8TU1 E8TU0 D74 D3 D2 D1 D0 ESTX1 ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF EP7 EP6 EP5 EP4 ECTM EADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D FK1 FK0 FP3 FP2 FP1 FP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA FIDMA FHDM3 FHDM2 FHDM1 FHDM0 F16TC1 F16TU1 F16TC0 F16TU0 D7 D6 D54 D3 D2 D10 F16TC3 F16TU3 F16TC2 F16TU2 D7 D6 D54 D3 D2 D10 F16TC5 F16TU5 F16TC4 F16TU4 D7 D6 D54 D3 D2 D10 F8TU3 F8TU2 F8TU1 F8TU0 D74 D3 D2 D1 D0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF FSTX1 FSRX1 FSERR1 FSTX0 FSRX0 FSERR0 factor Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor factor factor R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W when read. (B) Factor input clock A/D factor (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) I/F A/D, input IDMA (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) I/F A/D, input IDMA EPSON S1C33L03 FUNCTION PART B-II-5-15 FP7 FP6 FP5 FP4 FCTM FADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU2 R16TC1 R16TU1 D7 D6 D5 D4 D3 D2 D1 D0 RSTX0 RSRX0 R8TU3 R8TU2 R8TU1 R8TU0 R16TC5 R16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF RP7 RP6 RP5 RP4 RADE RSTX1 RSRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF DE16TC0 DE16TU0 DEHDM1 DEHDM0 DEP3 DEP2 DEP1 DEP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2 DE16TC1 DE16TU1 D7 D6 D5 D4 D3 D2 D1 D0 DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF DEP7 DEP6 DEP5 DEP4 DEADE DESTX1 DESRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF II CORE BLOCK: ITC factor IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. A-1 B-II ITC
II CORE BLOCK: ITC Function R/W (B) High-speed DMA (B) High-speed DMA 004029F (B) EPSON B-II-5-16 S1C33L03 FUNCTION PART HSD1S3 HSD1S2 HSD1S1 HSD1S0 D7 D6 D5 D4 High-speed DMA HSD0S3 HSD0S2 HSD0S1 HSD0S0 D3 D2 D1 D0 High-speed DMA D7 D6 D5 D4 High-speed DMA HSD3S3 HSD3S2 HSD3S1 HSD3S0 HSD2S3 HSD2S2 HSD2S1 HSD2S0 D3 D2 D1 D0 High-speed DMA DENONLY D73 D2 IDMA selection IDMA selection factor selection IDMAONLY D1 RSTONLY D0 C Software K51 input K51 input input input SI/F SI/F A/D C Software K50 input K50 input input input SI/F SI/F A/D C Software K54 input K54 input input input SI/F SI/F A/D C Software K53 input K53 input input input SI/F SI/F A/D RD/WR only RD/WR only RD/WR R/W R/W R/W R/W R/W R/W R/W
Function R/W 00402C5 factor FP function switching 00402CB factor TM16 function switching read. 004812D (B) TTBR write (HW) TTBR (HW) TTBR high- EPSON S1C33L03 FUNCTION PART B-II-5-17 T8CH5S0 SIO3TS0 D7 D6 SIO T8CH4S0 SIO3RS0 D5 D4 SIO SIO2TS0 D3 SIO SIO3ES0 D2 SIO SIO2RS0 D1 SIO SIO2ES0 D0 SIO T8CH5S1 D7 T8CH4S1 D6 SIO3ES1 D5 SIO SIO2ES1 D4 SIO SIO3TS1 D3 SIO SIO3RS1 D2 SIO SIO2TS1 D1 SIO SIO2RS1 D0 SIO TBRP7 TBRP6 TBRP5 TBRP4 TBRP3 TBRP2 TBRP1 TBRP0 D7 D6 D5 D4 D3 D2 D1 D0 TTBR write TTBR15 TTBR14 TTBR13 TTBR12 TTBR11 TTBR10 TTBR09 TTBR08 TTBR07 TTBR06 TTBR05 TTBR04 TTBR03 TTBR02 TTBR01 TTBR00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Trap Trap TTBR33 TTBR32 TTBR31 TTBR30 TTBR2B TTBR2A TTBR29 TTBR28 TTBR27 TTBR26 TTBR25 TTBR24 TTBR23 TTBR22 TTBR21 TTBR20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Trap Trap II CORE BLOCK: ITC T8 UF FP7 SIO TXD FP6 T8 UF FP5 SIO RXD FP4 SIO TXD FP3 SIO RXD FP2 SIO RXD FP1 SIO RXD FP0 T8 UF TM16 T8 UF TM16 SIO RXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 Writing the TTBR write protection. Writing other the write protection. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. Writing allowed. when read. Writing allowed. R/W A-1 B-II ITC
II CORE BLOCK: ITC Function R/W (HW) The following collectively the of each about and the classified factor, to the of the peripheral this the of each the of to If this below the IL of the PSR, The of this when initially or to the CPU. Read: when the of this to and when the to the factors to IDMA invocation or clear the the initially this to EPSON B-II-5-18 S1C33L03 FUNCTION PART A10IR2 A10IR1 A10IR0 DF DE DD DC internal ROM selection A10BW1 A10BW0 DB DA D9 burst ROM burst A10DRA A9DRA A10SZ A10DF1 A10DF0 D8 D7 D6 D5 D4 burst ROM selection burst ROM selection selection A10WT2 A10WT1 A10WT0 D3 D2 D1 D0 A10IR[2:0] ROM 2MB 1MB 512KB 256KB 128KB 64KB 32KB 16KB A10BW[1:0] Used Used A10DF[1:0] of A10WT[2:0] R/W when read. R/W when read. R/W R/W R/W R/W R/W when read.
factor Indicate the of factors factor factor written using the reset-only Factor written using the read/write Factor Factor The factor to when factor each peripheral If the following this to the CPU: The of the to other of higher occurred. The IE of the PSR to The to higher than the CPU's (IL). factor to IDMA, that when the to the CPU the factor that occurred. If the of IDMA, the the IDMA completed. The factor to when factor the and the to the factor and the PSR the IL below the indicated the and the IE to or the instruction). The factor write instruction the software If the PSR to (or the instruction executed) without the factor the that the to written to the when using the reset-only (RSTONLY and when using the read/write (RSTONLY to these The factor becomes when initially to the the software IDMA Specify whether or to IDMA when factor the set-only IDMA Read: the read/write IDMA Read: If of this to IDMA when the factor and the If the to without IDMA. about IDMA, to "IDMA DMA)". If the IDMA and the counter reaches the count of of DMA the IDMA to and the factor that IDMA this to requested). EPSON S1C33L03 FUNCTION PART B-II-5-19 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC IDMA or the IDMA the set-only IDMA Not Read: the read/write IDMA IDMA Read: If of this to the IDMA the factor If the to the IDMA this to (IDMA RSTONLY factor selection (D0) Select the the factor Reset-only Read/write Read: With the reset-only the factor writing The factor which written Therefore, this that factor when instructions or that factor that to writing. This to factor the software The read/write selected writing to RSTONLY. this selected, factor and written as other Therefore, the writing and writing this factor which written operation, factor and write instructions, when this RSTONLY to (reset-only IDMAONLY IDMA selection (D1) Select the the IDMA Set-only Read/write Read: With the set-only IDMA writing The IDMA which written Therefore, this that only IDMA However, when instructions or that IDMA that to writing. The read/write selected writing to IDMAONLY. this selected, IDMA and written as other Therefore, the IDMA writing and writing this IDMA which written write operation, IDMA the the and the write, when using this IDMAONLY to (set-only EPSON B-II-5-20 S1C33L03 FUNCTION PART
DENONLY IDMA selection (D2) Select the the IDMA Set-only Read/write Read: With the set-only IDMA writing The IDMA which written neither Therefore, this that only IDMA when using instructions or that IDMA that to writing. The read/write selected writing to DENONLY. this selected, IDMA and written as other Therefore, the IDMA writing and writing this IDMA which written operation, the the and the write, when this DENONLY to (set-only SIO2ES0 SIO factor switching (D0) factor FP function switching Switches the factor. SIO FP0 input Read: to to the SIO to to the FP0 input At this to SIO2RS0 SIO receive-buffer factor switching (D1) factor FP function switching Switches the factor. SIO receive-buffer FP1 input Read: to to the SIO receive-buffer to to the FP1 input At this to SIO3ES0 SIO factor switching (D2) factor FP function switching Switches the factor. SIO FP2 input Read: to to the SIO to to the FP2 input At this to EPSON S1C33L03 FUNCTION PART B-II-5-21 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC SIO2TS0 SIO transmit-buffer empty/FP3 factor switching (D3) factor FP function switching Switches the factor. SIO transmit-buffer FP3 input Read: to to the SIO transmit-buffer to to the FP3 input At this to SIO3RS0 SIO receive-buffer factor switching (D4) factor FP function switching Switches the factor. SIO receive-buffer FP4 input Read: to to the SIO receive-buffer to to the FP4 input At this to T8CH4S0 factor switching (D5) factor FP function switching Switches the factor. FP5 input Read: to to the to to the FP5 input At this to SIO3TS0 SIO transmit-buffer empty/FP6 factor switching (D6) factor FP function switching Switches the factor. SIO transmit-buffer FP6 input Read: to to the SIO transmit-buffer to to the FP6 input At this to T8CH5S0 factor switching (D7) factor FP function switching Switches the factor. FP7 input Read: to to the to to the FP7 input At this to EPSON B-II-5-22 S1C33L03 FUNCTION PART
SIO2RS1 SIO receive-buffer factor switching (D0) factor TM16 function switching Switches the factor. SIO receive-buffer TM16 Read: to to the SIO receive-buffer to to the TM16 At this to SIO2TS1 SIO transmit-buffer empty/TM16 factor switching (D1) factor TM16 function switching Switches the factor. SIO transmit-buffer TM16 Read: to to the SIO transmit-buffer to to the TM16 At this to SIO3RS1 SIO receive-buffer factor switching (D2) factor TM16 function switching Switches the factor. SIO receive-buffer TM16 Read: to to the SIO receive-buffer to to the TM16 At this to SIO3TS1 SIO transmit-buffer empty/TM16 factor switching (D3) factor TM16 function switching Switches the factor. SIO transmit-buffer TM16 Read: to to the SIO transmit-buffer to to the TM16 At this to SIO2ES1 SIO factor switching (D4) factor TM16 function switching Switches the factor. SIO TM16 Read: to to the SIO to to the TM16 At this to EPSON S1C33L03 FUNCTION PART B-II-5-23 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC SIO3ES1 SIO factor switching (D5) factor TM16 function switching Switches the factor. SIO TM16 Read: to to the SIO to to the TM16 At this to T8CH4S1 factor switching (D6) factor TM16 function switching Switches the factor. TM16 Read: to to the to to the TM16 At power-on, this to T8CH5S1 factor switching (D7) factor TM16 function switching Switches the factor. TM16 Read: to to the to to the TM16 At this to TBRP7TBRP0 TTBR write protection ([D[7:0]) TTBR write-protect write protection the TTBR protection the operation (write protected) Read: writing to the TTBR TBRP to to the write protection. Then when written to the of the TTBR, the once becomes write-protected. TBRP to (write protected). EPSON B-II-5-24 S1C33L03 FUNCTION PART
TTBR09TTBR00 Trap (D[9:0]) TTBR low-order TTBR15TTBR10 Trap (D[F:A]) TTBR low-order TTBR2BTTBR20 Trap (D[B:0]) TTBR high-order TTBR33TTBR30 Trap (D[F:C]) TTBR high-order the of the TTBR0 and TTBR3 read-only and to this reason, the with 1KB boundary The TTBR normally write-protected to them from rewritten. To this write function, another TBRP (D[7:0]) TTBR write-protect write to the TTBR writing to TBRP and back write to the of the TTBR Consequently, writes to the TTBR to with the low-order first. of NMI and the writes of the and high-order malfunctions, recommended that the written the TTBR to Notes when factor that restarting from the to IDMA, IDMA the its occurrence. SLEEP the high-speed (OSC3) operating. to of IDMA the of IDMA to the CPU. Therefore, the CPU the the S1C33000 Core CPU function, the IL allows to the of to the the C33 Core Block consists of three each to the reset-only to the factor writing instruction or executed, the other factor the that to write. This when the read/write to the factor writing factor which written operation factor reads and writes, when this The to the set-only and read/write the IDMA and IDMA the factor and become To or IDMA from inadvertently, to these and the software To another from the factor of to the factor and the PSR or the instruction. EPSON S1C33L03 FUNCTION PART B-II-5-25 II CORE BLOCK: ITC A-1 B-II ITC
II CORE BLOCK: ITC EPSON B-II-5-26 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
II-6 CLG (Clock This section the the clock. of Clock The C33 Core built-in clock that consists of high-speed (OSC3) and PLL. The high-speed (OSC3) the clock the CPU and internal DMA, interface, and A/D Furthermore, the clock input clock, such as low-speed (OSC1, clock the the clock and operating the CPU clock to reduce the including the low-speed (OSC1) used, the clocks the CPU and the peripheral interface, and A/D selected the OSC3 clock and the OSC1 clock. to and Switching the CPU Clock" this section and and (OSC1) of the Peripheral shows the of the clock CLKDT[1:0] ON/OFF OSC3 OSC4 SLEEP To CPU PLLC PLL PLLS0 PLLS1 ON/OFF OSC1 OSC2 the (OSC3 clock) of the high-speed (OSC3) the CPU operating clock. the low-speed (OSC1) used, the CPU operating clock switched to the (OSC1 clock) of the low-speed (OSC1) Furthermore, each If the OSC3 clock such as when clock only, the OSC1 clock operation of the CPU and off the high-speed (OSC3) to reduce when SLEEP the high-speed (OSC3) turned off, greatly reducing internal the clock to operated). EPSON S1C33L03 FUNCTION PART B-II-6-1 SOSC3 High-speed (OSC3) Clock switch SOSC1 (OSC1) of Clock II CORE BLOCK: CLG (Clock CLKCHG to HALT, HALT2, SLEEP To BCU and DMA HALT2, SLEEP SLEEP Peripheral Block CLG To peripheral To peripheral and clock A-1 B-II CLG
II CORE BLOCK: CLG (Clock I/O of Clock the I/O of the clock I/O Function OSC3 High-speed (OSC3) input Crystal/ceramic or clock input OSC4 High-speed (OSC3) Crystal/ceramic when clock used) PLLC PLL PLLS[1:0] PLL PLLS1 PLLS0 fin OSC3 fout PSCIN with operating the PLL used, the OSC3 clock directly. High-Speed (OSC3) The high-speed (OSC3) the clock the CPU and internal peripheral DMA, interface, and A/D This or Optionally clock used. shows the of the high-speed (OSC3) C G2 OSC3 or OSC4 C D2 SS Crystal/ceramic clock input using or this or and feedback (Rf) the OSC3 and OSC4 and (C G2 C D2 the OSC3 and SS and the OSC4 and SS respectively. clock used, the OSC4 and input square-wave clock to the OSC3 The of to This when clock used. the PLL, the to the PLL Table characteristics and the clock input characteristics, to Characteristics". EPSON B-II-6-2 S1C33L03 FUNCTION PART Table I/O of Clock PLL OSC3 SLEEP High-Speed (OSC3) OSC3 DD SS clock N.C. OSC4 OSC3 SLEEP
PLL The PLL the OSC3 clock and its The should using the PLLS[1:0] to the OSC3 clock PLLS1 PLLS0 fin (OSC3 clock) fout Notes to to ROM, and to to ROM, and PLL Not Not shows the PLL the PLL used, the OSC3 as the clock. this the to Furthermore, the PLLC The high-speed (OSC3) or off SOSC3 (D1) The turned off writing to SOSC3 and back writing SOSC3 to the turned Notes the high-speed (OSC3) as the clock the CPU operating clock, turned off. this writing to SOSC3 that writing to SOSC3 allowed only when the power-control protection to Immediately the turned of to 3.3-V this To the from operating erratically, the clock its The high-speed (OSC3) off when the CPU SLEEP EPSON S1C33L03 FUNCTION PART B-II-6-3 Table the PLLS[1:0] DD SS II CORE BLOCK: CLG (Clock PLLS1 PLL PLLS0 PLLC A-1 B-II CLG
II CORE BLOCK: CLG (Clock and Switching the CPU Clock the CPU operating clock operating the CPU with the high-speed (OSC3) clock, the operating switched four CLKDT[1:0] (D[7:6]) this switchover. fout: PLL The clock becomes the clock, which as the CPU operating clock and the clock. At the ratio to fout/1, the CPU operated directly the PLL clock. Since the reducing the CPU operating switch the operating as necessary. This effective the high-speed (OSC3) clock, and when the low-speed (OSC1) clock as the clock. Writing to CLKDT[1:0] effective when the power-control protection to Switching the CPU operating clock The CPU operating clock switched from OSC3 to OSC1 only when the low-speed (OSC1) the Peripheral used. the CPU operating the OSC3 clock. internal peripheral which interface, A/D and to or low-speed and the CPU its clock the CPU operating clock switched to the OSC1 clock, thereby reducing CLKCHG (D2) to switch the operating clock. Procedure switching from the OSC3 clock to the OSC1 clock Turn the low-speed (OSC1) writing to SOSC1). the OSC1 (three seconds or the CPU operating clock writing to CLKCHG). Turn off the high-speed (OSC3) writing to SOSC3). and when the low-speed (OSC1) inactive. Notes instructions to switch from OSC3 to OSC1 and the OSC3 off. If these operations using instruction, the CPU erratically. the of the such as the and interface terminated the OSC3 turned off to them from operating or the clock as OSC1. to incorrect operation, of the CPU clock. Procedure switching from the OSC1 clock to the OSC3 clock Turn the high-speed (OSC3) writing to SOSC3). the OSC3 or 3.3-V Switch the CPU operating clock writing to CLKCHG). The operating clock switchover CLKCHG effective when both and the power-control protection to EPSON B-II-6-4 S1C33L03 FUNCTION PART of CPU Clock CLKDT1 CLKDT0 ratio fout/8 fout/4 fout/2 fout/1
Power-Control Protection The power-control which to the and the CPU operating clock, normally writing to from malfunctioning to writing. To this writing, the power-control protection CLGP[7:0] (D[7:0]) Power-control protection to that this allows the power-control to written to once, of CLGP[7:0] cleared to when this written to. Therefore, CLGP[7:0] to each the power-control written to. The CLGP[7:0] the from the power-control HALT which the instruction, the high-speed (OSC3) and low-speed (OSC1) both their HALT therefore, there to the or exiting HALT The high-speed (OSC3) operating SLEEP which the instruction. If the high-speed (OSC3) operating SLEEP SLEEP exited. the CPU operating the OSC3 clock SLEEP the CPU operating using the OSC3 clock SLEEP exited. The high-speed (OSC3) (when using 3.3-V its to To the CPU from operating this the C33 Core to allow the OSC3 clock supply to the CPU to the SLEEP exited. 8T1ON (D2) Clock option to this function. to the clock supply started. The and the operations to when this function as follows: the Preset the count to that It necessary to the input clock the the to SLEEP the to the factor to 8T1ON the function the exiting SLEEP to counting. SLEEP using the instruction. SLEEP SLEEP NMI, input or The high-speed (OSC3) when SLEEP exited. to counting the OSC3 clock. The operating clock supply to the CPU the that the CPU to the and to the of each item this The function the high-speed (OSC3) 8T1ON effective when SLEEP exited. Writing to 8T1ON effective when the power-control protection to EPSON S1C33L03 FUNCTION PART B-II-6-5 II CORE BLOCK: CLG (Clock A-1 B-II CLG
II CORE BLOCK: CLG (Clock I/O Memory of Clock Table the of clock Function R/W (B) (B) On Clock option R/W 004019E (B) SOSC1 (OSC1) (D0) the low-speed (OSC1) or off. OSC1 turned OSC1 turned off Read: The of the low-speed (OSC1) writing to SOSC1, and writing of three seconds to the restarted, least this of the OSC1 clock used. Writing to SOSC1 allowed when CLGP[7:0] to that the CPU operating the OSC1 clock, writing to SOSC1 and the turned off. At SOSC1 to (OSC1 turned This effective when the low-speed (OSC1) the used. SOSC3 High-speed (OSC3) (D1) the high-speed (OSC3) or off. OSC3 turned OSC3 turned off Read: The of the high-speed (OSC3) writing to SOSC3, and writing Since of 3.3-V to the restarted, least this of the OSC3 clock used. Writing to SOSC3 allowed when CLGP[7:0] to that the CPU operating the OSC3 clock, writing to SOSC3 and the turned off. At SOSC3 to (OSC3 EPSON B-II-6-6 S1C33L03 FUNCTION PART of Clock CLKDT1 CLKDT0 D7 D6 clock ratio selection PSCON CLKCHG SOSC3 SOSC1 D5 D43 D2 D1 D0 On/Off CPU operating clock switch High-speed (OSC3) On/Off Low-speed (OSC1) On/Off D74 D3 D2 D1 D0 HALT clock option function OSC1 HLT2OP 8T1ON PF1ON CLGP7 CLGP6 CLGP5 CLGP4 CLGP3 CLGP2 CLGP1 CLGP0 D7 D6 D5 D4 D3 D2 D1 D0 CLKDT[1:0] ratio On OSC3 OSC1 On On On On Writing the write protection of the and the clock option Writing another the write protection. R/W R/W R/W R/W R/W Writing allowed. R/W R/W R/W when read. write
CLKCHG CPU operating clock switch (D2) Selects the CPU operating clock. OSC3 clock OSC1 clock Read: The OSC3 clock selected as the CPU operating clock writing to CLKCHG, and OSC1 selected writing The operating clock switched this only when both the high-speed (OSC3) and (OSC1) writing to CLKCHG effective only when CLGP[7:0] to Immediately the the to switching the CPU operating clock. At CLKCHG to (OSC3 clock). This effective when the low-speed (OSC1) the used. CLKDT1CLKDT0 CPU operating selection (D[7:6]) Select the CPU operating clock This effective when the CPU operated using the high-speed (OSC3) clock and the (OSC1) clock. Writing to CLKDT[1:0] allowed when CLGP[7:0] to At CLKDT to (fout/1). 8T1ON High-speed (OSC3) function (D2) Clock option the function the high-speed (OSC3) SLEEP exited. On Read: SLEEP exited, the high-speed (OSC3) function effective writing to 8T1ON. this function to used, the to allow to counting SLEEP SLEEP exited, the OSC3 clock to the CPU This function when 8T1ON to The high-speed (OSC3) function effective only when SLEEP exited. Writing to 8T1ON effective only when CLGP[7:0] to writing to 8T1ON, to write to the At 8T1ON to HLT2OP HALT clock option (D3) Clock option Select HALT or HALT2 HALT2 Read: written to HLT2OP, the CPU HALT2 when the HALT instruction executed. written, the CPU Writing to HLT2OP allowed when CLGP[7:0] to At HLT2OP to The following shows the operating HALT (basic and HALT2 and SLEEP EPSON S1C33L03 FUNCTION PART B-II-6-7 Table of CPU Clock CLKDT1 CLKDT0 ratio fout/8 fout/4 fout/2 fout/1 II CORE BLOCK: CLG (Clock fout: PLL A-1 B-II CLG
II CORE BLOCK: CLG (Clock Reactivating factor HALT The CPU clock (CPU BCU clock supplied. (BCU DMA clock (DMA Clocks the peripheral the HALT or The high-speed the HALT The low-speed the HALT HALT2 The CPU clock (CPU BCU clock (BCU DMA clock (DMA Clocks the peripheral the HALT or The high-speed the HALT The low-speed the HALT SLEEP The CPU clock (CPU BCU clock (BCU the peripheral The high-speed The low-speed the SLEEP CLGP7CLGP0 Power-control protection ([D[7:0]) protection These the protection writing to and protection other than the (write-protected) Read: writing to or CLGP[7:0] to to the protection writing to that This clearing of write protection effective writing, the cleared to writing. Therefore, CLGP[7:0] each the protected written to. At CLGP to (write-protected). EPSON B-II-6-8 S1C33L03 FUNCTION PART Table NMI factors only the of: NMI factors however, that from peripheral the CPU only when the operating clock to the NMI input factors Clock when the low-speed operated
Notes Immediately the high-speed (OSC3) turned of to 3.3-V this To the from operating erratically, the clock its the CPU SLEEP operation the OSC3 clock, the high-speed (OSC3) turned off SLEEP and SLEEP exited. To the CPU from operating to OSC3 clock, to the function SLEEP exited SLEEP The the CPU operating clock off. The CPU operating clock switched when both the OSC3 and OSC1 Furthermore, when turning off that become as of the CPU operating clock switchover, to instructions switchover and turnoff. If these operations using instruction, the CPU erratically. If the high-speed (OSC3) turned off, operated the OSC3 clock inactive. If the OSC3 clock unnecessary, the OSC1 clock to the CPU and the high-speed (OSC3) off. This reduce HALT the DMA and BCU clocks the operation HALT HALT2 with of clock option HLT2OP that operation operation. If DMA and DMA while the CPU HALT that DMA HALT HALT2 DMA the DMA and BCU clocks the SLEEP the clock and the HALT2 the clocks the HALT2 or restarting from this input from as functionally, this input operates as input. Therefore, input based the of input. as follows and of Restarted high input. of Restarted input. operation, following the of of the SLP instruction, when the as follows. The effected immediately of the SLP instruction. already the when the SLP instruction executed, there and therefore the SLEEP momentarily, and the immediately There synchronization using clock the input and as the clock the SLEEP and the clock the HALT2 the this synchronization to bypassed when restarting. Therefore, when the input from active Consequently, the should that of input from the SLEEP or HALT2 EPSON S1C33L03 FUNCTION PART B-II-6-9 II CORE BLOCK: CLG (Clock A-1 B-II CLG
II CORE BLOCK: CLG (Clock If the IC the through the connected S5U1C33000H S1C33 Family) when the OSC3 clock or using the CLKDT[1:0] to the CPU clock (CPU_CLK), the ratio to This the CPU_CLK to the assumed. affects the BCU_CLK and BCLK clocks as they from CPU_CLK. If the BCU_CLK and BCLK output clock the or operating of the with these clocks, functions such as memory as as correctly. Therefore, malfunctions when the of and other the BCU using the that the and without when the ratio to the clock (CPU operating clock) the clock from OSC3 or PLL or using CLKDT[1:0] the clocks than the clock the If the clock to or higher than the clock the peripheral normally. EPSON B-II-6-10 S1C33L03 FUNCTION PART
II-7 DBG Unit) The C33 Core built-in This functional to software The operation. To software the the S5U1C33000H S1C33 Family) required. I/O of to exclusively the S5U1C33000H S1C33 Family) the The I/O of these V. Table the I/O of the I/O Initial Function DCLK Clock DST2 DST1 DST0 DPCO PC DSIO I/O With I/O The DCLK, DST[2:0] and DPCO of the I/O P14, P1[2:0] and P13, respectively. At these as outputs. If the used, these I/O or the peripheral writing to CFEX[1:0] (D[1:0]) function to "I/O (P Ports)" the these as the S5U1C33000H S1C33 Family) connected to these these the S5U1C33000H connected. the S5U1C33000H, to the "S5U1C33000H (S1C33 Family Furthermore, the as shown the user EPSON S1C33L03 FUNCTION PART B-II-7-1 Table I/O of II CORE BLOCK: DBG Unit) A-1 B-II DBG
II CORE BLOCK: DBG Unit) EPSON B-II-7-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
S1C33L03 FUNCTION PART III PERIPHERAL BLOCK
III-1 INTRODUCTION The C33 peripheral consists of including and counter four interface input and I/O low-speed (OSC1) and clock C33 Memory RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-III-1-1 C33 DMA C33_DMA (IDMA, HSDMA) C33_ADC (A/D C33 C33 Block III PERIPHERAL BLOCK: INTRODUCTION C33 LCD Block C33 SDRAM C33_SDRAMC (SDRAM interface) C33_CORE (CPU, BCU, ITC, CLG, DBG) C33_SBUS C33_PERI Clock interface, Ports) C33_LCDC (LCD interface) CORE_PAD C33 Core Block PERI_PAD A-1 B-III
III PERIPHERAL BLOCK: INTRODUCTION EPSON B-III-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
III-2 PRESCALER of The the clock (OSC3/PLL clock or OSC1 clock) to the clocks the internal peripheral The ratio selected each clock to the clock supply to each included. The following the that the clock: to (and to (and interface) A/D shows the of the of each to each section this PSCON OSC3 or PLL clock OSC1 clock Source Clock The clock the selected PSCDT0 (D0) clock PSCDT0 the OSC3 clock (when the PLL used) or the PLL clock (when the PLL used) selected. PSCDT0 the OSC1 clock selected. At the OSC3/PLL clock selected. the clock, the clock as the CPU operating clock selected. to the and CPU operating clock, to "CLG (Clock At the OSC3 clock selected. The clock to the writing to PSCON (D5) At PSCON to the operating If of peripheral turned off and the peripheral (DRAM refresh), A/D interface, and that the input clock (the clock turned off, the writing to PSCON. This to reduce EPSON S1C33L03 FUNCTION PART B-III-2-1 Selector ratio Selector of and Clock III PERIPHERAL BLOCK: PRESCALER A/D A-1 B-III PSC
III PERIPHERAL BLOCK: PRESCALER Selecting Ratio and The selecting the ratio and clock each peripheral allowing each peripheral to The ratio selected from each through the of the ratio selection The clock to the peripheral writing to the clock ratio selection Clock P16TS0[2:0] P16TON0 P16TS1[2:0] P16TON1 P16TS2[2:0] P16TON2 P16TS3[2:0] P16TON3 P16TS4[2:0] P16TON4 P16TS5[2:0] P16TON5 P8TS0[2:0] P8TON0 P8TS1[2:0] P8TON1 P8TS2[2:0] P8TON2 P8TS3[2:0] P8TON3 P8TS4[2:0] P8TON4 P8TS5[2:0] P8TON5 A/D PSAD[2:0] PSONAD to Source clock selected PSCDT0) reduced turning off the clock to the that those the following the clock If, when clock its ratio the clock switched and off the turned off or the CPU operating clock switched these operations, the and and the A/D turned off. Source Clock to to the clock, the the clock directly to the This function selected each using P8TPCK0 (D0) clock P8TPCK1 (D1) clock P8TPCK2 (D2) clock P8TPCK3 (D3) clock P8TPCK4 (D0) clock P8TPCK5 (D1) clock to the input clock selected the operating clock. The clock the to the clock that selected to the At to and becomes effective. EPSON B-III-2-2 S1C33L03 FUNCTION PART of the Clock Ratio
I/O Memory of shows the of the Function R/W (B) clk. clock (B) clock (B) clk. clock (B) On clock (B) On clock On (B) clock EPSON S1C33L03 FUNCTION PART B-III-2-3 Table of P8TPCK5 P8TPCK4 D72 D1 D0 clock selection clock selection On P8TON5 P8TS52 P8TS51 P8TS50 D7 D6 D5 D4 clock clock ratio selection P8TON4 P8TS42 P8TS41 P8TS40 D3 D2 D1 D0 clock clock ratio selection P8TPCK3 P8TPCK2 P8TPCK1 P8TPCK0 D74 D3 D2 D1 D0 clock selection clock selection clock selection clock selection P16TON0 P16TS02 P16TS01 P16TS00 D74 D3 D2 D1 D0 clock clock ratio selection P16TON1 P16TS12 P16TS11 P16TS10 D74 D3 D2 D1 D0 clock clock ratio selection P16TON2 P16TS22 P16TS21 P16TS20 D74 D3 D2 D1 D0 clock clock ratio selection III PERIPHERAL BLOCK: PRESCALER clk. On clk. P16TS0[2:0] ratio P16TS1[2:0] ratio P16TS2[2:0] ratio R/W R/W when read. selected clock R/W R/W R/W R/W selected clock the clock the I/F R/W R/W R/W R/W selected clock the clock the I/F R/W R/W R/W R/W when read. selected clock R/W R/W when read. selected clock as R/W R/W when read. selected clock R/W R/W when read. selected clock A-1 B-III PSC
III PERIPHERAL BLOCK: PRESCALER Function R/W 004014A (B) On clock 004014B (B) On clock 004014C (B) On clock 004014D (B) clock EPSON B-III-2-4 S1C33L03 FUNCTION PART P16TON3 P16TS32 P16TS31 P16TS30 D74 D3 D2 D1 D0 clock clock ratio selection P16TON4 P16TS42 P16TS41 P16TS40 D74 D3 D2 D1 D0 clock clock ratio selection P16TON5 P16TS52 P16TS51 P16TS50 D74 D3 D2 D1 D0 clock clock ratio selection On P8TON1 P8TS12 P8TS11 P8TS10 D7 D6 D5 D4 clock clock ratio selection P8TON0 P8TS02 P8TS01 P8TS00 D3 D2 D1 D0 clock clock ratio selection P16TS3[2:0] ratio P16TS4[2:0] ratio P16TS5[2:0] ratio P8TS1[2:0] ratio On P8TS0[2:0] ratio R/W R/W when read. selected clock R/W R/W when read. selected clock R/W R/W when read. selected clock R/W R/W selected clock the OSC3 R/W R/W selected clock the DRAM refresh clock.
Function R/W 004014E (B) clock 004014F (B) A/D clock On (B) (B) clock OSC1 OSC3/PLL R/W 004019E (B) PSCON on/off (D5) the or off. On Read: The clock input to the writing to PSCON, thereby operation. The turned off writing If the peripheral to operated, write to this to reduce Since PSCON protected writing the as SOSC1, SOSC3, CLKCHG and CLKDT[1:0], CLGP[7:0] to PSCON writing to PSCON supplying the clock to the and the peripheral that the clock timers, timers, A/D interface, and Therefore, off the when these peripheral used. At PSCON to (On). EPSON S1C33L03 FUNCTION PART B-III-2-5 On P8TON3 P8TS32 P8TS31 P8TS30 D7 D6 D5 D4 clock clock ratio selection P8TON2 P8TS22 P8TS21 P8TS20 D3 D2 D1 D0 clock clock ratio selection PSONAD PSAD2 PSAD1 PSAD0 D74 D3 D2 D1 D0 A/D clock A/D clock ratio selection CLKDT1 CLKDT0 D7 D6 clock ratio selection PSCON CLKCHG SOSC3 SOSC1 D5 D43 D2 D1 D0 On/Off CPU operating clock switch High-speed (OSC3) On/Off Low-speed (OSC1) On/Off PSCDT0 D71 D0 clock selection CLGP7 CLGP6 CLGP5 CLGP4 CLGP3 CLGP2 CLGP1 CLGP0 D7 D6 D5 D4 D3 D2 D1 D0 III PERIPHERAL BLOCK: PRESCALER P8TS3[2:0] ratio On P8TS2[2:0] ratio P8TS0[2:0] ratio CLKDT[1:0] ratio On OSC3 OSC1 On On Writing the write protection of the and the clock option Writing another the write protection. R/W R/W selected clock the clock the I/F R/W R/W selected clock the clock the I/F R/W R/W when read. selected clock R/W R/W R/W R/W R/W Writing allowed. R/W A-1 B-III PSC
III PERIPHERAL BLOCK: PRESCALER CLGP7CLGP0 Power-control protection ([D[7:0]) protection These the protection writing to and protection other than the (write-protected) Read: writing to or CLGP[7:0] to to the protection writing to that This clearing of write protection effective writing, the cleared to writing. Therefore, CLGP[7:0] each the protected written to. At CLGP to (write-protected). PSCDT0 clock selection (D0) clock Select the clock the OSC1 clock OSC3 clock/PLL clock Read: written to PSCDT0, the OSC1 clock selected. written, the OSC3 clock (when the PLL used) or the PLL clock (when the PLL used) selected. the clock, the clock as the CPU operating clock selected. At PSCDT0 to (OSC3 clock/PLL clock). P16TS0[2:0] clock ratio (D[2:0]) clock P16TS1[2:0] clock ratio (D[2:0]) clock P16TS2[2:0] clock ratio (D[2:0]) clock P16TS3[2:0] clock ratio (D[2:0]) clock P16TS4[2:0] clock ratio (D[2:0]) clock P16TS5[2:0] clock ratio (D[2:0]) clock P8TS0[2:0] clock ratio (D[2:0]) clock P8TS1[2:0] clock ratio (D[6:4]) clock P8TS2[2:0] clock ratio (D[2:0]) clock P8TS3[2:0] clock ratio (D[6:4]) clock P8TS4[2:0] clock ratio (D[2:0]) clock P8TS5[2:0] clock ratio (D[6:4]) clock PSAD[2:0] A/D clock ratio (D[2:0]) A/D clock Select clock each peripheral The ratio selected from the shown the I/O that the ratio each peripheral These At of these to (highest EPSON B-III-2-6 S1C33L03 FUNCTION PART
P16TON0 clock (D3) clock P16TON1 clock (D3) clock P16TON2 clock (D3) clock P16TON3 clock (D3) clock P16TON4 clock (D3) clock P16TON5 clock (D3) clock P8TON0 clock (D3) clock P8TON1 clock (D7) clock P8TON2 clock (D3) clock P8TON3 clock (D7) clock P8TON4 clock (D3) clock P8TON5 clock (D7) clock PSONAD A/D clock (D3) A/D clock the clock supply to each peripheral On Read: The clock selected using the ratio to the peripheral writing to these The clock writing If the peripheral to operated, write to these This to reduce At of these to P8TPCK0 clock selection (D0) clock P8TPCK1 clock selection (D1) clock P8TPCK2 clock selection (D2) clock P8TPCK3 clock selection (D3) clock P8TPCK4 clock selection (D0) clock P8TPCK5 clock selection (D1) clock Select the operating clock the input clock clock Read: written to the input clock selected the operating clock. The clock the to written, the clock that selected output to the At to clock). EPSON S1C33L03 FUNCTION PART B-III-2-7 III PERIPHERAL BLOCK: PRESCALER A-1 B-III PSC
III PERIPHERAL BLOCK: PRESCALER Notes the clock, the clock as the CPU operating clock selected. the following the clock If, of clock, its ratio the clock switched and off the turned off or the CPU operating clock switched these operations, the and and the A/D turned off. the and and the A/D to operated, off the clock supply to those peripheral This to reduce that peripheral operating when the turned off (PSCON (D5) as as the peripheral that the clock. The affects the shown below. (A) that the clock the (DRAM refresh, interface) A/D (B) that the clock to the (the clock (DRAM refresh) A/D interface Input/output If of of the (A) and (B) to used, off the (PSCON If of the (A) or (B) to used, off the the turned off, the clock to the of the (B) these of the (A) to used, off other and the clock from the to those EPSON B-III-2-8 S1C33L03 FUNCTION PART
III-3 8-BIT PROGRAMMABLE TIMERS of The Peripheral of to shows the of the Clock Clock consists of counter and output clock the counter's to the internal or The clock selected from of the that the software and the input clock the of The of to to Table shows the that to the of the to I/O Function Function P10/EXCL0/ I/O I/O counter CFP10(D0)/P1 function T8UF0 input output DST0 function P11/EXCL1/ I/O I/O counter CFP11(D1/P1 function T8UF1 input DST1 function P12/EXCL2/ I/O I/O counter CFP12(D2/P1 function T8UF2 input DST2 output function P13/EXCL3/ I/O I/O counter CFP13(D3/P1 function T8UF3 input DPCO function T8UFx of the This clock each The to that of input clock of the Therefore, the to the to the of the the shared with I/O counter of the and At these the (function CFP1[3:0] function CFEX[1:0] using the clock function of the write to the function and write to the function the Then, the write to the I/O I/O (D[3:0]) P1 I/O to to input the as the counter input and to clock of the At the to input At the its from to the EPSON S1C33L03 FUNCTION PART B-III-3-1 of Table of III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS counter A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS of The down-counter of the to the that the software. This to to the CPU or to the internal this to Furthermore, each clock from the and the clock to internal peripheral CPU invocation as factor to to the CPU. Therefore, that the software. This factor to IDMA or HSDMA. Clock to The from the to the This to The of each the section. of and clock to internal peripheral The following the functions the from the and the internal peripheral that the clock. DRAM refresh the BCU DRAM directly connected to its the from as DRAM refresh This the of the refresh to To this function, write to the RPC2 (D9) to the DRAM refresh. A/D The A/D the A/D to selected from four types. One of these the of the This to the A/D To this function, write to the A/D TS[1:0] (D[4:3]) A/D to the as the of the high-speed (OSC3) SLEEP cleared the high-speed (OSC3) To the CPU from operated clock the the C33 Core of the the CPU operating SLEEP cleared. the to this If the that the when the high-speed (OSC3) the and, the then the CPU that To this function, write to the 8T1ON (D2) Clock option to the function. EPSON B-III-3-2 S1C33L03 FUNCTION PART
Clock supply to the interface using the interface the clock-synchronized or the clock-based asynchronous the clock from the of the to the interface as its operating clock. This the of the interface to To this function, write to the interface SSCK0 (D2) I/F to the internal clock. Clock supply to the interface using the interface the clock-synchronized or the internal clock-based asynchronous the clock from the of the to the interface as its operating clock. This the of the interface to To this function, write to the interface SSCK1 (D2) I/F to the internal clock. Clock supply to the interface the interface the clock-synchronized or the internal clock-based asynchronous the clock from the of the to the interface as its operating clock. This the of the interface to To this function, write to the interface SSCK2 (D2) I/F to the clock. Clock supply to the interface using the interface the clock-synchronized or the internal clock-based the clock from the of the to the interface as its operating clock. This the of the interface to To this function, write to the interface SSCK3 (D2) I/F to the internal clock. EPSON S1C33L03 FUNCTION PART B-III-3-3 III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS and of With the the following first counting: the when necessary) the input clock the counter the of when the clock of the to to the to of to and DMA, to and DMA". The through the counting, and the of their the The assigned the through to the numbers. these necessary to specify the input clock The operated the clock. The ratio selected each ratio Clock P8TS0[2:0] (D[2:0]) P8TON0 (D3) clock P8TS1[2:0] (D[6:4]) P8TON1 (D7) clock P8TS2[2:0] (D[2:0]) P8TON2 (D3) clock P8TS3[2:0] (D[6:4]) P8TON3 (D7) clock P8TS4[2:0] (D[2:0]) P8TON4 (D3) clock P8TS5[2:0] (D[6:4]) P8TON5 (D7) clock that the each Furthermore, the input clock directly to the writing to the the clock clock selection: P8TPCK0 (D0) clock clock selection: P8TPCK1 (D1) clock clock selection: P8TPCK2 (D2) clock clock selection: P8TPCK3 (D3) clock clock selection: P8TPCK4 (D0) clock clock selection: P8TPCK5 (D1) clock the clock selected to P8TPCK PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN The selected clock from the to the writing to Notes The operates when the operating. to clock that than the CPU operating clock as the input clock, the off. EPSON B-III-3-4 S1C33L03 FUNCTION PART Clock Selection PSCIN input clock
counter Each down-counter and The to the of the down-counter of each RLD0[7:0] (D[7:0]) RLD1[7:0] (D[7:0]) RLD2[7:0] (D[7:0]) RLD3[7:0] (D[7:0]) RLD4[7:0] (D[7:0]) RLD5[7:0] (D[7:0]) The and written. At the initialized. The written to this the down-counter, and the counter counting from the the down-counter the following the software the software using the this to the of the the down-counter that PSET0 (D1) PSET1 (D1) PSET2 (D1) PSET3 (D1) PSET4 (D1) PSET5 (D1) the down-counter counting the the down-counter its the that the This each function the section. the the the and the to the the down-counter. The the and the The relationship these the following PSCIN PSCIN input clock ratio of the to RUN/STOP Each to RUN/STOP. RUN/STOP PTRUN0 (D0) RUN/STOP PTRUN1 (D0) RUN/STOP PTRUN2 (D0) RUN/STOP PTRUN3 (D0) RUN/STOP PTRUN4 (D0) RUN/STOP PTRUN5 (D0) The initiated to counting writing to Writing to the clock input and the to counting. This RUN/STOP the counter when the counting, the counter its count that counting from that the count reached and the counter the from the the counter. EPSON S1C33L03 FUNCTION PART B-III-3-5 III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS both the RUN/STOP and the to the the counting the the counter. clock Reading counter The counter The counter PTD0[7:0] (D[7:0]) counter PTD1[7:0] (D[7:0]) counter PTD2[7:0] (D[7:0]) counter PTD3[7:0] (D[7:0]) counter PTD4[7:0] (D[7:0]) counter PTD5[7:0] (D[7:0]) counter EPSON B-III-3-6 S1C33L03 FUNCTION PART of Counter and
of Clock outputting of the to or when supplying clock the to the interface, necessary to the clock of the clock PTOUT0 (D2) clock PTOUT1 (D2) clock PTOUT2 (D2) clock PTOUT3 (D2) To the write to If the from that The when or as the clock of the interface. clock from the to the through this The clock turned off writing to and the and the internal clock shows the waveforms of the output The of the high to that of the input clock (P10P13 the (P10P13) to The (P10P13) when to the output off The as when the output turned the input clock and the the with the as the input clock EPSON S1C33L03 FUNCTION PART B-III-3-7 T8UFx Clock III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS and DMA The function to based the of the to The which shown the section. of the Table shows the each factor the the factor to If the to that factor to caused the that to The factor to whenever the of the when to The to the four as Within timers, the highest and the lowest. to the CPU the that other of higher It only when the IE and the of the IL than the the that actually the CPU. these and when occurred, to "ITC DMA The factor of the to DMA (IDMA). This memory-to-memory DMA to The following shows the IDMA to each IDMA IDMA to the IDMA and IDMA shown Table to the IDMA If the IDMA and to IDMA through of factor. that the DMA completed. The as to with DMA IDMA and of IDMA to "IDMA DMA)". EPSON B-III-3-8 S1C33L03 FUNCTION PART of Table IDMA IDMA IDMA
High-speed DMA The factor of the to high-speed DMA (HSDMA). The following shows the HSDMA and to the to HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA HSDMA to the should to the HSDMA If the selected as the HSDMA the HSDMA through of the factor. HSDMA to "HSDMA (High-Speed DMA)". Trap vectors The factors as shown below: The of the using the TTBR to EPSON S1C33L03 FUNCTION PART B-III-3-9 Table HSDMA III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS I/O Memory of shows the of the timers. the I/O memory of the to clock, to Function R/W (B) R/W (B) (B) counter (B) R/W (B) (B) counter (B) R/W (B) 004016A (B) counter EPSON B-III-3-10 S1C33L03 FUNCTION PART of PTOUT0 PSET0 PTRUN0 D73 D2 D1 D0 clock to RLD07 RLD06 RLD05 RLD04 RLD03 RLD02 RLD01 RLD00 D7 D6 D5 D4 D3 D2 D1 D0 RLD07 MSB RLD00 LSB to PTD07 PTD06 PTD05 PTD04 PTD03 PTD02 PTD01 PTD00 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD07 MSB PTD00 LSB PTOUT1 PSET1 PTRUN1 D73 D2 D1 D0 clock to RLD17 RLD16 RLD15 RLD14 RLD13 RLD12 RLD11 RLD10 D7 D6 D5 D4 D3 D2 D1 D0 RLD17 MSB RLD10 LSB to PTD17 PTD16 PTD15 PTD14 PTD13 PTD12 PTD11 PTD10 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD17 MSB PTD10 LSB PTOUT2 PSET2 PTRUN2 D73 D2 D1 D0 clock to RLD27 RLD26 RLD25 RLD24 RLD23 RLD22 RLD21 RLD20 D7 D6 D5 D4 D3 D2 D1 D0 RLD27 MSB RLD20 LSB to PTD27 PTD26 PTD25 PTD24 PTD23 PTD22 PTD21 PTD20 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD27 MSB PTD20 LSB On Stop On Preset Stop On Preset Stop R/W R/W when read. when read. R/W R/W when read. when read. R/W R/W when read. when read.
Function R/W 004016C (B) R/W 004016D (B) 004016E (B) counter (B) R/W (B) (B) counter (B) R/W (B) 004017A (B) counter (B) I/F EPSON S1C33L03 FUNCTION PART B-III-3-11 PTOUT3 PSET3 PTRUN3 D73 D2 D1 D0 clock to RLD37 RLD36 RLD35 RLD34 RLD33 RLD32 RLD31 RLD30 D7 D6 D5 D4 D3 D2 D1 D0 RLD37 MSB RLD30 LSB to PTD37 PTD36 PTD35 PTD34 PTD33 PTD32 PTD31 PTD30 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD37 MSB PTD30 LSB PTOUT4 PSET4 PTRUN4 D73 D2 D1 D0 clock to RLD47 RLD46 RLD45 RLD44 RLD43 RLD42 RLD41 RLD40 D7 D6 D5 D4 D3 D2 D1 D0 RLD47 MSB RLD40 LSB to PTD47 PTD46 PTD45 PTD44 PTD43 PTD42 PTD41 PTD40 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD47 MSB PTD40 LSB PTOUT5 PSET5 PTRUN5 D73 D2 D1 D0 clock output to RLD57 RLD56 RLD55 RLD54 RLD53 RLD52 RLD51 RLD50 D7 D6 D5 D4 D3 D2 D1 D0 RLD57 MSB RLD50 LSB to PTD57 PTD56 PTD55 PTD54 PTD53 PTD52 PTD51 PTD50 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD57 MSB PTD50 LSB PSIO02 PSIO01 PSIO00 P8TM2 P8TM1 P8TM0 D7 D6 D5 D4 D3 D2 D1 D0 interface III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS On On Preset Stop On Preset to to R/W R/W when read. when read. R/W R/W when read. when read. R/W R/W when read. when read. R/W when read. R/W when read. A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS Function R/W when read. (B) when read. (B) Factor factor (B) I/F IDMA (B) I/F IDMA 00402D4 (B) EXCL5 #DMAEND1 P1 function 00402D6 (B) P1 I/O 00402DF (B) function EPSON B-III-3-12 S1C33L03 FUNCTION PART E8TU3 E8TU2 E8TU1 E8TU0 D74 D3 D2 D1 D0 F8TU3 F8TU2 F8TU1 F8TU0 D74 D3 D2 D1 D0 RSTX0 RSRX0 R8TU3 R8TU2 R8TU1 R8TU0 R16TC5 R16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection CFP14 D4 P14 function selection CFP13 D3 P13 function selection CFP12 D2 P12 function selection CFP11 D1 P11 function selection CFP10 D0 P10 function selection IOC16 IOC15 IOC14 IOC13 IOC12 IOC11 IOC10 D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function factor IDMA IDMA IDMA P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read. R/W R/W R/W R/W R/W R/W R/W R/W
CFP13CFP10 P1[3:0] function selection (D[3:0]) P1 function Selects the that to to I/O Read: Select the to to from P10 through P13 writing to the CFP10 through CFP13. P10 through P13 to through respectively. If written to the I/O At to (I/O At the its from to the IOC13IOC10 P1[3:0] I/O (D[3:0]) P1 I/O Directs P10 through P13 input or and the I/O of the writing If chosen from P10 through P13 to write to the I/O to to If the to input its to it functions as the counter input of to reading I/O Read I/O (input) The I/O the from this I/O function selected the CFEX and the written to the IOC as function selected, the the peripheral and the written to the IOC At to (input At the its from to the CFEX1 P10, P11, P13 function (D1) function CFEX0 P12, P14 function (D0) function whether the function of to Function-extended Read: CFEX[1:0] to the P13P10 function as CFEX[1:0] the CFP1[3:0] becomes effective, the of these whether the P13P10 function as I/O or At CFEX[1:0] to (function-extended At CFEX[1:0] its from to the RLD07RLD00 (D[7:0]) RLD17RLD10 (D[7:0]) RLD27RLD20 (D[7:0]) RLD37RLD30 (D[7:0]) RLD47RLD40 (D[7:0]) RLD57RLD50 (D[7:0]) the counter of each The this each counter, and the counter counting with this which as the count. There which the the counter: when written to or when counter At RLD initialized. EPSON S1C33L03 FUNCTION PART B-III-3-13 III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS PTD07PTD00 counter (D[7:0]) counter PTD17PTD10 counter (D[7:0]) counter PTD27PTD20 counter (D[7:0]) counter PTD37PTD30 counter (D[7:0]) counter PTD47PTD40 counter (D[7:0]) counter PTD57PTD50 counter (D[7:0]) counter The from these These function as that the counter when the to At PTD initialized. PSET0 (D1) PSET1 (D1) PSET2 (D1) PSET3 (D1) PSET4 (D1) PSET5 (D1) Preset the the counter. Preset Read: The of the counter of writing to If the counter when RUN the counter counting immediately the If the counter when STOP the that retained. Writing Operation. Since write-only its when PTRUN0 RUN/STOP (D0) PTRUN1 RUN/STOP (D0) PTRUN2 RUN/STOP (D0) PTRUN3 RUN/STOP (D0) PTRUN4 RUN/STOP (D0) PTRUN5 RUN/STOP (D0) the counter's RUN/STOP states. RUN STOP Read: The counter of each counting when written to and counting when written. While STOP the counter its count with or RUN the from STOP to RUN, the counter counting with the retained count. At to (STOP). EPSON B-III-3-14 S1C33L03 FUNCTION PART
PTOUT0 clock (D2) PTOUT1 clock (D2) PTOUT2 clock (D2) PTOUT3 clock (D2) PTOUT4 clock (D2) PTOUT5 clock (D2) the clock of each On Read: The of from the writing to or as the clock of the interface, clock from the to the of the interface. The clock turned off writing to PTOUT, and the and the clock At PTOUT to (off). P8TM2P8TM0 (D[2:0]) I/F the of the the of to At the of the P8TM becomes E8TU0 (D0) E8TU1 (D1) E8TU2 (D2) E8TU3 (D3) or of to the CPU. Read: E8TUx the which the each The to this and the to this At E8TUx to F8TU0 factor (D0) factor F8TU1 factor (D1) factor F8TU2 factor (D2) factor F8TU3 factor (D3) factor Indicates the of the factor occurred factor occurred written using the reset-only factor written the read/write EPSON S1C33L03 FUNCTION PART B-III-3-15 III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS F8TUx the factor to each It to when the counter At this the following to the CPU The to other of higher The IE of the PSR to The the higher than the (IL) of the CPU. using the factor of the to IDMA, that when the to the CPU the factor that occurred. If the of IDMA, the the IDMA completed. The factor to whenever of the and If the to occurred, that the factor and that the PSR the IE to the IL to than the indicated the or the instruction). The factor writing to the software. that the PSR to (or the instruction without the factor the that the to written to the when the reset-only (RSTONLY used, and when the read/write (RSTONLY used. At the of F8TUx becomes to the software. R8TU0 IDMA (D2) I/F IDMA R8TU1 IDMA (D3) I/F IDMA R8TU2 IDMA (D4) I/F IDMA R8TU3 IDMA (D5) I/F IDMA whether IDMA to the of factor. the set-only IDMA Not Read: the read/write IDMA Read: R8TUx the IDMA each If this to IDMA when factor and If the to and IDMA IDMA, to "IDMA DMA)". At R8TUx to EPSON B-III-3-16 S1C33L03 FUNCTION PART
DE8TU0 IDMA (D2) I/F IDMA DE8TU1 IDMA (D3) I/F IDMA DE8TU2 IDMA (D4) I/F IDMA DE8TU3 IDMA (D5) I/F IDMA IDMA of factor. the set-only IDMA Not Read: the read/write IDMA IDMA Read: If to the IDMA the factor If the to the IDMA to (IDMA Notes The operates when the operating. clock that than the CPU operating clock the input clock, the turned off. Since the and the the counter should to the the factor or turning the the factor (F8TUx) becomes To of or IDMA to this the software. To another from the factor occurred, to the factor (F8TUx) the PSR or the instruction. EPSON S1C33L03 FUNCTION PART B-III-3-17 III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS A-1 B-III 8TM
III PERIPHERAL BLOCK: 8-BIT PROGRAMMABLE TIMERS EPSON B-III-3-18 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
III-4 16-BIT PROGRAMMABLE TIMERS of The Peripheral Block of to They counter function I/O On the following each as to The functions and of to the assigned to numbers. Since to timers, to specify shows the of of the Clock Clock clock Clock each up-counter as as CRxB) and their CRBxB), provided. The counter to software and counts the clock or input from the I/O The counter software. The and to the to with the of the up-counter. This directly and written. Furthermore, the this the to the when the counter the match or software writing to The software whether written to the or the the counter matches to the of each the outputs that the and the the allow and the clock and ratio to EPSON S1C33L03 FUNCTION PART B-III-4-1 of III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS match counter match (CRxB) (CRBxB) A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS I/O of Table shows the input/output the timers. I/O Function Function P10/EXCL0/ I/O I/O counter input (I) CFP10(D0)/P1 function T8UF0/DST0 (O) DST0 function P11/EXCL1/ I/O I/O counter input (I) CFP11(D1)/P1 function T8UF1/DST1 (O) DST1 output function P12/EXCL2/ I/O I/O counter input (I) CFP12(D2)/P1 function T8UF2/DST2 (O) DST2 function P13/EXCL3/ I/O I/O counter input (I) CFP13(D3)/P1 function T8UF3/DPCO (O) DPCO function P15/EXCL4 I/O I/O counter input (I) CFP15(D5)/P1 function /#DMAEND0 High-speed DMA (O) P16/EXCL5 I/O I/O counter input (I) CFP16(D6)/P1 function /#DMAEND1 High-speed DMA output (O) P22/TM0 I/O I/O CFP22(D2)/P2 function P23/TM1 I/O I/O CFP23(D3)/P2 function P24/TM2 I/O I/O CFP24(D4)/P2 function P25/TM3 I/O I/O CFP25(D5)/P2 function P26/TM4 I/O I/O CFP26(D6)/P2 function P27/TM5 I/O I/O CFP27(D7)/P2 function of the This clock the counter input the as counter, input count from to this to the input/output of clock the with I/O At these the I/O (function and high-impedance. using the clock function of the the and write to the function the At these their from to the event-counter input with At the EXCL[3:0] output (function CFEX[1:0] and the EXCL[5:4] I/O- P1[5:4] (function CFP1[5:4] the counter function, the and write to the function and write to the function the that these shared with the timers, the input/output input they function as counter Therefore, it to the I/O I/O to At these input At they their from to the EPSON B-III-4-2 S1C33L03 FUNCTION PART I/O of (I): (O): function
of The up-counters of the with the that the software. This to to the CPU or the internal clock from the to CPU invocation Each match (matching of counter and as factor to to the CPU. Therefore, that the software. Furthermore, this factor to IDMA or HSDMA. Clock output to clock from the from the to the The clock B, and the ratio A. This to The of each the section. A/D The A/D allows to the A/D to selected from four types. One the of the This to the A/D To this function, write to the A/D TS[1:0] (D[4:3]) A/D to the as the The as to CPU crash. this the of this as NMI to the CPU. To this function, write to the EWD (D1) to the NMI. to the to EPSON S1C33L03 FUNCTION PART B-III-4-3 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS and of The following first the counting: input/output when necessary) input clock Selecting clock active to clock and and DMA, to Clock and and DMA". input/output The the clock of the to to The input the to as counter that counts clock to the to "I/O of Timers". the input clock The count clock each selected from clock and clock. the following to the input clock: input clock selection: CKSL0 (D3) input clock selection: CKSL1 (D3) input clock selection: CKSL2 (D3) input clock selection: CKSL3 (D3) input clock selection: CKSL4 (D3) input clock selection: CKSL5 (D3) clock selected writing to and the internal clock selected writing At the internal clock. clock the which the input. clock the internal clock selected as the operated the clock. The ratio selected each ratio Clock clock P16TS0[2:0] (D2:0]) P16TON0 (D3) clock P16TS1[2:0] (D2:0]) P16TON1 (D3) clock P16TS2[2:0] (D2:0]) P16TON2 (D3) clock P16TS3[2:0] (D2:0]) P16TON3 (D3) clock P16TS4[2:0] (D2:0]) P16TON4 (D3) clock P16TS5[2:0] (D2:0]) P16TON5 (D3) The ratio selected from as shown Table P16TS P16TS P16TS P16TS P16TS P16TS P16TS P16TS PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN The selected clock from the to the writing to Notes the internal clock used, the operates only when the operating to input clock, the turned off. EPSON B-III-4-4 S1C33L03 FUNCTION PART the Clock Table Clock Selection PSCIN input clock
clock the as counter supplying clock from the least the CPU operating clock Selecting The and to the to with the of the counter. This directly and written. Furthermore, the this the to the when the counter the match or software writing to Select whether written to the or the using the following SELCRB0 (D5) SELCRB1 (D5) SELCRB2 (D5) SELCRB3 (D5) SELCRB4 (D5) SELCRB5 (D5) written to the selected and when written, the selected. At the selected. The that allows the count to with The following to these A: CR0A[15:0] (D[F:0]) B: CR0B[15:0] (D[F:0]) A: CR1A[15:0] (D[F:0]) B: CR1B[15:0] (D[F:0]) A: CR2A[15:0] (D[F:0]) B: CR2B[15:0] (D[F:0]) A: CR3A[15:0] (D[F:0]) B: CR3B[15:0] (D[F:0]) A: CR4A[15:0] (D[F:0]) B: CR4B[15:0] (D[F:0]) A: CR5A[15:0] (D[F:0]) B: CR5B[15:0] (D[F:0]) to these allow reading/writing from/to the to these to read/write from/to the The of the to the when the counter At the initialized. The the and count and, when the match This match the clock to to The to the counter. EPSON S1C33L03 FUNCTION PART B-III-4-5 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS the counter Each includes the to the counter. PRESET0 (D1) PRESET1 (D1) PRESET2 (D1) PRESET3 (D1) PRESET4 (D1) PRESET5 (D1) Normally, the counter count-up writing to this the counter counting, match B. RUN/STOP includes the to RUN/STOP. RUN/STOP PRUN0 (D0) RUN/STOP PRUN1 (D0) RUN/STOP PRUN2 (D0) RUN/STOP PRUN3 (D0) RUN/STOP PRUN4 (D0) RUN/STOP PRUN5 (D0) The counting when written to The clock input and the counting when written to This RUN/STOP the counter when the counting, the counter its count that the counting from that If the count of the counter matches the of the count-up, the match the counter matches B, and the counter At the the the to the to The counter counting of which occurred. the of the counter counting with both the RUN/STOP and the to the the counting the counter. clock Reading counter The counter from the following shown below counter TC0[15:0] (D[F:0]) counter counter TC1[15:0] (D[F:0]) counter counter TC2[15:0] (D[F:0]) counter counter TC3[15:0] (D[F:0]) counter counter TC4[15:0] (D[F:0]) counter counter TC5[15:0] (D[F:0]) counter EPSON B-III-4-6 S1C33L03 FUNCTION PART and of Counter and
Clock The using the match from the counter. the active active high This inverted using the written to the the active high) clock inversion: OUTINV0 (D4) clock inversion: OUTINV1 (D4) clock inversion: OUTINV2 (D4) clock inversion: OUTINV3 (D4) clock inversion: OUTINV4 (D4) clock inversion: OUTINV5 (D4) the waveforms. the The from the clock Table clock to to the the I/O and input The high- the function switched to the the to or high to Starting clock To the clock, write to the clock Clock writing to and to the off to the when or high when clock PTM0 (D2) clock PTM1 (D2) clock PTM2 (D2) clock output PTM3 (D2) clock PTM4 (D2) clock PTM5 (D2) shows the waveform of the match match (when (when EPSON S1C33L03 FUNCTION PART B-III-4-7 clock Counter of III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS (active high): The outputs the counter becomes to the the the counter incremented to the from the A, the output high and the counter becomes to the the the counter and the At the (active The high the counter becomes to the the the counter incremented to the from the A, the and the counter becomes to the the the counter and the high. At the clock the clock the of the input clock when becomes to the to when becomes to the the of the input clock. the the of the input clock from the shown the the clock ratio the of the input clock. when the the with as the input clock, the as the the of and the of that to The the following selection: SELFM0 (D6) selection: SELFM1 (D6) selection: SELFM2 (D6) selection: SELFM3 (D6) selection: SELFM4 (D6) selection: SELFM5 (D6) written to the At the Precautions If to the and the Therefore, the as B. There when the function used. using the clock, the as and The and this the clock the input clock the as B, this the the off EPSON B-III-4-8 S1C33L03 FUNCTION PART clock Counter match match (when (when Clock
and DMA The function the match and states. The which shown the section. of the shows the of the each factor factor F16TC0 E16TC0 P16T0[2:0] F16TU0 E16TU0 F16TC1 E16TC1 P16T1[2:0] F16TU1 E16TU1 F16TC2 E16TC2 P16T2[2:0] F16TU2 E16TU2 F16TC3 E16TC3 P16T3[2:0] F16TU3 E16TU3 F16TC4 E16TC4 P16T4[2:0] F16TU4 E16TU4 F16TC5 E16TC5 P16T5[2:0] F16TU5 E16TU5 match the the factor to If the to that factor to caused leaving the that to The factor to the match of the when to The to each within such that of higher priority. such that the the to the CPU when other of higher It only when the IE and the of the IL than the the that actually the CPU. these as as the when occurred, to "ITC DMA The factor of each DMA (IDMA). This allows memory-to-memory DMA to The following shows the IDMA each factor of IDMA IDMA B: A: B: A: B: A: B: A: B: A: B: A: EPSON S1C33L03 FUNCTION PART B-III-4-9 Table of III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS IDMA to the IDMA and IDMA shown Table to the IDMA If the IDMA and to IDMA through of factor. that the DMA completed. The as to with DMA IDMA and of IDMA to "IDMA DMA)". High-speed DMA The factor of each high-speed DMA (HSDMA). The following shows the HSDMA and to each factor HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSDMA to factor should selected using the the HSDMA If selected as the HSDMA the HSDMA through of the factor. HSDMA to "HSDMA (High-Speed DMA)". EPSON B-III-4-10 S1C33L03 FUNCTION PART IDMA factor IDMA IDMA Table HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA
Trap vectors The each factor as shown below: B: A: B: A: B: A: B: A: B: A: B: A: The of the using the TTBR to Precaution interface and with the timers. which used. The of the timers. to Section III-8, Interface", of the EPSON S1C33L03 FUNCTION PART B-III-4-11 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS I/O Memory of Table shows the of the timers. the I/O memory of the to clock, to Function R/W (B) (B) (B) (B) (B) (B) (B) factor (B) factor (B) factor EPSON B-III-4-12 S1C33L03 FUNCTION PART Table of P16T12 P16T11 P16T10 P16T02 P16T01 P16T00 D7 D6 D5 D4 D3 D2 D1 D0 P16T32 P16T31 P16T30 P16T22 P16T21 P16T20 D7 D6 D5 D4 D3 D2 D1 D0 P16T52 P16T51 P16T50 P16T42 P16T41 P16T40 D7 D6 D5 D4 D3 D2 D1 D0 E16TC1 E16TU1 E16TC0 E16TU0 D7 D6 D54 D3 D2 D10 E16TC3 E16TU3 E16TC2 E16TU2 D7 D6 D54 D3 D2 D10 E16TC5 E16TU5 E16TC4 E16TU4 D7 D6 D54 D3 D2 D10 F16TC1 F16TU1 F16TC0 F16TU0 D7 D6 D54 D3 D2 D10 F16TC3 F16TU3 F16TC2 F16TU2 D7 D6 D54 D3 D2 D10 F16TC5 F16TU5 F16TC4 F16TU4 D7 D6 D54 D3 D2 D10 to to to to to to Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read.
Function R/W (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA 00402D4 (B) EXCL5 #DMAEND1 P1 function 00402D6 (B) P1 I/O EPSON S1C33L03 FUNCTION PART B-III-4-13 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU2 R16TC1 R16TU1 D7 D6 D5 D4 D3 D2 D1 D0 RSTX0 RSRX0 R8TU3 R8TU2 R8TU1 R8TU0 R16TC5 R16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF DE16TC0 DE16TU0 DEHDM1 DEHDM0 DEP3 DEP2 DEP1 DEP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2 DE16TC1 DE16TU1 D7 D6 D5 D4 D3 D2 D1 D0 DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection D4 P14 function selection CFP14 CFP13 D3 P13 function selection CFP12 D2 P12 function selection CFP11 D1 P11 function selection CFP10 D0 P10 function selection IOC16 IOC15 IOC14 IOC13 IOC12 IOC11 IOC10 D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read. A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS Function R/W 00402D8 (B) P2 function 00402DF (B) function R/W (HW) R/W (HW) (HW) counter (B) EPSON B-III-4-14 S1C33L03 FUNCTION PART CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 D7 D6 D5 D4 D3 D2 D1 D0 P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P22 function selection P21 function selection P20 function selection CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function to CR0A15 CR0A14 CR0A13 CR0A12 CR0A11 CR0A10 CR0A9 CR0A8 CR0A7 CR0A6 CR0A5 CR0A4 CR0A3 CR0A2 CR0A1 CR0A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR0A15 MSB CR0A0 LSB to CR0B15 CR0B14 CR0B13 CR0B12 CR0B11 CR0B10 CR0B9 CR0B8 CR0B7 CR0B6 CR0B5 CR0B4 CR0B3 CR0B2 CR0B1 CR0B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR0B15 MSB CR0B0 LSB to TC015 TC014 TC013 TC012 TC011 TC010 TC09 TC08 TC07 TC06 TC05 TC04 TC03 TC02 TC01 TC00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC015 MSB TC00 LSB SELFM0 SELCRB0 OUTINV0 CKSL0 PTM0 PRESET0 PRUN0 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock TM5 P27 TM4 P26 TM3 P25 TM2 P24 TM1 P23 TM0 P22 #DWE P21 #DRD P20 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, Normal Invert Normal clock clock On Stop R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W (HW) R/W 004818A (HW) 004818C (HW) counter 004818E (B) R/W (HW) EPSON S1C33L03 FUNCTION PART B-III-4-15 to CR1A15 CR1A14 CR1A13 CR1A12 CR1A11 CR1A10 CR1A9 CR1A8 CR1A7 CR1A6 CR1A5 CR1A4 CR1A3 CR1A2 CR1A1 CR1A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR1A15 MSB CR1A0 LSB to CR1B15 CR1B14 CR1B13 CR1B12 CR1B11 CR1B10 CR1B9 CR1B8 CR1B7 CR1B6 CR1B5 CR1B4 CR1B3 CR1B2 CR1B1 CR1B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR1B15 MSB CR1B0 LSB to TC115 TC114 TC113 TC112 TC111 TC110 TC19 TC18 TC17 TC16 TC15 TC14 TC13 TC12 TC11 TC10 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC115 MSB TC10 LSB SELFM1 SELCRB1 OUTINV1 CKSL1 PTM1 PRESET1 PRUN1 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock to CR2A15 CR2A14 CR2A13 CR2A12 CR2A11 CR2A10 CR2A9 CR2A8 CR2A7 CR2A6 CR2A5 CR2A4 CR2A3 CR2A2 CR2A1 CR2A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR2A15 MSB CR2A0 LSB III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS Normal Normal clock clock On R/W R/W R/W R/W R/W R/W when read. when read. A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS Function R/W R/W (HW) (HW) counter (B) R/W (HW) R/W 004819A (HW) EPSON B-III-4-16 S1C33L03 FUNCTION PART to CR2B15 CR2B14 CR2B13 CR2B12 CR2B11 CR2B10 CR2B9 CR2B8 CR2B7 CR2B6 CR2B5 CR2B4 CR2B3 CR2B2 CR2B1 CR2B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR2B15 MSB CR2B0 LSB to TC215 TC214 TC213 TC212 TC211 TC210 TC29 TC28 TC27 TC26 TC25 TC24 TC23 TC22 TC21 TC20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC215 MSB TC20 LSB SELFM2 SELCRB2 OUTINV2 CKSL2 PTM2 PRESET2 PRUN2 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock to CR3A15 CR3A14 CR3A13 CR3A12 CR3A11 CR3A10 CR3A9 CR3A8 CR3A7 CR3A6 CR3A5 CR3A4 CR3A3 CR3A2 CR3A1 CR3A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR3A15 MSB CR3A0 LSB to CR3B15 CR3B14 CR3B13 CR3B12 CR3B11 CR3B10 CR3B9 CR3B8 CR3B7 CR3B6 CR3B5 CR3B4 CR3B3 CR3B2 CR3B1 CR3B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR3B15 MSB CR3B0 LSB Normal Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W 004819C (HW) counter 004819E (B) R/W 00481A0 (HW) R/W 00481A2 (HW) 00481A4 (HW) counter EPSON S1C33L03 FUNCTION PART B-III-4-17 to TC315 TC314 TC313 TC312 TC311 TC310 TC39 TC38 TC37 TC36 TC35 TC34 TC33 TC32 TC31 TC30 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC315 MSB TC30 LSB SELFM3 SELCRB3 OUTINV3 CKSL3 PTM3 PRESET3 PRUN3 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock to CR4A15 CR4A14 CR4A13 CR4A12 CR4A11 CR4A10 CR4A9 CR4A8 CR4A7 CR4A6 CR4A5 CR4A4 CR4A3 CR4A2 CR4A1 CR4A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR4A15 MSB CR4A0 LSB to CR4B15 CR4B14 CR4B13 CR4B12 CR4B11 CR4B10 CR4B9 CR4B8 CR4B7 CR4B6 CR4B5 CR4B4 CR4B3 CR4B2 CR4B1 CR4B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR4B15 MSB CR4B0 LSB to TC415 TC414 TC413 TC412 TC411 TC410 TC49 TC48 TC47 TC46 TC45 TC44 TC43 TC42 TC41 TC40 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC415 MSB TC40 LSB III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS Normal Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read. A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS Function R/W 00481A6 (B) R/W 00481A8 (HW) R/W 00481AA (HW) 00481AC (HW) counter 00481AE (B) EPSON B-III-4-18 S1C33L03 FUNCTION PART SELFM4 SELCRB4 OUTINV4 CKSL4 PTM4 PRESET4 PRUN4 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock to CR5A15 CR5A14 CR5A13 CR5A12 CR5A11 CR5A10 CR5A9 CR5A8 CR5A7 CR5A6 CR5A5 CR5A4 CR5A3 CR5A2 CR5A1 CR5A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR5A15 MSB CR5A0 LSB to CR5B15 CR5B14 CR5B13 CR5B12 CR5B11 CR5B10 CR5B9 CR5B8 CR5B7 CR5B6 CR5B5 CR5B4 CR5B3 CR5B2 CR5B1 CR5B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR5B15 MSB CR5B0 LSB to TC515 TC514 TC513 TC512 TC511 TC510 TC59 TC58 TC57 TC56 TC55 TC54 TC53 TC52 TC51 TC50 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC515 MSB TC50 LSB SELFM5 SELCRB5 OUTINV5 CKSL5 PTM5 PRESET5 PRUN5 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On Normal Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W when read. when read.
CFP16CFP10 P1[6:0] function selection (D[6:0]) P1 function Selects the to input of count clock to the Clock input I/O Read: Select clock input the that as counter from P10 through P16, writing to CFP10CFP16. the relationship each and to Table The I/O writing to to selection the to clock input to the to input the I/O At to (I/O At its from to the CFP27CFP22 P2[7:2] function selection (D[7:2]) P2 function Selects the clock Clock I/O Read: Select the to to output clock to from P22 through P27, writing to CFP22CFP27. the relationship each and to The I/O writing to At to (I/O At its from to the CFEX1 P10, P11, P13 function (D1) function CFEX0 P12, P14 function (D0) function whether the function of to Function-extended Read: CFEX[1:0] to the P14P10 function as CFEX[1:0] the CFP1[4:0] becomes effective, the of these whether the P14P10 function as I/O or clock input At CFEX[1:0] to At CFEX[1:0] its from to the IOC16IOC10 P1[6:0] I/O (D[6:0]) P1 I/O Directs P10 through P16 input or output and the I/O of the writing the selected from P10 through P16 clock input, write to the I/O to to input If the to though its to functions as the output of and to clock. reading I/O Read I/O (input) The I/O the from this I/O function selected using the CFEX and the written to the IOC as peripheral function selected, the the peripheral and the written to the IOC At to (input At the its from to the EPSON S1C33L03 FUNCTION PART B-III-4-19 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS SELFM0 selection (D6) SELFM1 selection (D6) SELFM2 selection (D6) SELFM3 selection (D6) SELFM4 selection (D6) SELFM5 selection (D6) clock Normal Read: to clock which allows of the ratio of the input clock. to clock output At to SELCRB0 (D5) SELCRB1 (D5) SELCRB2 (D5) SELCRB3 (D5) SELCRB4 (D5) SELCRB5 (D5) or writing to the Read: to and written from/to the The of the to the when the counter the software or the to and written from/to the At to OUTINV0 inversion (D4) OUTINV1 inversion (D4) OUTINV2 inversion (D4) OUTINV3 inversion (D4) OUTINV4 inversion (D4) OUTINV5 inversion (D4) Selects of the Inverted (active Normal (active high) Read: writing to active-low (off high) the to active-high (off At to (active high). EPSON B-III-4-20 S1C33L03 FUNCTION PART
CKSL0 input clock selection (D3) CKSL1 input clock selection (D3) CKSL2 input clock selection (D3) CKSL3 input clock selection (D3) CKSL4 input clock selection (D3) CKSL5 input clock selection (D3) Selects the input clock of each clock clock Read: The internal clock selected the input clock of each writing to clock that from the clock input selected writing and the functions as counter. this the clock input clock selected At to (internal clock). PTM0 clock (D2) PTM1 clock (D2) PTM2 clock (D2) PTM3 clock (D2) PTM4 clock (D2) PTM5 clock (D2) the of the clock). On Read: The from the clock writing to Clock writing to and to the off to the when or high when this the clock using outputting the At to (off). PRESET0 (D1) PRESET1 (D1) PRESET2 (D1) PRESET3 (D1) PRESET4 (D1) PRESET5 (D1) the counter. Read: The counter of writing to Writing Operation. Since write-only its when EPSON S1C33L03 FUNCTION PART B-III-4-21 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS PRUN0 RUN/STOP (D0) PRUN1 RUN/STOP (D0) PRUN2 RUN/STOP (D0) PRUN3 RUN/STOP (D0) PRUN4 RUN/STOP (D0) PRUN5 RUN/STOP (D0) the RUN/STOP RUN STOP Read: to counting writing to and to counting writing the STOP the counter retained the or RUN from STOP to RUN, the counting the retained count. At to (STOP). CR0A15CR0A0 (D[F:0]) CR1A15CR1A0 (D[F:0]) CR2A15CR2A0 (D[F:0]) CR3A15CR3A0 (D[F:0]) CR4A15CR4A0 (D[F:0]) CR5A15CR5A0 (D[F:0]) the of each to directly or writing from/to the A. to or written from/to the A. The of the to the when the counter The this with each counter the match, and the or This the counter and operation. At initialized. CR0B15CR0B0 (D[F:0]) CR1B15CR1B0 (D[F:0]) CR2B15CR2B0 (D[F:0]) CR3B15CR3B0 (D[F:0]) CR4B15CR4B0 (D[F:0]) CR5B15CR5B0 (D[F:0]) the of each to directly or writing from/to the B. to or written from/to the B. The of the to the when the counter The this with each counter the match, and the or Furthermore, the counter to At initialized. EPSON B-III-4-22 S1C33L03 FUNCTION PART
TC015TC00 counter (D[F:0]) counter TC115TC10 counter (D[F:0]) counter TC215TC20 counter (D[F:0]) counter TC315TC30 counter (D[F:0]) counter TC415TC40 counter (D[F:0]) counter TC515TC50 counter (D[F:0]) counter The counter of each from this The Since read-only writing to this At initialized. P16T02P16T00 (D[2:0]) P16T12P16T10 (D[6:4]) P16T22P16T20 (D[2:0]) P16T32P16T30 (D[6:4]) P16T42P16T40 (D[2:0]) P16T52P16T50 (D[6:4]) the of The the of to At becomes E16TU0, E16TC0 (D2, D3) E16TU1, E16TC1 (D6, D7) E16TU2, E16TC2 (D2, D3) E16TU3, E16TC3 (D6, D7) E16TU4, E16TC4 (D2, D3) E16TU5, E16TC5 (D6, D7) or the of to the CPU. Read: The E16TUx and E16TCx the and factors, respectively. The which the to and the which the to At these to F16TU0, F16TC0 factor (D2, D3) factor F16TU1, F16TC1 factor (D6, D7) factor F16TU2, F16TC2 factor (D2, D3) factor F16TU3, F16TC3 factor (D6, D7) factor F16TU4, F16TC4 factor (D2, D3) factor F16TU5, F16TC5 factor (D6, D7) factor Indicates the of factor occurred factor occurred written using the reset-only factor written the read/write EPSON S1C33L03 FUNCTION PART B-III-4-23 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS F16TUx and F16TCx the factor to the and respectively. The to when each factor At this the following to the CPU The to other of higher The IE to The the higher than the (IL). using the factor of the to IDMA, that when the to the CPU the factor that occurred. If the of IDMA, the the IDMA completed. The factor to whenever of the and If the to occurred, necessary that the factor and that the PSR the IE to the IL to than the indicated the or the instruction). The factor writing to the software. that the PSR to (or the instruction executed) without the factor the that the to written to the when the reset-only (RSTONLY used, and when the read/write (RSTONLY used. At these become to them the software. R16TU0, R16TC0 IDMA (D6, D7) input HSDMA, IDMA R16TU1, R16TC1 IDMA (D0, D1) IDMA R16TU2, R16TC2 IDMA (D2, D3) IDMA R16TU3, R16TC3 IDMA (D4, D5) IDMA R16TU4, R16TC4 IDMA (D6, D7) IDMA R16TU5, R16TC5 IDMA (D0, D1) I/F IDMA whether to IDMA when factor the set-only IDMA Not Read: using the read/write IDMA Read: R16TUx and R16TCx IDMA to the and factors, respectively. the to IDMA when the factor thereby the to and IDMA IDMA, to "IDMA DMA)". At these to EPSON B-III-4-24 S1C33L03 FUNCTION PART
DE16TU0, DE16TC0 IDMA (D6, D7) input HSDMA, IDMA DE16TU1, DE16TC1 IDMA (D0, D1) IDMA DE16TU2, DE16TC2 IDMA (D2, D3) IDMA DE16TU3, DE16TC3 IDMA (D4, D5) IDMA DE16TU4, DE16TC4 IDMA (D6, D7) IDMA DE16TU5, DE16TC5 IDMA (D0, D1) I/F IDMA IDMA of factor. the set-only IDMA Not Read: the read/write IDMA IDMA Read: and IDMA to the and factors, respectively. If the to the IDMA the factor If the to the IDMA these to (IDMA Notes The when the operating. the input clock or the turned off. If to the and the Therefore, the as B. There when the function used. the output clock, the as and The and this the clock the input clock the as this the the off when the as the factor becomes To of or IDMA to this and the software. To another from the factor occurred, to the factor the PSR or the instruction. that to the of the clock and when to the clock. when as inverted the waveform with the and with the Furthermore, the high when to to the clock switching the to the I/O and then the to the with the high written to the to It writing to the to EPSON S1C33L03 FUNCTION PART B-III-4-25 III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS A-1 B-III 16TM
III PERIPHERAL BLOCK: 16-BIT PROGRAMMABLE TIMERS EPSON B-III-4-26 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
III-5 WATCHDOG TIMER of The Peripheral incorporates function to the CPU's crash. This function implemented through the of the this function NMI the from the through the of software). The the software as to the NMI, to crash that through this shows the of the Clock NMI of the operating clock and NMI The operated the clock. Therefore, the function when the inactive. The NMI every the the Therefore, this the P16TS0[2:0] (D[2:0]) clock and the CR0B[15:0] (D[F:0]) The NMI using the following NMI CR0B PSCIN input clock ratio the P16TS0 CR0B: of the CR0B to to the and the to and Timers". the function To the function, the NMI that the from the this EWD (D1) The NMI writing to EWD. At EWD to of the NMI To NMI from writing to EWD, this normally write-protected. To write-enable EWD, write to WRWD (D7) write-protect writing to EWD this the WRWD written to EWD write-enabled, the WRWD back to EWD write-protected the to If the function to used, EWD to and EPSON S1C33L03 FUNCTION PART B-III-5-1 PSCIN III PERIPHERAL BLOCK: WATCHDOG TIMER EWD A-1 B-III WDT
III PERIPHERAL BLOCK: WATCHDOG TIMER the the to the NMI location where processed. this within the NMI The writing to PRESET0 (D1) At this the counter to and the counting the NMI from that If the within the reason, the CPU to NMI and the indicated the NMI The NMI to The the TTBR to HALT HALT (basic or HALT2 the and operating. Consequently, HALT the NMI HALT cleared the NMI. To the HALT EWD to the instruction or off the If the NMI EWD, the counting HALT To the NMI clearing HALT the If HALT the turned off, the restarting SLEEP SLEEP the turned off. Therefore, the To of NMI clearing SLEEP the the instruction. of the NMI EWD as necessary. EPSON B-III-5-2 S1C33L03 FUNCTION PART
I/O Memory of Table shows the of the Function R/W (B) write- (B) NMI NMI WRWD EWD write protection (D7) write-protect writing to the EWD Writing Write-protected Read: The EWD write-protected to Writing to this only writing WRWD to WRWD back to writing to EWD, EWD write-protected If WRWD to when EWD write-enabled (WRWD EWD becomes write-protected At WRWD to (write-protected). EWD NMI (D1) the of (NMI) the NMI NMI Read: The writing to EWD, (NMI) to the CPU If EWD to NMI the Writing to EWD when WRWD when EWD to the counting. Therefore, the NMI temporarily to the the EWD back to At EWD to (NMI Notes If the NMI the the software the the when EWD to the counting. Therefore, the NMI temporarily to the EWD back to EPSON S1C33L03 FUNCTION PART B-III-5-3 Table of WRWD D7 D60 EWD write protection EWD D72 D1 D0 III PERIPHERAL BLOCK: WATCHDOG TIMER R/W when read. R/W when read. when read. A-1 B-III WDT
III PERIPHERAL BLOCK: WATCHDOG TIMER EPSON B-III-5-4 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
III-6 LOW-SPEED (OSC1) OSCILLATION CIRCUIT of Low-Speed (OSC1) The built-in low-speed (OSC1) The low-speed (OSC1) subclock. The OSC1 clock this to the CLG (clock the Core and as the clock the clock It as the low-speed of the CPU and (switchable shows the of the clock OSC1 OSC2 FOSC1 (P14) The CPU operating clock switched to the (OSC1 clock) of the low-speed (OSC1) Furthermore, the If the OSC3 clock such as when clock only, the OSC1 clock operation of the CPU/peripheral and off the high-speed (OSC3) to reduce The low-speed (OSC1) SLEEP the when using the OSC1 clock the operating clock of the to I/O of Low-Speed (OSC1) Table the I/O of the low-speed (OSC1) I/O Function OSC1 Low-speed (OSC1) input or clock input OSC2 Low-speed (OSC1) when clock used) P14/FOSC1/DCLK I/O I/O Low-speed (OSC1) clock output DCLK EPSON S1C33L03 FUNCTION PART B-III-6-1 III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT ON/OFF SOSC1 Low-speed (OSC1) I/O PF1ON of Clock Table I/O of Low-Speed (OSC1) CLG CLKCHG OSC3/PLL clock Clock switch Clock To CPU and BCU To peripheral A-1 B-III OSC1
III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT the low-speed (OSC1) or clock input selected as the type of shows the of the low-speed (OSC1) C G1 OSC1 OSC1 OSC2 C D1 SS using this and feedback (Rf) the OSC1 and OSC2 and (C G1 C D1 the OSC1 and SS and the OSC2 and SS respectively. clock used, the OSC2 and input square-wave clock to the OSC1 If the low-speed (OSC1) used, the OSC1 to SS and the OSC2 The or clock that this other clock applications. characteristics and the clock input characteristics, to Characteristics". EPSON B-III-6-2 S1C33L03 FUNCTION PART OSC1 OSC2 SS (OSC1) OSC1 DD SS clock N.C. OSC2 clock input OSC1
The low-speed (OSC1) turned or off SOSC1 (D0) The turned off writing to SOSC1 and turned back writing SOSC1 to the turned Notes the low-speed (OSC1) as the clock the CPU operating clock, turned off. this writing to SOSC1 that writing to SOSC1 when the power-control protection to Immediately the turned of to To the from operating erratically, the clock its The low-speed (OSC1) when the CPU SLEEP Switching the CPU Clock the CPU operating the OSC3 clock. which peripheral interface, A/D and to or low-speed operation and the CPU its clock the CPU operating clock switched to the OSC1 clock, thereby reducing CLKCHG (D2) to switch the operating clock. Procedure switching from the OSC3 clock to the OSC1 clock Turn the low-speed (OSC1) writing to SOSC1). the OSC1 (three seconds or the CPU operating clock writing to CLKCHG). Turn off the high-speed (OSC3) writing to SOSC3). and when the low-speed (OSC1) inactive. Notes instructions to switch from OSC3 to OSC1 and the OSC3 off. If these operations instruction, the CPU erratically. the operation of the peripheral such as the and interface terminated the OSC3 turned off to them from operating or the clock as OSC1. to incorrect operation, of the CPU clock. Procedure switching from the OSC1 clock to the OSC3 clock Turn the high-speed (OSC3) writing to SOSC3). the OSC3 or 3.3-V Switch the CPU operating clock writing to CLKCHG). The operating clock switchover CLKCHG effective only when both and the power-control protection to EPSON S1C33L03 FUNCTION PART B-III-6-3 III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT A-1 B-III OSC1
III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT Power-Control Protection The power-control (SOSC1, SOSC3, CLKCHG, CLKDT[1:0]) which to the and the CPU operating clock, normally writing to from malfunctioning to writing. To this writing, the power-control protection CLGP[7:0] (D[7:0]) Power-control protection to that this allows the power-control to written to only once, of CLGP[7:0] cleared to when this written to. Therefore, CLGP[7:0] to each the power-control written to. The CLGP[7:0] the from the power-control HALT which the instruction, the low-speed (OSC1) its HALT therefore, there to the or exiting HALT The low-speed (OSC1) operating SLEEP the instruction. Therefore, the CPU operating the OSC1 clock SLEEP the CPU operating using the OSC1 clock SLEEP OSC1 Clock to The low-speed (OSC1) clock from the FOSC1 (P14) to I/O Function Function P14/FOSC1/ I/O I/O Low-speed (OSC1) CFP14(D4) P1 function DCLK clock DCLK CFEX0 (D0) function the clock The to the OSC1 clock to shared with the P14 I/O and the clock DCLK. At the DCLK (CFP14 and CFEX0 the clock function, write to CFP14 and to CFEX0 to "I/O Ports"), and write to IOC14 At the its To clock write to PF1ON (D0) Clock option The clock writing At PF1ON to EPSON B-III-6-4 S1C33L03 FUNCTION PART OSC1 Clock PF1ON DD SS FOSC1(P14) OSC1 Clock
I/O Memory of Low-Speed (OSC1) the of the low-speed (OSC1) Function R/W (B) (B) On Clock option R/W 004019E (B) 00402D4 (B) EXCL5 #DMAEND1 P1 function 00402DF (B) function EPSON S1C33L03 FUNCTION PART B-III-6-5 III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT of (OSC1) CLKDT1 CLKDT0 D7 D6 clock ratio selection PSCON CLKCHG SOSC3 SOSC1 D5 D43 D2 D1 D0 On/Off CPU operating clock switch High-speed (OSC3) On/Off Low-speed (OSC1) On/Off D74 D3 D2 D1 D0 HALT clock option function OSC1 HLT2OP 8T1ON PF1ON CLGP7 CLGP6 CLGP5 CLGP4 CLGP3 CLGP2 CLGP1 CLGP0 D7 D6 D5 D4 D3 D2 D1 D0 CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection CFP14 D4 P14 function selection CFP13 D3 P13 function selection D2 P12 function selection CFP12 CFP11 D1 P11 function selection CFP10 D0 P10 function selection CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function CLKDT[1:0] ratio On OSC3 OSC1 On On On On Writing the write protection of the and the clock option Writing another the write protection. P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, R/W R/W R/W R/W R/W Writing allowed. R/W R/W R/W when read. write R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 B-III OSC1
III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT SOSC1 Low-speed (OSC1) (D0) Turns the low-speed (OSC1) or off. OSC1 turned OSC1 turned off Read: The of the low-speed (OSC1) writing to SOSC1, and writing Since of three seconds to the restarted, least this of the OSC1 clock used. Writing to SOSC1 allowed only when CLGP[7:0] to that the CPU operating using the OSC1 clock, writing to SOSC1 and the turned off. At SOSC1 to (OSC1 turned CLKCHG CPU operating clock switch (D2) Selects the CPU operating clock. OSC3 clock OSC1 clock Read: The OSC3 clock selected as the CPU operating clock writing to CLKCHG, and OSC1 selected writing The operating clock switched this when both the high-speed (OSC3) and (OSC1) writing to CLKCHG effective only when CLGP[7:0] to Immediately the the to switching the CPU operating clock. At CLKCHG to (OSC3 clock). the high-speed (OSC3) to "CLG (Clock the Core HLT2OP HALT clock option (D3) Clock option Select HALT or HALT2 HALT2 Read: written to HLT2OP, the CPU HALT2 when the HALT instruction executed. written, the CPU Writing to HLT2OP allowed only when CLGP[7:0] to At HLT2OP to EPSON B-III-6-6 S1C33L03 FUNCTION PART
The following shows the operating HALT (basic and HALT2 and SLEEP Reactivating factor HALT The CPU clock (CPU BCU clock supplied. (BCU DMA clock (DMA the peripheral the HALT or The high-speed the HALT The low-speed the HALT HALT2 The CPU clock stopped. (CPU BCU clock stopped. (BCU DMA clock (DMA the the HALT or The high-speed the HALT The low-speed the HALT SLEEP The CPU clock (CPU BCU clock (BCU the peripheral stopped. The high-speed The low-speed the SLEEP PF1ON OSC1 (D0) Clock option the low-speed (OSC1) clock output to or off. On Read: The low-speed (OSC1) clock from the FOSC1 to writing to PF1ON. this to effective, the P14 the FOSC1 CFP14 and CFEX0, and IOC14 <P1 I/O to The clock writing Writing to PF1ON allowed only when CLGP[7:0] to At PF1ON to CLGP7CLGP0 Power-control protection ([D[7:0]) protection These the protection writing to and protection other than the operation (write-protected) Read: writing to or CLGP[7:0] to to the protection writing to that This clearing of write protection effective writing, the cleared to writing. Therefore, CLGP[7:0] each the protected written At CLGP to (write-protected). EPSON S1C33L03 FUNCTION PART B-III-6-7 III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT NMI factors the of: NMI factors however, that from peripheral the CPU only when the operating clock to the peripheral NMI input factors Clock when the low-speed operated A-1 B-III OSC1
III PERIPHERAL BLOCK: LOW-SPEED (OSC1) OSCILLATION CIRCUIT CFP14 P14 function selection (D4) P1 function Selects the function of the P14 I/O OSC1 clock I/O Read: The P14 OSC1 clock (FOSC1) writing to CFP14. this as the FOSC1 IOC14 <P1 I/O to At CFP14 to (I/O At CFP14 its from the CFEX0 P12, P14 function (D0) function whether the function of the P14 to DCLK P14/FOSC1 Read: CFEX0 to the P14 as clock DCLK CFEX0 the CFP14 becomes effective, the of this whether the P14 as P14 I/O or FOSC1 At CFEX0 to (DCLK At CFEX0 its from to the Notes Immediately the low-speed (OSC1) turned of to To the from operating erratically, the clock its The the CPU operating clock turned off. The CPU operating clock switched when both the OSC3 and OSC1 Furthermore, when turning off that become as of the CPU operating clock switchover, to instructions switchover and turnoff. If these operations using instruction, the CPU erratically. If the low-speed (OSC1) off, peripheral operated using the OSC1 clock inactive. If the OSC3 clock unnecessary, the OSC1 clock to the CPU and the high-speed (OSC3) off. This reduce the P14/FOSC1/DCLK as the FOSC1 IOC14 to to the CFP14 and CFEX0 EPSON B-III-6-8 S1C33L03 FUNCTION PART
III-7 CLOCK TIMER of Clock The clock consists of counter that clocked from the low-speed (OSC1) clock OSC1 and second, hour, and counters, allowing to seconds, hours, and to software. It using or (1-second) or when one-hour, or count to specified or hour) or The low-speed (OSC1) and the clock operating when the CPU and other internal peripheral (HALT or SLEEP). Normally, this clock should clock and other clocking shows the of the clock the clock clock from the low-speed (OSC1) this the low-speed (OSC1) used. OSC1 OSC1 Clock Clock (to EPSON S1C33L03 FUNCTION PART B-III-7-1 of Clock III PERIPHERAL BLOCK: CLOCK TIMER seconds counter counter hours counter counter hour A-1 B-III CTM
III PERIPHERAL BLOCK: CLOCK TIMER and of the Clock Initial At the clock counter of and including RUN/STOP, initialized. (This include the CPU on/off TCHVOF or OSC1 auto-off TCAOFF.) Therefore, when the clock as follows: the clock and the clock the counters. Preset the and when necessary). Select factor. Select the function. the the clock The following shows to and each of the to Function". the counters counter of the clock to the software. that they or the auto-off function. To the clock write to TCRST (D1) Clock however, that this input when the clock inactive, and when the operating. Notes: The clock TCRST and the clock RUN/STOP TCRUN located the the clock the to RUN writing to both. this the input and the counting from the counter then TCRUN the the counters cleared as the clock the Therefore, first the clock the clock and the clock the factor factor and factor hour, and The clock hour, and counters function, the and to Counter Preset counter TCHD[5:0] (D[5:0]) Clock to Hour counter TCDD[4:0] (D[4:0]) Clock hour to counter TCND[15:0](D[7:0]) Clock (high-order) to (D[7:0]) Clock (low-order) the clock as RTC, to these counter operating of the clock the counter, of from the reference EPSON B-III-7-2 S1C33L03 FUNCTION PART the Counters
RUN/STOP the clock The clock counting when written to TCRUN (D0) Clock and counting when written. the clock to RUN, the clock input of the low-speed (OSC1) clock and the counter counts each of this clock. shows the of the counter. OSC1 TCD0 TCD1 TCD2 TCD3 TCD4 TCD5 TCD6 TCD7 The counter its The counter counts the counts seconds, the counter outputs and to seconds. the and hour counters count and hours, respectively, using the each counter. The counter counter and count to the 24-hour the hour counter. One of the following each counter selected to second), hour, If written to TCRUN, the clock of the low-speed (OSC1) clock to malfunction caused the termination of counting of the clock). when the clock stopped, each counter the that the to RUN while that each counter counting from the retained Reading counter The each counter software as to TCD[7:0] (D[7:0]) Clock counter TCMD[5:0] (D[5:0]) Clock counter counter TCHD[5:0] (D[5:0]) Clock counter Hour counter TCDD[4:0] (D[4:0]) Clock hour counter counter TCND[15:0](D[7:0]) Clock (high-order) counter (D[7:0]) Clock (low-order) counter directly from the counter operation. this reason, counter overflow while reading from each counter, the the counter and then overflows reading the seconds counter, the of the seconds counter its count the that the counter read. To this reading each counter and EPSON S1C33L03 FUNCTION PART B-III-7-3 Chart of Counter Table Reading Counter Counter Counter III PERIPHERAL BLOCK: CLOCK TIMER A-1 B-III CTM
III PERIPHERAL BLOCK: CLOCK TIMER function The clock function, to specified and This hours, and each or of TCASE[2:0] (D[4:2) Clock this TCASE to only and specified every hour. If TCASE to each specified each specified hour and If to used, TCASE to and every through the of the counter's function instead of the function. To specify hours, and the shown below: To specify TCCH[5:0] (D[5:0]) to To hours: TCCD[4:0] (D[4:0]) to hours* To TCCN[4:0] (D[4:0]) Day-comparison to The and to and hours, respectively. that when the these or hours, the The these with those of each counter, and when they match, the factor TCAF (D0) Clock to If clock the when the The and its with the low-order of the counter. Therefore, to the Function Clock factors The clock (1-second), 1-hour, or The factor to from these selected using the factor selection TCISE[2:0] (D[7:5]) Clock factor of selected (each of the If based these to used, TCISE to selected factor the factor TCIF (D1) Clock to At the the clock factor FCTM (D1) input clock A/D factor to At this the the to the CPU EPSON B-III-7-4 S1C33L03 FUNCTION PART Factor Selection TCASE2 TCASE1 TCASE0 factor Table Selecting Factor TCISE2 TCISE1 TCISE0 factor hour
specified specified as the section. and those both used. the clock only factor the that the Therefore, both of used, when the factor TCIF and factor TCAF to which factor the Once the factor to writing the software. that the write to The factor TCIF and factor TCAF should least from of or To of the clock selecting the and factors. Then, the each factor and the factor of the The following the clock factor FCTM (D1) input clock A/D factor ECTM (D1) input clock A/D PCTM[2:0] (D[2:0]) Clock factor the clock the to as At this the to leaving the to The factor to when factor of the of the when to The the to of to the CPU the that other that of higher priority. It when the IE and the of the IL than the clock the that clock actually the CPU. these as as the when occurred, to "ITC that the clock factor function to DMA. Trap vectors The the clock-timer to The using the TTBR to EPSON S1C33L03 FUNCTION PART B-III-7-5 III PERIPHERAL BLOCK: CLOCK TIMER A-1 B-III CTM
III PERIPHERAL BLOCK: CLOCK TIMER of of Clock The following shows of of the clock and to the each To the clock as timer/counter which while the CPU inactive, the clock operating to the CPU specified of three the low-speed (OSC1) stably (SOSC1 three seconds the its to the clock using the (ECTM the clock and the (TCRUN TCCN Choose "day-specified the alarm-factor and the (TCASE TCISE the factor and factor (FCTM TCAF Reenable the clock the (ECTM Switch the CPU operating clock to the low-speed (OSC1) clock (CLKCHG Turn off the high-speed (OSC3) (SOSC3 the clock (TCRST the clock (TCRUN the instruction to the CPU. day-specified from the clock the CPU the OSC1 clock. 12.If necessary, the high-speed (OSC3) and the CPU operating clock back to the OSC3 clock. the the three-day the operates as follows: The CPU the OSC3 clock. The clock counters They the RUN The which the CPU reading the clock counters. the clock as RTC which the clock operating and A.M. the clock using the (ECTM Stop the clock (TCRUN the clock (TCRST the and the (TCHD), hour (TCDD), and (TCND) counters. the counter, of from the reference the count read, the the software. the (TCCD Select "hour-specified the factor and the factor (TCASE TCISE the factor and alarm-factor (FCTM TCAF Reenable the clock the (ECTM the clock (TCRUN The clock to every hour-specified the factor other than selected, that factor. To which factor caused the the factor TCIF and factor TCAF. If TCAF to the caused If factor (other than factor) with the hour-specified the selected factor the as the factor. EPSON B-III-7-6 S1C33L03 FUNCTION PART
I/O Memory of Clock shows the of the clock Function R/W (B) Clock (B) Clock (B) Clock when read. (B) Clock when read. (B) Clock when read. (B) Clock hour R/W (B) Clock (low-order) (B) Clock (high- EPSON S1C33L03 FUNCTION PART B-III-7-7 Table of Clock TCRST TCRUN D72 D1 D0 Clock Clock TCISE2 TCISE1 TCISE0 D7 D6 D5 Clock factor selection TCASE2 TCASE1 TCASE0 D4 D3 D2 Clock factor selection TCIF TCAF D1 D0 factor factor TCD7 TCD6 TCD5 TCD4 TCD3 TCD2 TCD1 TCD0 D7 D6 D5 D4 D3 D2 D1 D0 Clock Clock Clock Clock Clock Clock Clock Clock TCMD5 TCMD4 TCMD3 TCMD2 TCMD1 TCMD0 D76 D5 D4 D3 D2 D1 D0 Clock counter TCMD5 MSB TCMD0 LSB TCHD5 TCHD4 TCHD3 TCHD2 TCHD1 TCHD0 D76 D5 D4 D3 D2 D1 D0 Clock counter TCHD5 MSB TCHD0 LSB TCDD4 TCDD3 TCDD2 TCDD1 TCDD0 D75 D4 D3 D2 D1 D0 Clock hour counter TCDD4 MSB TCDD0 LSB TCND7 TCND6 TCND5 TCND4 TCND3 TCND2 TCND1 TCND0 D7 D6 D5 D4 D3 D2 D1 D0 Clock counter (low-order TCND0 LSB R/W TCND15 TCND14 TCND13 TCND12 TCND11 TCND10 TCND9 TCND8 D7 D6 D5 D4 D3 D2 D1 D0 Clock counter (high-order TCND15 MSB III PERIPHERAL BLOCK: CLOCK TIMER Stop TCISE[2:0] factor Hour TCASE[2:0] factor Hour Generated Not Not High High High High High High High High to seconds to to hours to (low-order to (high-order R/W when read. when read. R/W R/W R/W R/W writing writing R/W R/W A-1 B-III CTM
III PERIPHERAL BLOCK: CLOCK TIMER Function R/W when read. (B) Clock when read. 004015A (B) Clock hour Clock 004015B (B) Writing allowed. 004026B (B) Clock when read. (B) input clock A/D when read. (B) Factor input clock A/D factor TCRST Clock (D1) Clock the clock The clock Read: The clock writing to TCRST when the inactive. counters cleared to The clock when the RUN the to RUN through the of write to (The clock started, this first the clock and then another instruction to RUN the clock the counters cleared as the clock the Therefore, the clock first the clock and the clock the factor and the factor and factor Writing to TCRST Operation. Since this TCRST write-only its when The clock EPSON B-III-7-8 S1C33L03 FUNCTION PART TCCH5 TCCH4 TCCH3 TCCH2 TCCH1 TCCH0 D76 D5 D4 D3 D2 D1 D0 Clock TCCH5 MSB TCCH0 LSB TCCD4 TCCD3 TCCD2 TCCD1 TCCD0 D75 D4 D3 D2 D1 D0 Clock hour TCCD4 MSB TCCD0 LSB D75 D4 D3 D2 D1 D0 Clock TCCN4 MSB TCCN0 LSB TCCN4 TCCN3 TCCN2 TCCN1 TCCN0 D73 D2 D1 D0 Clock PCTM2 PCTM1 PCTM0 EP7 EP6 EP5 EP4 ECTM EADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D FP7 FP6 FP5 FP4 FCTM FADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D to Can within to hours Can within to to factor R/W R/W R/W when read. Compared with TCND[4:0]. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
TCRUN Clock RUN/STOP (D0) Clock the RUN/STOP of the clock RUN STOP Read: The clock to counting writing to the TCRUN and to writing The retained the STOP The to counting from the retained its from STOP to RUN. The TCRUN TCD7TCD0 counter (D[7:0]) Clock TCMD5TCMD0 counter (D[5:0]) Clock TCHD5TCHD0 counter (D[5:0]) Clock TCDD4TCDD0 Hour counter (D[4:0]) Clock hour TCND15TCND0 counter (D[7:0]) Clock (high-order) (D[7:0]) Clock (low-order) from each counter. The and counters allow to written to, to The counter and seconds counter read-only, writing to these The high-order each of the second, and hour counter when The counter TCCH5TCCH0 (D[5:0]) Clock TCCD4TCCD0 (D[4:0]) Clock TCCN4TCCN0 Day-comparison (D[4:0]) Clock which and which to The to the factor selected using the TCASE with the counter and when the matches, The with the low-order of the counter. Each These TCISE2TCISE0 factor selection (D[7:5]) Clock Selects the factor which the clock to the clock each of the selected If the caused these factors TCISE to TCISE EPSON S1C33L03 FUNCTION PART B-III-7-9 Selecting Factor TCISE2 TCISE1 TCISE0 factor hour III PERIPHERAL BLOCK: CLOCK TIMER A-1 B-III CTM
III PERIPHERAL BLOCK: CLOCK TIMER TCASE2TCASE0 factor (D[4:2]) Clock Selects the factor which to the TCASE2, TCASE1, and TCASE0 to hour, and respectively. It therefore to factors. of these to the of the that to the selected factor with the counter. If the of selected factors matches the counter The from which the factor writing with the counter TCASE TCIF factor (D1) Clock Indicates whether factor occurred. Read factor occurred factor occurred TCIF to when factor selected using TCISE Since there only the clock this to from caused Once to TCIF writing TCIF This of to or TCAF factor (D0) Clock Indicates whether factor occurred. factor factor occurred TCAF to when factors selected using the TCASE there the clock this to from to other factors. Once to TCAF writing TCAF This of to or PCTM2PCTM0 Clock (D[2:0]) Clock the of the clock and At PCTM becomes EPSON B-III-7-10 S1C33L03 FUNCTION PART Selecting Factor TCASE2 TCASE1 TCASE0 factor Hour
ECTM Clock (D1) input clock A/D or of to the CPU. Read: This the clock The ECTM to and to At ECTM to FCTM Clock factor (D1) input clock A/D factor Indicates whether the clock factor occurred. factor occurred factor occurred written the reset-only factor written the read/write FCTM to when the selected factor or factor At this the following to the CPU The to other of higher The IE of the PSR to The to higher than the CPU (IL). The factor to when factor the and the to occurred, that the factor and that the PSR the IE to the IL to than the indicated the or the instruction). The factor writing to the software. that the PSR to (or the instruction executed) without the factor the that the to written to the when the reset-only (RSTONLY used, and when the read/write (RSTONLY used. The FCTM becomes to the software. EPSON S1C33L03 FUNCTION PART B-III-7-11 III PERIPHERAL BLOCK: CLOCK TIMER A-1 B-III CTM
III PERIPHERAL BLOCK: CLOCK TIMER Notes The low-speed (OSC1) which the clock the clock of three seconds its to Therefore, immediately the the clock At the clock counter the of and including RUN/STOP, initialized. Therefore, the clock the software following The clock TCRST and the clock RUN/STOP TCRUN located the However, the clock the to RUN writing to both. this the input and the counting from the counter then the TCRUN the counters cleared as the clock the Therefore, the clock first the clock and, the clock the factor and the factor and factor To of the clock selecting the and factors. Then, the each factor and the factor The factor (FCTM) becomes To of to the To of with the factor occurred, to the factor (FCTM) the PSR or the instruction. EPSON B-III-7-12 S1C33L03 FUNCTION PART
III-8 SERIAL INTERFACE of Interfaces of Interfaces The four and of interfaces, the features of which below. The functions of these four interfaces the clock-synchronized or asynchronous selected the Clock-synchronized length: and detected. length: or or detected. Stop or Parity or Since the and selecting the the or using clock input (asynchronous only). The and constructed with allowing and operations. using IDMA or HSDMA Three of empty, and shows the of the interface input to the and the function. The and or to the to this however, to with necessary, to four EPSON S1C33L03 FUNCTION PART B-III-8-1 and of Interface III PERIPHERAL BLOCK: SERIAL INTERFACE and Ready Clock A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE I/O of Interface Table the I/O the interface. I/O Function Function P00/SIN0 I/O I/O IF input CFP00(D0)/P0 function P01/SOUT0 I/O I/O IF CFP01(D1)/P0 function P02/#SCLK0 I/O I/O IF clock input/output CFP02(D2)/P0 function P03/#SRDY0 I/O I/O IF ready input/output CFP03(D3)/P0 function P04/SIN1/ I/O I/O IF input CFP04(D4)/P0 function #DMAACK2 #DMAACK2 function P05/SOUT1/ I/O I/O IF CFP05(D5)/P0 function #DMAEND2 #DMAEND2 function P06/#SCLK1/ I/O I/O IF clock input/output CFP06(D6)/P0 function #DMAACK3 #DMAACK3 function P07/#SRDY1/ I/O I/O IF ready input/output CFP07(D7)/P0 function #DMAEND3 #DMAEND3 function P27/TM5/SIN2 I/O I/O IF input CFP27(D7)/Function SSIN2(D0)/Function P26/TM4/SOUT2 I/O I/O IF CFP26(D6)/Function SSOUT2(D1)/Function P25/TM3/#SCLK2 I/O I/O IF clock input/output CFP25(D5)/Function SSCLK2(D2)/Function P24/TM2/#SRDY2 I/O I/O IF ready input/output CFP24(D4)/Function SSRDY2(D3)/Function P33/#DMAACK1/ I/O I/O IF input CFP33(D3)/Function SIN3 SSIN3(D0)/Function P16/EXCL5/ #DMAAND1/ SOUT3 I/O I/O IF CFP16(D6)/Function SSOUT3(D1)/Function P15/EXCL4/ #DMAAND0/ #SCLK3 I/O I/O IF clock input/output CFP15(D5)/Function SSCLK3(D2)/Function P32/#DMAACK0/ I/O I/O IF ready input/output CFP32(D2)/Function #SRDY3 SSRDY3(D3)/Function input This to input to the of the This to from the of the (clock input/output This to input or clock. the clock-synchronized as clock input the clock-synchronized as clock the asynchronous this as clock input when clock used. This when the internal clock used, as I/O (ready-signal input/output This to input or the ready that the clock-synchronized the clock-synchronized as ready-signal the clock-synchronized as ready-signal input This the asynchronous as I/O the input/output of the the interface with I/O At they I/O (function the interface, function the used, to the and to used. At the their from to the EPSON B-III-8-2 S1C33L03 FUNCTION PART Table Serial-Interface
The of the interface individually each as shown Table below. At becomes to the software. the IrDA interface, the the asynchronous or The input/output differently, the The each shown Table input Clock input/P asynchronous input Clock input/P Clock-synchronized input Clock input Ready Clock-synchronized input Clock Ready input four the clock-synchronized the P03 (or P07, P24, P23) as I/O (P) when clock used, P02 (or P06, P25, P15) as I/O The I/O and the I/O the interface as read/write To the IrDA interface to (D[1:0]) I/F IrDA Since these become to them writing when as the interface or when as the IrDA interface. EPSON S1C33L03 FUNCTION PART B-III-8-3 asynchronous Clock-synchronized Clock-synchronized Table III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Clock-Synchronized Interface of Clock-Synchronized Interface the clock-synchronized of to the clock both the and when the Since the and both and operations the clock shared the and the half-duplex. and Either the clock-synchronized or the clock-synchronized selected Clock-synchronized this which the interface as the the internal clock to the of the internal The clock output from the input/output to The to input that whether the input/output ready to or (when ready this clock-synchronized which the interface as the clock that input/output The clock input from the as the clock of the interface. indicating whether the interface ready to or (when ready from the shows of the input/output the clock-synchronized S1C33 Clock-synchronized clock-synchronized the as shown below. length: Stop Parity and with the LSB. EPSON B-III-8-4 S1C33L03 FUNCTION PART input Clock input Ready of Clock-Synchronized LSB MSB D0 D1 D2 D3 D4 D5 D6 D7 Clock-Synchronized Format S1C33 input Clock Ready input
Clock-Synchronized Interface clock-synchronized the interface, the following actually input/output the interface the the input clock and IDMA/HSDMA The following the of each to Interface and DMA". the interface inactive and these of malfunction. input/output four and the clock-synchronized using CFP0[3:0] (D[3:0]) P0 function to and when using CFP0[7:4] (D[7:4]) to D[3:0] SIO function to and when D[3:0] SIO function to (It to both the interface (D[1:0]) I/F IrDA I/F IrDA I/F IrDA or I/F IrDA to the interface or IrDA interface). to to choose the ordinary interface. Since becomes initialized. the to the of the interface as the interface as the clock-synchronized to when the interface as to the input clock This operates internally clock. The clock each as follows: clock clock clock clock Therefore, the interface to the clock-synchronized the following The feeding clock to The clock. clock selected the of the and the of the as necessary. The relationship the of these and the below. To that the ratio of the clock to to the interface the further the internally. This factored EPSON S1C33L03 FUNCTION PART B-III-8-5 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE RLD PSCIN RLD: of the PSCIN input clock (bits/second) ratio of the The selected the and when the to the and timers, to and The to the clock the Although this the clock the clock-synchronized its becomes Therefore, to this writing clock), when the interface the clock-synchronized Clock-synchronized This operates using the clock that the This clock input from the #SCLK Therefore, there to the or writing EPSON B-III-8-6 S1C33L03 FUNCTION PART
and of Clock-Synchronized operation the TXEN0 (D7) I/F TXEN1 (D7) I/F TXEN2 (D7) I/F TXEN3 (D7) I/F writing to this the clock input to the (ready input), allowing to transmitted. The clock input/output of the (ready input/output). writing to the function the interface, the I/O of the #SRDY and #SCLK follows: #SRDY: switch to input #SCLK: switch to input clock-synchronized the clock the and the half-duplex. Therefore, and and operation. to operation. The interface and which of those operation. TXD0[7:0] (D[7:0]) I/F TXD1[7:0] (D[7:0]) I/F TXD2[7:0] (D[7:0]) I/F TXD3[7:0] (D[7:0]) I/F The interface to the of the empty: TDBE0 (D1) I/F empty: TDBE1 (D1) I/F empty: TDBE2 (D1) I/F empty: TDBE3 (D1) I/F This to writing to the and to empty) when the to the The interface when written to the The the TEND0 (D5) I/F TEND1 (D5) I/F TEND2 (D5) I/F TEND3 (D5) I/F This when and when the completed. transmitted clock-synchronized transmitted Following operation both the and EPSON S1C33L03 FUNCTION PART B-III-8-7 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Clock-synchronized The which the the as follows: #SRDY while (the written to or when to written to the while #SRDY shows chart the clock-synchronized If the from the high the (ready to If the clock input to the interface The clock from the to the The of the to the with the first of the clock. At the the LSB of the to the from the The the shifted the of the clock, and the following the LSB from This repeated of transmitted. The each with the of the clock. Clock-synchronized shows chart the clock-synchronized the to (ready to the clock input from the the clock input from the the of the to the with the first of the clock. At the the LSB of the to the from the The to high this EPSON B-III-8-8 S1C33L03 FUNCTION PART D0 D1 D2 D3 D4 D5 D6 D7 D6 D7 D0 D1 D2 C the LSB. C First the MSB. Next written. Chart Clock-Synchronized D0 D1 D2 D3 D4 D5 D6 D7 D6 D7 D0 D1 D2 Next written. Chart Clock-Synchronized
The the shifted the of the clock, and the following the LSB from This repeated of transmitted. The to when the from the The each with the of the clock. operations the the to the to empty). Once this the written to the This allows to transmitted successively. The to factor Since as the the of written this factor to DMA, the memory to the through DMA to and DMA to Interface and DMA". Terminating of write to the to operation. the RXEN0 (D6) I/F RXEN1 (D6) I/F RXEN2 (D6) I/F RXEN3 (D6) I/F operations writing to this clock input to the (ready input), thereby operation. The clock input/output the (ready input/output). operations writing to the function the interface, the I/O of the #SRDY and #SCLK follows: #SRDY: switch to input #SCLK: switch to input maintained. clock-synchronized the clock the and the half-duplex. Therefore, and and operation. to operation. This interface and that of those operations. RXD0[7:0] (D[7:0]) I/F RXD1[7:0] (D[7:0]) I/F RXD2[7:0] (D[7:0]) I/F RXD3[7:0] (D[7:0]) I/F The from this EPSON S1C33L03 FUNCTION PART B-III-8-9 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE that the of the RDBF0 (D0) I/F RDBF1 (D0) I/F RDBF2 (D0) I/F RDBF3 (D0) I/F This to when the MSB of received and the the to the indicating that the received the the to The following the and Clock-synchronized shows chart the clock-synchronized If the from the high the to (ready to If clock input to the interface The clock from the to the The each of with the of the clock. The LSB first. This interface the SIN input the the of the clock. The the shifted as This operation repeated the MSB of received. the MSB the the to the the to Clock-synchronized shows chart the clock-synchronized First read. C the operation completed when read. the to the to the clock. EPSON B-III-8-10 S1C33L03 FUNCTION PART D0 D1 D6 D7 D0 D1 D6 D7 D0 D1 Receive-buffer read. Chart Clock-Synchronized D0 D1 D6 D7 D0 D1 D6 D7 D0 Receive-buffer Receive-buffer Chart Clock-Synchronized D1 D6 D7 C Receive-buffer
the to (ready to the clock input from the The each of with the of the clock. The LSB first. This interface the SIN input the the of the clock that input from The the shifted as This operation repeated the MSB of received. the MSB the the to the the to operations the the to the to indicating that the Since the while the received successively. The to factor Since as the the this factor to DMA, the locations memory through DMA to to Interface and DMA". If, operation, operation the completed the the with the Therefore, the the completed. the and the to OER0 (D2) I/F OER1 (D2) I/F OER2 (D2) I/F OER3 (D2) I/F Once the to writing to the software. The of the factors the interface. this the as that the operations writing to the turned to thereby indicating to the that the ready to the LSB of received, turned to high when the MSB received, to the operation. If turned to high to that with operations the following suspended. this to reading the the and follows, the Terminating operation of operation, write to the to operations. EPSON S1C33L03 FUNCTION PART B-III-8-11 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Interface of Asynchronous Interface and to the and of each With this there to clock that the and instead, operations the and to the and of each the of the asynchronous of to the length, and choose and parity. The The operating clock selected clock or clock that input from the the and both constructed with and operations Furthermore, the and which and operations shows of input/output the asynchronous S1C33 clock internal clock the asynchronous selected, to the IrDA interface function. Asynchronous-transfer The shown below. length: or the selected or Parity or parity, or clock asynchronous s1 D0 D1 D2 D3 D4 D5 D6 s2 parity: s1 D0 D1 D2 D3 D4 D5 D6 s2 parity: used) s1 D0 D1 D2 D3 D4 D5 D6 s2 s3 parity: s1 D0 D1 D2 D3 D4 D5 D6 s2 s3 (Stop parity: used) asynchronous s1 D0 D1 D2 D3 D4 D5 D6 D7 s2 parity: s1 D0 D1 D2 D3 D4 D5 D6 D7 s2 (Stop used) s1 D0 D1 D2 D3 D4 D5 D6 D7 s2 s3 parity: s1 D0 D1 D2 D3 D4 D5 D6 D7 s2 s3 (Stop parity: used) transmitted and received, with the LSB. EPSON B-III-8-12 S1C33L03 FUNCTION PART input clock of Asynchronous Format S1C33 s1: s2 s3: input
Asynchronous Interface asynchronous the interface, the following started: input/output the interface the the input clock the The following to each of the to Interface and DMA". the interface inactive and these malfunction. input/output the asynchronous and used. clock input used, used. CFP0[7:0] (D[7:0]) P0 function to the used. (Both used, necessary.) the used, P03 or P07 as I/O operation the internal clock, P03 or P06 as I/O the interface (D[1:0]) I/F IrDA to the IrDA interface. Since becomes writing when the interface as interface, or when the interface as IrDA interface. This the to the of the interface as the interface the asynchronous to when the interface the asynchronous to the input clock the the operating clock selected the internal clock and clock. input clock selection: SSCK0 (D2) I/F input clock selection: SSCK1 (D2) I/F input clock selection: SSCK2 (D2) I/F input clock selection: SSCK3 (D2) I/F The clock selected (input from the writing to and internal clock selected writing becomes to the software. clock the internal clock selected, the interface clocked clock The clock each as follows: Clock output Clock Clock Clock Therefore, the internal clock used, the following The clock to the (or The (or clock. EPSON S1C33L03 FUNCTION PART B-III-8-13 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE clock obtained the ratio and the of the as necessary. The relationship the of these and the The its further internally, to that the ratio of the clock to the interface Furthermore, the clock the or internally the interface, to clock to clock"). This ratio when the These account PSCIN RLD RLD: of the PSCIN input clock (bits/second) ratio of the ratio of the interface or The ratio selected the and this account when shows of and the of the which the internal ratio of the interface to PSCIN PSCIN PSCIN RLD RLD RLD the within the the following PSCIN (RLD to the and timers, to and Timers". clock clock selected, the interface clocked clock input from the Therefore, there to the and timers. clock The clock input from the internally or the interface, to clock to clock"). This ratio when the EPSON B-III-8-14 S1C33L03 FUNCTION PART Table of Rate
clock the asynchronous TCLK (the clock the or input from the internally the interface, to clock. ratio selected writing to and ratio selected writing clock ratio selection: DIVMD0 (D4) I/F IrDA clock ratio selection: DIVMD1 (D4) I/F IrDA clock ratio selection: DIVMD2 (D4) I/F IrDA clock ratio selection: DIVMD3 (D4) I/F IrDA The becomes to the software. of this only the asynchronous (and when using the IrDA interface). clock Clock (when selected) shown the clock created TCLK (or Its ratio high (or when and Since the the of each the clock the first, and then the from high to the of TCLK. the of TCLK, the from to high. This repeated the following of Each of each of this clock. the the clock high the If the to high the of TCLK when the the to and of the clock If the when the the clock, such as when the matched the and the interface the following and to this clock Clock Asynchronous (when selected) clock of from TCLK (or and each of with this clock. EPSON S1C33L03 FUNCTION PART B-III-8-15 TCLK TCLK TCLK of TCLK TCLK TCLK III PERIPHERAL BLOCK: SERIAL INTERFACE D0 of D0 A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE the the asynchronous the or as the The The and as shown the Table using the following Stop-bit selection Parity Parity-mode selection These become to them the software. and of the TXEN0 (D7) I/F TXEN1 (D7) I/F TXEN2 (D7) I/F TXEN3 (D7) I/F writing to this the clock input to the (ready input), allowing to transmitted. writing to to operation. The interface and that of those operations. TXD0[7:0] (D[7:0]) I/F TXD1[7:0] (D[7:0]) I/F TXD2[7:0] (D[7:0]) I/F TXD3[7:0] (D[7:0]) I/F The interface writing to this the asynchronous (MSB) each The interface to the of the empty: TDBE0 (D1) I/F empty: TDBE1 (D1) I/F empty: TDBE2 (D1) I/F empty: TDBE3 (D1) I/F This to writing to the and back to empty) when the to the The when the interface the EPSON B-III-8-16 S1C33L03 FUNCTION PART I/F I/F I/F I/F I/F Table and Parity Stop Parity Non when
The using the TEND0 (D5) I/F TEND1 (D5) I/F TEND2 (D5) I/F TEND3 (D5) I/F This when and when the completed. asynchronous transmitted. shows chart the asynchronous Parity Included clock S1 S2 The of the to the with the first of the clock. At the the to to the Each of the with the LSB each of the clock. This repeated (or of transmitted. the MSB, the and the operation the the to the to empty). Once this the written to the This allows to successively. The to factor as the the written using this factor to IDMA, the memory transmitted to the through DMA to and IDMA to Interface and DMA". Terminating operations completed, write to the to operations. EPSON S1C33L03 FUNCTION PART B-III-8-17 S1 D0 D1 S1 D0 D2 D3 D4 D5 D6 D7 S2 S2 Stop Parity Chart III PERIPHERAL BLOCK: SERIAL INTERFACE First Next written. A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE operations the RXEN0 (D6) I/F RXEN1 (D6) I/F RXEN2 (D6) I/F RXEN3 (D6) I/F writing to this clock input to the (ready input), meaning that ready to operations writing to to operation. This interface and that of those operations. RXD0[7:0] (D[7:0]) I/F RXD1[7:0] (D[7:0]) I/F RXD2[7:0] (D[7:0]) I/F RXD3[7:0] (D[7:0]) I/F from this to the of the RDBF0 (D0) I/F RDBF1 (D0) I/F RDBF2 (D0) I/F RDBF3 (D0) I/F This to when from the to the the (the used), indicating that the received the the to shows chart the asynchronous Stop Parity Included clock The interface when the input the the first of the clock, each of the with the LSB each of the clock. This operation repeated the MSB of received. the MSB the that follows the sampled, the the to the the to The when to the EPSON B-III-8-18 S1C33L03 FUNCTION PART S1 D0 D1 S1 D0 D1 D2 D3 D4 D5 D6 D7 S2 Receive-buffer S1 Parity S2 Stop First read. Chart
The operation terminated when the first the with operations the the to the to indicating that the received Thereafter, received the while the received. The to factor as the the this factor to IDMA, the locations memory through DMA to and IDMA to Interface and DMA". Three of when the Since the the to Interface and DMA". Parity If to the when received. This when the the to the to conformity with or parity). If nonconformity found this and the to PER0 (D3) I/F PER1 (D3) I/F PER2 (D3) I/F PER3 (D3) I/F when this the to the and the the of the which guaranteed. The to writing If with received, the that the of synchronization and If used, the first checked. this the to FER0 (D4) I/F FER1 (D4) I/F FER2 (D4) I/F FER3 (D4) I/F when this the to the and the operation continued. the of the which guaranteed, found the following received. The to writing EPSON S1C33L03 FUNCTION PART B-III-8-19 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE If operations, operation the completed the the with the Therefore, the operation the completed. the and the to OER0 (D2) I/F OER1 (D2) I/F OER2 (D2) I/F OER3 (D2) I/F when this the to the and the operation The to writing Terminating operation operation completed, write to the to operations. EPSON B-III-8-20 S1C33L03 FUNCTION PART
IrDA Interface of IrDA Interface Each of the interface PPM allowing infrared-ray to based IrDA I/F This IrDA interface function when the selected Since the of the asynchronous directly the other than the IrDA interface to Interface", to and the and IrDA Interface infrared-ray the following started: input/output Selecting the interface (IrDA interface function) the the input clock the the the input/output The items through with the asynchronous interface. to "Asynchronous Interface". item to Interface and DMA". these the interface inactive and both to as operation malfunction. to the and the following items selecting the IrDA interface function EPSON S1C33L03 FUNCTION PART B-III-8-21 S1C33 LED TXD PPM PPM DD SS of IrDA Interface III PERIPHERAL BLOCK: SERIAL INTERFACE LED LED C RXD CX1 CX2 GND HP HSDL-1000) P1N P1N A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Selecting the IrDA interface function To the IrDA interface function, the shown below and then the (or asynchronous as the IrDA interface-function selection: IRMD0[1:0] (D[1:0]) I/F IrDA IrDA interface-function selection: IRMD1[1:0] (D[1:0]) I/F IrDA IrDA interface-function selection: IRMD2[1:0] (D[1:0]) I/F IrDA IrDA interface-function selection: IRMD3[1:0] (D[1:0]) I/F IrDA The becomes when initially to the software. the input/output the IrDA interface, the of the input/output of the PPM with the infrared-ray or the connected externally to the The of the internal interface "active-low". If the input/output active-high, the of these inverted they used. The input and individually through the of the and respectively. IrDA input inversion IrDA inversion The of the input/output inverted writing to each inverted the to PPM input (I/F PPM PPM input (I/F PPM PPM input PPM (I/F input) PPM input PPM (I/F input) The and become to them the software. EPSON B-III-8-22 S1C33L03 FUNCTION PART Table of IrDA Interface Interface IrDA interface Normal interface IrDA Inversion I/F I/F I/F I/F and
and of IrDA Interface The procedures the section the asynchronous interface, to and of The following the and the PPM the of the interface to the from the PPM input (I/F PPM reception, the of the input from to the to the interface. PPM input PPM (I/F input) using the IrDA interface, the internal ratio of the interface rather than EPSON S1C33L03 FUNCTION PART B-III-8-23 TCLK Modulation PPM TCLK Demodulation PPM III PERIPHERAL BLOCK: SERIAL INTERFACE TCLK TCLK TCLK TCLK A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Interface and DMA The interface the following three of each Receive-buffer factor This factor when the the to the which the factor to At this the the to the CPU Occurrence of this factor that the written to the This factor to IDMA, to written to the of DMA Receive-completion This factor when completed and the the to the which the factor to At this the the to the CPU Occurrence of this factor that the This factor to IDMA, the to written specified memory locations of DMA This factor when parity, or reception, which the factor to At this the the to the CPU three of the factor, the and to the type of that occurred. the clock- and If or the and receive-buffer factors the the receive-buffer the first. It therefore the receive-buffer factor cleared through the of the of the and Table shows the each factor factor Receive-buffer Receive-buffer the factor the factor to If the that factor to caused factor the that factor to The factor to whenever of the of the to EPSON B-III-8-24 S1C33L03 FUNCTION PART Table of
The the of each and to the CPU only when other of higher when the IE and the of the IL than the input the the input actually the CPU. these as as the when occurred, to "ITC and and input or selected, and accordingly. The input factors and factors shown Factors I/F input factor factor factor T8 UF FPT7 T8 UF FPT5 SIO TXD FPT6 SIO RXD FPT4 SIO RXD FPT2 SIO TXD FPT3 SIO RXD FPT1 SIO RXD FPT0 Switching the factors of the factor FP function switching and the factor TM16 function switching the of the the the the selected factor used. to "ITC the Core section of and Ports" and Timers" the Peripheral section of input factor and factor DMA and The receive-buffer and transmit-buffer factors to DMA (IDMA). This operations memory and the transmit/receive-buffer to of DAM The following shows the IDMA each factor: IDMA receive-buffer transmit-buffer receive-buffer transmit-buffer The IDMA and shown to IDMA to the IDMA factor IDMA IDMA Receive-buffer Receive-buffer EPSON S1C33L03 FUNCTION PART B-III-8-25 Table IDMA III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE If factor when the IDMA and to IDMA that of the DMA The as to with DAM DMA and to of DMA to "IDMA DMA)". and and input or selected, and IDMA initialed of that factor. The IDMA and I/F and shown Table to IDMA I/F input IDMA factor factor T8 UF FPT7 T8 UF FPT5 SIO TXD FPT6 SIO RXD FPT4 SIO RXD FPT2 SIO TXD FPT3 SIO RXD FPT1 SIO RXD FPT0 when input selected, I/F to and to IDMA Therefore, IDMA both IDMA RP3 and IDMA DEP3 to High-speed DMA and The receive-buffer and transmit-buffer factors high-speed DMA (HSDMA). The following shows the HSDMA and to each SIF HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA HSDMA to the receive-buffer factor, the should to HSDMA to the transmit-buffer factor, the should to the HSDMA The HSDMA through of the factor. HSDMA to "HSDMA (High-Speed DMA)". EPSON B-III-8-26 S1C33L03 FUNCTION PART HSDMA
and and input or selected, and HSDMA of those factor Table input selected, I/F to and to Therefore, HSDMA HSDMA and factor of as I/F to and to HSDMA HSDMA and factor of selected, the HSDMA factor and empty. the of I/F to B, and to A. Therefore, to HSDMA both and reception, HSDMA factor of when the factor to (HSDMA the of Similarly, to and I/F HSDMA HSDMA of when the to (HSDMA the of With other than and empty, also, the approach to the HSDMA the or Trap vectors and The of each factor as follows: receive-buffer transmit-buffer receive-buffer transmit-buffer The of the the TTBR to and and Either input or selected, and accordingly. to the "Trap subsection the or Ports" section. EPSON S1C33L03 FUNCTION PART B-III-8-27 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE I/O Memory of Interface Table shows the of the interface. the I/O memory of the that to clocks, as of that of timers, to and respectively. Function R/W 00401E0 (B) I/F 00401E1 (B) I/F 00401E2 (B) I/F 00401E3 (B) I/F 00401E4 (B) I/F IrDA 00401E5 (B) I/F 00401E6 (B) I/F EPSON B-III-8-28 S1C33L03 FUNCTION PART of Interface to TXD07 TXD06 TXD05 TXD04 TXD03 TXD02 TXD01 TXD00 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD07(06) MSB TXD00 LSB to RXD07 RXD06 RXD05 RXD04 RXD03 RXD02 RXD01 RXD00 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD07(06) MSB RXD00 LSB TEND0 FER0 PER0 OER0 TDBE0 RDBF0 D76 D5 D4 D3 D2 D1 D0 TXEN0 RXEN0 EPR0 PMD0 STPB0 SSCK0 SMD01 SMD00 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD0 IRTL0 IRRL0 IRMD01 IRMD00 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection to TXD17 TXD16 TXD15 TXD14 TXD13 TXD12 TXD11 TXD10 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD17(16) MSB TXD10 LSB to RXD17 RXD16 RXD15 RXD14 RXD13 RXD12 RXD11 RXD10 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD17(16) MSB RXD10 LSB Normal Normal Normal Empty Empty With #SCLK0 clock SMD0[1:0] asynchronous Clock Clock Inverted Direct Inverted Direct IRMD0[1:0] I/F IrDA I/F R/W asynchronous TXD07. asynchronous RXD07 R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W asynchronous R/W R/W R/W R/W when read. asynchronous R/W asynchronous TXD17. asynchronous RXD17
Function R/W 00401E7 (B) I/F 00401E8 (B) I/F 00401E9 (B) I/F IrDA R/W 00401F0 (B) I/F 00401F1 (B) I/F 00401F2 (B) I/F 00401F3 (B) I/F 00401F4 (B) I/F IrDA EPSON S1C33L03 FUNCTION PART B-III-8-29 TEND1 FER1 PER1 OER1 TDBE1 RDBF1 D76 D5 D4 D3 D2 D1 D0 TXEN1 RXEN1 EPR1 PMD1 STPB1 SSCK1 SMD11 SMD10 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD1 IRTL1 IRRL1 IRMD11 IRMD10 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection to TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD27(26) MSB TXD20 LSB to RXD27 RXD26 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD27(26) MSB RXD20 LSB TEND2 FER2 PER2 OER2 TDBE2 RDBF2 D76 D5 D4 D3 D2 D1 D0 TXEN2 RXEN2 EPR2 PMD2 STPB2 SSCK2 SMD21 SMD20 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD2 IRTL2 IRRL2 IRMD21 IRMD20 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection III PERIPHERAL BLOCK: SERIAL INTERFACE Normal Normal Normal Empty Empty With #SCLK1 clock SMD1[1:0] Clock Clock Inverted Direct Inverted Direct IRMD1[1:0] I/F IrDA I/F Normal Normal Normal Empty Empty With #SCLK2 clock SMD2[1:0] asynchronous asynchronous Clock Clock Inverted Direct Inverted Direct IRMD2[1:0] I/F IrDA I/F R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W only R/W R/W R/W R/W when read. only asynchronous R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W only asynchronous R/W R/W R/W R/W when read. asynchronous A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Function R/W R/W 00401F5 (B) I/F 00401F6 (B) I/F 00401F7 (B) I/F 00401F8 (B) I/F 00401F9 (B) I/F IrDA (B) I/F 004026A (B) I/F A/D when read. (B) I/F EPSON B-III-8-30 S1C33L03 FUNCTION PART to TXD37 TXD36 TXD35 TXD34 TXD33 TXD32 TXD31 TXD30 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD37(36) MSB TXD30 LSB to RXD37 RXD36 RXD35 RXD34 RXD33 RXD32 RXD31 RXD30 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD37(36) MSB RXD30 LSB TEND3 FER3 PER3 OER3 TDBE3 RDBF3 D76 D5 D4 D3 D2 D1 D0 TXEN3 RXEN3 EPR3 PMD3 STPB3 SSCK3 SMD31 SMD30 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD3 IRTL3 IRRL3 IRMD31 IRMD30 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection PSIO02 PSIO01 PSIO00 P8TM2 P8TM1 P8TM0 D7 D6 D5 D4 D3 D2 D1 D0 interface PAD2 PAD1 PAD0 PSIO12 PSIO11 PSIO10 D7 D6 D5 D4 D3 D2 D1 D0 A/D interface ESTX1 ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF Normal Normal Normal Empty With #SCLK3 clock SMD3[1:0] asynchronous asynchronous Clock Clock Inverted Direct Inverted Direct IRMD3[1:0] I/F IrDA I/F to to to to R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W only asynchronous R/W R/W R/W R/W when read. asynchronous R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W
Function R/W when read. (B) Factor I/F factor (B) I/F IDMA (B) I/F A/D, input IDMA (B) I/F IDMA (B) I/F A/D, input IDMA 00402C5 factor FP function switching 00402CB factor TM16 function switching EPSON S1C33L03 FUNCTION PART B-III-8-31 FSTX1 FSRX1 FSERR1 FSTX0 FSRX0 FSERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF RSTX0 RSRX0 R8TU3 R8TU2 R8TU1 R8TU0 R16TC5 R16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF RP7 RP6 RP5 RP4 RADE RSTX1 RSRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF DEP7 DEP6 DEP5 DEP4 DEADE DESTX1 DESRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF T8CH5S0 SIO3TS0 D7 D6 SIO T8CH4S0 SIO3RS0 D5 D4 SIO SIO2TS0 D3 SIO SIO3ES0 D2 SIO SIO2RS0 D1 SIO SIO2ES0 D0 SIO T8CH5S1 D7 T8CH4S1 D6 SIO3ES1 D5 SIO SIO2ES1 D4 SIO SIO3TS1 D3 SIO SIO3RS1 D2 SIO SIO2TS1 D1 SIO SIO2RS1 D0 SIO III PERIPHERAL BLOCK: SERIAL INTERFACE factor IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA T8 UF FP7 SIO TXD FP6 T8 UF FP5 SIO RXD FP4 SIO TXD FP3 SIO RXD FP2 SIO RXD FP1 SIO RXD FP0 T8 UF TM16 T8 UF TM16 SIO RXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Function R/W 00402D0 (B) P0 function 00402D7 SIO function 00402DB SIO function 00402DF (B) function CFP07CFP00 P0[7:0] function selection (D[7:0]) P0 function Selects the the interface. Serial-interface input/output I/O Read: Select the the interface from P00 through P07 writing to CFP00 through CFP07. P00P03 (SIN0, SOUT0, #SCLK0, #SRDY0) P04P07 (SIN1, SOUT1, #SCLK1, #SRDY1) If the to the as I/O The input/output the At CFP to (I/O At CFP its from to the SSIN3 I/F SIN selection (D0) SIO function Switches the function of P33/#DMAACK1/SIN3. SIN3 P33/#DMAACK1 Read: To the as SIN3, SSIN3 (D0 to and CFP33 (D3 to To the as P33 or #DMAACK1, this to At this to EPSON B-III-8-32 S1C33L03 FUNCTION PART CFP07 CFP06 CFP05 CFP04 CFP03 CFP02 CFP01 CFP00 D7 D6 D5 D4 D3 D2 D1 D0 P07 function selection P06 function selection P05 function selection P04 function selection P03 function selection P02 function selection P01 function selection P00 function selection SSRDY3 D74 D3 I/F SRDY selection SSCLK3 D2 I/F SCLK selection SSOUT3 D1 I/F SOUT selection SSIN3 D0 I/F SIN selection SSRDY2 SSCLK2 SSOUT2 SSIN2 D74 D3 D2 D1 D0 I/F SRDY selection I/F SCLK selection I/F SOUT selection I/F SIN selection CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function #SRDY1 P07 #SCLK1 P06 SOUT1 P05 SIN1 P04 #SRDY0 P03 #SCLK0 P02 SOUT0 P01 SIN0 P00 #SRDY3 P32/ #DMAACK0 #SCLK3 P15/EXCL4/ #DMAEND0 SOUT3 P16/EXCL5/ #DMAEND1 SIN3 P33/ #DMAACK1 #SRDY2 P24/TM2 #SCLK2 P25/TM3 SOUT2 P26/TM4 SIN2 P27/TM5 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, R/W R/W R/W R/W R/W R/W R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
SSOUT3 I/F SOUT selection (D1) SIO function Switches the function of P16/EXCL5/#DMAEND1/SOUT3. SOUT3 P16/EXCL5/#DMAEND1 Read: To the as SOUT3, SSOUT3 (D1 to and CFP16 (D6 to To the as P16, EXCL5, or #DMAEND1, this to At this to SSCLK3 I/F SCLK selection (D2) SIO function Switches the function of P15/EXCL4/#DMAEND0/#SCLK3. #SCLK3 P15/EXCL4/#DMAEND0 Read: To the as #SCLK3, SSCLK3 (D2 to and CFP15 (D5 to To the as P15, EXCL4, or #DMAEND0, this to At this to SSRDY3 I/F SRDY selection (D3) SIO function Switches the function of P32/#DMAACK0/#SRDY3. #SRDY3 P32/#DMAACK0 Read: To the as #SRDY3, SSRDY3 (D3 to and CFP32 (D2 to To the as P32 or #DMAACK0, this to At this to SSIN2 I/F SIN selection (D0) SIO function Switches the function of P27/TM5/SIN2. SIN2 P27/TM5 Read: To the as SIN2, SSIN2 (D0 to and CFP27 (D7 to To the as P27 or TM5, this to At power-on, this to SSOUT2 I/F SOUT selection (D1) SIO function Switches the function of P26/TM4/SOUT2. SOUT2 P26/TM4 Read: To the as SOUT2, SSOUT2 (D1 to and CFP26 (D6 to To the as P26 or TM4, this to At this to EPSON S1C33L03 FUNCTION PART B-III-8-33 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE SSCLK2 I/F SCLK selection (D2) SIO function Switches the function of P25/TM3/#SCLK2. #SCLK2 P25/TM3 Read: To the as #SCLK2, SSCLK2 (D2 to and CFP25 (D5 to To the as P25 or TM3, this to At power-on, this to SSRDY2 I/F SRDY selection (D3) SIO function Switches the function of P24/TM2/#SRDY2. #SRDY2 P24/TM2 Read: To the as #SRDY2, SSRDY2 (D3 to and CFP24 (D4 to To the as P24 or TM2, this to At this to CFEX7CFEX4 P0[7:4] function selection (D[7:4]) function Selects the function of P07P04. Function-extended I/O Read: CFEX[7:4] to the P07P04 function as DMA CFEX[7:4] the CFP0[7:4] becomes effective, the of these whether the P07P04 function as I/O or interface output At CFEX[7:4] to I/O At CFEX[7:4] its from to the TXD07TXD00 (D[7:0]) I/F TXD17TXD10 (D[7:0]) I/F TXD27TXD20 (D[7:0]) I/F TXD37TXD30 (D[7:0]) I/F written to this written to operation to (transmit-buffer empty) when the to the transmit-buffer factor The written to the thereafter, when the interface the asynchronous (MSB) The output from the SOUT with the LSB, which the to as high-level and those to as low-level This as as At the of becomes EPSON B-III-8-34 S1C33L03 FUNCTION PART
RXD07RXD00 (D[7:0]) I/F RXD17RXD10 (D[7:0]) I/F RXD27RXD20 (D[7:0]) I/F RXD37RXD30 (D[7:0]) I/F completed and the the to this to At the receive-buffer factor Thereafter, the the completed. If the completed this the with the causing to the The input from the with the LSB, with the high-level to and the low-level to "0"s. The this This read-only written to At the of becomes TEND0 (D5) I/F TEND1 (D5) I/F TEND2 (D5) I/F TEND3 (D5) I/F Indicates the of when and when the completed. clock-synchronized or asynchronous and clock-synchronized transmitted At to of FER0 (D4) I/F FER1 (D4) I/F FER2 (D4) I/F FER3 (D4) I/F Indicates whether occurred. Read occurred occurred to The indicating whether occurred. occurred, to when with received the asynchronous The writing At as as when and both to the to EPSON S1C33L03 FUNCTION PART B-III-8-35 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE PER0 parity-error (D3) I/F PER1 parity-error (D3) I/F PER2 parity-error (D3) I/F PER3 parity-error (D3) I/F Indicates whether occurred. occurred occurred to The indicating whether occurred. occurred, to Parity the with to This when the from the to the The writing At as as when and both to to OER0 (D2) I/F OER1 (D2) I/F OER2 (D2) I/F OER3 (D2) I/F Indicates whether occurred. occurred occurred to The indicating whether occurred. occurred, to when the completed the the The writing At as as when and both to to TDBE0 (D1) I/F TDBE1 (D1) I/F TDBE2 (D1) I/F TDBE3 (D1) I/F Indicates the of the to when written to the and to when this to the started). written to the when this At to empty). EPSON B-III-8-36 S1C33L03 FUNCTION PART
RDBF0 (D0) I/F RDBF1 (D0) I/F RDBF2 (D0) I/F RDBF3 (D0) I/F Indicates the of the to when the received the to the operation completed), indicating that the This to when the At to empty). TXEN0 (D7) I/F TXEN1 (D7) I/F TXEN2 (D7) I/F TXEN3 (D7) I/F each operations. Read: to the operations. to the operations. the the and other At to RXEN0 (D6) I/F RXEN1 (D6) I/F RXEN2 (D6) I/F RXEN3 (D6) I/F each operations. Read: to the operations. to the operations. the the and other At to EPSON S1C33L03 FUNCTION PART B-III-8-37 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE EPR0 (D5) I/F EPR1 (D5) I/F EPR2 (D5) I/F EPR3 (D5) I/F Selects function. Parity Read: to whether to parity, and whether to to to the parity. to the to and The function the asynchronous of the clock- At becomes PMD0 selection (D4) I/F PMD1 selection (D4) I/F PMD2 selection (D4) I/F PMD3 selection (D4) I/F Selects or parity. Read: selected writing to and selected writing Parity and the of effective asynchronous which to If of At becomes STPB0 selection (D3) I/F STPB1 selection (D3) I/F STPB2 selection (D3) I/F STPB3 selection (D3) I/F Selects the performance of asynchronous Read: only selected writing to and selected writing The of the performance of clock-synchronized At becomes EPSON B-III-8-38 S1C33L03 FUNCTION PART
SSCK0 input clock selection (D2) I/F SSCK1 input clock selection (D2) I/F SSCK2 input clock selection (D2) I/F SSCK3 input clock selection (D2) I/F Selects the clock asynchronous #SCLK clock) clock Read: the asynchronous this to the clock internal clock and clock (input from the clock selected writing to this and internal clock selected writing At becomes SMD01SMD00 selection (D[1:0]) I/F SMD11SMD10 selection (D[1:0]) I/F SMD21SMD20 selection (D[1:0]) I/F SMD31SMD30 selection (D[1:0]) I/F the of the interface as shown below. The as as written. using the IrDA interface, to asynchronous the At becomes DIVMD0 clock ratio (D4) I/F IrDA DIVMD1 clock ratio (D4) I/F IrDA DIVMD2 clock ratio (D4) I/F IrDA DIVMD3 clock ratio (D4) I/F IrDA Selects the ratio of the clock. Read: Select the ratio to the clock to the clock from the input clock of the interface or input from to the input clock At becomes EPSON S1C33L03 FUNCTION PART B-III-8-39 Table of asynchronous asynchronous Clock-synchronized Clock-synchronized III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE IRTL0 IrDA inversion (D3) I/F IrDA IRTL1 IrDA inversion (D3) I/F IrDA IRTL2 IrDA inversion (D3) I/F IrDA IRTL3 IrDA inversion (D3) I/F IrDA the of the IrDA Not inverted Read: the IrDA interface, the of the to the infrared-ray that connected to the If to high when the output low-level when the If to when the high-level when the At becomes IRRL0 IrDA input inversion (D2) I/F IrDA IRRL1 IrDA input inversion (D2) I/F IrDA IRRL2 IrDA input inversion (D2) I/F IrDA IRRL3 IrDA input inversion (D2) I/F IrDA the of the IrDA input Inverted inverted Read: using the IrDA interface, the of the that input from infrared-ray to the to the interface. If to high input as If to input as At becomes IRMD01IRMD00 IrDA interface selection (D[1:0]) I/F IrDA IRMD11IRMD10 IrDA interface selection (D[1:0]) I/F IrDA IRMD21IRMD20 IrDA interface selection (D[1:0]) I/F IrDA IRMD31IRMD30 IrDA interface selection (D[1:0]) I/F IrDA Selects the IrDA interface function. the IrDA interface function, write to while to the If the IrDA interface function to used, write to At becomes This selection the and other PSIO02PSIO00 (D[6:4]) I/F PSIO12PSIO10 (D[2:0]) I/F A/D the of the The each the of to At becomes EPSON B-III-8-40 S1C33L03 FUNCTION PART IrDA Interface Interface IrDA interface Normal interface
ESERR0, ESRX0, ESTX0 (D0,D1,D2) I/F ESERR1, ESRX1, ESTX1 (D3,D4,D5) I/F or to the CPU. Read: The and to receive-buffer and transmit-buffer factors, respectively, each The which this to and the which this to At these to FSERR0, FSRX0, FSTX0 factor (D0,D1,D2) I/F factor FSERR1, FSRX1, FSTX1 factor (D3,D4,D5) I/F factor Indicate the of serial-interface factor occurred factor occurred written the reset-only written using the read/write The and factor to receive-buffer and transmit-buffer respectively, each The to when each factor transmit-buffer factor when from the to the receive-buffer factor when from the to the factor when parity, or reception of At this the following to the CPU The to other of higher The IE to The of the higher than the CPU (IL). the receive-buffer or transmit-buffer factor as IDMA the fact that the that to the CPU when factor the of the IDMA, that the IDMA The factor to whenever factor of the of the and If the to following the of that the factor and that the PSR the IE to the IL to than the indicated the or the instruction). The factor only writing to the software. that the PSR to (or the instruction without the factor the that the to written to the when the reset-only (RSTONLY used, and when the read/write (RSTONLY used. At of these become to them the software. EPSON S1C33L03 FUNCTION PART B-III-8-41 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE RSRX0, RSTX0 IDMA (D6, D7) I/F IDMA RSRX1, RSTX1 IDMA (D0, D1) I/F A/D IDMA whether to IDMA when factor using the set-only IDMA Not Read: the read/write IDMA Read: The and IDMA to receive-buffer and transmit-buffer factors, respectively. If the to IDMA when factor If this to without IDMA. IDMA, to "IDMA DMA)". At these to DESRX0, DESTX0 IDMA (D6, D7) I/F IDMA DESRX1, DESTX1 IDMA (D0, D1) I/F A/D IDMA IDMA of factor. the set-only IDMA Not Read: using the read/write IDMA IDMA Read: The and IDMA to receive-buffer and transmit-buffer factors, respectively. If the to the IDMA the factor If the to the IDMA At these to (IDMA SIO2ES0 SIO factor switching (D0) factor FP function switching Switches the factor. SIO FP0 input Read: to to the SIO to to the FP0 input At this to EPSON B-III-8-42 S1C33L03 FUNCTION PART
SIO2RS0 SIO receive-buffer factor switching (D1) factor FP function switching Switches the factor. SIO receive-buffer FP1 input Read: to to the SIO receive-buffer to to the FP1 input At this to SIO3ES0 SIO factor switching (D2) factor FP function switching Switches the factor. SIO FP2 input Read: to to the SIO to to the FP2 input At this to SIO2TS0 SIO transmit-buffer empty/FP3 factor switching (D3) factor FP function switching Switches the factor. SIO transmit-buffer FP3 input Read: to to the SIO transmit-buffer to to the FP3 input At this to SIO3RS0 SIO receive-buffer factor switching (D4) factor FP function switching Switches the factor. SIO receive-buffer FP4 input Read: to to the SIO receive-buffer to to the FP4 input At this to T8CH4S0 factor switching (D5) factor FP function switching Switches the factor. FP5 input Read: to to the to to the FP5 input At this to EPSON S1C33L03 FUNCTION PART B-III-8-43 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE SIO3TS0 SIO transmit-buffer empty/FP6 factor switching (D6) factor FP function switching Switches the factor. SIO transmit-buffer FP6 input Read: to to the SIO transmit-buffer to to the FP6 input At this to T8CH5S0 factor switching (D7) factor FP function switching Switches the factor. FP7 input Read: to to the to to the FP7 input At this to SIO2RS1 SIO receive-buffer factor switching (D0) factor TM16 function switching Switches the factor. SIO receive-buffer TM16 Read: to to the SIO receive-buffer to to the TM16 At this to SIO2TS1 SIO transmit-buffer empty/TM16 factor switching (D1) factor TM16 function switching Switches the factor. SIO transmit-buffer TM16 Read: to to the SIO transmit-buffer to to the TM16 At this to SIO3RS1 SIO receive-buffer factor switching (D2) factor TM16 function switching Switches the factor. SIO receive-buffer TM16 Read: to to the SIO receive-buffer to to the TM16 At this to EPSON B-III-8-44 S1C33L03 FUNCTION PART
SIO3TS1 SIO transmit-buffer empty/TM16 factor switching (D3) factor TM16 function switching Switches the factor. SIO transmit-buffer TM16 Read: to to the SIO transmit-buffer to to the TM16 At this to SIO2ES1 SIO factor switching (D4) factor TM16 function switching Switches the factor. SIO TM16 Read: to to the SIO to to the TM16 At this to SIO3ES1 SIO factor switching (D5) factor TM16 function switching Switches the factor. SIO TM16 Read: to to the SIO to to the TM16 At this to T8CH4S1 factor switching (D6) factor TM16 function switching Switches the factor. TM16 Read: to to the to to the TM16 At this to T8CH5S1 factor switching (D7) factor TM16 function switching Switches the factor. TM16 Read: to to the to to the TM16 At this to EPSON S1C33L03 FUNCTION PART B-III-8-45 III PERIPHERAL BLOCK: SERIAL INTERFACE A-1 B-III SIF
III PERIPHERAL BLOCK: SERIAL INTERFACE Notes the and operations the interface or or to and the instruction. clock-synchronized the of half-duplex, which the clock shared the and Therefore, and the factor becomes To of or IDMA this the If the and receive-buffer factors the the receive-buffer the first. Therefore, to the receive-buffer factor through the of the To the of to the factor following the of to the factor the PSR or the instruction. Follow the below to the interface. the clock-synchronized written to the the following the item the clock the to the interface least to occurred the this writing. to the written The of the interface to If the reception, both and reception to the the clock-synchronized the ratio of the and the the should that the of the clock or lower. The interface operates when the operating. EPSON B-III-8-46 S1C33L03 FUNCTION PART Other transmitting/receiving Interface Procedure I/F) or "10"(IrDA I/F) and clock selection IrDA I/O and other or both
III-9 INPUT/OUTPUT PORTS The Peripheral of input/output Although each input/output from/to the internal peripheral as input/output they the peripheral (K Ports) of The of input (K50 to K54, K60 to K67). shows the of typical input input-port connected directly to the internal three-state The of the input when input directly the internal as K50 as input and K60 to K67 as input the supply the input AV DDE Therefore, when these as high-level or low-level input the high AV DDE and the SS If there AV DDE and DDE the from DDE flow the input (when AV DDE DDE or DDE and AV DDE (when AV DDE DDE Therefore, these used, when the input externally, should SS or AV DDE The K50 with that the to AV DDE EPSON S1C33L03 FUNCTION PART B-III-9-1 SS of III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS DDE AV DDE K50 and K60K67 only K50K54 A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS The input concurrently as the input peripheral as shown Whether they as input or peripheral bit-for-bit function peripheral as input that function. I/O Function Function K50/#DMAREQ0 High-speed DMA CFK50(D0)/K5 function K51/#DMAREQ1 High-speed DMA CFK51(D1)/K5 function K52/#ADTRG AD CFK52(D2)/K5 function K53/#DMAREQ2 High-speed DMA CFK53(D3)/K5 function K54/#DMAREQ3 High-speed DMA CFK54(D4)/K5 function K60/AD0 AD input CFK60(D0)/K6 function K61/AD1 AD input CFK61(D1)/K6 function K62/AD2 AD input CFK62(D2)/K6 function K63/AD3 AD input CFK63(D3)/K6 function K64/AD4 AD input CFK64(D4)/K6 function K65/AD5 AD input CFK65(D5)/K6 function K66/AD6 AD input CFK66(D6)/K6 function K67/AD7 AD input CFK67(D7)/K6 function At input (function these the internal peripheral write to this to the of each peripheral this At the their from to the the A/D input read, the obtained Notes The input of the K50 and K60 to K67 AV DDE A/D as their Furthermore, the K50 connected to AV DDE Therefore, the following using K50 and K60K67 as input the input to the high AV DDE and SS using DDE as high to other DDE the as AV DDE If the input DDE than the AV DDE flows the input or the input DDE higher than the AV DDE flows from the DDE supply to the AV DDE supply. To the input externally when the used, the input should connected to SS or AV DDE EPSON B-III-9-2 S1C33L03 FUNCTION PART Table
I/O Memory of shows the of the input Function R/W when read. 00402C0 (B) #DMAREQ3 K54 K5 function when read. 00402C1 (B) High K5 input 00402C3 (B) K6 function 00402C4 (B) High K6 input CFK54CFK50 K5[4:0] function selection (D[4:0]) K5 function CFK67CFK60 K6[7:0] function selection (D[7:0]) K6 function Selects the function of each input-port Used peripheral Read: of the CFK to the with the peripheral Table The which to as input At CFK to (input At CFK its from to the K54DK50D K5[4:0] input (D[4:0]) K5 input K67DK60D K6[7:0] input (D[7:0]) K6 input The input each input from this High The of each input directly when the high (V DD or when the (V SS respectively. Since this read-only writing to the the A/D input read, the obtained EPSON S1C33L03 FUNCTION PART B-III-9-3 Table of CFK54 CFK53 CFK52 CFK51 CFK50 D75 D4 D3 D2 D1 D0 K54 function selection K53 function selection K52 function selection K51 function selection K50 function selection K54D K53D K52D K51D K50D D75 D4 D3 D2 D1 D0 K54 input K53 input K52 input K51 input K50 input CFK67 CFK66 CFK65 CFK64 CFK63 CFK62 CFK61 CFK60 D7 D6 D5 D4 D3 D2 D1 D0 K67 function selection K66 function selection K65 function selection K64 function selection K63 function selection K62 function selection K61 function selection K60 function selection K67D K66D K65D K64D K63D K62D K61D K60D D7 D6 D5 D4 D3 D2 D1 D0 K67 input K66 input K65 input K64 input K63 input K62 input K61 input K60 input III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS #DMAREQ2 K53 #ADTRG K52 #DMAREQ1 K51 #DMAREQ0 K50 AD7 K67 AD6 K66 AD5 K65 AD4 K64 AD3 K63 AD2 K62 AD1 K61 AD0 K60 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS I/O (P Ports) of I/O The of I/O (P00 to P07, P10 to P16, P20 to P27, P30 to P35) that directed input or output through the of shows the of typical I/O Peripheral I/O Function Peripheral output Peripheral input I/O The I/O concurrently as the input/output peripheral as shown Whether they as I/O or peripheral bit-for-bit function as I/O Table I/O I/O Function Function P00/SIN0 I/O I/O IF input CFP00(D0)/P0 function P01/SOUT0 I/O I/O IF CFP01(D1)/P0 function P02/#SCLK0 I/O I/O IF clock input/output CFP02(D2)/P0 function P03/#SRDY0 I/O I/O IF ready input/output CFP03(D3)/P0 function P04/SIN1/ I/O I/O IF input CFP04(D4)/P0 function #DMAACK2 #DMAACK2 function P05/SOUT1/ I/O I/O IF CFP05(D5)/P0 function #DMAEND2 #DMAEND2 function P06/#SCLK1/ I/O I/O IF clock input/output CFP06(D6)/P0 function #DMAACK3 #DMAACK3 output function P07/#SRDY1/ I/O I/O IF ready input/output CFP07(D7)/P0 function #DMAEND3 #DMAEND3 function P10/EXCL0/ I/O I/O counter input (I) CFP10(D0)/P1 function T8UF0/DST0 (O) DST0 function P11/EXCL1/ I/O I/O counter input (I) CFP11(D1)/P1 function T8UF1/DST1 (O) DST1 function P12/EXCL2/ I/O I/O counter input (I) CFP12(D2)/P1 function T8UF2/DST2 (O) DST2 function P13/EXCL3/ I/O I/O counter input (I) CFP13(D3)/P1 function T8UF3/DPCO (O) DPCO function P14/FOSC1/ I/O I/O (OSC1) clock CFP14(D4)/P1 function DCLK DCLK function P15/EXCL4/ #DMAEND0/ #SCLK3 I/O I/O counter input (I) #DMAEND0 (O) IF clock input/output P16/EXCL5/ #DMAEND1/ SOUT3 I/O I/O counter input (I) #DMAEND1 (O) IF (I): (O): function 3-V I/O the P10P14 EPSON B-III-9-4 S1C33L03 FUNCTION PART I/O I/O of I/O SS CFP15(D5)/P1 function CFP16(D6)/P1 function DDE
I/O Function Function P20/#DRD I/O I/O #DRD CFP20(D0)/P2 function P21/#DWE/ I/O I/O #DWE CFP21(D1)/P2 function #GAAS GA function P22/TM0 I/O I/O CFP22(D2)/P2 function P23/TM1 I/O I/O CFP23(D3)/P2 function P24/TM2/ I/O I/O IF CFP24(D4)/P2 function #SRDY2 ready input/output P25/TM3/ I/O I/O IF CFP25(D5)/P2 function #SCLK2 clock input/output P26/TM4/ I/O I/O IF CFP26(D6)/P2 function SOUT2 P27/TM5/SIN2 I/O I/O IF CFP27(D7)/P2 function input P30/#WAIT/ I/O I/O #WAIT input (I) #CE4&5 (O) CFP30(D0)/P3 function #CE4&5 P31/#BUSGET/ I/O I/O #BUSGET output CFP31(D1)/P3 function #GARD GA function P32/#DMAACK0 I/O I/O #DMAACK0 IF CFP32(D2)/P3 function /#SRDY3 ready input/output P33/#DMAACK1 I/O I/O #DMAACK1 IF CFP33(D3)/P3 function /SIN3 input P34/#BUSREQ/ I/O I/O #BUSREQ input (I) #CE6 CFP34(D4)/P3 function #CE6 (O) P35/#BUSACK I/O I/O #BUSACK CFP35(D5)/P3 function At I/O (function these the peripheral write to functions this to the of each this At the their from to the to I/O the P10P13, P15P16, P30 and P34 shared with (three P10P13) of peripheral The type of peripheral which these the (input or which the I/O as The P04P07, P10P14, P21 and P31 functions indicated with the They selected writing to function The of the At CFEX1 and CFEX0 to the P10P14 I/O and I/O The I/O directed input or output writing to I/O to each P07P00 I/O IOC0[7:0] (D[7:0]) P0 I/O P16P10 I/O IOC1[6:0] (D[6:0]) P1 I/O P27P20 I/O IOC2[7:0] (D[7:0]) P2 I/O P35P30 I/O IOC3[5:0] (D[5:0]) P3 I/O To I/O input, write to the I/O I/O input the high- and function as input the input the of the input directly, the when the high (V DD or when the (V SS the input written to the without affecting the To I/O write to the I/O I/O function as the the high (V DD when the the (V SS At the I/O to (input At the their from to the If P10P14, P15P16, P30 and P34 with their functions the input/output the EPSON S1C33L03 FUNCTION PART B-III-9-5 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS (I): (O): function A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS I/O Memory of I/O Table shows the of the I/O Function R/W 00402D0 (B) P0 function 00402D1 (B) High P0 I/O 00402D2 (B) P0 I/O 00402D4 (B) EXCL5 #DMAEND1 P1 function when read. 00402D5 (B) High P1 I/O 00402D6 (B) P1 I/O EPSON B-III-9-6 S1C33L03 FUNCTION PART Table of I/O CFP07 CFP06 CFP05 CFP04 CFP03 CFP02 CFP01 CFP00 D7 D6 D5 D4 D3 D2 D1 D0 P07 function selection P06 function selection P05 function selection P04 function selection P03 function selection P02 function selection P01 function selection P00 function selection P07D P06D P05D P04D P03D P02D P01D P00D D7 D6 D5 D4 D3 D2 D1 D0 P07 I/O P06 I/O P05 I/O P04 I/O P03 I/O P02 I/O P01 I/O P00 I/O IOC07 IOC06 IOC05 IOC04 IOC03 IOC02 IOC01 IOC00 D7 D6 D5 D4 D3 D2 D1 D0 P07 I/O P06 I/O P05 I/O P04 I/O P03 I/O P02 I/O P01 I/O P00 I/O CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection CFP14 D4 P14 function selection CFP13 D3 P13 function selection CFP12 D2 P12 function selection CFP11 D1 P11 function selection CFP10 D0 P10 function selection P16D P15D P14D P13D P12D P11D P10D D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O IOC16 IOC15 IOC14 IOC13 IOC12 IOC11 IOC10 D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O #SRDY1 P07 #SCLK1 P06 SOUT1 P05 SIN1 P04 #SRDY0 P03 #SCLK0 P02 SOUT0 P01 SIN0 P00 P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 R/W R/W R/W R/W R/W R/W R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W This the of the I/O of the when read. R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read.
Function R/W 00402D7 SIO function 00402D8 (B) P2 function 00402D9 (B) High P2 I/O 00402DA (B) P2 I/O 00402DB SIO function 00402DC (B) P3 function #BUSACK P35 when read. 00402DD (B) High P3 I/O 00402DE (B) P3 I/O EPSON S1C33L03 FUNCTION PART B-III-9-7 SSRDY3 D74 D3 I/F SRDY selection SSCLK3 D2 I/F SCLK selection SSOUT3 D1 I/F SOUT selection SSIN3 D0 I/F SIN selection CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 D7 D6 D5 D4 D3 D2 D1 D0 P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P22 function selection P21 function selection P20 function selection P27D P26D P25D P24D P23D P22D P21D P20D D7 D6 D5 D4 D3 D2 D1 D0 P27 I/O P26 I/O P25 I/O P24 I/O P23 I/O P22 I/O P21 I/O P20 I/O IOC27 IOC26 IOC25 IOC24 IOC23 IOC22 IOC21 IOC20 D7 D6 D5 D4 D3 D2 D1 D0 P27 I/O P26 I/O P25 I/O P24 I/O P23 I/O P22 I/O P21 I/O P20 I/O SSRDY2 SSCLK2 SSOUT2 SSIN2 D74 D3 D2 D1 D0 I/F SRDY selection I/F SCLK selection I/F SOUT selection I/F SIN selection CFP35 CFP34 D76 D5 D4 P35 function selection P34 function selection CFP33 CFP32 CFP31 CFP30 D3 D2 D1 D0 P33 function selection P32 function selection P31 function selection P30 function selection P35D P34D P33D P32D P31D P30D D76 D5 D4 D3 D2 D1 D0 P35 I/O P34 I/O P33 I/O P32 I/O P31 I/O P30 I/O IOC35 IOC34 IOC33 IOC32 IOC31 IOC30 D76 D5 D4 D3 D2 D1 D0 P35 I/O P34 I/O P33 I/O P32 I/O P31 I/O P30 I/O III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS #SRDY3 P32/ #DMAACK0 #SCLK3 P15/EXCL4/ #DMAEND0 SOUT3 P16/EXCL5/ #DMAEND1 SIN3 P33/ #DMAACK1 TM5 P27 TM4 P26 TM3 P25 TM2 P24 TM1 P23 TM0 P22 #DWE P21 #DRD P20 #SRDY2 P24/TM2 #SCLK2 P25/TM3 SOUT2 P26/TM4 SIN2 P27/TM5 #BUSREQ #CE6 P34 #DMAACK1 P33 #DMAACK0 P32 #BUSGET P31 #WAIT #CE4/#CE5 P30 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W This the of the I/O of the when read. R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read. A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS Function R/W 00402DF (B) function CFP07CFP00 P0[7:0] function selection (D[7:0]) P0 function CFP16CFP10 P1[6:0] function selection (D[6:0]) P1 function CFP27CFP20 P2[7:0] function selection (D[7:0]) P2 function CFP35CFP30 P3[5:0] function selection (D[5:0]) P3 function Selects the function of each I/O Used peripheral I/O Read: of the CFP to the with peripheral Table The which to as I/O At CFP to (I/O At CFP its from to the P07DP00D P0[7:0] I/O (D[7:0]) P0 I/O P16DP10D P1[6:0] I/O (D[6:0]) P1 I/O P27DP20D P2[7:0] I/O (D[7:0]) P2 I/O P35DP30D P3[5:0] I/O (D[5:0]) P3 I/O This reads from or writing High I/O the written to directly output to the I/O If the written to the the high (V DD and DDE the the (V SS the input written to the reading High The the of whether I/O input or If the high (V DD and DDE as input the (V SS as input At to At they their from to the EPSON B-III-9-8 S1C33L03 FUNCTION PART CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, R/W R/W R/W R/W R/W R/W R/W R/W
IOC07IOC00 P0[7:0] I/O (D[7:0]) P0 I/O IOC16IOC10 P1[6:0] I/O (D[6:0]) P1 I/O IOC27IOC20 P2[7:0] I/O (D[7:0]) P2 I/O IOC35IOC30 P3[5:0] I/O (D[5:0]) P3 I/O Directs I/O input or and the I/O of the writing This I/O bit-for-bit to each I/O IOC to the I/O directed to the I/O directed input. At IOC to (input). At IOC its from to the If P10P13, P15P16, P30 and P34 with peripheral their functions the input/output the reading I/O I/O (input) The I/O the from this I/O function selected using the CFEX and CFP the written to the IOC as function selected, the the peripheral and the written to the IOC the of the IOC P10P13, P15P16, P30, and P34 the as the written the peripheral function selected. SSIN3 I/F SIN selection (D0) SIO function Switches the function of P33/#DMAACK1/SIN3. SIN3 P33/#DMAACK1 Read: To the as SIN3, SSIN3 (D0 to and CFP33 (D3 to To the as P33 or #DMAACK1, this to At this to SSOUT3 I/F SOUT selection (D1) SIO function Switches the function of P16/EXCL5/#DMAEND1/SOUT3. SOUT3 P16/EXCL5/#DMAEND1 Read: To the as SOUT3, SSOUT3 (D1 to and CFP16 (D6 to To the as P16, EXCL5, or #DMAEND1, this to At power-on, this to SSCLK3 I/F SCLK selection (D2) SIO function Switches the function of P15/EXCL4/#DMAEND0/#SCLK3. #SCLK3 P15/EXCL4/#DMAEND0 Read: To the as #SCLK3, SSCLK3 (D2 to and CFP15 (D5 to To the as P15, EXCL4, or #DMAEND0, this to At this to EPSON S1C33L03 FUNCTION PART B-III-9-9 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS SSRDY3 I/F SRDY selection (D3) SIO function Switches the function of P32/#DMAACK0/#SRDY3. #SRDY3 P32/#DMAACK0 Read: To the as #SRDY3, SSRDY3 (D3 to and CFP32 (D2 to To the as P32 or #DMAACK0, this to At this to SSIN2 I/F SIN selection (D0) SIO function Switches the function of P27/TM5/SIN2. SIN2 P27/TM5 Read: To the as SIN2, SSIN2 (D0 to and CFP27 (D7 to To the as P27 or TM5, this to At power-on, this to SSOUT2 I/F SOUT selection (D1) SIO function Switches the function of P26/TM4/SOUT2. SOUT2 P26/TM4 Read: To the as SOUT2, SSOUT2 (D1 to and CFP26 (D6 to To the as P26 or TM4, this to At power-on, this to SSCLK2 I/F SCLK selection (D2) SIO function Switches the function of P25/TM3/#SCLK2. #SCLK2 P25/TM3 Read: To the as #SCLK2, SSCLK2 (D2 to and CFP25 (D5 to To the as P25 or TM3, this to At this to SSRDY2 I/F SRDY selection (D3) SIO function Switches the function of P24/TM2/#SRDY2. #SRDY2 P24/TM2 Read: To the as #SRDY2, SSRDY2 (D3 to and CFP24 (D4 to To the as P24 or TM2, this to At this to EPSON B-III-9-10 S1C33L03 FUNCTION PART
CFEX0 P12, P14 function (D0) function CFEX1 P10, P11, P13 function (D1) function CFEX2 P21 function (D2) function CFEX3 P31 function (D3) function CFEX4 P04 function (D4) function CFEX5 P05 function (D5) function CFEX6 P06 function (D6) function CFEX7 P07 function (D7) function whether the function of to Read: to the to the function input/output the CFP becomes effective. At CFEX0 and CFEX1 to (function-extended and other to (I/O- At CFEX its from to the EPSON S1C33L03 FUNCTION PART B-III-9-11 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS The input and the I/O of input and of input The input (FPT7FPT0) and selected each factor. The selected from input and input shows the of the input K67 P33 P07 P27 Selecting input The factors allows selection of input from the four independently. Table shows the and the each factor. SPT factor FPT7 SPT7[1:0] input P27 P07 P33 K67 FPT6 SPT6[1:0] input P26 P06 P32 K66 FPT5 SPT5[1:0] input P25 P05 P31 K65 FPT4 SPT4[1:0] input P24 P04 K54 K64 FPT3 SPT3[1:0] input P23 P03 K53 K63 FPT2 SPT2[1:0] input P22 P02 K52 K62 FPT1 SPT1[1:0] input P21 P01 K51 K61 FPT0 SPT0[1:0] input P20 P00 K50 K60 EPSON B-III-9-12 S1C33L03 FUNCTION PART selection SPT7 polarity selection SPPT7 selection SEPT7 FPT7 FPT6 FPT5 FPT4 FPT3 FPT2 FPT1 FPT0 of Table Selecting FPT7 FPT6 FPT5 FPT4 FPT3 FPT2 FPT1 FPT0
Conditions input the or of the input The of the this selection. to the the to the the input Furthermore, the polarity selected using the of the input porarity With these the input as shown Table the input to the selected the factor FP to and, other the EPSON S1C33L03 FUNCTION PART B-III-9-13 Table Condition High III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS The input (FPK1 and FPK0) and selected each factor. The software. shows the of the input FPK0 K50 K60 P00 P20 selection SPPK0 SCPK0 SMPK0 K50, K60, P00, P20 K51, K61, P01, P21 K52, K62, P02, P22 K53, K63, P03, P23 K54, K64, P04, P24 FPK1 K60 K64 P04 P24 selection SPPK1 SCPK1 SMPK1 K60, K64, P04, P24 K61, K65, P05, P25 K62, K66, P06, P26 K63, K67, P07, P27 EPSON B-III-9-14 S1C33L03 FUNCTION PART of FPK0 FPK1
Selecting input the FPK1 four-bit input selected from the four the FPK0 input selected. Table shows the and the each factor. SPPK factor FPK1 SPPK1[1:0] input P2[7:4] P0[7:4] K6[7:4] K6[3:0] FPK0 SPPK0[1:0] input P2[4:0] P0[4:0] K6[4:0] K5[4:0] Conditions The input input (SMPK0[4:0] FPK0 and SMPK1[3:0] FPK1) and input (SCPK0[4:0] FPK0 and SCPK0[3:0] FPK1) to input- The input SMPK to the input that This each input whereas the of the the factor each group. The input SCPK to whether each input to the or of the input. that the input the SMPK and the of the input SCPK become unmatched matched, the factor FK to and, other shows which FPK0 that the K5[4:0] selected the and the of the as to of FPK0 SMPK04 SCPK0 SCPK04 With the shown FPK0 the shown below. K5 (Initial K54 K54 K54 K54 FPK0 (when K5[4:0] selected SPPK[1:0]) EPSON S1C33L03 FUNCTION PART B-III-9-15 Table Selecting SMPK0 SMPK03 SMPK02 SMPK01 SCPK03 SCPK02 SCPK01 K53 K52 K51 K53 K52 K51 K53 K52 K51 K53 K52 K51 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS SMPK00 SCPK00 K50 K50 K50 K50, when conformity the of the four K51K54 and the four input SCPK0[4:1]. K50 A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS Since K50 from SMPK00, that Next, K53 becomes to the of match the of the input K5[4:1] that and that of the input SCPK0[4:1]. Since which the input and the of the input SCPK become unmatched matched as when from unmatched to another, as Consequently, another to following the of the of the input temporarily to the as that of the input SCPK, or the input SCPK that the input from the SMPK FPK1 the as of the Table shows the of the that each factor FPT7 FPT6 FPT5 FPT4 FPT3 FPT2 FPT1 FPT0 FPK1 FPK0 the the factor to If the that factor to to factor leaving the that factor to The factor to whenever of the of the The the to each to the CPU when other of higher when the IE and the of the IL than the input using the the input actually the CPU. these as as the when occurred, to "ITC DMA The input DMA (IDMA) through the of its factor. This the to as to DMA The following shows the IDMA assigned to each factor: IDMA IDMA FPT0 input FPT4 input FPT1 input FPT5 input FPT2 input FPT6 input FPT3 input FPT7 input IDMA to the IDMA and IDMA shown Table to the IDMA EPSON B-III-9-16 S1C33L03 FUNCTION PART of
If the IDMA and to IDMA through of factor. that the DMA completed. The as to with DMA IDMA and of IDMA to "IDMA DMA)". Trap vectors The of each input factor as follows: FPT0 input FPT1 input FPT2 input FPT3 input FPK0 input FPK1 input FPT4 input FPT5 input FPT6 input FPT7 input The of the the TTBR to EPSON S1C33L03 FUNCTION PART B-III-9-17 Table IDMA IDMA IDMA FPT7 FPT6 FPT5 FPT4 FPT3 FPT2 FPT1 FPT0 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS I/O Memory shows the the input and input Function R/W (B) input (B) input (B) input 004026C (B) input 004026D (B) input when read. (B) input, input when read. (B) input clock A/D when read. (B) Factor input, input factor EPSON B-III-9-18 S1C33L03 FUNCTION PART PP1L2 PP1L1 PP1L0 PP0L2 PP0L1 PP0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP3L2 PP3L1 PP3L0 PP2L2 PP2L1 PP2L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PK1L2 PK1L1 PK1L0 PK0L2 PK0L1 PK0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP5L2 PP5L1 PP5L0 PP4L2 PP4L1 PP4L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP7L2 PP7L1 PP7L0 PP6L2 PP6L1 PP6L0 D7 D6 D5 D4 D3 D2 D1 D0 input input EK1 EK0 EP3 EP2 EP1 EP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input EP7 EP6 EP5 EP4 ECTM EADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D FK1 FK0 FP3 FP2 FP1 FP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input to to to to to to to to to to factor R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W when read. (B) Factor input clock A/D factor (B) input high-speed DMA IDMA (B) I/F A/D, input IDMA (B) input high-speed DMA IDMA (B) I/F A/D, input IDMA 00402C6 (B) input 00402C7 (B) input 00402C8 (B) input input 00402C9 (B) input EPSON S1C33L03 FUNCTION PART B-III-9-19 FP7 FP6 FP5 FP4 FCTM FADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input RP7 RP6 RP5 RP4 RADE RSTX1 RSRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF DE16TC0 DE16TU0 DEHDM1 DEHDM0 DEP3 DEP2 DEP1 DEP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DEP7 DEP6 DEP5 DEP4 DEADE DESTX1 DESRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF SPT31 SPT30 SPT21 SPT20 SPT11 SPT10 SPT01 SPT00 D7 D6 D5 D4 D3 D2 D1 D0 FPT3 input selection FPT2 input selection FPT1 input selection FPT0 input selection SPT71 SPT70 SPT61 SPT60 SPT51 SPT50 SPT41 SPT40 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 input selection FPT6 input selection FPT5 input selection FPT4 input selection SPPT7 SPPT6 SPPT5 SPPT4 SPPT3 SPPT2 SPPT1 SPPT0 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 input polarity selection FPT6 input polarity selection FPT5 input polarity selection FPT4 input polarity selection FPT3 input polarity selection FPT2 input polarity selection FPT1 input polarity selection FPT0 input polarity selection Edge SEPT7 SEPT6 SEPT5 SEPT4 SEPT3 SEPT2 SEPT1 SEPT0 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 selection FPT6 selection FPT5 selection FPT4 selection FPT3 selection FPT2 selection FPT1 selection FPT0 selection III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS factor IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA P23 P03 K53 K63 P22 P02 K52 K62 P21 P01 K51 K61 P20 P00 K50 K60 P27 P07 P33 K67 P26 P06 P32 K66 P25 P05 P31 K65 P24 P04 K54 K64 High or or R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS Function R/W when read. 00402CA (B) input when read. 00402CC (B) High input (FPK0) input when read. 00402CD (B) High input (FPK1) input when read. 00402CE (B) input (FPK0) input when read. 00402CF (B) input (FPK1) input SPT71SPT70 FPT7 input selection (D[7:6]) input SPT61SPT60 FPT6 input selection (D[5:4]) input SPT51SPT50 FPT5 input selection (D[3:2]) input SPT41SPT40 FPT4 input selection (D[1:0]) input SPT31SPT30 FPT3 input selection (D[7:6]) input SPT21SPT20 FPT2 input selection (D[5:4]) input SPT11SPT10 FPT1 input selection (D[3:2]) input SPT01SPT00 FPT0 input selection (D[1:0]) input Select input At SPT to At SPT its from to the EPSON B-III-9-20 S1C33L03 FUNCTION PART SPPK11 SPPK10 SPPK01 SPPK00 D74 D3 D2 D1 D0 FPK1 input selection FPK0 input selection SCPK04 SCPK03 SCPK02 SCPK01 SCPK00 D75 D4 D3 D2 D1 D0 FPK04 input FPK03 input FPK02 input FPK01 input FPK00 input SCPK13 SCPK12 SCPK11 SCPK10 D74 D3 D2 D1 D0 FPK13 input FPK12 input FPK11 input FPK10 input SMPK04 SMPK03 SMPK02 SMPK01 SMPK00 D75 D4 D3 D2 D1 D0 FPK04 input FPK03 input FPK02 input FPK01 input FPK00 input SMPK13 SMPK12 SMPK11 SMPK10 D74 D3 D2 D1 D0 FPK13 input FPK12 input FPK11 input FPK10 input Selecting SPT FPT7 P27 P07 P33 K67 FPT6 P26 P06 P32 K66 FPT5 P25 P05 P31 K65 FPT4 P24 P04 K54 K64 FPT3 P23 P03 K53 K63 FPT2 P22 P02 K52 K62 FPT1 P21 P01 K51 K61 FPT0 P20 P00 K50 K60 P2[7:4] P0[7:4] K6[7:4] K6[3:0] P2[4:0] P0[4:0] K6[4:0] K5[4:0] R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
SPPT7SPPT0 polarity selection (D[7:0]) input polarity Selects input porarity High or or Read: the input polarity to the to the high input or the to the input or the or selected the At SPPT to At SPPT its from to the SEPT7SEPT0 selection (D[7:0]) Selects or Edge Read: the to the to the the Either or selected the to the the (high or specified with the At SEPT to At SEPT its from to the SPPK11SPPK10 FPK1 input selection (D[3:2]) input SPPK01SPPK00 FPK0 input selection (D[1:0]) input Select At SPPK to At SPPK its from to the SCPK13SCPK10 FPK1 input (D[3:0]) FPK1 input SCPK04SCPK00 FPK0 input (D[4:0]) FPK0 input the of Read: SCPK0[4:0] with the input of of the FPK0 input and SCPK1[3:0] with the input of four of the FPK1 input and when from matched to unmatched the from the SMPK At SCPK to At SCPK its from to the EPSON S1C33L03 FUNCTION PART B-III-9-21 Selecting SPPK FPK1 P2[7:4] P0[7:4] K6[7:4] K6[3:0] FPK0 P2[4:0] P0[4:0] K6[4:0] K5[4:0] III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS SMPK13SMPK10 FPK1 input (D[3:0]) FPK1 input SMPK04SMPK00 FPK0 input (D[4:0]) FPK0 input key-input Read: SMPK input each key-input to and to the of input that from At SMPK to At SMPK its from to the PP0L2PP0L0 input (D[2:0]) input PP1L2PP1L0 input (D[6:4]) input PP2L2PP2L0 input (D[2:0]) input PP3L2PP3L0 input (D[6:4]) input PP4L2PP4L0 input (D[2:0]) input PP5L2PP5L0 input (D[6:4]) input PP6L2PP6L0 input (D[2:0]) input PP7L2PP7L0 input (D[6:4]) input PK0L2PK0L0 input (D[2:0]) input PK1L2PK1L0 input (D[6:4]) input the of the input and to each port-input and respectively. The each the of to At these becomes EP3EP0 input (D[3:0]) input, input EP7EP4 input (D[5:2]) input clock A/D EK1, EK0 input (D[5:4]) input, input or the of to the CPU. Read: EP and EK to the port-input and the respectively. input to and input to At these to EPSON B-III-9-22 S1C33L03 FUNCTION PART
FP3FP0 input factor (D[3:0]) input, input factor FP7FP4 input factor (D[5:2]) input clock A/D factor FK1, FK0 input factor (D[5:4]) input, input factor Indicates the of input factor factor occurred factor occurred written using the reset-only factor written the read/write FP and FK factor to the port-input and the respectively. The to when At this the following to the CPU The to other of higher The IE of the PSR to The the higher than the (IL) of the CPU. the factor of the port-input to IDMA, that when the to the CPU the factor that occurred. If the of IDMA, the the IDMA completed. The factor to whenever of the and If the to occurred, that the factor and that the PSR the IE to the IL to than the indicated the or the instruction). The factor writing to the software. that the PSR to (or the instruction executed) without the factor the that the to written to the when the reset-only (RSTONLY used, and when the read/write (RSTONLY used. At the become to them the software. EPSON S1C33L03 FUNCTION PART B-III-9-23 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS RP3RP0 input IDMA (D[3:0]) input high-speed DMA, IDMA RP7RP4 input IDMA (D[7:4]) I/F A/D, input IDMA whether to IDMA when factor the set-only IDMA Not Read: the read/write IDMA Read: RP7 to RP0 IDMA to the port-input to respectively. If the to IDMA when factor thereby If the to without IDMA. IDMA, to "IDMA DMA)". At RP to DEP3DEP0 input IDMA (D[3:0]) input high-speed DMA, IDMA DEP7DEP4 input IDMA (D[7:4]) I/F A/D, input IDMA IDMA of factor. the set-only IDMA Not Read: the read/write IDMA IDMA Read: If DEP to the IDMA the factor If the to the IDMA DEP to (IDMA EPSON B-III-9-24 S1C33L03 FUNCTION PART
Notes the factor become To of or IDMA to the To of to the factor following the of to the factor the PSR or the instruction. The input/output when the restarting from the SLEEP or HALT2 input from as functionally, this input operates as input. Therefore, input based the of input. as follows and of Restarted high input. of Restarted input. operation, following the of of the SLP instruction, when the as follows. The effected immediately of the SLP instruction. already the when the SLP instruction executed, there and therefore the SLEEP momentarily, and the effected immediately There synchronization clock the input and as the clock the SLEEP and the clock the HALT2 the this synchronization to bypassed when restarting. Therefore, when the input from active Consequently, the should that of input from the SLEEP or HALT2 EPSON S1C33L03 FUNCTION PART B-III-9-25 III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS A-1 B-III I/O
III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS EPSON B-III-9-26 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
S1C33L03 FUNCTION PART IV ANALOG BLOCK
IV-1 INTRODUCTION The consists of A/D with input C33 Memory RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-IV-1-1 C33 DMA C33_DMA (IDMA, HSDMA) C33_ADC (A/D C33 C33 IV ANALOG BLOCK: INTRODUCTION C33 LCD C33 SDRAM Block C33_SDRAMC (SDRAM interface) C33_CORE (CPU, BCU, ITC, CLG, DBG) C33_SBUS C33_PERI Clock interface, Ports) C33_LCDC (LCD interface) CORE_PAD C33 Core PERI_PAD A-1 B-IV
IV ANALOG BLOCK: INTRODUCTION EPSON B-IV-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
IV-2 A/D CONVERTER and of A/D Converter The Block A/D with the following features: Conversion of Conversion of (when input clock selected) Conversion SS and AV DDE selected: Normal Conversion completed operation. Continuous Conversion and terminated through software Continuous of each of A/D-conversion selected: the (#ADTRG) the match of the the of the the software A/D from of A/D shows the of the A/D AV DDE SS AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 #ADTRG EPSON S1C33L03 FUNCTION PART B-IV-2-1 input of A/D Converter IV ANALOG BLOCK: A/D CONVERTER Clock A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER I/O of A/D Converter Table shows the the A/D I/O Function Function K52/#ADTRG AD CFK52(D2)/K5 function K60/AD0 AD input CFK60(D0)/K6 function K61/AD1 AD input CFK61(D1)/K6 function K62/AD2 AD input CFK62(D2)/K6 function K63/AD3 AD input CFK63(D3)/K6 function K64/AD4 AD input CFK64(D4)/K6 function K65/AD5 AD input CFK65(D5)/K6 function K66/AD6 AD input CFK66(D6)/K6 function K67/AD7 AD input CFK67(D7)/K6 function AV DDE reference AV DDE power-supply AV DDE the power-supply the The to this AV DDE DDE the A/D to flows AV DDE and SS and consumed, when A/D operations Therefore, when the A/D used, to the of ADE (D2) the A/D AD[7:0] input The input AD7 through AD0 shared with input K67 through K60. Therefore, when these input, they with the A/D the software. This individually each At these input The input AV IN input the of SS AV IN AV DDE #ADTRG input This to input to A/D from this shared with input K52, with the A/D the software to the At this input input At the #ADTRG and AD[7:0] input (function using these the A/D write to the function At these their from to the EPSON B-IV-2-2 S1C33L03 FUNCTION PART Table I/O of A/D Converter
A/D Converter the A/D used, the following A/D input the input clock Selecting the analog-conversion and the A/D Selecting the The following to each to the input to the section. to to "A/D Converter and DMA". these the A/D (ADE (D2) A/D the while the A/D malfunction. the input clock the A/D clock selected from the shown Table below. PSAD[2:0] (D[2:0]) A/D clock this selection. The selected clock from the to the A/D writing to PSONAD (D3) A/D clock Notes The A/D operates when the operating. The recommended input clock of A/D when the clock from the to the A/D off, and off the clock when A/D This the A/D to erratically. Selecting analog-conversion and Select the which the A/D to from the that input. To A/D to through operation, specify the and Conversion CS[2:0] (D[2:0]) A/D Conversion CE[2:0] (D[5:3]) A/D EPSON S1C33L03 FUNCTION PART B-IV-2-3 Table Clock Selection PSAD2 PSAD1 PSAD0 ratio PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN PSCIN input clock IV ANALOG BLOCK: A/D CONVERTER A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER of A/D CS[2:0] CE[2:0] Converted AD0 CS[2:0] CE[2:0] Converted the following AD0 AD1 AD2 AD3 CS[2:0] CE[2:0] Converted the following AD5 AD6 AD7 AD0 AD1 input that with the A/D using the CS and CE the A/D The A/D of the following This selected MS (D5) A/D Normal (MS the of using the CS and CE A/D once and then Continuous (MS A/D the of the CS and CE the software. At the selected. Selecting TS[1:0] (D[4:3]) A/D to to A/D from the four shown The input to the #ADTRG as this used, the K52 #ADTRG writing to CFK52 (D2) K5 function A/D of the #ADTRG The of or the match of the as the each this effective when A/D required. to to the of each this Software Writing to ADST (D1) A/D the software as to A/D EPSON B-IV-2-4 S1C33L03 FUNCTION PART Table Relationship CS/CE and CS2/CE2 CS1/CE1 CS0/CE0 selected AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Table Selection TS1 TS0 (K52/#ADTRG) Software
the The A/D ST[1:0] (D[1:0]) A/D that allows the input to four or the input clock However, this should as (ST clock and of A/D Conversion shows the of the A/D ADST A/D Conversion-result ADST A/D operation Conversion-result the A/D the specified the section write to ADE (D2) A/D to the A/D The A/D thereby to to A/D To the A/D or it used, ADE to Starting A/D input while ADE A/D started. If software selected, A/D writing to ADST (D1) A/D the selected TS[1:0] (D[4:3]) A/D other accepted. EPSON S1C33L03 FUNCTION PART B-IV-2-5 ADE AD0 to AD2 converted) Conversion AD0 AD0 ADD ADF OWE Normal ADE software only AD0 converted) Conversion AD0-1 AD0-1 ADD ADF OWE Operation of A/D Converter IV ANALOG BLOCK: A/D CONVERTER Conversion AD1 AD1 Conversion AD2 AD2 AD0 converted AD1 converted Conversion AD0-2 AD0-2 Conversion AD0-3 AD0-1 AD0-2 AD2 ADD A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER input, the A/D and A/D-converts the input with the selected CS[2:0]. of the A/D that the A/D the ADD[9:0] (ADD[9:8] ADD[7:0] and the ADF (D3) A/D and factor FADE (D0) input clock and A/D factor If specified using CS[2:0] and CE[2:0], A/D the The ADST the software to A/D when other as A/D-conversion The which reading CH[2:0] (D[2:0]) A/D Reading A/D the of A/D the ADD[9:0] each completed. Since this normally to the to the factor writing to the A/D the operation. Since the factor of the A/D to DMA, the to specified memory location. If A/D specified, the to of the If the A/D currently completed the previous the ADD[9:0] with the If ADD[9:0] updated when the ADF the converted the OWE (D0) A/D to The ADF to when the If ADD[9:0] when ADF OWE indicating that the completed normally. reading the OWE to the Once OWE to the software. that OWE ADF this the and ADF. Terminating A/D (MS the A/D from the specified CS[2:0] to the specified CE[2:0], and completed these operation. ADST to of the (MS the A/D from the to the repeatedly, without the To terminate therefore, ADST to the software. the A/D completed normally or forcibly the of writing to ADST. the A/D completed normally, ADF to and the obtained. If forcibly ADF its previous therefore, obtained. Forced termination the A/D immediately terminated writing to ADST. The of the then obtained. the writing to ADST terminate A/D that writing to ADE terminate the A/D (ADST Once A/D further A/D correctly restarted within shorter than of the A/D operating clock the EPSON B-IV-2-6 S1C33L03 FUNCTION PART
A/D Converter and DMA of A/D each the A/D and the DMA necessary. of the The following shows the the A/D factor FADE (D0) input clock A/D factor EADE (D0) input clock A/D PAD[2:0] (D[6:4]) I/F A/D The A/D the factor to when A/D completed, and the the ADD At this the to the to The factor to of A/D each of the of the when to The the to of to the CPU other of higher when the IE and the of the IL than the the that the A/D actually the CPU. these as as the operation when occurred, to "ITC DMA The A/D the DMA (IDMA) through the of its factor. This allows the to to specified memory location with to The IDMA assigned to the A/D IDMA the IDMA and IDMA to the IDMA IDMA RADE (D2) I/F A/D, input IDMA IDMA DEADE (D2) I/F A/D, input IDMA If factor when the IDMA and IDMA to IDMA that of the DMA the as to with only DMA DMA and to of DMA to "IDMA DMA)". High-speed DMA The A/D factor high-speed DMA (HSDMA). The following shows the HSDMA and HSDMA HSDMA to the should to the HSDMA If the A/D factor selected as the HSDMA the HSDMA through of the factor. HSDMA to "HSDMA (High-Speed DMA)". EPSON S1C33L03 FUNCTION PART B-IV-2-7 Table HSDMA HSD0S[3:0] (D[3:0]) HSDMA HSD1S[3:0] (D[7:4]) HSDMA HSD2S[3:0] (D[3:0]) HSDMA HSD3S[3:0] (D[7:4]) HSDMA IV ANALOG BLOCK: A/D CONVERTER A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER Trap The A/D to The of the using the TTBR to EPSON B-IV-2-8 S1C33L03 FUNCTION PART
I/O Memory of A/D Converter shows the of the A/D the I/O memory of the to clocks, to the I/O memory of the to or Function R/W (B) A/D when read. (B) A/D (high- when read. (B) Normal A/D when read. (B) A/D (B) A/D (B) A/D EPSON S1C33L03 FUNCTION PART B-IV-2-9 Table of A/D Converter ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0 D7 D6 D5 D4 D3 D2 D1 D0 A/D (low-order ADD0 LSB ADD9 ADD8 D72 D1 D0 A/D (high-order ADD9 MSB MS TS1 TS0 D76 D5 D4 D3 A/D selection A/D selection CH2 CH1 CH0 D2 D1 D0 A/D CE2 CE1 CE0 D76 D5 D4 D3 A/D selection CS2 CS1 CS0 D2 D1 D0 A/D selection ADF ADE ADST OWE D74 D3 D2 D1 D0 Conversion-complete A/D A/D ST1 ST0 D72 D1 D0 IV ANALOG BLOCK: A/D CONVERTER to (low-order to (high-order TS[1:0] #ADTRG Software CH[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 CE[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 CS[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Completed Stop Normal ST[1:0] clocks clocks clocks clocks R/W R/W R/W R/W R/W R/W R/W when read. when ADD read. writing R/W when read. with clocks. A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER Function R/W 004026A (B) I/F A/D when read. (B) input clock A/D when read. (B) Factor input clock A/D factor (B) I/F A/D, input IDMA (B) I/F A/D, input IDMA when read. 00402C0 (B) #DMAREQ3 K54 K5 function 00402C3 (B) K6 function CFK52 K52 function selection (D2) K5 function CFK67CFK60 K6[7:0] function selection (D[7:0]) K6 function Selects the the A/D A/D Read: used, write to CFK52 to the K52 input #ADTRG. the input from K60 (AD0) through K67 (AD7) writing to CFK60 through CFK67. If the function to the input At CFK to (input At CFK its from to the EPSON B-IV-2-10 S1C33L03 FUNCTION PART PAD2 PAD1 PAD0 PSIO12 PSIO11 PSIO10 D7 D6 D5 D4 D3 D2 D1 D0 A/D interface EP7 EP6 EP5 EP4 ECTM EADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D FP7 FP6 FP5 FP4 FCTM FADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D RP7 RP6 RP5 RP4 RADE RSTX1 RSRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF DEP7 DEP6 DEP5 DEP4 DEADE DESTX1 DESRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF CFK54 CFK53 CFK52 CFK51 CFK50 D75 D4 D3 D2 D1 D0 K54 function selection K53 function selection K52 function selection K51 function selection K50 function selection CFK67 CFK66 CFK65 CFK64 CFK63 CFK62 CFK61 CFK60 D7 D6 D5 D4 D3 D2 D1 D0 K67 function selection K66 function selection K65 function selection K64 function selection K63 function selection K62 function selection K61 function selection K60 function selection to to factor IDMA IDMA IDMA IDMA IDMA IDMA #DMAREQ2 K53 #ADTRG K52 #DMAREQ1 K51 #DMAREQ0 K50 AD7 K67 AD6 K66 AD5 K65 AD4 K64 AD3 K63 AD2 K62 AD1 K61 AD0 K60 R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
ADD9ADD0 A/D (D[1:0]) A/D (high-order) the of A/D The LSB ADD0, and the MSB ADD9. ADD0 and ADD1 to D0 and D1 the D2 through D7 when read. This read-only writing to this At the this cleared to MS A/D selection (D5) A/D Selects A/D Continuous Normal Read: The A/D the writing to MS. this A/D the of the selected CS and CE continuously the software. MS the A/D operates the this A/D completed the of the selected CS and CE operation. At MS to TS1TS0 selection (D[4:3]) A/D Selects to A/D used, the CFK52 to the K52 #ADTRG. used, its or match as the and other the At TS to (software CH2CH0 Conversion (D[2:0]) A/D Indicates the to currently A/D-converted. A/D this to the which At CH to (AD0). CE2CE0 Conversion (D[5:3]) A/D the selecting from to A/D-converted from the CS to the this operation. If to A/D converted, the both the CS and CE At CE to (AD0). CS2CS0 Conversion (D[2:0]) A/D the selecting from to A/D-converted from the using this to the using CE operation. If to A/D converted, the both the CS and CE At CS to (AD0). EPSON S1C33L03 FUNCTION PART B-IV-2-11 (D[7:0]) A/D (low-order) Selection TS1 TS0 (K52/#ADTRG) Software IV ANALOG BLOCK: A/D CONVERTER A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER ADF Conversion-complete (D3) A/D Indicates that A/D completed. Conversion completed or This to when A/D completed, and the the and to when the converted A/D the A/D completed while ADF the converted the with the causing to Therefore, ADF reading the the A/D completed. At ADF to or by). ADE A/D (D2) A/D the A/D Read: ADE to the A/D meaning to A/D ready to ADE the A/D meaning to the the A/D to ADE to This to the A/D from operating erratically. At ADE to ADST A/D (D1) A/D A/D Software A/D Read: If A/D to software ADST to If other used, ADST to the ADST while A/D of A/D selected ADST to and the A/D off. To A/D ADST writing ADE (A/D ADST to with accepted. when written to ADE A/D A/D terminated. At ADST to (A/D OWE (D0) A/D Indicates that the Read Normal A/D the the written to the the to the ADF that through of the OWE to ADF this that the OWE Once OWE to it writing the software. At OWE to EPSON B-IV-2-12 S1C33L03 FUNCTION PART
ST1ST0 (D[1:0]) A/D the input At ST to (9-clock To the ST as (9-clock PAD2PAD0 A/D (D[6:4]) I/F A/D the of the the of to At PAD becomes EADE A/D (D0) input clock A/D or to the CPU the A/D Read: EADE to the A/D EADE to the A/D EADE to the At EADE to FADE A/D factor (D0) input clock A/D factor Indicates the of factor factor occurred factor occurred written the reset-only factor written the read/write FADE the factor of the A/D It to of A/D when the written the ADD At this the following to the CPU The to other of higher The IE of the PSR to The the higher than the (IL) of the CPU. the factor of the A/D to IDMA, that when the to the CPU the factor that occurred. If the of IDMA, the the IDMA completed. EPSON S1C33L03 FUNCTION PART B-IV-2-13 Table ST1 ST0 9-clock 7-clock 5-clock 3-clock The A/D input clock counting. IV ANALOG BLOCK: A/D CONVERTER A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER The factor to whenever of the and If the to occurred, that the factor and that the PSR the IE to the IL to than the indicated the or the instruction). The factor writing to the software. that the PSR to (or the instruction executed) without the factor the that the to written to the when the reset-only (RSTONLY used, and when the read/write (RSTONLY used. At the of FADE becomes to the software. RADE A/D IDMA (D2) I/F A/D, input IDMA whether to IDMA when factor the set-only IDMA Not Read: the read/write IDMA Read: RADE to IDMA when factor thereby If RADE to without IDMA. IDMA, to "IDMA DMA)". At RADE to DEADE A/D IDMA (D2) I/F A/D, input IDMA IDMA of factor. the set-only IDMA Not Read: the read/write IDMA IDMA Read: If DEADE to the IDMA the factor If this to the IDMA DEADE to (IDMA EPSON B-IV-2-14 S1C33L03 FUNCTION PART
Notes the the A/D to the A/D (ADE (D2) A/D while the A/D to erratically. The A/D operates only when the operating. the A/D the operating. Therefore, the first and the A/D with its operating clock the A/D of the that the A/D operating clock to A/D when the clock from the to the A/D turned off, and off the clock when A/D as the A/D to erratically. the factor (FADE) becomes To of or IDMA to this and To the of to the factor following the to the factor the PSR or the instruction. the A/D to flows AV DDE and SS and consumed, when A/D operations Therefore, when the A/D used, to the of ADE (D2) the A/D Once A/D further A/D correctly restarted within than of the A/D operating clock the the or the match as factor, the ratio of the the to ADD[9:0] (A/D once the low-order and once the high-order (The the this the software reads the or when or ADD[9:0] with the reading of the low-order and high-order this obtained the low-order and the high- the of the At the reading of the A/D completed (when the ADF to the OWE to ADD[9:0] reading of the low-order and high-order however, that OWE to ADD[9:0] when the already (when ADF to This when the reads the or or other EPSON S1C33L03 FUNCTION PART B-IV-2-15 IV ANALOG BLOCK: A/D CONVERTER A-1 B-IV A/D
IV ANALOG BLOCK: A/D CONVERTER EPSON B-IV-2-16 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
S1C33L03 FUNCTION PART DMA BLOCK
V-1 INTRODUCTION The DMA with of DMA HSDMA (High-Speed DMA) that DMA command information and IDMA DMA) that memory DMA information. C33 Memory RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-V-1-1 C33 DMA Block C33_DMA (IDMA, HSDMA) C33_ADC (A/D C33 C33 Block DMA DMA BLOCK: INTRODUCTION C33 LCD C33 SDRAM Block C33_SDRAMC (SDRAM interface) C33_CORE (CPU, BCU, ITC, CLG, DBG) C33_SBUS C33_PERI Clock interface, Ports) C33_LCDC (LCD interface) CORE_PAD C33 Core PERI_PAD A-1 B-V
DMA BLOCK: INTRODUCTION EPSON B-V-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
V-2 HSDMA (High-Speed DMA) Functional of HSDMA The DMA four of HSDMA (High-Speed DMA) that and the the DMA function built the DMA to instantaneously. this and DMA specified and DMA phases. The first phase reads the the on-chip temporary The phase writes the temporary to the IDMA DMA), which information memory, this DMA DMA function allows high-speed it to information from memory. this that normally accomplished and write operations back-to-back the collectively further the operation. The and to this allow memory to memory Notes: to the and the functionality. and assigned to to distinguish them from other this however, to with where they distinguished, as the the The allow to/from the SDRAM. EPSON S1C33L03 FUNCTION PART B-V-2-1 BCU High-speed DMA DMA of DMA Memory BCU I/O High-speed I/O DMA DMA DMA reception of DMA DMA BLOCK: HSDMA (High-Speed DMA) Memory, I/O Memory, I/O Source Destination allow memory #RD/#WR A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) I/O of HSDMA the I/O HSDMA. I/O Function Function K50/#DMAREQ0 High-speed DMA CFK50(D0)/K5 function K51/#DMAREQ1 High-speed DMA CFK51(D1)/K5 function K53/#DMAREQ2 High-speed DMA CFK53(D3)/K5 function K54/#DMAREQ3 High-speed DMA CFK54(D4)/K5 function P04/SIN1/ I/O I/O IF input function #DMAACK2 #DMAACK2 P05/SOUT1/ I/O I/O IF function #DMAEND2 #DMAEND2 P06/#SCLK1/ I/O I/O IF clock input/output function #DMAACK3 #DMAACK3 P07/#SRDY1/ I/O I/O IF ready input/output function #DMAEND3 #DMAEND3 P15/EXCL4/ I/O I/O counter input (I) CFP15(D5)/P1 function #DMAEND0 #DMAEND0 (O) P16/EXCL5/ I/O I/O counter input (I) CFP16(D6)/P1 function #DMAEND1 #DMAEND1 (O) P32/#DMAACK0 I/O I/O #DMAACK0 CFP32(D2)/P3 function P33/#DMAACK1 I/O I/O #DMAACK1 CFP33(D3)/P3 function (DMA input This to input DMA from peripheral One operation this the or the of the selected). The #DMAREQ0 to #DMAREQ3 to to respectively. to this input, software or factor selected the HSDMA factor the the (DMA acknowledge This to that DMA acknowledged the DMA the I/O that the or of to the or from the with this The #DMAACK0 to #DMAACK3 to to respectively. This (End-of-transfer This to that the of operations that the completed. The #DMAEND0 to #DMAEND3 to to respectively. HSDMA I/O shown the HSDMA shared with input and I/O At of these as input and I/O (function According to the to used, the function writing At the the previous The #DMAEND3, #DMAACK3, #DMAEND2 and #DMAACK2 the functions of the P04 to P07 these the function (CFEX[7:4]) to of the #DMAEND0 or #DMAEND1 further the I/O I/O IOC15 (D5) or IOC16 (D6) P1 I/O writing to the If this directed input, functions as counter input and to the At this input. At the previous EPSON B-V-2-2 S1C33L03 FUNCTION PART Table I/O of HSDMA (I): (O): function
Information The HSDMA operates to the information the that their to the The following to the of information. HSDMA, each the below. the that the HSDMA the information. The should to This to DUALM0: selection (DF) HSDMA DUALM1: selection (DF) HSDMA DUALM2: selection (DF) HSDMA DUALM3: selection (DF) HSDMA should the D0MOD[1:0]: (D[F:E]) HSDMA high-order D1MOD[1:0]: (D[F:E]) HSDMA high-order D2MOD[1:0]: (D[F:E]) HSDMA high-order D3MOD[1:0]: (D[F:E]) HSDMA high-order The following three this completed of of the If to of as the counter, of required. this operations of as the counter. The counter to each this operation completed of of the If to of as the counter, of required. The to the of to this and this DATSIZE0: (DE) HSDMA high-order DATSIZE1: (DE) HSDMA high-order DATSIZE2: (DE) HSDMA high-order DATSIZE3: (DE) HSDMA high-order EPSON S1C33L03 FUNCTION PART B-V-2-3 DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) using the of should the BLKLEN0[7:0]: (D[7:0]) HSDMA counter BLKLEN1[7:0]: (D[7:0]) HSDMA counter BLKLEN2[7:0]: (D[7:0]) HSDMA counter BLKLEN3[7:0]: (D[7:0]) HSDMA counter The to the If the to to the first This that the that the of and these as the of the counter. counter to of count specified. TC0_L[7:0]: counter (D[F:8]) HSDMA counter TC1_L[7:0]: counter (D[F:8]) HSDMA counter TC2_L[7:0]: counter (D[F:8]) HSDMA counter TC3_L[7:0]: counter (D[F:8]) HSDMA counter TC0_H[7:0]: counter (D[7:0]) HSDMA TC1_H[7:0]: counter (D[7:0]) HSDMA TC2_H[7:0]: counter (D[7:0]) HSDMA TC3_H[7:0]: counter (D[7:0]) HSDMA and and to of count specified. BLKLEN0[7:0]: counter (D[7:0]) HSDMA counter BLKLEN1[7:0]: counter (D[7:0]) HSDMA counter BLKLEN2[7:0]: counter (D[7:0]) HSDMA counter BLKLEN3[7:0]: counter (D[7:0]) HSDMA counter TC0_L[7:0]: counter (D[F:8]) HSDMA counter TC1_L[7:0]: counter (D[F:8]) HSDMA counter TC2_L[7:0]: counter (D[F:8]) HSDMA counter TC3_L[7:0]: counter (D[F:8]) HSDMA counter TC0_H[7:0]: counter (D[7:0]) HSDMA TC1_H[7:0]: counter (D[7:0]) HSDMA TC2_H[7:0]: counter (D[7:0]) HSDMA TC3_H[7:0]: counter (D[7:0]) HSDMA The count to the If the count to to the first This that the that the of Source and and DMA specified. S0ADRL[15:0]: (D[F:0]) low-order S1ADRL[15:0]: (D[F:0]) low-order S2ADRL[15:0]: (D[F:0]) low-order S3ADRL[15:0]: (D[F:0]) low-order S0ADRH[11:0]: (D[B:0]) high-order S1ADRH[11:0]: (D[B:0]) high-order S2ADRH[11:0]: (D[B:0]) high-order S3ADRH[11:0]: (D[B:0]) high-order EPSON B-V-2-4 S1C33L03 FUNCTION PART
D0ADRL[15:0]: (D[F:0]) low-order D1ADRL[15:0]: (D[F:0]) low-order D2ADRL[15:0]: (D[F:0]) low-order D3ADRL[15:0]: (D[F:0]) low-order D0ADRH[11:0]: (D[B:0]) high-order D1ADRH[11:0]: (D[B:0]) high-order D2ADRH[11:0]: (D[B:0]) high-order D3ADRH[11:0]: (D[B:0]) high-order The and/or incremented or when completed. The and to this function. S0IN[1:0]: (D[D:C]) high-order S1IN[1:0]: (D[D:C]) high-order S2IN[1:0]: (D[D:C]) high-order S3IN[1:0]: (D[D:C]) high-order D0IN[1:0]: (D[D:C]) high-order D1IN[1:0]: (D[D:C]) high-order D2IN[1:0]: (D[D:C]) high-order D3IN[1:0]: (D[D:C]) high-order The when the read/write from/to the without The amount to the when completed. The that to the incremented with If this function selected and the incremented amount to the when completed. The that incremented to the the incremented when the that incremented to the when the completed. incremented without The incremented amount to the when completed. The that incremented to the EPSON S1C33L03 FUNCTION PART B-V-2-5 DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) the Single-Address that the HSDMA the information. The should to This to should using the to the the Direction of The of should using D0DIR: (DE) HSDMA D1DIR: (DE) HSDMA D2DIR: (DE) HSDMA D3DIR: (DE) HSDMA Memory write operations from I/O to memory) specified writing and memory operations from memory to I/O writing The to the of to this and this Block the of should using the and as the of the counter. counter to of count specified and and and to of count specified using and Memory and to specify memory S0ADRL[15:0]: memory (D[F:0]) low-order S0ADRH[11:0]: memory (D[B:0]) high-order S1ADRL[15:0]: memory (D[F:0]) low-order S1ADRH[11:0]: memory (D[B:0]) high-order S2ADRL[15:0]: memory (D[F:0]) low-order S2ADRH[11:0]: memory (D[B:0]) high-order S3ADRL[15:0]: memory (D[F:0]) low-order S3ADRH[11:0]: memory (D[B:0]) high-order EPSON B-V-2-6 S1C33L03 FUNCTION PART
the memory connected to the interface and I/O The I/O directly the to specify and The memory incremented or when completed. to this function. S0IN[1:0]: memory (D[D:C]) high-order S1IN[1:0]: memory (D[D:C]) high-order S2IN[1:0]: memory (D[D:C]) high-order S3IN[1:0]: memory (D[D:C]) high-order without incremented with incremented without to the the DMA The HSDMA writing to the HS0_EN: (D0) HS1_EN: (D0) HS2_EN: (D0) HS3_EN: (D0) the information correctly DMA that the information when to HSDMA accepted. DMA completed counter to to the following inputs. EPSON S1C33L03 FUNCTION PART B-V-2-7 DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Factor HSDMA factor selected from the HSDMA each This function the HSD0S[3:0]: (D[3:0]) HSDMA HSD1S[3:0]: (D[7:4]) HSDMA HSD2S[3:0]: (D[3:0]) HSDMA HSD3S[3:0]: (D[7:4]) HSDMA shows the and the factor. factor factor factor factor Software Software Software Software K50 input K51 input K53 input K54 input K50 input K51 input K53 input K54 input input input input input input input input input I/F I/F I/F I/F I/F I/F I/F I/F A/D A/D A/D A/D selecting factor with the HSDMA the HSDMA when the selected factor The factor IDMA this invocation. The factor that HSDMA the factor and HSDMA the Consequently, when the DMA completed the counter to the CPU the To when the counter reaches the the factor that HSDMA and the HSDMA software selected, the HSDMA writing to the HST0: software (D0) HSDMA software HST1: software (D1) HSDMA software HST2: software (D2) HSDMA software HST3: software (D3) HSDMA software the selected factor the to to the HSDMA The HSDMA DMA and the cleared the the This to the HSDMA that The and cleared the HS0_TF: (D0) HS1_TF: status/clear (D0) HS2_TF: status/clear (D0) HS3_TF: status/clear (D0) writing to this the cleared the DMA started. this read, that the and that the cleared. EPSON B-V-2-8 S1C33L03 FUNCTION PART HSDMA Factor
of HSDMA HSDMA the selected factor. that and factor and the HSDMA DMA both the and to the the BCU. HSDMA three each of which operates The following the operation of HSDMA each The which information to operates this operation completed of the If to of as the counter, of required. The of HSDMA shown the flow chart accepted, the cleared and then of the the information from the The written to the The incremented or to the The counter The HSDMA cleared and HSDMA factor ITC when the counter reaches (when EPSON S1C33L03 FUNCTION PART B-V-2-9 START Clear to from or write to or to counter counter Clear HSDMA factor END Flow DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) The which information to operates this of as the counter. The counter to executed. The of HSDMA shown the chart accepted, the cleared and then of the the information from the The written to the The incremented or to the The counter to repeated the counter reaches The HSDMA cleared and HSDMA factor ITC when the counter reaches (when EPSON B-V-2-10 S1C33L03 FUNCTION PART START Clear to from or write to or to counter counter Clear HSDMA factor END Flow
Block The which information to operates this operation completed of of the If to of as the counter, of required. The of HSDMA shown the flow chart accepted, the cleared and then of the the information from the The written to the The incremented or and to repeated BLKLEN reaches If or the to the The counter The HSDMA cleared and HSDMA factor ITC when the counter reaches (when EPSON S1C33L03 FUNCTION PART B-V-2-11 START Clear to from or write to or to Block to and counter counter Clear HSDMA factor END Flow DMA BLOCK: HSDMA (High-Speed DMA) to A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Operation The operation of each the as that of the previous section). read/write operation The following the from and the HSDMA the DMA low-level from the and operation the memory the The of this operation as follows: from I/O to memory The that the memory to the write the interface the to which the memory the of The The I/O the the using the as the The memory this using the write from memory to I/O The that the memory to the the interface the to which the memory the of The memory outputs the the the The I/O the from the the as the write If the and the I/O operations completed operation. the counter reaches the from the indicating that specified of completed. At the the factor the of HSDMA EPSON B-V-2-12 S1C33L03 FUNCTION PART
Chart SRAM (RD)/1 (WR) BCLK A[23:0] #RD #WRH/#WRL #DMAEND DRAM RAS: CAS: BCLK ROW COL COL ROW COL COL A[11:0] #HCAS/ #LCAS #RD #WR #DMAEND EPSON S1C33L03 FUNCTION PART B-V-2-13 #DMAEND (SRAM) #DMAEND (DRAM) DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) SRAM (RD)/1 (WR) ROM 4-consecutive-burst and the first BCLK A[23:2] A[1:0] #CE10(9) D[15:0] #RD #DMAACK #DMAEND DRAM RAS: CAS: BCLK A[11:0] #HCAS/ #LCAS #RD #WR #DMAACK #DMAEND The allow to/from the SDRAM. EPSON B-V-2-14 S1C33L03 FUNCTION PART BCLK A[23:0] #RD #WRH/#WRL #DMAACK #DMAEND #DMAACK/#DMAEND (SRAM) #DMAACK/#DMAEND ROM) ROW COL COL #DMAACK/#DMAEND (DRAM)
Function of HSDMA The DMA when the counter each HSDMA reaches Furthermore, and IDMA their factor. of the Table shows the of the that each factor The HSDMA the HSDMA factor to when the counter reaches completing of HSDMA If the of the to this the to The HSDMA factor to when the each completed what the to. (This when to The to to the CPU when there other of higher priority. Furthermore, when the IE and the of IL than the HSDMA which the that the CPU actually HSDMA about the and the when to "ITC EPSON S1C33L03 FUNCTION PART B-V-2-15 of DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) DMA DMA (IDMA) the end-of-transfer factor of and of HSDMA. The following shows the IDMA HSDMA: IDMA end-of-transfer end-of-transfer IDMA the of the IDMA and IDMA to of the IDMA required. If the IDMA and to IDMA through of factor. that the DMA completed. The as to with DMA IDMA and of IDMA to "IDMA DMA)". Trap The factors each as follows: end-of-transfer end-of-transfer end-of-transfer that the the TTBR to EPSON B-V-2-16 S1C33L03 FUNCTION PART Table IDMA IDMA IDMA
I/O Memory of HSDMA Table shows the of HSDMA. Function R/W (B) High-speed DMA (B) High-speed DMA when read. (B) DMA when read. (B) DMA factor (B) input high-speed DMA IDMA (B) input high-speed DMA IDMA EPSON S1C33L03 FUNCTION PART B-V-2-17 Table of HSDMA PHSD1L2 PHSD1L1 PHSD1L0 PHSD0L2 PHSD0L1 PHSD0L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PHSD3L2 PHSD3L1 PHSD3L0 PHSD2L2 PHSD2L1 PHSD2L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA EIDMA EHDM3 EHDM2 EHDM1 EHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA FIDMA FHDM3 FHDM2 FHDM1 FHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DE16TC0 DE16TU0 DEHDM1 DEHDM0 DEP3 DEP2 DEP1 DEP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DMA BLOCK: HSDMA (High-Speed DMA) to to to to Factor factor IDMA IDMA IDMA R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Function R/W (B) High-speed DMA (B) High-speed DMA when read. 004029A (B) High-speed DMA software when read. 00402C0 (B) #DMAREQ3 K54 K5 function EPSON B-V-2-18 S1C33L03 FUNCTION PART HSD1S3 HSD1S2 HSD1S1 HSD1S0 D7 D6 D5 D4 High-speed DMA HSD0S3 HSD0S2 HSD0S1 HSD0S0 D3 D2 D1 D0 High-speed DMA HSD3S3 HSD3S2 HSD3S1 HSD3S0 D7 D6 D5 D4 High-speed DMA HSD2S3 HSD2S2 HSD2S1 HSD2S0 D3 D2 D1 D0 High-speed DMA HST3 HST2 HST1 HST0 D74 D3 D2 D1 D0 HSDMA software HSDMA software HSDMA software HSDMA software CFK54 CFK53 CFK52 CFK51 CFK50 D75 D4 D3 D2 D1 D0 K54 function selection K53 function selection K52 function selection K51 function selection K50 function selection C Software K51 input K51 input input input SI/F SI/F A/D C Software K50 input K50 input input input SI/F SI/F A/D C Software K54 input K54 input input input SI/F SI/F A/D C Software K53 input K53 input input input SI/F SI/F A/D #DMAREQ2 K53 #ADTRG K52 #DMAREQ1 K51 #DMAREQ0 K50 R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W 00402D4 (B) EXCL5 #DMAEND1 P1 function 00402D6 (B) P1 I/O 00402DC (B) P3 function #BUSACK P35 00402DF (B) function (HW) High-speed DMA counter EPSON S1C33L03 FUNCTION PART B-V-2-19 CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection CFP14 D4 P14 function selection CFP13 D3 P13 function selection CFP12 D2 P12 function selection CFP11 D1 P11 function selection CFP10 D0 P10 function selection IOC16 IOC15 IOC14 IOC13 IOC12 IOC11 IOC10 D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O CFP35 CFP34 D76 D5 D4 P35 function selection P34 function selection CFP33 CFP32 CFP31 CFP30 D3 D2 D1 D0 P33 function selection P32 function selection P31 function selection P30 function selection CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function TC0_L7 TC0_L6 TC0_L5 TC0_L4 TC0_L3 TC0_L2 TC0_L1 TC0_L0 BLKLEN07 BLKLEN06 BLKLEN05 BLKLEN04 BLKLEN03 BLKLEN02 BLKLEN01 BLKLEN00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DMA BLOCK: HSDMA (High-Speed DMA) P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 #BUSREQ #CE6 P34 #DMAACK1 P33 #DMAACK0 P32 #BUSGET P31 #WAIT #CE4/#CE5 P30 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read. R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Function R/W (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) R/W (HW) High-speed DMA low-order D) S) EPSON B-V-2-20 S1C33L03 FUNCTION PART DUALM0 D0DIR DF DE selection D) S) counter[15:8] TC0_H7 TC0_H6 TC0_H5 TC0_H4 TC0_H3 TC0_H2 TC0_H1 TC0_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S0ADRL15 S0ADRL14 S0ADRL13 S0ADRL12 S0ADRL11 S0ADRL10 S0ADRL9 S0ADRL8 S0ADRL7 S0ADRL6 S0ADRL5 S0ADRL4 S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE0 S0IN1 S0IN0 DF DE DD DC D) S) memory S0ADRH11 S0ADRH10 S0ADRH9 S0ADRH8 S0ADRH7 S0ADRH6 S0ADRH5 S0ADRH4 S0ADRH3 S0ADRH2 S0ADRH1 S0ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory D0ADRL15 D0ADRL14 D0ADRL13 D0ADRL12 D0ADRL11 D0ADRL10 D0ADRL9 D0ADRL8 D0ADRL7 D0ADRL6 D0ADRL5 D0ADRL4 D0ADRL3 D0ADRL2 D0ADRL1 D0ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) Memory WR Memory RD S0IN[1:0] init) Inc.(init) Dec.(no R/W R/W R/W read. R/W R/W R/W
Function R/W 004822A (HW) High-speed DMA high-order D) S) read. 004822C (HW) High-speed DMA read. 004822E (HW) High-speed DMA (HW) High-speed DMA counter (HW) High-speed DMA D) S) EPSON S1C33L03 FUNCTION PART B-V-2-21 D0MOD1 D0MOD0 DF DE D0IN1 D0IN0 DD DC D) S) D0ADRH11 D0ADRH10 D0ADRH9 D0ADRH8 D0ADRH7 D0ADRH6 D0ADRH5 D0ADRH4 D0ADRH3 D0ADRH2 D0ADRH1 D0ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS0_EN D0 DF1 HS0_TF D0 clear (writing) (reading) TC1_L7 TC1_L6 TC1_L5 TC1_L4 TC1_L3 TC1_L2 TC1_L1 TC1_L0 BLKLEN17 BLKLEN16 BLKLEN15 BLKLEN14 BLKLEN13 BLKLEN12 BLKLEN11 BLKLEN10 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DF DE selection D) S) counter[15:8] DUALM1 D1DIR TC1_H7 TC1_H6 TC1_H5 TC1_H4 TC1_H3 TC1_H2 TC1_H1 TC1_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] DMA BLOCK: HSDMA (High-Speed DMA) D0MOD[1:0] Block D0IN[1:0] Inc.(init) Dec.(no Clear operation Cleared Memory WR Memory RD R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W read. A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Function R/W R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) R/W (HW) High-speed DMA low-order D) S) EPSON B-V-2-22 S1C33L03 FUNCTION PART S1ADRL15 S1ADRL14 S1ADRL13 S1ADRL12 S1ADRL11 S1ADRL10 S1ADRL9 S1ADRL8 S1ADRL7 S1ADRL6 S1ADRL5 S1ADRL4 S1ADRL3 S1ADRL2 S1ADRL1 S1ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE1 S1IN1 S1IN0 DF DE DD DC D) S) memory S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7 S1ADRH6 S1ADRH5 S1ADRH4 S1ADRH3 S1ADRH2 S1ADRH1 S1ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory D1ADRL15 D1ADRL14 D1ADRL13 D1ADRL12 D1ADRL11 D1ADRL10 D1ADRL9 D1ADRL8 D1ADRL7 D1ADRL6 D1ADRL5 D1ADRL4 D1ADRL3 D1ADRL2 D1ADRL1 D1ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) S1IN[1:0] Inc.(init) R/W R/W R/W
Function R/W 004823A (HW) High-speed DMA high-order D) S) read. 004823C (HW) High-speed DMA read. 004823E (HW) High-speed DMA (HW) High-speed DMA counter (HW) High-speed DMA D) S) EPSON S1C33L03 FUNCTION PART B-V-2-23 D1MOD1 D1MOD0 DF DE D1IN1 D1IN0 DD DC D) S) D1ADRH11 D1ADRH10 D1ADRH9 D1ADRH8 D1ADRH7 D1ADRH6 D1ADRH5 D1ADRH4 D1ADRH3 D1ADRH2 D1ADRH1 D1ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS1_EN D0 DF1 HS1_TF D0 clear (writing) (reading) TC2_L7 TC2_L6 TC2_L5 TC2_L4 TC2_L3 TC2_L2 TC2_L1 TC2_L0 BLKLEN27 BLKLEN26 BLKLEN25 BLKLEN24 BLKLEN23 BLKLEN22 BLKLEN21 BLKLEN20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DF DE selection D) S) counter[15:8] DUALM2 D2DIR TC2_H7 TC2_H6 TC2_H5 TC2_H4 TC2_H3 TC2_H2 TC2_H1 TC2_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] DMA BLOCK: HSDMA (High-Speed DMA) D1MOD[1:0] D1IN[1:0] init) Inc.(init) Dec.(no Clear Cleared Memory WR Memory RD R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W read. A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Function R/W R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) R/W (HW) High-speed DMA low-order D) S) EPSON B-V-2-24 S1C33L03 FUNCTION PART S2ADRL15 S2ADRL14 S2ADRL13 S2ADRL12 S2ADRL11 S2ADRL10 S2ADRL9 S2ADRL8 S2ADRL7 S2ADRL6 S2ADRL5 S2ADRL4 S2ADRL3 S2ADRL2 S2ADRL1 S2ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE2 S2IN1 S2IN0 DF DE DD DC D) S) memory S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5 S2ADRH4 S2ADRH3 S2ADRH2 S2ADRH1 S2ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory D2ADRL15 D2ADRL14 D2ADRL13 D2ADRL12 D2ADRL11 D2ADRL10 D2ADRL9 D2ADRL8 D2ADRL7 D2ADRL6 D2ADRL5 D2ADRL4 D2ADRL3 D2ADRL2 D2ADRL1 D2ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) S2IN[1:0] Inc.(init) Dec.(no R/W R/W R/W
Function R/W 004824A (HW) High-speed DMA high-order D) S) read. 004824C (HW) High-speed DMA read. 004824E (HW) High-speed DMA (HW) High-speed DMA counter (HW) High-speed DMA D) S) EPSON S1C33L03 FUNCTION PART B-V-2-25 D2MOD1 D2MOD0 DF DE D2IN1 D2IN0 DD DC D) S) D2ADRH11 D2ADRH10 D2ADRH9 D2ADRH8 D2ADRH7 D2ADRH6 D2ADRH5 D2ADRH4 D2ADRH3 D2ADRH2 D2ADRH1 D2ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS2_EN D0 DF1 HS2_TF D0 clear (writing) (reading) TC3_L7 TC3_L6 TC3_L5 TC3_L4 TC3_L3 TC3_L2 TC3_L1 TC3_L0 BLKLEN37 BLKLEN36 BLKLEN35 BLKLEN34 BLKLEN33 BLKLEN32 BLKLEN31 BLKLEN30 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DF DE selection D) S) counter[15:8] DUALM3 D3DIR TC3_H7 TC3_H6 TC3_H5 TC3_H4 TC3_H3 TC3_H2 TC3_H1 TC3_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] DMA BLOCK: HSDMA (High-Speed DMA) D2MOD[1:0] D2IN[1:0] Inc.(init) Dec.(no init) Clear Cleared Memory WR Memory RD R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W read. A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Function R/W R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) R/W (HW) High-speed DMA low-order D) S) EPSON B-V-2-26 S1C33L03 FUNCTION PART S3ADRL15 S3ADRL14 S3ADRL13 S3ADRL12 S3ADRL11 S3ADRL10 S3ADRL9 S3ADRL8 S3ADRL7 S3ADRL6 S3ADRL5 S3ADRL4 S3ADRL3 S3ADRL2 S3ADRL1 S3ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DATSIZE3 S3IN1 S3IN0 DF DE DD DC D) S) memory S3ADRH11 S3ADRH10 S3ADRH9 S3ADRH8 S3ADRH7 S3ADRH6 S3ADRH5 S3ADRH4 S3ADRH3 S3ADRH2 S3ADRH1 S3ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory D3ADRL15 D3ADRL14 D3ADRL13 D3ADRL12 D3ADRL11 D3ADRL10 D3ADRL9 D3ADRL8 D3ADRL7 D3ADRL6 D3ADRL5 D3ADRL4 D3ADRL3 D3ADRL2 D3ADRL1 D3ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) S3IN[1:0] Inc.(init) Dec.(no R/W R/W R/W
Function R/W 004825A (HW) High-speed DMA high-order D) S) read. 004825C (HW) High-speed DMA read. 004825E (HW) High-speed DMA CFK51CFK50 K5[1:0] function selection (D[1:0]) K5 function CFK54CFK53 K5[4:3] function selection (D[4:3]) K5 function the of HSDMA. input Read: CFK50, CFK51, CFK53 and CFK54 the function K50 (#DMAREQ0), K51 (#DMAREQ1), K53 (#DMAREQ2) and K54 (#DMAREQ3), respectively. the write to to the the If this to the input At to (input At the CFP16CFP15 P1[6:5] function selection (D[6:5]) P1 function the of HSDMA. I/O Read: the #DMAEND0 the P15 the #DMAEND0 writing to CFP15. Similarly, when the #DMAEND1 the P16 the #DMAEND1 writing to CFP16. Furthermore, these writing to the I/O If to the I/O At to (I/O At the EPSON S1C33L03 FUNCTION PART B-V-2-27 D3MOD1 D3MOD0 DF DE D3IN1 D3IN0 DD DC D) S) D3ADRH11 D3ADRH10 D3ADRH9 D3ADRH8 D3ADRH7 D3ADRH6 D3ADRH5 D3ADRH4 D3ADRH3 D3ADRH2 D3ADRH1 D3ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS3_EN D0 DF1 HS3_TF D0 clear (writing) (reading) DMA BLOCK: HSDMA (High-Speed DMA) D3MOD[1:0] Block D3IN[1:0] init) Inc.(init) Dec.(no Clear Cleared R/W R/W R/W R/W R/W A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) IOC16IOC15 P1[6:5] I/O (D[6:5]) P1 I/O Directs P15 and P16 input or and the I/O of the writing To the #DMAEND0 the writing to IOC15; to the #DMAEND1 the writing to IOC16. If these input, the P15 and P16 function as the when CFP15 and CFP16 to reading I/O I/O (input) The I/O the from this I/O function selected using the the written to the IOC as function selected, the the peripheral and the written to the IOC At to (input At the its from to the CFP33CFP32 P3[3:2] function selection (D[3:2]) P3 function the of HSDMA. I/O Read: the #DMAACK0 the P32 the #DMAACK0 writing to CFP32. Similarly, when the #DMAACK1 the P33 the #DMAACK1 writing to CFP33. If to the I/O At to (I/O At the CFEX7CFEX4 P0[7:4] function (D[7:4]) function the and of HSDMA. HSDMA interface I/O Read: CFEX4, CFEX5, CFEX6 and CFEX7 the function P04 (#DMAACK2), P05 (#DMAEND2), P06 (#DMAACK3) and P07 (#DMAEND3), respectively. using the HSDMA write to to the the to the CFP becomes effective. At these to interface I/O At these the EPSON B-V-2-28 S1C33L03 FUNCTION PART
HSD0S3HSD0S0 (D[3:0]) HSDMA HSD1S3HSD1S0 (D[7:4]) HSDMA HSD2S3HSD2S0 (D[3:0]) HSDMA HSD3S3HSD3S0 (D[7:4]) HSDMA Select factor each HSDMA factor factor factor factor Software Software Software Software K50 input K51 input K53 input K54 input K50 input K51 input K53 input K54 input input input input input input input input input I/F I/F I/F I/F I/F I/F I/F I/F A/D A/D A/D A/D At to (software HST0 software (D0) HSDMA software HST1 software (D1) HSDMA software HST2 software (D2) HSDMA software HST3 software (D3) HSDMA software DMA Read: Writing to that DMA effective when software selected as the factor of the HSDMA the At to HS0_TF (D0) HSDMA HS1_TF (D0) HSDMA HS2_TF (D0) HSDMA HS3_TF (D0) HSDMA These to and clear the clear cleared The when the factor input to the HSDMA and cleared when the HSDMA reading the checked. Writing to clears the the DMA started. At to EPSON S1C33L03 FUNCTION PART B-V-2-29 Table HSDMA Factor DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) HS0_EN (D0) HSDMA HS1_EN (D0) HSDMA HS2_EN (D0) HSDMA HS3_EN (D0) HSDMA DMA Read: DMA writing to this HSDMA ready to DMA from the or the selected factor. DMA writing to this DMA completed counter cleared the to DMA the At to DUALM0 selection (DF) HSDMA DUALM1 selection (DF) HSDMA DUALM2 selection (DF) HSDMA DUALM3 selection (DF) HSDMA Select Read: written to the HSDMA that allows of and written, the HSDMA high- the memory and I/O At to D0DIR (DE) HSDMA D1DIR (DE) HSDMA D2DIR (DE) HSDMA D3DIR (DE) HSDMA the of Memory write (I/O to memory) Memory (memory to I/O) Read: from I/O to memory writing to from memory to I/O writing At to (memory to I/O). This effective only EPSON B-V-2-30 S1C33L03 FUNCTION PART
D0MOD1D0MOD0 (D[F:E]) high-order D1MOD1D1MOD0 (D[F:E]) high-order D2MOD1D2MOD0 (D[F:E]) high-order D3MOD1D3MOD0 (D[F:E]) high-order Select operation completed of of the operations of as the counter. operation completed of of the At to DATSIZE0 (DE) high-order DATSIZE1 (DE) high-order DATSIZE2 (DE) high-order DATSIZE3 (DE) high-order Select the to Read: The to writing to and to writing At to S0IN1S0IN0 (D[D:C]) high-order S1IN1S1IN0 (D[D:C]) high-order S2IN1S2IN0 (D[D:C]) high-order S3IN1S3IN0 (D[D:C]) high-order the incrementing or of the memory this to the this to the memory fixed" selected, the when the from the or selected and the incremented amount to the when completed. selected, the the the incremented or when to the that incremented back to the when the completed. At to (Fixed). EPSON S1C33L03 FUNCTION PART B-V-2-31 without with without DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) D0IN1D0IN0 (D[D:C]) high-order D1IN1D1IN0 (D[D:C]) high-order D2IN1D2IN0 (D[D:C]) high-order D3IN1D3IN0 (D[D:C]) high-order the incrementing or of the memory this to the these used. fixed" selected, the when the written to the or selected and the incremented amount to the when completed. selected, the the the incremented or when to the that incremented back to the when the completed. At to (Fixed). BLKLEN07BLKLEN00 counter[7:0] (D[7:0]) counter BLKLEN17BLKLEN10 length/transfer counter[7:0] (D[7:0]) counter BLKLEN27BLKLEN20 counter[7:0] (D[7:0]) counter BLKLEN37BLKLEN30 counter[7:0] (D[7:0]) counter these to operation completed of of the or these to specifythe low-order of the counter. At these initialized. TC0_L7TC0_L0 counter[7:0]/[15:8] (D[F:8]) counter TC0_H7TC0_H0 counter[15:8]/[23:16] (D[7:0]) TC1_L7TC1_L0 counter[7:0]/[15:8] (D[F:8]) counter TC1_H7TC1_H0 counter[15:8]/[23:16] (D[7:0]) TC2_L7TC2_L0 counter[7:0]/[15:8] (D[F:8]) counter TC2_H7TC2_H0 counter[15:8]/[23:16] (D[7:0]) TC3_L7TC3_L0 counter[7:0]/[15:8] (D[F:8]) counter TC3_H7TC3_H0 counter[15:8]/[23:16] (D[7:0]) the count. of the counter, and of the counter. or of the counter, and of the counter. The low-order specified This counter each DMA the the counter reaches factor the end-of-transfer from the the when the counter DMA and the counter to (or to DMA writing and reading to and from the counter. At these initialized. EPSON B-V-2-32 S1C33L03 FUNCTION PART Table without with without
S0ADRL15S0ADRL0 (D[F:0]) low-order S0ADRH11S0ADRH0 (D[B:0]) high-order S1ADRL15S1ADRL0 (D[F:0]) low-order S1ADRH11S1ADRH0 (D[B:0]) high-order S2ADRL15S2ADRL0 (D[F:0]) low-order S2ADRH11S2ADRH0 (D[B:0]) high-order S3ADRL15S3ADRL0 (D[F:0]) low-order S3ADRH11S3ADRH0 (D[B:0]) high-order these to specify memory the or of specified. to the low-order of the and to the high-order to DMA writing or reading to and from these The incremented or (as to the each DMA the At these initialized. D0ADRL15D0ADRL0 (D[F:0]) low-order D0ADRH11D0ADRH0 (D[B:0]) high-order D1ADRL15D1ADRL0 (D[F:0]) low-order D1ADRH11D1ADRH0 (D[B:0]) high-order D2ADRL15D2ADRL0 (D[F:0]) low-order D2ADRH11D2ADRH0 (D[B:0]) high-order D3ADRL15D3ADRL0 (D[F:0]) low-order D3ADRH11D3ADRH0 (D[B:0]) high-order these to these used. to DMA writing or reading to and from these The incremented or (as to the each DMA the At these initialized. PHSD0L2PHSD0L0 (D[2:0]) HSDMA PHSD1L2PHSD1L0 (D[6:4]) HSDMA PHSD2L2PHSD2L0 (D[2:0]) HSDMA PHSD3L2PHSD3L0 (D[6:4]) HSDMA the of end-of-DMA the of to At these become EPSON S1C33L03 FUNCTION PART B-V-2-33 DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) EHDM0 (D0) DMA EHDM1 (D1) DMA EHDM2 (D2) DMA EHDM3 (D3) DMA or to the CPU. Read: the HSDMA The when to and when to At to FHDM0 factor (D0) DMA factor FHDM1 factor (D1) DMA factor FHDM2 factor (D2) DMA factor FHDM3 factor (D3) DMA factor Indicate the of HSDMA factor. factor factor written the reset-only Factor written the read/write Factor Factor the factor HSDMA These to when the counter reaches to the CPU the following this The to other of higher The IE of the PSR to The to higher than the (IL). using factor to IDMA, that when the to the CPU the factor that occurred. If the of the IDMA the the IDMA completed. The factor to when factor the and the to the factor and the PSR the IL below the indicated the and the IE to or the instruction). The factor write instruction the software If the PSR to (or the instruction without the factor the that the to written to the when the reset-only (RSTONLY and when the read/write (RSTONLY to these The becomes when initially to the the software EPSON B-V-2-34 S1C33L03 FUNCTION PART
RHDM0 IDMA (D4) input HSDMA, IDMA RHDM1 IDMA (D5) input HSDMA, IDMA Specify whether IDMA to when factor the set-only IDMA Not Read: the read/write IDMA Read: RHDM0 and RHDM1 the IDMA HSDMA and respectively. If the to IDMA when factor If the to without IDMA. IDMA, to "IDMA DMA)". At to DEHDM0 IDMA (D4) input HSDMA, IDMA DEHDM1 IDMA (D5) input HSDMA, IDMA IDMA of factor. using the set-only IDMA Not Read: the read/write IDMA IDMA Read: DEHDM0 and DEHDM1 the IDMA HSDMA and respectively. If to the IDMA the factor If the to the IDMA At to (IDMA EPSON S1C33L03 FUNCTION PART B-V-2-35 DMA BLOCK: HSDMA (High-Speed DMA) A-1 B-V HSDMA
DMA BLOCK: HSDMA (High-Speed DMA) Notes the the DMA inactive the factor becomes to the to or IDMA from inadvertently. To from repeatedly the factor, to the factor the PSR or the instruction. HSDMA higher IDMA DMA) and the CPU. However, HSDMA and IDMA the HSDMA the ownership while IDMA HSDMA invocation that occurred IDMA the IDMA completed. IDMA invocation or that occurred HSDMA of the HSDMA HALT the DMA and BCU clocks the operation HALT HALT2 with of clock option HLT2OP that operation operation. If DMA and DMA while the CPU HALT operation that DMA HALT HALT2 DMA the DMA and BCU clocks EPSON B-V-2-36 S1C33L03 FUNCTION PART
V-3 IDMA DMA) Functional of IDMA The DMA Block DMA (IDMA), function that allows information to RAM. to including that factor that internal peripheral Although overhead and information RAM incurred, this DMA such functions as and to another IDMA. IDMA factor that internal or software thereby to the information RAM. the completed, IDMA or another IDMA to Information The DMA operates to the information RAM. The information internal RAM or RAM should the allocated. The information bytes) and located with the that the software as the of Consequently, of bytes) RAM of to used. The following to the and the of information. IDMA, each the below. the the of information of the IDMA low-order DBASEL[15:0] (D[F:0]) IDMA low-order high-order DBASEH[11:0] (D[B:0]) IDMA high-order initially the to Notes The the IDMA boundary to DMA (IDMAEN the Writing to the IDMA when the DMA (IDMAEN the read, the information the information the IDMA to RAM. The which the information of each the and Starting of [bytes]) The information written when the to DMA If DMA when the information written to the RAM, Reading the information EPSON S1C33L03 FUNCTION PART B-V-3-1 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) The of information each shown the below. Word Function D31 LNKEN IDMA Enabled, D3024 LNKCHN[6:0] IDMA field D238 TC[15:0] counter counter high-order or D70 BLKLEN[7:0] Block counter low-order or D31 DINTEN End-of-transfer Enabled, D30 DATSIZ D2928 SRINC[1:0] Source SRINC1 SRINC0 D270 SRADR[27:0] Source D3130 DMOD[1:0] to DMOD1 DMOD0 D2928 DSINC[1:0] Destination DSINC1 DSINC0 D270 DSADR[27:0] Destination LNKEN: IDMA Word) If this the IDMA that the IDMA field the of DMA this DMA the first to There to the of this of the IDMA to executed. If this IDMA completed DMA this LNKCHN[6:0]: IDMA field Word) If IDMA to the to to The this field when LINKEN TC[15:0]: counter Word) count specified to this and count specified to high- EPSON B-V-3-2 S1C33L03 FUNCTION PART Table IDMA Information incremented the without the incremented the updated with the the without the incremented the without the incremented the with the the without using the
BLKLEN[7:0]: counter Word) the of that operation of DATSIZ). and low-order the count The count and to the If the count or to to the first This that the that the of DINTEN: End-of-transfer Word) If this when the counter reaches to the CPU based the factor which IDMA If this to the CPU when the counter reached DATSIZ: Word) the of to this and this SRINC[1:0]: Source Word) the If the fixed" the when the from the If the or and the incremented amount to the DATSIZ when completed. If the the the the incremented or when the the that incremented back to the when the completed. SRADR[27:0]: Source Word) these to the the of The to the of SRINC. DMOD[1:0]: Word) these to the The outlined below (to this operation completed of of the DATSIZ. If to of as the counter, of required. this operations of as the counter. The counter to each this operation completed of of the BLKLEN. If to of as the counter, of EPSON S1C33L03 FUNCTION PART B-V-3-3 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) DSINC[1:0]: Destination Word) the If the fixed" the the performance of operation. when the written to the If the or and the incremented amount to the DATSIZ when completed. If the the the as the incremented or when the the that incremented back to the when the completed. DSADR[27:0]: Destination Word) these to the the of The updated to the of DSINC. Since the information RAM, rewritten. rewriting the of this information, that DMA the whose information to rewrite. EPSON B-V-3-4 S1C33L03 FUNCTION PART
IDMA Invocation The which IDMA the following three factor internal the software DMA The IDMA writing to the IDMA IDMAEN (D0) IDMA and ready to the DMA to the and the information the to correctly. If IDMAEN to IDMA invocation accepted. IDMA invocation factor internal peripheral internal peripheral that function IDMA factor that The IDMA to such IDMA invocation The relationship the factors that this function and the IDMA shown Table Peripheral factor IDMA IDMA IDMA input RP0 DEP0 High-speed DMA of RHDM0 DEHDM0 R16TU0 DE16TU0 R16TC0 DE16TC0 R8TU0 DE8TU0 R8TU1 DE8TU1 interface RSRX0 DESRX0 A/D of A/D RADE DEADE input RP4 DEP4 EPSON S1C33L03 FUNCTION PART B-V-3-5 Factors Used to IDMA input RP1 DEP1 input RP2 DEP2 input RP3 DEP3 of RHDM1 DEHDM1 R16TU1 DE16TU1 R16TC1 DE16TC1 R16TU2 DE16TU2 R16TC2 DE16TC2 R16TU3 DE16TU3 R16TC3 DE16TC3 R16TU4 DE16TU4 R16TC4 DE16TC4 R16TU5 DE16TU5 R16TC5 DE16TC5 R8TU2 DE8TU2 R8TU3 DE8TU3 RSTX0 DESTX0 RSRX1 DESRX1 RSTX1 DESTX1 input RP5 DEP5 input RP4 DEP4 input RP7 DEP7 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) These factors and IDMA invocation To IDMA the of factor, the of the IDMA and IDMA shown the writing Then when factor to the CPU and the IDMA The factor that to the DMA completed. If the following when DMA completed, without the factor The counter reached DINTEN information to this the IDMA cleared to Therefore, IDMA to when factor this To IDMA from this and the factor The IDMA cleared and to If the counter the factor when the DMA completed, that this the IDMA and IDMA cleared and to DINTEN information to the factor the counter reaches that this the IDMA cleared the IDMA cleared. If the IDMA to the factor and IDMA The and to the factor IDMA invocation. IDMA the ITC to these to the when the the DMA IDMA invocation the software IDMA which information including those to factors the software The following this IDMA DCHN[6:0] (D[6:0]) IDMA IDMA DSTART (D7) IDMA the IDMA to to written to DCHN and DSTART to the specified IDMA DMA DSTART DMA and to when DMA completed. these DMA If DINTEN to factor the of IDMA when DMA completed. IDMA invocation If LNKEN the information to the IDMA that the IDMA field "LNKCHN" DMA the completed. The the first completed the To the of IDMA the DINTEN (end-of-transfer the IDMA information the first IDMA to and the to to EPSON B-V-3-6 S1C33L03 FUNCTION PART
IDMA invocation DMA IDMA invocation to another that DMA the DMA that the completed. Since invocation cleared, when the DMA completed. IDMA invocation to the while the DMA the factor used. Therefore, than the DMA when the IDMA invocation when DMA IDMA invocation when IDMAEN (DMA disabled) IDMAEN to invocation cleared, when DMA of software and software and the the the software IDMA The IDMA the the factor when the DMA completed. operation this recommended. EPSON S1C33L03 FUNCTION PART B-V-3-7 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) of IDMA IDMA three each of which operates differently. Furthermore, factor differently the type of The following the of IDMA each and factor each type of The which DMOD information to this completed of the DATSIZ. If to of as the counter, of required. The operation of IDMA shown the flow chart accepted, the information from the and information from the the internal temporary of the the information from the The written to the The incremented or and the counter The information written to RAM. the of the completing IDMA. Condition factor IDMA IDMA counter Not Not counter DINTEN Not Not counter DINTEN Not EPSON B-V-3-8 S1C33L03 FUNCTION PART START of information information C from of write to of of counter information counter IDMA END B1 B2 B3 C F1 F2 F3 Flow
The which DMOD information to this of as the counter. The counter to The operation of IDMA shown the chart accepted, the information from the and information from the the internal temporary of the the information from the The written to the The incremented or and the counter to repeated the counter reaches The information written to RAM. the of the completing IDMA. Condition factor IDMA IDMA counter Not counter DINTEN Not Not counter DINTEN Not EPSON S1C33L03 FUNCTION PART B-V-3-9 START of information information of counter counter information IDMA END B1 B2 B3 C1 D1 E1 F1 F2 F3 Flow DMA BLOCK: IDMA DMA) C from of write to of A-1 B-V IDMA
DMA BLOCK: IDMA DMA) Block The which DMOD information to this operation completed of of the BLKLEN. If to of as the counter, of required. The operation of IDMA shown the flow chart accepted, the information from the and information from the the internal temporary of the the information from the The written to the The incremented or and BLKLEN to repeated BLKLEN reaches If SRINC and DSINC the to the The counter The information written to RAM. the of the completing IDMA. Condition factor IDMA IDMA counter Not Not counter DINTEN Not Not counter DINTEN EPSON B-V-3-10 S1C33L03 FUNCTION PART START of information information of Block to and counter information counter IDMA END B1 B2 B3 C1 D1 E1 Flow Block C from of write to of to SRINC/DSINC H1 H2 H3
Processing of factors type of factor The factor which IDMA DMA If the counter to and DINTEN when DMA completed, the factor that IDMA and At the the IDMA cleared to The IDMA cleared and to If the counter the factor when the DMA completed, that this the IDMA and IDMA cleared and to DINTEN to the factor the counter reaches that this the IDMA cleared the IDMA cleared. factor IDMA the software the IDMA factor FIDMA (D4)/DMA factor software If the counter to and DINTEN when DMA completed, the IDMA factor FIDMA (D4)/DMA factor thereby If the counter or DINTEN the FIDMA If the factor the the IDMA invocation that factor the factor when the completed, there DMA the factor FIDMA EPSON S1C33L03 FUNCTION PART B-V-3-11 counter DINTEN IDMA IDMA factor when Factor Software counter DINTEN Operation when Software DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) If the IDMA to the IDMA "LNKCHN" of information and LNKEN to DMA that IDMA of shown TC the IDMA operates as below. The IDMA factor and the DMA that Since the IDMA operating and the counter to and DINTEN to the factor which the Next, DMA the IDMA and the counter this Finally, DMA IDMA Although the the counter to when the completed the of to Since the factor that IDMA when the IDMA completed. The the factor of To the of IDMA the DINTEN (end-of-transfer the IDMA information the first IDMA to and the to to the software The IDMA the software and the DMA that Since the IDMA operating and the counter to and DINTEN to the IDMA factor FIDMA (D4)/DMA factor when the completed. Next, DMA the IDMA The the and the counter this Finally, DMA IDMA Although the the counter to when the completed the of to The of this the FIDMA to to the FIDMA already when the completed Since the FIDMA when IDMA the software the counter of the to and DINTEN that to the of IDMA when each of the completed. The which reading the counter. operations each as earlier. EPSON B-V-3-12 S1C33L03 FUNCTION PART LNKEN LNKCHN DMOD DINTEN TC of LNKEN LNKCHN DMOD DINTEN TC LNKEN LNKCHN DMOD DINTEN TC TC TC
Function of DMA IDMA that invocation of IDMA and the of IDMA when factor If the of the IDMA and assertion of when the factor occurred and the IDMA assigned to that factor If the counter to and DINTEN when DMA completed, the factor that IDMA and At the the IDMA cleared to The IDMA cleared and to If the counter the factor when the DMA completed, that this the IDMA and IDMA cleared and to DINTEN to the factor the counter reaches that this the IDMA cleared the IDMA cleared. IDMA the software the IDMA factor FIDMA (D4)/DMA factor about the factors that to IDMA and the to the of the peripheral this that the of factors the to "ITC when IDMA and IDMA higher the other. Consequently, when factor occurring IDMA higher than the factor that the IDMA or IDMA invocation the IDMA completed. If the counter to and DINTEN when DMA completed, the IDMA factor FIDMA (D4)/DMA factor thereby If the counter or DINTEN the FIDMA IDMA the The following to the of IDMA factor FIDMA (D4) DMA factor EIDMA (D4) DMA PDM[2:0] (D[2:0]) IDMA DMA the IDMA the software or completed and the counter to the factor the of IDMA to this as that (DINTEN the information that If the when the the cleared the to to to the CPU that other of higher Furthermore, it when the IE and the of IL than the IDMA which the that the CPU actually IDMA about these and information when to "ITC EPSON S1C33L03 FUNCTION PART B-V-3-13 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) Trap The of IDMA to The the TTBR to I/O Memory of DMA shows the of IDMA. Function R/W when read. (B) IDMA when read. (B) DMA when read. (B) DMA factor R/W (HW) IDMA read. (HW) IDMA high-order (B) IDMA (B) IDMA EPSON B-V-3-14 S1C33L03 FUNCTION PART Table of IDMA PDM2 PDM1 PDM0 D73 D2 D1 D0 IDMA EIDMA EHDM3 EHDM2 EHDM1 EHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA FIDMA FHDM3 FHDM2 FHDM1 FHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA DBASEL15 DBASEL14 DBASEL13 DBASEL12 DBASEL11 DBASEL10 DBASEL9 DBASEL8 DBASEL7 DBASEL6 DBASEL5 DBASEL4 DBASEL3 DBASEL2 DBASEL1 DBASEL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 IDMA low-order (Initial DBASEH11 DBASEH10 DBASEH9 DBASEH8 DBASEH7 DBASEH6 DBASEH5 DBASEH4 DBASEH3 DBASEH2 DBASEH1 DBASEH0 DFC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 IDMA high-order (Initial DSTART DCHN D7 D60 IDMA IDMA IDMAEN D71 D0 IDMA to Factor factor IDMA Stop to R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
DBASEL[15:0] IDMA (D[F:0]) IDMA low-order DBASEH[11:0] IDMA (D[B:0]) IDMA high-order Specify the of the information to RAM. DBASEL to the low-order of the and DBASEH to the high-order The to these boundary These or written bytes. The read/write operations to and read/write operations to and operations of and operations half- operations to the IDMA DMA the DMA the At the to IDMAEN DMA (D0) DMA IDMA Write Read: DMA writing to IDMAEN. IDMA writing to IDMAEN. At IDMAEN to DCHN[6:0] IDMA (D[6:0]) IDMA the to to the software At DCHN to DSTART IDMA (D7) IDMA this the software and the operation of IDMA. written IDMA Read IDMA operating (only when software IDMA inactive DSTART to as the software the IDMA that the DCHN At DSTART to PDM2PDM0 IDMA (D[2:0]) IDMA the of the of IDMA the of to At the of this EIDMA IDMA (D4) DMA or of to the CPU. Read: This the of IDMA The this to and this to At EIDMA to EPSON S1C33L03 FUNCTION PART B-V-3-15 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) FIDMA IDMA factor (D4) DMA factor Indicate the of IDMA factor occurred factor occurred written reset-only factor written the read/write factor factor This to when DMA initiated software or completed and the counter to this as that information (DINTEN At this to the CPU the following The to of higher The IE of the PSR to The to higher than the CPU's (IL). the to the factor and the PSR the IL below the indicated the and the IE to or instruction). The factor write instruction the software If the PSR to (or the instruction executed) without the factor the that the to written to the when the reset-only (RSTONLY and when the read/write (RSTONLY to these This becomes when initially to the software EPSON B-V-3-16 S1C33L03 FUNCTION PART
Notes the IDMA to DMA (IDMAEN Writing to the IDMA when the DMA (IDMAEN Also, when the DMA the or rewriting information each that DMA The that the IDMA boundary the factor (FIDMA) becomes To from occurring, to the Once to the factor (FIDMA) the PSR or the instruction. This that the factor. If the following the counter becomes IDMA properly. The IDMA information counter, the EDO DRAM. The DRAM to EDO the BCU The clock to (#X2SPD the information the EDO DRAM the DRAM to high-speed the information the internal RAM. the internal RAM increases the performance the overhead IDMA to both load/store operations. HALT the DMA and BCU clocks the operation HALT HALT2 with of clock option HLT2OP that operation. If DMA and DMA while the CPU HALT that DMA HALT HALT2 DMA the DMA and BCU clocks EPSON S1C33L03 FUNCTION PART B-V-3-17 DMA BLOCK: IDMA DMA) A-1 B-V IDMA
DMA BLOCK: IDMA DMA) EPSON B-V-3-18 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
S1C33L03 FUNCTION PART VI SDRAM CONTROLLER BLOCK
VI-1 INTRODUCTION The SDRAM SDRAM interface that allows of SDRAM the BCU. C33 Memory RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-VI-1-1 C33 DMA C33_DMA (IDMA, HSDMA) (CPU, BCU, ITC, CLG, DBG) C33_ADC (A/D C33 C33 SDRAM VI SDRAM CONTROLLER BLOCK: INTRODUCTION C33 LCD C33 SDRAM C33_SDRAMC (SDRAM interface) (LCD interface) C33_CORE C33_SBUS C33_PERI Clock interface, Ports) C33_LCDC CORE_PAD C33 Core PERI_PAD A-1 B-VI
VI SDRAM CONTROLLER BLOCK: INTRODUCTION EPSON B-VI-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
VI-2 SDRAM INTERFACE The SDRAM allows to 32MB of SDRAM to connected directly to and or and This chapter to the SDRAM interface, and operates. the and to the the SDRAM interface, to Chapter II-4, "BCU Unit)". of SDRAM Interface The following shows the and specifications of the SDRAM interface. Supports or SDRAM. SDRAM and or and The following SDRAM connected directly to each 16M 8M 32M 16M Supports or SDRAM (BA1 and BA0 outputs). 2K (A10A0), 4K (A11A0), or 8K (A12A0) (A7A0), (A8A0), or 1K (A9A0) Incorporates refresh counter. The SDRAM refreshed as necessary, irrespective of the clock used. self-refresh Refresh Refresh CAS latency: length: Can to or SDRAM Block shows the of the SDRAM that the the internal Address[23:0] #CE6 #CE7/13 #CE8/14 #WAIT OSC3 clock EPSON S1C33L03 FUNCTION PART B-VI-2-1 SDRAM SDRAM Refresh counter SDRAM Block VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE D[15:0] SDA[12:11], SDA[9:0] SDA10, SDCKE, #SDCE0/1 #SDCAS, #SDRAS #SDWE, HDQM, LDQM A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE I/O and I/O Table the the SDRAM interface. I/O Function A[13:12]/SDA[12:11], A[10:1]/SDA[9:0] A[15:14]/SDBA[1:0] SDRAM D[15:0] I/O (D0D15) #CE8/#RAS1/#CE14/#RAS3/#SDCE1 DRAM SDRAM #CE7/#RAS0/#CE13/#RAS2/#SDCE0 DRAM SDRAM #HCAS/#SDCAS DRAM (High-byte) SDRAM #LCAS/#SDRAS DRAM (Low-byte) SDRAM BCLK/SDCLK clock SDRAM operating clock P20/#DRD/SDCKE I/O I/O DRAM SDRAM clock P21/#DWE/#GAAS/#SDWE I/O I/O DRAM write (Low-byte) GA SDRAM write P33/#DMAACK1/SIN3/SDA10 I/O I/O HSDMA acknowledge I/F input SDRAM P32/#DMAACK0/#SRDY3/HDQM I/O I/O HSDMA acknowledge I/F ready SDRAM (High-byte) input/output P15/EXCL4/#DMAEND0/#SCLK3/ I/O I/O counter input HSDMA LDQM I/F clock input/output SDRAM (Low-byte) input/output and of to to the S1C33. shows of to SDRAM to the S1C33. EPSON B-VI-2-2 S1C33L03 FUNCTION PART Table I/O S1C33 SDA[12:11](A[13:12]) SDA10(P33) SDA[9:0](A[10:1]) SDBA[1:0](A[15:14]) D[15:0] BCLK SDCKE(P20) #SDCE0/1(#CE7/8) #SDCAS(#HCAS) #SDRAS(#LCAS) #SDWE(P21) HDQM(P32) LDQM(P15) Connecting SDRAM (32MB) 256M SDRAM (4M A[12:11] A10 A[9:0] BA[1:0] DQ[15:0] CLK CKE #CS #CAS #RAS #WE DQMU DQML
EPSON S1C33L03 FUNCTION PART B-VI-2-3 S1C33 SDA11(A12) SDA10(P33) SDA[9:0](A[10:1]) SDBA[1:0](A[15:14]) D[15:0] BCLK SDCKE(P20) #SDCE0(#CE7) #SDCE1(#CE8) #SDCAS(#HCAS) #SDRAS(#LCAS) #SDWE(P21) HDQM(P32) LDQM(P15) Connecting (32MB) S1C33 SDA[12:11](A[13:12]) SDA10(P33) SDA[9:0](A[10:1]) SDBA[1:0](A[15:14]) D[7:0] BCLK SDCKE(P20) #SDCE0/1(#CE7/8) #SDCAS(#HCAS) #SDRAS(#LCAS) #SDWE(P21) LDQM(P15) S1C33 SDA[12:11](A[13:12]) SDA10(P33) SDA[9:0](A[10:1]) SDBA[1:0](A[15:14]) D[15:8] BCLK SDCKE(P20) #SDCE0/1(#CE7/8) #SDCAS(#HCAS) #SDRAS(#LCAS) #SDWE(P21) HDQM(P32) Connecting SDRAM (16MB) VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE 128M SDRAM (2M A11 A10 A[9:0] BA[1:0] DQ[15:0] CLK CKE #CS #CAS #RAS #WE DQMU DQML 128M SDRAM (2M A11 A10 A[9:0] BA[1:0] DQ[15:0] CLK CKE #CS #CAS #RAS #WE DQMU DQML 128M SDRAM (4M A[12:11] A10 A[9:0] BA[1:0] DQ[7:0] CLK CKE #CS #CAS #RAS #WE DQM 128M SDRAM (4M A[12:11] A10 A[9:0] BA[1:0] DQ[7:0] CLK CKE #CS #CAS #RAS #WE DQM A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE Notes the SDRAM from ordinary when connecting SDRAM to the S1C33. (SDRAM SDA0 from the A1 and SDA12 from the A13 Furthermore, the SDA10 with function assigned to the P33 and to the A11. If CKE and DQM[1:0] high the SDRAM or supply the SDRAM. To malfunction, when the the SDRAM. Table of SDRAM of these of the S1C33. If areas, the type of memory to each SDRAM- related to both areas. EPSON B-VI-2-4 S1C33L03 FUNCTION PART Chip (when used) of SDRAM Memory 256M (4M 32M 256M (8M 32M 128M (2M 16M 128M (4M 16M 64M (1M 8M 64M (2M 8M 16M 2M 16M (1M 2M 32M 16M 4M
SDRAM PLL the SDRAM the PLL. to "PLL" Section II-6, "CLG (Clock the PLL. The following shows the operating of the SDRAM when the PLL #X2SPD (CPU operating #X2SPD (CPU operating BCU The SDRAM interface to Therefore, the accessed, the BCU following the below. CEFUNC[1:0] (D[A:9])/DRAM or CEFUNC[1:0] to SDRAM or CEFUNC[1:0] to SDRAM #CE7/#SDCE0 #CE7/#SDCE0 #CE13/#SDCE0 #CE13/#SDCE0 #CE8/#SDCE1 #CE8/#SDCE1 #CE14/#SDCE1 #CE14/#SDCE1 A6IO (D9)/Access This that the A6WT[2:0] (D[A:8])/Areas This to when With of written to the normally. SWAITE This the #WAIT The internal #WAIT when the SDRAM. A6EC (D1)/Access LCDCEC (D0)/LCDC these to match when reading and SDRAMC/LCDC. Both when or when the finished, the SDRAM accessed. Next, or which connected. A. using (CEFUNC The as those shown A-1. A8IO (DA)/Access This access. A-2. A8WT[2:0] This access. A-3. A8SZ (D6)/Areas SDRSZ (D6)/SDRAM advanced these to that the of and that of the SDRAM the and matched to the SDRAM Both when or when A-4. A8DF[1:0] If the memory other than SDRAM connected to and that memory and SDRAM the of to (A8DF[1:0] the SDRAM and other accessed, the of to (A8DF[1:0] to reduce the SDRAM EPSON S1C33L03 FUNCTION PART B-VI-2-5 Switching of #CE CEFUNC CEFUNC CEFUNC VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE CEFUNC A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE B. (CEFUNC B-1. A14IO (DD)/Access This internal access. B-2. A14WT[2:0] This access. B-3. A14SZ SDRSZ (D6)/SDRAM advanced these to that the of and that of the SDRAM the and matched to the SDRAM Both when or when B-4. A14DF[1:0] If the memory other than SDRAM to and that memory and SDRAM the of to (A14DF[1:0] the SDRAM and other accessed, the of to (A14DF[1:0] to reduce the SDRAM This the BCU to the SDRAM. the BCU other than those the SDRAM Conditions The SDRAM interface allows the following to selected. Although SDRAM and or and these to four and individually each Initial SDRAM or Another Another SDRAR0(D7)/SDRAM SDRAM or Another Another SDRAR1(D6)/SDRAM #CE7/13 #SDCE0 or #CE7/13 #CE7/13 SDRPC0(D3)/SDRAM #CE8/14 #SDCE1 or #CE8/14 #CE8/14 SDRPC1(D2)/SDRAM or 1K SDRCA[1:0](D[6:5]) /SDRAM 2K, 4K or 8K 2K SDRRA[1:0](D[3:2]) /SDRAM of or SDRBA(D1) /SDRAM Initial command Refresh or Refresh or SDRBL[1:0](D[3:2])/SDRAM CAS latency SDRCL[1:0](D[6:5])/SDRAM RAS to clocks clocks SDRTRAS[2:0](D[7:5])/SDRAM RP to clocks clocks SDRTRP[1:0](D[4:3])/SDRAM RC to clocks clocks SDRTRC[2:0](D[2:0])/SDRAM RCD to clocks clocks SDRTRCD[1:0](D[7:6])/SDRAM RSC or clocks clocks SDRTRSC(D5)/SDRAM RRD to clocks clocks SDRTRRD[1:0](D[4:3])/SDRAM CAS latency to EPSON B-VI-2-6 S1C33L03 FUNCTION PART Table SDRAM Interface Refresh SDRIS(D4)/SDRAM
Memory the below to the which connected and the to Selecting or SDRAR0 (D7)/SDRAM or SDRAR1 (D6)/SDRAM Writing to the SDRAM the other than SDRAM that only the BCU. Selecting #SDCE0(#CE7/13): SDRPC0 (D3)/SDRAM #SDCE1(#CE8/14): SDRPC1 (D2)/SDRAM Writing to the SDRAM the other than SDRAM that the BCU. Although #SDCE0 and #SDCE1 assigned to the #CE7 and #CE8 respectively, they to when using or the the SDRAM #SDCE1 (#CE8/14). the and the SDRAM that connected when the and selected to the #SDCE0 #SDCE1 SDRAM CEFUNC SDRAR0 SDRAR1 SDRPC0 SDRPC1 N/A N/A XX N/A N/A EPSON S1C33L03 FUNCTION PART B-VI-2-7 Table Chip N/A 2MB N/A 2MB N/A 2MB N/A 2MB N/A 2MB N/A 2MB N/A 4MB N/A 4MB 2MB N/A 16MB N/A 16MB N/A 16MB N/A 16MB N/A 16MB N/A 16MB N/A 32MB N/A 32MB 16MB VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE and SDRAM memory consists of or four with each this reason, which found the the and the selected #CAS and #RAS, respectively, the as with asynchronous the SDRAM to correctly, that the and the and the SDRAM to the used. these the shown below. SDRBA (D1)/SDRAM SDRCA[1:0] (D[6:5])/SDRAM SDRRA[1:0] (D[3:2])/SDRAM The SDRAM the of the The relationship the CPU and the and shown below. SDRAM interface (SDRSZ A1 A0 DQM reading/writing the SDRAM A0/BSL and WRH/BSH LDQM and HDQM. SDRAM interface (SDRSZ A0 of of of that memory to 0s. when selected (SDRAR[1:0] and (SDRPC[1:0] or the MSB of the or with the shown below. when when EPSON B-VI-2-8 S1C33L03 FUNCTION PART SDRBA of SDBA0 SDBA0SDBA1 Addressing SDRCA1 SDRCA0 SDA0SDA7 SDA0SDA8 SDA0SDA9 Table SDRRA1 SDRRA0 2K SDA0SDA10 4K SDA0SDA11 8K SDA0SDA12
Selecting The SDRAM that immediately SDRAM selected to the specifications of the SDRAM used. this the SDRIS (D4)/SDRAM SDRIS Refresh SDRIS Refresh If incurred SDRIS recommended. The burst selected the SDRBL[1:0] (D[3:2])/SDRAM Notes effective when reading from SDRAM. writing to SDRAM, written operation, what burst selected. The SDRAM such that when of burst finished, the READ to with Therefore, SDRBL[1:0] the which SDRAM with the burst involved. CAS latency The CAS latency the of clock from SDRAM the READ and this SDRAM only clocks of CAS latency. the SDRCL[1:0] (D[6:5])/SDRAM to (CAS the SDRAM. EPSON S1C33L03 FUNCTION PART B-VI-2-9 Table SDRBL1 SDRBL0 BCLK Command ACTV NOP NOP NOP READ SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[12:0] DQ[15:0] CAS Latency VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE BA BA ROW COL DATA RCD CAS latency A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE the precharged, another that which increased this the SDRAM known as Interleaved Access. Specify whether or to this with the SDRBI (D5)/SDRAM advanced SDRBI interleaved function SDRBI function SDRBI BCLK Command SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[10] SDA[12:11, LDQM/HDQM DQ[15:0] SDRBI BCLK Command SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[10] SDA[12:11, LDQM/HDQM DQ[15:0] SDRBI to the SDRAM the precharge the to This reduces than that of the access, SDRBI to through of access. EPSON B-VI-2-10 S1C33L03 FUNCTION PART NOP NOP ACTV READ PRE NOP PRE BA1 BA1 ROW1 ROW1 Active ACTV NOP NOP NOP ACTV READ READ READ BA1 BA1 BA2 ROW2 ROW1 ROW2 ROW1 Active Active RRD RP CAS latency accessed) Interleaved Access (CAS latency RCD ACTV NOP ACTV NOP READ BA1 BA2 BA2 BA2 ROW2 ROW2 Active (CAS latency RCD PRE NOP NOP ACTV BA2 BA1 BA1 ROW3 ROW3 BA1 ROW3 ROW3 BA1
The following conformity with SDRAM SDRAM of clocks) RC ACTIVE to ACTIVE command to SDRTRC[2:0] (D[2:0])/SDRAM AUTO REFRESH command SELF REFRESH to ACTIVE command RAS ACTIVE to PRECHARGE to SDRTRAS[2:0] (D[7:5])/SDRAM SELF REFRESH RCD ACTIVE to READ or WRITE to SDRTRCD[1:0] (D[7:6])/SDRAM RP PRECHARGE to SDRTRP[1:0] (D[4:3])/SDRAM RRD ACTIVE to ACTIVE to SDRTRRD[1:0] (D[4:3])/SDRAM RSC MODE REGISTER SET or SDRTRSC (D5)/SDRAM the command executed, the following issued or CPU_CLK from that of the RC the SDRTRC[2:0] (D[2:0])/SDRAM Therefore, with or of RC EPSON S1C33L03 FUNCTION PART B-VI-2-11 Table SDRAM BCLK Command ACTV NOP NOP NOP NOP NOP PRE READ SDBA[1:0] BA BA SDA[12:11, ROW COL SDA10 ROW DQ[15:0] RCD BCLK Command ACTV NOP NOP NOP ACTV NOP READ READ SDBA[1:0] SDA[12:11, SDA10 DQ[15:0] SDRAM VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE NOP ACTV BA DATA DATA DATA DATA CAS latency RAS RP RC NOP NOP RRD BA ROW ROW A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE SDRAM Synchronous Clock The SDRAM the BCLK as the SDRAM clock. High-speed (OSC3) PLL Low-speed (OSC1) Normally from the BCLK clock selected with the BCLKSEL[1:0] (D[1:0])/BCLK (which the CPU clock). SDRAM used, the SDRAM clock writing to the SDRENA (D7)/SDRAM The SDRAM clock its the #X2SPD as the BCU operating clock (BCU_CLK). #X2SPD CPUSDRAM clock ratio to The SDRAM clock and the CPU clock the #X2SPD CPUSDRAM clock ratio to The SDRAM clock becomes of the CPU clock. While the SDRAM self-refreshed, the SDRAM clock turned off to reduce the To this the SDRCLK (D3)/SDRAM SDRCLK The BCLK outputs SDRAM clock SDRCLK The BCLK while the SDRAM self-refreshed. It the high- while of the released. #X2SPD BCLK (SD_CLK when SDRCLK BCLK (SD_CLK when SDRCLK #X2SPD BCLK (SD_CLK when SDRCLK BCLK (SD_CLK when SDRCLK EPSON B-VI-2-12 S1C33L03 FUNCTION PART PLLS[1:0] #X2SPD CLKCHG CLKDT[1:0] OSC3_CLK CPU_CLK BCU_CLK or PLL_CLK SDRAM Clock OSC3 (CPU_CLK) BCLK (BCU_CLK) SDCKE Access to Access to other Access to the the SDRAM memory memory OSC3 (CPU_CLK) BCLK (BCU_CLK) SDCKE Access to Access to other Access to the the SDRAM memory internal memory SDRAM Clock CLG BCU CPU_CLK OSC3_CLK PLL_CLK SDRAMC SD_CLK or Refresh counter refresh refresh To CPU clock BCLKSEL[1:0] SDRENA BCLK
and The following the the SDRAM. the BCU and SDRAM the BCU and the SDRAM as "SDRAM SDRENA (D7)/SDRAM This the shown Table to switched SDRAM (The the function and function this switching.) Also, the BCLK the SDRAM clock. this the SDRAM with I/O input and the high- If the to the SDRAM to turned with the CPU, the SDCKE (P20), HDQM (P32), and LDQM (P15) floating the SDRAM, its specifications. such these pulled high, to the If the CPU and SDRAM from and the to the SDRAM turned writing to SDRENA, the the SDRAM or turning the to the SDRAM the to the SDRAM turned the SDRAM NOP high) least the of this with each SDRAM, the specifications SDRAM. SDRINI (D6)/SDRAM This the SDRAM to the commands the specified the SDRIS (D4)/SDRAM to the SDRAM. initialized.) SDRIS Refresh SDRIS Refresh Writing to SDRINI when SDRENA Checking SDRMRS (D7)/SDRAM SDRMRS to and to the MRS command. the MRS other its output finished. The SDRAM asserts the #WAIT the user and active the MRS command finished writing to SDRINI, that The CPU the specified SWAITE initiating access, however, to that SDRMRS to to SDRMRS to writing to SDRENA or writing to SDRINI. This the SDRAM allowing to the SDRAM. EPSON S1C33L03 FUNCTION PART B-VI-2-13 VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE SDRAM BCLK Command SDCKE #SDRAS #SDCAS #SDWE HDQM/LDQM SDRENA SDRIS SDRINI SDRMRS #WAIT SDA10 SDBA[1:0] SDA[12:11, SDRAM Commands The SDRAM commands that of of high or Table the commands the SDRAM Command SDA DQM Function SDCKE SDA10 A[13:12] #SDRAS #SDCAS #SDWE H/LDQM A[15:14] A[10:1] Active ACTV PRE PALL WRIT READ MRS NOP NOP Refresh REF Refresh Entry SELF Refresh of these commands output the SDRAM as necessary, they to the of SDRINI. EPSON B-VI-2-14 S1C33L03 FUNCTION PART CC(Min.) PALL NOP RP RSC RC RC SDRAM and Table of the Supported SDRAM Commands MRS REF REF CMD high
when the burst to (SDRBL[1:0] the SDRAM reads from the SDRAM shows of charts when reading from the burst of CAS latency RCD RP EPSON S1C33L03 FUNCTION PART B-VI-2-15 BCLK Command ACTV NOP NOP NOP PRE NOP READ SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] BA BA BA SDA[10] ROW SDA[12:11, ROW COL LDQM/HDQM DQ[15:0] RCD RP CAS latency BCLK Command ACTV NOP NOP NOP PRE NOP READ SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] BA BA BA SDA[10] ROW SDA[12:11, ROW COL LDQM/HDQM DQ[15:0] RCD RP CAS latency BCLK Command ACTV NOP NOP NOP PRE NOP READ NOP READ SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] BA BA BA SDA[10] ROW SDA[12:11, ROW COL1 LDQM/HDQM DQ[15:0] RCD RP CAS latency the VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE D(1) D(2) D(3) D(4) D(5) D(6) D(1) D(2) D(3) D(4) BA COL2 D(1-1) D(1-2) D(2-1) D(2-2) CAS latency A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE shows of chart where the burst read. BCLK Command SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[10] SDA[12:11, LDQM/HDQM DQ[15:0] If the burst to (SDRBL[1:0] the SDRAM reads from the SDRAM operation. writing to the SDRAM, written operation, what burst selected. BCLK Command SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[10] SDA[12:11, LDQM/HDQM DQ[15:0] EPSON B-VI-2-16 S1C33L03 FUNCTION PART ACTV NOP NOP NOP NOP PRE NOP READ BA BA BA ROW1 ROW1 RCD RP RCD RP CAS latency RAS BCLK Command ACTV NOP NOP NOP PRE NOP READ SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] BA1 BA1 BA1 SDA[10] ROW1 SDA[12:11, ROW1 COL1 LDQM/HDQM DQ[15:0] RCD RP RCD RP CAS latency to ACTV NOP NOP NOP NOP PRE NOP READ BA BA BA ROW1 ROW1 RCD RP CAS latency Read to ACTV NOP PRE NOP READ BA BA BA ROW2 ROW2 COL0 CAS latency ACTV NOP PRE NOP WRIT BA2 BA2 BA2 ROW2 ROW2 COL2 WRIT NOP PRE BA BA
Refresh The SDRAM SDRAM refresh refresh and self-refresh. refresh The SDRAM incorporates refresh counter. This counter counting OSC3 clock and when specified count reached, commands to the SDRAM that precharges and auto-refreshes The counter that and counting the refresh The counter self-refresh. The the OSC3 clock and the count the SDRARFC refresh count SDRARFC, the the of SDRAM. The count obtained the below. RFP SDRARFC OSC3 BL CL RP RCD ROWS RFP: refresh [s] ROWS: OSC3 OSC3 clock BL: CL: CAS latency of SD_CLK RP PRECHARGE of SD_CLK RCD ACTIVE to READ or WRITE of SD_CLK If RFP ROWS OSC3 BL CL RP and RCD the to as follows: SDRARFC Therefore, to or than SDRARFC. EPSON S1C33L03 FUNCTION PART B-VI-2-17 BCLK Command REF REF NOP NOP NOP PALL NOP SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[10] SDA[12:11, LDQM/HDQM DQ[15:0] Refresh VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE RC RP A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE refresh Self-refresh the self-refresh function and clock the refresh to reduce the This self-refresh function To the SDRAM to self-refreshed, the SDRSRF (D5)/SDRAM to This the SDRAM to the command (which the SDCKE to to the SDRAM. The actually or auto-refreshing the SDRAM, the SDRAM self-refresh counter to count this The counter counts SDRAM clock (SD_CLK) and when the count reached, the SDRAM the refresh to the SDRAM. SDRAM or issued, the counter and counting The the counter specified of to using the SDRSRFC[3:0] (D[3:0])/SDRAM refresh count the SDRAM refresh count to or If to than the SDRAM self-refresh SDRAM self-refresh SDCKE high and the SDRAM of self-refresh BCLK Command SDCKE #SDRAS #SDCAS #SDWE SDBA[1:0] SDA[10] SDA[12:11, LDQM/HDQM DQ[15:0] SDRSRM self-refresh (while SDCKE the SDRSRM (D6)/SDRAM Therefore, to whether or self-refresh reading this Furthermore, SDRAM clock self-refresh turned off to reduce the the SDRCLK (D3)/SDRAM to EPSON B-VI-2-18 S1C33L03 FUNCTION PART The SDRAM clock when SDRCLK SELF NOP NOP PALL NOP RP refresh Refresh clock refresh refresh
The SDRAM three the S1C33 Core (HALT, HALT2, and SLEEP). HALT the clock off. Therefore, this HALT2 and SLEEP the function Therefore, the SDRAM self-refresh HALT2 or SLEEP following the below. SDRSRF to to the self-refresh function. to that SDRSRM SDRAM self-refreshed). the HALT or SLP instruction. the OSC3 clock the SDRAM to to the SDRAM self-refresh following the switching the CPU clock to OSC1 or turning the OSC3 clock off. the SDRAM of self-refresh when accessed, and of the other memory than Release Procedure the CPU releases the of the SDRAM input/output BCLK when SDRCLK the high-impedance or input another acting as the of the SDRAM. The following where of the SDRAM switched. BCLK INTX #BUSREQ #BUSACK D[15:0] A[23:0], #RD, #WR SDRAM CKE SDCKE (S1C33) SDRAM (S1C33) SDRAM EPSON S1C33L03 FUNCTION PART B-VI-2-19 S1C33 terminates S1C33 the CMD refresh Release Procedure VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE Synchronization The refresh CMD refresh refresh CMD refresh Synchronization refresh A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE The acting as the the S1C33 to to release the of or other means. the S1C33 becomes ready to release the SDRSRF to to the SDRAM self-refresh The S1C33 should the SDRAM thereafter. the SDRAM self-refresh the with the the SDCKE to that the SDRAM of self-refresh when the released. to the the S1C33 releases the The including the SDRAM interface to high-impedance The of the SDRAM. If SDRCLK clock the SDRAM from the BCLK Therefore, the the SDRAM with that clock. If SDRCLK BCLK to high-impedance the the released. Therefore, the clock to the SDRAM. If the SDRAM the released, the CKE to to the self-refresh to the SDRAM while the released. EPSON B-VI-2-20 S1C33L03 FUNCTION PART
I/O Memory of SDRAM Interface Table shows the of the SDRAM interface. These to Function R/W 039FFC0 (B) SDRAM 039FFC1 (B) SDRAM 039FFC2 (B) SDRAM 039FFC3 (B) SDRAM 039FFC4 (B) SDRAM EPSON S1C33L03 FUNCTION PART B-VI-2-21 of SDRAM Interface SDRAR0 SDRAR1 SDRPC0 SDRPC1 D7 D6 D54 D3 D2 D10 #CE7/13 #CE8/14 SDRENA SDRINI SDRSRF SDRIS D7 D6 D5 D4 SDRAM SDRAM SDRAM self-refresh Initial SDRCLK D3 D20 SDCLK self-refresh SDRCA1 SDRCA0 D7 D65 SDRAM SDRRA1 SDRRA0 D4 D32 SDRAM SDRBA D1 D0 of SDRAM SDRCL1 SDRCL0 SDRBL1 SDRBL0 D7 D65 SDRAM CAS D4 D32 SDRAM burst D10 SDRTRAS2 SDRTRAS1 SDRTRAS0 D75 SDRAM RAS SDRTRP1 SDRTRP0 D43 SDRAM RP SDRTRC2 SDRTRC1 SDRTRC0 D20 SDRAM RC VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE SDRAM Not SDRAM SDRAM Not SDRAM #SDCE0 #CE7/13 #SDCE1 #CE8/14 Enabled precharge refresh precharge refresh SDRCA[1:0] 1K (SDA[9:0]) (SDA[8:0]) (SDA[7:0]) SDRRA[1:0] 8K (SDA[12:0]) 4K (SDA[11:0]) 2K (SDA[10:0]) SDRCL[1:0] CAS latency CAS latency SDRBL[1:0] SDRTRAS[2:0] of clocks SDRTRP[1:0] of clocks SDRTRC[2:0] of clocks R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. when read. R/W R/W R/W A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE Function R/W 039FFC5 (B) SDRAM when read. 039FFC6 (HW) SDRAM refresh count 039FFC8 (B) SDRAM refresh count 039FFC9 (B) SDRAM advanced 039FFCA (B) SDRAM to they testing the SDRAM EPSON B-VI-2-22 S1C33L03 FUNCTION PART SDRTRCD1 SDRTRCD0 D76 SDRAM RCD SDRTRSC SDRTRRD1 SDRTRRD0 D5 D43 SDRAM RSC SDRAM RRD D20 DFC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SDRAM refresh count SDRARFC11 SDRARFC10 SDRARFC9 SDRARFC8 SDRARFC7 SDRARFC6 SDRARFC5 SDRARFC4 SDRARFC3 SDRARFC2 SDRARFC1 SDRARFC0 SDRSRFC3 SDRSRFC2 SDRSRFC1 SDRSRFC0 D74 D3 D2 D1 D0 SDRAM refresh count SDRSZ SDRBI D7 D6 D5 D40 SDRAM path SDRAM SDRMRS SDRSRM D7 D6 D50 SDRAM SDRAM refresh SDRTRCD[1:0] of clocks clock clocks SDRTRRD[1:0] of clocks to to Interleaved One Not finished refresh refresh R/W R/W R/W when read. R/W R/W when read. This than R/W R/W when read. when read. when read.
Function R/W (HW) (HW) 004812A (HW) EPSON S1C33L03 FUNCTION PART B-VI-2-23 A14DRA A13DRA A14SZ A14DF1 A14DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A14WT2 A14WT1 A14WT0 D3 D2 D1 D0 A8DRA A7DRA A8SZ A8DF1 A8DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A8WT2 A8WT1 A8WT0 D3 D2 D1 D0 A6DF1 A6DF0 DFE DD DC A6WT2 A6WT1 A6WT0 DB DA D9 D8 A5SZ A5DF1 A5DF0 D7 D6 D5 D4 selection A5WT2 A5WT1 A5WT0 D3 D2 D1 D0 VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE Used Not Used Not A14DF[1:0] of A14WT[2:0] Used Not Used Not A8DF[1:0] of A8WT[2:0] A6DF[1:0] of A6WT[2:0] A5DF[1:0] of A5WT[2:0] R/W R/W R/W R/W when read. R/W when read. R/W R/W R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE Function R/W 004812E (HW) (HW) DRAM ROM (HW) Access EPSON B-VI-2-24 S1C33L03 FUNCTION PART RBCLK RBST8 REDO RCA1 RCA0 DF DE DD DC DB DA BCLK ROM burst selection DRAM selection selection D9 D8 D7 D6 D5 Refresh Refresh selection Refresh RPC Refresh RAS selection RPC2 RPC1 RPC0 RRA1 RRA0 SBUSST SEMAS SEPD SWAITE D4 D3 D2 D1 D0 interface selection #WAIT A3EEN CEFUNC1 CEFUNC0 DFC DB DA D9 #CE function selection CRAS RPRC1 RPRC0 D8 D7 D6 RAS DRAM RAS precharge selection D5 D4 D3 DRAM CAS selection CASC1 CASC0 RASC1 RASC0 D2 D1 D0 DRAM RAS selection A18IO A16IO A14IO A12IO A8IO A6IO A5IO A18EC A16EC A14EC A12EC A10EC A8EC A6EC A5EC DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 internal/external internal/external internal/external internal/external internal/external internal/external Enabled EDO RCA[1:0] Self-refresh CBR-refresh RRA[1:0] of #BSL A0 Existing CEFUNC[1:0] #CE #CE7/8..#CE17/18 #CE6..#CE17 #CE4..#CE10 Normal RPRC[1:0] of CASC[1:0] of RASC[1:0] of R/W R/W R/W R/W Writing allowed. R/W R/W R/W R/W R/W R/W R/W R/W Writing allowed. R/W R/W when read. R/W R/W R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read.
A14SZ selection (D6) A8SZ selection (D6) Select the of the to each Read: the of the SDRAM the as that specified SDRSZ At these to At these their initialized. A14WT2A14WT0 (D[2:0]) A8WT2A8WT0 (D[2:0]) A6WT2A6WT0 (D[A:8]) the of to when the internal The through written to the the of the of (where the SDRAM allocated) (A6WT With other of written normally to the SDRAM The of should to (A8WT/A14WT At these to At the their initialized. A14DF1A14DF0 (D[5:4]) A8DF1A8DF0 (D[5:4]) the If the memory other than the SDRAM to and that memory and the SDRAM the the the SDRAM to (A8DF/A14DF the to (A8DF/A14DF to reduce the SDRAM At these to At the their initialized. SWAITE #WAIT (D0) or Read: the SDRAM internally the IC, SWAITE to At SWAITE to At SWAITE its initialized. EPSON S1C33L03 FUNCTION PART B-VI-2-25 Table VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE CEFUNC1CEFUNC0 #CE function selection (D[A:9]) DRAM Select with SDRAM. #CE7/#SDCE0 #CE7/#SDCE0 #CE13/#SDCE0 #CE13/#SDCE0 #CE8/#SDCE1 #CE8/#SDCE1 #CE14/#SDCE1 #CE14/#SDCE1 CEFUNC to or CEFUNC to At CEFUNC to At CEFUNC its initialized. A14IO internal/external selection (DD) Access A8IO internal/external selection (DA) Access A6IO internal/external selection (D9) Access Select internal or each Read: the SDRAM used, A6IO to access). Also, A8IO to to or A14IO to to At these to access). At these their initialized. A6EC selection (D1) Access Select or each Read: this the as LCDCEC At this to At this its initialized. SDRAR1 (D6) SDRAM SDRAR0 (D7) SDRAM the to SDRAM. SDRAM other Read: connected to or to to SDRAR0 to or SDRAM write to SDRAR1 to or SDRAM Writing to the to other than SDRAM. At these to SDRAM). At these their initialized. EPSON B-VI-2-26 S1C33L03 FUNCTION PART Table #CE Assignment CEFUNC CEFUNC CEFUNC CEFUNC
SDRPC1 #CE8/14 (D2) SDRAM SDRPC0 #CE7/13 (D3) SDRAM the chip-enable SDRAM. SDRAM) other Read: Select the to as the SDRAM connected to the S1C33. to SDRPC0 to the #CE7/13 SDRAM (#SDCE0). write to SDRPC1 to the #CE8/14 SDRAM (#SDCE1). Writing to the to as chip-enable other and the BCU differentlywith SDRAMS, the and the associated with each other. Consequently, when SDRAM, to #CE8/14 as the chip-enable the SDRAM. while both and to only #CE7/13 as the Table the combinations of and used. At these to At these their initialized. SDRENA SDRAM (D7) SDRAM the the SDRAM. Read: Writing to SDRENA the shared with other functions to the SDRAM, with the SDRAM clock from the BCLK If SDRENA the shared other The SDRAM clock from the BCLK the HALT2 and the SLEEP At SDRENA to At SDRENA its initialized. SDRINI SDRAM (D6) SDRAM Initiate the SDRAM Read: Writing to SDRINI initiates the SDRAM SDRAM as specified SDRIS This holding the SDRAM NOP least (this with each SDRAM) the SDRAM. At or SDRINI to SDRSRF SDRAM self-refresh (D5) SDRAM the self-refresh function. Read: Writing to SDRSRF the SDRAM to self-refreshing the SDRAM SDCKE that self-refreshing of the SDRAM actually or refreshing the SDRAM. The of this the of clock SDRSRFC[3:0] SDRSRF the self-refresh function. At SDRSRF to At SDRSRF its initialized. EPSON S1C33L03 FUNCTION PART B-VI-2-27 VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE SDRIS Initial (D4) SDRAM Select the SDRAM Refresh Refresh Read: with the of the SDRAM, to the the commands to the SDRAM. of the SDRAM initiated writing to SDRINI At SDRIS to Refresh At SDRIS its initialized. SDRCLK SDRAM clock self-refresh (D3) SDRAM Select whether or to the SDRAM clock self-refresh. Read: Writing to SDRCLK the SDRAM clock from the BCLK to and to off while the SDRAM self-refreshed. This to reduce the that when the released, the BCLK high-impedance If SDRCLK the SDRAM clock from the BCLK while the SDRAM refreshed or the released. At SDRCLK to outputting). At SDRCLK its initialized. SDRCA1SDRCA0 SDRAM (D[6:5]) SDRAM the SDRAM The to of and that SDRAM. SDRCA to its At SDRCA to At SDRCA its initialized. SDRRA1SDRRA0 SDRAM (D[3:2]) SDRAM the SDRAM The to of and that SDRAM. SDRRA to its At SDRRA to (2K). At SDRRA its initialized. EPSON B-VI-2-28 S1C33L03 FUNCTION PART SDRCA1 SDRCA0 SDA0SDA7 SDA0SDA8 SDA0SDA9 Table Addressing SDRRA1 SDRRA0 2K SDA0SDA10 4K SDA0SDA11 8K SDA0SDA12
SDRBA of SDRAM (D1) SDRAM the of of the SDRAM. Read: when SDRAM with or when SDRAM with used. The to of and that SDRAM. At SDRBA to At SDRBA its initialized. SDRCL1SDRCL0 SDRAM CAS latency (D[6:5]) SDRAM the CAS latency of the SDRAM. The SDRAM CAS other than At SDRCL to to to that the CAS to At SDRCL its initialized. SDRBL1SDRBL0 SDRAM burst (D[3:2]) SDRAM the burst of the SDRAM. The SDRAM burst write, the burst effective At SDRBL to At SDRBL its initialized. SDRTRAS2SDRTRAS0 SDRAM RAS (D[7:5]) SDRAM the RAS SDRAM (ACTIVE to PRECHARGE with the specifications of the SDRAM, this of the of SDRAM clock Specifying the to clock Specifying the to clock At SDRTRAS to At SDRTRAS its initialized. SDRTRP1SDRTRP0 SDRAM RP (D[4:3]) SDRAM the RP SDRAM (PRECHARGE with the of the SDRAM, this of the of SDRAM clock Specifying the to clock Specifying the to clock At SDRTRP to At SDRTRP its initialized. SDRTRC2SDRTRC0 SDRAM RC (D[2:0]) SDRAM the RC SDRAM (ACTIVE to ACTIVE with the of the SDRAM, specify this terms of the of SDRAM clock Specifying the to clock Specifying the to clock At SDRTRC to At SDRTRC its initialized. the the following issued or CPU_CLK from that of the RC the SDRTRC Therefore, with or of RC EPSON S1C33L03 FUNCTION PART B-VI-2-29 CAS Latency SDRCL1 SDRCL0 CAS latency of clocks) Other allowed Table Length SDRBL1 SDRBL0 VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE SDRTRCD1SDRTRCD0 SDRAM RCD (D[7:6]) SDRAM the RCD SDRAM (ACTIVE to READ or WRITE with the specifications of the SDRAM, this of the of SDRAM clock Specifying the to clock Specifying the to clock At SDRTRCD to At SDRTRCD its initialized. SDRTRSC SDRAM RSC (D5) SDRAM the RSC SDRAM clock clocks Read: with the of the SDRAM, specify this of the of SDRAM clock At SDRTRSC to At SDRTRSC its initialized. SDRTRRD1SDRTRRD0 SDRAM RRD (D[4:3]) SDRAM the RRD SDRAM (ACTIVE to ACTIVE with the specifications of the SDRAM, this terms of the of SDRAM clock Specifying the to clock Specifying the to clock At SDRTRRD to At SDRTRRD its initialized. SDRARFC11SDRARFC0 SDRAM refresh count (D[B:0]) SDRAM refresh count the refresh counter The counter counts the OSC3 clock with and when the count specified reached, the SDRAM command. The counter that and counting the refresh The counter self-refresh. The from the below the count that RFP SDRARFC OSC3 BL CL RP RCD ROWS RFP: refresh [s] ROWS: OSC3 OSC3 clock BL: CL: CAS latency of SD_CLK clocks] RP PRECHARGE command of SD_CLK clocks] RCD ACTIVE to READ or WRITE of SD_CLK clocks] At SDRARFC to At SDRARFC its initialized. SDRSRFC3SDRSRFC0 SDRAM refresh count (D[3:0]) SDRAM refresh count the refresh counter If SDRSRF to (self-refresh-enabled), the self-refresh counter counting the SDRAM clock with or auto-refreshing the SDRAM. the count specified reached, the SDCKE pulled causing the SDRAM to self-refreshing. If to the SDRAM self-refresh SDCKE high, thereby the SDRAM of self-refresh At SDRSRFC to At SDRSRFC its initialized. this to or If to than the SDRAM self-refresh EPSON B-VI-2-30 S1C33L03 FUNCTION PART
SDRSZ SDRAM (D6) SDRAM advanced Select the SDRAM Read: SDRSZ to to SDRAM or to to SDRAM. At SDRSZ to At SDRSZ its initialized. SDRBI SDRAM (D5) SDRAM advanced the function. Interleaved One Read: Writing to SDRBI activates SDRAM the allowing of another. If SDRBI activated the At SDRBI to only). At SDRBI its initialized. SDRMRS SDRAM (D7) SDRAM Indicates the of the MRS command. Not finished Finished SDRMRS to and to the MRS the SDRAM the MRS other the finished. To other than the SDRAM immediately the SDRAM SDRMRS to that the MRS finished the access. At SDRMRS to (Not finished). At SDRMRS its initialized. SDRSRM SDRAM refresh (D6) SDRAM Indicates the SDRAM refresh refresh refresh SDRSRM while the SDRAM the SDCKE the SDRAM self-refresh SDRSRM HALT2 or SLEEP or releasing the to this using the SDRAM) to that the SDRAM self-refresh At SDRSRM to refresh At SDRSRM its initialized. EPSON S1C33L03 FUNCTION PART B-VI-2-31 VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE Notes that when where the SDRAM allocated. With other of specified written normally to the SDRAM the SDRAM internal (A8IO or A14IO HALT2 or SLEEP to the SDRAM self-refresh the SDRAM auto-refreshed while those that that SDRSRM that the SDRAM self-refresh the HALT or SLP instruction. If to the SDRAM while self-refreshed, the SDRAM of self-refresh the SDRAM and the HALT/SLP instruction from other than the SDRAM. to as the to the CPU. If the of the the and the Therefore, of the EPSON B-VI-2-32 S1C33L03 FUNCTION PART
of SDRAM The following shows of the using SDRAM. of 2M (16MB) of SDRAM INIT_SDRAM_16MB: SDRAM C33 "SDRAM CEFUNC to #CE13/14 B-1 to internal #WAIT B-2, B-3, B-4 SDRAM REG SDRAM to SDRAM #SDCE0(#CE13) (16MB SDRAM SDRAM ->PRE REF MRS SDRAM 4K SDRAM CAS Latency ,burst SDRAM Recommended to with clock SDRAM Trcd=1,Trsc=2,Trrd=1 SDRAM refresh count low-order EPSON S1C33L03 FUNCTION PART B-VI-2-33 VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE A-1 B-VI SDRAM
VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE SDRAM refresh count high-order SDRAM refresh count SDRAM advanced interleave SDRAM SDRAM SDRAM SDRAM SDRAM_SIGNAL_EN: SDRAM SDRAM_SIGNAL_EN SDRAM POWER_UP: SDRAM POWER_UP of SDRAM The SDRAM the of 4M (32MB) of SDRAM using 32MB SDRAM, of the indicated with and as follows: SDRAM to SDRAM #SDCE0(#CE13) (32MB SDRAM 8K EPSON B-VI-2-34 S1C33L03 FUNCTION PART
S1C33L03 FUNCTION PART VII LCD CONTROLLER BLOCK
VII-1 INTRODUCTION The LCD LCD or LCD C33 Memory RAM ROM ROM the S1C33L03. EPSON S1C33L03 FUNCTION PART B-VII-1-1 C33 DMA Block C33_DMA (IDMA, HSDMA) C33_ADC (A/D C33 C33 LCD Block VII LCD CONTROLLER BLOCK: INTRODUCTION C33 LCD C33 SDRAM Block C33_SDRAMC (SDRAM interface) (LCD interface) C33_CORE (CPU, BCU, ITC, CLG, DBG) C33_SBUS C33_PERI Clock interface, Ports) C33_LCDC CORE_PAD C33 Core PERI_PAD A-1 B-VII
VII LCD CONTROLLER BLOCK: INTRODUCTION EPSON B-VII-1-2 S1C33L03 FUNCTION PART THIS PAGE IS BLANK.
VII-2 LCD CONTROLLER This section the and of the LCD the memory and to Section II-4, "BCU Unit)", and Section VI-2, "SDRAM Interface". The of the LCD (LCDC) below. S1C33 CPU interface The the to internal #WAIT used). DMA built-in the of Compatible or LCD or LCD Typical rotated the to to of when LCD used. Four-shade using using of displayed LCD Two-color three three three displayed of the LCD than the displayed or the of 256K memory connected to or as SDRAM the FIFO. Clock The PCLK clock) and MCLK (memory clock) the LCD selected from four clock from the BCU clock the BCU clock or PCLK and MCLK of EPSON S1C33L03 FUNCTION PART B-VII-2-1 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER DOZE self-refresh-type LCD The of the LCD the Other software Software LCD EPSON B-VII-2-2 S1C33L03 FUNCTION PART
Block Address[23:0] #CE6 #BUSREQ #BUSACK #BUSGET #CE7/13(8/14) interface The LCD with the SDRAM internally read/write to the DMA interface The from the of DMA This the memory the to of DMA FIFO This FIFO to write the and This consists of three (red, and the to the with the red, and used, and the to from The and with the interface the LCD through and the EPSON S1C33L03 FUNCTION PART B-VII-2-3 interface FIFO DMA interface To SDRAM Block of the LCD VII LCD CONTROLLER BLOCK: LCD CONTROLLER FPDAT[7:0] FPFRAME FPLINE FPSHIFT DRDY LCDPWR LCD interface A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER I/O of the LCD Table the input/output of the LCD Table shows the classified type of LCD I/O of the LCD I/O FPDAT[7:4] four high-order FPDAT[3:0] four low-order GPO[6:3] when LCD FPFRAME FPLINE FPSHIFT Shift-clock DRDY LCD backplane (MOD) clock (FPSHIFT2) Table LCDPWR LCD power-supply (active high) GPIO0 P34 #BUSREQ #CE6 I/O GPIO0 of GPIO I/O input GPIO1 P35 #BUSACK I/O GPIO1 of GPIO I/O Acknowledge release GPIO2 P31 #BUSGET #GARD I/O GPIO2 of GPIO I/O release output FPFRAME FPFRAME FPLINE FPLINE DRDY MOD MOD MOD FPSHIFT2 MOD FPDAT7 D3 D7 D3 D7 D7 FPDAT6 D2 D6 D2 D6 D6 FPDAT5 D1 D5 D1 D5 D5 FPDAT4 D0 D4 D0 D4 D4 FPDAT3 GPO6 D3 GPO6 D3 D3 FPDAT2 GPO5 D2 GPO5 D2 D2 FPDAT1 GPO4 D1 GPO4 D1 D1 FPDAT0 GPO3 D0 GPO3 D0 D0 S1C33 FPDAT[7:0] FPSHIFT FPFRAME FPLINE DRDY LCDPWR LCD LCD EPSON B-VII-2-4 S1C33L03 FUNCTION PART Table of LCD LCD D[7:0] FPSHIFT FPFRAME FPLINE MOD Typical S1C33 FPDAT[3:0] FPSHIFT FPFRAME FPLINE DRDY LCDPWR LCD D[3:0] FPSHIFT FPFRAME FPLINE MOD
the BCU The of the LCD to Therefore, the to accessed, the BCU with the below. A6IO This that the internal accessed. A6WT[2:0] (D[A:8])/areas This that with states. SWAITE This the #WAIT This when SDRAM used. A6EC LCDCEC (D0)/LCDC the the and LCDC (and SDRAMC) match when read. the to selects and the to selects Memory The LCD as memory amount of memory of 256K bytes), with the of or (or or CEFUNC[1:0] Therefore, SDRAM or SRAM included as the memory. The memory and the of the LCD below. Selecting the the VRAMAR (D7)/LCDC to the to as the memory. VRAMAR (CEFUNC or (CEFUNC VRAMAR (CEFUNC or (CEFUNC SRAM SRAM as the memory, the interface from the LCD (A0/BSL) and the of to the LCDCST (D1)/LCDC to the interface LCDCST BSL LCDCST A0 This to the as the SBUSST the BCU. the VRAMWT[2:0] (D[6:4])/LCDC to the of The these three the of the SRAM from the CPU, the the BCU become effective and the VRAMWT The LCD the BCU- and to whether SRAM used. the SDRAM to become effective, the of the The LCD reads from the memory the Therefore, the the LCD the To this the LCD DMA or release (#BUSREQ) from the while (LCDCEN (D5)/LCDC EPSON S1C33L03 FUNCTION PART B-VII-2-5 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER the EDMAEN (D3)/LCDC to the EDMAEN DMA EDMAEN DMA the BREQEN (D2)/LCDC to the #BUSREQ BREQEN release BREQEN release Other such as memory specification-related the of the BCU and SDRAM to the of the respective LCD Procedure Procedure to the LCDC (when using #WAIT A6IO This that the accessed. A6WT[2:0] (D[A:8])/areas This that with states. SWAITE This the #WAIT The LCDC accessed. Procedure to the LCD SEMAS This LCDEN (D5)/LCDC This the LCD CFP3[5:4] (D[5:4])/P3 function This the P35 as the #BUSACK and the P34 as the #BUSREQ input. the LCDC the LCDC as the as necessary. LPSAVE[1:0] (D[1:0])/LCDC This the LCD to operation the LCD the the the writing to the and the of the LCDC when #WAIT The LCDC the should with writing to the and should written with and writes and should written with write A6WT[2:0] (D[A:8])/areas to the of to when accessed. EPSON B-VII-2-6 S1C33L03 FUNCTION PART
Clock The LCD the BCU clock as the clock its clock PCLK and memory clock MCLK. The clock that to the LCD The BCU clock using the LCLKSEL[2:0] (D[2:0])/FIFO as shown below. BCU_CLK CPU_CLK EPSON S1C33L03 FUNCTION PART B-VII-2-7 #X2SPD BCU CLG or LCDC Table Selection of LCDC Clocks LCLKSEL2 LCLKSEL1 LCLKSEL0 LCDC clock Turned off Turned off Turned off allowed) BCU_CLK BCU_CLK/2 BCU_CLK/3 BCU_CLK/4 VII LCD CONTROLLER BLOCK: LCD CONTROLLER To CPU clock LCLKSEL[2:0] LCDC clock (PCLK, MCLK) A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER the LCD of The LCD the following of or LCD or LCD supported. The type of LCD the LCD the below. Selecting and LDCOLOR (D5)/LCDC to the type of LCD or LDCOLOR selected LDCOLOR selected Selecting the LDDW[1:0] (D[1:0])/LCDC to the and LDCOLOR LDDW1 LDDW0 LCD the of the LCD with the specified below. the shown below the LDHSIZE[5:0] of LDHSIZE[5:0] the LCD of LDHSIZE. than LDHSIZE. the shown below LDVSIZE[9:0] LDVSIZE[9:0] of the LCD of LDVSIZE. EPSON B-VII-2-8 S1C33L03 FUNCTION PART Table Selection of the LCD LCD LCD LCD LCD LCD
The of and the of the of each this to BPP[1:0] (D[7:6])/LCDC to the of displayed). One or LCD obtained assigning from the including and white, to the each and LCD from the and each of the red, and as the memory. A8 A9 A10 A11 A12 A13 A14 A15 A0 A1 A2 A3 A4 A5 A6 A7 One displayed four or four LCD assigning four from the including and white, to four the each to LCD four from the four to each of the red, and four as the memory. memory LCD A4 B4 A5 B5 A6 B6 A7 B7 A0 B0 A1 B1 A2 B2 A3 B3 EPSON S1C33L03 FUNCTION PART B-VII-2-9 of LDCOLOR BPP1 BPP0 memory Format Format VII LCD CONTROLLER BLOCK: LCD CONTROLLER LCD P0 P1 P2 P3 P4 P5 P6 P7 P8 P0 P1 P2 P3 P4 P5 P6 P7 A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER One displayed or LCD obtained assigning including and white, to the each to LCD from the using to each of the red, and as the memory. memory LCD A4 B4 C4 D4 A5 B5 C5 D5 A2 B2 C2 D2 A3 B3 C3 D3 A0 B0 C0 D0 A1 B1 C1 D1 One This this each of the and and four the as the memory. memory LCD R2 R2 R2 G2 G2 G2 B2 B2 R1 R1 R1 G1 G1 G1 B1 B1 R0 R0 R0 G0 G0 G0 B0 B0 EPSON B-VII-2-10 S1C33L03 FUNCTION PART Format Format P0 P1 P2 P3 P4 P5 P6 P7 P0 P1 P2 P3 P4 P5 P6 P7
The LCD consisting of each of the RGB (red, and The selects LUT The the memory as to the that based the the indicated the to the LCD The LCD of the This the of the EPSON S1C33L03 FUNCTION PART B-VII-2-11 (G or (B) of the VII LCD CONTROLLER BLOCK: LCD CONTROLLER (R) A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER the LCD only the the to written to the from the The and and white, respectively. The shown below. the first of the Select of from the and write them to the respective The and the write to and to the LCD Table shows of the Table of Look-up-Table (2-Gray-Level) the first four of the Select four of from the and write them to the respective The and the Table shows of the of Look-up-Table (4-Gray-Level) EPSON B-VII-2-12 S1C33L03 FUNCTION PART Table (2-Gray-Level) Index (4-Gray-Level) Unused Unused
of the assigned to the The and the Table shows of the EPSON S1C33L03 FUNCTION PART B-VII-2-13 Table (16-Gray-Level) of Look-up-Table (16-Gray-Level) VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER the LCD the (R), (G), and (B) Each RGB RGB F00 red, RGB RGB F0F RGB FFF white, and this the of the three If the of each then these, as of as the or and write them to the of the the LCD applications, the of each to To the LCD to those write the high-order of that to the The shown below. the first of each Select from the and write to the respective The RGB and the RGB write to and to each of the red, and using the LCD Table shows of the basic EPSON B-VII-2-14 S1C33L03 FUNCTION PART Index Table (2-Color) Table of Look-up-Table (2-Color) Unused Unused
the first four of each Select from the and write to the respective The RGB and the RGB shows of the EPSON S1C33L03 FUNCTION PART B-VII-2-15 Index Table (4-Color) Table of Look-up-Table (4-Color) VII LCD CONTROLLER BLOCK: LCD CONTROLLER Unused Unused Unused A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER of each Select from the and write to the respective The RGB and the RGB Table shows of the Table of Look-up-Table (16-Color) (VGA EPSON B-VII-2-16 S1C33L03 FUNCTION PART Index Table (16-Color)
One This this using each of the and and four the of as to the while and as to the and respectively. R2 R1 R0 G2 G1 G0 B1 B0 Table shows of the the shown Table EPSON S1C33L03 FUNCTION PART B-VII-2-17 Table (256-Color) Table of Look-up-Table (256-Color) Index Table Colors the Black Black Bright Bright Bright Bright Bright Bright yellow White VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER the To the the and the Follow the specified below To the write the which to started. write reading or writing to this to Writing to this selects the specified the written, the R[0] of the selected. the the R[0] specified to LUTDT[3:0] (D[7:4])/look-up-table The to the high-order of the to the of the write to this Writing to this the internal to the G[0]. The the following each written: R[0] G[0] B[0] R[1] G[1] B[1] the the look-up-table incremented. of RGB. Notes of writing RGB the to the the actually the Therefore, when the to write to the and If the writing to the selected. EPSON B-VII-2-18 S1C33L03 FUNCTION PART
Rates The from the LCD and clock as shown below. PCLK (HDP HNDP) (VDP VNDP) PCLK PCLK This the input clock the LCD the BCU clock. The BCU-clock ratio to or the LCLKSEL[2:0] (D[2:0])/FIFO The LCD PCLK clock of to HDP: This the LCD From the of LDHSIZE[5:0] the as follows: (LDHSIZE[5:0] where PCLK clock HNDP: This the LCD the finished the HNDP[4:0] (HNDP[4:0] The HDP HNDP the of PCLK clock (FPLINE VDP: This the LCD of From the of the LDVSIZE[9:0] the as follows: LDVSIZE[9:0] VNDP: This the LCD the finished this based the of the VNDP[5:0] VNDP[5:0] From the the of PCLK clock the of as (HDP HNDP) (VDP VNDP). The the PCLK clock this EPSON S1C33L03 FUNCTION PART B-VII-2-19 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER Other FPSHIFT LCD used, FPSHIFT clock) turned or off the using FPSMASK (D2)/LCDC FPSMASK Turned off FPSMASK Turned FPSMASK when LDCOLOR (D5)/LCDC FPSMASK MOD The which the MOD switched the MODRATE[5:0] (D[5:0])/MOD MODRATE MOD switched of the FPFRAME MODRATE other than Switched of MODRATE FPLINE Repeating of the FRM This item EL Whether the to repeated every (counted the internal counter) using FRMRPT (D2)/LCDC FRMRPT FRM repeated FRMRPT FRM repeated EPSON B-VII-2-20 S1C33L03 FUNCTION PART
LCD The LCD activated to and LCD LCDCEN (D5)/LCDC to LCDCEN to the LCD to operating, with the LCD the LCD to correctly, the and LCDCEN to If the to the LCD turned or off while LCD correctly the Therefore, the to the LCD turned only the LCD LCD The to the to the LCD this LCDPWR. Once the output LCDPWR the the LCD and of the LCD LCD the LCDPWR when LCD become effective, the LCDPWR high. the to the LCD using this that the LCD and of the LCDPWR the LCD LPWREN (D4)/LCDC to Following the LCD such that LCDCEN and LCDCEN to immediately the LCD to initiate and The LCD with LCD The LCDPWR and the to the LCD To the LCD from power-save back LPSAVE[1:0] (D[1:0])/LCDC to The LCD from that and LCD while the LCDPWR high (to the to the LCD This Conversely, to from to LPSAVE to The LCD from that and the LCDPWR (to off the to the LCD while the LCD furthermore, although the LCD the accessed. the following the LCD The the LCD below. the BCU, clock, and memory to the and to the LCD to the memory. the to the Address"). of the LCDPWR (LPWREN the LCD (LCDCEN the LCD (LPSAVE The LCD and the to the LCD the to the the operation the EPSON S1C33L03 FUNCTION PART B-VII-2-21 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER The following the the LCD (LPSAVE The LCD and off the to the LCD one-frame then LCD the clock turned off HALT2 or SLEEP the the The of counted reading VNDPF repeatedly. VNDPF to the to the the the LCD to than of otherwise electricity within following power-off. such shown below. of the of the LCD LCD asserted) LPWREN to The LCDPWR with Release (LPSAVE The LCD active Allow the To the of the of count the of VNDPF LPWREN to specified of The LCDPWR high, the to the LCD to turn ON. of the of LCD the LCD off) LPWREN to The LCDPWR and the to the LCD off. Allow LCD deasserted. To the of the of count the of VNDPF specified of (LPSAVE LCD Reading/Writing The LCD DMA interface, allowing to from the memory of DMA The from the memory the internal FIFO, the efficiency from decreasing. If the the FIFO to FIFOEO[3:0]) or the LCD DMA to the CPU that the read. Although from to written to FIFOEO[3:0] (D[6:3])/FIFO the There when written to the memory the DMA written asynchronously with the the The LCD initially such that with the of the memory (the selected the VRAMAR the memory from which to as the to or scrolling, as The the to the of the LCD The that should actually this offset from the of the which the memory used, the of the memory rather than that the EPSON B-VII-2-22 S1C33L03 FUNCTION PART
The LCD split-screen function, allowing to the LCD To these the of the LCD to as and the to as Screen to the provided; the this to the of the the of to as with the of to the which to the To LCD with of and the S1VSIZE[9:0] The LCD consisting of and consisting of the S1VSIZE[9:0] to and displayed the To the S1VSIZE[9:0] as that the LDVSIZE[9:0] The instantaneously to switching S1VSIZE LDVSIZE and S1VSIZE and The LCD function that allows of the to through or scrolling, holding memory than that to the within the memory, to of 256K bytes. The to the LCD to as and relocated within the the The and or the below, that used. the than that to the to that to the of the LCD the the and directly as they EPSON S1C33L03 FUNCTION PART B-VII-2-23 memory LCD Split-Screen (LCD and VII LCD CONTROLLER BLOCK: LCD CONTROLLER Screen (LDHSIZE S1VSIZE LDVSIZE A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER The of the the when the incremented the displayed the to the of the and the leading off the This the basic when this operation the leading normally the of of the To this offset the of and the first of the (LCD the offset the MADOFS[7:0] (D[7:0])/memory offset as that this from the of the offset the LCD offset of required. The offset whereas that This allows the to amount to the the The the Therefore, the and of the the the memory capacity, which to of 256K of memory. To the offset the To the the The To the the offset when used, the Screen or the as shows when and split-screen used. the memory S1VSIZE LDVSIZE Screen Screen (LDHSIZE+1) BPP (HW) BPP or the memory offset EPSON B-VII-2-24 S1C33L03 FUNCTION PART (HW) Comprising (HW) and C (LCD C (HW) LCD Screen (LDHSIZE
Inverting and the The (the turned without rewriting the of the memory. DBLANK (D3)/LCDC to the FPDAT to the to the back Furthermore, the inverted INVDISP (D0)/LCDC to the and to the to This accomplished inverting the from the rather than inverting the the memory. The to these operations. switching within the (VNDPF the used, the LCD normally while and to turned Generally, should rotated software, which, however, affects the performance the performance of the The LCD this function the to rotated without increasing the the CPU. This function accomplished the LCD to memory and performance, of and Although to of performance, of as the of clock. this the of increased the of To memory of Physical memory shows the relationship the memory and the LCD which LCD rotated to The below based the that the LCD to LCD consisting of and vertically. If necessary, To switch from to temporarily clear the memory If switched without clearing the memory, the If the LCD the S1VSIZE[9:0] the of the LCD the LCD EPSON S1C33L03 FUNCTION PART B-VII-2-25 C memory LCD Rotation VII LCD CONTROLLER BLOCK: LCD CONTROLLER Unused C A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER memory, such as C D. the byte-count the of to of with to the byte-count one-byte count. The to Therefore, the of that with the count This the memory of and the of when displayed the memory which to the Although this the the offset from to bytes. this bytes. If necessary, the clock the PMODCLK[1:0] This clock specifically LCD If the clock the including of the CLK the LCDC clock selected using the LCLKSEL[2:0] (D[2:0])/FIFO PMODEN PMODSEL of the the switched to the the memory to This the as memory which to Therefore, within the of this of The the to the or right incrementing or the that of the memory-address offset the the the screen the the To this or the amount to the of the count EPSON B-VII-2-26 S1C33L03 FUNCTION PART Table Clock PMODCLK1 PMODCLK0 clock PCLK Memory clock MCLK CLK CLK CLK/2 CLK/2 CLK/4 CLK/4 CLK/8 CLK/8
memory as To the as the the memory counts only Although higher performance than clock as the Physical memory shows the relationship the memory and the LCD which LCD rotated to The below that the LCD to LCD consisting of and vertically. If necessary, To switch from to temporarily clear the memory If switched without clearing the memory, the If the LCD the S1VSIZE[9:0] the of the LCD the LCD memory, such as C D. the byte-count the of to of with to the byte-count one-byte count. the of the of that displayed of with the count This the memory of and the of when the memory which to the Although this the the offset from to bytes. this bytes. EPSON S1C33L03 FUNCTION PART B-VII-2-27 C memory LCD Rotation VII LCD CONTROLLER BLOCK: LCD CONTROLLER C A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER If necessary, the clock using the PMODCLK[1:0] that, the clock to that without specifically Therefore, the including of the the to CLK the LCDC clock selected using the LCLKSEL[2:0] (D[2:0])/FIFO PMODEN PMODSEL of the the switched to LCD with of than to the The or (including the count and then the the the of The and Table memory memory that the following the to the of that from the LCD and the as To rotating LCD as memory as of this normally bytes, required. Clock MCLK memory and the clock PCLK LCD the The LCD amount of than consumed. Can Can performance. Higher performance than performance EPSON B-VII-2-28 S1C33L03 FUNCTION PART Clock PMODCLK1 PMODCLK0 clock PCLK Memory clock MCLK CLK/2 CLK CLK/2 CLK CLK/4 CLK/2 CLK/8 CLK/4 Table Differences If memory other than that the required. MCLK as as PCLK. PCLK to
The LCD of LPSAVE[1:0] (D[1:0])/LCDC to Power-save the LCD this LCD including the LCDPWR with the LCD operations of the LCD other than of its The accessed. The LCD LPSAVE to thereby The LCDPWR and LCD deasserted. the clock off HALT2 or SLEEP the the The of counted reading the VNDPF repeatedly. VNDPF to the to the The LCD of LPSAVE to thereby The LCD and the LCDPWR high released. The with LPWREN (D4)/LCDC the to LCD Up/Down". with MLS LCD MLS LCD used, there to constantly to refresh the of the The LCD this the FPDAT and FPSHIFT that to the memory Although the power-saving effects as as this reduce the the LCD while the of The Accessing IO Accessing LCDC Stop LCDPWR Active Inactive Active FPDAT[7:0], FPSHIFT Forced Forced Active FPLINE, FPFRAME, DRDY Active Forced Active EPSON S1C33L03 FUNCTION PART B-VII-2-29 Table of Power-Save LPSAVE1 LPSAVE0 Power-save Normal operation Table Differences Power-Save Item Power-save Normal VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER the GPIO The below as output (GPO) or input/output (GPIO) through selection or other (GPO) The FPDAT[3:0] as GPO[6:3] when LCD (LDDW[1:0] used. The GPO Table GPO FPDAT0 GPO3 GPO3D (D3)/GPIO FPDAT1 GPO4 GPO4D (D4)/GPIO FPDAT2 GPO5 GPO5D (D5)/GPIO FPDAT3 GPO6 GPO6D (D6)/GPIO the to the high, and the to the or these input/output (GPIO) While the LCD (LCDCEN (D5)/LCDC release (#BUSREQ) from the the BREQEN (D2)/LCDC to release from while LCDCEN the below bus-release and therefore as input/output (GPIO) these only while the LCD the the LCD to their input or as as to read/write to and from them. GPIO I/O I/O #BUSREQ/P34 GPIO0 GPIO0C (D0)/GPIO GPIO0D (D0)/GPIO #BUSACK/P35 GPIO1 GPIO1C (D1)/GPIO GPIO1D (D1)/GPIO #BUSGET/P31 GPIO2 GPIO2C (D2)/GPIO GPIO2D (D2)/GPIO the to when the as input or when the as the input, to their reading The indicated when the input high, and indicated when the input the write to the to the high, and the to the EPSON B-VII-2-30 S1C33L03 FUNCTION PART GOP GPIO
I/O Memory of LCD Table shows the of the LCD These to Function R/W 039FFE0 (B) Revision 039FFE1 (B) LCDC 039FFE2 (B) LCDC 039FFE3 (B) LCDC when read. 039FFE4 (B) R/W 039FFE5 (B) when read. 039FFE6 (B) when read. 039FFE7 (B) EPSON S1C33L03 FUNCTION PART B-VII-2-31 of LCD PCODE5 PCODE4 PCODE3 PCODE2 PCODE1 PCODE0 RCODE1 RCODE0 D7 D6 D5 D4 D3 D2 D1 D0 Product Revision LDCOLOR FPSMASK LDDW1 LDDW0 D76 D5 D43 D2 D1 D0 Color/monochrome FPSHIFT LCD width/format BPP1 BPP0 D7 D6 D54 D3 D2 D1 D0 EL DBLANK FRMRPT INVDISP LCDCEN LPWREN LPSAVE1 LPSAVE0 D76 D5 D4 D32 D1 D0 LCD LCDPWR D76 D5 D4 D3 D2 D1 D0 LDHSIZE5 LDHSIZE4 LDHSIZE3 LDHSIZE2 LDHSIZE1 LDHSIZE0 LDVSIZE7 LDVSIZE6 LDVSIZE5 LDVSIZE4 LDVSIZE3 LDVSIZE2 LDVSIZE1 LDVSIZE0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order LDVSIZE9 LDVSIZE8 D72 D1 D0 (high-order HNDP4 HNDP3 HNDP2 HNDP1 HNDP0 D75 D4 D3 D2 D1 D0 VII LCD CONTROLLER BLOCK: LCD CONTROLLER LDDW[1:0] LDDW[1:0] bits/format bits/format BPP[1:0] Normal Repeated Not repeated Inverted Normal LPSAVE[1:0] Normal operation Non-display R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W when read. when read. R/W R/W R/W A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER Function R/W 039FFEA (B) when read. 039FFEB (B) MOD R/W 039FFEC (B) R/W 039FFED (B) R/W 039FFEE (B) R/W 039FFEF (B) when read. 039FFF0 (B) Screen R/W 039FFF1 (B) Memory offset R/W 039FFF2 (B) EPSON B-VII-2-32 S1C33L03 FUNCTION PART VNDPF VNDP5 VNDP4 VNDP3 VNDP2 VNDP1 VNDP0 D7 D6 D5 D4 D3 D2 D1 D0 MODRATE5 MODRATE4 MODRATE3 MODRATE2 MODRATE1 MODRATE0 D76 D5 D4 D3 D2 D1 D0 MOD S1ADDR7 S1ADDR6 S1ADDR5 S1ADDR4 S1ADDR3 S1ADDR2 S1ADDR1 S1ADDR0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order S1ADDR15 S1ADDR14 S1ADDR13 S1ADDR12 S1ADDR11 S1ADDR10 S1ADDR9 S1ADDR8 D7 D6 D5 D4 D3 D2 D1 D0 (high-order S2ADDR7 S2ADDR6 S2ADDR5 S2ADDR4 S2ADDR3 S2ADDR2 S2ADDR1 S2ADDR0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order S2ADDR15 S2ADDR14 S2ADDR13 S2ADDR12 S2ADDR11 S2ADDR10 S2ADDR9 S2ADDR8 D7 D6 D5 D4 D3 D2 D1 D0 (high-order S1ADDR16 D71 D0 (MSB) MADOFS7 MADOFS6 MADOFS5 MADOFS4 MADOFS3 MADOFS2 MADOFS1 MADOFS0 D7 D6 D5 D4 D3 D2 D1 D0 Memory offset S1VSIZE7 S1VSIZE6 S1VSIZE5 S1VSIZE4 S1VSIZE3 S1VSIZE2 S1VSIZE1 S1VSIZE0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order VNDP Non R/W when read. R/W R/W
Function R/W when read. 039FFF3 (B) when read. 039FFF4 (B) FIFO when read. 039FFF5 (B) 039FFF7 (B) when read. 039FFF8 (B) GPIO when read. 039FFF9 (B) GPIO R/W 039FFFA (B) Scratch 039FFFB (B) R/W 039FFFC (B) count EPSON S1C33L03 FUNCTION PART B-VII-2-33 S1VSIZE9 S1VSIZE8 D72 D1 D0 Screen (high-order FIFOEO3 FIFOEO2 FIFOEO1 FIFOEO0 LCLKSEL2 LCLKSEL1 LCLKSEL0 D7 D6 D5 D4 D3 D2 D1 D0 FIFO offset LCDC clock LUTADDR3 LUTADDR2 LUTADDR1 LUTADDR0 D74 D3 D2 D1 D0 LUTDT3 LUTDT2 LUTDT1 LUTDT0 D7 D6 D5 D4 D30 GPIO2C GPIO1C GPIO0C D73 D2 D1 D0 GPIO2 GPIO1 GPIO0 GPO6D GPO5D GPO4D GPO3D GPIO2D GPIO1D GPIO0D D7 D6 D5 D4 D3 D2 D1 D0 GPO6 GPO5 GPO4 GPO3 GPIO2 GPIO1 GPIO0 SP1A7 SP1A6 SP1A5 SP1A4 SP1A3 SP1A2 SP1A1 SP1A0 D7 D6 D5 D4 D3 D2 D1 D0 Scratch PMODEN PMODSEL PMODCLK1 PMODCLK0 D7 D6 D52 D1 D0 clock (LCDC clock ratio ratio P: clock, M: Memory clock PMODLBC7 PMODLBC6 PMODLBC5 PMODLBC4 PMODLBC3 PMODLBC2 PMODLBC1 PMODLBC0 D7 D6 D5 D4 D3 D2 D1 D0 count VII LCD CONTROLLER BLOCK: LCD CONTROLLER LCLKSEL[2:0] LCDC clock BCU_CLK/4 BCU_CLK/3 BCU_CLK/2 BCU_CLK Stop High High High High High High High PMODCLK[1:0] ratio P: M: P: M: P: M: P: M: PMODCLK[1:0] ratio P: M: P: M: P: M: P: M: R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER Function R/W 039FFFD (B) LCDC and assigned the of inspecting the LCD Writing to these the LCD and the LCD to which the LCD connected. Therefore, written to that location. PCODE[5:0] Product (D[7:2]) Revision The LCD written These read-only, and writing to them RCODE[1:0] Revision (D[1:0]) Revision The LCD written These read-only, and writing to them LDCOLOR Color/monochrome (D5) LCDC Selects the type of connected LCD or Read: LDCOLOR to selects and to selects At LDCOLOR to FPSMASK FPSHIFT (D2) LCDC Selects the FPSHIFT (effective only LCD Read: FPSMASK to the FPSHIFT and the FPSMASK to the FPSHIFT the This effective LCD (LDCOLOR LCD used, the FPSHIFT of the of this At FPSMASK to LDDW[1:0] LCD width/format (D[1:0]) LCDC Selects the LCD and The of selection, including that of LDCOLOR, LDCOLOR LDDW1 LDDW0 LCD At LDDW to EPSON B-VII-2-34 S1C33L03 FUNCTION PART VRAMAR VRAMWT2 VRAMWT1 VRAMWT0 EDMAEN BREQEN LCDCST LCDCEC D7 D6 D5 D4 D3 D2 D1 D0 VRAM VRAM of SRAM) DMA A0/BSL Selection of LCD LCD LCD LCD LCD LCD BSL A0 R/W R/W R/W R/W R/W R/W
BPP[1:0] (D[7:6]) LCDC Selects The of selection, including that of LDCOLOR, At BPP to DBLANK (D3) LCDC Clears the turned Normal Read: DBLANK to FPDAT to clear the DBLANK to the memory displayed the LCD This the memory. At DBLANK to FRMRPT EL (D2) LCDC Selects whether to the (effective only EL Repeated Not repeated Read: FRMRPT to the internal counter and counting the of Each this counter overflows the repeated. FRMRPT to the counter and the repeated. At FRMRPT to repeated). INVDISP (D0) LCDC the Inverted Normal Read: INVDISP to the the LCD inverted INVDISP to Invers operation to of the and the memory. At INVDISP to LCDCEN LCDC (D5) LCDC the LCD Read: LCDCEN to the LCD with clock and operating. LCDCEN to the LCD operating. that the to the LCD while LCD correctly, the LCD or At LCDCEN to EPSON S1C33L03 FUNCTION PART B-VII-2-35 Table Specification of LDCOLOR BPP1 BPP0 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER LPWREN LCDPWR (D4) LCDC LCDPWR the LCD Read: LPWREN to the LCDPWR the LCD allowing the to the LCD to turned ON or OFF that LPWREN to the LCDPWR At LPWREN to LPSAVE[1:0] Power-save (D[1:0]) LCDC Selects the LCD when of the LCD to LCD Up/Down"). selected when MLS LCD used. At LPSAVE to LDHSIZE[5:0] (D[5:0]) the of the LCD the obtained using the below. LDHSIZE[5:0] LCD with of LDHSIZE. than this At LDHSIZE to LDVSIZE[9:0] (D[9:0]) the of the LCD of the obtained using the below. LDVSIZE[9:0] LCD with of LDVSIZE. At LDVSIZE to HNDP[4:0] (D[4:0]) the the obtained the below. HNDP[4:0] At HNDP to VNDP[5:0] (D[5:0]) the of the obtained the below. VNDP[5:0] At VNDP to EPSON B-VII-2-36 S1C33L03 FUNCTION PART of Power-Save LPSAVE1 LPSAVE0 Power-save Normal
VNDPF (D7) Indicates whether the LCD VNDPF to and to To count the of LCD this and count the of to On other such as when switched without causing the to to switch within reading this At VNDPF to MODRATE[5:0] MOD (D[5:0]) MOD the which to switch the MOD this the MOD switches the of the FPFRAME If another the FPLINE pulse-count At MODRATE to (FPFRAME S1ADDR[16:0] the Referencing the of the memory as write or S1ADDR16 It to At S1ADDR to of the memory). S1VSIZE[9:0] Screen the of If of than the LCD (LDVSIZE[9:0]) this the LCD from to (S1VSIZE as and from that as the to to or than LDVSIZE this that screen displayed. At S1VSIZE to S2ADDR[15:0] the Referencing the of the memory as write This as split-screen that At S2ADDR to of the memory). MADOFS[7:0] Memory offset (D[7:0]) Memory offset offset to The offset to the of the of each to the which the The the to this that the or the as necessary. to and This At MADOFS to FIFOEO[3:0] FIFO offset (D[6:3]) FIFO The LCD from the memory its FIFO of DMA If the amount of this FIFO to FIFOEO) or the LCD DMA to the CPU that the read. the FIFOEO. At FIFOEO to EPSON S1C33L03 FUNCTION PART B-VII-2-37 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER LCLKSEL[2:0] LCDC clock (D[2:0]) FIFO Selects the operating clock the LCD The selected clock as the LCD clock PCLK and memory clock MCLK. The clock that to the LCD At LCLKSEL to (clock turned off). LUTADDR[3:0] LUT (D[3:0]) the (entry) of the which to write Writing to this selects the the look-up-table of red, and the written to the specified the red, and LUTADDR incremented the written, indicating the entry. Once specified, written to the successively. The incremented the when from the This both reading and writing. At LUTADDR to the LUTDT[3:0] LUT (D[7:4]) this to or write to the this accessed, the the shown below that the to R[0] G[0] B[0] (LUTADDR incremented) R[1] G[1] B[1] The the reading this read, the low-order of the to The written to this the however, that the written to the three of red, and to the low-order of the At LUTDT to GPIO2C GPIO2 (D2) GPIO GPIO1C GPIO1 (D1) GPIO GPIO0C GPIO0 (D0) GPIO Selects the input/output of the GPIO[2:0] Read: to and to input. The GPIO[2:0] shared with the release below. These only as GPIO[2:0] when LCDCEN and BREQEN GPIO2: #BUSGET/P31 GPIO1: #BUSACK/P35 GPIO0: #BUSREQ/P34 At to (input EPSON B-VII-2-38 S1C33L03 FUNCTION PART Table Selection of LCDC LCLKSEL2 LCLKSEL1 LCLKSEL0 LCDC clock Turned off Turned off Turned off allowed) BCU_CLK BCU_CLK/2 BCU_CLK/3 BCU_CLK/4
GPIO2D GPIO2 (D2) GPIO GPIO1D GPIO1 (D1) GPIO GPIO0D GPIO0 (D0) GPIO Input/output GPIO[2:0] High Read: input High as the writing to the high, and writing the input the from when the the high, and the when the At to GPO6D GPO6 (D6) GPIO GPO5D GPO5 (D5) GPIO GPO4D GPO4 (D4) GPIO GPO3D GPO3 (D3) GPIO the to from the GPO[6:3] High Read: Writing to the high, and writing the The GPO[6:3] shared with the LCD below. These only when LCD selected. GPO6: FPDAT3 GPO5: FPDAT2 GPO4: FPDAT1 GPO3: FPDAT0 At to SP1A[7:0] Scratch (D[7:0]) Scratch This readable/writable It the of the including the LCD At SP1A to PMODEN (D7) Switches the to Read: PMODEN to the LCD type of selected PMODSEL LCD PMODEN to selects At PMODEN to EPSON S1C33L03 FUNCTION PART B-VII-2-39 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER PMODSEL (D6) Selects type of Read: PMODSEL to selects and PMODSEL to selects PMODEN to displayed the selected to At PMODSEL to PMODCLK[1:0] clock (D[1:0]) Selects the clock the MCLK clock memory as as the clock, PCLK. Therefore, clock the and CLK the clock (PCLK MCLK), which selected LCLKSEL[2:0] At PMODCLK to PMODLBC[7:0] count (D[7:0]) count the of to this count, write the of the of These include the of of the that the LCD At PMODLBC to VRAMAR VRAM (D7) LCDC Selects the which the memory located. (or (or Read: VRAMAR to selects (when CEFUNC[1:0] or (when CEFUNC and VRAMAR to selects (when CEFUNC or (when CEFUNC At VRAMAR to VRAMWT[2:0] VRAM (D[6:4]) LCDC the of memory access. This effective when SRAM the memory. of this when SDRAM used. The of when the LCD the memory. It display-memory the CPU. that the of the BCU At VRAMWT to EPSON B-VII-2-40 S1C33L03 FUNCTION PART Table Clock PMODCLK1 PMODCLK0 clock PCLK Memory clock MCLK CLK CLK CLK/2 CLK/2 CLK/4 CLK/4 CLK/8 CLK/8 Clock PMODCLK1 PMODCLK0 clock PCLK Memory clock MCLK CLK/2 CLK CLK/2 CLK CLK/4 CLK/2 CLK/8 CLK/4
EDMAEN DMA (D3) LCDC DMA from while the LCD Read: EDMAEN to DMA from other while the LCD DMA of these the LCD the memory and therefore the EDMAEN to DMA from while the LCD (LCDCEN At EDMAEN to BREQEN (D2) LCDC release from while the LCD Read: BREQEN to release from other while the LCD While the of these the LCD the memory and therefore the BREQEN to release from while the LCD (LCDCEN At BREQEN to LCDCST A0/BSL (D1) LCDC Selects the memory (SRAM) interface BSL A0 Read: This effective when SRAM the memory. the as SBUSST the BCU. SDRAM used, the of this At LCDCST to (A0). LCDCEC (D0) LCDC Selects the LCD or Read: LCDCEC to the LCD to and LCDCEC to to the as A6EC At LCDCEC to EPSON S1C33L03 FUNCTION PART B-VII-2-41 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER Notes the HALT2 or SLEEP the LCD power-save it to LCD turned off the If the HALT2 or SLEEP while LCD the LCD to of the clock. LPWREN (D4)/LCDC to the LCDPWR to that LCD turned off while the to the LCD allow the LCDPWR LCD turning the LCD off. and assigned inspection of the LCD Writing to these the LCD and the LCD to which the LCD connected. Therefore, written to that location. Precautions ICD33 Follow the below when using the ICD33 (S5U1C33000H) which this LCD #WAIT (including displays using the [Memory] or the from/to the LCDC This operation permanently and the The when the the LCDC ICD33 to #WAIT the LCDC or from the the factor with the ICD33, the LCD off the Therefore, the ICD33 which EPSON MLS the LCD this the MON33 (S5U1C330M1D1) the LCD off allows EPSON B-VII-2-42 S1C33L03 FUNCTION PART
of LCD ON) ;C33L03 ASM ;ROM busack,req,wait write-- write-- high Non-display EPSON S1C33L03 FUNCTION PART B-VII-2-43 VII LCD CONTROLLER BLOCK: LCD CONTROLLER A-1 B-VII LCDC
VII LCD CONTROLLER BLOCK: LCD CONTROLLER Non-displayed S1 S2 Memory offset S1 clk fifo LCD the LUT EPSON B-VII-2-44 S1C33L03 FUNCTION PART
S1C33L03 FUNCTION PART I/O MAP
Function R/W (B) clk. clock (B) clock (B) clock (B) On clock (B) On clock (B) On clock (B) and (HW) The of the below: Initial that the the and input/output X: Not Not the EPSON S1C33L03 FUNCTION PART B-APPENDIX-1 P8TPCK5 P8TPCK4 D72 D1 D0 clock selection clock selection On P8TON5 P8TS52 P8TS51 P8TS50 D7 D6 D5 D4 clock clock ratio selection P8TON4 P8TS42 P8TS41 P8TS40 D3 D2 D1 D0 clock clock ratio selection P8TPCK3 P8TPCK2 P8TPCK1 P8TPCK0 D74 D3 D2 D1 D0 clock selection clock selection clock selection clock selection P16TON0 P16TS02 P16TS01 P16TS00 D74 D3 D2 D1 D0 clock clock ratio selection P16TON1 P16TS12 P16TS11 P16TS10 D74 D3 D2 D1 D0 clock clock ratio selection P16TON2 P16TS22 P16TS21 P16TS20 D74 D3 D2 D1 D0 clock clock ratio selection clk. On clk. clk. clk. P16TS0[2:0] ratio P16TS1[2:0] ratio P16TS2[2:0] ratio APPENDIX: I/O MAP R/W R/W when read. selected clock R/W R/W R/W R/W selected clock the clock the I/F R/W R/W R/W R/W selected clock the clock the I/F R/W R/W R/W R/W when read. selected clock R/W R/W when read. selected clock as R/W R/W when read. selected clock R/W R/W when read. selected clock A-1
APPENDIX: I/O MAP Function R/W 004014A (B) On clock 004014B (B) On clock 004014C (B) On clock 004014D (B) clock EPSON B-APPENDIX-2 S1C33L03 FUNCTION PART P16TON3 P16TS32 P16TS31 P16TS30 D74 D3 D2 D1 D0 clock clock ratio selection P16TON4 P16TS42 P16TS41 P16TS40 D74 D3 D2 D1 D0 clock clock ratio selection P16TON5 P16TS52 P16TS51 P16TS50 D74 D3 D2 D1 D0 clock clock ratio selection On P8TON1 P8TS12 P8TS11 P8TS10 D7 D6 D5 D4 clock clock ratio selection P8TON0 P8TS02 P8TS01 P8TS00 D3 D2 D1 D0 clock clock ratio selection P16TS3[2:0] ratio P16TS4[2:0] ratio P16TS5[2:0] ratio P8TS1[2:0] ratio On P8TS0[2:0] ratio R/W R/W when read. selected clock R/W R/W when read. selected clock R/W R/W when read. selected clock R/W R/W selected clock the OSC3 R/W R/W selected clock the DRAM refresh clock.
Function R/W 004014E (B) clock 004014F (B) A/D clock On (B) Clock (B) Clock (B) Clock when read. (B) Clock EPSON S1C33L03 FUNCTION PART B-APPENDIX-3 On P8TON3 P8TS32 P8TS31 P8TS30 D7 D6 D5 D4 clock clock ratio selection P8TON2 P8TS22 P8TS21 P8TS20 D3 D2 D1 D0 clock clock ratio selection PSONAD PSAD2 PSAD1 PSAD0 D74 D3 D2 D1 D0 A/D clock A/D clock ratio selection TCRST TCRUN D72 D1 D0 Clock Clock TCISE2 TCISE1 TCISE0 D7 D6 D5 Clock factor selection TCASE2 TCASE1 TCASE0 D4 D3 D2 Clock factor selection TCIF TCAF D1 D0 factor factor TCD7 TCD6 TCD5 TCD4 TCD3 TCD2 TCD1 TCD0 D7 D6 D5 D4 D3 D2 D1 D0 Clock Clock Clock Clock Clock Clock Clock Clock TCMD5 TCMD4 TCMD3 TCMD2 TCMD1 TCMD0 D76 D5 D4 D3 D2 D1 D0 Clock counter TCMD5 MSB TCMD0 LSB P8TS3[2:0] ratio On P8TS2[2:0] ratio P8TS0[2:0] ratio TCISE[2:0] factor Hour TCASE[2:0] factor Hour Not Not High High High High High High High High to seconds APPENDIX: I/O MAP R/W R/W selected clock the clock the I/F R/W R/W selected clock the clock the I/F R/W R/W when read. selected clock R/W when read. when read. R/W R/W R/W R/W writing writing A-1
APPENDIX: I/O MAP Function R/W when read. (B) Clock when read. (B) Clock hour R/W (B) Clock (low-order) (B) Clock (high- when read. (B) Clock when read. 004015A (B) Clock hour 004015B (B) Clock EPSON B-APPENDIX-4 S1C33L03 FUNCTION PART TCHD5 TCHD4 TCHD3 TCHD2 TCHD1 TCHD0 D76 D5 D4 D3 D2 D1 D0 Clock counter TCHD5 MSB TCHD0 LSB TCDD4 TCDD3 TCDD2 TCDD1 TCDD0 D75 D4 D3 D2 D1 D0 Clock hour counter TCDD4 MSB TCDD0 LSB TCND7 TCND6 TCND5 TCND4 TCND3 TCND2 TCND1 TCND0 D7 D6 D5 D4 D3 D2 D1 D0 Clock counter (low-order TCND0 LSB R/W TCND15 TCND14 TCND13 TCND12 TCND11 TCND10 TCND9 TCND8 D7 D6 D5 D4 D3 D2 D1 D0 Clock counter (high-order TCND15 MSB TCCH5 TCCH4 TCCH3 TCCH2 TCCH1 TCCH0 D76 D5 D4 D3 D2 D1 D0 Clock TCCH5 MSB TCCH0 LSB TCCD4 TCCD3 TCCD2 TCCD1 TCCD0 D75 D4 D3 D2 D1 D0 Clock hour TCCD4 MSB TCCD0 LSB TCCN4 TCCN3 TCCN2 TCCN1 TCCN0 D75 D4 D3 D2 D1 D0 Clock TCCN4 MSB TCCN0 LSB to to hours to (low-order to (high-order to Can within to hours Can within to R/W R/W R/W R/W R/W when read. Compared with TCND[4:0].
Function R/W (B) R/W (B) (B) counter (B) R/W (B) (B) counter (B) R/W (B) 004016A (B) counter EPSON S1C33L03 FUNCTION PART B-APPENDIX-5 PTOUT0 PSET0 PTRUN0 D73 D2 D1 D0 clock to RLD07 RLD06 RLD05 RLD04 RLD03 RLD02 RLD01 RLD00 D7 D6 D5 D4 D3 D2 D1 D0 RLD07 MSB RLD00 LSB to PTD07 PTD06 PTD05 PTD04 PTD03 PTD02 PTD01 PTD00 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD07 MSB PTD00 LSB PTOUT1 PSET1 PTRUN1 D73 D2 D1 D0 clock to RLD17 RLD16 RLD15 RLD14 RLD13 RLD12 RLD11 RLD10 D7 D6 D5 D4 D3 D2 D1 D0 RLD17 MSB RLD10 LSB to PTD17 PTD16 PTD15 PTD14 PTD13 PTD12 PTD11 PTD10 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD17 MSB PTD10 LSB D73 D2 D1 D0 clock PTOUT2 PSET2 PTRUN2 to RLD27 RLD26 RLD25 RLD24 RLD23 RLD22 RLD21 RLD20 D7 D6 D5 D4 D3 D2 D1 D0 RLD27 MSB RLD20 LSB to PTD27 PTD26 PTD25 PTD24 PTD23 PTD22 PTD21 PTD20 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD27 MSB PTD20 LSB On On Stop On Preset Stop APPENDIX: I/O MAP R/W R/W when read. when read. R/W R/W when when read. R/W R/W when read. when read. A-1
APPENDIX: I/O MAP Function R/W 004016C (B) R/W 004016D (B) 004016E (B) counter (B) R/W (B) (B) counter (B) R/W (B) 004017A (B) counter EPSON B-APPENDIX-6 S1C33L03 FUNCTION PART PTOUT3 PSET3 PTRUN3 D73 D2 D1 D0 clock to RLD37 RLD36 RLD35 RLD34 RLD33 RLD32 RLD31 RLD30 D7 D6 D5 D4 D3 D2 D1 D0 RLD37 MSB RLD30 LSB to PTD37 PTD36 PTD35 PTD34 PTD33 PTD32 PTD31 PTD30 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD37 MSB PTD30 LSB PTOUT4 PSET4 PTRUN4 D73 D2 D1 D0 clock to RLD47 RLD46 RLD45 RLD44 RLD43 RLD42 RLD41 RLD40 D7 D6 D5 D4 D3 D2 D1 D0 RLD47 MSB RLD40 LSB to PTD47 PTD46 PTD45 PTD44 PTD43 PTD42 PTD41 PTD40 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD47 MSB PTD40 LSB D73 D2 D1 D0 clock PTOUT5 PSET5 PTRUN5 to RLD57 RLD56 RLD55 RLD54 RLD53 RLD52 RLD51 RLD50 D7 D6 D5 D4 D3 D2 D1 D0 RLD57 MSB RLD50 LSB to PTD57 PTD56 PTD55 PTD54 PTD53 PTD52 PTD51 PTD50 D7 D6 D5 D4 D3 D2 D1 D0 counter PTD57 MSB PTD50 LSB On Preset Stop On Preset Stop On Preset Stop R/W R/W when read. when read. R/W R/W when read. when read. R/W R/W when read. when read.
Function R/W (B) write- (B) NMI NMI EPSON S1C33L03 FUNCTION PART B-APPENDIX-7 WRWD D7 D60 EWD write protection EWD D72 D1 D0 APPENDIX: I/O MAP R/W when read. R/W when read. when read. A-1
APPENDIX: I/O MAP Function R/W (B) (B) clock OSC1 OSC3/PLL (B) On Clock option R/W 004019E (B) EPSON B-APPENDIX-8 S1C33L03 FUNCTION PART CLKDT1 CLKDT0 D7 D6 clock ratio selection PSCON CLKCHG SOSC3 SOSC1 D5 D43 D2 D1 D0 On/Off CPU operating clock switch High-speed (OSC3) On/Off Low-speed (OSC1) On/Off PSCDT0 D71 D0 clock selection HLT2OP 8T1ON PF1ON D74 D3 D2 D1 D0 HALT clock option function OSC1 CLGP7 CLGP6 CLGP5 CLGP4 CLGP3 CLGP2 CLGP1 CLGP0 D7 D6 D5 D4 D3 D2 D1 D0 CLKDT[1:0] ratio On OSC3 OSC1 On On On On Writing the write protection of the and the clock option Writing another the write protection. R/W R/W R/W R/W R/W Writing allowed. R/W R/W R/W R/W when read. write
Function R/W 00401E0 (B) I/F 00401E1 (B) I/F 00401E2 (B) I/F 00401E3 (B) I/F 00401E4 (B) I/F IrDA EPSON S1C33L03 FUNCTION PART B-APPENDIX-9 to TXD07 TXD06 TXD05 TXD04 TXD03 TXD02 TXD01 TXD00 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD07(06) MSB TXD00 LSB to RXD07 RXD06 RXD05 RXD04 RXD03 RXD02 RXD01 RXD00 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD07(06) MSB RXD00 LSB TEND0 FER0 PER0 OER0 TDBE0 RDBF0 D76 D5 D4 D3 D2 D1 D0 TXEN0 RXEN0 EPR0 PMD0 STPB0 SSCK0 SMD01 SMD00 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD0 IRTL0 IRRL0 IRMD01 IRMD00 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F output inversion IrDA I/F input inversion interface selection Normal Normal Normal Empty Empty With #SCLK0 clock SMD0[1:0] Clock Clock Inverted Direct Inverted Direct IRMD0[1:0] I/F IrDA I/F APPENDIX: I/O MAP R/W TXD07. asynchronous RXD07 R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W only asynchronous R/W R/W R/W R/W when read. asynchronous A-1
APPENDIX: I/O MAP Function R/W 00401E5 (B) I/F 00401E6 (B) I/F 00401E7 (B) I/F 00401E8 (B) I/F 00401E9 (B) I/F IrDA R/W 00401F0 (B) I/F 00401F1 (B) I/F 00401F2 (B) I/F EPSON B-APPENDIX-10 S1C33L03 FUNCTION PART to TXD17 TXD16 TXD15 TXD14 TXD13 TXD12 TXD11 TXD10 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD17(16) MSB TXD10 LSB to RXD17 RXD16 RXD15 RXD14 RXD13 RXD12 RXD11 RXD10 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD17(16) MSB RXD10 LSB TEND1 FER1 PER1 OER1 TDBE1 RDBF1 D76 D5 D4 D3 D2 D1 D0 TXEN1 RXEN1 EPR1 PMD1 STPB1 SSCK1 SMD11 SMD10 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD1 IRTL1 IRRL1 IRMD11 IRMD10 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection to TXD27 TXD26 TXD25 TXD24 TXD23 TXD22 TXD21 TXD20 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD27(26) MSB TXD20 LSB to RXD27 RXD26 RXD25 RXD24 RXD23 RXD22 RXD21 RXD20 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD27(26) MSB RXD20 LSB TEND2 FER2 PER2 OER2 TDBE2 RDBF2 D76 D5 D4 D3 D2 D1 D0 Normal Normal Normal Empty Empty With #SCLK1 clock SMD1[1:0] asynchronous Clock Clock Inverted Direct Inverted Direct IRMD1[1:0] I/F IrDA I/F Normal Normal Normal Empty R/W TXD17. asynchronous RXD17 R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W asynchronous R/W R/W R/W R/W when read. asynchronous R/W R/W R/W when read. writing writing writing
Function R/W 00401F3 (B) I/F 00401F4 (B) I/F IrDA R/W 00401F5 (B) I/F 00401F6 (B) I/F 00401F7 (B) I/F 00401F8 (B) I/F 00401F9 (B) I/F IrDA EPSON S1C33L03 FUNCTION PART B-APPENDIX-11 TXEN2 RXEN2 EPR2 PMD2 STPB2 SSCK2 SMD21 SMD20 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection DIVMD2 IRTL2 IRRL2 IRMD21 IRMD20 to TXD37 TXD36 TXD35 TXD34 TXD33 TXD32 TXD31 TXD30 D7 D6 D5 D4 D3 D2 D1 D0 I/F TXD37(36) MSB TXD30 LSB to RXD37 RXD36 RXD35 RXD34 RXD33 RXD32 RXD31 RXD30 D7 D6 D5 D4 D3 D2 D1 D0 I/F RXD37(36) MSB RXD30 LSB TEND3 FER3 PER3 OER3 TDBE3 RDBF3 D76 D5 D4 D3 D2 D1 D0 TXEN3 RXEN3 EPR3 PMD3 STPB3 SSCK3 SMD31 SMD30 D7 D6 D5 D4 D3 D2 D1 D0 selection selection input clock selection selection DIVMD3 IRTL3 IRRL3 IRMD31 IRMD30 D75 D4 D3 D2 D1 D0 clock ratio IrDA I/F inversion IrDA I/F input inversion interface selection With #SCLK2 clock SMD2[1:0] asynchronous asynchronous Clock Clock Inverted Direct Inverted Direct IRMD2[1:0] I/F IrDA I/F Normal Normal Normal Empty Empty With #SCLK3 clock SMD3[1:0] asynchronous asynchronous Clock Clock Inverted Direct Inverted Direct IRMD3[1:0] I/F IrDA I/F APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W asynchronous R/W R/W R/W R/W when read. R/W R/W R/W when read. writing writing writing R/W R/W R/W R/W R/W R/W R/W asynchronous R/W R/W R/W R/W when read. asynchronous A-1
APPENDIX: I/O MAP Function R/W (B) A/D when read. (B) A/D (high- when read. (B) Normal A/D when read. (B) A/D (B) A/D (B) A/D EPSON B-APPENDIX-12 S1C33L03 FUNCTION PART ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0 D7 D6 D5 D4 D3 D2 D1 D0 A/D (low-order ADD0 LSB ADD9 ADD8 D72 D1 D0 A/D (high-order ADD9 MSB MS TS1 TS0 D76 D5 D4 D3 A/D selection A/D selection CH2 CH1 CH0 D2 D1 D0 A/D CE2 CE1 CE0 D76 D5 D4 D3 A/D selection CS2 CS1 CS0 D2 D1 D0 A/D selection ADF ADE ADST OWE D74 D3 D2 D1 D0 Conversion-complete A/D A/D ST1 ST0 D72 D1 D0 to (low-order to (high-order TS[1:0] #ADTRG Software CH[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 CE[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 CS[2:0] AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 Completed Normal ST[1:0] clocks clocks clocks clocks R/W R/W R/W R/W R/W R/W R/W when read. when ADD read. writing R/W when read. with clocks.
Function R/W (B) input (B) input (B) input (B) High-speed DMA (B) High-speed DMA when read. (B) IDMA (B) (B) (B) EPSON S1C33L03 FUNCTION PART B-APPENDIX-13 PP1L2 PP1L1 PP1L0 PP0L2 PP0L1 PP0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP3L2 PP3L1 PP3L0 PP2L2 PP2L1 PP2L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PK1L2 PK1L1 PK1L0 PK0L2 PK0L1 PK0L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PHSD1L2 PHSD1L1 PHSD1L0 PHSD0L2 PHSD0L1 PHSD0L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PHSD3L2 PHSD3L1 PHSD3L0 PHSD2L2 PHSD2L1 PHSD2L0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA PDM2 PDM1 PDM0 D73 D2 D1 D0 IDMA P16T12 P16T11 P16T10 P16T02 P16T01 P16T00 D7 D6 D5 D4 D3 D2 D1 D0 P16T32 P16T31 P16T30 P16T22 P16T21 P16T20 D7 D6 D5 D4 D3 D2 D1 D0 P16T52 P16T51 P16T50 P16T42 P16T41 P16T40 D7 D6 D5 D4 D3 D2 D1 D0 to to to to to to to to to to to to to to to to to APPENDIX: I/O MAP R/W when read. R/W when R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. A-1
APPENDIX: I/O MAP Function R/W (B) I/F 004026A (B) I/F A/D Writing allowed. 004026B (B) Clock 004026C (B) input 004026D (B) input EPSON B-APPENDIX-14 S1C33L03 FUNCTION PART PSIO02 PSIO01 PSIO00 P8TM2 P8TM1 P8TM0 D7 D6 D5 D4 D3 D2 D1 D0 interface PAD2 PAD1 PAD0 PSIO12 PSIO11 PSIO10 D7 D6 D5 D4 D3 D2 D1 D0 A/D interface PCTM2 PCTM1 PCTM0 D73 D2 D1 D0 Clock PP5L2 PP5L1 PP5L0 PP4L2 PP4L1 PP4L0 D7 D6 D5 D4 D3 D2 D1 D0 input input PP7L2 PP7L1 PP7L0 PP6L2 PP6L1 PP6L0 D7 D6 D5 D4 D3 D2 D1 D0 input input to to to to to to to to to R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W when read. R/W when read.
Function R/W when read. (B) input, input when read. (B) DMA (B) Enabled (B) (B) when read. (B) when read. (B) I/F when read. (B) input clock A/D EPSON S1C33L03 FUNCTION PART B-APPENDIX-15 EK1 EK0 EP3 EP2 EP1 EP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input EIDMA EHDM3 EHDM2 EHDM1 EHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA E16TC1 E16TU1 E16TC0 E16TU0 D7 D6 D54 D3 D2 D10 E16TC3 E16TU3 E16TC2 E16TU2 D7 D6 D54 D3 D2 D10 E16TC5 E16TU5 E16TC4 E16TU4 D7 D6 D54 D3 D2 D10 E8TU3 E8TU2 E8TU1 E8TU0 D74 D3 D2 D1 D0 ESTX1 ESRX1 ESERR1 ESTX0 ESRX0 ESERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF EP7 EP6 EP5 EP4 ECTM EADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D Disabled APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W when read. (B) Factor input, input factor when read. (B) DMA factor (B) factor (B) factor (B) factor when read. (B) Factor factor when read. (B) Factor I/F factor when read. (B) Factor input clock A/D factor EPSON B-APPENDIX-16 S1C33L03 FUNCTION PART FK1 FK0 FP3 FP2 FP1 FP0 D76 D5 D4 D3 D2 D1 D0 input input input input input input FIDMA FHDM3 FHDM2 FHDM1 FHDM0 D75 D4 D3 D2 D1 D0 IDMA High-speed DMA High-speed DMA High-speed DMA High-speed DMA F16TC1 F16TU1 F16TC0 F16TU0 D7 D6 D54 D3 D2 D10 F16TC3 F16TU3 F16TC2 F16TU2 D7 D6 D54 D3 D2 D10 F16TC5 F16TU5 F16TC4 F16TU4 D7 D6 D54 D3 D2 D10 F8TU3 F8TU2 F8TU1 F8TU0 D74 D3 D2 D1 D0 FSTX1 FSRX1 FSERR1 FSTX0 FSRX0 FSERR0 D76 D5 D4 D3 D2 D1 D0 SIF SIF SIF SIF SIF SIF FP7 FP6 FP5 FP4 FCTM FADE D76 D5 D4 D3 D2 D1 D0 input input input input Clock A/D factor Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor Factor factor factor factor factor R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) I/F A/D, input IDMA (B) input high-speed DMA IDMA (B) IDMA (B) I/F IDMA (B) I/F A/D, input IDMA EPSON S1C33L03 FUNCTION PART B-APPENDIX-17 R16TC0 R16TU0 RHDM1 RHDM0 RP3 RP2 RP1 RP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input R16TC4 R16TU4 R16TC3 R16TU3 R16TC2 R16TU2 R16TC1 R16TU1 D7 D6 D5 D4 D3 D2 D1 D0 RSTX0 RSRX0 R8TU3 R8TU2 R8TU1 R8TU0 R16TC5 R16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF RP7 RP6 RP5 RP4 RADE RSTX1 RSRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF DE16TC0 DE16TU0 DEHDM1 DEHDM0 DEP3 DEP2 DEP1 DEP0 D7 D6 D5 D4 D3 D2 D1 D0 High-speed DMA High-speed DMA input input input input DE16TC4 DE16TU4 DE16TC3 DE16TU3 DE16TC2 DE16TU2 DE16TC1 DE16TU1 D7 D6 D5 D4 D3 D2 D1 D0 DESTX0 DESRX0 DE8TU3 DE8TU2 DE8TU1 DE8TU0 DE16TC5 DE16TU5 D7 D6 D5 D4 D3 D2 D1 D0 SIF SIF DEP7 DEP6 DEP5 DEP4 DEADE DESTX1 DESRX1 D7 D6 D5 D4 D3 D2 D1 D0 input input input input A/D SIF SIF IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA IDMA APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. A-1
APPENDIX: I/O MAP Function R/W (B) High-speed DMA (B) High-speed DMA when read. 004029A (B) High-speed DMA software 004029F (B) EPSON B-APPENDIX-18 S1C33L03 FUNCTION PART HSD1S3 HSD1S2 HSD1S1 HSD1S0 D7 D6 D5 D4 High-speed DMA HSD0S3 HSD0S2 HSD0S1 HSD0S0 D3 D2 D1 D0 High-speed DMA D7 D6 D5 D4 High-speed DMA HSD3S3 HSD3S2 HSD3S1 HSD3S0 HSD2S3 HSD2S2 HSD2S1 HSD2S0 D3 D2 D1 D0 High-speed DMA HST3 HST2 HST1 HST0 D74 D3 D2 D1 D0 HSDMA software HSDMA software HSDMA software HSDMA software DENONLY D73 D2 IDMA selection IDMA selection factor selection IDMAONLY D1 RSTONLY D0 C Software K51 input K51 input input input SI/F SI/F A/D C Software K50 input K50 input input input SI/F SI/F A/D C Software K54 input K54 input input input SI/F SI/F A/D C Software K53 input K53 input input input SI/F SI/F A/D RD/WR only RD/WR RD/WR R/W R/W R/W R/W R/W R/W R/W
Function R/W when read. 00402C0 (B) #DMAREQ3 K54 K5 function when read. 00402C1 (B) High K5 input 00402C3 (B) K6 function 00402C4 (B) High K6 input EPSON S1C33L03 FUNCTION PART B-APPENDIX-19 CFK54 CFK53 CFK52 CFK51 CFK50 D75 D4 D3 D2 D1 D0 K54 function selection K53 function selection K52 function selection K51 function selection K50 function selection K54D K53D K52D K51D K50D D75 D4 D3 D2 D1 D0 K54 input K53 input K52 input K51 input K50 input CFK67 CFK66 CFK65 CFK64 CFK63 CFK62 CFK61 CFK60 D7 D6 D5 D4 D3 D2 D1 D0 K67 function selection K66 function selection K65 function selection K64 function selection K63 function selection K62 function selection K61 function selection K60 function selection K67D K66D K65D K64D K63D K62D K61D K60D D7 D6 D5 D4 D3 D2 D1 D0 K67 input K66 input K65 input K64 input K63 input K62 input K61 input K60 input #DMAREQ2 K53 #ADTRG K52 #DMAREQ1 K51 #DMAREQ0 K50 AD7 K67 AD6 K66 AD5 K65 AD4 K64 AD3 K63 AD2 K62 AD1 K61 AD0 K60 APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W 00402C5 factor FP function switching 00402C6 (B) input 00402C7 (B) input 00402C8 (B) input input polarity 00402C9 (B) input when read. 00402CA (B) input 00402CB factor TM16 function switching EPSON B-APPENDIX-20 S1C33L03 FUNCTION PART T8CH5S0 SIO3TS0 D7 D6 SIO T8CH4S0 SIO3RS0 D5 D4 SIO SIO2TS0 D3 SIO SIO3ES0 D2 SIO SIO2RS0 D1 SIO SIO2ES0 D0 SIO SPT31 SPT30 SPT21 SPT20 SPT11 SPT10 SPT01 SPT00 D7 D6 D5 D4 D3 D2 D1 D0 FPT3 input selection FPT2 input selection FPT1 input selection FPT0 input selection SPT71 SPT70 SPT61 SPT60 SPT51 SPT50 SPT41 SPT40 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 input selection FPT6 input selection FPT5 input selection FPT4 input selection SPPT7 SPPT6 SPPT5 SPPT4 SPPT3 SPPT2 SPPT1 SPPT0 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 input polarity selection FPT6 input polarity selection FPT5 input polarity selection FPT4 input polarity selection FPT3 input polarity selection FPT2 input polarity selection FPT1 input polarity selection FPT0 input polarity selection Edge SEPT7 SEPT6 SEPT5 SEPT4 SEPT3 SEPT2 SEPT1 SEPT0 D7 D6 D5 D4 D3 D2 D1 D0 FPT7 selection FPT6 selection FPT5 selection FPT4 selection FPT3 selection FPT2 selection FPT1 selection FPT0 selection SPPK11 SPPK10 SPPK01 SPPK00 D74 D3 D2 D1 D0 FPK1 input selection FPK0 input selection T8CH5S1 D7 T8CH4S1 D6 SIO3ES1 D5 SIO SIO2ES1 D4 SIO SIO3TS1 D3 SIO SIO3RS1 D2 SIO SIO2TS1 D1 SIO SIO2RS1 D0 SIO T8 UF FP7 SIO TXD FP6 T8 UF FP5 SIO RXD FP4 SIO TXD FP3 SIO RXD FP2 SIO RXD FP1 SIO RXD FP0 P23 P03 K53 K63 P22 P02 K52 K62 P21 P01 K51 K61 P20 P00 K50 K60 P27 P07 P33 K67 P26 P06 P32 K66 P25 P05 P31 K65 P24 P04 K54 K64 High or or Falling P2[7:4] P0[7:4] K6[7:4] K6[3:0] P2[4:0] P0[4:0] K6[4:0] K5[4:0] T8 UF TM16 T8 UF TM16 SIO RXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 SIO TXD TM16 SIO RXD TM16 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Function R/W when read. 00402CC (B) High input (FPK0) input when read. 00402CD (B) High input (FPK1) input when read. 00402CE (B) input (FPK0) input when read. 00402CF (B) input (FPK1) input 00402D0 (B) P0 function 00402D1 (B) High P0 I/O 00402D2 (B) P0 I/O 00402D4 (B) EXCL5 #DMAEND1 P1 function when read. 00402D5 (B) High P1 I/O EPSON S1C33L03 FUNCTION PART B-APPENDIX-21 SCPK04 SCPK03 SCPK02 SCPK01 SCPK00 D75 D4 D3 D2 D1 D0 FPK04 input FPK03 input FPK02 input FPK01 input FPK00 input SCPK13 SCPK12 SCPK11 SCPK10 D74 D3 D2 D1 D0 FPK13 input FPK12 input FPK11 input FPK10 input SMPK04 SMPK03 SMPK02 SMPK01 SMPK00 D75 D4 D3 D2 D1 D0 FPK04 input FPK03 input FPK02 input FPK01 input FPK00 input SMPK13 SMPK12 SMPK11 SMPK10 D74 D3 D2 D1 D0 FPK13 input FPK12 input FPK11 input FPK10 input CFP07 CFP06 CFP05 CFP04 CFP03 CFP02 CFP01 CFP00 D7 D6 D5 D4 D3 D2 D1 D0 P07 function selection P06 function selection P05 function selection P04 function selection P03 function selection P02 function selection P01 function selection P00 function selection P07D P06D P05D P04D P03D P02D P01D P00D D7 D6 D5 D4 D3 D2 D1 D0 P07 I/O P06 I/O P05 I/O P04 I/O P03 I/O P02 I/O P01 I/O P00 I/O IOC07 IOC06 IOC05 IOC04 IOC03 IOC02 IOC01 IOC00 D7 D6 D5 D4 D3 D2 D1 D0 P07 I/O P06 I/O P05 I/O P04 I/O P03 I/O P02 I/O P01 I/O P00 I/O CFP16 D7 D6 P16 function selection CFP15 D5 P15 function selection CFP14 D4 P14 function selection CFP13 D3 P13 function selection CFP12 D2 P12 function selection CFP11 D1 P11 function selection CFP10 D0 P10 function selection P16D P15D P14D P13D P12D P11D P10D D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O #SRDY1 P07 #SCLK1 P06 SOUT1 P05 SIN1 P04 #SRDY0 P03 #SCLK0 P02 SOUT0 P01 SIN0 P00 P16 EXCL4 #DMAEND0 P15 FOSC1 P14 EXCL3 T8UF3 P13 EXCL2 T8UF2 P12 EXCL1 T8UF1 P11 EXCL0 T8UF0 P10 APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W This the of the I/O of the when it read. R/W when read. R/W R/W functions R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W 00402D6 (B) P1 I/O 00402D7 SIO function 00402D8 (B) P2 function 00402D9 (B) High P2 I/O 00402DA (B) P2 I/O 00402DB SIO function 00402DC (B) P3 function #BUSACK P35 when read. 00402DD (B) High P3 I/O 00402DE (B) P3 I/O EPSON B-APPENDIX-22 S1C33L03 FUNCTION PART IOC16 IOC15 IOC14 IOC13 IOC12 IOC11 IOC10 D7 D6 D5 D4 D3 D2 D1 D0 P16 I/O P15 I/O P14 I/O P13 I/O P12 I/O P11 I/O P10 I/O SSRDY3 D74 D3 I/F SRDY selection SSCLK3 D2 I/F SCLK selection SSOUT3 D1 I/F SOUT selection SSIN3 D0 I/F SIN selection CFP27 CFP26 CFP25 CFP24 CFP23 CFP22 CFP21 CFP20 D7 D6 D5 D4 D3 D2 D1 D0 P27 function selection P26 function selection P25 function selection P24 function selection P23 function selection P22 function selection P21 function selection P20 function selection P27D P26D P25D P24D P23D P22D P21D P20D D7 D6 D5 D4 D3 D2 D1 D0 P27 I/O P26 I/O P25 I/O P24 I/O P23 I/O P22 I/O P21 I/O P20 I/O IOC27 IOC26 IOC25 IOC24 IOC23 IOC22 IOC21 IOC20 D7 D6 D5 D4 D3 D2 D1 D0 P27 I/O P26 I/O P25 I/O P24 I/O P23 I/O P22 I/O P21 I/O P20 I/O SSRDY2 SSCLK2 SSOUT2 SSIN2 D74 D3 D2 D1 D0 I/F SRDY selection I/F SCLK selection I/F SOUT selection I/F SIN selection CFP35 CFP34 D76 D5 D4 P35 function selection P34 function selection CFP33 CFP32 CFP31 CFP30 D3 D2 D1 D0 P33 function selection P32 function selection P31 function selection P30 function selection P35D P34D P33D P32D P31D P30D D76 D5 D4 D3 D2 D1 D0 P35 I/O P34 I/O P33 I/O P32 I/O P31 I/O P30 I/O IOC35 IOC34 IOC33 IOC32 IOC31 IOC30 D76 D5 D4 D3 D2 D1 D0 P35 I/O P34 I/O P33 I/O P32 I/O P31 I/O P30 I/O #SRDY3 P32/ #DMAACK0 #SCLK3 P15/EXCL4/ #DMAEND0 SOUT3 P16/EXCL5/ #DMAEND1 SIN3 P33/ #DMAACK1 TM5 P27 TM4 P26 TM3 P25 TM2 P24 TM1 P23 TM0 P22 #DWE P21 #DRD P20 #SRDY2 P24/TM2 #SCLK2 P25/TM3 SOUT2 P26/TM4 SIN2 P27/TM5 #BUSREQ #CE6 P34 #DMAACK1 P33 #DMAACK0 P32 #BUSGET P31 #WAIT #CE4/#CE5 P30 R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W This the of the I/O of the when read. R/W R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. This the of the I/O of the when read.
Function R/W 00402DF (B) function (HW) (HW) EPSON S1C33L03 FUNCTION PART B-APPENDIX-23 CFEX7 CFEX6 CFEX5 CFEX4 CFEX3 CFEX2 CFEX1 D7 D6 D5 D4 D3 D2 D1 P07 function P06 function P05 function P04 function P31 function P21 function P10, P11, P13 function CFEX0 D0 P12, P14 function DF DE DD DC selection A18SZ A18DF1 A18DF0 A18WT2 A18WT1 A18WT0 DB DA D9 D8 A16SZ A16DF1 A16DF0 D7 D6 D5 D4 selection A16WT2 A16WT1 A16WT0 D3 D2 D1 D0 A14DRA A13DRA A14SZ A14DF1 A14DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A14WT2 A14WT1 A14WT0 D3 D2 D1 D0 #DMAEND3 P07, #DMAACK3 P06, #DMAEND2 P05, #DMAACK2 P04, #GARD P31, #GAAS P21, DST0 DST1 DPC0 P10, P11, P13, DST2 DCLK P12, P14, A18DF[1:0] of A18WT[2:0] A16DF[1:0] of A16WT[2:0] Used Not Used Not A14DF[1:0] of A14WT[2:0] APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W R/W R/W R/W when read. R/W when read. A-1
APPENDIX: I/O MAP Function R/W (HW) (HW) (HW) EPSON B-APPENDIX-24 S1C33L03 FUNCTION PART A12SZ A12DF1 A12DF0 DF7 D6 D5 D4 selection A12WT2 A12WT1 A12WT0 D3 D2 D1 D0 A10IR2 A10IR1 A10IR0 DF DE DD DC internal ROM selection A10BW1 A10BW0 DB DA D9 burst ROM burst A10DRA A9DRA A10SZ A10DF1 A10DF0 D8 D7 D6 D5 D4 burst ROM selection burst ROM selection selection A10WT2 A10WT1 A10WT0 D3 D2 D1 D0 A8DRA A7DRA A8SZ A8DF1 A8DF0 DF9 D8 D7 D6 D5 D4 DRAM selection DRAM selection selection A8WT2 A8WT1 A8WT0 D3 D2 D1 D0 A18DF[1:0] of A18WT[2:0] A10IR[2:0] ROM 2MB 1MB 512KB 256KB 128KB 64KB 32KB 16KB A10BW[1:0] Used Not Used Not A10DF[1:0] of A10WT[2:0] Used Not Used Not A8DF[1:0] of A8WT[2:0] R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W when read. R/W when read.
Function R/W 004812A (HW) read. 004812D (B) TTBR write 004812E (HW) EPSON S1C33L03 FUNCTION PART B-APPENDIX-25 A6DF1 A6DF0 DFE DD DC output A6WT2 A6WT1 A6WT0 DB DA D9 D8 A5SZ A5DF1 A5DF0 D7 D6 D5 D4 selection A5WT2 A5WT1 A5WT0 D3 D2 D1 D0 TBRP7 TBRP6 TBRP5 TBRP4 TBRP3 TBRP2 TBRP1 TBRP0 D7 D6 D5 D4 D3 D2 D1 D0 TTBR write RBCLK RBST8 REDO RCA1 RCA0 DF DE DD DC DB DA BCLK ROM burst selection DRAM selection selection RPC2 RPC1 RPC0 RRA1 RRA0 D9 D8 D7 D6 D5 Refresh Refresh selection Refresh RPC Refresh RAS selection SBUSST SEMAS SEPD SWAITE D4 D3 D2 D1 D0 interface selection #WAIT A6DF[1:0] of A6WT[2:0] A5DF[1:0] of A5WT[2:0] Writing the TTBR write protection. Writing other the write protection. EDO RCA[1:0] Self-refresh CBR-refresh RRA[1:0] of #BSL A0 Existing APPENDIX: I/O MAP R/W when read. R/W when read. R/W R/W when read. R/W when read. R/W R/W R/W R/W Writing allowed. R/W R/W R/W R/W R/W R/W R/W R/W Writing allowed. A-1
APPENDIX: I/O MAP Function R/W (HW) DRAM ROM (HW) Access (HW) TTBR (HW) TTBR high- EPSON B-APPENDIX-26 S1C33L03 FUNCTION PART A3EEN CEFUNC1 CEFUNC0 DFC DB DA D9 #CE function selection CRAS RPRC1 RPRC0 D8 D7 D6 RAS DRAM RAS precharge selection CASC1 CASC0 D5 D4 D3 DRAM CAS selection RASC1 RASC0 D2 D1 D0 DRAM RAS selection A18IO A16IO A14IO A12IO A8IO A6IO A5IO A18EC A16EC A14EC A12EC A10EC A8EC A6EC A5EC DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 internal/external internal/external internal/external internal/external internal/external internal/external TTBR15 TTBR14 TTBR13 TTBR12 TTBR11 TTBR10 TTBR09 TTBR08 TTBR07 TTBR06 TTBR05 TTBR04 TTBR03 TTBR02 TTBR01 TTBR00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Trap Trap TTBR33 TTBR32 TTBR31 TTBR30 TTBR2B TTBR2A TTBR29 TTBR28 TTBR27 TTBR26 TTBR25 TTBR24 TTBR23 TTBR22 TTBR21 TTBR20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Trap Trap CEFUNC[1:0] #CE #CE7/8..#CE17/18 #CE6..#CE17 #CE4..#CE10 Normal RPRC[1:0] of CASC[1:0] of RASC[1:0] of R/W R/W when read. R/W R/W R/W when read. R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. R/W when read. Writing allowed. when read. Writing allowed. R/W
Function R/W (HW) G/A 004813A (B) BCLK EPSON S1C33L03 FUNCTION PART B-APPENDIX-27 A18AS A16AS A14AS A12AS A8AS A6AS A5AS A18RD A16RD A14RD A12RD A8RD A6RD A5RD DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A1X1MD BCLKSEL1 BCLKSEL0 D74 D3 D2 D1 D0 access-speed BCLK clock selection BCLKSEL[1:0] BCLK PLL_CLK OSC3_CLK BCU_CLK CPU_CLK APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. when read. R/W R/W when read. only when read. A-1
APPENDIX: I/O MAP Function R/W R/W (HW) R/W (HW) (HW) counter (B) EPSON B-APPENDIX-28 S1C33L03 FUNCTION PART to CR0A15 CR0A14 CR0A13 CR0A12 CR0A11 CR0A10 CR0A9 CR0A8 CR0A7 CR0A6 CR0A5 CR0A4 CR0A3 CR0A2 CR0A1 CR0A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR0A15 MSB CR0A0 LSB to CR0B15 CR0B14 CR0B13 CR0B12 CR0B11 CR0B10 CR0B9 CR0B8 CR0B7 CR0B6 CR0B5 CR0B4 CR0B3 CR0B2 CR0B1 CR0B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR0B15 MSB CR0B0 LSB to TC015 TC014 TC013 TC012 TC011 TC010 TC09 TC08 TC07 TC06 TC05 TC04 TC03 TC02 TC01 TC00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC015 MSB TC00 LSB SELFM0 SELCRB0 OUTINV0 CKSL0 PTM0 PRESET0 PRUN0 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W (HW) R/W 004818A (HW) 004818C (HW) counter 004818E (B) EPSON S1C33L03 FUNCTION PART B-APPENDIX-29 to CR1A15 CR1A14 CR1A13 CR1A12 CR1A11 CR1A10 CR1A9 CR1A8 CR1A7 CR1A6 CR1A5 CR1A4 CR1A3 CR1A2 CR1A1 CR1A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR1A15 MSB CR1A0 LSB to CR1B15 CR1B14 CR1B13 CR1B12 CR1B11 CR1B10 CR1B9 CR1B8 CR1B7 CR1B6 CR1B5 CR1B4 CR1B3 CR1B2 CR1B1 CR1B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR1B15 MSB CR1B0 LSB to TC115 TC114 TC113 TC112 TC111 TC110 TC19 TC18 TC17 TC16 TC15 TC14 TC13 TC12 TC11 TC10 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC115 MSB TC10 LSB SELFM1 SELCRB1 OUTINV1 CKSL1 PTM1 PRESET1 PRUN1 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On Stop APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W when read. when read. A-1
APPENDIX: I/O MAP Function R/W R/W (HW) R/W (HW) (HW) counter (B) EPSON B-APPENDIX-30 S1C33L03 FUNCTION PART to CR2A15 CR2A14 CR2A13 CR2A12 CR2A11 CR2A10 CR2A9 CR2A8 CR2A7 CR2A6 CR2A5 CR2A4 CR2A3 CR2A2 CR2A1 CR2A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR2A15 MSB CR2A0 LSB to CR2B15 CR2B14 CR2B13 CR2B12 CR2B11 CR2B10 CR2B9 CR2B8 CR2B7 CR2B6 CR2B5 CR2B4 CR2B3 CR2B2 CR2B1 CR2B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR2B15 MSB CR2B0 LSB to TC215 TC214 TC213 TC212 TC211 TC210 TC29 TC28 TC27 TC26 TC25 TC24 TC23 TC22 TC21 TC20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC215 MSB TC20 LSB SELFM2 SELCRB2 OUTINV2 CKSL2 PTM2 PRESET2 PRUN2 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W (HW) R/W 004819A (HW) 004819C (HW) counter 004819E (B) EPSON S1C33L03 FUNCTION PART B-APPENDIX-31 to CR3A15 CR3A14 CR3A13 CR3A12 CR3A11 CR3A10 CR3A9 CR3A8 CR3A7 CR3A6 CR3A5 CR3A4 CR3A3 CR3A2 CR3A1 CR3A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR3A15 MSB CR3A0 LSB to CR3B15 CR3B14 CR3B13 CR3B12 CR3B11 CR3B10 CR3B9 CR3B8 CR3B7 CR3B6 CR3B5 CR3B4 CR3B3 CR3B2 CR3B1 CR3B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR3B15 MSB CR3B0 LSB to TC315 TC314 TC313 TC312 TC311 TC310 TC39 TC38 TC37 TC36 TC35 TC34 TC33 TC32 TC31 TC30 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC315 MSB TC30 LSB SELFM3 SELCRB3 OUTINV3 CKSL3 PTM3 PRESET3 PRUN3 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Disabled Normal clock clock On Stop APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W when read. when read. A-1
APPENDIX: I/O MAP Function R/W R/W 00481A0 (HW) R/W 00481A2 (HW) 00481A4 (HW) counter 00481A6 (B) EPSON B-APPENDIX-32 S1C33L03 FUNCTION PART to CR4A15 CR4A14 CR4A13 CR4A12 CR4A11 CR4A10 CR4A9 CR4A8 CR4A7 CR4A6 CR4A5 CR4A4 CR4A3 CR4A2 CR4A1 CR4A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR4A15 MSB CR4A0 LSB to CR4B15 CR4B14 CR4B13 CR4B12 CR4B11 CR4B10 CR4B9 CR4B8 CR4B7 CR4B6 CR4B5 CR4B4 CR4B3 CR4B2 CR4B1 CR4B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR4B15 MSB CR4B0 LSB to TC415 TC414 TC413 TC412 TC411 TC410 TC49 TC48 TC47 TC46 TC45 TC44 TC43 TC42 TC41 TC40 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC415 MSB TC40 LSB SELFM4 SELCRB4 OUTINV4 CKSL4 PTM4 PRESET4 PRUN4 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Invert Normal clock clock On Stop R/W R/W R/W R/W R/W R/W when read. when read.
Function R/W R/W 00481A8 (HW) R/W 00481AA (HW) 00481AC (HW) counter 00481AE (B) EPSON S1C33L03 FUNCTION PART B-APPENDIX-33 to CR5A15 CR5A14 CR5A13 CR5A12 CR5A11 CR5A10 CR5A9 CR5A8 CR5A7 CR5A6 CR5A5 CR5A4 CR5A3 CR5A2 CR5A1 CR5A0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR5A15 MSB CR5A0 LSB to CR5B15 CR5B14 CR5B13 CR5B12 CR5B11 CR5B10 CR5B9 CR5B8 CR5B7 CR5B6 CR5B5 CR5B4 CR5B3 CR5B2 CR5B1 CR5B0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CR5B15 MSB CR5B0 LSB to TC515 TC514 TC513 TC512 TC511 TC510 TC59 TC58 TC57 TC56 TC55 TC54 TC53 TC52 TC51 TC50 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 counter TC515 MSB TC50 LSB SELFM5 SELCRB5 OUTINV5 CKSL5 PTM5 PRESET5 PRUN5 D7 D6 D5 D4 D3 D2 D1 D0 selection inversion input clock selection clock Normal Normal clock clock On Stop APPENDIX: I/O MAP R/W R/W R/W R/W R/W R/W when read. when read. A-1
APPENDIX: I/O MAP Function R/W R/W (HW) IDMA read. (HW) IDMA high-order (B) IDMA (B) IDMA EPSON B-APPENDIX-34 S1C33L03 FUNCTION PART DBASEL15 DBASEL14 DBASEL13 DBASEL12 DBASEL11 DBASEL10 DBASEL9 DBASEL8 DBASEL7 DBASEL6 DBASEL5 DBASEL4 DBASEL3 DBASEL2 DBASEL1 DBASEL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 IDMA low-order (Initial DBASEH11 DBASEH10 DBASEH9 DBASEH8 DBASEH7 DBASEH6 DBASEH5 DBASEH4 DBASEH3 DBASEH2 DBASEH1 DBASEH0 DFC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 IDMA high-order (Initial DSTART DCHN D7 D60 IDMA IDMA IDMAEN D71 D0 IDMA IDMA Stop to R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 FUNCTION PART B-APPENDIX-35 TC0_L7 TC0_L6 TC0_L5 TC0_L4 TC0_L3 TC0_L2 TC0_L1 TC0_L0 BLKLEN07 BLKLEN06 BLKLEN05 BLKLEN04 BLKLEN03 BLKLEN02 BLKLEN01 BLKLEN00 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM0 D0DIR DF DE selection D) S) counter[15:8] TC0_H7 TC0_H6 TC0_H5 TC0_H4 TC0_H3 TC0_H2 TC0_H1 TC0_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S0ADRL15 S0ADRL14 S0ADRL13 S0ADRL12 S0ADRL11 S0ADRL10 S0ADRL9 S0ADRL8 S0ADRL7 S0ADRL6 S0ADRL5 S0ADRL4 S0ADRL3 S0ADRL2 S0ADRL1 S0ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DF DE DD DC D) S) memory DATSIZE0 S0IN1 S0IN0 S0ADRH11 S0ADRH10 S0ADRH9 S0ADRH8 S0ADRH7 S0ADRH6 S0ADRH5 S0ADRH4 S0ADRH3 S0ADRH2 S0ADRH1 S0ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S0IN[1:0] Inc.(init) Dec.(no init) APPENDIX: I/O MAP R/W R/W R/W R/W R/W read. R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W R/W (HW) High-speed DMA low-order D) S) 004822A (HW) High-speed DMA high-order D) S) read. 004822C (HW) High-speed DMA read. 004822E (HW) High-speed DMA EPSON B-APPENDIX-36 S1C33L03 FUNCTION PART D0ADRL15 D0ADRL14 D0ADRL13 D0ADRL12 D0ADRL11 D0ADRL10 D0ADRL9 D0ADRL8 D0ADRL7 D0ADRL6 D0ADRL5 D0ADRL4 D0ADRL3 D0ADRL2 D0ADRL1 D0ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D0MOD1 D0MOD0 DF DE D0IN1 D0IN0 DD DC D) S) D0ADRH11 D0ADRH10 D0ADRH9 D0ADRH8 D0ADRH7 D0ADRH6 D0ADRH5 D0ADRH4 D0ADRH3 D0ADRH2 D0ADRH1 D0ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS0_EN D0 DF1 HS0_TF D0 clear (writing) (reading) D0MOD[1:0] Block D0IN[1:0] Inc.(init) Dec.(no Clear operation Cleared R/W R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 FUNCTION PART B-APPENDIX-37 TC1_L7 TC1_L6 TC1_L5 TC1_L4 TC1_L3 TC1_L2 TC1_L1 TC1_L0 BLKLEN17 BLKLEN16 BLKLEN15 BLKLEN14 BLKLEN13 BLKLEN12 BLKLEN11 BLKLEN10 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM1 D1DIR DF DE selection D) S) counter[15:8] TC1_H7 TC1_H6 TC1_H5 TC1_H4 TC1_H3 TC1_H2 TC1_H1 TC1_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S1ADRL15 S1ADRL14 S1ADRL13 S1ADRL12 S1ADRL11 S1ADRL10 S1ADRL9 S1ADRL8 S1ADRL7 S1ADRL6 S1ADRL5 S1ADRL4 S1ADRL3 S1ADRL2 S1ADRL1 S1ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DF DE DD DC D) S) memory DATSIZE1 S1IN1 S1IN0 S1ADRH11 S1ADRH10 S1ADRH9 S1ADRH8 S1ADRH7 S1ADRH6 S1ADRH5 S1ADRH4 S1ADRH3 S1ADRH2 S1ADRH1 S1ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S1IN[1:0] Inc.(init) Dec.(no APPENDIX: I/O MAP R/W R/W R/W R/W R/W read. R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W R/W (HW) High-speed DMA low-order D) S) 004823A (HW) High-speed DMA high-order D) S) read. 004823C (HW) High-speed DMA read. 004823E (HW) High-speed DMA EPSON B-APPENDIX-38 S1C33L03 FUNCTION PART D1ADRL15 D1ADRL14 D1ADRL13 D1ADRL12 D1ADRL11 D1ADRL10 D1ADRL9 D1ADRL8 D1ADRL7 D1ADRL6 D1ADRL5 D1ADRL4 D1ADRL3 D1ADRL2 D1ADRL1 D1ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D1MOD1 D1MOD0 DF DE D1IN1 D1IN0 DD DC D) S) D1ADRH11 D1ADRH10 D1ADRH9 D1ADRH8 D1ADRH7 D1ADRH6 D1ADRH5 D1ADRH4 D1ADRH3 D1ADRH2 D1ADRH1 D1ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS1_EN D0 DF1 HS1_TF D0 clear (writing) (reading) D1MOD[1:0] Block D1IN[1:0] init) Inc.(init) init) Clear Cleared R/W R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 FUNCTION PART B-APPENDIX-39 TC2_L7 TC2_L6 TC2_L5 TC2_L4 TC2_L3 TC2_L2 TC2_L1 TC2_L0 BLKLEN27 BLKLEN26 BLKLEN25 BLKLEN24 BLKLEN23 BLKLEN22 BLKLEN21 BLKLEN20 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM2 D2DIR DF DE selection D) S) counter[15:8] TC2_H7 TC2_H6 TC2_H5 TC2_H4 TC2_H3 TC2_H2 TC2_H1 TC2_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S2ADRL15 S2ADRL14 S2ADRL13 S2ADRL12 S2ADRL11 S2ADRL10 S2ADRL9 S2ADRL8 S2ADRL7 S2ADRL6 S2ADRL5 S2ADRL4 S2ADRL3 S2ADRL2 S2ADRL1 S2ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DF DE DD DC D) S) memory DATSIZE2 S2IN1 S2IN0 S2ADRH11 S2ADRH10 S2ADRH9 S2ADRH8 S2ADRH7 S2ADRH6 S2ADRH5 S2ADRH4 S2ADRH3 S2ADRH2 S2ADRH1 S2ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S2IN[1:0] Inc.(init) Dec.(no APPENDIX: I/O MAP R/W R/W R/W R/W R/W read. R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W R/W (HW) High-speed DMA low-order D) S) 004824A (HW) High-speed DMA high-order D) S) read. 004824C (HW) High-speed DMA read. 004824E (HW) High-speed DMA EPSON B-APPENDIX-40 S1C33L03 FUNCTION PART D2ADRL15 D2ADRL14 D2ADRL13 D2ADRL12 D2ADRL11 D2ADRL10 D2ADRL9 D2ADRL8 D2ADRL7 D2ADRL6 D2ADRL5 D2ADRL4 D2ADRL3 D2ADRL2 D2ADRL1 D2ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D2MOD1 D2MOD0 DF DE D2IN1 D2IN0 DD DC D) S) D2ADRH11 D2ADRH10 D2ADRH9 D2ADRH8 D2ADRH7 D2ADRH6 D2ADRH5 D2ADRH4 D2ADRH3 D2ADRH2 D2ADRH1 D2ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS2_EN D0 DF1 HS2_TF D0 clear (writing) (reading) D2MOD[1:0] D2IN[1:0] Inc.(init) Clear operation Cleared R/W R/W R/W R/W R/W
Function R/W (HW) High-speed DMA counter (HW) High-speed DMA D) S) R/W (HW) High-speed DMA low-order D) S) (HW) High-speed DMA high-order D) S) EPSON S1C33L03 FUNCTION PART B-APPENDIX-41 TC3_L7 TC3_L6 TC3_L5 TC3_L4 TC3_L3 TC3_L2 TC3_L1 TC3_L0 BLKLEN37 BLKLEN36 BLKLEN35 BLKLEN34 BLKLEN33 BLKLEN32 BLKLEN31 BLKLEN30 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 ounter[7:0] counter[15:8] counter[7:0] DUALM3 D3DIR DF DE selection D) S) counter[15:8] TC3_H7 TC3_H6 TC3_H5 TC3_H4 TC3_H3 TC3_H2 TC3_H1 TC3_H0 DD8 D7 D6 D5 D4 D3 D2 D1 D0 counter[23:16] S3ADRL15 S3ADRL14 S3ADRL13 S3ADRL12 S3ADRL11 S3ADRL10 S3ADRL9 S3ADRL8 S3ADRL7 S3ADRL6 S3ADRL5 S3ADRL4 S3ADRL3 S3ADRL2 S3ADRL1 S3ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory DF DE DD DC D) S) memory DATSIZE3 S3IN1 S3IN0 S3ADRH11 S3ADRH10 S3ADRH9 S3ADRH8 S3ADRH7 S3ADRH6 S3ADRH5 S3ADRH4 S3ADRH3 S3ADRH2 S3ADRH1 S3ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) memory Memory WR Memory RD S3IN[1:0] init) Inc.(init) init) APPENDIX: I/O MAP R/W R/W R/W R/W R/W read. R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W R/W (HW) High-speed DMA low-order D) S) 004825A (HW) High-speed DMA high-order D) S) read. 004825C (HW) High-speed DMA read. 004825E (HW) High-speed DMA EPSON B-APPENDIX-42 S1C33L03 FUNCTION PART D3ADRL15 D3ADRL14 D3ADRL13 D3ADRL12 D3ADRL11 D3ADRL10 D3ADRL9 D3ADRL8 D3ADRL7 D3ADRL6 D3ADRL5 D3ADRL4 D3ADRL3 D3ADRL2 D3ADRL1 D3ADRL0 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) D3MOD1 D3MOD0 DF DE D3IN1 D3IN0 DD DC D) S) D3ADRH11 D3ADRH10 D3ADRH9 D3ADRH8 D3ADRH7 D3ADRH6 D3ADRH5 D3ADRH4 D3ADRH3 D3ADRH2 D3ADRH1 D3ADRH0 DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D) S) DF1 HS3_EN D0 DF1 HS3_TF D0 clear (writing) (reading) D3MOD[1:0] D3IN[1:0] Inc.(init) Dec.(no Clear Cleared R/W R/W R/W R/W R/W
Function R/W 039FFC0 (B) SDRAM 039FFC1 (B) SDRAM 039FFC2 (B) SDRAM 039FFC3 (B) SDRAM 039FFC4 (B) SDRAM EPSON S1C33L03 FUNCTION PART B-APPENDIX-43 SDRAR0 SDRAR1 SDRPC0 SDRPC1 D7 D6 D54 D3 D2 D10 #CE7/13 #CE8/14 SDRENA SDRINI SDRSRF SDRIS D7 D6 D5 D4 SDRAM SDRAM SDRAM self-refresh Initial command SDRCLK D3 D20 SDCLK self-refresh SDRCA1 SDRCA0 D7 D65 SDRAM SDRRA1 SDRRA0 D4 D32 SDRAM SDRBA D1 D0 of SDRAM SDRCL1 SDRCL0 SDRBL1 SDRBL0 D7 D65 SDRAM CAS latency D4 D32 SDRAM burst D10 SDRTRAS2 SDRTRAS1 SDRTRAS0 D75 SDRAM RAS SDRTRP1 SDRTRP0 D43 SDRAM RP SDRTRC2 SDRTRC1 SDRTRC0 D20 SDRAM RC SDRAM Not SDRAM SDRAM Not SDRAM #SDCE0 #CE7/13 #SDCE1 #CE8/14 precharge refresh precharge refresh SDRCA[1:0] 1K (SDA[9:0]) (SDA[8:0]) (SDA[7:0]) SDRRA[1:0] Addressing 8K (SDA[12:0]) 4K (SDA[11:0]) 2K (SDA[10:0]) SDRCL[1:0] CAS latency CAS SDRBL[1:0] SDRTRAS[2:0] of clocks SDRTRP[1:0] of clocks SDRTRC[2:0] of clocks APPENDIX: I/O MAP R/W R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. R/W when read. when read. R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W 039FFC5 (B) SDRAM when read. 039FFC6 (HW) SDRAM refresh count 039FFC8 (B) SDRAM refresh count 039FFC9 (B) SDRAM 039FFCA (B) SDRAM EPSON B-APPENDIX-44 S1C33L03 FUNCTION PART SDRTRCD1 SDRTRCD0 D76 SDRAM RCD SDRTRSC SDRTRRD1 SDRTRRD0 D5 D43 SDRAM RSC SDRAM RRD D20 DFC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SDRAM refresh count SDRARFC11 SDRARFC10 SDRARFC9 SDRARFC8 SDRARFC7 SDRARFC6 SDRARFC5 SDRARFC4 SDRARFC3 SDRARFC2 SDRARFC1 SDRARFC0 SDRSRFC3 SDRSRFC2 SDRSRFC1 SDRSRFC0 D74 D3 D2 D1 D0 SDRAM refresh count SDRSZ SDRBI D7 D6 D5 D40 SDRAM SDRAM SDRMRS SDRSRM D7 D6 D50 SDRAM SDRAM refresh SDRTRCD[1:0] of clocks clock clocks SDRTRRD[1:0] of clocks to to Interleaved One Not finished refresh refresh R/W R/W R/W when read. R/W R/W when read. This than R/W R/W when read. when read. when read.
Function R/W 039FFE0 (B) Revision 039FFE1 (B) LCDC 039FFE2 (B) LCDC 039FFE3 (B) LCDC when read. 039FFE4 (B) R/W 039FFE5 (B) when read. 039FFE6 (B) when read. 039FFE7 (B) EPSON S1C33L03 FUNCTION PART B-APPENDIX-45 PCODE5 PCODE4 PCODE3 PCODE2 PCODE1 PCODE0 RCODE1 RCODE0 D7 D6 D5 D4 D3 D2 D1 D0 Product Revision LDCOLOR FPSMASK LDDW1 LDDW0 D76 D5 D43 D2 D1 D0 Color/monochrome FPSHIFT LCD width/format BPP1 BPP0 D7 D6 DBLANK FRMRPT INVDISP D54 D3 D2 D1 D0 EL LCDCEN LPWREN LPSAVE1 LPSAVE0 D76 D5 D4 D32 D1 D0 LCD LCDPWR LDHSIZE5 LDHSIZE4 LDHSIZE3 LDHSIZE2 LDHSIZE1 LDHSIZE0 D76 D5 D4 D3 D2 D1 D0 LDVSIZE7 LDVSIZE6 LDVSIZE5 LDVSIZE4 LDVSIZE3 LDVSIZE2 LDVSIZE1 LDVSIZE0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order LDVSIZE9 LDVSIZE8 D72 D1 D0 (high-order HNDP4 HNDP3 HNDP2 HNDP1 HNDP0 D75 D4 D3 D2 D1 D0 LDDW[1:0] LDDW[1:0] bits/format bits/format BPP[1:0] Normal Repeated Not repeated Inverted Normal LPSAVE[1:0] Normal operation Non-display APPENDIX: I/O MAP R/W R/W R/W when read. when read. R/W R/W R/W R/W when read. when read. R/W R/W R/W when read. when read. R/W R/W R/W A-1
APPENDIX: I/O MAP Function R/W 039FFEA (B) when read. 039FFEB (B) MOD R/W 039FFEC (B) R/W 039FFED (B) Screen R/W 039FFEE (B) Screen R/W 039FFEF (B) when read. 039FFF0 (B) R/W 039FFF1 (B) Memory offset R/W 039FFF2 (B) EPSON B-APPENDIX-46 S1C33L03 FUNCTION PART VNDPF VNDP5 VNDP4 VNDP3 VNDP2 VNDP1 VNDP0 D7 D6 D5 D4 D3 D2 D1 D0 MODRATE5 MODRATE4 MODRATE3 MODRATE2 MODRATE1 MODRATE0 D76 D5 D4 D3 D2 D1 D0 MOD S1ADDR7 S1ADDR6 S1ADDR5 S1ADDR4 S1ADDR3 S1ADDR2 S1ADDR1 S1ADDR0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order S1ADDR15 S1ADDR14 S1ADDR13 S1ADDR12 S1ADDR11 S1ADDR10 S1ADDR9 S1ADDR8 D7 D6 D5 D4 D3 D2 D1 D0 (high-order S2ADDR7 S2ADDR6 S2ADDR5 S2ADDR4 S2ADDR3 S2ADDR2 S2ADDR1 S2ADDR0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order S2ADDR15 S2ADDR14 S2ADDR13 S2ADDR12 S2ADDR11 S2ADDR10 S2ADDR9 S2ADDR8 D7 D6 D5 D4 D3 D2 D1 D0 (high-order S1ADDR16 D71 D0 (MSB) MADOFS7 MADOFS6 MADOFS5 MADOFS4 MADOFS3 MADOFS2 MADOFS1 MADOFS0 D7 D6 D5 D4 D3 D2 D1 D0 Memory offset S1VSIZE7 S1VSIZE6 S1VSIZE5 S1VSIZE4 S1VSIZE3 S1VSIZE2 S1VSIZE1 S1VSIZE0 D7 D6 D5 D4 D3 D2 D1 D0 (low-order VNDP Non R/W when read. R/W R/W
Function R/W when read. 039FFF3 (B) when read. 039FFF4 (B) FIFO when read. 039FFF5 (B) 039FFF7 (B) when read. 039FFF8 (B) GPIO when read. 039FFF9 (B) GPIO R/W 039FFFA (B) Scratch 039FFFB (B) R/W 039FFFC (B) count EPSON S1C33L03 FUNCTION PART B-APPENDIX-47 S1VSIZE9 S1VSIZE8 D72 D1 D0 (high-order FIFOEO3 FIFOEO2 FIFOEO1 FIFOEO0 LCLKSEL2 LCLKSEL1 LCLKSEL0 D7 D6 D5 D4 D3 D2 D1 D0 FIFO offset LCDC clock LUTADDR3 LUTADDR2 LUTADDR1 LUTADDR0 D74 D3 D2 D1 D0 LUTDT3 LUTDT2 LUTDT1 LUTDT0 D7 D6 D5 D4 D30 GPIO2C GPIO1C GPIO0C D73 D2 D1 D0 GPIO2 GPIO1 GPIO0 GPO6D GPO5D GPO4D GPO3D GPIO2D GPIO1D GPIO0D D7 D6 D5 D4 D3 D2 D1 D0 GPO6 GPO5 GPO4 GPO3 GPIO2 GPIO1 GPIO0 SP1A7 SP1A6 SP1A5 SP1A4 SP1A3 SP1A2 SP1A1 SP1A0 D7 D6 D5 D4 D3 D2 D1 D0 Scratch PMODEN PMODSEL PMODCLK1 PMODCLK0 D7 D6 D52 D1 D0 clock (LCDC clock ratio ratio P: clock, M: Memory clock PMODLBC7 PMODLBC6 PMODLBC5 PMODLBC4 PMODLBC3 PMODLBC2 PMODLBC1 PMODLBC0 D7 D6 D5 D4 D3 D2 D1 D0 count LCLKSEL[2:0] LCDC clock BCU_CLK/4 BCU_CLK/3 BCU_CLK/2 BCU_CLK Stop Stop Stop High High High High High High High PMODCLK[1:0] ratio P: M: P: M: P: M: P: M: PMODCLK[1:0] ratio P: M: P: M: P: M: P: M: APPENDIX: I/O MAP R/W R/W R/W R/W R/W when read. R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W when read. A-1
APPENDIX: I/O MAP Function R/W 039FFFD (B) LCDC EPSON B-APPENDIX-48 S1C33L03 FUNCTION PART VRAMAR VRAMWT2 VRAMWT1 VRAMWT0 EDMAEN BREQEN LCDCST LCDCEC D7 D6 D5 D4 D3 D2 D1 D0 VRAM VRAM of SRAM) DMA A0/BSL BSL A0 R/W R/W R/W R/W R/W R/W
AMERICA EPSON ELECTRONICS AMERICA, INC. HEADQUARTERS River CA U.S.A. Phone: SALES OFFICES E. EI CA U.S.A. IL U.S.A. Northeast MA U.S.A. Southeast South, GA U.S.A. Phone: +1-877-EEA-0020 EUROPE EPSON EUROPE ELECTRONICS HEADQUARTERS GERMANY DSSELDORF BRANCH OFFICE GERMANY Phone: UK IRELAND BRANCH OFFICE Unit Doncastle House, Doncastle RG12 8PE, ENGLAND FRENCH BRANCH OFFICE LP Z.A. Courtaboeuf F-91976 FRANCE BARCELONA BRANCH OFFICE E-08190 SPAIN Scotland House, The Lothian, EH54 7EG, SCOTLAND International Operations ASIA EPSON (CHINA) CO., LTD. 23F, North RD District, CHINA SHANGHAI BRANCH 7F, High-Tech CHINA EPSON HONG KONG LTD. 20/F., Harbour Harbour EPSCO HX EPSON TAIWAN TECHNOLOGY TRADING LTD. 14F, Road, HSINCHU OFFICE 13F-3, Road, Phone: EPSON SINGAPORE PTE., LTD. Tower, SINGAPORE Phone: SEIKO EPSON CORPORATION KOREA OFFICE 50F, KLI KOREA GUMI OFFICE 6F, Morning Gumi-City, KOREA SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION IC IC JAPAN Phone: ED International JAPAN
of of semiconductors, displays and creating the products of customers dreams. IS
S1C33L03 Technical ELECTRONIC DEVICES MARKETING DIVISION EPSON Devices Printed