GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\spi_slave_fifo.v'
Analyzing Verilog file 'C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\spi_slave.v'
Analyzing Verilog file 'C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\fifo_sync.v'
Analyzing Verilog file 'C:\development\dev_wishbone_bus\libs\papilio_spi_slave\examples\burst_transfers\gateware\top.v'
Compiling module 'top'("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\examples\burst_transfers\gateware\top.v":11)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\examples\burst_transfers\gateware\top.v":34)
Compiling module 'spi_slave_fifo(TRANSFER_WIDTH=32)'("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\spi_slave_fifo.v":24)
Compiling module 'spi_slave(TRANSFER_WIDTH=32)'("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\spi_slave.v":33)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\spi_slave.v":118)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\spi_slave.v":178)
Compiling module 'fifo_sync(DATA_WIDTH=32,ALMOST_FULL_THRESHOLD=16)'("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\fifo_sync.v":26)
Extracting RAM for identifier 'memory'("C:\development\dev_wishbone_bus\libs\papilio_spi_slave\gateware\fifo_sync.v":59)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\development\dev_wishbone_bus\libs\papilio_spi_slave\examples\burst_transfers\fpga\impl\gwsynthesis\project.vg" completed
[100%] Generate report file "C:\development\dev_wishbone_bus\libs\papilio_spi_slave\examples\burst_transfers\fpga\impl\gwsynthesis\project_syn.rpt.html" completed
GowinSynthesis finish
