|LSTM_cell
clock => counter:c0.clock
clock => shiftReg:l0.clock
clock => nReg:r0.clock
clock => nReg:r1.clock
clock => LSTM_gate:u0.clock
clock => lut:m0.clock
clock => nReg:r2.clock
clock => nReg:r3.clock
clock => nReg:r4.clock
clock => nReg:r5.clock
clock => fixed_multiplier:u1.clock
clock => nReg:r6.clock
clock => nReg:r7.clock
clock => flip_flop_chain:ff0.clock
reset => flip_flop_chain:ff0.reset
reset => LSTM_gate:u0.reset
reset => shiftReg:l0.aclr
reset => nReg:r2.aclr
reset => nReg:r3.aclr
reset => nReg:r4.aclr
reset => nReg:r5.aclr
reset => nReg:r0.aclr
reset => nReg:r1.aclr
reset => nReg:r6.aclr
reset => nReg:r7.aclr
clear => LSTM_gate:u0.clear
clear => nReg:r2.sclr
clear => nReg:r3.sclr
clear => nReg:r4.sclr
clear => nReg:r5.sclr
clear => nReg:r0.sclr
clear => nReg:r1.sclr
clear => nReg:r6.sclr
clear => nReg:r7.sclr
start => ready.IN1
start => flip_flop_chain:ff0.start
input[0] => shiftReg:l0.input[0]
input[1] => shiftReg:l0.input[1]
input[2] => shiftReg:l0.input[2]
input[3] => shiftReg:l0.input[3]
input[4] => shiftReg:l0.input[4]
input[5] => shiftReg:l0.input[5]
input[6] => shiftReg:l0.input[6]
input[7] => shiftReg:l0.input[7]
input[8] => shiftReg:l0.input[8]
input[9] => shiftReg:l0.input[9]
input[10] => shiftReg:l0.input[10]
input[11] => shiftReg:l0.input[11]
input[12] => shiftReg:l0.input[12]
input[13] => shiftReg:l0.input[13]
input[14] => shiftReg:l0.input[14]
input[15] => shiftReg:l0.input[15]
h_out[0] << nReg:r0.Q[0]
h_out[1] << nReg:r0.Q[1]
h_out[2] << nReg:r0.Q[2]
h_out[3] << nReg:r0.Q[3]
h_out[4] << nReg:r0.Q[4]
h_out[5] << nReg:r0.Q[5]
h_out[6] << nReg:r0.Q[6]
h_out[7] << nReg:r0.Q[7]
h_out[8] << nReg:r0.Q[8]
h_out[9] << nReg:r0.Q[9]
h_out[10] << nReg:r0.Q[10]
h_out[11] << nReg:r0.Q[11]
h_out[12] << nReg:r0.Q[12]
h_out[13] << nReg:r0.Q[13]
h_out[14] << nReg:r0.Q[14]
h_out[15] << nReg:r0.Q[15]
ready << ready.DB_MAX_OUTPUT_PORT_TYPE
done << flip_flop_chain:ff0.q[30]


|LSTM_cell|counter:c0
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|LSTM_cell|counter:c0|lpm_counter:LPM_COUNTER_component
clock => cntr_gaj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gaj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_gaj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gaj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gaj:auto_generated.q[0]
q[1] <= cntr_gaj:auto_generated.q[1]
q[2] <= cntr_gaj:auto_generated.q[2]
q[3] <= cntr_gaj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|LSTM_cell|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LSTM_cell|shiftReg:l0
aclr => reg[9][0].ACLR
aclr => reg[9][1].ACLR
aclr => reg[9][2].ACLR
aclr => reg[9][3].ACLR
aclr => reg[9][4].ACLR
aclr => reg[9][5].ACLR
aclr => reg[9][6].ACLR
aclr => reg[9][7].ACLR
aclr => reg[9][8].ACLR
aclr => reg[9][9].ACLR
aclr => reg[9][10].ACLR
aclr => reg[9][11].ACLR
aclr => reg[9][12].ACLR
aclr => reg[9][13].ACLR
aclr => reg[9][14].ACLR
aclr => reg[9][15].ACLR
aclr => reg[8][0].ACLR
aclr => reg[8][1].ACLR
aclr => reg[8][2].ACLR
aclr => reg[8][3].ACLR
aclr => reg[8][4].ACLR
aclr => reg[8][5].ACLR
aclr => reg[8][6].ACLR
aclr => reg[8][7].ACLR
aclr => reg[8][8].ACLR
aclr => reg[8][9].ACLR
aclr => reg[8][10].ACLR
aclr => reg[8][11].ACLR
aclr => reg[8][12].ACLR
aclr => reg[8][13].ACLR
aclr => reg[8][14].ACLR
aclr => reg[8][15].ACLR
aclr => reg[7][0].ACLR
aclr => reg[7][1].ACLR
aclr => reg[7][2].ACLR
aclr => reg[7][3].ACLR
aclr => reg[7][4].ACLR
aclr => reg[7][5].ACLR
aclr => reg[7][6].ACLR
aclr => reg[7][7].ACLR
aclr => reg[7][8].ACLR
aclr => reg[7][9].ACLR
aclr => reg[7][10].ACLR
aclr => reg[7][11].ACLR
aclr => reg[7][12].ACLR
aclr => reg[7][13].ACLR
aclr => reg[7][14].ACLR
aclr => reg[7][15].ACLR
aclr => reg[6][0].ACLR
aclr => reg[6][1].ACLR
aclr => reg[6][2].ACLR
aclr => reg[6][3].ACLR
aclr => reg[6][4].ACLR
aclr => reg[6][5].ACLR
aclr => reg[6][6].ACLR
aclr => reg[6][7].ACLR
aclr => reg[6][8].ACLR
aclr => reg[6][9].ACLR
aclr => reg[6][10].ACLR
aclr => reg[6][11].ACLR
aclr => reg[6][12].ACLR
aclr => reg[6][13].ACLR
aclr => reg[6][14].ACLR
aclr => reg[6][15].ACLR
aclr => reg[5][0].ACLR
aclr => reg[5][1].ACLR
aclr => reg[5][2].ACLR
aclr => reg[5][3].ACLR
aclr => reg[5][4].ACLR
aclr => reg[5][5].ACLR
aclr => reg[5][6].ACLR
aclr => reg[5][7].ACLR
aclr => reg[5][8].ACLR
aclr => reg[5][9].ACLR
aclr => reg[5][10].ACLR
aclr => reg[5][11].ACLR
aclr => reg[5][12].ACLR
aclr => reg[5][13].ACLR
aclr => reg[5][14].ACLR
aclr => reg[5][15].ACLR
aclr => reg[4][0].ACLR
aclr => reg[4][1].ACLR
aclr => reg[4][2].ACLR
aclr => reg[4][3].ACLR
aclr => reg[4][4].ACLR
aclr => reg[4][5].ACLR
aclr => reg[4][6].ACLR
aclr => reg[4][7].ACLR
aclr => reg[4][8].ACLR
aclr => reg[4][9].ACLR
aclr => reg[4][10].ACLR
aclr => reg[4][11].ACLR
aclr => reg[4][12].ACLR
aclr => reg[4][13].ACLR
aclr => reg[4][14].ACLR
aclr => reg[4][15].ACLR
aclr => reg[3][0].ACLR
aclr => reg[3][1].ACLR
aclr => reg[3][2].ACLR
aclr => reg[3][3].ACLR
aclr => reg[3][4].ACLR
aclr => reg[3][5].ACLR
aclr => reg[3][6].ACLR
aclr => reg[3][7].ACLR
aclr => reg[3][8].ACLR
aclr => reg[3][9].ACLR
aclr => reg[3][10].ACLR
aclr => reg[3][11].ACLR
aclr => reg[3][12].ACLR
aclr => reg[3][13].ACLR
aclr => reg[3][14].ACLR
aclr => reg[3][15].ACLR
aclr => reg[2][0].ACLR
aclr => reg[2][1].ACLR
aclr => reg[2][2].ACLR
aclr => reg[2][3].ACLR
aclr => reg[2][4].ACLR
aclr => reg[2][5].ACLR
aclr => reg[2][6].ACLR
aclr => reg[2][7].ACLR
aclr => reg[2][8].ACLR
aclr => reg[2][9].ACLR
aclr => reg[2][10].ACLR
aclr => reg[2][11].ACLR
aclr => reg[2][12].ACLR
aclr => reg[2][13].ACLR
aclr => reg[2][14].ACLR
aclr => reg[2][15].ACLR
aclr => reg[1][0].ACLR
aclr => reg[1][1].ACLR
aclr => reg[1][2].ACLR
aclr => reg[1][3].ACLR
aclr => reg[1][4].ACLR
aclr => reg[1][5].ACLR
aclr => reg[1][6].ACLR
aclr => reg[1][7].ACLR
aclr => reg[1][8].ACLR
aclr => reg[1][9].ACLR
aclr => reg[1][10].ACLR
aclr => reg[1][11].ACLR
aclr => reg[1][12].ACLR
aclr => reg[1][13].ACLR
aclr => reg[1][14].ACLR
aclr => reg[1][15].ACLR
aclr => reg[0][0].ACLR
aclr => reg[0][1].ACLR
aclr => reg[0][2].ACLR
aclr => reg[0][3].ACLR
aclr => reg[0][4].ACLR
aclr => reg[0][5].ACLR
aclr => reg[0][6].ACLR
aclr => reg[0][7].ACLR
aclr => reg[0][8].ACLR
aclr => reg[0][9].ACLR
aclr => reg[0][10].ACLR
aclr => reg[0][11].ACLR
aclr => reg[0][12].ACLR
aclr => reg[0][13].ACLR
aclr => reg[0][14].ACLR
aclr => reg[0][15].ACLR
en => reg[0][15].ENA
en => reg[0][14].ENA
en => reg[0][13].ENA
en => reg[0][12].ENA
en => reg[0][11].ENA
en => reg[0][10].ENA
en => reg[0][9].ENA
en => reg[0][8].ENA
en => reg[0][7].ENA
en => reg[0][6].ENA
en => reg[0][5].ENA
en => reg[0][4].ENA
en => reg[0][3].ENA
en => reg[0][2].ENA
en => reg[0][1].ENA
en => reg[0][0].ENA
en => reg[1][15].ENA
en => reg[1][14].ENA
en => reg[1][13].ENA
en => reg[1][12].ENA
en => reg[1][11].ENA
en => reg[1][10].ENA
en => reg[1][9].ENA
en => reg[1][8].ENA
en => reg[1][7].ENA
en => reg[1][6].ENA
en => reg[1][5].ENA
en => reg[1][4].ENA
en => reg[1][3].ENA
en => reg[1][2].ENA
en => reg[1][1].ENA
en => reg[1][0].ENA
en => reg[2][15].ENA
en => reg[2][14].ENA
en => reg[2][13].ENA
en => reg[2][12].ENA
en => reg[2][11].ENA
en => reg[2][10].ENA
en => reg[2][9].ENA
en => reg[2][8].ENA
en => reg[2][7].ENA
en => reg[2][6].ENA
en => reg[2][5].ENA
en => reg[2][4].ENA
en => reg[2][3].ENA
en => reg[2][2].ENA
en => reg[2][1].ENA
en => reg[2][0].ENA
en => reg[3][15].ENA
en => reg[3][14].ENA
en => reg[3][13].ENA
en => reg[3][12].ENA
en => reg[3][11].ENA
en => reg[3][10].ENA
en => reg[3][9].ENA
en => reg[3][8].ENA
en => reg[3][7].ENA
en => reg[3][6].ENA
en => reg[3][5].ENA
en => reg[3][4].ENA
en => reg[3][3].ENA
en => reg[3][2].ENA
en => reg[3][1].ENA
en => reg[3][0].ENA
en => reg[4][15].ENA
en => reg[4][14].ENA
en => reg[4][13].ENA
en => reg[4][12].ENA
en => reg[4][11].ENA
en => reg[4][10].ENA
en => reg[4][9].ENA
en => reg[4][8].ENA
en => reg[4][7].ENA
en => reg[4][6].ENA
en => reg[4][5].ENA
en => reg[4][4].ENA
en => reg[4][3].ENA
en => reg[4][2].ENA
en => reg[4][1].ENA
en => reg[4][0].ENA
en => reg[5][15].ENA
en => reg[5][14].ENA
en => reg[5][13].ENA
en => reg[5][12].ENA
en => reg[5][11].ENA
en => reg[5][10].ENA
en => reg[5][9].ENA
en => reg[5][8].ENA
en => reg[5][7].ENA
en => reg[5][6].ENA
en => reg[5][5].ENA
en => reg[5][4].ENA
en => reg[5][3].ENA
en => reg[5][2].ENA
en => reg[5][1].ENA
en => reg[5][0].ENA
en => reg[6][15].ENA
en => reg[6][14].ENA
en => reg[6][13].ENA
en => reg[6][12].ENA
en => reg[6][11].ENA
en => reg[6][10].ENA
en => reg[6][9].ENA
en => reg[6][8].ENA
en => reg[6][7].ENA
en => reg[6][6].ENA
en => reg[6][5].ENA
en => reg[6][4].ENA
en => reg[6][3].ENA
en => reg[6][2].ENA
en => reg[6][1].ENA
en => reg[6][0].ENA
en => reg[7][15].ENA
en => reg[7][14].ENA
en => reg[7][13].ENA
en => reg[7][12].ENA
en => reg[7][11].ENA
en => reg[7][10].ENA
en => reg[7][9].ENA
en => reg[7][8].ENA
en => reg[7][7].ENA
en => reg[7][6].ENA
en => reg[7][5].ENA
en => reg[7][4].ENA
en => reg[7][3].ENA
en => reg[7][2].ENA
en => reg[7][1].ENA
en => reg[7][0].ENA
en => reg[8][15].ENA
en => reg[8][14].ENA
en => reg[8][13].ENA
en => reg[8][12].ENA
en => reg[8][11].ENA
en => reg[8][10].ENA
en => reg[8][9].ENA
en => reg[8][8].ENA
en => reg[8][7].ENA
en => reg[8][6].ENA
en => reg[8][5].ENA
en => reg[8][4].ENA
en => reg[8][3].ENA
en => reg[8][2].ENA
en => reg[8][1].ENA
en => reg[8][0].ENA
en => reg[9][15].ENA
en => reg[9][14].ENA
en => reg[9][13].ENA
en => reg[9][12].ENA
en => reg[9][11].ENA
en => reg[9][10].ENA
en => reg[9][9].ENA
en => reg[9][8].ENA
en => reg[9][7].ENA
en => reg[9][6].ENA
en => reg[9][5].ENA
en => reg[9][4].ENA
en => reg[9][3].ENA
en => reg[9][2].ENA
en => reg[9][1].ENA
en => reg[9][0].ENA
clock => reg[9][0].CLK
clock => reg[9][1].CLK
clock => reg[9][2].CLK
clock => reg[9][3].CLK
clock => reg[9][4].CLK
clock => reg[9][5].CLK
clock => reg[9][6].CLK
clock => reg[9][7].CLK
clock => reg[9][8].CLK
clock => reg[9][9].CLK
clock => reg[9][10].CLK
clock => reg[9][11].CLK
clock => reg[9][12].CLK
clock => reg[9][13].CLK
clock => reg[9][14].CLK
clock => reg[9][15].CLK
clock => reg[8][0].CLK
clock => reg[8][1].CLK
clock => reg[8][2].CLK
clock => reg[8][3].CLK
clock => reg[8][4].CLK
clock => reg[8][5].CLK
clock => reg[8][6].CLK
clock => reg[8][7].CLK
clock => reg[8][8].CLK
clock => reg[8][9].CLK
clock => reg[8][10].CLK
clock => reg[8][11].CLK
clock => reg[8][12].CLK
clock => reg[8][13].CLK
clock => reg[8][14].CLK
clock => reg[8][15].CLK
clock => reg[7][0].CLK
clock => reg[7][1].CLK
clock => reg[7][2].CLK
clock => reg[7][3].CLK
clock => reg[7][4].CLK
clock => reg[7][5].CLK
clock => reg[7][6].CLK
clock => reg[7][7].CLK
clock => reg[7][8].CLK
clock => reg[7][9].CLK
clock => reg[7][10].CLK
clock => reg[7][11].CLK
clock => reg[7][12].CLK
clock => reg[7][13].CLK
clock => reg[7][14].CLK
clock => reg[7][15].CLK
clock => reg[6][0].CLK
clock => reg[6][1].CLK
clock => reg[6][2].CLK
clock => reg[6][3].CLK
clock => reg[6][4].CLK
clock => reg[6][5].CLK
clock => reg[6][6].CLK
clock => reg[6][7].CLK
clock => reg[6][8].CLK
clock => reg[6][9].CLK
clock => reg[6][10].CLK
clock => reg[6][11].CLK
clock => reg[6][12].CLK
clock => reg[6][13].CLK
clock => reg[6][14].CLK
clock => reg[6][15].CLK
clock => reg[5][0].CLK
clock => reg[5][1].CLK
clock => reg[5][2].CLK
clock => reg[5][3].CLK
clock => reg[5][4].CLK
clock => reg[5][5].CLK
clock => reg[5][6].CLK
clock => reg[5][7].CLK
clock => reg[5][8].CLK
clock => reg[5][9].CLK
clock => reg[5][10].CLK
clock => reg[5][11].CLK
clock => reg[5][12].CLK
clock => reg[5][13].CLK
clock => reg[5][14].CLK
clock => reg[5][15].CLK
clock => reg[4][0].CLK
clock => reg[4][1].CLK
clock => reg[4][2].CLK
clock => reg[4][3].CLK
clock => reg[4][4].CLK
clock => reg[4][5].CLK
clock => reg[4][6].CLK
clock => reg[4][7].CLK
clock => reg[4][8].CLK
clock => reg[4][9].CLK
clock => reg[4][10].CLK
clock => reg[4][11].CLK
clock => reg[4][12].CLK
clock => reg[4][13].CLK
clock => reg[4][14].CLK
clock => reg[4][15].CLK
clock => reg[3][0].CLK
clock => reg[3][1].CLK
clock => reg[3][2].CLK
clock => reg[3][3].CLK
clock => reg[3][4].CLK
clock => reg[3][5].CLK
clock => reg[3][6].CLK
clock => reg[3][7].CLK
clock => reg[3][8].CLK
clock => reg[3][9].CLK
clock => reg[3][10].CLK
clock => reg[3][11].CLK
clock => reg[3][12].CLK
clock => reg[3][13].CLK
clock => reg[3][14].CLK
clock => reg[3][15].CLK
clock => reg[2][0].CLK
clock => reg[2][1].CLK
clock => reg[2][2].CLK
clock => reg[2][3].CLK
clock => reg[2][4].CLK
clock => reg[2][5].CLK
clock => reg[2][6].CLK
clock => reg[2][7].CLK
clock => reg[2][8].CLK
clock => reg[2][9].CLK
clock => reg[2][10].CLK
clock => reg[2][11].CLK
clock => reg[2][12].CLK
clock => reg[2][13].CLK
clock => reg[2][14].CLK
clock => reg[2][15].CLK
clock => reg[1][0].CLK
clock => reg[1][1].CLK
clock => reg[1][2].CLK
clock => reg[1][3].CLK
clock => reg[1][4].CLK
clock => reg[1][5].CLK
clock => reg[1][6].CLK
clock => reg[1][7].CLK
clock => reg[1][8].CLK
clock => reg[1][9].CLK
clock => reg[1][10].CLK
clock => reg[1][11].CLK
clock => reg[1][12].CLK
clock => reg[1][13].CLK
clock => reg[1][14].CLK
clock => reg[1][15].CLK
clock => reg[0][0].CLK
clock => reg[0][1].CLK
clock => reg[0][2].CLK
clock => reg[0][3].CLK
clock => reg[0][4].CLK
clock => reg[0][5].CLK
clock => reg[0][6].CLK
clock => reg[0][7].CLK
clock => reg[0][8].CLK
clock => reg[0][9].CLK
clock => reg[0][10].CLK
clock => reg[0][11].CLK
clock => reg[0][12].CLK
clock => reg[0][13].CLK
clock => reg[0][14].CLK
clock => reg[0][15].CLK
input[0] => reg[0][0].DATAIN
input[1] => reg[0][1].DATAIN
input[2] => reg[0][2].DATAIN
input[3] => reg[0][3].DATAIN
input[4] => reg[0][4].DATAIN
input[5] => reg[0][5].DATAIN
input[6] => reg[0][6].DATAIN
input[7] => reg[0][7].DATAIN
input[8] => reg[0][8].DATAIN
input[9] => reg[0][9].DATAIN
input[10] => reg[0][10].DATAIN
input[11] => reg[0][11].DATAIN
input[12] => reg[0][12].DATAIN
input[13] => reg[0][13].DATAIN
input[14] => reg[0][14].DATAIN
input[15] => reg[0][15].DATAIN
output[0] <= reg[9][0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= reg[9][1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= reg[9][2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= reg[9][3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= reg[9][4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= reg[9][5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= reg[9][6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= reg[9][7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= reg[9][8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= reg[9][9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= reg[9][10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= reg[9][11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= reg[9][12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= reg[9][13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= reg[9][14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= reg[9][15].DB_MAX_OUTPUT_PORT_TYPE
tap0[0] <= reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
tap0[1] <= reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
tap0[2] <= reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
tap0[3] <= reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
tap0[4] <= reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
tap0[5] <= reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
tap0[6] <= reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
tap0[7] <= reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
tap0[8] <= reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
tap0[9] <= reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
tap0[10] <= reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
tap0[11] <= reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
tap0[12] <= reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
tap0[13] <= reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
tap0[14] <= reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
tap0[15] <= reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
tap1[0] <= reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
tap1[1] <= reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
tap1[2] <= reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
tap1[3] <= reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
tap1[4] <= reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
tap1[5] <= reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
tap1[6] <= reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
tap1[7] <= reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
tap1[8] <= reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
tap1[9] <= reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
tap1[10] <= reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
tap1[11] <= reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
tap1[12] <= reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
tap1[13] <= reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
tap1[14] <= reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
tap1[15] <= reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
tap2[0] <= reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
tap2[1] <= reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
tap2[2] <= reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
tap2[3] <= reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
tap2[4] <= reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
tap2[5] <= reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
tap2[6] <= reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
tap2[7] <= reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
tap2[8] <= reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
tap2[9] <= reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
tap2[10] <= reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
tap2[11] <= reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
tap2[12] <= reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
tap2[13] <= reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
tap2[14] <= reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
tap2[15] <= reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
tap3[0] <= reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
tap3[1] <= reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
tap3[2] <= reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
tap3[3] <= reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
tap3[4] <= reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
tap3[5] <= reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
tap3[6] <= reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
tap3[7] <= reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
tap3[8] <= reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
tap3[9] <= reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
tap3[10] <= reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
tap3[11] <= reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
tap3[12] <= reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
tap3[13] <= reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
tap3[14] <= reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
tap3[15] <= reg[3][15].DB_MAX_OUTPUT_PORT_TYPE
tap4[0] <= reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
tap4[1] <= reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
tap4[2] <= reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
tap4[3] <= reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
tap4[4] <= reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
tap4[5] <= reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
tap4[6] <= reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
tap4[7] <= reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
tap4[8] <= reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
tap4[9] <= reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
tap4[10] <= reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
tap4[11] <= reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
tap4[12] <= reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
tap4[13] <= reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
tap4[14] <= reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
tap4[15] <= reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
tap5[0] <= reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
tap5[1] <= reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
tap5[2] <= reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
tap5[3] <= reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
tap5[4] <= reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
tap5[5] <= reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
tap5[6] <= reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
tap5[7] <= reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
tap5[8] <= reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
tap5[9] <= reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
tap5[10] <= reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
tap5[11] <= reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
tap5[12] <= reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
tap5[13] <= reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
tap5[14] <= reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
tap5[15] <= reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
tap6[0] <= reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
tap6[1] <= reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
tap6[2] <= reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
tap6[3] <= reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
tap6[4] <= reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
tap6[5] <= reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
tap6[6] <= reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
tap6[7] <= reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
tap6[8] <= reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
tap6[9] <= reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
tap6[10] <= reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
tap6[11] <= reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
tap6[12] <= reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
tap6[13] <= reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
tap6[14] <= reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
tap6[15] <= reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
tap7[0] <= reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
tap7[1] <= reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
tap7[2] <= reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
tap7[3] <= reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
tap7[4] <= reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
tap7[5] <= reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
tap7[6] <= reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
tap7[7] <= reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
tap7[8] <= reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
tap7[9] <= reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
tap7[10] <= reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
tap7[11] <= reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
tap7[12] <= reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
tap7[13] <= reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
tap7[14] <= reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
tap7[15] <= reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
tap8[0] <= reg[8][0].DB_MAX_OUTPUT_PORT_TYPE
tap8[1] <= reg[8][1].DB_MAX_OUTPUT_PORT_TYPE
tap8[2] <= reg[8][2].DB_MAX_OUTPUT_PORT_TYPE
tap8[3] <= reg[8][3].DB_MAX_OUTPUT_PORT_TYPE
tap8[4] <= reg[8][4].DB_MAX_OUTPUT_PORT_TYPE
tap8[5] <= reg[8][5].DB_MAX_OUTPUT_PORT_TYPE
tap8[6] <= reg[8][6].DB_MAX_OUTPUT_PORT_TYPE
tap8[7] <= reg[8][7].DB_MAX_OUTPUT_PORT_TYPE
tap8[8] <= reg[8][8].DB_MAX_OUTPUT_PORT_TYPE
tap8[9] <= reg[8][9].DB_MAX_OUTPUT_PORT_TYPE
tap8[10] <= reg[8][10].DB_MAX_OUTPUT_PORT_TYPE
tap8[11] <= reg[8][11].DB_MAX_OUTPUT_PORT_TYPE
tap8[12] <= reg[8][12].DB_MAX_OUTPUT_PORT_TYPE
tap8[13] <= reg[8][13].DB_MAX_OUTPUT_PORT_TYPE
tap8[14] <= reg[8][14].DB_MAX_OUTPUT_PORT_TYPE
tap8[15] <= reg[8][15].DB_MAX_OUTPUT_PORT_TYPE
tap9[0] <= reg[9][0].DB_MAX_OUTPUT_PORT_TYPE
tap9[1] <= reg[9][1].DB_MAX_OUTPUT_PORT_TYPE
tap9[2] <= reg[9][2].DB_MAX_OUTPUT_PORT_TYPE
tap9[3] <= reg[9][3].DB_MAX_OUTPUT_PORT_TYPE
tap9[4] <= reg[9][4].DB_MAX_OUTPUT_PORT_TYPE
tap9[5] <= reg[9][5].DB_MAX_OUTPUT_PORT_TYPE
tap9[6] <= reg[9][6].DB_MAX_OUTPUT_PORT_TYPE
tap9[7] <= reg[9][7].DB_MAX_OUTPUT_PORT_TYPE
tap9[8] <= reg[9][8].DB_MAX_OUTPUT_PORT_TYPE
tap9[9] <= reg[9][9].DB_MAX_OUTPUT_PORT_TYPE
tap9[10] <= reg[9][10].DB_MAX_OUTPUT_PORT_TYPE
tap9[11] <= reg[9][11].DB_MAX_OUTPUT_PORT_TYPE
tap9[12] <= reg[9][12].DB_MAX_OUTPUT_PORT_TYPE
tap9[13] <= reg[9][13].DB_MAX_OUTPUT_PORT_TYPE
tap9[14] <= reg[9][14].DB_MAX_OUTPUT_PORT_TYPE
tap9[15] <= reg[9][15].DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0
clock => mac_pe:u0.clock
clock => nReg:r0.clock
clock => mac_pe:u1.clock
clock => nReg:r1.clock
clock => fixed_adder:u2.clock
clock => nReg:r2.clock
clock => flip_flop_chain:ff0.clock
clock => nReg:r3.clock
clock => mac_pe:u4.clock
clock => nReg:r4.clock
clock => flip_flop_chain:ff1.clock
reset => flip_flop_chain:ff0.reset
reset => flip_flop_chain:ff1.reset
reset => nReg:r0.aclr
reset => nReg:r1.aclr
reset => nReg:r2.aclr
reset => nReg:r3.aclr
reset => nReg:r4.aclr
clear => nReg:r0.sclr
clear => nReg:r1.sclr
clear => nReg:r2.sclr
clear => nReg:r3.sclr
clear => nReg:r4.sclr
start => flip_flop_chain:ff1.start
input[0] => mac_pe:u0.in_a[0]
input[1] => mac_pe:u0.in_a[1]
input[2] => mac_pe:u0.in_a[2]
input[3] => mac_pe:u0.in_a[3]
input[4] => mac_pe:u0.in_a[4]
input[5] => mac_pe:u0.in_a[5]
input[6] => mac_pe:u0.in_a[6]
input[7] => mac_pe:u0.in_a[7]
input[8] => mac_pe:u0.in_a[8]
input[9] => mac_pe:u0.in_a[9]
input[10] => mac_pe:u0.in_a[10]
input[11] => mac_pe:u0.in_a[11]
input[12] => mac_pe:u0.in_a[12]
input[13] => mac_pe:u0.in_a[13]
input[14] => mac_pe:u0.in_a[14]
input[15] => mac_pe:u0.in_a[15]
ht_in[0] => mac_pe:u1.in_a[0]
ht_in[1] => mac_pe:u1.in_a[1]
ht_in[2] => mac_pe:u1.in_a[2]
ht_in[3] => mac_pe:u1.in_a[3]
ht_in[4] => mac_pe:u1.in_a[4]
ht_in[5] => mac_pe:u1.in_a[5]
ht_in[6] => mac_pe:u1.in_a[6]
ht_in[7] => mac_pe:u1.in_a[7]
ht_in[8] => mac_pe:u1.in_a[8]
ht_in[9] => mac_pe:u1.in_a[9]
ht_in[10] => mac_pe:u1.in_a[10]
ht_in[11] => mac_pe:u1.in_a[11]
ht_in[12] => mac_pe:u1.in_a[12]
ht_in[13] => mac_pe:u1.in_a[13]
ht_in[14] => mac_pe:u1.in_a[14]
ht_in[15] => mac_pe:u1.in_a[15]
wx_in[0] => mac_pe:u0.in_b[0]
wx_in[1] => mac_pe:u0.in_b[1]
wx_in[2] => mac_pe:u0.in_b[2]
wx_in[3] => mac_pe:u0.in_b[3]
wx_in[4] => mac_pe:u0.in_b[4]
wx_in[5] => mac_pe:u0.in_b[5]
wx_in[6] => mac_pe:u0.in_b[6]
wx_in[7] => mac_pe:u0.in_b[7]
wx_in[8] => mac_pe:u0.in_b[8]
wx_in[9] => mac_pe:u0.in_b[9]
wx_in[10] => mac_pe:u0.in_b[10]
wx_in[11] => mac_pe:u0.in_b[11]
wx_in[12] => mac_pe:u0.in_b[12]
wx_in[13] => mac_pe:u0.in_b[13]
wx_in[14] => mac_pe:u0.in_b[14]
wx_in[15] => mac_pe:u0.in_b[15]
bx_in[0] => mac_pe:u0.in_c[0]
bx_in[1] => mac_pe:u0.in_c[1]
bx_in[2] => mac_pe:u0.in_c[2]
bx_in[3] => mac_pe:u0.in_c[3]
bx_in[4] => mac_pe:u0.in_c[4]
bx_in[5] => mac_pe:u0.in_c[5]
bx_in[6] => mac_pe:u0.in_c[6]
bx_in[7] => mac_pe:u0.in_c[7]
bx_in[8] => mac_pe:u0.in_c[8]
bx_in[9] => mac_pe:u0.in_c[9]
bx_in[10] => mac_pe:u0.in_c[10]
bx_in[11] => mac_pe:u0.in_c[11]
bx_in[12] => mac_pe:u0.in_c[12]
bx_in[13] => mac_pe:u0.in_c[13]
bx_in[14] => mac_pe:u0.in_c[14]
bx_in[15] => mac_pe:u0.in_c[15]
wh_in[0] => mac_pe:u1.in_b[0]
wh_in[1] => mac_pe:u1.in_b[1]
wh_in[2] => mac_pe:u1.in_b[2]
wh_in[3] => mac_pe:u1.in_b[3]
wh_in[4] => mac_pe:u1.in_b[4]
wh_in[5] => mac_pe:u1.in_b[5]
wh_in[6] => mac_pe:u1.in_b[6]
wh_in[7] => mac_pe:u1.in_b[7]
wh_in[8] => mac_pe:u1.in_b[8]
wh_in[9] => mac_pe:u1.in_b[9]
wh_in[10] => mac_pe:u1.in_b[10]
wh_in[11] => mac_pe:u1.in_b[11]
wh_in[12] => mac_pe:u1.in_b[12]
wh_in[13] => mac_pe:u1.in_b[13]
wh_in[14] => mac_pe:u1.in_b[14]
wh_in[15] => mac_pe:u1.in_b[15]
bh_in[0] => mac_pe:u1.in_c[0]
bh_in[1] => mac_pe:u1.in_c[1]
bh_in[2] => mac_pe:u1.in_c[2]
bh_in[3] => mac_pe:u1.in_c[3]
bh_in[4] => mac_pe:u1.in_c[4]
bh_in[5] => mac_pe:u1.in_c[5]
bh_in[6] => mac_pe:u1.in_c[6]
bh_in[7] => mac_pe:u1.in_c[7]
bh_in[8] => mac_pe:u1.in_c[8]
bh_in[9] => mac_pe:u1.in_c[9]
bh_in[10] => mac_pe:u1.in_c[10]
bh_in[11] => mac_pe:u1.in_c[11]
bh_in[12] => mac_pe:u1.in_c[12]
bh_in[13] => mac_pe:u1.in_c[13]
bh_in[14] => mac_pe:u1.in_c[14]
bh_in[15] => mac_pe:u1.in_c[15]
lutad[0] <= nReg:r2.Q[0]
lutad[1] <= nReg:r2.Q[1]
lutad[2] <= nReg:r2.Q[2]
lutad[3] <= nReg:r2.Q[3]
lutad[4] <= nReg:r2.Q[4]
lutad[5] <= nReg:r2.Q[5]
lutad[6] <= nReg:r2.Q[6]
lutad[7] <= nReg:r2.Q[7]
lutad[8] <= nReg:r2.Q[8]
lutad[9] <= nReg:r2.Q[9]
lutad[10] <= nReg:r2.Q[10]
lutad[11] <= nReg:r2.Q[11]
lutad[12] <= nReg:r2.Q[12]
lutad[13] <= nReg:r2.Q[13]
lutad[14] <= nReg:r2.Q[14]
lutad[15] <= nReg:r2.Q[15]
lutre[0] => nReg:r3.D[0]
lutre[1] => nReg:r3.D[1]
lutre[2] => nReg:r3.D[2]
lutre[3] => nReg:r3.D[3]
lutre[4] => nReg:r3.D[4]
lutre[5] => nReg:r3.D[5]
lutre[6] => nReg:r3.D[6]
lutre[7] => nReg:r3.D[7]
lutre[8] => nReg:r3.D[8]
lutre[9] => nReg:r3.D[9]
lutre[10] => nReg:r3.D[10]
lutre[11] => nReg:r3.D[11]
lutre[12] => nReg:r3.D[12]
lutre[13] => nReg:r3.D[13]
lutre[14] => nReg:r3.D[14]
otanh[0] <= nReg:r3.Q[0]
otanh[1] <= nReg:r3.Q[1]
otanh[2] <= nReg:r3.Q[2]
otanh[3] <= nReg:r3.Q[3]
otanh[4] <= nReg:r3.Q[4]
otanh[5] <= nReg:r3.Q[5]
otanh[6] <= nReg:r3.Q[6]
otanh[7] <= nReg:r3.Q[7]
otanh[8] <= nReg:r3.Q[8]
otanh[9] <= nReg:r3.Q[9]
otanh[10] <= nReg:r3.Q[10]
otanh[11] <= nReg:r3.Q[11]
otanh[12] <= nReg:r3.Q[12]
otanh[13] <= nReg:r3.Q[13]
otanh[14] <= nReg:r3.Q[14]
otanh[15] <= nReg:r3.Q[15]
osigm[0] <= nReg:r4.Q[0]
osigm[1] <= nReg:r4.Q[1]
osigm[2] <= nReg:r4.Q[2]
osigm[3] <= nReg:r4.Q[3]
osigm[4] <= nReg:r4.Q[4]
osigm[5] <= nReg:r4.Q[5]
osigm[6] <= nReg:r4.Q[6]
osigm[7] <= nReg:r4.Q[7]
osigm[8] <= nReg:r4.Q[8]
osigm[9] <= nReg:r4.Q[9]
osigm[10] <= nReg:r4.Q[10]
osigm[11] <= nReg:r4.Q[11]
osigm[12] <= nReg:r4.Q[12]
osigm[13] <= nReg:r4.Q[13]
osigm[14] <= nReg:r4.Q[14]
osigm[15] <= nReg:r4.Q[15]
rdout <= flip_flop_chain:ff1.q[3]
done <= flip_flop_chain:ff1.q[8]


|LSTM_cell|LSTM_gate:u0|mac_pe:u0
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN14
in_a[0] => WideOr0.IN0
in_a[1] => Mult0.IN13
in_a[1] => WideOr0.IN1
in_a[2] => Mult0.IN12
in_a[2] => WideOr0.IN2
in_a[3] => Mult0.IN11
in_a[3] => WideOr0.IN3
in_a[4] => Mult0.IN10
in_a[4] => WideOr0.IN4
in_a[5] => Mult0.IN9
in_a[5] => WideOr0.IN5
in_a[6] => Mult0.IN8
in_a[6] => WideOr0.IN6
in_a[7] => Mult0.IN7
in_a[7] => WideOr0.IN7
in_a[8] => Mult0.IN6
in_a[8] => WideOr0.IN8
in_a[9] => Mult0.IN5
in_a[9] => WideOr0.IN9
in_a[10] => Mult0.IN4
in_a[10] => WideOr0.IN10
in_a[11] => Mult0.IN3
in_a[11] => WideOr0.IN11
in_a[12] => Mult0.IN2
in_a[12] => WideOr0.IN12
in_a[13] => Mult0.IN1
in_a[13] => WideOr0.IN13
in_a[14] => Mult0.IN0
in_a[14] => WideOr0.IN14
in_a[15] => sgn.IN0
in_a[15] => WideOr0.IN15
in_b[0] => Mult0.IN29
in_b[1] => Mult0.IN28
in_b[2] => Mult0.IN27
in_b[3] => Mult0.IN26
in_b[4] => Mult0.IN25
in_b[5] => Mult0.IN24
in_b[6] => Mult0.IN23
in_b[7] => Mult0.IN22
in_b[8] => Mult0.IN21
in_b[9] => Mult0.IN20
in_b[10] => Mult0.IN19
in_b[11] => Mult0.IN18
in_b[12] => Mult0.IN17
in_b[13] => Mult0.IN16
in_b[14] => Mult0.IN15
in_b[15] => sgn.IN1
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= sgn.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|mac_pe:u0|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN15
in_a[0] => Add1.IN30
in_a[0] => LessThan0.IN15
in_a[0] => LessThan1.IN15
in_a[0] => Add2.IN15
in_a[1] => Add0.IN14
in_a[1] => Add1.IN29
in_a[1] => LessThan0.IN14
in_a[1] => LessThan1.IN14
in_a[1] => Add2.IN14
in_a[2] => Add0.IN13
in_a[2] => Add1.IN28
in_a[2] => LessThan0.IN13
in_a[2] => LessThan1.IN13
in_a[2] => Add2.IN13
in_a[3] => Add0.IN12
in_a[3] => Add1.IN27
in_a[3] => LessThan0.IN12
in_a[3] => LessThan1.IN12
in_a[3] => Add2.IN12
in_a[4] => Add0.IN11
in_a[4] => Add1.IN26
in_a[4] => LessThan0.IN11
in_a[4] => LessThan1.IN11
in_a[4] => Add2.IN11
in_a[5] => Add0.IN10
in_a[5] => Add1.IN25
in_a[5] => LessThan0.IN10
in_a[5] => LessThan1.IN10
in_a[5] => Add2.IN10
in_a[6] => Add0.IN9
in_a[6] => Add1.IN24
in_a[6] => LessThan0.IN9
in_a[6] => LessThan1.IN9
in_a[6] => Add2.IN9
in_a[7] => Add0.IN8
in_a[7] => Add1.IN23
in_a[7] => LessThan0.IN8
in_a[7] => LessThan1.IN8
in_a[7] => Add2.IN8
in_a[8] => Add0.IN7
in_a[8] => Add1.IN22
in_a[8] => LessThan0.IN7
in_a[8] => LessThan1.IN7
in_a[8] => Add2.IN7
in_a[9] => Add0.IN6
in_a[9] => Add1.IN21
in_a[9] => LessThan0.IN6
in_a[9] => LessThan1.IN6
in_a[9] => Add2.IN6
in_a[10] => Add0.IN5
in_a[10] => Add1.IN20
in_a[10] => LessThan0.IN5
in_a[10] => LessThan1.IN5
in_a[10] => Add2.IN5
in_a[11] => Add0.IN4
in_a[11] => Add1.IN19
in_a[11] => LessThan0.IN4
in_a[11] => LessThan1.IN4
in_a[11] => Add2.IN4
in_a[12] => Add0.IN3
in_a[12] => Add1.IN18
in_a[12] => LessThan0.IN3
in_a[12] => LessThan1.IN3
in_a[12] => Add2.IN3
in_a[13] => Add0.IN2
in_a[13] => Add1.IN17
in_a[13] => LessThan0.IN2
in_a[13] => LessThan1.IN2
in_a[13] => Add2.IN2
in_a[14] => Add0.IN1
in_a[14] => Add1.IN16
in_a[14] => LessThan0.IN1
in_a[14] => LessThan1.IN1
in_a[14] => Add2.IN1
in_a[15] => process_0.IN0
in_a[15] => res.DATAB
in_a[15] => res.DATAB
in_b[0] => Add0.IN30
in_b[0] => Add2.IN30
in_b[0] => LessThan0.IN30
in_b[0] => LessThan1.IN30
in_b[0] => Add1.IN15
in_b[1] => Add0.IN29
in_b[1] => Add2.IN29
in_b[1] => LessThan0.IN29
in_b[1] => LessThan1.IN29
in_b[1] => Add1.IN14
in_b[2] => Add0.IN28
in_b[2] => Add2.IN28
in_b[2] => LessThan0.IN28
in_b[2] => LessThan1.IN28
in_b[2] => Add1.IN13
in_b[3] => Add0.IN27
in_b[3] => Add2.IN27
in_b[3] => LessThan0.IN27
in_b[3] => LessThan1.IN27
in_b[3] => Add1.IN12
in_b[4] => Add0.IN26
in_b[4] => Add2.IN26
in_b[4] => LessThan0.IN26
in_b[4] => LessThan1.IN26
in_b[4] => Add1.IN11
in_b[5] => Add0.IN25
in_b[5] => Add2.IN25
in_b[5] => LessThan0.IN25
in_b[5] => LessThan1.IN25
in_b[5] => Add1.IN10
in_b[6] => Add0.IN24
in_b[6] => Add2.IN24
in_b[6] => LessThan0.IN24
in_b[6] => LessThan1.IN24
in_b[6] => Add1.IN9
in_b[7] => Add0.IN23
in_b[7] => Add2.IN23
in_b[7] => LessThan0.IN23
in_b[7] => LessThan1.IN23
in_b[7] => Add1.IN8
in_b[8] => Add0.IN22
in_b[8] => Add2.IN22
in_b[8] => LessThan0.IN22
in_b[8] => LessThan1.IN22
in_b[8] => Add1.IN7
in_b[9] => Add0.IN21
in_b[9] => Add2.IN21
in_b[9] => LessThan0.IN21
in_b[9] => LessThan1.IN21
in_b[9] => Add1.IN6
in_b[10] => Add0.IN20
in_b[10] => Add2.IN20
in_b[10] => LessThan0.IN20
in_b[10] => LessThan1.IN20
in_b[10] => Add1.IN5
in_b[11] => Add0.IN19
in_b[11] => Add2.IN19
in_b[11] => LessThan0.IN19
in_b[11] => LessThan1.IN19
in_b[11] => Add1.IN4
in_b[12] => Add0.IN18
in_b[12] => Add2.IN18
in_b[12] => LessThan0.IN18
in_b[12] => LessThan1.IN18
in_b[12] => Add1.IN3
in_b[13] => Add0.IN17
in_b[13] => Add2.IN17
in_b[13] => LessThan0.IN17
in_b[13] => LessThan1.IN17
in_b[13] => Add1.IN2
in_b[14] => Add0.IN16
in_b[14] => Add2.IN16
in_b[14] => LessThan0.IN16
in_b[14] => LessThan1.IN16
in_b[14] => Add1.IN1
in_b[15] => process_0.IN1
in_b[15] => res.DATAB
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|nReg:r0
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|mac_pe:u1
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN14
in_a[0] => WideOr0.IN0
in_a[1] => Mult0.IN13
in_a[1] => WideOr0.IN1
in_a[2] => Mult0.IN12
in_a[2] => WideOr0.IN2
in_a[3] => Mult0.IN11
in_a[3] => WideOr0.IN3
in_a[4] => Mult0.IN10
in_a[4] => WideOr0.IN4
in_a[5] => Mult0.IN9
in_a[5] => WideOr0.IN5
in_a[6] => Mult0.IN8
in_a[6] => WideOr0.IN6
in_a[7] => Mult0.IN7
in_a[7] => WideOr0.IN7
in_a[8] => Mult0.IN6
in_a[8] => WideOr0.IN8
in_a[9] => Mult0.IN5
in_a[9] => WideOr0.IN9
in_a[10] => Mult0.IN4
in_a[10] => WideOr0.IN10
in_a[11] => Mult0.IN3
in_a[11] => WideOr0.IN11
in_a[12] => Mult0.IN2
in_a[12] => WideOr0.IN12
in_a[13] => Mult0.IN1
in_a[13] => WideOr0.IN13
in_a[14] => Mult0.IN0
in_a[14] => WideOr0.IN14
in_a[15] => sgn.IN0
in_a[15] => WideOr0.IN15
in_b[0] => Mult0.IN29
in_b[1] => Mult0.IN28
in_b[2] => Mult0.IN27
in_b[3] => Mult0.IN26
in_b[4] => Mult0.IN25
in_b[5] => Mult0.IN24
in_b[6] => Mult0.IN23
in_b[7] => Mult0.IN22
in_b[8] => Mult0.IN21
in_b[9] => Mult0.IN20
in_b[10] => Mult0.IN19
in_b[11] => Mult0.IN18
in_b[12] => Mult0.IN17
in_b[13] => Mult0.IN16
in_b[14] => Mult0.IN15
in_b[15] => sgn.IN1
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= sgn.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|mac_pe:u1|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN15
in_a[0] => Add1.IN30
in_a[0] => LessThan0.IN15
in_a[0] => LessThan1.IN15
in_a[0] => Add2.IN15
in_a[1] => Add0.IN14
in_a[1] => Add1.IN29
in_a[1] => LessThan0.IN14
in_a[1] => LessThan1.IN14
in_a[1] => Add2.IN14
in_a[2] => Add0.IN13
in_a[2] => Add1.IN28
in_a[2] => LessThan0.IN13
in_a[2] => LessThan1.IN13
in_a[2] => Add2.IN13
in_a[3] => Add0.IN12
in_a[3] => Add1.IN27
in_a[3] => LessThan0.IN12
in_a[3] => LessThan1.IN12
in_a[3] => Add2.IN12
in_a[4] => Add0.IN11
in_a[4] => Add1.IN26
in_a[4] => LessThan0.IN11
in_a[4] => LessThan1.IN11
in_a[4] => Add2.IN11
in_a[5] => Add0.IN10
in_a[5] => Add1.IN25
in_a[5] => LessThan0.IN10
in_a[5] => LessThan1.IN10
in_a[5] => Add2.IN10
in_a[6] => Add0.IN9
in_a[6] => Add1.IN24
in_a[6] => LessThan0.IN9
in_a[6] => LessThan1.IN9
in_a[6] => Add2.IN9
in_a[7] => Add0.IN8
in_a[7] => Add1.IN23
in_a[7] => LessThan0.IN8
in_a[7] => LessThan1.IN8
in_a[7] => Add2.IN8
in_a[8] => Add0.IN7
in_a[8] => Add1.IN22
in_a[8] => LessThan0.IN7
in_a[8] => LessThan1.IN7
in_a[8] => Add2.IN7
in_a[9] => Add0.IN6
in_a[9] => Add1.IN21
in_a[9] => LessThan0.IN6
in_a[9] => LessThan1.IN6
in_a[9] => Add2.IN6
in_a[10] => Add0.IN5
in_a[10] => Add1.IN20
in_a[10] => LessThan0.IN5
in_a[10] => LessThan1.IN5
in_a[10] => Add2.IN5
in_a[11] => Add0.IN4
in_a[11] => Add1.IN19
in_a[11] => LessThan0.IN4
in_a[11] => LessThan1.IN4
in_a[11] => Add2.IN4
in_a[12] => Add0.IN3
in_a[12] => Add1.IN18
in_a[12] => LessThan0.IN3
in_a[12] => LessThan1.IN3
in_a[12] => Add2.IN3
in_a[13] => Add0.IN2
in_a[13] => Add1.IN17
in_a[13] => LessThan0.IN2
in_a[13] => LessThan1.IN2
in_a[13] => Add2.IN2
in_a[14] => Add0.IN1
in_a[14] => Add1.IN16
in_a[14] => LessThan0.IN1
in_a[14] => LessThan1.IN1
in_a[14] => Add2.IN1
in_a[15] => process_0.IN0
in_a[15] => res.DATAB
in_a[15] => res.DATAB
in_b[0] => Add0.IN30
in_b[0] => Add2.IN30
in_b[0] => LessThan0.IN30
in_b[0] => LessThan1.IN30
in_b[0] => Add1.IN15
in_b[1] => Add0.IN29
in_b[1] => Add2.IN29
in_b[1] => LessThan0.IN29
in_b[1] => LessThan1.IN29
in_b[1] => Add1.IN14
in_b[2] => Add0.IN28
in_b[2] => Add2.IN28
in_b[2] => LessThan0.IN28
in_b[2] => LessThan1.IN28
in_b[2] => Add1.IN13
in_b[3] => Add0.IN27
in_b[3] => Add2.IN27
in_b[3] => LessThan0.IN27
in_b[3] => LessThan1.IN27
in_b[3] => Add1.IN12
in_b[4] => Add0.IN26
in_b[4] => Add2.IN26
in_b[4] => LessThan0.IN26
in_b[4] => LessThan1.IN26
in_b[4] => Add1.IN11
in_b[5] => Add0.IN25
in_b[5] => Add2.IN25
in_b[5] => LessThan0.IN25
in_b[5] => LessThan1.IN25
in_b[5] => Add1.IN10
in_b[6] => Add0.IN24
in_b[6] => Add2.IN24
in_b[6] => LessThan0.IN24
in_b[6] => LessThan1.IN24
in_b[6] => Add1.IN9
in_b[7] => Add0.IN23
in_b[7] => Add2.IN23
in_b[7] => LessThan0.IN23
in_b[7] => LessThan1.IN23
in_b[7] => Add1.IN8
in_b[8] => Add0.IN22
in_b[8] => Add2.IN22
in_b[8] => LessThan0.IN22
in_b[8] => LessThan1.IN22
in_b[8] => Add1.IN7
in_b[9] => Add0.IN21
in_b[9] => Add2.IN21
in_b[9] => LessThan0.IN21
in_b[9] => LessThan1.IN21
in_b[9] => Add1.IN6
in_b[10] => Add0.IN20
in_b[10] => Add2.IN20
in_b[10] => LessThan0.IN20
in_b[10] => LessThan1.IN20
in_b[10] => Add1.IN5
in_b[11] => Add0.IN19
in_b[11] => Add2.IN19
in_b[11] => LessThan0.IN19
in_b[11] => LessThan1.IN19
in_b[11] => Add1.IN4
in_b[12] => Add0.IN18
in_b[12] => Add2.IN18
in_b[12] => LessThan0.IN18
in_b[12] => LessThan1.IN18
in_b[12] => Add1.IN3
in_b[13] => Add0.IN17
in_b[13] => Add2.IN17
in_b[13] => LessThan0.IN17
in_b[13] => LessThan1.IN17
in_b[13] => Add1.IN2
in_b[14] => Add0.IN16
in_b[14] => Add2.IN16
in_b[14] => LessThan0.IN16
in_b[14] => LessThan1.IN16
in_b[14] => Add1.IN1
in_b[15] => process_0.IN1
in_b[15] => res.DATAB
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|nReg:r1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|fixed_adder:u2
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN15
in_a[0] => Add1.IN30
in_a[0] => LessThan0.IN15
in_a[0] => LessThan1.IN15
in_a[0] => Add2.IN15
in_a[1] => Add0.IN14
in_a[1] => Add1.IN29
in_a[1] => LessThan0.IN14
in_a[1] => LessThan1.IN14
in_a[1] => Add2.IN14
in_a[2] => Add0.IN13
in_a[2] => Add1.IN28
in_a[2] => LessThan0.IN13
in_a[2] => LessThan1.IN13
in_a[2] => Add2.IN13
in_a[3] => Add0.IN12
in_a[3] => Add1.IN27
in_a[3] => LessThan0.IN12
in_a[3] => LessThan1.IN12
in_a[3] => Add2.IN12
in_a[4] => Add0.IN11
in_a[4] => Add1.IN26
in_a[4] => LessThan0.IN11
in_a[4] => LessThan1.IN11
in_a[4] => Add2.IN11
in_a[5] => Add0.IN10
in_a[5] => Add1.IN25
in_a[5] => LessThan0.IN10
in_a[5] => LessThan1.IN10
in_a[5] => Add2.IN10
in_a[6] => Add0.IN9
in_a[6] => Add1.IN24
in_a[6] => LessThan0.IN9
in_a[6] => LessThan1.IN9
in_a[6] => Add2.IN9
in_a[7] => Add0.IN8
in_a[7] => Add1.IN23
in_a[7] => LessThan0.IN8
in_a[7] => LessThan1.IN8
in_a[7] => Add2.IN8
in_a[8] => Add0.IN7
in_a[8] => Add1.IN22
in_a[8] => LessThan0.IN7
in_a[8] => LessThan1.IN7
in_a[8] => Add2.IN7
in_a[9] => Add0.IN6
in_a[9] => Add1.IN21
in_a[9] => LessThan0.IN6
in_a[9] => LessThan1.IN6
in_a[9] => Add2.IN6
in_a[10] => Add0.IN5
in_a[10] => Add1.IN20
in_a[10] => LessThan0.IN5
in_a[10] => LessThan1.IN5
in_a[10] => Add2.IN5
in_a[11] => Add0.IN4
in_a[11] => Add1.IN19
in_a[11] => LessThan0.IN4
in_a[11] => LessThan1.IN4
in_a[11] => Add2.IN4
in_a[12] => Add0.IN3
in_a[12] => Add1.IN18
in_a[12] => LessThan0.IN3
in_a[12] => LessThan1.IN3
in_a[12] => Add2.IN3
in_a[13] => Add0.IN2
in_a[13] => Add1.IN17
in_a[13] => LessThan0.IN2
in_a[13] => LessThan1.IN2
in_a[13] => Add2.IN2
in_a[14] => Add0.IN1
in_a[14] => Add1.IN16
in_a[14] => LessThan0.IN1
in_a[14] => LessThan1.IN1
in_a[14] => Add2.IN1
in_a[15] => process_0.IN0
in_a[15] => res.DATAB
in_a[15] => res.DATAB
in_b[0] => Add0.IN30
in_b[0] => Add2.IN30
in_b[0] => LessThan0.IN30
in_b[0] => LessThan1.IN30
in_b[0] => Add1.IN15
in_b[1] => Add0.IN29
in_b[1] => Add2.IN29
in_b[1] => LessThan0.IN29
in_b[1] => LessThan1.IN29
in_b[1] => Add1.IN14
in_b[2] => Add0.IN28
in_b[2] => Add2.IN28
in_b[2] => LessThan0.IN28
in_b[2] => LessThan1.IN28
in_b[2] => Add1.IN13
in_b[3] => Add0.IN27
in_b[3] => Add2.IN27
in_b[3] => LessThan0.IN27
in_b[3] => LessThan1.IN27
in_b[3] => Add1.IN12
in_b[4] => Add0.IN26
in_b[4] => Add2.IN26
in_b[4] => LessThan0.IN26
in_b[4] => LessThan1.IN26
in_b[4] => Add1.IN11
in_b[5] => Add0.IN25
in_b[5] => Add2.IN25
in_b[5] => LessThan0.IN25
in_b[5] => LessThan1.IN25
in_b[5] => Add1.IN10
in_b[6] => Add0.IN24
in_b[6] => Add2.IN24
in_b[6] => LessThan0.IN24
in_b[6] => LessThan1.IN24
in_b[6] => Add1.IN9
in_b[7] => Add0.IN23
in_b[7] => Add2.IN23
in_b[7] => LessThan0.IN23
in_b[7] => LessThan1.IN23
in_b[7] => Add1.IN8
in_b[8] => Add0.IN22
in_b[8] => Add2.IN22
in_b[8] => LessThan0.IN22
in_b[8] => LessThan1.IN22
in_b[8] => Add1.IN7
in_b[9] => Add0.IN21
in_b[9] => Add2.IN21
in_b[9] => LessThan0.IN21
in_b[9] => LessThan1.IN21
in_b[9] => Add1.IN6
in_b[10] => Add0.IN20
in_b[10] => Add2.IN20
in_b[10] => LessThan0.IN20
in_b[10] => LessThan1.IN20
in_b[10] => Add1.IN5
in_b[11] => Add0.IN19
in_b[11] => Add2.IN19
in_b[11] => LessThan0.IN19
in_b[11] => LessThan1.IN19
in_b[11] => Add1.IN4
in_b[12] => Add0.IN18
in_b[12] => Add2.IN18
in_b[12] => LessThan0.IN18
in_b[12] => LessThan1.IN18
in_b[12] => Add1.IN3
in_b[13] => Add0.IN17
in_b[13] => Add2.IN17
in_b[13] => LessThan0.IN17
in_b[13] => LessThan1.IN17
in_b[13] => Add1.IN2
in_b[14] => Add0.IN16
in_b[14] => Add2.IN16
in_b[14] => LessThan0.IN16
in_b[14] => LessThan1.IN16
in_b[14] => Add1.IN1
in_b[15] => process_0.IN1
in_b[15] => res.DATAB
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|nReg:r2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|nReg:r3
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|mac_pe:u4
clock => fixed_multiplier:u0.clock
clock => fixed_adder:u1.clock
in_a[0] => fixed_multiplier:u0.in_a[0]
in_a[1] => fixed_multiplier:u0.in_a[1]
in_a[2] => fixed_multiplier:u0.in_a[2]
in_a[3] => fixed_multiplier:u0.in_a[3]
in_a[4] => fixed_multiplier:u0.in_a[4]
in_a[5] => fixed_multiplier:u0.in_a[5]
in_a[6] => fixed_multiplier:u0.in_a[6]
in_a[7] => fixed_multiplier:u0.in_a[7]
in_a[8] => fixed_multiplier:u0.in_a[8]
in_a[9] => fixed_multiplier:u0.in_a[9]
in_a[10] => fixed_multiplier:u0.in_a[10]
in_a[11] => fixed_multiplier:u0.in_a[11]
in_a[12] => fixed_multiplier:u0.in_a[12]
in_a[13] => fixed_multiplier:u0.in_a[13]
in_a[14] => fixed_multiplier:u0.in_a[14]
in_a[15] => fixed_multiplier:u0.in_a[15]
in_b[0] => fixed_multiplier:u0.in_b[0]
in_b[1] => fixed_multiplier:u0.in_b[1]
in_b[2] => fixed_multiplier:u0.in_b[2]
in_b[3] => fixed_multiplier:u0.in_b[3]
in_b[4] => fixed_multiplier:u0.in_b[4]
in_b[5] => fixed_multiplier:u0.in_b[5]
in_b[6] => fixed_multiplier:u0.in_b[6]
in_b[7] => fixed_multiplier:u0.in_b[7]
in_b[8] => fixed_multiplier:u0.in_b[8]
in_b[9] => fixed_multiplier:u0.in_b[9]
in_b[10] => fixed_multiplier:u0.in_b[10]
in_b[11] => fixed_multiplier:u0.in_b[11]
in_b[12] => fixed_multiplier:u0.in_b[12]
in_b[13] => fixed_multiplier:u0.in_b[13]
in_b[14] => fixed_multiplier:u0.in_b[14]
in_b[15] => fixed_multiplier:u0.in_b[15]
in_c[0] => fixed_adder:u1.in_b[0]
in_c[1] => fixed_adder:u1.in_b[1]
in_c[2] => fixed_adder:u1.in_b[2]
in_c[3] => fixed_adder:u1.in_b[3]
in_c[4] => fixed_adder:u1.in_b[4]
in_c[5] => fixed_adder:u1.in_b[5]
in_c[6] => fixed_adder:u1.in_b[6]
in_c[7] => fixed_adder:u1.in_b[7]
in_c[8] => fixed_adder:u1.in_b[8]
in_c[9] => fixed_adder:u1.in_b[9]
in_c[10] => fixed_adder:u1.in_b[10]
in_c[11] => fixed_adder:u1.in_b[11]
in_c[12] => fixed_adder:u1.in_b[12]
in_c[13] => fixed_adder:u1.in_b[13]
in_c[14] => fixed_adder:u1.in_b[14]
in_c[15] => fixed_adder:u1.in_b[15]
res[0] <= fixed_adder:u1.res[0]
res[1] <= fixed_adder:u1.res[1]
res[2] <= fixed_adder:u1.res[2]
res[3] <= fixed_adder:u1.res[3]
res[4] <= fixed_adder:u1.res[4]
res[5] <= fixed_adder:u1.res[5]
res[6] <= fixed_adder:u1.res[6]
res[7] <= fixed_adder:u1.res[7]
res[8] <= fixed_adder:u1.res[8]
res[9] <= fixed_adder:u1.res[9]
res[10] <= fixed_adder:u1.res[10]
res[11] <= fixed_adder:u1.res[11]
res[12] <= fixed_adder:u1.res[12]
res[13] <= fixed_adder:u1.res[13]
res[14] <= fixed_adder:u1.res[14]
res[15] <= fixed_adder:u1.res[15]


|LSTM_cell|LSTM_gate:u0|mac_pe:u4|fixed_multiplier:u0
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN14
in_a[0] => WideOr0.IN0
in_a[1] => Mult0.IN13
in_a[1] => WideOr0.IN1
in_a[2] => Mult0.IN12
in_a[2] => WideOr0.IN2
in_a[3] => Mult0.IN11
in_a[3] => WideOr0.IN3
in_a[4] => Mult0.IN10
in_a[4] => WideOr0.IN4
in_a[5] => Mult0.IN9
in_a[5] => WideOr0.IN5
in_a[6] => Mult0.IN8
in_a[6] => WideOr0.IN6
in_a[7] => Mult0.IN7
in_a[7] => WideOr0.IN7
in_a[8] => Mult0.IN6
in_a[8] => WideOr0.IN8
in_a[9] => Mult0.IN5
in_a[9] => WideOr0.IN9
in_a[10] => Mult0.IN4
in_a[10] => WideOr0.IN10
in_a[11] => Mult0.IN3
in_a[11] => WideOr0.IN11
in_a[12] => Mult0.IN2
in_a[12] => WideOr0.IN12
in_a[13] => Mult0.IN1
in_a[13] => WideOr0.IN13
in_a[14] => Mult0.IN0
in_a[14] => WideOr0.IN14
in_a[15] => sgn.IN0
in_a[15] => WideOr0.IN15
in_b[0] => Mult0.IN29
in_b[1] => Mult0.IN28
in_b[2] => Mult0.IN27
in_b[3] => Mult0.IN26
in_b[4] => Mult0.IN25
in_b[5] => Mult0.IN24
in_b[6] => Mult0.IN23
in_b[7] => Mult0.IN22
in_b[8] => Mult0.IN21
in_b[9] => Mult0.IN20
in_b[10] => Mult0.IN19
in_b[11] => Mult0.IN18
in_b[12] => Mult0.IN17
in_b[13] => Mult0.IN16
in_b[14] => Mult0.IN15
in_b[15] => sgn.IN1
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= sgn.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|mac_pe:u4|fixed_adder:u1
clock => res[0]~reg0.CLK
clock => res[1]~reg0.CLK
clock => res[2]~reg0.CLK
clock => res[3]~reg0.CLK
clock => res[4]~reg0.CLK
clock => res[5]~reg0.CLK
clock => res[6]~reg0.CLK
clock => res[7]~reg0.CLK
clock => res[8]~reg0.CLK
clock => res[9]~reg0.CLK
clock => res[10]~reg0.CLK
clock => res[11]~reg0.CLK
clock => res[12]~reg0.CLK
clock => res[13]~reg0.CLK
clock => res[14]~reg0.CLK
clock => res[15]~reg0.CLK
in_a[0] => Add0.IN15
in_a[0] => Add1.IN30
in_a[0] => LessThan0.IN15
in_a[0] => LessThan1.IN15
in_a[0] => Add2.IN15
in_a[1] => Add0.IN14
in_a[1] => Add1.IN29
in_a[1] => LessThan0.IN14
in_a[1] => LessThan1.IN14
in_a[1] => Add2.IN14
in_a[2] => Add0.IN13
in_a[2] => Add1.IN28
in_a[2] => LessThan0.IN13
in_a[2] => LessThan1.IN13
in_a[2] => Add2.IN13
in_a[3] => Add0.IN12
in_a[3] => Add1.IN27
in_a[3] => LessThan0.IN12
in_a[3] => LessThan1.IN12
in_a[3] => Add2.IN12
in_a[4] => Add0.IN11
in_a[4] => Add1.IN26
in_a[4] => LessThan0.IN11
in_a[4] => LessThan1.IN11
in_a[4] => Add2.IN11
in_a[5] => Add0.IN10
in_a[5] => Add1.IN25
in_a[5] => LessThan0.IN10
in_a[5] => LessThan1.IN10
in_a[5] => Add2.IN10
in_a[6] => Add0.IN9
in_a[6] => Add1.IN24
in_a[6] => LessThan0.IN9
in_a[6] => LessThan1.IN9
in_a[6] => Add2.IN9
in_a[7] => Add0.IN8
in_a[7] => Add1.IN23
in_a[7] => LessThan0.IN8
in_a[7] => LessThan1.IN8
in_a[7] => Add2.IN8
in_a[8] => Add0.IN7
in_a[8] => Add1.IN22
in_a[8] => LessThan0.IN7
in_a[8] => LessThan1.IN7
in_a[8] => Add2.IN7
in_a[9] => Add0.IN6
in_a[9] => Add1.IN21
in_a[9] => LessThan0.IN6
in_a[9] => LessThan1.IN6
in_a[9] => Add2.IN6
in_a[10] => Add0.IN5
in_a[10] => Add1.IN20
in_a[10] => LessThan0.IN5
in_a[10] => LessThan1.IN5
in_a[10] => Add2.IN5
in_a[11] => Add0.IN4
in_a[11] => Add1.IN19
in_a[11] => LessThan0.IN4
in_a[11] => LessThan1.IN4
in_a[11] => Add2.IN4
in_a[12] => Add0.IN3
in_a[12] => Add1.IN18
in_a[12] => LessThan0.IN3
in_a[12] => LessThan1.IN3
in_a[12] => Add2.IN3
in_a[13] => Add0.IN2
in_a[13] => Add1.IN17
in_a[13] => LessThan0.IN2
in_a[13] => LessThan1.IN2
in_a[13] => Add2.IN2
in_a[14] => Add0.IN1
in_a[14] => Add1.IN16
in_a[14] => LessThan0.IN1
in_a[14] => LessThan1.IN1
in_a[14] => Add2.IN1
in_a[15] => process_0.IN0
in_a[15] => res.DATAB
in_a[15] => res.DATAB
in_b[0] => Add0.IN30
in_b[0] => Add2.IN30
in_b[0] => LessThan0.IN30
in_b[0] => LessThan1.IN30
in_b[0] => Add1.IN15
in_b[1] => Add0.IN29
in_b[1] => Add2.IN29
in_b[1] => LessThan0.IN29
in_b[1] => LessThan1.IN29
in_b[1] => Add1.IN14
in_b[2] => Add0.IN28
in_b[2] => Add2.IN28
in_b[2] => LessThan0.IN28
in_b[2] => LessThan1.IN28
in_b[2] => Add1.IN13
in_b[3] => Add0.IN27
in_b[3] => Add2.IN27
in_b[3] => LessThan0.IN27
in_b[3] => LessThan1.IN27
in_b[3] => Add1.IN12
in_b[4] => Add0.IN26
in_b[4] => Add2.IN26
in_b[4] => LessThan0.IN26
in_b[4] => LessThan1.IN26
in_b[4] => Add1.IN11
in_b[5] => Add0.IN25
in_b[5] => Add2.IN25
in_b[5] => LessThan0.IN25
in_b[5] => LessThan1.IN25
in_b[5] => Add1.IN10
in_b[6] => Add0.IN24
in_b[6] => Add2.IN24
in_b[6] => LessThan0.IN24
in_b[6] => LessThan1.IN24
in_b[6] => Add1.IN9
in_b[7] => Add0.IN23
in_b[7] => Add2.IN23
in_b[7] => LessThan0.IN23
in_b[7] => LessThan1.IN23
in_b[7] => Add1.IN8
in_b[8] => Add0.IN22
in_b[8] => Add2.IN22
in_b[8] => LessThan0.IN22
in_b[8] => LessThan1.IN22
in_b[8] => Add1.IN7
in_b[9] => Add0.IN21
in_b[9] => Add2.IN21
in_b[9] => LessThan0.IN21
in_b[9] => LessThan1.IN21
in_b[9] => Add1.IN6
in_b[10] => Add0.IN20
in_b[10] => Add2.IN20
in_b[10] => LessThan0.IN20
in_b[10] => LessThan1.IN20
in_b[10] => Add1.IN5
in_b[11] => Add0.IN19
in_b[11] => Add2.IN19
in_b[11] => LessThan0.IN19
in_b[11] => LessThan1.IN19
in_b[11] => Add1.IN4
in_b[12] => Add0.IN18
in_b[12] => Add2.IN18
in_b[12] => LessThan0.IN18
in_b[12] => LessThan1.IN18
in_b[12] => Add1.IN3
in_b[13] => Add0.IN17
in_b[13] => Add2.IN17
in_b[13] => LessThan0.IN17
in_b[13] => LessThan1.IN17
in_b[13] => Add1.IN2
in_b[14] => Add0.IN16
in_b[14] => Add2.IN16
in_b[14] => LessThan0.IN16
in_b[14] => LessThan1.IN16
in_b[14] => Add1.IN1
in_b[15] => process_0.IN1
in_b[15] => res.DATAB
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|nReg:r4
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
clock => d_flip_flop:gen_ff:4:ff.clk
clock => d_flip_flop:gen_ff:5:ff.clk
clock => d_flip_flop:gen_ff:6:ff.clk
clock => d_flip_flop:gen_ff:7:ff.clk
clock => d_flip_flop:gen_ff:8:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
reset => d_flip_flop:gen_ff:4:ff.rst
reset => d_flip_flop:gen_ff:5:ff.rst
reset => d_flip_flop:gen_ff:6:ff.rst
reset => d_flip_flop:gen_ff:7:ff.rst
reset => d_flip_flop:gen_ff:8:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q
q[4] <= d_flip_flop:gen_ff:4:ff.q
q[5] <= d_flip_flop:gen_ff:5:ff.q
q[6] <= d_flip_flop:gen_ff:6:ff.q
q[7] <= d_flip_flop:gen_ff:7:ff.q
q[8] <= d_flip_flop:gen_ff:8:ff.q


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:4:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:5:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:6:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:7:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LSTM_gate:u0|flip_flop_chain:ff1|d_flip_flop:\gen_ff:8:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LUT:m0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]


|LSTM_cell|LUT:m0|altsyncram:altsyncram_component
wren_a => altsyncram_gmt3:auto_generated.wren_a
rden_a => altsyncram_gmt3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gmt3:auto_generated.data_a[0]
data_a[1] => altsyncram_gmt3:auto_generated.data_a[1]
data_a[2] => altsyncram_gmt3:auto_generated.data_a[2]
data_a[3] => altsyncram_gmt3:auto_generated.data_a[3]
data_a[4] => altsyncram_gmt3:auto_generated.data_a[4]
data_a[5] => altsyncram_gmt3:auto_generated.data_a[5]
data_a[6] => altsyncram_gmt3:auto_generated.data_a[6]
data_a[7] => altsyncram_gmt3:auto_generated.data_a[7]
data_a[8] => altsyncram_gmt3:auto_generated.data_a[8]
data_a[9] => altsyncram_gmt3:auto_generated.data_a[9]
data_a[10] => altsyncram_gmt3:auto_generated.data_a[10]
data_a[11] => altsyncram_gmt3:auto_generated.data_a[11]
data_a[12] => altsyncram_gmt3:auto_generated.data_a[12]
data_a[13] => altsyncram_gmt3:auto_generated.data_a[13]
data_a[14] => altsyncram_gmt3:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gmt3:auto_generated.address_a[0]
address_a[1] => altsyncram_gmt3:auto_generated.address_a[1]
address_a[2] => altsyncram_gmt3:auto_generated.address_a[2]
address_a[3] => altsyncram_gmt3:auto_generated.address_a[3]
address_a[4] => altsyncram_gmt3:auto_generated.address_a[4]
address_a[5] => altsyncram_gmt3:auto_generated.address_a[5]
address_a[6] => altsyncram_gmt3:auto_generated.address_a[6]
address_a[7] => altsyncram_gmt3:auto_generated.address_a[7]
address_a[8] => altsyncram_gmt3:auto_generated.address_a[8]
address_a[9] => altsyncram_gmt3:auto_generated.address_a[9]
address_a[10] => altsyncram_gmt3:auto_generated.address_a[10]
address_a[11] => altsyncram_gmt3:auto_generated.address_a[11]
address_a[12] => altsyncram_gmt3:auto_generated.address_a[12]
address_a[13] => altsyncram_gmt3:auto_generated.address_a[13]
address_a[14] => altsyncram_gmt3:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gmt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gmt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gmt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_gmt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_gmt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_gmt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_gmt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_gmt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_gmt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_gmt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_gmt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_gmt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_gmt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_gmt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_gmt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_gmt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_gmt3:auto_generated.q_a[14]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LSTM_cell|LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_fsa:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_fsa:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clocken0 => address_reg_a[1].IN1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => out_address_reg_a[1].ENA
clocken0 => out_address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a45.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a46.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a47.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a48.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a49.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a50.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a36.PORTADATAIN
data_a[6] => ram_block1a51.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a37.PORTADATAIN
data_a[7] => ram_block1a52.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a38.PORTADATAIN
data_a[8] => ram_block1a53.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a39.PORTADATAIN
data_a[9] => ram_block1a54.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a40.PORTADATAIN
data_a[10] => ram_block1a55.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a41.PORTADATAIN
data_a[11] => ram_block1a56.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a42.PORTADATAIN
data_a[12] => ram_block1a57.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a43.PORTADATAIN
data_a[13] => ram_block1a58.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a44.PORTADATAIN
data_a[14] => ram_block1a59.PORTADATAIN
q_a[0] <= mux_dob:mux2.result[0]
q_a[1] <= mux_dob:mux2.result[1]
q_a[2] <= mux_dob:mux2.result[2]
q_a[3] <= mux_dob:mux2.result[3]
q_a[4] <= mux_dob:mux2.result[4]
q_a[5] <= mux_dob:mux2.result[5]
q_a[6] <= mux_dob:mux2.result[6]
q_a[7] <= mux_dob:mux2.result[7]
q_a[8] <= mux_dob:mux2.result[8]
q_a[9] <= mux_dob:mux2.result[9]
q_a[10] <= mux_dob:mux2.result[10]
q_a[11] <= mux_dob:mux2.result[11]
q_a[12] <= mux_dob:mux2.result[12]
q_a[13] <= mux_dob:mux2.result[13]
q_a[14] <= mux_dob:mux2.result[14]
rden_a => address_reg_a[1].IN0
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
wren_a => decode_fsa:decode3.enable


|LSTM_cell|LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|decode_fsa:decode3
data[0] => w_anode390w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode411w[1].IN0
data[0] => w_anode419w[1].IN1
data[1] => w_anode390w[2].IN0
data[1] => w_anode403w[2].IN0
data[1] => w_anode411w[2].IN1
data[1] => w_anode419w[2].IN1
enable => w_anode390w[1].IN0
enable => w_anode403w[1].IN0
enable => w_anode411w[1].IN0
enable => w_anode419w[1].IN0
eq[0] <= w_anode390w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode403w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode411w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode419w[2].DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|mux_dob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|LSTM_cell|nReg:r2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r3
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r4
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r5
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|fixed_multiplier:u1
clock => ~NO_FANOUT~
in_a[0] => Mult0.IN14
in_a[0] => WideOr0.IN0
in_a[1] => Mult0.IN13
in_a[1] => WideOr0.IN1
in_a[2] => Mult0.IN12
in_a[2] => WideOr0.IN2
in_a[3] => Mult0.IN11
in_a[3] => WideOr0.IN3
in_a[4] => Mult0.IN10
in_a[4] => WideOr0.IN4
in_a[5] => Mult0.IN9
in_a[5] => WideOr0.IN5
in_a[6] => Mult0.IN8
in_a[6] => WideOr0.IN6
in_a[7] => Mult0.IN7
in_a[7] => WideOr0.IN7
in_a[8] => Mult0.IN6
in_a[8] => WideOr0.IN8
in_a[9] => Mult0.IN5
in_a[9] => WideOr0.IN9
in_a[10] => Mult0.IN4
in_a[10] => WideOr0.IN10
in_a[11] => Mult0.IN3
in_a[11] => WideOr0.IN11
in_a[12] => Mult0.IN2
in_a[12] => WideOr0.IN12
in_a[13] => Mult0.IN1
in_a[13] => WideOr0.IN13
in_a[14] => Mult0.IN0
in_a[14] => WideOr0.IN14
in_a[15] => sgn.IN0
in_a[15] => WideOr0.IN15
in_b[0] => Mult0.IN29
in_b[1] => Mult0.IN28
in_b[2] => Mult0.IN27
in_b[3] => Mult0.IN26
in_b[4] => Mult0.IN25
in_b[5] => Mult0.IN24
in_b[6] => Mult0.IN23
in_b[7] => Mult0.IN22
in_b[8] => Mult0.IN21
in_b[9] => Mult0.IN20
in_b[10] => Mult0.IN19
in_b[11] => Mult0.IN18
in_b[12] => Mult0.IN17
in_b[13] => Mult0.IN16
in_b[14] => Mult0.IN15
in_b[15] => sgn.IN1
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= sgn.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r6
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|nReg:r7
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
aclr => Q[0]~reg0.ACLR
aclr => Q[1]~reg0.ACLR
aclr => Q[2]~reg0.ACLR
aclr => Q[3]~reg0.ACLR
aclr => Q[4]~reg0.ACLR
aclr => Q[5]~reg0.ACLR
aclr => Q[6]~reg0.ACLR
aclr => Q[7]~reg0.ACLR
aclr => Q[8]~reg0.ACLR
aclr => Q[9]~reg0.ACLR
aclr => Q[10]~reg0.ACLR
aclr => Q[11]~reg0.ACLR
aclr => Q[12]~reg0.ACLR
aclr => Q[13]~reg0.ACLR
aclr => Q[14]~reg0.ACLR
aclr => Q[15]~reg0.ACLR
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
sclr => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0
clock => d_flip_flop:gen_ff:0:ff.clk
clock => d_flip_flop:gen_ff:1:ff.clk
clock => d_flip_flop:gen_ff:2:ff.clk
clock => d_flip_flop:gen_ff:3:ff.clk
clock => d_flip_flop:gen_ff:4:ff.clk
clock => d_flip_flop:gen_ff:5:ff.clk
clock => d_flip_flop:gen_ff:6:ff.clk
clock => d_flip_flop:gen_ff:7:ff.clk
clock => d_flip_flop:gen_ff:8:ff.clk
clock => d_flip_flop:gen_ff:9:ff.clk
clock => d_flip_flop:gen_ff:10:ff.clk
clock => d_flip_flop:gen_ff:11:ff.clk
clock => d_flip_flop:gen_ff:12:ff.clk
clock => d_flip_flop:gen_ff:13:ff.clk
clock => d_flip_flop:gen_ff:14:ff.clk
clock => d_flip_flop:gen_ff:15:ff.clk
clock => d_flip_flop:gen_ff:16:ff.clk
clock => d_flip_flop:gen_ff:17:ff.clk
clock => d_flip_flop:gen_ff:18:ff.clk
clock => d_flip_flop:gen_ff:19:ff.clk
clock => d_flip_flop:gen_ff:20:ff.clk
clock => d_flip_flop:gen_ff:21:ff.clk
clock => d_flip_flop:gen_ff:22:ff.clk
clock => d_flip_flop:gen_ff:23:ff.clk
clock => d_flip_flop:gen_ff:24:ff.clk
clock => d_flip_flop:gen_ff:25:ff.clk
clock => d_flip_flop:gen_ff:26:ff.clk
clock => d_flip_flop:gen_ff:27:ff.clk
clock => d_flip_flop:gen_ff:28:ff.clk
clock => d_flip_flop:gen_ff:29:ff.clk
clock => d_flip_flop:gen_ff:30:ff.clk
clock => d_flip_flop:gen_ff:31:ff.clk
reset => d_flip_flop:gen_ff:0:ff.rst
reset => d_flip_flop:gen_ff:1:ff.rst
reset => d_flip_flop:gen_ff:2:ff.rst
reset => d_flip_flop:gen_ff:3:ff.rst
reset => d_flip_flop:gen_ff:4:ff.rst
reset => d_flip_flop:gen_ff:5:ff.rst
reset => d_flip_flop:gen_ff:6:ff.rst
reset => d_flip_flop:gen_ff:7:ff.rst
reset => d_flip_flop:gen_ff:8:ff.rst
reset => d_flip_flop:gen_ff:9:ff.rst
reset => d_flip_flop:gen_ff:10:ff.rst
reset => d_flip_flop:gen_ff:11:ff.rst
reset => d_flip_flop:gen_ff:12:ff.rst
reset => d_flip_flop:gen_ff:13:ff.rst
reset => d_flip_flop:gen_ff:14:ff.rst
reset => d_flip_flop:gen_ff:15:ff.rst
reset => d_flip_flop:gen_ff:16:ff.rst
reset => d_flip_flop:gen_ff:17:ff.rst
reset => d_flip_flop:gen_ff:18:ff.rst
reset => d_flip_flop:gen_ff:19:ff.rst
reset => d_flip_flop:gen_ff:20:ff.rst
reset => d_flip_flop:gen_ff:21:ff.rst
reset => d_flip_flop:gen_ff:22:ff.rst
reset => d_flip_flop:gen_ff:23:ff.rst
reset => d_flip_flop:gen_ff:24:ff.rst
reset => d_flip_flop:gen_ff:25:ff.rst
reset => d_flip_flop:gen_ff:26:ff.rst
reset => d_flip_flop:gen_ff:27:ff.rst
reset => d_flip_flop:gen_ff:28:ff.rst
reset => d_flip_flop:gen_ff:29:ff.rst
reset => d_flip_flop:gen_ff:30:ff.rst
reset => d_flip_flop:gen_ff:31:ff.rst
start => d_flip_flop:gen_ff:0:ff.d
q[0] <= d_flip_flop:gen_ff:0:ff.q
q[1] <= d_flip_flop:gen_ff:1:ff.q
q[2] <= d_flip_flop:gen_ff:2:ff.q
q[3] <= d_flip_flop:gen_ff:3:ff.q
q[4] <= d_flip_flop:gen_ff:4:ff.q
q[5] <= d_flip_flop:gen_ff:5:ff.q
q[6] <= d_flip_flop:gen_ff:6:ff.q
q[7] <= d_flip_flop:gen_ff:7:ff.q
q[8] <= d_flip_flop:gen_ff:8:ff.q
q[9] <= d_flip_flop:gen_ff:9:ff.q
q[10] <= d_flip_flop:gen_ff:10:ff.q
q[11] <= d_flip_flop:gen_ff:11:ff.q
q[12] <= d_flip_flop:gen_ff:12:ff.q
q[13] <= d_flip_flop:gen_ff:13:ff.q
q[14] <= d_flip_flop:gen_ff:14:ff.q
q[15] <= d_flip_flop:gen_ff:15:ff.q
q[16] <= d_flip_flop:gen_ff:16:ff.q
q[17] <= d_flip_flop:gen_ff:17:ff.q
q[18] <= d_flip_flop:gen_ff:18:ff.q
q[19] <= d_flip_flop:gen_ff:19:ff.q
q[20] <= d_flip_flop:gen_ff:20:ff.q
q[21] <= d_flip_flop:gen_ff:21:ff.q
q[22] <= d_flip_flop:gen_ff:22:ff.q
q[23] <= d_flip_flop:gen_ff:23:ff.q
q[24] <= d_flip_flop:gen_ff:24:ff.q
q[25] <= d_flip_flop:gen_ff:25:ff.q
q[26] <= d_flip_flop:gen_ff:26:ff.q
q[27] <= d_flip_flop:gen_ff:27:ff.q
q[28] <= d_flip_flop:gen_ff:28:ff.q
q[29] <= d_flip_flop:gen_ff:29:ff.q
q[30] <= d_flip_flop:gen_ff:30:ff.q
q[31] <= d_flip_flop:gen_ff:31:ff.q


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:10:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:11:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:12:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:13:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:14:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:15:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:16:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:17:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:18:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:19:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:20:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:21:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:22:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:23:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:24:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:25:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:26:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:27:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:28:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:29:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:30:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LSTM_cell|flip_flop_chain:ff0|d_flip_flop:\gen_ff:31:ff
clk => q~reg0.CLK
rst => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


