// Seed: 1638511753
`timescale 1ps / 1ps
module module_0 ();
  type_2(
      1, 1
  );
  assign id_0 = 1;
  assign id_0 = id_0;
  logic id_1;
endmodule
