(pcb W:\USERS\cheshire\Documents\KiCad\System80RamEx\System80RamEx.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.8")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  210547 -161524  131950 -161524  131950 -72259.8  210547 -72259.8
            210547 -161524)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U3 151511.000000 -102108.000000 front 0.000000 (PN 74LS08))
      (place U2 168148.000000 -102108.000000 front 0.000000 (PN 74LS04))
      (place U5 184785.000000 -102108.000000 front 0.000000 (PN 74LS32))
      (place U4 134874.000000 -102108.000000 front 0.000000 (PN 74LS32))
      (place U6 201422.000000 -102108.000000 front 0.000000 (PN 74LS32))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J6 195072.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J3 187452.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J8 200152.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J5 192532.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J1 182372.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J2 184912.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J7 197612.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
      (place J4 189992.000000 -75438.000000 front 0.000000 (PN Conn_01x08_Pin))
    )
    (component "CheshBits:50 pin card edge connector"
      (place EC1 172720.000000 -156464.000000 front 0.000000 (PN "Expansion Edge Connector"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 135890.000000 -126472.000000 front -90.000000 (PN 680))
      (place RN4 161880.571000 -126472.000000 front -90.000000 (PN 220))
      (place RN3 155633.714000 -126472.000000 front -90.000000 (PN 220))
      (place RN2 181624.285000 -126472.000000 front -90.000000 (PN 680))
    )
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place Z2 187671.142000 -125222.000000 front 0.000000 (PN 74LS244))
      (place Z4 141936.857000 -125222.000000 front 0.000000 (PN 74LS244))
      (place Z5 167927.428000 -125222.000000 front 0.000000 (PN 74LS244))
      (place Z3 201168.000000 -125222.000000 front 0.000000 (PN 74LS244))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U1 135128.000000 -94742.000000 front 90.000000 (PN KM62256CLP))
    )
  )
  (library
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image "CheshBits:50 pin card edge connector"
      (outline (path signal 120  -31730 5000  -31730 1666.67))
      (outline (path signal 120  -31730 1666.67  -31370 1666.67))
      (outline (path signal 120  -31730 -1666.67  -31730 -5000))
      (outline (path signal 120  -31730 -5000  31730 -5000))
      (outline (path signal 120  -31370 1666.67  -31370 -1666.67))
      (outline (path signal 120  -31370 -1666.67  -31730 -1666.67))
      (outline (path signal 120  31730 5000  -31730 5000))
      (outline (path signal 120  31730 -5000  31730 5000))
      (outline (path signal 50  -31480 4750  31480 4750))
      (outline (path signal 50  -31480 -4750  -31480 4750))
      (outline (path signal 50  31480 4750  31480 -4750))
      (outline (path signal 50  31480 -4750  -31480 -4750))
      (pin Oval[A]Pad_1500x3000_um 1 -30480 -3000)
      (pin Oval[A]Pad_1500x3000_um 2 -30480 3000)
      (pin Oval[A]Pad_1500x3000_um 3 -27940 -3000)
      (pin Oval[A]Pad_1500x3000_um 4 -27940 3000)
      (pin Oval[A]Pad_1500x3000_um 5 -25400 -3000)
      (pin Oval[A]Pad_1500x3000_um 6 -25400 3000)
      (pin Oval[A]Pad_1500x3000_um 7 -22860 -3000)
      (pin Oval[A]Pad_1500x3000_um 8 -22860 3000)
      (pin Oval[A]Pad_1500x3000_um 9 -20320 -3000)
      (pin Oval[A]Pad_1500x3000_um 10 -20320 3000)
      (pin Oval[A]Pad_1500x3000_um 11 -17780 -3000)
      (pin Oval[A]Pad_1500x3000_um 12 -17780 3000)
      (pin Oval[A]Pad_1500x3000_um 13 -15240 -3000)
      (pin Oval[A]Pad_1500x3000_um 14 -15240 3000)
      (pin Oval[A]Pad_1500x3000_um 15 -12700 -3000)
      (pin Oval[A]Pad_1500x3000_um 16 -12700 3000)
      (pin Oval[A]Pad_1500x3000_um 17 -10160 -3000)
      (pin Oval[A]Pad_1500x3000_um 18 -10160 3000)
      (pin Oval[A]Pad_1500x3000_um 19 -7620 -3000)
      (pin Oval[A]Pad_1500x3000_um 20 -7620 3000)
      (pin Oval[A]Pad_1500x3000_um 21 -5080 -3000)
      (pin Oval[A]Pad_1500x3000_um 22 -5080 3000)
      (pin Oval[A]Pad_1500x3000_um 23 -2540 -3000)
      (pin Oval[A]Pad_1500x3000_um 24 -2540 3000)
      (pin Oval[A]Pad_1500x3000_um 25 0 -3000)
      (pin Oval[A]Pad_1500x3000_um 26 0 3000)
      (pin Oval[A]Pad_1500x3000_um 27 2540 -3000)
      (pin Oval[A]Pad_1500x3000_um 28 2540 3000)
      (pin Oval[A]Pad_1500x3000_um 29 5080 -3000)
      (pin Oval[A]Pad_1500x3000_um 30 5080 3000)
      (pin Oval[A]Pad_1500x3000_um 31 7620 -3000)
      (pin Oval[A]Pad_1500x3000_um 32 7620 3000)
      (pin Oval[A]Pad_1500x3000_um 33 10160 -3000)
      (pin Oval[A]Pad_1500x3000_um 34 10160 3000)
      (pin Oval[A]Pad_1500x3000_um 35 12700 -3000)
      (pin Oval[A]Pad_1500x3000_um 36 12700 3000)
      (pin Oval[A]Pad_1500x3000_um 37 15240 -3000)
      (pin Oval[A]Pad_1500x3000_um 38 15240 3000)
      (pin Oval[A]Pad_1500x3000_um 39 17780 -3000)
      (pin Oval[A]Pad_1500x3000_um 40 17780 3000)
      (pin Oval[A]Pad_1500x3000_um 41 20320 -3000)
      (pin Oval[A]Pad_1500x3000_um 42 20320 3000)
      (pin Oval[A]Pad_1500x3000_um 43 22860 -3000)
      (pin Oval[A]Pad_1500x3000_um 44 22860 3000)
      (pin Oval[A]Pad_1500x3000_um 45 25400 -3000)
      (pin Oval[A]Pad_1500x3000_um 46 25400 3000)
      (pin Oval[A]Pad_1500x3000_um 47 27940 -3000)
      (pin Oval[A]Pad_1500x3000_um 48 27940 3000)
      (pin Oval[A]Pad_1500x3000_um 49 30480 -3000)
      (pin Oval[A]Pad_1500x3000_um 50 30480 3000)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 0  7814.77 2371.95  8002.92 2318.42  8178.02 2231.23  8334.12 2113.35
            8465.9 1968.79  8568.87 1802.48  8639.53 1620.08  8675.48 1427.8
            8675.48 1232.2  8639.53 1039.92  8568.87 857.517  8465.9 691.207
            8334.12 546.651  8178.02 428.77  8002.92 341.579  7814.77 288.049
            7620 270  7577.57 287.574  7560 330  7577.57 372.426  7620 390
            7803.39 408.062  7979.72 461.553  8142.24 548.419  8284.68 665.32
            8401.58 807.764  8488.45 970.278  8541.94 1146.62  8560 1330
            8541.94 1513.38  8488.45 1689.72  8401.58 1852.24  8284.68 1994.68
            8142.24 2111.58  7979.72 2198.45  7803.39 2251.94  7620 2270
            7577.57 2287.57  7560 2330  7577.57 2372.43  7620 2390))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (padstack Oval[A]Pad_1500x3000_um
      (shape (path F.Cu 1500  0 -750  0 750))
      (shape (path B.Cu 1500  0 -750  0 750))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U3-7 U2-7 EC1-1 EC1-2 EC1-49 EC1-50 Z2-10 Z4-10 U5-7 RN4-1 U4-7 Z5-10
        RN3-1 U1-14 Z3-10 U6-7)
    )
    (net A7
      (pins EC1-3 RN1-9 Z4-17 RN3-2)
    )
    (net A6
      (pins EC1-4 RN1-2 Z4-2 RN3-9)
    )
    (net A5
      (pins EC1-5 RN1-8 Z4-15 RN3-3)
    )
    (net A4
      (pins EC1-6 RN1-3 Z4-4 RN3-8)
    )
    (net A1
      (pins EC1-7 RN1-7 Z4-13 RN3-4)
    )
    (net A3
      (pins EC1-8 RN1-4 Z4-6 RN3-7)
    )
    (net A2
      (pins EC1-9 RN1-6 Z4-11 RN3-5)
    )
    (net A0
      (pins EC1-10 RN1-5 Z4-8 RN3-6)
    )
    (net D5
      (pins EC1-11 Z3-15 Z3-16)
    )
    (net D2
      (pins EC1-12 Z2-13 Z2-14)
    )
    (net "unconnected-(EC1-Pin_13-Pad13)"
      (pins EC1-13)
    )
    (net D1
      (pins EC1-14 Z2-15 Z2-16)
    )
    (net D0
      (pins EC1-15 Z2-17 Z2-18)
    )
    (net D3
      (pins EC1-16 Z2-11 Z2-12)
    )
    (net D7
      (pins EC1-17 Z3-11 Z3-12)
    )
    (net D6
      (pins EC1-18 Z3-13 Z3-14)
    )
    (net +5V
      (pins U3-14 U2-14 EC1-19 RN1-1 Z2-20 Z4-20 U5-14 U4-14 Z5-20 U1-28 Z3-20 RN2-1
        U6-14)
    )
    (net D4
      (pins EC1-20 Z3-17 Z3-18)
    )
    (net A15
      (pins EC1-21 RN4-6 Z5-8 RN2-5)
    )
    (net A8
      (pins EC1-22 RN4-8 Z5-4 RN2-3)
    )
    (net A14
      (pins EC1-23 RN4-7 Z5-6 RN2-4)
    )
    (net A9
      (pins EC1-24 RN4-2 Z5-17 RN2-9)
    )
    (net "unconnected-(EC1-Pin_25-Pad25)"
      (pins EC1-25)
    )
    (net A10
      (pins EC1-26 RN4-3 Z5-15 RN2-8)
    )
    (net A13
      (pins EC1-27 RN4-9 Z5-2 RN2-2)
    )
    (net A11
      (pins EC1-28 RN4-4 Z5-13 RN2-7)
    )
    (net A12
      (pins EC1-29 RN4-5 Z5-11 RN2-6)
    )
    (net ∅
      (pins EC1-30)
    )
    (net "~{INT}"
      (pins EC1-31)
    )
    (net "unconnected-(EC1-Pin_32-Pad32)"
      (pins EC1-32)
    )
    (net "unconnected-(EC1-Pin_33-Pad33)"
      (pins EC1-33)
    )
    (net "~{PHLDA}"
      (pins EC1-34)
    )
    (net "~{PHANTOM}"
      (pins EC1-35)
    )
    (net "~{HALT}"
      (pins EC1-36)
    )
    (net "~{WAIT}"
      (pins EC1-37)
    )
    (net "~{IORQ}"
      (pins EC1-38)
    )
    (net "~{HOLD}"
      (pins EC1-39)
    )
    (net "~{WR}"
      (pins U3-1 U2-3 EC1-40 U1-27 U6-1)
    )
    (net "~{RD}"
      (pins U3-2 U2-5 EC1-41 U5-2)
    )
    (net "~{CCDBS}{slash}~{STATDBS}"
      (pins EC1-42)
    )
    (net "~{MERQ}"
      (pins EC1-43)
    )
    (net "~{DODBS}{slash}~{ADDBS}"
      (pins U2-1 EC1-44 U6-5)
    )
    (net "~{M1}"
      (pins EC1-45)
    )
    (net "~{RESET}"
      (pins EC1-46)
    )
    (net "~{RFSH}"
      (pins EC1-47)
    )
    (net "~{NMI}"
      (pins EC1-48)
    )
    (net "Net-(J1-Pin_1)"
      (pins J6-1 J3-1 J8-1 J5-1 J1-1 J2-1 J7-1 J4-1)
    )
    (net "Net-(J1-Pin_2)"
      (pins J6-2 J3-2 J8-2 J5-2 J1-2 J2-2 J7-2 J4-2)
    )
    (net "Net-(J1-Pin_3)"
      (pins J6-3 J3-3 J8-3 J5-3 J1-3 J2-3 J7-3 J4-3)
    )
    (net "Net-(J1-Pin_4)"
      (pins J6-4 J3-4 J8-4 J5-4 J1-4 J2-4 J7-4 J4-4)
    )
    (net "Net-(J1-Pin_5)"
      (pins J6-5 J3-5 J8-5 J5-5 J1-5 J2-5 J7-5 J4-5)
    )
    (net "Net-(J1-Pin_6)"
      (pins J6-6 J3-6 J8-6 J5-6 J1-6 J2-6 J7-6 J4-6)
    )
    (net "Net-(J1-Pin_7)"
      (pins J6-7 J3-7 J8-7 J5-7 J1-7 J2-7 J7-7 J4-7)
    )
    (net "Net-(J1-Pin_8)"
      (pins J6-8 J3-8 J8-8 J5-8 J1-8 J2-8 J7-8 J4-8)
    )
    (net "Net-(U1-A14)"
      (pins Z5-14 U1-1)
    )
    (net "Net-(U1-A12)"
      (pins Z5-9 U1-2)
    )
    (net "Net-(U1-A7)"
      (pins Z4-3 U1-3)
    )
    (net "Net-(U1-A6)"
      (pins Z4-18 U1-4)
    )
    (net "Net-(U1-A5)"
      (pins Z4-5 U1-5)
    )
    (net "Net-(U1-A4)"
      (pins Z4-16 U1-6)
    )
    (net "Net-(U1-A3)"
      (pins Z4-14 U1-7)
    )
    (net "Net-(U1-A2)"
      (pins Z4-9 U1-8)
    )
    (net "Net-(U1-A1)"
      (pins Z4-7 U1-9)
    )
    (net "Net-(U1-A0)"
      (pins Z4-12 U1-10)
    )
    (net "Net-(U1-Q0)"
      (pins Z2-2 Z2-3 U1-11)
    )
    (net "Net-(U1-Q1)"
      (pins Z2-4 Z2-5 U1-12)
    )
    (net "Net-(U1-Q2)"
      (pins Z2-6 Z2-7 U1-13)
    )
    (net "Net-(U1-Q3)"
      (pins Z2-8 Z2-9 U1-15)
    )
    (net "Net-(U1-Q4)"
      (pins U1-16 Z3-2 Z3-3)
    )
    (net "Net-(U1-Q5)"
      (pins U1-17 Z3-4 Z3-5)
    )
    (net "Net-(U1-Q6)"
      (pins U1-18 Z3-6 Z3-7)
    )
    (net "Net-(U1-Q7)"
      (pins U1-19 Z3-8 Z3-9)
    )
    (net "Net-(U1-~{CS})"
      (pins U2-12 U1-20)
    )
    (net "Net-(U1-A10)"
      (pins Z5-5 U1-21)
    )
    (net "~{ABE}"
      (pins Z4-1 Z4-19 U4-8 Z5-1 Z5-19 U1-22)
    )
    (net "Net-(U1-A11)"
      (pins Z5-7 U1-23)
    )
    (net "Net-(U1-A9)"
      (pins Z5-3 U1-24)
    )
    (net "Net-(U1-A8)"
      (pins Z5-16 U1-25)
    )
    (net "Net-(U1-A13)"
      (pins Z5-18 U1-26)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2 U5-5 U4-5)
    )
    (net "Net-(U2-Pad4)"
      (pins U3-4 U2-4 U5-1)
    )
    (net "Net-(U2-Pad6)"
      (pins U3-5 U2-6 U6-2)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8 U6-4)
    )
    (net "~{MREQ}"
      (pins U2-9 U5-4 U4-4)
    )
    (net "unconnected-(U2-Pad10)"
      (pins U2-10)
    )
    (net "unconnected-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(Z5-O3a)"
      (pins U2-13 Z5-12)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U4-1)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6 U4-2)
    )
    (net "unconnected-(U3-Pad8)"
      (pins U3-8)
    )
    (net "unconnected-(U3-Pad9)"
      (pins U3-9)
    )
    (net "unconnected-(U3-Pad10)"
      (pins U3-10)
    )
    (net "unconnected-(U3-Pad11)"
      (pins U3-11)
    )
    (net "unconnected-(U3-Pad12)"
      (pins U3-12)
    )
    (net "unconnected-(U3-Pad13)"
      (pins U3-13)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3 U4-9)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-6 U4-10)
    )
    (net "unconnected-(U4-Pad11)"
      (pins U4-11)
    )
    (net "unconnected-(U4-Pad12)"
      (pins U4-12)
    )
    (net "unconnected-(U4-Pad13)"
      (pins U4-13)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3 U5-9)
    )
    (net "Net-(U5-Pad10)"
      (pins U5-6 U5-10)
    )
    (net "~{DBOE}"
      (pins Z2-19 U5-8 Z3-19)
    )
    (net "unconnected-(U5-Pad11)"
      (pins U5-11)
    )
    (net "unconnected-(U5-Pad12)"
      (pins U5-12)
    )
    (net "unconnected-(U5-Pad13)"
      (pins U5-13)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-3 U6-9)
    )
    (net "Net-(U6-Pad10)"
      (pins U6-6 U6-10)
    )
    (net "~{DBIE}"
      (pins Z2-1 Z3-1 U6-8)
    )
    (net "unconnected-(U6-Pad11)"
      (pins U6-11)
    )
    (net "unconnected-(U6-Pad12)"
      (pins U6-12)
    )
    (net "unconnected-(U6-Pad13)"
      (pins U6-13)
    )
    (class kicad_default "" +5V A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5
      A6 A7 A8 A9 D0 D1 D2 D3 D4 D5 D6 D7 GND "Net-(J1-Pin_1)" "Net-(J1-Pin_2)"
      "Net-(J1-Pin_3)" "Net-(J1-Pin_4)" "Net-(J1-Pin_5)" "Net-(J1-Pin_6)"
      "Net-(J1-Pin_7)" "Net-(J1-Pin_8)" "Net-(U1-A0)" "Net-(U1-A1)" "Net-(U1-A10)"
      "Net-(U1-A11)" "Net-(U1-A12)" "Net-(U1-A13)" "Net-(U1-A14)" "Net-(U1-A2)"
      "Net-(U1-A3)" "Net-(U1-A4)" "Net-(U1-A5)" "Net-(U1-A6)" "Net-(U1-A7)"
      "Net-(U1-A8)" "Net-(U1-A9)" "Net-(U1-Q0)" "Net-(U1-Q1)" "Net-(U1-Q2)"
      "Net-(U1-Q3)" "Net-(U1-Q4)" "Net-(U1-Q5)" "Net-(U1-Q6)" "Net-(U1-Q7)"
      "Net-(U1-~{CS})" "Net-(U2-Pad2)" "Net-(U2-Pad4)" "Net-(U2-Pad6)" "Net-(U2-Pad8)"
      "Net-(U3-Pad3)" "Net-(U3-Pad6)" "Net-(U4-Pad10)" "Net-(U4-Pad3)" "Net-(U5-Pad10)"
      "Net-(U5-Pad3)" "Net-(U6-Pad10)" "Net-(U6-Pad3)" "Net-(Z5-O3a)" "unconnected-(EC1-Pin_13-Pad13)"
      "unconnected-(EC1-Pin_25-Pad25)" "unconnected-(EC1-Pin_32-Pad32)" "unconnected-(EC1-Pin_33-Pad33)"
      "unconnected-(U2-Pad10)" "unconnected-(U2-Pad11)" "unconnected-(U3-Pad10)"
      "unconnected-(U3-Pad11)" "unconnected-(U3-Pad12)" "unconnected-(U3-Pad13)"
      "unconnected-(U3-Pad8)" "unconnected-(U3-Pad9)" "unconnected-(U4-Pad11)"
      "unconnected-(U4-Pad12)" "unconnected-(U4-Pad13)" "unconnected-(U5-Pad11)"
      "unconnected-(U5-Pad12)" "unconnected-(U5-Pad13)" "unconnected-(U6-Pad11)"
      "unconnected-(U6-Pad12)" "unconnected-(U6-Pad13)" "~{ABE}" "~{CCDBS}{slash}~{STATDBS}"
      "~{DBIE}" "~{DBOE}" "~{DODBS}{slash}~{ADDBS}" "~{HALT}" "~{HOLD}" "~{INT}"
      "~{IORQ}" "~{M1}" "~{MERQ}" "~{MREQ}" "~{NMI}" "~{PHANTOM}" "~{PHLDA}"
      "~{RD}" "~{RESET}" "~{RFSH}" "~{WAIT}" "~{WR}" ∅
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 1000  182372 -75438  200152 -75438)(net "Net-(J1-Pin_1)")(type route))
    (wire (path F.Cu 1000  182372 -77978  200152 -77978)(net "Net-(J1-Pin_2)")(type route))
    (wire (path F.Cu 1000  182372 -80518  200152 -80518)(net "Net-(J1-Pin_3)")(type route))
    (wire (path F.Cu 1000  182372 -83058  200152 -83058)(net "Net-(J1-Pin_4)")(type route))
    (wire (path F.Cu 1000  182372 -85598  200152 -85598)(net "Net-(J1-Pin_5)")(type route))
    (wire (path F.Cu 1000  182372 -88138  200152 -88138)(net "Net-(J1-Pin_6)")(type route))
    (wire (path F.Cu 1000  182372 -90678  200152 -90678)(net "Net-(J1-Pin_7)")(type route))
    (wire (path F.Cu 1000  182372 -93218  200152 -93218)(net "Net-(J1-Pin_8)")(type route))
  )
)
