// Generated by stratus_hls 23.02-s004  (100793.100415)
// Wed Jun  4 01:36:09 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_gen_busy_r_1_0( in1, in2, in3, in4, out1 );

    input in1;
    input in2;
    input in3;
    input in4;
    output [2:0] out1;
    wire  ioread005;
    wire  tmp22;
    wire  ioread006;
    wire  tmp23;
    wire  tmp24;
    wire  gnew_req;
    wire  tmp25;
    wire  tmp26;
    wire  tmp27;
    wire  tmp28;
    wire  ioread003;
    wire  tmp29;
    wire  din_gen_busy_din_m_data_is_invalid_next;
    wire  gdiv;
    wire  gnew_busy;
    wire  tmp32;
    wire  tmp31;
    wire  tmp30;

    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p20
    assign out1 = {tmp32, {tmp31, tmp30}};
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p19
    assign tmp32 = gnew_busy;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p18
    assign tmp31 = gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p17
    assign tmp30 = din_gen_busy_din_m_data_is_invalid_next;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p16
    assign din_gen_busy_din_m_data_is_invalid_next = tmp29;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p15
    assign tmp29 = ~gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p14
    assign gdiv = tmp28 | ioread003;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p13
    assign tmp28 = in1 & tmp27;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p12
    assign tmp27 = tmp26;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p11
    assign tmp26 = ~tmp25;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p10
    assign tmp25 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p9
    assign gnew_busy = tmp24 | ioread003;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p8
    assign tmp24 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p7
    assign gnew_req = ioread006 & tmp23;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p6
    assign tmp23 = ioread005 | tmp22;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p5
    assign tmp22 = in1;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p4
    assign ioread006 = in2;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p3
    assign ioread005 = in3;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p2
    assign ioread003 = in4;

endmodule


