// Seed: 500532356
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    output tri1 id_6,
    output supply0 id_7,
    output tri1 id_8
);
  wire id_10;
  reg id_11, id_12, id_13;
  assign id_2 = 1;
  wire id_14, id_15;
  reg
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23 = id_13,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57;
  always id_31 <= 1;
  wire id_58;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  assign id_3 = id_0;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_56 = 0;
endmodule
