#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1530041c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153004380 .scope module, "FIFO" "FIFO" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x1530044f0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x153004530 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
o0x148008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x153014c20_0 .net "clk_in", 0 0, o0x148008040;  0 drivers
v0x153014cd0_0 .var "data_out", 31 0;
o0x1480080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x153014d70_0 .net "deq_in", 0 0, o0x1480080a0;  0 drivers
v0x153014e20_0 .var "empty_out", 0 0;
o0x148008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x153014eb0_0 .net "enq_data_in", 31 0, o0x148008100;  0 drivers
o0x148008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x153014fa0_0 .net "enq_in", 0 0, o0x148008130;  0 drivers
v0x153015040_0 .var "full_out", 0 0;
v0x1530150e0 .array "queue", 0 7, 31 0;
v0x153015180_0 .var "read_ptr", 3 0;
o0x1480081c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x153015290_0 .net "rst_in", 0 0, o0x1480081c0;  0 drivers
v0x153015330 .array "valid", 0 7, 0 0;
v0x153015440_0 .var "valid_out", 0 0;
v0x1530154e0_0 .var "write_ptr", 3 0;
E_0x1530045b0 .event posedge, v0x153014c20_0;
v0x153015330_0 .array/port v0x153015330, 0;
v0x153015330_1 .array/port v0x153015330, 1;
E_0x1530045f0/0 .event anyedge, v0x153015180_0, v0x1530154e0_0, v0x153015330_0, v0x153015330_1;
v0x153015330_2 .array/port v0x153015330, 2;
v0x153015330_3 .array/port v0x153015330, 3;
v0x153015330_4 .array/port v0x153015330, 4;
v0x153015330_5 .array/port v0x153015330, 5;
E_0x1530045f0/1 .event anyedge, v0x153015330_2, v0x153015330_3, v0x153015330_4, v0x153015330_5;
v0x153015330_6 .array/port v0x153015330, 6;
v0x153015330_7 .array/port v0x153015330, 7;
E_0x1530045f0/2 .event anyedge, v0x153015330_6, v0x153015330_7;
E_0x1530045f0 .event/or E_0x1530045f0/0, E_0x1530045f0/1, E_0x1530045f0/2;
S_0x1530049a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 27, 3 27 0, S_0x153004380;
 .timescale -9 -12;
v0x153004b60_0 .var/2s "i", 31 0;
S_0x1530047d0 .scope module, "pq_tb" "pq_tb" 4 4;
 .timescale -9 -12;
v0x153018570_0 .var "clk_in", 0 0;
v0x153018650_0 .net "data_out", 31 0, v0x153017660_0;  1 drivers
v0x1530186e0_0 .var "deq_in", 0 0;
v0x153018770_0 .net "empty_out", 0 0, v0x1530177d0_0;  1 drivers
v0x153018820_0 .var "enq_data_in", 31 0;
v0x1530188f0_0 .var "enq_in", 0 0;
v0x1530189a0_0 .var "enq_tag_in", 15 0;
v0x153018a50_0 .net "full_out", 0 0, v0x153017ad0_0;  1 drivers
v0x153018b00_0 .var "rst_in", 0 0;
v0x153018c10_0 .net "size_out", 3 0, v0x153018000_0;  1 drivers
v0x153018ca0_0 .net "tag_out", 15 0, v0x153018190_0;  1 drivers
v0x153018d50_0 .net "valid_out", 0 0, v0x153018380_0;  1 drivers
S_0x153015670 .scope module, "Q" "PriorityQueue" 4 21, 5 4 0, S_0x1530047d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 16 "enq_tag_in";
    .port_info 5 /INPUT 1 "enq_in";
    .port_info 6 /OUTPUT 1 "full_out";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 16 "tag_out";
    .port_info 9 /OUTPUT 4 "size_out";
    .port_info 10 /OUTPUT 1 "empty_out";
    .port_info 11 /OUTPUT 1 "valid_out";
P_0x1530157f0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x153015830 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x153015870 .param/l "TAG_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x153017480 .array "Q_data", 0 7, 31 0;
v0x153017530_0 .net "clk_in", 0 0, v0x153018570_0;  1 drivers
v0x1530175d0_0 .var "curval", 31 0;
v0x153017660_0 .var "data_out", 31 0;
v0x1530176f0_0 .net "deq_in", 0 0, v0x1530186e0_0;  1 drivers
v0x1530177d0_0 .var "empty_out", 0 0;
v0x153017870_0 .net "enq_data_in", 31 0, v0x153018820_0;  1 drivers
v0x153017920_0 .net "enq_in", 0 0, v0x1530188f0_0;  1 drivers
v0x1530179c0_0 .net "enq_tag_in", 15 0, v0x1530189a0_0;  1 drivers
v0x153017ad0_0 .var "full_out", 0 0;
v0x153017b70_0 .var "prev_read_ptr", 3 0;
v0x153017c20_0 .var "push_lru", 0 0;
v0x153017cd0 .array "queue", 0 7, 15 0;
v0x153017de0_0 .var "read_ptr", 3 0;
v0x153017ea0_0 .var "rem_lru", 0 0;
v0x153017f50_0 .net "rst_in", 0 0, v0x153018b00_0;  1 drivers
v0x153018000_0 .var "size_out", 3 0;
v0x153018190_0 .var "tag_out", 15 0;
v0x153018230 .array "valid", 0 7, 0 0;
v0x153018380_0 .var "valid_out", 0 0;
v0x153018420_0 .net "write_ptr", 3 0, v0x153016a80_0;  1 drivers
v0x153018230_0 .array/port v0x153018230, 0;
v0x153018230_1 .array/port v0x153018230, 1;
v0x153018230_2 .array/port v0x153018230, 2;
E_0x153015bd0/0 .event anyedge, v0x153018000_0, v0x153018230_0, v0x153018230_1, v0x153018230_2;
v0x153018230_3 .array/port v0x153018230, 3;
v0x153018230_4 .array/port v0x153018230, 4;
v0x153018230_5 .array/port v0x153018230, 5;
v0x153018230_6 .array/port v0x153018230, 6;
E_0x153015bd0/1 .event anyedge, v0x153018230_3, v0x153018230_4, v0x153018230_5, v0x153018230_6;
v0x153018230_7 .array/port v0x153018230, 7;
v0x153017cd0_0 .array/port v0x153017cd0, 0;
v0x153017cd0_1 .array/port v0x153017cd0, 1;
v0x153017cd0_2 .array/port v0x153017cd0, 2;
E_0x153015bd0/2 .event anyedge, v0x153018230_7, v0x153017cd0_0, v0x153017cd0_1, v0x153017cd0_2;
v0x153017cd0_3 .array/port v0x153017cd0, 3;
v0x153017cd0_4 .array/port v0x153017cd0, 4;
v0x153017cd0_5 .array/port v0x153017cd0, 5;
v0x153017cd0_6 .array/port v0x153017cd0, 6;
E_0x153015bd0/3 .event anyedge, v0x153017cd0_3, v0x153017cd0_4, v0x153017cd0_5, v0x153017cd0_6;
v0x153017cd0_7 .array/port v0x153017cd0, 7;
E_0x153015bd0/4 .event anyedge, v0x153017cd0_7;
E_0x153015bd0 .event/or E_0x153015bd0/0, E_0x153015bd0/1, E_0x153015bd0/2, E_0x153015bd0/3, E_0x153015bd0/4;
S_0x153015cb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 39, 5 39 0, S_0x153015670;
 .timescale -9 -12;
v0x153015e80_0 .var/2s "i", 31 0;
S_0x153015f40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 62, 5 62 0, S_0x153015670;
 .timescale -9 -12;
v0x153016110_0 .var/2s "i", 31 0;
S_0x1530161a0 .scope module, "lru_cache" "PQ_FIFO" 5 48, 5 108 0, S_0x153015670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x153016330 .param/l "DATA_WIDTH" 0 5 108, +C4<000000000000000000000000000000100>;
P_0x153016370 .param/l "DEPTH" 0 5 108, +C4<00000000000000000000000000001000>;
v0x1530169d0_0 .net "clk_in", 0 0, v0x153018570_0;  alias, 1 drivers
v0x153016a80_0 .var "data_out", 3 0;
v0x153016b20_0 .net "deq_in", 0 0, v0x153017ea0_0;  1 drivers
v0x153016bb0_0 .var "empty_out", 0 0;
v0x153016c40_0 .net "enq_data_in", 3 0, v0x153017de0_0;  1 drivers
v0x153016cf0_0 .net "enq_in", 0 0, v0x153017c20_0;  1 drivers
v0x153016d90_0 .var "full_out", 0 0;
v0x153016e30 .array "queue", 0 7, 3 0;
v0x153016f90_0 .var "read_ptr", 3 0;
v0x1530170a0_0 .net "rst_in", 0 0, v0x153018b00_0;  alias, 1 drivers
v0x153017140 .array "valid", 0 7, 0 0;
v0x153017250_0 .var "valid_out", 0 0;
v0x1530172f0_0 .var "write_ptr", 3 0;
E_0x153016440 .event posedge, v0x1530169d0_0;
v0x153017140_0 .array/port v0x153017140, 0;
v0x153017140_1 .array/port v0x153017140, 1;
E_0x153016670/0 .event anyedge, v0x153016f90_0, v0x1530172f0_0, v0x153017140_0, v0x153017140_1;
v0x153017140_2 .array/port v0x153017140, 2;
v0x153017140_3 .array/port v0x153017140, 3;
v0x153017140_4 .array/port v0x153017140, 4;
v0x153017140_5 .array/port v0x153017140, 5;
E_0x153016670/1 .event anyedge, v0x153017140_2, v0x153017140_3, v0x153017140_4, v0x153017140_5;
v0x153017140_6 .array/port v0x153017140, 6;
v0x153017140_7 .array/port v0x153017140, 7;
v0x153016e30_0 .array/port v0x153016e30, 0;
v0x153016e30_1 .array/port v0x153016e30, 1;
E_0x153016670/2 .event anyedge, v0x153017140_6, v0x153017140_7, v0x153016e30_0, v0x153016e30_1;
v0x153016e30_2 .array/port v0x153016e30, 2;
v0x153016e30_3 .array/port v0x153016e30, 3;
v0x153016e30_4 .array/port v0x153016e30, 4;
v0x153016e30_5 .array/port v0x153016e30, 5;
E_0x153016670/3 .event anyedge, v0x153016e30_2, v0x153016e30_3, v0x153016e30_4, v0x153016e30_5;
v0x153016e30_6 .array/port v0x153016e30, 6;
v0x153016e30_7 .array/port v0x153016e30, 7;
E_0x153016670/4 .event anyedge, v0x153016e30_6, v0x153016e30_7;
E_0x153016670 .event/or E_0x153016670/0, E_0x153016670/1, E_0x153016670/2, E_0x153016670/3, E_0x153016670/4;
S_0x153016740 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 135, 5 135 0, S_0x1530161a0;
 .timescale -9 -12;
v0x153016910_0 .var/2s "i", 31 0;
    .scope S_0x153004380;
T_0 ;
Ewait_0 .event/or E_0x1530045f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x153015180_0;
    %load/vec4 v0x1530154e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x153015180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153015330, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x153014e20_0, 0, 1;
    %load/vec4 v0x153015180_0;
    %load/vec4 v0x1530154e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x153015180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153015330, 4;
    %and;
T_0.1;
    %store/vec4 v0x153015040_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x153004380;
T_1 ;
    %wait E_0x1530045b0;
    %load/vec4 v0x153015290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x1530049a0;
    %jmp t_0;
    .scope S_0x1530049a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153004b60_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x153004b60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x153004b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1530150e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x153004b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153015330, 0, 4;
    %load/vec4 v0x153004b60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x153004b60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x153004380;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153014cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x153015180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1530154e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153015440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x153014d70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x153014e20_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x153015180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153015330, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x153015180_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x1530150e0, 4;
    %assign/vec4 v0x153014cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153015440_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x153015180_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153015330, 0, 4;
    %load/vec4 v0x153015180_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x153015180_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x153015180_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153015440_0, 0;
T_1.5 ;
    %load/vec4 v0x153014fa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x153015040_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x1530154e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153015330, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x153014eb0_0;
    %load/vec4 v0x1530154e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1530150e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1530154e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153015330, 0, 4;
    %load/vec4 v0x1530154e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x1530154e0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x1530154e0_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1530161a0;
T_2 ;
Ewait_1 .event/or E_0x153016670, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x153016f90_0;
    %load/vec4 v0x1530172f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x153016f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017140, 4;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x153016bb0_0, 0, 1;
    %load/vec4 v0x153016f90_0;
    %load/vec4 v0x1530172f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x153016f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017140, 4;
    %and;
T_2.1;
    %store/vec4 v0x153016d90_0, 0, 1;
    %load/vec4 v0x153016f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153016e30, 4;
    %store/vec4 v0x153016a80_0, 0, 4;
    %load/vec4 v0x153016f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017140, 4;
    %store/vec4 v0x153017250_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1530161a0;
T_3 ;
    %wait E_0x153016440;
    %load/vec4 v0x1530170a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x153016740;
    %jmp t_2;
    .scope S_0x153016740;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153016910_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x153016910_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x153016910_0;
    %pad/s 4;
    %ix/getv/s 3, v0x153016910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153016e30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x153016910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017140, 0, 4;
    %load/vec4 v0x153016910_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x153016910_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1530161a0;
t_2 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x153016f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1530172f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x153016b20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x153016bb0_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x153016f90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017140, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x153016f90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017140, 0, 4;
    %load/vec4 v0x153016f90_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x153016f90_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x153016f90_0, 0;
T_3.4 ;
    %load/vec4 v0x153016cf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x153016d90_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x1530172f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017140, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x153016c40_0;
    %load/vec4 v0x1530172f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153016e30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1530172f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017140, 0, 4;
    %load/vec4 v0x1530172f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x1530172f0_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x1530172f0_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x153015670;
T_4 ;
Ewait_2 .event/or E_0x153015bd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x153018000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1530177d0_0, 0, 1;
    %load/vec4 v0x153018000_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x153017ad0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1530175d0_0, 0, 32;
    %fork t_5, S_0x153015cb0;
    %jmp t_4;
    .scope S_0x153015cb0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153015e80_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x153015e80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x153015e80_0;
    %load/vec4a v0x153018230, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %ix/getv/s 4, v0x153015e80_0;
    %load/vec4a v0x153017cd0, 4;
    %pad/u 32;
    %load/vec4 v0x1530175d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x153015e80_0;
    %pad/s 4;
    %store/vec4 v0x153017de0_0, 0, 4;
    %ix/getv/s 4, v0x153015e80_0;
    %load/vec4a v0x153017cd0, 4;
    %pad/u 32;
    %store/vec4 v0x1530175d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x153015e80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x153015e80_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x153015670;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x153015670;
T_5 ;
    %wait E_0x153016440;
    %load/vec4 v0x153017f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_7, S_0x153015f40;
    %jmp t_6;
    .scope S_0x153015f40;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153016110_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x153016110_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x153016110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x153016110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017480, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x153016110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153018230, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x153017de0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x153017b70_0, 0;
    %load/vec4 v0x153016110_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x153016110_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x153015670;
t_6 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153017660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153018380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x153018000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1530176f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x1530177d0_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x153017de0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153018230, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x153017de0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017480, 4;
    %assign/vec4 v0x153017660_0, 0;
    %load/vec4 v0x153017de0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153017cd0, 4;
    %assign/vec4 v0x153018190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153017c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153018380_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x153017de0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153018230, 0, 4;
    %load/vec4 v0x153017de0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x153017de0_0;
    %addi 1, 0, 4;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x153017de0_0, 0;
    %load/vec4 v0x153017de0_0;
    %assign/vec4 v0x153017b70_0, 0;
    %load/vec4 v0x153018000_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x153018000_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153018380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153017c20_0, 0;
T_5.5 ;
    %load/vec4 v0x153017920_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.13, 10;
    %load/vec4 v0x153017ad0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x153018420_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x153018230, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x153018000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x153018000_0, 0;
    %load/vec4 v0x153017870_0;
    %load/vec4 v0x153018420_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017480, 0, 4;
    %load/vec4 v0x1530179c0_0;
    %load/vec4 v0x153018420_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153017cd0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153017ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x153018420_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153018230, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153017ea0_0, 0;
T_5.11 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1530047d0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x153018570_0;
    %nor/r;
    %store/vec4 v0x153018570_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1530047d0;
T_7 ;
    %vpi_call/w 4 44 "$dumpfile", "pq_tb.vcd" {0 0 0};
    %vpi_call/w 4 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1530047d0 {0 0 0};
    %vpi_call/w 4 46 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153018570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153018b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153018b00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153018b00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x153018820_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x1530189a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530188f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1530186e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 4 157 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 158 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/fifo.sv";
    "sim/pq_tb.sv";
    "hdl/pq.sv";
