module variable_stepdown(out_clk, division, in_clk);
    output reg out_clk;
	 input wire [15:0] division;
    input wire in_clk;

    reg [15:0] count;
	 
	integer div = 65535;

    initial begin count = 16'b0; out_clk = 0; end

    always@(posedge in_clk) begin
        count = count + 1;
        if (count == div) begin
            out_clk = ~out_clk;
            count = 0;
        end
    end
endmodule
