% main.bib for ttr paper. Originally copied from the Utah Arch Bib File:
% ---------------------------------------------------------------------
%
%         Utah Arch Bib File
%        --------------------
%
%  Important Rules:
%   * Use RCS to check this file in and out.
%        co -l main.bib   to check it out
%        ci -u main.bib   to check it in
%   * DO NOT CUT-PASTE BIB ENTRIES FROM THE WEB!!!  Take the trouble to
%     write up the bib entry yourself while following the rules below
%     (it takes less than 30 seconds to populate a bib entry correctly)
%     (reviewers will often penalize you for poorly formatted references)
%       o For the citation index, use the format
%           firstauthorlastnamesecondauthorlastnameyear
%         For example: ramanidavis07 or awasthisudan09 or hennessypatterson04
%         Add a suffix of "a" and "b" if the same two authors have multiple
%         papers in a year.
%       o The title should always be within double-curly-braces to force
%         latex to use the capitalization that you have specified.  Then
%         go ahead and capitalize the title correctly.  For example,
%            TITLE = {{TREMOR: My Earth-Shattering Innovation}}
%       o Since we are often pressed for space, use {Proceedings of MICRO-35}
%         as a succinct way to describe the conference.  It's usually good to
%         also include pages and month, although, these are becoming less
%         important in the world of on-line search.  Avoid other descriptors
%         that threaten to unnecessarily push your paper over the page limit.
%         See several of the well-formed entries below as examples:
%       o Avoid duplicate entries by doing a quick search for the author name.
%       o Be sure to check the pdf to make sure your reference appears
%         correctly.  Weirdness often occurs if your authors are non-standard,
%         for example, SIA.  These are best placed in double-quotes.
%
%      Testimonials:
%         Removed to preserve their anonymity
%         
%         "This is a good idea"
%            - Josef Spjut
%


@article{zlatanovicikao09,
 author = {R. Zlatanovici and S. Kao and B. Nikolic},
 title = {{Energy-Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example}},
 journal = {IEEE Journal of Solid-State Circuits},
 volume = {44(2)},
 year = {2009}
} 

@article{hsiao70,
 author = {M. Y. Hsiao},
 title = {{A Class of Optimal Minimum Odd-weight-column SEC-DED Codes}},
 journal = {IBM Journal of Research and Development},
 volume = {14},
 issue = {4},
 year = {1970}
} 

@inproceedings{leekim11,
  author={H-W. Lee and K-H. Kim and Y-K. Choi and J-H. Shon and N-K. Park and K-W. Kim and C. Kim and Y-J. Choi and B-T. Chung},
  title={{A 1.6V 1.4Gb/s/pin Consumer DRAM with Self-Dynamic Voltage-Scaling Technique in 44nm CMOS Technology}},
  year={2011},
  booktitle={Proceedings of ISSCC}
}

@inproceedings{niuxu12,
  author={D. Niu and C. Xu and N. Muralimanohar and N. Jouppi and Y. Xie},
  title={{Design Trade-offs for High Density Cross-point Resistive Memory}},
  year={2012},
  booktitle={Proceedings of ISLPED}
}

@inproceedings{shinyang14,
  author={W. Shin and J. Yang and J. Choi and L-S. Kim},
  title={{NUAT: A Non-Uniform Access Time Memory Controller}},
  year={2014},
  booktitle={Proceedings of HPCA}
}

@inproceedings{baekchilimbi10,
  author={W. Baek and T. Chilimbi},
  title={{Green: A Framework for Supporting Energy-Conscious Programming using Controlled Approximation}},
  year={2010},
  booktitle={Proceedings of PLDI}
}

@inproceedings{sidirogloumisailovic11,
  author={S. Sidiroglou-Douskos and S. Misailovic and H. Hoffmann and M. Rinard},
  title={{Managing Performance vs. Accuracy Trade-Offs with Loop Perforation}},
  year={2011},
  booktitle={Proceedings of FSE}
}

@inproceedings{narayanansartori10,
  author={S. Narayanan and J. Sartori and R. Kumar and D. Jones},
  title={{Scalable Stochastic Processors}},
  year={2010},
  booktitle={Proceedings of DATE}
}

@inproceedings{leemcho10,
  author={L. Leem and H. Cho and J. Bau and Q. Jacobson and S. Mitra},
  title={{ERSA: Error Resilient System Architecture for Probabilistic Applications}},
  year={2010},
  booktitle={Proceedings of DATE}
}

@inproceedings{dekruijfnomura10,
  author={M. deKruijf and S. Nomura and K. Sankaralingam},
  title={{Relax: An Architectural Framework for Software Recovery of Hardware Faults}},
  year={2010},
  booktitle={Proceedings of ISCA}
}

@inproceedings{venkataramanichippa13,
  author={S. Venkataramani and V. Chippa and S. Chakradhar and K. Roy and A. Raghunathan},
  title={{Quality-Programmable Vector Processors for Approximate Computing}},
  year={2013},
  booktitle={Proceedings of MICRO}
}

@inproceedings{chakrapaniakgul06,
  author={L. Chakrapani and B. Akgul and S. Cheemalavagu and P. Korkmaz and K. Palem and B. Seshasayee},
  title={{Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) Technology}},
  year={2006},
  booktitle={Proceedings of DATE}
}

@inproceedings{bornholtmytkowicz14,
  author={J. Bornholt and T. Mytkowicz and K. McKinley},
  title={{Uncertain<T>: A First-Order Type for Uncertain Data}},
  year={2014},
  booktitle={Proceedings of ASPLOS}
}

@inproceedings{samadijamshidi14,
  author={M. Samadi and D. Jamshidi and J. Lee and S. Mahlke},
  title={{Paraprox: Pattern-Based Approximation for Data Parallel Applications}},
  year={2014},
  booktitle={Proceedings of ASPLOS}
}

@inproceedings{samadilee13,
  author={M. Samadi and J. Lee and D. Jamshidi and A. Hormati and S. Mahlke},
  title={{SAGE: Self-Tuning Approximation for Graphics Engines}},
  year={2013},
  booktitle={Proceedings of MICRO}
}

@inproceedings{sampsonnelson13,
  author={A. Sampson and J. Nelson and K. Strauss and L. Ceze},
  title={{Approximate Storage in Solid-State Memories}},
  year={2013},
  booktitle={Proceedings of MICRO}
}

@inproceedings{huangsuh10,
  author={R. Huang and G.E. Suh},
  title={{IVEC: Off-Chip Memory Integrity Protection for Both Security and Reliability}},
  year={2010},
  booktitle={Proceedings of ISCA}
}

@inproceedings{guosrivastav12,
  author={X. Guo and M. Srivastav and S. Huang and D. Ganta and M. Henry and L. Nazhandali and P. Schaumont},
  title={{ASIC Implementations of Five SHA-3 Finalists}},
  year={2012},
  booktitle={Proceedings of DATE}
}

@inproceedings{bellaremicciancio97,
  author={M. Bellare and D. Micciancio},
  title={{A New Paradigm for Collision-Free Hashing: Incrementality at Reduced Cost}},
  year={1997},
  booktitle={Proceedings of Eurocrypt}
}

@inproceedings{hongkim09,
  author={S. Hong and H. Kim}, 
  title={{An Analytical Model for a GPU Architecture with Memory-level
  and Thread-level Parallelism Awareness}},
  year={2009},
  booktitle={Proceedings of ISCA}
}

@inproceedings{ishiihosokawa12,
  author={Y. Ishii and K. Hosokawa and M. Inaba and K. Hiraki}, 
  title={{High Performance Memory Access Scheduling Using Compute-Phase Prediction 
    and Writeback-Refresh Overlap}},
  year={2012}, 
    booktitle={Memory Scheduling Championship} }

@inproceedings{prietopuente13,
  author={P. Prieto and V. Puente and J. A. Gregorio}, 
  title={{CMP Off-Chip Bandwidth Scheduling Guided by Instruction
    Criticality}},
  year={2013},
  booktitle={Proceedings of ICS}
}

@inproceedings{ghoselee13,
  author={S. Ghose and H. Lee and J. F. Martinez}, 
  title={{Improving Memory Scheduling via Processor-Side Load
    Criticality Information}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@inproceedings{chungdavis13,
  author={E. Chung and J. Davis and J. Lee},
  title={{LINQits: Big Data on Little Clients}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@inproceedings{limmeisner13,
  author={K. Lim and D. Meisner and A.G. Saidi and P. Ranganathan and T.F. Wenisch},
  title={{Thin Servers with Smart Pipes: Designing Accelerators for Memcached}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@article{shahwischik12,
 author = {D. Shah and D. Wischik}, 
  title={{Switched networks with maximum weight policies: Fluid
    Approximation and Multiplicative State Space Collapse}},
 journal = {The Annals of Applied Probability},
 volume = {22},
 year = {2012}
} 

@inproceedings{hetheringtonrogers12,
  author={T. H. Hetherington and T. G. Rogers and L. Hsu and M.
    O'Connor and T. M. Aamodt},
  title={{Characterizing and Evaluating a Key-Value Store 
    Application on Heterogeneous CPU-GPU Systems}},
  year={2012},
  booktitle={Proceedings of ISPASS}
}

@inproceedings{ahnlee13,
  author={J. Ahn and J. Lee and S. O and Y. Ro and Y. Son},
  title={{Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@inproceedings{leekim13,
  author={D. Lee and Y. Kim and V. Seshadri and J. Liu 
  and L. Subramanian and O. Mutlu},
  title={{Tiered-Latency DRAM: A Low Latency and Low Cost DRAM
    Architecture}},
  year={2013},
  booktitle={Proceedings of HPCA}
}


@inproceedings{burtscherpingali11,
  author={M. Burtscher and K. Pingali},
  title={{An Efficient CUDA Implementation of the Tree-Based Barnes
    Hut n-body Algorithm}},
  year={2011},
  booktitle={GPU Computing Gems Emerald Edition, Morgan Kaufmann}
}

@inproceedings{mendezlojoburtscher12,
  author={M. Mendez-Lojo and M. Burtscher and K. Pingali},
  title={{A GPU Implementation of Inclusion-based Points-to Analysis}},
  year={2012},
  booktitle={Proceedings of PPoPP}
}

@inproceedings{merrillgarland12,
  author={D. G. Merrill and M. Garland and A. S. Grimshaw},
  title={{Scalable GPU Graph Traversal}},
  year={2012},
  booktitle={Proceedings of PPoPP}
}


@inproceedings{gebhartjohnson12,
  author={M. Gebhart and D. R. Johnson and D. Tarjan and S. W. Keckler
  and W. J. Dally and E. Lindholm and K. Skadron},
  title={{A Hierarchical Thread Scheduler and Register File for
    Energy-Efficient Throughput Processors}},
  year={2012},
  booktitle={ACM Transcations on Computer Systems}
}


@inproceedings{dasikasethia11,
  author={G. Dasika and A. Sethia and T. Mudge and S. Mahlke},
  title={{PEPSC: A Power-Efficient Processor for Scientific Computing}},
  year={2011},
  booktitle={Proceedings of PACT}
}

@inproceedings{jimenezgioiosa12,
  author={V. Jimenez and R. Gioiosa and F. Cazorla and A. Buyuktosunoglu and P. Bose and F. O'Connell},
  title={{Making Data Prefetch Smarter: Adaptive Prefetching on POWER7}},
  year={2012},
  booktitle={Proceedings of PACT}
}

@inproceedings{yuanbakhoda08,
  author={G. L. Yuan and A. Bakhoda and T. M. Aamodt},
  title={{Complexity Effective Memory Access Scheduling for
Many-Core Accelerator Architectures}},
  year={2008},
  booktitle={Proceedings of MICRO}
}


@inproceedings{cheboyer09,
  author={S. Che and M. Boyer and J. Meng and D. Tarjan and J.W.
    Sheaffer and S-.H. Lee and K. Skadron},
  title={{Rodinia: A Benchmark Suite for Heterogeneous Computing}},
  year={2009},
  booktitle={Proceedings of IISWC}
}


@inproceedings{goswamishankar10,
  author={N. Goswami and R. Shankar and M. Joshi and T. Li},
  title={{Exploring GPGPU Workloads: Characterizing Methodology,
    Analysis and Microarchitecture Evaluaction Implications}},
  year={2010},
  booktitle={Proceedings of IISWC}
}

@inproceedings{burtschernasre12,
  author={M. Burtscher and R. Nasre and K. Pingali},
  title={{A Quantitative Study of Irregular Programs on GPUs}},
  year={2012},
  booktitle={Proceedings of IISWC}
}

@inproceedings{zhangjiang11,
  author={E. Z. Zhang and Y. Jiang and Z. Guo and K. Tian and X. Shen},
  title={{On-the-fly Elimination of Dynamic Irregularities for GPU
    Computing}},
  year={2012},
  booktitle={Proceedings of ASPLOS}
}

@inproceedings{sartorikumar12,
  author={J. Sartori and R. Kumar},
  title={{Branch and Data Herding: Reducing Control and Memory
    Divergence for Error-tolerant GPU Applications}},
  year={2012},
  booktitle={IEEE Transactions on Multimedia}
}

@inproceedings{jogkayiran13a,
  author={A. Jog and O. Kayiran and N. C. Nachiappan and A. K. Mishra and M. T. Kandemir
    and O. Mutlu and R. Iyer and C. Das},
  title={{OWL: Cooperative Thread Array Scheduling Techniques for
    Improving GPGPU Performance}},
  year={2013},
  booktitle={Proceedings of ASPLOS}
}

@inproceedings{jogkayiran13b,
  author={A. Jog and O. Kayiran and A. K. Mishra and M. T. Kandemir
    and O. Mutlu and R. Iyer and C. Das},
  title={{Orchestrated Scheduling and Prefetching for GPUs}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@inproceedings{tarjanmeng09,
  author={D. Tarjan and J. Meng and K. Skadron},
  title={{Increasing Memory Miss Tolerance for SIMD Cores}},
  year={2009},
  booktitle={Proceedings of SC}
}

@inproceedings{chesheaffer11,
  author={S. Che and J. Sheaffer and K. Skadron},
  title={{Dymaxion: Optimizing Memory Access Patterns for
    Heterogeneous Systems}},
  year={2011},
  booktitle={Proceedings of SC}
}

@inproceedings{mengtarjan10,
  author={J. Meng and D. Tarjan and K. Skadron},
  title={{Dynamic Warp Subdivision for Integrated Branch amd Memory
    Divergence Tolerance}},
  year={2010},
  booktitle={Proceedings of ISCA}
}

@inproceedings{abdelmajeedannavaram13,
  author={M Abdel-Majeed and M. Annavaram},
  title={{Warped Register File: A Power Efficient Register File for
    GPGPUs}},
  year={2013},
  booktitle={Proceedings of HPCA}
}

@inproceedings{fungaaamodt11,
  author={W. W. L. Fung and T. M. Aamodt},
  title={{Thread Block Compaction for Efficient SIMT Control Flow}},
  year={2011},
  booktitle={Proceedings of HPCA}
}


@inproceedings{fungsham07,
  author={W. W. L. Fung and I. Sham},
  title={{Dynamic Warp Formation and Scheduling for Efficient GPU
    Control Flow}},
  year={2007},
  booktitle={Proceedings of MICRO}
}

@inproceedings{singhshriraman13,
  author={I. Singh and A. Shriraman and W. W. L. Fung and M. O'Connor
    and T. M. Aamodt},
  title={{Cache Coherence for GPU Architectures}},
  year={2013},
  booktitle={Proceedings of HPCA}
}

@inproceedings{jooybarfung13,
  author={H. Jooybar and W. W. L. Fung and M. O'Connor and J. Devietti
  and T. M. Aamodt},
  title={{GPUDet: A Deterministic GPU Architecture}},
  year={2013},
  booktitle={Proceedings of ASPLOS}
}

@inproceedings{rogersoconnor12,
  author={T. Rogers and M. O'Connor and T. M. Aamodt},
  title={{Cache-conscious Wavefront Scheduling}},
  year={2012},
  booktitle={Proceedings of MICRO}
}

@inproceedings{bakhodayuan09,
  author={A. Bakhoda and G. Yuan and W. L. Fung and H. Wong and T. M.
    Aamodt},
  title={{Analyzing CUDA Workloads Using a Detailed GPU Simulator}},
  year={2009},
  booktitle={Proceedings of ISPASS}
}

@inproceedings{lenggilani13,
  author={J. Leng and S. Gilani and A. ElTantawy and T. Hetherington
    and N. S. Kim and T. M. Aamodt and V. J. Reddi},
  title={{GPUWattch Energy Model Manual}},
  year={2013},
}

@inproceedings{jeongerez12,
  author={M. K. Jeong and M. Erez and C. Sudanthi and N. Paver},
  title={{A QoS-Aware Memory Controller for Dynamically Balancing GPU
  and CPU Bandwidth Use in an MPSoC}},
  year={2012},
  booktitle={Proceedings of DAC}
}

@inproceedings{qureshifranceschini12,
  author={M. K. Qureshi and M. Franceschini and L. Lastras and A.
    Jagmohan},
  title={{PreSET: Improving Read Write Performance of Phase Change Memories by Exploiting Asymmetry in Write Times}},
  year={2012},
  booktitle={Proceedings of ISCA}
}

@inproceedings{lakshminarayanalee11,
  author={N. B. Lakshminarayana and J. Lee and H. Kim and J. Shin},
  title={{DRAM Scheduling Policy for a GPGPU Architecture Based on a
    Potential Function}},
  year={2011},
  month={Nov},
  booktitle={IEEE Computer Architecture Letters}
}

@inproceedings{boruckischindlbeck08,
  author={L. Borucki and G. Schindlbeck and C. Slayman},
  title={{Comparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level}},
  year={2008},
  booktitle={Proceedings of Reliability Physics Symposium (IRPS)}
}

@inproceedings{hong10,
  author={S. Hong},
  title={{Memory Technology Trend and Future Challenges}},
  year={2010},
  booktitle={Proceedings of IEDM}
}

@inproceedings{nairkim13,
  author={P. Nair and D-H. Kim and M. Qureshi},
  title={{ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@inproceedings{nairchou13,
  author={P. Nair and C. Chou and M. Qureshi},
  title={{A Case for Refresh Pausing in DRAM Memory Systems}},
  year={2013},
  booktitle={Proceedings of HPCA}
}

@inproceedings{lotfikamrangrot12,
  author={P. Lotfi-Kamran and B. Grot and M. Ferdman and S. Volos and O. Kocberber and J. Picorel and A. Adileh and D. Jevdjic and S. Idgunji and E. Ozer and B. Falsafi},
  title={{Scale-Out Processors}},
  year={2012},
  booktitle={Proceedings of ISCA}
}

@inproceedings{ferdmanadileh12,
  author={M. Ferdman and A. Adileh and O. Kocberber and S. Volos and
    M. Alisafaee and D. Jevdjic and C. Kaynak and A. D. Popescu and A.
  Ailamaki and B. Falsafi},
  title={{Clearing the Clouds: A Study of Emerging Scale-out Workloads on Modern Hardware}},
  year={2012},
  booktitle={Proceedings of ASPLOS}
}

@inproceedings{jiangzhang12,
  author={L. Jiang and Y. Zhang and B. R. Childers and J. Yang},
  title={{FPB: Fine-grained Power Budgeting to Improve Write
    Throughput of Multi-level Cell Phase Change Memory}},
  year={2012},
  booktitle={Proceedings of MICRO}
}

@inproceedings{wujaleelhasenplaugh11,
  author={C.J. Wu and A. Jaleel and W. Hasenplaugh and M. Martonosi and S.C. Steely and J. Emer},
  title={{SHiP: Signature-based Hit Predictor for High Performance Caching}},
  year={2011},
  booktitle={Proceedings of MICRO}
}

@inproceedings{kimoh11,
  author={{J.S. Kim at al.}},
  title={{A 1.2 V 12.8 GB/s 2 Gb mobile wide-I/O DRAM with 4X128 I/Os using TSV-based stacking}},
  year={2011},
  booktitle={Proceedings of ISSCC}
}

@inproceedings{youhwang12,
  author={H. -Y. You and Y. Hwang and J. -W. Pyun and Y. -G. Ryu and
    H. -S. Kim},
  title={{Chip Package Interaction in Micro Bump and TSV Structure}},
  year={2012},
  booktitle={Proceedings of 62nd IEEE ECTC}
}


@inproceedings{zhangmeyer12,
  author={R. Zhang and B. H. Meyer and W. Huang and K. Skadron and M.
  R. Stand},
  title={{Some Limits of Power Delivery in the Multicore Era}},
  year={2012},
  booktitle={Proceedings of WEED}
}

@inproceedings{kimgupta08,
  author={W. Kim and M. S. Gupta and G. -Y. Wei and
    D. Broooks},
  title={{System Level Analysis of Fast, Per-core DVFS Using On-Chip
    Switching Regulators}},
  year={2008},
  booktitle={Proceedings of HPCA}
}



@inproceedings{guptarangan07,
  author={M. S. Gupta and K. Rangan and M. D. Smith and G. -Y. Wei and
    D. Broooks},
  title={{Towards a Software Approach to Mitigate Voltage Emergencies}},
  year={2007},
  booktitle={Proceedings of ISLPED}
}

@inproceedings{chunchishti08,
  author={E. Chun and Z. Chishti and T.N. Vijaykumar},
  title={{Shapeshifter: Dynamically Changing Pipeline Width and Speed to Address Process Variations}},
  year={2008},
  booktitle={Proceedings of MICRO}
}

@inproceedings{teodorescunakano07,
  author={R. Teodorescu and J. Nakano and A. Tiwari and J. Torrellas},
  title={{Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing}},
  year={2007},
  booktitle={Proceedings of MICRO}
}

@inproceedings{guptaoatley07,
  author={M. S. Gupta and J. Oatley and R. Joseph and G. -Y. Wei and
    D. Broooks},
  title={{Understanding Voltage Variations in Chip Multiprocessors
    using a Distributed Power-Delivery Network}},
  year={2007},
  booktitle={Proceedings of DATE}
}

@inproceedings{josephbrooks03,
  author={R. Joseph and D. Brooks and M. Martonosi},
  title={{Control Techniques to Eliminate Voltage Emergencies in High
  Performance Processors}},
  year={2003},
  booktitle={Proceedings of HPCA}
}

@inproceedings{hazelwoodbrooks04,
  author={K. Hazelwood and D. Brooks},
  title={{Eliminating Voltage Emergencies via Microarchitectural Voltage Control Feedback and Dynamic Optimization}},
  year={2004},
  booktitle={Proceedings of ISLPED}
}

@inproceedings{powellvijaykumar04,
  author={M. Powell and T. N. Vijaykumar},
  title={{Exploiting Resonant Behavior to Reduce Inductive Noise}},
  year={2004},
  booktitle={Proceedings of ISCA}
}

@inproceedings{powellvijaykumar03,
  author={M. Powell and T. N. Vijaykumar},
  title={{Pipeline Damping: A Microarchitecture Technique to Reduce
    Inductive Noise in Supply Voltage}},
  year={2003},
  booktitle={Proceedings of ISCA}
}

@inproceedings{kimseshadri12,
  author={Y. Kim and V. Seshadri and D. Lee and J. Liu and O. Mutlu},
  title={{A Case for Exploiting Subarray-Level Parallelism (SALP) in
    DRAM}},
  year={2012},
  booktitle={Proceedings of ISCA}
}

@inproceedings{hillmarty08,
  author={M. D. Hill and M. R. Marty},
  title={{Amdahl's Law in the Multicore Era}},
  year={2008},
  booktitle={IEEE Computer}
}

@inproceedings{zhangli11,
  author={W. Zhang and T. Li},
  title={{Helmet: A Resistance Drift Resilient Architecture for
    Multi-level Cell Phase Change Memory System}},
  year={2011},
  booktitle={Proceedings of DSN}
}

@inproceedings{parkrhee12,
 author = {J. -P. Park and S. J. Rhee and S. B. Ko and Y. Jeong and K.
   -S. Noh and Y. Son and J. Youn and Y. Chu and H. Cho and M. Kim and
 D. Yim and H. -C. Kim and S. -H Jung and H. -I. Choi and S. Yim and
 J. -B. Kee and J. S. Choi and K. Oh},
 title = {{A 1.2V 30nm 1.6Gb/s/pin 4Gb LPDDR3 SDRAM with Input Skew Calibration and Enhanced Control Scheme}},
 booktitle = {Proceedings of ISSCC},
 year = {2012}
}

@inproceedings{toalburns07,
 author = {C. Toal and D. Burns and K. McLaughlin and S. Sezer and S.
   O'Kane},
 title = {An RLDRAM II Implementation of a 10Gbps Shared Packet Buffer for Network Processing},
 booktitle = {Proceedings of the 2nd NASA/ESA Conference on Adaptive
   Hardware and Systems},
 year = {2007}
}


@inproceedings{checconipetrini12,
 author = {F. Checconi and F. Petrini and J. Willcock and A. Lumsdaine and A.R. Choudhury and Y. Sabharwal},
 title = {{Breaking the Speed and Scalability Barriers for Graph Exploration on Distributed-memory Machines}},
 booktitle = {Proceedings of SC},
 year = {2012}
}

@inproceedings{fickdreslinski12,
 author = {D. Fick and others},
 title = {{Centip3De: A 3930 DMIPS/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores}},
 booktitle = {Proceedings of ISSCC},
 year = {2012}
}

@inproceedings{sudansrinivasan12,
 author = {K. Sudan and S. Srinivasan and R. Balasubramonian and R. Iyer},
 title = {{Optimizing Datacenter Power with Memory System Levers for Guaranteed Quality-of-Service}},
 booktitle = {Proceedings of PACT},
 year = {2012}
}

@inproceedings{caulfieldgrupp09,
 author = {A. Caulfield and L. Grupp and S. Swanson},
 title = {{Gordon: Using Flash Memory to Build Fast, Power-efficient Clusters for Data-Intensive Applications}},
 booktitle = {Proceedings of ASPLOS},
 year = {2009}
}

@inproceedings{changranganathan12,
 author = {J. Chang and P. Ranganathan and D. Roberts and T. Mudge and M. Shah and K. Lim},
 title = {{A Limits Study of the Benefits from Nanostore-based Future Data Centric System Architectures}},
 booktitle = {Proceedings of Computing Frontiers},
 year = {2012}
}

@inproceedings{changmeza12,
 author = {J. Chang and J. Meza and P. Ranganathan and A. Shah and R. Shih and C. Bash},
 title = {{Totally Green: Evaluating and Designing Servers for Lifecycle Environmental Impact}},
 booktitle = {Proceedings of ASPLOS},
 year = {2012}
}

@Misc{black13,
author = {{B. Black}},
title = {{Die Stacking is Happening}},
note = {Keynote talk at MICRO-46},
year = {2013}
}

@Misc{hp-personal,
author = {{HP Memory Product Group}},
title = {{Personal communication}}
}

@Misc{kibra480,
author = {{Teledyne Lecroy}},
title = {{Kibra 480 Bus Analyzer}},
note = {\url{http://teledynelecroy.com/protocolanalyzer/protocoloverview.aspx?seriesid=39 8\&capid=103\&mid=511}}
}

@Misc{xilinxmig,
author = {Xilinx},
title = {{Memory Interface Generator (MIG)}},
note = {\url{http://www.xilinx.com/products/intellectual-property/MIG.htm}}
}

@Misc{xilinxise,
author = {Xilinx},
title = {{ISE Design Suite}},
note = {\url{http://www.xilinx.com/products/design-tools/ise-design-suite/}}
}

@Misc{fpga-board,
author = {Xilinx},
title = {{Virtex-6 FPGA ML605 Evaluation Kit}},
note = {\url{http://www.xilinx.com/products/boards-and-kits/EK-V6-ML605-G.htm}}
}

@Misc{wacas,
title = {{Workshop on Approximate Computing Across the System Stack (WACAS)}},
note = {\url{http://sampa.cs.washington.edu/new/wacas14/}}
}

@Misc{hardwaresecrets-torres,
author = {Gabriel Torres},
title = {{Memory Overclocking}},
note = {\url{http://www.hardwaresecrets.com/article/Memory-Overclocking/152/}}
}

@Misc{overclockers-garbella,
author = {Craig Garbella},
title = {{A Basic Guide to Overclocking and System Building}},
note = {\url{http://www.overclockers.com/a-basic-guide-to-overclocking-and-system-building/}}
}

@Misc{overclockers-nelson,
author = {Ralph Nelson},
title = {{A Newbie's Guide to Overclocking Memory}},
note = {\url{http://www.overclockers.com/a-newbies-guide-to-overclocking-memory/}}
}

@Misc{sha-asic,
author = {{Helion Technology}},
title = {{Full Datasheet - Fast Hash Core Family for ASIC}},
note = {\url{http://www.heliontech.com/downloads/fast_hash_asic_datasheet.pdf}}
}

@Misc{sha,
author = {{National Institute of Standards and Technology}},
title = {{Secure Hash Standard}},
note = {Federal Information Processing Standard (FIPS), Publication 180-1},
year = {1995}
}

@Misc{21stcenturycomparch,
author = {M. Hill and others},
title = {{21st Centure Computer Architecture: A community white paper}},
note = {\url{http://cra.org/ccc/docs/init/21stcenturyarchitecturewhitepaper.pdf}},
year = {2012}
}

@Misc{gpgpusimmanual,
author = {T. M. Aamodt and W. L. Fung},
title = {{GPGPU-Sim 3.x Manual}},
note = {\url{http://http://gpgpu-sim.org/manual/index.php5/GPGPU-Sim_3.x_Manual}},
}

@Misc{gpgpusimaccuracy,
author = {T. M. Aamodt and W. L. Fung},
title = {{GPGPU-Sim Accuracy}},
note =
{\url{http://gpgpu-sim.org/manual/index.php5/GPGPU-Sim_3.x_Manual#Accuracy}},
}



@Misc{pedrambrooks12,
author = {M. Pedram and D. Brooks and T. Pinkston},
title = {{Report for the NSF Workshop on Cross-Layer Power Optimization and Management}},
note = {\url{http://atrak.usc.edu/cpom/index.htm}},
year = {2012}
}

@misc{altera-pcie,
	title={{PCI Express High Performance Reference Design}},
	author={{ALTERA Inc.}},
	howpublished ="\url{www.altera.com/literature/an/an456.pdf}"
}

@CONFERENCE{dahlgrenlandin97,
author={F. Dahlgren and A. Landin},
title={{Reducing the Replacement Overhead in Bus-Based COMA
  Multiprocessors}},
booktitle={Proceedings of HPCA-3},
year={1997}
}

@CONFERENCE{feeleymorgan95,
author={M. Feeley and W. E. Morgan and F. H. Pighin and A. R. Karlin,
H. M. Levy},
title={{Implementing Global Memory Management in a Workstation Cluster}},
booktitle={Proceedings of SOSP},
year={1995}
}

@CONFERENCE{leechoi97,
author={S. Lee and C. Choi and J. Kong and W. Lee and J. Yoo},
title={{An Efficient Statistical Analysis Methodology and Its Application to High-Density DRAMs}},
booktitle={Proceedings of ICCAD},
year={1997}
}

@CONFERENCE{liujaiyen13,
author={J. Liu and B. Jaiyen and Y. Kim and C. Wilkerson and O. Mutlu},
title={{An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms}},
booktitle={Proceedings of ISCA},
year={2013}
}

@CONFERENCE{liujaiyen12,
author={J. Liu and B. Jaiyen and R. Veras and O. Mutlu},
title={{RAIDR: Retention-aware intelligent DRAM refresh}},
booktitle={Proceedings of ISCA},
year={2012}
}





@misc{synopsys-lp-pcie,
	title={{Synopsys' DesignWare IP for PCI Express with Support for
		Low-Power Sub-States}},
	author={{Synopsys Inc.}},
	howpublished ="\url{synopsys.mediaroom.com/index.php?s=43&item=1044}"
}


@book{stauffermechler08,
 author = {Stauffer, David R. and Mechler, Jeanne Trinko and Sorna,
                  Michael and Dramstad, Kent and Ogilvie, Clarence
                  R. and Mohammad, Amanullah and Rockrohr, James},
 title = {{High Speed Serdes Devices and Applications}},
 year = {2008},
 publisher = {Springer Publishing}
} 

@CONFERENCE{sandhu12,
 AUTHOR={G. Sandhu},
 TITLE={{DRAM Scaling and Bandwidth Challenges}},
 BOOKTITLE={NSF Workshop on Emerging Technologies for Interconnects (WETI)},
 YEAR={2012}
}

@INPROCEEDINGS{ekmanstenstrom05b, 
author={M. Ekman and P. Stenstrom}, 
title={{A Cost-Effecive Main Memory Organization for Future Servers}}, 
booktitle={Proceedings of IPDPS-19},
year={2005}
}

@INPROCEEDINGS{parkyoo11, 
author={H. Park and S. Yoo and S. Lee}, 
title={{Power management of hybrid DRAM/PRAM-based main memory}}, 
booktitle={Proceedings of DAC-48},
year={2011}
}

@INPROCEEDINGS{jeddelohkeeth12, 
author={Jeddeloh, J. and Keeth, B.}, 
title={{Hybrid Memory Cube -- New DRAM Architecture Increases Density and
                  Performance}}, 
booktitle={Symposium on VLSI Technology},
year={2012}
}



@INPROCEEDINGS{wuhe12, 
author={Donghong Wu and Bingsheng He and Xueyan Tang and Jianliang Xu
                  and Minyi Guo}, 
title={{RAMZzz: Rank-Aware DRAM Power Management with Dynamic
                  Migrations and Demotions}}, 
booktitle = {Proceedings of Supercomputing},
year={2012}
}

@INPROCEEDINGS{baerchen91, 
author={J.L. Baer and T.F. Chen}, 
title={{An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty}}, 
booktitle = {Proceedings of Supercomputing},
year={1991}
}

@INPROCEEDINGS{simlee12, 
author={J. Sim and J. Lee and M. K. Qureshi and H. Kim}, 
title={{FLEXclusion: Balancing Cache Capacity and On-Chip Bandwidth
  via Flexible Inclusion}}, 
booktitle = {Proceedings of ISCA},
year={2012}
}

@INPROCEEDINGS{baerwang88, 
author={J.-L. Baer and W.-H. Wang}, 
title={{On the Inclusion Properties for Multi-level Cache Hierarchies}}, 
booktitle = {Proceedings of ISCA},
year={1988}
}

@INPROCEEDINGS{jouppiwilton94, 
author={N. P. Jouppi and S. J. E. Wilton}, 
title={{Tradeoffs in two-level onchip caching}}, 
booktitle = {Proceedings of ISCA},
year={1994}
}

@INPROCEEDINGS{zhendavis04, 
author={Y. Zheng and B. T. Davis and M. Jordan}, 
title={{Performance Evaluation of Exclusive Cache Hierarchies}}, 
booktitle = {Proceedings of ISPASS},
year={2004}
}

@article{lischneider11,
 author = {Y. Li and H. Schneider and F. Schnabel and R. Thewes},
 title = {{DRAM Yield Analysis and Optimization by a Statistical Design Approach}},
 journal = {IEEE Trans. on Circuits and Systems},
 year = {2011}
} 

@article{kimlee09,
 author = {K. Kim and J. Lee},
 title = {{A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs}},
 journal = {IEEE Electron Device Letters},
 year = {2009}
} 

@article{hamamotosugiura98,
 author = {T. Hamamoto and S. Sugiura and S. Sawada},
 title = {{On the Retention Time Distribution of Dynamic Random Access Memory (DRAM)}},
 journal = {IEEE Trans. on Electron Devices},
 year = {1998}
} 

@article{zahranalbayraktaroglu07,
 author = {M. M. Zahran and K. Albayraktaroglu and M. Franklin},
 title = {{Non-inclusion property in multi-level caches revisited}},
 journal = {International Journal of Computers and Their Applications},
 volume = {14},
 year = {2007}
} 

@INPROCEEDINGS{bojnordiipek12, 
author={Bojnordi, M.N. and Ipek, E.}, 
title={{PARDIS: A Programmable Memory Controller for the DDRx 
                 Interfacing Standards}}, 
booktitle = {Proceedings of ISCA},
year={2012}
}



@INPROCEEDINGS{iftodeli93, 
author={L. Iftode and K. Li and K. Peterson}, 
title={{Memory Servers for Multicomputers}}, 
booktitle = {Proceedings of IEEE Spring COMPCON},
year={1993}
}

@INPROCEEDINGS{agarwalbianchini95, 
author={A. Agarwal and R. Bianchini and D. Chaiken and K. L. Johnson
	and D. Kranz and J. Kubiatowicz and B. Lim and K. Mackenzie
		and D. Young}, 
title={{The MIT Alewife Machine: Architecture and Performance}}, 
booktitle = {Proceedings of ISCA},
year={1995}
}

@INPROCEEDINGS{koussihacharya99, 
author={S. Koussih and A. Acharya and S. Setia}, 
title={{Dodo: A user-level system for exploiting idle memory in
	workstation clusters}}, 
booktitle = {Proceedings of HPDC},
year={1999}
}

@inproceedings{pavlopaulson09,
author = {Pavlo, A. and Paulson, E. and Rasin, A. and Abadi, D. and Dewitt, D.
          and Madden, S. and Stonebraker, M.},
title = {{A Comparison of Approaches to Large-Scale Data Analysis}},
booktitle = {Proceedings of SIGMOD},
year = {2009}
}

@inproceedings{leli13,
author = {Le, W. and Li, F. and Tao, Y. and Christensen, R.},
title = {{Optimal Splitters for Temporal and Multi-version Databases}},
booktitle = {Proceedings of SIGMOD},
year = {2013}
}

@inproceedings{gratzgrot08,
  author    = {Paul Gratz and Boris Grot and Stephen W. Keckler},
  title     = {{Regional Congestion Awareness for Load Balance in
                  Networks-on-Chip}},
  booktitle = {Proceedings of HPCA},
  year      = {2008}
}

@inproceedings{ahnbinkert09,
 author = {Ahn, Jung Ho and Binkert, Nathan and Davis, Al and McLaren,
                  Moray and Schreiber, Robert S.},
 title = {{HyperX: Topology, Routing, and Packaging of Efficient
                  Large-Scale Networks}},
 booktitle = {Proceedings of Supercomputing},
 year = {2009}
} 

@article{leiserson85,
 author = {Charles E. Leiserson},
 title = {{Fat-Trees: Universal Networks for Hardware-Efficient
                  Supercomputing}},
 journal = {IEEE Trans. Comput.},
 issue_date = {Oct. 1985},
 volume = {34},
 number = {10},
 month = oct,
 year = {1985}
} 


@article{flourismarkatos99,
 author = {M. D. Flouris and E. P. Markatos},
 title = {{The Network RamDisk:Using remote memory on heterogeneous
	 NOWs}},
 journal = {Journal of Cluster Computing},
 volume = {2},
 number = {4},
 year = {1999}
} 

@article{lenoskilaudon92,
 author = {D. Lenoski and J. Laudon and K. Ghorachorloo and W. Weber
	 and A. Gupta and J. Hennessy and M. Horowitz and M. S. Lam},
 title = {{The Stanford DASH Multiprocessor}},
 journal = {IEEE Computer},
 volume = {25},
 number = {3},
 year = {1992}
} 



@Manual{power795,
  title = {{IBM Power 795: Technical Overview and Introduction}},
  organization= {{IBM}},
  year = {2010}
}


@Misc{IBM-hardware-planning-guide12,
	title = {{Power Systems Site and Hardware Planning}},
	author = {IBM},
	year = 	 {2012}
}

@INPROCEEDINGS{scalesghorachorloo96,
author={D. Scales and K. Ghorachorloo and C. Thekkath}, 
title={{Shasta: A Low Overhead, Software-Only Approach for Supporting
Fine-Grain Shared Memory}}, 
booktitle={Proceedings of ASPLOS}, 
year={1996}
}


@INPROCEEDINGS{therdsteerasukdibyun11,
author={Therdsteerasukdi, K. and Gyung-Su Byun and Ir, J. and Reinman,
                  G. and Cong, J. and Chang, M.F.}, 
title={{The DIMM tree architecture: A high bandwidth and scalable memory system}}, 
booktitle={Proceedings of ICCD}, 
year={2011}
}


@article{lihudak89,
author = {K. Li and P. Hudak},
title = {{Memory Coherence in Shared Virtual Memory Systems}},
journal ={ACM Transactions on Computer Systems},
year = {1989}
}

@article{sudanrajamani12,
author = {Kshitij Sudan and Karthick Rajamani and Wei Huang and John
                  B. Carter},
title = {{Tiered Memory: An Iso-Power Memory Architecture to Address
                  the Memory Power Wall}},
journal ={IEEE Transactions on Computers},
year = {2012}
}

@inproceedings{zhouphilbin01,
 author = {Zhou, Yuanyuan and Philbin, James and Li, Kai},
 title = {{The Multi-Queue Replacement Algorithm for Second Level
                  Buffer Caches}},
 booktitle = {Proceedings of USENIX},
 year = {2001}
} 


@inproceedings{cooperbalisrosenfeld12,
 author = {Elliott Cooper-Balis and Paul Rosenfeld and Bruce Jacob},
 title = {{Buffer On Board Memory Systems}},
 booktitle = {Proceedings of ISCA},
 year = {2012}
} 



@article{brightwellpedretti2006,
 author = {Brightwell, Ron and Pedretti, Kevin T. and Underwood, Keith
                  D. and Hudson, Trammell},
 title = {{SeaStar Interconnect: Balanced Bandwidth for Scalable Performance}},
 journal = {IEEE Micro},
 year = {2006}
} 

@ARTICLE{dally88,
    author = {William J. Dally},
    title = {{Performance Analysis of k-ary n-cube Interconnection Networks}},
    journal = {IEEE Transactions on Computers},
    year = {1988}
}


@ARTICLE{agarwal91,
    author = {Anant Agarwal},
    title = {{Limits on Interconnection Network Performance}},
    journal = {IEEE Transactions on Parallel and Distributed Systems},
    year = {1991}
}

@ARTICLE{dahlgrendubois95,
    author = {F. Dahlgren and M. Dubois and P Stenstrom},
    title = {{Sequential Hardware Prefetching in Shared-Memory Multiprocessors}},
    journal = {IEEE Transactions on Parallel and Distributed Systems},
    year = {1995}
}

@book{ohyuan2011,
  author={Oh, K.S. and Yuan, X.C.},
  title={{High-Speed Signaling: Jitter Modeling, Analysis, and Budgeting}},
  year={2011},
  publisher={Pearson Technology Group}
}


@article{waveletpaperoffeifei,
  author    = {Jeffrey Jestes and
               Ke Yi and
               Feifei Li},
  title     = {Building Wavelet Histograms on Large Data in MapReduce},
  journal   = {PVLDB},
  volume    = {5},
  number    = {2},
  year      = {2011},
  pages     = {109-120}
}


@misc{sudanshevgoor12,
  author={K. Sudan and M. Shevgoor and N. Chatterjee and R. Balasubramonian and A. Davis},
  title={{iNoM: Intelligently Managed Network-of-Memomries for
    High-Capacity Systems}},
  howpublished={Under Review at HPCA},
  year={2013}
}

@misc{pugsleyjestes12,
  author={S. Pugsley and J. Jestes and R. Balasubramonian and F. Li and A. Davis},
  title={{Leveraging the MapReduce Framework and 3D Stacking for
                  Implementable Processing-in-Memory}},
  howpublished={Under Review at ASPLOS},
  year={2013}
}

@InProceedings{sachdevsudan11,
   title={{Understanding the Behavior of Pthread Applications on
                  Non-Uniform Cache Architectures}},
    author="Gagandeep S. Sachdev and Kshitij Sudan and Mary W. Hall
                  and Rajeev Balasubramonian",
    booktitle="Proceedings of PACT-20 (poster session)",
    year=2011}

@ARTICLE{vandierendonckseznec11,
author={H. Vandierendonck and A. Seznec},
journal={IEEE CAL},
title={{Fairness Metrics for Multi-Threaded Processors}},
year={2011},
month={Feb}
}

@ARTICLE{amzacox96,
author={C. Amza and A. L. Cox and S. Dwarkadas and P. Keleher and H.
  Lu and R. Rajamony and W. Yu and W. Zwaenepoel},
journal={IEEE Computer},
title={{TreadMarks:Shared Memory Computing on Networks of Workstations}},
year={1996}
}

@ARTICLE{ranganathan11,
author={P. Ranganathan},
journal={IEEE Computer},
title={{From Microprocessors to Nanostores: Rethinking Data-Centric
                  Systems}},
year={2011},
month={Jan}
}

@inproceedings{sampsondietl11,
author = {A. Sampson and W. Dietl and E. Fortuna and D. Gnanapragasam and L. Ceze and D. Grossman},
booktitle = {Proceedings of PLDI},
title = {{EnerJ: Approximate Data Types for Safe and General Low-Power Computation}},
year = {2011}
}

@inproceedings{esmaeilzadehsampson12,
author = {H. Esmaeilzadeh and A. Sampson and L. Ceze and D. Burger},
booktitle = {Proceedings of ASPLOS},
title = {{Architecture Support for Disciplined Approximate Programming}},
year = {2012}
}

@inproceedings{davidfallin11,
author = {David, Howard and Fallin, Chris and Gorbatov, Eugene and Hanebutte, Ulf and Mutlu, Onur},
booktitle = {Proceedings of the International Conference on Autonomic Computing},
title = {{Memory Power Management via Dynamic Voltage/Frequency Scaling}},
year = {2011}
}


@INPROCEEDINGS{papandreoupozidis11,
author={Papandreou, N. and Pozidis, H. and Mittelholzer, T. and Close, G.F. and Breitwisch, M. and Lam, C. and Eleftheriou, E.},
booktitle={Proceedings of International Memory Workshop (IMW)},
title={{Drift-Tolerant Multilevel Phase-Change Memory}},
year={2011},
}

@misc{vmware-oracle07,
	title={{Ten Reasons Why Oracle Databases Run Best on VMware}},
	author={{VMWare Performance Team}},
	howpublished ="\url{http://blogs.vmware.com/performance/2007/11/ten-reasons-why.html}",
	year={2007}
}

@misc{right-hand-turn,
	title={{The Free Lunch Is Over -- A Fundamental Turn Toward Concurrency in Software}},
	author={{Herb Sutter}},
	howpublished ="\url{http://www.gotw.ca/publications/concurrency-ddj.htm}",
}


@inproceedings{baileyceze11,
  title={{Operating System Implications of Fast, Cheap, Non-Volatile Memory}},
  author={Bailey, K. and Ceze, L. and Gribble, S.D. and Levy, H.M.},
  booktitle={Proceedings of HotOS},
  year={2011}
}

@article{carrerabianchini05,
 author = {Carrera, Enrique V. and Bianchini, Ricardo},
 title = {{PRESS: A Clustered Server Based on User-Level Communication}},
 journal = {IEEE Trans. Parallel Distrib. Syst.},
 volume = {16},
 issue = {5},
 month = {May},
 year = 2005
}

@inproceedings{mogul03,
  title={{TCP Offload Is A Dumb Idea Whose Time Has Come}},
  author={Mogul, J. C.},
  booktitle={Proceedings of the 9th Workshop on Hot Topics in Operating Systems},
  year={2003}
}

@misc{wikipedia_data,
	title={{PUMA Benchmarks and dataset downloads}},
	howpublished ="\url{https://sites.google.com/site/farazahmad/pumadatasets}"
}

@misc{ddr4wiki,
	title={{DDR4 SDRAM}},
	howpublished ="\url{http://en.wikipedia.org/wiki/DDR4_SDRAM}"
}

@misc{memcached,
	title={{Memcached: A Distributed Memory Object Caching System}},
	howpublished ="\url{http://memcached.org}"
}

@misc{nvidiakeplergk110,
	title={{NVIDIA Kepler GK110 Whitepaper}},
	howpublished ="\url{http://http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf}"
}

@misc{quimondaddr5wp07,
	title={{Quimonda GDDR5- White Paper}},
	year={2007},
	howpublished ="\url{http://www.hwstation.net}"
}
%	howpublished ="\url{http://www.hwstation.net/img/news/allegati/Qimonda\_GDDR5\_whitepaper.pdf}"
%}

@misc{opencl,
title={{OpenCL}},
author={{Khronos Group}},
howpublished="\url{http://www.khronos.org/opencl}"
}

@misc{cuda4,
title={{NVIDIA Cuda C Programming Guide v4.2}},
author={{NVIDIA Corporation}},
howpublished="\url{http://developer.nvidia.com/nvidia-gpu-computing-documentation}"
}

@misc{micronddr3thermals,
title={{DDR3 Thermals: Thermal Limits, Operating Temperatures, Tools
  and System Development}},
author={{Micron}},
howpublished="\url{http://www.micron.com/~/media/Documents/Products/Presentation/ddr3_thermals_nonNDA.pdf}"
}

@misc{micron4gbddr3,
title={{Micron DDR3 SDRAM Part MT41J1G4}},
howpublished="\url{http://www.micron.com/get-document/?documentId=5605&file=4Gb_DDR3_SDRAM.pdf}"
}


@misc{vogt04,
author={P. Vogt},
title={{Fully Buffered DIMM (FB-DIMM) Server Memory Architecture: Capacity, Performance, Reliability, and Longevity}},
howpublished="Intel Developer Forum",
year={2004}
}

@misc{pawlowski09,
author={S. Pawlowski},
title={{Intelligent and Expandable High-End Intel Server Platform, Codenamed Nehalem-EX}},
howpublished="Intel Developer Forum, \url{http://blogs.intel.com/technology/Nehalem-EX_Steve_Pawlowski_IDF.pdf}",
year={2009}
}

@misc{hotspottool,
title={{HotSpot 5.0}},
howpublished="\url{http://lava.cs.virginia.edu/HotSpot/index.htm}"
}

@misc{hppoweradvisor,
title={{HP Power Advisor}},
howpublished="\url{http://h18000.www1.hp.com/products/solutions/power/index.html}"
}

%DDR3
@Misc{micronddr32Gb,
	title = 	 {{Micron DDR3 SDRAM Part MT41J256M8}},
	organization = {{Micron Technology Inc.}},
	year = 	 {2006},
}

%DDR3
@Misc{micronddr34Gb,
	title = 	 {{Micron DDR3 SDRAM Part MT41J1G4}},
	organization = {{Micron Technology Inc.}},
	year = 	 {2009},
}
	howpublished ="\url{http://download.micron.com/pdf/datasheets/dram/ddr3/4Gb_DDR3_SDRAM.pdf}"},
	}



%LPDRAM
@Misc{micronlpddr22Gb,
	title = 	 {{Micron Mobile LPDDR2 Part MT42L128M16D1}},
	organization = {{Micron Technology Inc.}},
	year = 	 {2010},
}
	howpublished ="\url{http://cache.micron.com/Protected/expiretime=1321840794;badurl=aHR0cDovL3d3dy5taWNyb24uY29tLy80MDQuaHRtbA==/b52f1ade2c808bae760c719e30b85675/1/67/2gb_mobile_lpddr2_s4_g69a.pdf}"},
	}

@Misc{micronlpddr2powertn,
	title = 	 {{Technical Note: Calculating Memory System Power for LPDDR2}},
	organization = {{Micron Technology Inc.}},
	year = 	 {2009},
}
	howpublished ="\url{http://www.micron.com/~/media/Documents/Products/Technical Note/MCP/TN4201.pdf}"},
	}



%RLDRAM
@Misc{micronrldram3512Mb,
	title = 	 {{Micron RLDRAM 3 Part MT44K32M18}},
	organization = {{Micron Technology Inc.}},
	year = 	 {2011},
}
	howpublished ="\url{http://cache.micron.com/Protected/expiretime=1321841081;badurl=aHR0cDovL3d3dy5taWNyb24uY29tLy80MDQuaHRtbA==/9da81c7f694f304a3c451ccb914726ed/1/15/576mb_rldram3.pdf}"},
	}

%RLDRAM being used in high-performance networking applications
@misc{micron_press_release_2011,
	title={{RLDRAM3 Press Release}},
	year={2011},
	howpublished ="\url{http://www.issi.com}"
}
%	howpublished ="\url{http://www.issi.com/pdf/RLDRAM3-Press-Release.pdf}"
%}

%LPDRAM market segment
@misc{micron_lpdram_flyer_2011,
	title={{All You Need to Know About Mobile LPDRM}},
	year={2008},
	howpublished ="\url{http://download.micron.com/pdf/flyers/mobile_lpdram_flyer.pdf}"
}

@misc{micron_rldram3_flyer,
	title={{Micron RLDRAM Memory}},
	howpublished ="\url{http://www.micron.com/~/media/Documents/Products/Product%20Flyer/rldram_flyer.pdf}"
}

%4 channel sandy bridge
@MISC{shimpi11,
	AUTHOR = {Anand Lal Shimpi},
	TITLE = {{Intel Core i7 3960X (Sandy Bridge E) Review}},
	howpublished ="\url{http://www.anandtech.com/show/5091/intel-core-i7-3960x-sandy-bridge-e-review-keeping-the-high-end-alive/4}",
	YEAR = {2005}
}

@inproceedings{morriskodi10,
 author = {R. Morris and A. Kodi},
 title = {{Power-Efficient and High-Performance Multi-Level Hybrid Nanophotonic Interconnect for Multicores}},
 booktitle = {Proceedings of NOCS},
 year = {2010}
}

@inproceedings{koptaspjut12,
 author = {D. Kopta and J. Spjut and A. Kensler and T. Ize and E. Brunvand and A. Davis},
 title = {{Incremental BVH Updates for Dynamic Scenes Using Tree Rotations}},
 booktitle = {Proceedings of ACM SIGGRAPH Symposium on Interactive 3D Graphics and Games (i3D)},
 year = {2012}
}

@inproceedings{bezerraforrest10,
 author = {G. Bezerra and S. Forrest and M. Moses and A. Davis and P. Zarkesh-Ha},
 title = {{Energy Prediction in NOC Using Rent's Rule Communication Probability Distribution}},
 booktitle = {Proceedings of SLIP},
 year = {2010}
}

@inproceedings{farringtonporter10,
 author = {N. Farrington and others},
 title = {{Helios: A Hybrid Electrical/Optical Switch Architecture for Modular Datacenters}},
 booktitle = {Proceedings of SIGCOMM},
 year = {2010}
}

@inproceedings{moye10,
 author = {K. Mo and others},
 title = {{A Hierarchical Hybrid Optical-Electronic Network-on-Chip}},
 booktitle = {Proceedings of ISVLSI},
 year = {2010}
 }

@inproceedings{mutnurycases06,
 author = {B. Mutnury and  M. Cases and N. Pham and D. deAraujo and E. Matoglu and P. Patel and B. Hermann},
 title = {{Analysis of Fully Buffered DIMM Interface in High-Speed Server Applications}},
 booktitle = {Proceedings of Electronic Components and Technology Conference},
 year = {2006}
 }

@inproceedings{stonebrakerabadi05,
 author = {M. Stonebraker and D. Abadi and A. Batkin and X. Chen and M. Cherniack and M. Ferreira and E. Lau and A. Lin and S. Madden and E. O'Neil and P. O'Neil
            and A. Rasin and N. Tran and S. Zdonik},
 title = {{C-store: a column-oriented DBMS}},
 booktitle = {Proceedings of VLDB},
 year = {2005}
 }

@inproceedings{abadimadden08,
 author = {D. Abadi and S. Madden and N. Hachem},
 title = {{Column-stores vs. row-stores: how different are they really?}},
 booktitle = {Proceedings of SIGMOD},
 year = {2008}
 }

@inproceedings{abadimadden06,
 author = {D. Abadi and S. Madden and M. Ferreira},
 title = {{Integrating compression and execution in column-oriented database systems}},
 booktitle = {Proceedings of SIGMOD},
 year = {2006}
 }

@inproceedings{kimathikulwongse12,
 author = {D. Kim and others},
 title = {{3D-MAPS: 3D Massively Parallel Processor with Stacked Memory}},
 booktitle = {Proceedings of ISSCC},
 year = {2012}
 }

@inproceedings{ganesanjo10,
 author = {K. Ganesan and J. Jo and L. K. John},
 title = {{Synthesizing Memory-Level Parallelism Aware Miniature
   Clones for SPEC CPU2006 and ImplantBench Workloads}},
 booktitle = {Proceedings of ISPASS},
 year = {2010}
 }

@inproceedings{holzel10,
 author = {U. H\"{o}lzel},
 title = {{Brawny Cores Still Beat Wimpy Cores, Most of the Time}},
 booktitle = {IEEE Micro},
 year = {2010}
 }

@inproceedings{saulsburypong96,
author={A. Saulsbury and F. Pong and A. Nowatzyk},
title={{Missing the Memory Wall: The Case for Processor/Memory Integration}},
booktitle={Proceedings of ISCA},
year={1996}
}

@inproceedings{hamiltonCEMS09,
author={J. Hamilton},
title={{Cooperative Expendable Micro-Slice Servers (CEMS): Low Cost,
                  Low Power Servers for Internet-Scale Services}},
booktitle={4th Biennial Conference on Innovative Data Systems Research (CIDR)},
year={2009}
}

@inproceedings{slaymanma06,
author={C. Slayman and others},
title={{Impact of Error Correction Code and Dynamic Memory Reconfiguration
on High-Reliability/Low-Cost Server Memory}},
booktitle={Integrated Reliability Workshop Final Report},
year={2006}
}


@inproceedings{meisnerwenisch11,
 author = {D. Meisner and T. Wenisch},
 title = {{Does Low-Power Design Imply Energy Efficiency for Data Centers?}},
 booktitle = {Proceedings of ISLPED},
 series = {ISLPED},
 year = {2011}
}


@inproceedings{kaushikbhandarkar10,
 author = {R. Kaushik and M. Bhandarkar},
 title = {{GreenHDFS: Towards an Energy-Conserving, Storage-Efficient,
                  Hybrid Hadoop Compute Cluster}},
 booktitle = {Proceedings of HotPower},
 year = {2010}
} 

@article{wooseong12,
 author = {D. Woo and N. Seong and H. Lee},
 title = {{Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV}},
 journal = {IEEE Trans. on VLSI Systems},
 year = {2012}
} 

@article{stone70,
 author = {H.S. Stone},
 title = {{A Logic-in-Memory Computer}},
 journal = {IEEE Trans. on Computers},
 month = {January},
 year = {1970}
} 

@article{leverichkozyrakis10,
 author = {J. Leverich and C. Kozyrakis},
 title = {On the energy (in)efficiency of Hadoop clusters},
 journal = {SIGOPS Oper. Syst. Rev.},
 volume = {44},
 issue = {1},
 month = {March},
 year = {2010}
} 

@inproceedings{langpatel10,
 author = {W. Lang and J. Patel and S. Shankar},
 title = {{Wimpy Node Clusters: What About Non-Wimpy Workloads?}},
 booktitle = {Proceedings of the Sixth International Workshop on Data
                  Management on New Hardware},
 year = {2010}
} 

@Book{lincostello83,
  author = {S. Lin and D. Costello},
  title = {{Error Control Coding: Fundamentals and Applications}},
  publisher = {{Prentice-Hall}},
  year = {1983}
}

@Book{lindyer10,
  author = {J. Lin and C. Dyer},
  title = {{Data-Intensive Text Processing with MapReduce}},
  publisher = {{Morgan \& Claypool}},
  year = {2010}
}


@Book{hadoop_book,
  author = {T White},
  title = {{Hadoop: The Definitive Guide}},
  publisher = {{O'Reilly Media}},
  year = {2009}
}

@inproceedings{hamilton_hpts11,
author={J. Hamilton},
title={{Internet-Scale Datacenter Economics: Costs and Opportunities}},
booktitle={High Performance Transaction Systems},
year={2011},
note="\url{http://mvdirona.com/jrh/TalksAndPapers/JamesHamilton_HPTS2011.pdf}"
}

@inproceedings{azizimahesri10,
 author = {O. Azizi and A. Mahesri and B. Lee and S. Patel and M. Horowitz},
 title = {{Energy-Performance Tradeoffs in Processor Architecture and
                  Circuit Design: A Marginal Cost Analysis}},
 booktitle = {Proceedings of ISCA},
 year = {2010}
}

@inproceedings{lichen11,
 author = {S. Li and K. Chen and M. Y. Hsieh and N. Muralimanohar and C. D. Kersey and D. Chad and J. B. Brockman and A. F. Rodrigues and N. P. Jouppi},
 title = {{System Implications of Memory Reliability in Exascale Computing}},
 booktitle = {Proceedings of SC},
 year = {2011}
}

@misc{xeon_e5_4650,
title={{Intel Xeon Processor E5-4650 Specifications}},
howpublished = "\url{http://ark.intel.com/products/64622/}"
}

@misc{intel_westmere_specs11,
title={{Intel Xeon Processor E7-8870 Specifications}},
howpublished ="\url{http://ark.intel.com/products/53580}"
}

@misc{intel_ivybridgeex_specs,
title={{Intel Xeon Processor E7-8890 v2 Specifications}},
howpublished ="\url{http://ark.intel.com/products/75258}"
}

@misc{intel-atom-specs11,
title={{Intel Atom Processor N570 Specifications}},
howpublished ="\url{http://ark.intel.com/products/55637}"
}

@misc{google_datacenter_summit09,
title={{Google Efficient Data Center Summit}},
year={2009},
howpublished ="\url{http://www.google.com/about/datacenters/events/2009-summit.html}"
}

@misc{open_compute_project,
title={{Open Compute Project}},
howpublished ="\url{http://opencompute.org/}"
}

@misc{hadoop_cluster_sizes,
title={{Yahoo's! Biggest Clusters at 4500 Nodes}},
howpublished ="\url{http://wiki.apache.org/hadoop/PoweredBy}"
}

@misc{aws,
title={{Amazon Web Services}},
howpublished ="\url{http://aws.amazon.com/}"
}

@misc{hadoop_yahoo,
title={{Hadoop at Yahoo!}},
howpublished ="\url{http://developer.yahoo.com/hadoop/}"
}

@misc{apachehive,
title = {{Apache Hive}},
howpublished ="\url{http://hadoop.apache.org/hive}"
}

@misc{apache_hadoop,
title = {{The Apache Hadoop Project}},
howpublished ="\url{http://hadoop.apache.org/}"
}

@misc{hdfs_arch,
title = {{Hadoop Distributed Filesystem Architecture Guide}},
howpublished ="\url{http://hadoop.apache.org/common/docs/current/hdfs_design.html}"
}

%map reduce workload
@misc{worldcup98,
author={M. Arlitt and T. Jin},
title={{1998 World Cup Web Site Access Logs}},
howpublished="\url{http://www.acm.org/sigcomm/ITA/}",
month={August},
year={1998}
}

@misc{dell7500,
title = {{Dell PowerEdge 11th Generation Servers: R810, R910, and M910}},
howpublished = "\url{http://goo.gl/30QkU}"
}

%howpublished ="\url{http://www.dell.com/downloads/global/products/pedge/en/poweredge-server-11gen-whitepaper-en.pdf}"


@misc{oracle7500,
title = {{Oracle's Sun Fire X4800 Server Architecture}},
howpublished= "\url{http://goo.gl/h0efI}"
}

%howpublished ="\url{http://www.oracle.com/technetwork/articles/systems-hardware-architecture/sf4800g5-architecture-163848.pdf}"

@misc{hp7500,
title = {{HP ProLiant DL580 G7 Server Technology}},
howpublished= "\url{http://goo.gl/aOQ3L}"
}
%howpublished ="\url{http://h20000.www2.hp.com/bc/docs/support/SupportManual/c02899605/c02899605.pdf}"

@misc{dell5500,
title = {{Dell Help Me Choose: Memory}},
howpublished = "\url{http://goo.gl/paF1c}"
}
%howpublished ="\url{http://content.dell.com/us/en/edu/d/help-me-choose/hmc-server-memory-11g.aspx}"

@misc{ibm5500,
title = {{IBM System x3550 M3 Product Guide}},
howpublished="\url{http://goo.gl/yFPLS}"

}

%howpublished ="\url{http://public.dhe.ibm.com/common/ssi/ecm/en/xso03094usen/XSO03094USEN.PDF}"

@inproceedings{borthakurgray11,
 author = {D. Borthakur and J. Gray and J. Sarma and K. Muthukkaruppan
                  and N. Spiegelberg and H. Kuang and K. Ranganathan
                  and D. Molkov and A. Menon and S. Rash and
                  R. Schmidt and A. Aiyer},
 title = {{Apache Hadoop Goes Realtime at Facebook}},
 booktitle = {Proceedings of SIGMOD},
 year = {2011}
}

@inproceedings{ekanayakeli10,
 author = {J. Ekanayake and H. Li and B. Zhang and T. Gunarathne and S. Bae and J. Qiu and G. Fox},
 title = {{Twister: A Runtime for Iterative MapReduce}},
 booktitle = {Proceedings of HPDC},
 year = {2010},
} 

@inproceedings{buhowe10,
 author = {Y. Bu and B. Howe and M. Balazinska and M. Ernst},
 title = {{HaLoop: Efficient Iterative Data Processing on Large Clusters}},
 booktitle = {Proceedings of VLDB Endow},
 year = {2010},
} 

Spark: Cluster Computing with Working Sets
Matei Zaharia, Mosharaf Chowdhury, Michael J. Franklin, Scott Shenker, Ion Stoica
@inproceedings{zahariachowdhury10,
 author = {M. Zaharia and M. Chowdhury and M. Franklin and S. Shenker and I. Stoica},
 title = {{Spark: Cluster Computing with Working Sets}},
 booktitle = {Proceedings of HotCloud},
 year = {2010},
} 

@inproceedings{zahariachowdhury12,
 author = {M. Zaharia and M. Chowdhury and T. Das and A. Dave and J. Ma and M. McCauley and M. Franklin and S. Shenker and I. Stoica},
 title = {{Resilient Distributed Datasets: A Fault-Tolerant Abstraction for In-Memory Cluster Computing}},
 booktitle = {Proceedings of NSDI},
 year = {2012},
} 

@inproceedings{malewiczaustern10,
 author = {G. Malewicz and M. Austern and A. Bik and J. Dehnert and I. Horn and N. Leiser and C. Czajkowski},
 title = {{Pregel: A System for Large-Scale Graph Processing}},
 booktitle = {Proceedings of SIGMOD},
 year = {2010},
} 

@inproceedings{chukim06,
 author = {C. Chu and S. Kim and Y. Lin and Y. Yu and G. Bradski and A. Ng and K. Olukotun},
 title = {{MapReduce for Machine Learning on Multicore}},
 booktitle = {Proceedings of NIPS},
 year = {2006},
} 

@inproceedings{olstonreed08,
 author = {C. Olston and B. Reed and U. Srivastava and R. Kumar and A. Tomkins},
 title = {{Pig Latin: A Not-So-Foreign Language for Data Processing}},
 booktitle = {Proceedings of SIGMOD},
 year = {2008},
} 

@inproceedings{ghemawatgobioff03,
 author = {S. Ghemawat and H. Gobioff and S. Leung},
 title = {{The Google File System}},
 booktitle = {Proceedings of SOSP},
 year = {2003},
} 

@inproceedings{isardbudiu07,
 author = {M. Isard and M. Budiu and Y. Yu and A. Birrell and D. Fetterly},
 title = {{Dryad: Distributed Data-Parallel Programs from Sequential Building Blocks}},
 booktitle = {Proceedings of EuroSys},
 year = {2007}
} 

@inproceedings{deanghemawat04,
 author = {J. Dean and S. Ghemawat},
 title = {{MapReduce: Simplified Data Processing on Large Clusters}},
 booktitle = {Proceedings of OSDI},
 year = {2004}
} 

@inproceedings{foleybansal12,
 author = {D. Foley and P. Bansal and D. Cherapacha and R. Wasmuth and
   A. Gunasekar and S. Gutta and A. Naini},
 title = {{A Low-Power Integrated x86-64 and Graphics Processor for
   Mobile Computing Devices}},
 booktitle = {IEEE Journal of Solid State Circuits},
 year = {2012}
} 

@inproceedings{andersenfranklin09,
   author = {D. Andersen and J. Franklin and M. Kaminsky and
                  A. Phanishayee and L. Tan and V. Vasudevan},
   title = {{FAWN: A Fast Array of Wimpy Nodes}},
   booktitle = {Proceedings of SOSP},
   year = {2009}
}

@inproceedings{govindansivasubramaniam11,
 author = {S. Govindan and A. Sivasubramaniam and B. Urgaonkar},
 title = {{Benefits and Limitations of Tapping into Stored Energy for Datacenters}},
 booktitle = {Proceedings of ISCA},
 year = {2011}
}

@mastersthesis{desai12,
       AUTHOR={S. Desai},
       TITLE={{Process Variation Aware DRAM Design Using Block-Based Adaptive Body Biasing Algorithm}},
       school={Utah State University},
       YEAR={2012}
}

@PhdThesis{stee02,
       AUTHOR={R. van Stee},
       TITLE={{Online Scheduling and Bin Packing.}},
       school={University of Leiden},
       YEAR={2002}
}

@TechReport{smb-tr11,
  author={Intel},
  title = {{Intel 7500/7510/7512 Scalable Memory Buffer (Datasheet)}},
 year = {2011}
}

@TechReport{larus08,
  author={J. Larus},
  title = {{Spending Moore's Dividend}},
 year = {2008},
 institution = {Microsoft},
 note = {MSR-TR-2008-69}
}

@TechReport{chatterjeebalasubramonian12,
author={N. Chatterjee and R. Balasubramonian and M. Shevgoor and S. Pugsley and A. Udipi and A. Shafiee and K. Sudan and M. Awasthi and Z. Chishti},
title = {{USIMM: the Utah SImulated Memory Module}},
year = {2012},
institution = {University of Utah},
note = {{UUCS-12-002}}
}

@TechReport{cacti6tr,
  author={N. Muralimanohar and others},
  title = {{CACTI 6.0: A Tool to Understand Large Caches}},
 year = {2007},
 institution = {University of Utah}
}


@TechReport{srcmemoryneeds11,
  title = {{Research Needs for Memory Technologies}},
 year = {2011},
 institution = {Semiconductor Research Corporation (SRC)},
 note = {www.src.org/program/grc/ds/research-needs/2011/memory.pdf}
}

@ARTICLE{ousterhoutagrawal09,
author={J. Ousterhout and P. Agrawal and D. Erickson and C. Kozyrakis and J. Leverich and D. Mazieres and S. Mitra and A. Narayanan and G. Parulkar and M. Rosenblum and S. Rumble and E. Stratmann and R. Stutsman},
journal={SIGOPS Operating Systems Review},
title={{The Case for RAMClouds: Scalable High-Performance Storage Entirely in DRAM}},
volume={43(4)},
year={2009}
}

@ARTICLE{gokhaleholmes95,
author={M. Gokhale and B. Holmes and K. Iobst},
journal={IEEE Computer},
title={{Processing in Memory: The Terasys Massively Parallel PIM Array}},
year={1995}
}

@inProceedings{kogge94,
author = {P. Kogge},
title = {{The EXECUBE Approach to Massively Parallel Processing}},
year = {1994},
booktitle = {Proceedings of ICPP}
}

@inProceedings{koggesunaga95,
author = {P. Kogge and T. Sunaga and E. Retter},
title = {{Combined DRAM and Logic Chip for Massively Parallel Applications}},
year = {1995},
booktitle = {Proceedings of 16th IEEE Conference on Advanced Research in VLSI}
}

@inProceedings{trancosotorrellas01,
author = {P. Trancoso and J. Torrellas},
title = {{Exploiting Intelligent Memory for Database Workloads}},
year = {2001},
booktitle = {Proceedings of Workshop on Memory Performance Issues}
}

@inProceedings{leesolihin01,
author = {J. Lee and Y. Solihin and J. Torrellas},
title = {{Automatically Mapping Code on an Intelligent Memory Architecture}},
year = {2001},
booktitle = {Proceedings of HPCA}
}

@inProceedings{hagerstenkoster99,
author = {E. Hagersten and M. Koster},
title = {{Wildfire - A Scalable Path for SMPs}},
year = {1999},
booktitle = {Proceedings of HPCA}
}

@inProceedings{ghorachorloo99,
author = {K. Ghorachorloo},
title = {{The Plight of Software Distributed Shared Memory}},
year = {1999},
booktitle = {Invited Talk WSDSM'99}
}

@inProceedings{schoinasfalsafi94,
author = {I. Schoinas and B. Falsafi and A. Lebeck and S. Reinhardt and
J. Larus and D. Wood},
title = {{Fine Grain Access Control for Distrubuted Shared Memory}},
year = {1994},
booktitle = {Proceedings of ASPLOS-VI}
}

@inProceedings{boloskyscott91,
author = {W. Bolosky and M. Scott and R. Fitzgerald and R. Fowler and
A. Cox},
title = {{NUMA Policies and their Relationship to Memory Architecture}},
year = {1991},
booktitle = {Proceedings of ASPLOS}
}

@inProceedings{kanghuang99,
author = {Y. Kang and M. Huang and S. Yoo and Z. Ge and D. Keen and V. Lam and P. Pattnaik and J. Torrellas},
title = {{FlexRAM: Toward an Advanced Intelligent Memory System}},
year = {1999},
booktitle = {Proceedings of ICCD}
}

@inproceedings{reddilee10,
 author = {V. J. Reddi and B. Lee and T. Chilimbi and K. Vaid},
 title = {{Web Search Using Mobile Cores: Quantifying and Mitigating
   the Price of Efficiency}},
 booktitle = {Proceedings of ISCA},
 year = {2010}
 }

@inproceedings{kozyrakiskansal10,
 author = {C. Kozyrakis and A. Kansal and S. Sankar and K. Vaid},
 title = {{Server Engineering Insights For Large-Scale Online Services}},
 booktitle = {IEEE Micro },
 year = {2010}
 }

@inproceedings{solihinlee02,
 author = {Y. Solihin and J. Lee and J. Torrellas},
 title = {{Using a User-Level Memory Thread For Correlation
   Prefetching}},
 booktitle = {Proceedings of ISCA-29 },
 year = {2002}
 }

@inproceedings{chilimbihirzel02,
 author = {T. M. Chilimbi and M. Hirzel},
 title = {{Dynamic Hot Data Stream Prefetching for General Purpose
   Programs}},
 booktitle = {Proceedings of PLDI},
 year = {2002}
 }

@inproceedings{aminchishti10,
 author = {A. M. Amin and Z. Chishti},
 title = {{Rank-aware Cache Replacement and Write Buffering to Improve
 DRAM Energy Efficiency}},
 booktitle = {Proceedings of ISLPED},
 year = {2010}
 }

@inProceedings{sterlingzima02,
author = {T. Sterling and H. Zima},
title = {{Gilgamesh: A Multithreaded Processor-in-Memory Architecture for Petaflops Computing}},
year = {2002},
booktitle = {Proceedings of SC}
}

@inProceedings{brockmanthoziyoor04,
author = {J. Brockman and S. Thoziyoor and S. Kuntz and P. Kogge},
title = {{A Low Cost, Multithreaded Processing-in-Memory System}},
year = {2004},
booktitle = {Proceedings of WMPI}
}

@inProceedings{adibibarrett06,
author = {J. Adibi and T. Barrett and S. Bhatt and H. Chalupsky and J. Chame and M. Hall},
title = {{Processing-in-Memory Technology for Knowledge Discovery Algorithms}},
year = {2006},
booktitle = {Proceedings of DaMoN Workshop}
}

@inProceedings{hallkogge99,
author = {M. Hall and P. Kogge and J. Koller and P. Diniz and J. Chame and J. Draper and J. LaCoss and J. Granacki and J. Brockman and A. Srivastava and W. Athas and V. Freeh and J. Shin and J. Park},
title = {{Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture}},
year = {1999},
booktitle = {Proceedings of SC}
}

@inProceedings{draperchame02,
author = {J. Draper and J. Chame and M. Hall and C. Steele and T. Barrett and J. LaCoss and J. Granacki and J. Shin and C. Chen and C. Kang and I. Kim and G. Daglikoca},
title = {{The Architecture of the DIVA Processing-In-Memory Chip}},
year = {2002},
booktitle = {Proceedings of ICS}
}

@inProceedings{raghavendraranganathan03,
author = {R. Raghavendra and P. Ranganathan and V. Talwar and Z. Wang and X. Zhu},
title = {{No Power Struggles: Coordinated Multi-level Power
                  Management for the Data Center}},
year = {2003},
booktitle = {Proceedings of ASPLOS}
}

@inProceedings{malladinothaft12,
  author={K. T. Malladi and F. A. Nothaft and K. Periyathambi and B. C. Lee and C. Kozyrakis and M. Horowitz},
title = {{Towards Energy-Proportional Datacenter Memory with Mobile DRAM}},
year = {2012},
booktitle = {Proceedings of ISCA}
}

@inProceedings{udipimuralimanohar11,
  author={A. N. Udipi and N. Muralimanohar and R. Balasubramonian and A. Davis and N. Jouppi},
title = {{Combining Memory and a Controller with Photonics through 3D-Stacking to Enable Scalable and Energy-Efficient Systems}},
year = {2011},
booktitle = {Proceedings of ISCA}
}

@inProceedings{yoonchang12,
  author={D. H. Yoon and J. Chang and N. Muralimanohar and P. Ranganathan},
title = {{BOOM: Enabling Mobile Memory Based Low-Power Server DIMMs}},
year = {2012},
booktitle = {Proceedings of ISCA}
}

@inProceedings{udipimuralimanohar12,
  author={A. N. Udipi and N. Muralimanohar and R. Balasubramonian and A. Davis and N. Jouppi},
title = {{LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems}},
year = {2012},
booktitle = {Proceedings of ISCA}
}


  
@inProceedings{wooseong10,
author = {D. H. Woo and others},
title = {{An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth}},
booktitle = {Proceedings of HPCA},
year = {2010}
}

@inProceedings{hmc-hotchips11,
author = {T. Pawlowski},
title = {{Hybrid Memory Cube (HMC)}},
booktitle = {HotChips},
year = {2011}
}
  
@Misc{hmc-sc12,
title = {{HMC Overview: A Revolutionary Approach to System Memory}},
author = {T. Farrell},
note = {Exhibit at Supercomputing},
year = {2012}
}

@Misc{hmcconsortium11,
title = {{Hybrid Memory Cube Consortium}},
note = {\url{http://www.hybridmemorycube.org/}},
year = {2011}
}

@Misc{arm-servers11,
title = {{ARM Holdings Eager for PC and Server Expansion}},
note = {\url{http://www.theregister.co.uk/2011/02/01/arm_holdings_q4_2010_numbers/}},
author={T. Morgan},
year = {2011}
}

@Misc{hmc-consortium11,
title = {{Samsung, Micron Bake 3D Chips for Next-gen RAM}},
note = {\url{http://www.theregister.co.uk/2011/10/07/hybrid_memory_cube_consortium/}},
author={C. Mellor},
year = {2011}
}

@Misc{micron-ibm11,
title = {{IBM, Micron Tag Team on 3D Memory Breakthrough}},
note = {\url{http://www.theregister.co.uk/2011/12/01/ibm_micron_hybrid_cube_memory/}},
author={T. Morgan},
year = {2011}
}

@Misc{intel-hmc11,
title = {{Reinventing DRAM with the Hybrid Memory Cube}},
note = {\url{http://blogs.intel.com/research/2011/09/hmc.php}},
author={B. Casper},
year = {2011}
}

@Misc{micron-opensilicon11,
title = {{Open-Silicon and Micron Align to Deliver Next-Generation Memory Technology}},
note = {http://www.open-silicon.com/news-events/press-releases/open-silicon-and-micron-align-to-deliver- next-generation-memory-technology.html},
year = {2011}
}

@Misc{micron-hmc,
title = {{Hybrid Memory Cube, Micron Technologies}},
note = {\url{http://www.micron.com/innovations/hmc.html}}
}

@inProceedings{tendlerdodson01,
author = {J. Tendler and S. Dodson and S. Fields and H. Le and B. Sinharoy},
 title = {{POWER4 System Microarchitecture}}, 
 year = {Oct. 2001},
 booktitle = {IBM Technical Whitepaper}
}


@CONFERENCE{ebrahimimutlu09,
author={E. Ebrahimi and O. Mutlu and C. J. Lee and Y. N. Patt},
title={{Coordinated Control of Multiple Prefetchers in Multi-Core Systems}},
booktitle={Proceedings of MICRO},
year={2009}
}

@CONFERENCE{ebrahimilee10,
author={E. Ebrahimi and C. J. Lee and O. Mutlu and Y. N. Patt},
title={{Fairness via Source Throttling: A Configurable and High-Performance
Fairness Substrate for Multi-Core Memory Systems}},
booktitle={Proceedings of ASPLOS},
year={2010}
}

@CONFERENCE{ebrahimilee11,
author={E. Ebrahimi and C. J. Lee and O. Mutlu and Y. N. Patt},
title={{Prefetch-Aware Shared-Resource Management for Multi-Core Systems}},
booktitle={Proceedings of ISCA},
year={2011}
}


@CONFERENCE{tangmars11,
author={L. Tang and J. Mars and N. Vachharajani and R. Hundt and M. L. Soffa},
title={{The Impact of Memory Subsystem Resource Sharing on Datacenter Applications}},
booktitle={Proceedings of ISCA},
year={2011}
}


@ARTICLE{lai08,
author={Lai, S. K.},
journal={IBM Journal of Research and Development}, 
title={{Flash memories: Successes and challenges}},
year={2008},
volume={52},
number={4.5},
}

@TechReport{UPC,
  title = {{UPC Language Specifications, v1.2 }}, 
 year = {2005},
 institution = {Lawrence Berkeley National Lab },
 note = {http://upc.lbl.gov/docs/user/upc_spec_1.2.pdf}
}

@inProceedings{lualias09,
  author = {Q. Lu and C. Alias and U. Bondhugula and T. Henretty and S. Krishnamoorthy and J. Ramanujam and A. Rountev and P. Sadayappan and Y. Chen and H. Lin and T. Ngai},
  title = {{Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors}},
  year = {2009},
  booktitle = {Proceedings of PACT}
}

@CONFERENCE{woodhill91,
   AUTHOR={D. Wood and M. Hill and R. Kessler},
   TITLE={{A Model for Estimating Trace-Sample Miss Ratios}},
   BOOKTITLE={Proceedings of SIGMETRICS},
   YEAR={1991}
}

@ARTICLE{kukanovvoss07,
author={A. Kukanov and M. Voss},
journal={Intel Technology Journal}, 
title={{The Foundations for Scalable Multi-Core Software in Intel Threading Building Blocks.}},
year={2007},
}

@ARTICLE{cray,
author={T.H. Dunigan and J.S. Vetter and J.B. White and P.H. Worley },
journal={Proceedings of Micro}, 
title={{Performance evaluation of the Cray X1 distributed shared-memory architecture}},
year={2005},
}


@ARTICLE{yehpatt92,
 author = {Yeh, Tse-Yu and Patt, Yale N.},
 title = {Alternative implementations of two-level adaptive branch prediction},
 booktitle = {Proceedings of ISCA-19},
 year = {1992},
 pages = {124--134},
 }

@INPROCEEDINGS{xuagarwal09,
    author = {Y. Xu and A. Agarwal and B. Davis},
    title = {Prediction in Dynamic SDRAM Controller Policies},
    booktitle = {In Proceedings of SAMOS},
    year = {2009},
}


@inproceedings{linbalasubramonian11,
 author = {X. Lin and R. Balasubramonian},
 title = {{Refining the Utility Metric for Utility-Based Cache Partitioning}},
 booktitle = {Proceedings of WDDD},
 year = {2011},
}

@inproceedings{suoyang08,
 author = {G. Suo and X. Yang and G. Liu and J. Wu and K. Zeng and B. Zhang and Y. Lin},
 title = {{IPC-Based Cache Partitioning: An IPC-Oriented Dynamic Shared Cache Partitioning Mechanism}},
 booktitle = {Proceedings of ICHIT},
 year = {2008},
}

@inproceedings{Kandemir10,
 author = {M. Kandemir and T. Yemliha and S. Muralidhara and S. Srikantaiah and M.J. Irwin and Y. Zhnag },
 title = {{Cache topology aware computation mapping for multicores}},
 booktitle = {Proceedings of the PLDI},
 year = {2010},
}

@INPROCEEDINGS{park02,
author={C. H. Park and D. Park},
booktitle={Proceedings of the IPCCC}, 
title={{Increasing TLB reach with multiple pages size subblocks}},
year={2002},
}

@inproceedings{Zhang10,
 author = { E.Z. Zhang and Y. Jiang and  X. Shen},
 title = {{Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs?}},
 booktitle = {Proceedings of the PPoPP-15},
 year = {2010},
} 

@inproceedings{Choi99,
 author = {J. Choi and M. Gupta and M. Serrano and V. C. Sreedhar and S. Midkiff},
 title = {{Escape analysis for Java}},
 booktitle = {Proceedings of the OOPSLA},
 year = {1999},
} 

@inproceedings{Sade05,
  author    = {Y. Sade and S. Sagiv and R. Shaham},
  title     = {{Optimizing C Multithreaded Memory Management Using Thread-Local Storage}},
  booktitle = {Proceedings of CC},
  year      = {2005},
}


@inproceedings{jmachine,
 author = {M. D. Noakes and D. A. Wallach and W. J. Dally},
 title = {{The J-machine multicomputer: an architectural evaluation}},
 booktitle = {Proceedings of ISCA},
 year = {1993},
} 

@inproceedings{murphykogge00,
 author = {R. Murphy and P. Kogge and A. Rodrigues},
 title = {{The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems}},
 booktitle = {Proceedings of Workshop on Intelligent Memory Systems},
 year = {2000},
} 

@inproceedings{rodriguesmurphy05,
 author = {A. Rodrigues and R. Murphy and R. Brightwell and K. Underwood},
 title = {{Enhancing NIC Performance for MPI using Processing-in-Memory}},
 booktitle = {Proceedings of Workshop on Communication Architectures for Clusters},
 year = {2005},
} 

@article{dally92,
 author = {W. Dally and others},
 title = {{The Message Driven Processor: A Multicomputer Processing Node with Efficient Mechanism}},
 journal = {IEEE Micro},
 year = {1992},
} 

@article{TOPLAS,
 author = {M. W. Hall and S. P. Amarasinghe and B. R. Murphy and S. Liao  and M. S. Lam},
 title = {{Interprocedural parallelization analysis in SUIF}},
 journal = {ACM Trans. Program. Lang. Syst.},
 year = {2005},
} 

@article{leeseo07,
 author = {M. Lee and E. Seo and J. Lee and J-s. Kim},
 title = {{Pabc: Power-aware buffer cache management for low power
   consumption}},
 journal = {IEEE Transactions on Computers},
 year = {2005},
} 

@article{blaumgoodman88,
 author = {M. Blaum and others},
 title = {{The Reliability of Single-Error Protected Computer Memories}},
 journal = {IEEE Transactions on Computers},
 year = {1988},
}

@article{maxinokoopman09,
 author = {T. Maxino and P. Koopman},
 title = {{The Effectiveness of Checksums for Embedded Control Networks}},
 journal = {IEEE Transactions on Dependable and Secure Computing},
 year = {2009},
}


@article{paulcai11,
 author = {S. Paul and others},
 title = {{Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache}},
 journal = {IEEE Transactions on Computers},
 year = {2011},
}


@article{Callahan,
title = {{Analysis of interprocedural side effects in a parallel programming environment}},
journal = "Journal of Parallel and Distributed Computing",
year = "1988",
author = "D. Callahan and K. Kennedy"
}

@INPROCEEDINGS{Tu93automaticarray,
    author = {P. Tu and D. Padua},
    title = {{Automatic Array Privatization}},
    booktitle = {Proc. Sixth Workshop on Languages and Compilers for Parallel Computing},
    year = {1993},
}

@inproceedings{Amarasinghe,
 author = {Amarasinghe, Saman P. and Lam, Monica S.},
 title = {{Communication optimization and code generation for distributed memory machines}},
 booktitle = {Proceedings of the PLDI},
 year = {1993},
} 

@article{Omega,
 author = {W. Pugh and D. Wonnacott},
 title = {{Constraint-based array dependence analysis}},
 journal = {ACM Trans. Program. Lang. Syst.},
 year = {1998},
} 

@article{Berger00,
 author = {E. D. Berger and K. S. McKinley and R. D. Blumofe and P. R. Wilson },
 title = {{Hoard: a scalable memory allocator for multithreaded applications}},
 journal = {SIGPLAN Not.},
 year = {2000},
} 



@inproceedings{Tseng,
 author = {C. Tseng and J. M. Anderson and S. P. Amarasinghe and M. S. Lam },
 title = {{Unified compilation techniques for shared and distributed address space machines}},
 booktitle = {Proceedings of the ICS},
 year = {1995},
} 

@Misc{llvm,
title = {{LLVM}},
note = {http://www.llvm.org/}
}

@Misc{Clang,
  title = {{Clang}}, 
  note = {http://clang-analyzer.llvm.org/}
}

@inproceedings{Kandemir08,
 author = { M. Kandemir and F. Li and M.J. Irwin and S. W. Son},
 title = {{A novel migration-based NUCA design for chip multiprocessors}},
 booktitle = {Proceedings of the ACM/IEEE conference on Supercomputing},
 year = {2008},
}

@inproceedings{ding11,
 author = {X. Ding and K. Wang and X. Zhan},
 title = {{ULCC: a user-level facility for optimizing shared cache performance on multicores}},
 booktitle = {Proceedings of the PPoPP},
 year = {2011},
 } 
%%%%%%%%%%%%%%%%%%%%% CHANGE Identifier tags ABOVE THIS  %%%%%%%%%%%%%%%%

@ARTICLE{bergerchen07,
author={D. Berger and J. Chen and F. Ferraiolo and J. Magee and G. Van Huben},
journal={IBM Journal of Research and Development}, 
title={{High-speed Source-synchronous Interface for the IBM System z9 Processor}},
year={2007}
}

@Misc{ibm-redbook,
  author = {S. Behling and R. Bell and P. Farrell and H. Holthoff and F. O'Connell and W. Weir},
  title = {{The POWER4 Processor Introduction and Tuning Guide}},
  howpublished="\url{http://www.redbooks.ibm.com/redbooks/pdfs/sg247041.pdf}"
}

@Misc{ibm_ex5,
  author = {D. Watts and D. Furniss and S. Haddow and J. Jervay and E. Kern and C. Knight},
  title = {{IBM eX5 Portfolio Overview: IBM System x3850 X5, x3950 X5, x3690 X5, and BladeCenter HX5}},
  howpublished = "\url{www.redbooks.ibm.com/abstracts/redp4650.html}"
}

@Misc{rambus_xdr_arch,
  author = {{Rambus Inc.}},
  title = {{Rambus XDR Architecture}},
  note = {{\\http://www.rambus.com}}
}


@INPROCEEDINGS{phadkenarayanasamy11,
    author = {S. Phadke and S. Narayanasamy},
    title = {{MLP-aware Heterogeneous Main Memory}},
    booktitle = {In Proceedings of DATE},
    year = {2011}
}


@INPROCEEDINGS{dengmeisner11,
    author = {Q. Deng and D. Meisner and L. Ramos and T. Wenisch and R. Bianchini},
    title = {{MemScale: Active Low-Power Modes for Main Memory}},
    booktitle = {In Proceedings of ASPLOS},
    year = {2011}
}

@INPROCEEDINGS{liupattabiraman11,
    author = {S.Liu and K. Pattabiraman and T. Moscibroda and B.
Zorn},
    title = {{Flikker: Saving DRAM Refresh-power through Critical
Data Partitioning}},
    booktitle = {In Proceedings of ASPLOS},
    year = {2011}
}

@INPROCEEDINGS{stuechelikaseridis10b,
    author = {J. Stuecheli and D. Kaseridis and H. Hunter and L.
John},
    title = {{Elastic Refresh: Techniques to Mitigate Refresh
Penalties in High Density Memory}},
    booktitle = {In Proceedings of MICRO},
    year = {2010}
}

@INPROCEEDINGS{kaseridisstuecheli11,
    author = {D. Kaseridis and J. Stuecheli and and L. K.
John},
    title = {{Minimalist Open-page: A DRAM Page-mode Scheduling Policy
    for the Many-Core Era}},
    booktitle = {In Proceedings of MICRO},
    year = {2011}
}

@INPROCEEDINGS{guoguo11,
    author = {Q. Guo and X. Guo and Y. Bai and E. Ipek},
    title = {{A Resistive TCAM Accelerator for Data-Intensive Computing}},
    booktitle = {In Proceedings of MICRO},
    year = {2011}
}

@INPROCEEDINGS{guoguo13,
    author = {Q. Guo and X. Guo and R. Patel and E. Ipek and E.G. Friedman},
    title = {{AC-DIMM: Associative Computing with STT-MRAM}},
    booktitle = {Proceedings of ISCA},
    year = {2013}
}

@INPROCEEDINGS{qureshiloh12,
    author = {M. Qureshi and G. Loh},
    title = {{Fundamental Latency Trade-offs in Architecting DRAM Caches}},
    booktitle = {In Proceedings of MICRO},
    year = {2012}
}

@INPROCEEDINGS{lohhill11,
    author = {G. Loh and M. Hill},
    title = {{Efficiently Enabling Conventional Block Sizes for Very Large
    Die-stacked DRAM Caches}},
    booktitle = {In Proceedings of MICRO},
    year = {2011}
}

@INPROCEEDINGS{parkpark12,
    author = {K. H. Park and S. K. Park and H. Seok and W. Hwang and
      D.-J. Shin and J. H. Choi and K.-W. Park},
    title = {{Efficient memory management of a hierarchical and a hybrid main memory for MN-MATE platform}},
    booktitle = {In Proceedings of the International Workshop on
      Programming Model and Applications for Multicores and Manycores},
    year = {2012}
}

@INPROCEEDINGS{venkatesanherr06,
    author = {R. Venkatesan and S. Herr and E. Rotenberg},
    title = {{Retention-Aware Placement in DRAM (RAPID): Software
Methods for Quasi-Non-Volatile DRAM}},
    booktitle = {In Proceedings of HPCA},
    year = {2006}
}

@CONFERENCE{howarddighel10,
 AUTHOR={J. Howard and S. Dighe1 and Y. Hoskote1 and S. Vangal and D. Finan and G. Ruhl and D. Jenkins and H. Wilson and N. Borkar and G. Schrom and F. Pailet and S. Jain and T. Jacob and S. Yada and S. Marella and P. Salihundam and V. Erraguntla and M. Konow and M. Riepen and G. Droege and J. Lindemann and M. Gries and T. Apel and K. Henriss and T. Lund-Larsen and S. Steibl and S. Borkar and V. De1 and R. Van Der Wijngaart and T Mattson},
 TITLE={{A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2010}
}

@Misc{rambus_xdr_datasheet,
  author = {{Rambus Inc.}},
  title = {{Rambus XDR DRAM 8x4Mx16 Datasheet}},
  note = {{\\http://www.rambus.com/assets/documents/products/dl\_0130\_v0\_88.pdf}}
}

@misc{atoms_vs_bits_blog10,
	author={{scalability.org Blog}},
        title={{Pushing atoms versus pushing bits}},
        note={{\\http://scalability.org/?p=3023}}
}

@misc{netflix_cloud_use10,
	author={{Netflix Blog}},
        title={{5 Lessons We've Learned Using AWS}},
        note={{\\http://techblog.netflix.com/2010/12/5-lessons-weve-learned-using-aws.html}}
}

@misc{virt_forecast10,
        author={T. P. Morgan},
        publisher={The Register},
	title={{Server workloads to go 70\% virtual by 2014}},
        note={{\\http://www.theregister.co.uk/2010/12/20/idc\_server\_virtualization\_forecast}}
}

@CONFERENCE{yehpatt92,
 author = {T.Y. Yeh and Y. Patt},
 title = {Alternative implementations of two-level adaptive branch prediction},
 booktitle = {Proceedings of ISCA},
 year = {1992},
}

@INPROCEEDINGS{xuagarwal09,
    author = {Y. Xu and A. Agarwal and B. Davis},
    title = {Prediction in Dynamic SDRAM Controller Policies},
    booktitle = {In Proceedings of SAMOS},
    year = {2009},
}

@INPROCEEDINGS{leetyson00,
    author = {Hsien-hsin Lee and Gary Tyson},
    title = {Eager Writeback - a Technique for Improving Bandwidth Utilization},
    booktitle = {In Proceedings of MICRO},
    year = {2000},
}

@ARTICLE{hidakamatsuda90,
author={Hidaka, H. and Matsuda, Y. and Asakura, M. and Fujishima, K.},
journal={Micro, IEEE}, 
title={{The Cache DRAM architecture: A DRAM with an On-chip Cache Memory}},
year={1990},
volume={10},
number={2},
}

@ARTICLE{baumann05,
author = {R. Baumann},
title = {{Soft Errors in Advanced Computer Systems}},
journal={IEEE Design and Test of Computers}, 
year={2005},
volume={22},
number={3},
}

@ARTICLE{messerbernadat04,
author = {A. Messer and P. Bernadat and G. Fu and D. Chen and Z. Dimitrijevic and D. Lie and D. Mannaru and A. Riska and D. Milojicic},
title = {{Susceptibility of Commodity Systems and Software to Memory Soft Errors}},
journal={IEEE ToC}, 
year={2004},
volume={53},
number={12},
}

@inproceedings{milojicicmesser00,
 author = {D. Milojicic and A. Messer and J. Shau and G. Fu and A. Munoz},
 title = {{Increasing Relevance of Memory Hardware Errors: A Case for Recoverable Programming Models}},
 booktitle = {Proceedings of 9th ACM SIGOPS European Workshop},
 year = {2000},
}

@inproceedings{hsusmith93,
 author = {Hsu, W.-C. and Smith, J. E.},
 title = {Performance of cached DRAM organizations in vector supercomputers},
 booktitle = {Proceedings of ISCA},
 year = {1993},
}

@ARTICLE{zhangzhu01,
author={Zhang, Z. and Zhu, Z. and Zhang, X.},
journal={Micro, IEEE}, 
title={{Cached DRAM for ILP Processor Memory Access Latency Reduction}},
year={2001},
volume={21},
number={4},
}

@ARTICLE{arimotoasakura91,
author={Arimoto, K. and Asakura, M. and Hidaka, H. and Matsuda, Y. and Fujishama, K.},
journal={Solid-State Circuits, IEEE Journal of}, title={A circuit design of intelligent cache DRAM with automatic write-back capability},
year={1991},
volume={26},
number={4},
}

@ARTICLE{bedeschifackenthal09,
author={Bedeschi, F. and Fackenthal, R. and Resta, C. and Donze, E.M. and Jagasivamani, M. and Buda, E.C. and Pellizzer, F. and Chow, D.W. and Cabrini, A. and Calvi, G. and Faravelli, R. and Fantini, A. and Torelli, G. and Mills, D. and Gastaldi, R. and Casagrande, G.},
journal={Solid-State Circuits, IEEE Journal of}, title={A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage},
year={2009},
volume={44},
number={1},
}


@misc{kostylevlowrey08,
 author={{S. Kostylev and T. Lowrey}},
 title={{Drift of Programmed Resistance In Electrical Phase Change Memory Devices}},
 year={2008},
}

@ARTICLE{zhangzhu04,
author={Z. Zhang and Z. Zhu and Z. Zhang},
journal={IEEE Transactions on Computer}, 
title={{Design and Optimization of Large Size and Low Overhead
  Off-chip Caches}},
month={July},
year={2004}
}

@ARTICLE{ielmenisharma09,
author={Ielmini, D. and Sharma, D. and Lavizzari, S. and Lacaita, A.L.},
journal={Electron Devices, IEEE Transactions on}, 
title={{Reliability Impact of Chalcogenide-Structure Relaxation in Phase-Change Memory (PCM) Cells ;Part I: Experimental Study}},
year={2009},
month={may },
volume={56},
number={5}
}


@ARTICLE{kochfang09,
author={K. Fang and others},
journal={Optics Express}, 
title={{Mode-locked Silicon Evanescent Lasers}},
year={2007},
month={September}
}


@ARTICLE{pirovanolacaita04,
 author={ A. Pirovano and A. Lacaita and F. Pellizzer and S. Kostylev and A. Benvenuti and R. Bez},
 journal={IEEE Transactions on Electron Devices}, 
 title={Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials},
 year={2004},
 month={may},
 volume={51},
 number={5}
}


@article{ielminiboniardi09,
title = "Unified mechanisms for structural relaxation and crystallization in phase-change memory devices",
journal = "Microelectronic Engineering",
volume = "86",
number = "7-9",
pages = "1942 - 1945",
year = "2009",
note = "INFOS 2009",
author = "D. Ielmini and M. Boniardi and A.L. Lacaita and A. Redaelli and A. Pirovano",
}


@ARTICLE{xuzhang10a,
 author={W. Xu and T. Zhang},
 journal={IEEE Transactions on VLSI Systems}, 
 title={A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in Presence of Significant Resistance Drift},
 year={2010},
 volume={PP},
 number={99}
}

@ARTICLE{charlesworth98,
author={A. Charlesworth},
journal={IEEE Micro},
title={{Starfire: Extending the SMP Envelope}},
year={1998},
month={January },
volume={18},
number={1}
}

@ARTICLE{wujuang05,
author={Q.Wu and P. Juang and others},
journal={IEEE Micro},
title={{Formal Control Techniques for Power-Peformance Management}},
year={2005}
}

@ARTICLE{hoskotevangal07,
author={Y. Hoskote and others},
journal={IEEE Micro},
title={{A 5-GHz Mesh Interconnect for a Teraflops Processor}},
year={2007}
}



@ARTICLE{balisjacob10,
author={E. Cooper-Balis and B. Jacob},
journal={IEEE Micro},
title={{Fine-Grained Activation for Power Reduction in DRAM}},
year={2010},
month={May/June}
}


@ARTICLE{karpovmitra07,
 author={I.V. Karpov and M. Mitra and D. Kau and G. Spadini},
 journal={Journal of Applied Physics}, 
 title={Fundamental Drift of Parameters in Chalcogenide Phase Change Memory},
 year={2007},
 volume={102},
 number={12}
}



@ARTICLE{ahnfiorentino09,
author={{J. Ahn et al.}},
journal={{Applied Physics A: Materials Science and Processing}},
title={{Devices and architectures for photonic chip-scale integration}},
year={2009},
volume={95}
}

@Inproceedings{redaellipirovano08,
title = {{Numerical Implementation of Low Field Resistance Drift for Phase Change Memory Simulations}},
  author = {A. Redaelli and   A. Pirovano and A.  Locatelli and  F. Pellizzer},
  year = {2008},
  booktitle = {Non-Volatile Semiconductor Memory Workshop}
}

@Inproceedings{itriielmini04,
  title = {{Analysis of phase-transformation dynamics and estimation of amorphous-chalcogenide fraction in phase-change memories}},
  author = {A. Itri and D. Ielmini and A. Lacaita and A. Pirovano and F. Pellizzer and R. Bez},
  year = {2004},
  booktitle = {IEEE international reliability physics symposium}
}

@article{nellanssudan10b,
  title = {{Improving Server Performance on Multi-Cores via Selective Offloading of OS Functionality}},
  author = {D. Nellans and K. Sudan and E. Brunvand and R. Balasubramonian},
  year = {2010},
  journal = {WIOSCA}
}

@article{wentzlaffagarwal09,
 AUTHOR={D. Wentzlaff and A. Agarwal},
 TITLE={{Factored Operating Systems (fos): The Case for a Scalable Operating System for Multicores}},
 journal={ACM Operating System Review},
 MONTH={April},
 YEAR={2009}
}

@inProceedings{mengjoseph06,
author = {K. Meng and R. Joseph},
  title = {{Process Variation Aware Cache Leakage Management}},
  year = {2006},
  booktitle = {Proceedings of ISLPED}
}

@inProceedings{xuzhang10,
author = {W. Xu and T. Zhang},
  title = {{Using Time-Aware Memory Sensing to Address Resistance Drift Issue in Multi-Level Phase Change Memory}},
  year = {2010},
  booktitle = {Proceedings of ISQED}
}

@inProceedings{sudanbalakrishnan13,
  author={K. Sudan and S. Balakrishnan and S. Lie and M. Xu and
                  D. Mallick and G. Lauterbach and R. Balasubramonian},
  title={{A Novel System Architecture for Web Scale Applications Using
                  Lightweight CPUs and Virtualized I/O}},
  booktitle={Proceedings of HPCA},
  year={2013}
}

@article{awasthinellans12,
author = {M. Awasthi and D. Nellans and K. Sudan and R. Balasubramonian and A. Davis},
  title = {{Managing Data Placement in Memory Systems with Multiple Memory Controllers}},
  year = {2012},
  journal = {International Journal of Parallel Programming},
  volume = {40(1)},
  pages = {57-83}
}


@inProceedings{awasthinellans10,
author = {M. Awasthi and D. Nellans and K. Sudan and R. Balasubramonian and A. Davis},
  title = {{Handling the Problems and Opportunities Posed by Multiple On-Chip Memory Controllers}},
  year = {2010},
  booktitle = {Proceedings of PACT}
}

@inProceedings{nesbitdhodapkar04,
author = {K.J. Nesbit and A.S. Dhodapkar and J.E. Smith},
  title = {{AC/DC: An Adaptive Data Cache Prefetcher}},
  year = {2004},
  booktitle = {Proceedings of PACT}
}

@inProceedings{stankovicmilenkovic05,
author = {V. Stankovic and N. Milenkovic},
  title = {{DRAM Controller with a Close-Page Predictor}},
  year = {2005},
  booktitle = {Proceedings of EUROCON}
}


@inProceedings{ingerlyagraharam08,
author = {D. Ingerly and others},
  title = {{Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing}},
  year = {2008},
  booktitle = {Proceedings of IITC}
}


@inProceedings{miuraayukawa01,
author = {S. Miura and K. Ayukawa and T. Watanabe},
  title = {{A Dynamic-SDRAM-Mode-Control Scheme for Low-Power Systems with a 32-bit RISC CPU}},
  year = {2001},
  booktitle = {Proceedings of ISLPED}
}


@inProceedings{mishradas09,
author = {A. K. Mishra and others},
  title = {{A Case for Dynamic Frequency Tuning in On-Chip Networks}},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}


@inProceedings{scottschuelein07,
author = {A. Scott and M. Schuelein and others},
  title = {{Asynchronous on-Chip Communication: Explorations on the Intel PXA27x Processor Peripheral Bus}},
  year = {2007},
  booktitle = {Proceedings of ASYNC}
}

@inProceedings{bainbridgetoms03,
author = {W. J. Bainbridge and W. B. Toms and others},
  title = {{Delay-Insensitive, Point-to-Point Interconnect using m-of-n Codes}},
  year = {2003},
  booktitle = {Proceedings of ASYNC}
}

@inProceedings{parkpark03,
author = {S-Il Park and In-C Park},
  title = {{History-Based Memory Mode Prediction For Improving Memory Performance}},
  year = {2003},
  booktitle = {Proceedings of ISCAS}
}

@inProceedings{liuyeung09,
author = {W. Liu and D. Yeung},
  title = {{Using Aggressor Thread Information to Improve Shared Cache Management for CMPs}},
  year = {2009},
  booktitle = {Proceedings of PACT}
}

@inProceedings{ipekcondit10,
author = {E. Ipek and J. Condit and E. Nightingale and D. Burger and T. Moscibroda},
  title = {{Dynamically Replicated Memory : Building Reliable Systems from nanoscale Resistive Memories}},
  year = {2010},
  booktitle = {Proceedings of ASPLOS}
}

@inProceedings{qureshikaridis09,
author = {M. Qureshi and J. Karidis and M. Franceschini and V. Srinivasan and L. Lastras and B. Abali},
  title = {{Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling}},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{fanweber07,
author = {X. Fan and W. Weber and L. Barroso},
  title = {{Power Provisioning for a Warehouse-sized Computer}},
  year = {2007},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{vogelsang10,
author = {T. Vogelsang},
  title = {{Understanding the Energy Consumption of Dynamic Random Access Memories}},
  year = {2010},
  booktitle = {Proceedings of MICRO}
}



@inProceedings{liahn09,
author = {S. Li and Jung Ho Ahn and Richard D. Strong and Jay B. Brockman and
Dean M. Tullsen and Norman P. Jouppi},
  title = {{McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures}},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}


@inProceedings{shyescholbrock09,
author = {A. Shye and others},
  title = {{Into the Wild: Studying Real User Activity Patterns to Guide Power Optimizations for Mobile Architectures}},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{shyepan08,
author = {A. Shye and others},
  title = {{Power to the People: Leveraging Human Physiological Traits to Control Microprocessor Frequency}},
  year = {2008},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{linmallik09,
author = {B. Lin and others},
  title = {{User- and Process-Driven Dynamic Voltage and Frequency Scaling}},
  year = {2009},
  booktitle = {Proceedings of ISPASS}
}

@inProceedings{schechterloh10,
author = {S. Schechter and G. Loh and K. Strauss and D. Burger},
  title = {{Use ECP, not ECC, for hard Failures in Resistive Memories}},
  year = {2010},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{stuechelikaseridis10,
author = {J. Stuecheli and D. Kaseridis and D. Daly and H. Hunter and
L. John },
  title = {{The Virtual Write Queue: Coordinating DRAM and Last-Level Cache Policies}},
  year = {2010},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{venkatesanalzawawi05,
author = {R. Venkatesan and A. AL-Zawawi and E. Rotenberg},
title = {{Tapping ZettaRAM for Low-Power Memory Systems}},
year = {2005},
booktitle = {Proceedings of HPCA},
}



@inProceedings{qureshifranceschini10a,
author = {M. Qureshi and M. Franceschini and L. Lastras-Montano and J. Karidis},
  title = {{Morphable Memory System: A Robust Architecture for Exploiting Multi-Level Phase Change Memory}},
  year = {2010},
  booktitle = {Proceedings of ISCA}
}


@inProceedings{xieloh09,
author = {Y. Xie and G. Loh},
  title = {{PIPP: Promotion/Insertion Pseudo-Partitioning ofMulti-Core Shared Caches}},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}


@CONFERENCE{ekmanstenstrom05,
       AUTHOR={M. Ekman and P. Stenstrom},
       TITLE={{A Robust Main-Memory Compression Scheme}},
       BOOKTITLE={Proceedings of ISCA},
       YEAR={2005}}

@CONFERENCE{pujaraaggarwal07,
       AUTHOR={P. Pujara and A. Aggarwal},
       TITLE={{Increasing Cache Capacity through Word Filtering}},
       BOOKTITLE={Proceedings of ICS},
       YEAR={2007}}

@CONFERENCE{pujaraaggarwal06,
       AUTHOR={P. Pujara and A. Aggarwal},
       TITLE={{Increasing the Cache Efficiency by Eliminating Noise}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2006}}

@CONFERENCE{seznec94,
       AUTHOR={A. Seznec},
       TITLE={{Decoupled Sectored Caches: Conciliating Low Tag Implementation Cost}},
       BOOKTITLE={Proceedings of ISCA},
       YEAR={1994}}

@CONFERENCE{kumarwilkerson98,
       AUTHOR={S. Kumar and C. Wilkerson},
       TITLE={{Exploiting Spatial Locality in Data Caches Using Spatial Footprints}},
       BOOKTITLE={Proceedings of ISCA},
       YEAR={1998}}

@CONFERENCE{chenyang04,
       AUTHOR={C. Chen and S. Yang and B. Falsafi and A. Moshovos},
       TITLE={{Accurate and Complexity-Effective Spatial Pattern Prediction}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2004}}

@CONFERENCE{stoneturek92,
       AUTHOR={H. Stone and J. Turek and J Wolf},
       TITLE={{Optimal Partitioning of Cache Memory}},
       BOOKTITLE={IEEE Transactions on Computers},
       PAGES={1054-1068},
       YEAR={1992}}

@PhdThesis{chiou99,
       AUTHOR={D.T. Chiou},
       TITLE={{Extending The Reach of Microprocessors: Column and Curious Caching.}},
       school={Massachusetts Institute of Technology},
       YEAR={1999}}


@mastersthesis{maxinothesis,
       AUTHOR={T.C. Maxino},
       TITLE={{The Effectiveness of Checksums for Embedded Networks.}},
       school={Carnegie Mellon University},
       YEAR={2006}}



@CONFERENCE{oskinchong98,
 AUTHOR={M. Oskin and F. Chong and T. Sherwood},
 TITLE={{Active Pages: A Model of Computation for Intelligent Memory}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1998}
}

@CONFERENCE{sherwoodperelman03,
 AUTHOR={T. Sherwood and E. Perelman and G. Hamerly and S. Sair and B. Calder},
 TITLE={{Discovering and Exploiting Program Phases}},
 BOOKTITLE={IEEE Micro},
 VOLUME={23},
 PAGES={84-93},
 YEAR={2003}
}

@CONFERENCE{luiguo08,
  AUTHOR={L. Fand and F. Guo and Y. Solihin and S. Kim and A. Eker},
TITLE={{Characterizing and Modeling The Behavior of Context Switch Misses}},
BOOKTITLE={Proceedings of PACT},
YEAR={2008}
}

@Manual{hypertransport_manual,
  title = 	 {{HyperTransport I/O Link Specification}},
  organization = {{HyperTransport Consortium}},
  note = 	 {{\\http://www.hypertransport.org/docs/tech/HTC20051222-0046-0008-Final-4-21-06.pdf}}
}

@inproceedings{hrishikeshburger02,
 author = {M. S. Hrishikesh and Doug Burger and Norman P. Jouppi and Stephen W. Keckler and Keith I. Farkas and Premkishore Shivakumar},
 title = {The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays},
 booktitle = {Proceedings of ISCA},
 year = {2002}
 }

@inproceedings{mccurdyvetter10,
 author = {C. McCurdy and J. Vetter},
 title = {Memphis: Finding and Fixing NUMA-related Performance Problems on Multi-Core Platforms},
 booktitle = {Proceedings of ISPASS},
 year = {2010}
 }

@inproceedings{bytemark,
	author = {{Byte Magazine}},
	title = {BYTE Magazine's BYTEmark Benchmark Program},
	url = {http://www.byte.com/bmark/bdoc.htm},
	year = {1998}
}


@inproceedings{bonnie++,
	author = {Russell Coker},
	title = {{Bonnie++ Filesystem Benchmark}},
	url = { http://freshmeat.net/projects/bonnie/},
	year = {2003}
}

@inproceedings{salzhorowitz89,
 author = {A. Salz and M. Horowitz},
 title = {{IRSIM: an incremental MOS switch-level simulator}},
 booktitle = {{Proceedings of DAC}},
 year = {1989},
 }

@PhdThesis{engler99,
  author = {D. Engler},
  title = {{The Exokernel Operating System Architecture}},
  school = {Massachusetts Institute of Technology},
  year = {1999}
}

@PhdThesis{gieske08,
  author = {E. J. Gieske},
  title = {{Critical Words Cache Memory : Exploiting Criticality
    Withing Primary Cache Miss Streams}},
  school = {University of Cincinnati},
  year = {2008}
}

@conference{englerkaashoek95,
    author = {D. R. Engler and M. F. Kaashoek},
    title = {Exterminate All Operating System Abstractions},
    booktitle = {HOTOS},
    year = {1995}
}

@article{tremainefranaszek01,
    author = {R. Tremaine and P. Franaszek and J. Robinson and C. Schulz and T. Smith and M. Wazlowski and P. Bland},
    title = {{IBM Memory Expansion Technology (MXT)}},
    journal = {IBM Journal of Research and Development},
    volume = {45(2)},
    year = {2001}
}

@article{chaseharvey92,
    author = {J. S. Chase and M. B.-Harvey and H. M. Levy and E. D. Lazowska},
    title = {Opal: A Single Address Space System for 64-Bit
Architectures (Abstract)},
    journal = {Operating Systems Review},
    volume = {26},
    number = {2},
    pages = {9},
    year = {1992}
}

@inproceedings{koldingerchase92,
 author = {E. J. Koldinger and J. S. Chase and S. J. Eggers},
 title = {Architecture support for single address space operating systems},
 booktitle = {Proceedings of ASPLOS},
 year = {1992},
 }

@inproceedings{ousterhout90,
	author = {John K. Ousterhout},
	title = {Why Aren't Operating Systems Getting Faster As Fast as Hardware?},
	booktitle = {{USENIX} Summer},
	pages = {247-256},
	year = {1990}
}

@article{davis92,
 author = {Al Davis},
 title = {Mayfly: a general-purpose, scalable, parallel processing architecture},
 journal = {Lisp Symb. Comput.},
 volume = {5},
 number = {1-2},
 year = {1992},
 issn = {0892-4635},
 pages = {7--48},
 publisher = {Kluwer Academic Publishers},
 address = {Hingham, MA, USA},
 }

@inproceedings{hankinschinya06,
 author = {R. A. Hankins and G. N. Chinya and J. D. Collins and P. H. Wang and
R. Rakvic and H. Wang and J. P. Shen},
 title = {Multiple Instruction Stream Processor},
 booktitle = {Proceedings of ISCA },
 year = {2006},
}

@MastersThesis{moseley06,
  author =     {T. Moseley},
  title =      {Adaptive Thread Scheduling for Simultaneous Multithreading Processors},
  booktitle =  {Masters Thesis at The University of Colorado},
  year =       {2006}
}

@article{vachharajanivachharajani04,
    author = {M. Vachharajani and N. Vachharajani and D. Penry and J. Blome and
D. August},
    title = {The Liberty Simulation Environment, Version 1.0},
    journal = {Performance Evaluation Review: Special Issue on Tools for Architecture Research},
    volume = {31},
    number = {4},
    month = {March},
    year = {2004}
}

@inproceedings{schaelicke00,
  author = {L. Schaelicke},
  title = {L-RSIM: A Simulation Environment for I/O Intensive Workloads},
  booktitle = {Proceedings of the 3rd Annual IEEE Workshop on Workload Characterization 2000},
  address = {Los Alamitos, CA {(USA)}},
  pages = {83--89},
  year = {2000}
}

@article{rosenblumbugnion97,
	author = {M. Rosenblum and E. Bugnion and S. Devine and S. Herrod},
	title = {Using the SimOS Machine Simulator to Study Complex
Computer Systems},
	journal = {Modeling and Computer Simulation},
	volume = {7},
	number = {1},
	pages = {78-103},
	year = {1997}
}

@inproceedings{relepande02,
    author = {S. Rele and S. Pande and S. Onder and R. Gupta},
    title = {Optimizing Static Power Dissipation by Functional Units in Superscalar Processors},
    booktitle = {Computational Complexity},
    pages = {261-275},
    year = {2002}
}

@conference{hsukremer01,
  author = {C. Hsu and U. Kremer},
  title = {Dynamic voltage and frequency scaling for scientific applications},
  booktitle = {In Proceedings of the 14th annual workshop on Languages and Compilers for Parallel Computing (LCPC)},
  year={2001}
}

@inproceedings{hsukremer00,
  author = {C. Hsu and U. Kremer and M. Hsiao},
  title = {Compiler-directed dynamic frequency and voltage scaling},
  booktitle = {Workshop on Power-Aware Computer Systems},
  location = {Cambridge, MA},
  year = {2000}
}

@article{intelpentium4processors,
	author= {Intel Corporation},
	title= {Intel Pentium 4 Processors 570/571, 560/561, 550/551, 540/541, 530/531 and 520/521 Supporting Hyper-Threading Technology. pp. 76-81.}
}

@article{mosesforrest08,
	author={M. Moses and S. Forrest and A. Davis and M. Lodder},
	title={{Scaling Theory for Information Networks}},
	journal={Journal of the Royal Society Interface},
	year={2008},
	volume={5(1)},
	pages={1469--1480},
	month={December}
} 

@inproceedings{ramanigribble09,
	author={K. Ramani and C. P. Gribble and A. Davis},
	title={{StreamRay: A Stream Filtering Architecture for Coherent Ray Tracing}},
	booktitle={Proceedings of ASPLOS},
	year={2009},
	pages={325--336},
	month={March}
} 

@InProceedings{kensler08,
    title      = {{Tree Rotations for Improving Bounding Volume Hierarchies}},
    author     = { A. Kensler },
    booktitle  = { Proceedings of the 2008 IEEE Symposium on Interactive Ray Tracing },
    month      = { Aug },
    year       = { 2008 },
    pages      = { 73--76 },
}

@InProceedings{spjutkopta08,
 author =       {J. Spjut and D. Kopta and S. Boulos and
                 S. Kellis and E. Brunvand},
 title =        {{TRaX: A Multi-Threaded Architecture for Real-Time
                 Ray Tracing}},
 booktitle =    {6th {IEEE} Symposium on Application Specific
                 Processors ({SASP})},
 year =         2008,
 }

@InProceedings{koptaspjut08,
 author =       {D. Kopta and J. Spjut and E. Brunvand and S. Parker},
 title =        {{Comparing Incoherent Ray Performance of TRaX vs. Manta}},
 booktitle =    {{IEEE} Symposium on Interactve Ray Tracing ({RT08})},
 year =         2008,
 }

@Article{spjutkensler09a,
 author =       {J. Spjut and A. Kensler and D. Kopta and E. Brunvand},
 title =        {{TRaX: A Multicore Hardware Architecture for Real-Time Ray
Tracing}},
 journal =      {IEEE Transactions on CAD},
 year =         2009
}

@InProceedings{spjutkensler09b,
 author =       {J. Spjut and A. Kensler and E. Brunvand},
 title =        {{Hardware-Accelerated Gradient Noise for Graphics}},
 booktitle =    {Proceedings of GLSVLSI},
 year =         2009
}

@InProceedings{gribbleramani08,
 author =       {C. Gribble and K. Ramani},
 title =        {{Coherent Ray Tracing via Stream Filtering}},
 booktitle =    {{IEEE} Symposium on Interactive Ray Tracing ({RT08})},
 year =         2008,
 }


@article{strukovsnider08,
author={D. B. Strukov and G. S. Snider and  D. R. Stewart and R. Williams},
title={{The Missing Memristor Found}},
journal={Nature},
year={2008},
volume={453},
pages={80--83},
month={May}
}

@article{chua71,
        author={Leon O. Chua},
        title={{Memristor: Missing Circuit Element}},
        journal={IEEE Transactions on Circuit Theory},
        year={1971},
        volume={18(5)},
        pages={507--519},
        month={September}
}

@Article{sinharoykalla11,
  title = {{IBM Power7 Multicore Server Processor}},
  author = {B. Sinharoy and others},
  journal = {IBM Journal of Research and Development},
  volume = {55},
  number = {3},
  year = {2011}
}

@misc{ibm-ex5-max5,
	author={IBM},
	title={{IBM Unveils Industry's First Systems that Rewrite
                  Economics of Industry-Standard Computing}},
	howpublished="\url{http://www-03.ibm.com/press/us/en/pressrelease/29570.wss}",
	year={2010}}

@misc{amd_multimc,
	author={AMD Inc.},
	note={{http://www.amd.com/us-en/assets/content\_type/white\_papers\_and\_tech\_docs/MultiCoreArchitecturePaper1.pdf}}}

@misc{nantero,
	author={Nantero},
        note={http://www.nantero.com}
}

@misc{laudon06,
	author={J. Laudon},
	title={{UltraSPARC T1: A 32-Threaded CMP for Servers}},
    note={Invited talk, URL: http://www.cs.duke.edu},
	year={2006}
}
%    note={Invited talk, URL: http://www.cs.duke.edu/courses/fall06/cps220/lectures/UltraSparc\_T1\_Niagra.pdf},

@misc{amdapu101,
	author={AMD},
	title={{APU 101: All about AMD Fusion Accelerated Processing
	  Units}},
        note={http://www.developer.amd.com/assests/apu101.pdf}
}
@misc{dellservers,
	author={Dell},
	title={{Dell PowerEdge Servers}},
        note={http://www.dell.com/us/business/p/poweredge-t710/fs}
}

@misc{micronunivsymp,
	author={Micron},
        note={Micron University Symposium, August 2010}
}

@misc{nram-nasa,
        author={{PR Newswire}},
        title={{Lockheed Martin Tests Carbon Nanotube-Based Memory Devices on NASA Shuttle Mission}},
        year={2009},
        month={November},
        note={http://www.prnewswire.com/news-releases/lockheed-martin-tests-carbon-nanotube-based-memory-devices-on-nasa-shuttle-mission-70376567.html}
}

@inProceedings{zhangdwarkadas09,
author = {X. Zhang and S. Dwarkadas and K. Shen},
  title = {{Hardware Execution Throttling for Multi-core Resource Management}},
  year = {2009},
  booktitle = {Proceedings of USENIX}
}

@inProceedings{lihuang10,
author = {X. Li and M. C. Huang and K. Shen and L. Chu},
  title = {{A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility}},
  year = {2010},
  booktitle = {Proceedings of USENIX}
}

@inProceedings{kimhan10,
 author = {Y. Kim and D. Han and O. Mutlu and M. Harchol-Balter},
 title = {{ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers}}, 
 booktitle = {Proceedings of HPCA},
 year = {2010}
 }


@inProceedings{biduan10,
 author = {M. Bi and R. Duan and C. Gniady},
 title = {{Delay-Hiding Energy Management Mechanisms for DRAM}}, 
 booktitle = {Proceedings of HPCA},
 year = {2010}
 }

@inProceedings{nittafarrens11,
 author = {C. Nitta and M. Farrens and V. Akella},
 title = {{Addressing System-Level Trimming Issues in On-Chip Nanophotonic Networks}}, 
 booktitle = {Proceedings of HPCA},
 year = {2011}
 }


@inProceedings{tallurihill94,
 author = {M. Talluri and M. D. Hill},
 title = {{Surpassing the TLB Performance of Superpages with Less Operating System Support}}, 
 booktitle = {Proceedings of ASPLOS},
 year = {1994}
 }

@inProceedings{ongarorumble11,
  title = {{Fast Crash Recovery in RAMCloud}},
  author = {D. Ongaro and S. Rumble and R. Stutsman and J. Ousterhout and M. Rosenblum},
  year = {2011},
  booktitle = {Proceedings of SOSP}
}

@inProceedings{shevgoorkim13,
  title = {{Quantifying the Relationship between the Power Delivery Network and Architectural Policies in a 3D-Stacked Memory Device}},
  author = {M. Shevgoor and J-S. Kim and N. Chatterjee and R. Balasubramonian and A. Davis and A. Udipi},
  year = {2013},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{gundusreekumar14,
  title = {{Memory Bandwidth Reservation in the Cloud to Avoid Information Leakage in the Memory Controller}},
  author = {A. Gundu and G. Sreekumar and A. Shafiee and S. Pugsley and H. Jain and R. Balasubramonian and M. Tiwari},
  year = {2014},
  booktitle = {Proceedings of the 3rd Workshop on Hardware and Architectural Support for Security and Privacy}
}

@inProceedings{chatterjeeshevgoor12,
  title = {{Leveraging Heterogeneity in DRAM Main Memories to
    Accelerate Critical Word Access}},
  author = {N. Chatterjee and M. Shevgoor and R. Balasubramonian and
    A. Davis and Z. Fang and R. Illikkal and R. Iyer},
  year = {2012},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{chatterjeeoconnor14,
  title = {{Managing DRAM Latency Divergence in Irregular GPGPU Applications}},
  author = {N. Chatterjee and M. O'Connor and G. Loh and N. Jayasena and R. Balasubramonian},
  year = {2014},
  booktitle = {Proceedings of SC}
}

@inProceedings{seznec11,
  title = {{A New Case for the TAGE Branch Predictor}},
  author = {A. Seznec},
  year = {2011},
  booktitle = {Proceedings of MICRO}
}


@inProceedings{seznec11,
  title = {{A New Case for the TAGE Branch Predictor}},
  author = {A. Seznec},
  year = {2011},
  booktitle = {Proceedings of MICRO}
}


@Article{seznecmichaud06,
  title = {{A case for (partially) TAgged GEometric history length branch
	predictor}},
  author = {A. Seznec and P. Michaud},
  journal = {Journal of Instruction-Level Parallelism},
  volume = {8},
  year = {2006}
}



@inProceedings{ausavarungnirunchang12,
  title = {{Staged Memory Scheduling: Achieving High Performance and
    Scalability in Hetergenous Systems}},
  author = {R. Ausavarungnirun and K. K.-W. Chang and L. Subramanian
    and G. Loh and O. Mutlu},
  year = {2012},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{pugsleychishti14,
  author={S. Pugsley and Z. Chishti and C. Wilkerson and T. Chuang and R. Scott and A. Jaleel and S-L. Lu and K. Chow and R. Balasubramonian},
  title={{Sandbox Prefetching: Safe, Run-Time Evaluation of Aggressive Prefetchers}},
  booktitle={Proceedings of HPCA},
  year={2014}
}

@inProceedings{pugsleyjestes14b,
  author={S. Pugsley and J. Jestes and R. Balasubramonian and V. Srinivasan and A. Buyuktosunoglu and A. Davis and F. Li},
  title={{Comparing Different Implementations of Near Data Computing with In-Memory MapReduce Workloads}},
  booktitle={IEEE Micro's Special Issue on Big Data},
  year={2014}
}

@inProceedings{balasubramonianchang14,
  author={R. Balasubramonian and J. Chang and T. Manning and J. Moreno and R. Murphy and R. Nair and S. Swanson},
  title={{Near-Data Processing: Insight from a Workshop at MICRO-46}},
  booktitle={IEEE Micro's Special Issue on Big Data},
  year={2014}
}

@PhdThesis{pugsley14,
       AUTHOR={S. Pugsley},
       TITLE={{Opportunities for Near Data Computing in MapReduce
Workloads}},
       school={University of Utah},
       YEAR={2014}
}
@inProceedings{pugsleyjestes14,
  author={S. Pugsley and J. Jestes and H. Zhang and R. Balasubramonian and V. Srinivasan and A. Buyuktosunoglu and A. Davis and F. Li},
  title={{NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads}},
  booktitle={Proceedings of ISPASS},
  year={2014}
}

@inProceedings{shafieetaassori14,
  title = {{MemZip: Exploiting Unconventional Benefits from Memory Compression}},
  author = {A. Shafiee and M. Taassori and R. Balasubramonian and A. Davis},
  year = {2014},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{chatterjeemuralimanohar12,
  title = {{Staged Reads: Mitigating the Impact of DRAM Writes on DRAM Reads}},
  author = {N. Chatterjee and N. Muralimanohar and R. Balasubramonian and A. Davis and N. Jouppi},
  year = {2012},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{sudanchatterjee10,
  title = {{Micro-Pages: Increasing DRAM Efficiency with Locality-Aware Data Placement}},
  author = {K. Sudan and N. Chatterjee and D. Nellans and M. Awasthi and R. Balasubramonian 
and A. Davis},
  year = {2010},
  booktitle = {Proceedings of ASPLOS-XV}
}

@inProceedings{wuli09b,
  title = {{Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories}},
  author = {X. Wu and J. Li and L. Zhang and E. Speight and Y. Xie},
  year = {2009},
  booktitle = {Proceedings of DATE}
}

%% pcram-refs, stt-ram refs

@InProceedings{dhimanayoub09,
author={G. Dhiman and R. Ayoub and T. Rosing},
title={{PDRAM: A Hybrid PRAM and DRAM Main Memory System}},
booktitle={Proceedings of DAC},
year={2009}
}

@InProceedings{ramosgorbatov11,
author={L. Ramos and E. Gorbatov and R. Bianchini},
title={{Page Placement in Hybrid Memory Systems}},
booktitle={Proceedings of ICS},
year={2011}
}

@InProceedings{mogulargollo09,
author={J. Mogul and E. Argollo and M. Shah and P. Faraboschi},
title={{Operating System Support for NVM+DRAM Hybrid Main Memory}},
booktitle={Proceedings of HotOS},
year={2009}
}

@InProceedings{parkshin09,
author={Y. Park and D. Shin and S. Park and K. Park},
title={{Power-aware Memory Management For Hybrid Main Memory}},
booktitle={Proceedings of ICNIT},
year={2011}
}

@InProceedings{lelminilavizzari07,
title={{Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation}},
author={D. Ielmini and S. Lavizzari and D. Sharma and A. Lacaita},
booktitle={IEDM Technical Digest},
year={2007}
}

@InProceedings{xuchen09,
title={{Improving STT MRAM storage Density through Smaller-Than-Worst-Case Transistor Sizing}},
author={W. Xu and Y. Chen and X. Wang and T. Zhang},
booktitle={Proceedings of DAC},
year={2009}
}

@InProceedings{chen96,
title={{Symbol Error Correcting Codes for Memory Applications}},
author={C. L. Chen},
booktitle={Proceedings of FTCS},
year={1996}
}

@InProceedings{halupkahuda10,
title={{Negative-Resistance Read and Write Schemes for STT-MRAM in 0.13 $\mu$m CMOS}},
author={D. Halupka and S. Huda and W. Song and A. Sheikholeslami and K. Tsunoda and C. Yoshida and M. Aoki},
booktitle={Proceedings of ISSCC},
year={2010}
}

@InProceedings{saitomiura10,
title={{A 2Gb/s 1.8pJ/b/chip Inductive-Coupling Through-Chip Bus for 128-Die NAND-Flash Memory Stacking}},
author={M. Saito and others},
booktitle={Proceedings of ISSCC},
year={2010}
}

@InProceedings{wuuweiss05,
title={{The Asynchronous 24MB On-Chip Level-3 Cache for a Dual-Core Itanium-Family Processor}},
author={J. Wuu and D. Weiss and others},
booktitle={Proceedings of ISSCC},
year={2005}
}


@InProceedings{shintam10,
title={{A 40nm 16-Core 128-Thread CMT SPARC SoC Processor}},
author={J. Shin and others},
booktitle={Proceedings of ISSCC},
year={2010}
}

@InProceedings{kangchung09,
title={{8Gb 3D DDR DRAM Using Through-Silicon-Via Technology}},
author={U. Kang and others},
booktitle={Proceedings of ISSCC},
year={2009}
}




@InProceedings{lixi09,
title={{Thermal-Assisted Spin Torque Transfer Memory (STT-RAM) Cell Design Exploration}},
author={H. Li and H. Xi and Y. Chen and J. Stricklin and X. Wang and T. Zhang},
booktitle={Proceedings of ISVLSI},
year={2009}
}

@InProceedings{dongxie10,
title={{Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support}},
author={X. Dong and Y. Xie and N. Muralimanohar and N. Jouppi},
booktitle={Proceedings of SC},
year={2010}
}

@InProceedings{dongwu08,
title={{Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement}},
author={X. Dong and X. Wu and G. Sun and Y. Xie and H. Li and Y. Chen},
booktitle={Proceedings of DAC},
year={2008}
}

@InProceedings{wuli09,
title={{Hybrid Cache Architecture with Disparate Memory Technologies}},
author={X. Wu and J. Li and L. Zhang and E. Speight and R. Rajamony and Y. Xie},
booktitle={Proceedings of ISCA},
year={2009}
}

@InProceedings{beamersun10,
title={{Re-Architecting DRAM Memory Systems with Monolithically Integrated Silicon Photonics}},
author={S. Beamer and others},
booktitle={Proceedings of ISCA},
year={2010}
}

@InProceedings{miyoshilefurgy02,
title={{Critical Power Slope: Understanding the Runtime Effects of Frequency Scaling}},
author={A. Miyoshi and C. Lefurgy and others},
booktitle={Proceedings of ICS},
year={2002}
}


@InProceedings{xudu09,
title={{A Low-Radix and Low-Diameter 3D Interconnection Network Design}},
author={Y. Xu and Y. Du and B. Zhao and X. Zhou and Y. Zhang and J. Yang},
booktitle={Proceedings of HPCA},
year={2009}
}

@InProceedings{zhaodu09,
title={{Variation-Tolerant Non-Uniform 3D Cache Management in Die Stacked Multicore Processor}},
author={B. Zhao and Y. Du and Y. Zhang and J. Yang},
booktitle={Proceedings of MICRO},
year={2009}
}

@InProceedings{sundong09,
title={{A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs}},
author={G. Sun and X. Dong and Y. Xie and J. Li and Y. Chen},
booktitle={Proceedings of HPCA},
year={2009}
}

@InProceedings{zhouzhao09a,
title={{Energy Reduction for STT-RAM Using Early Write Termination}},
author={P. Zhou and B. Zhao and J. Yang and Y. Zhang},
booktitle={Proceedings of ICCAD},
year={2009}
}


@InProceedings{iyermarculescu02,
title={{Power Efficiency of Multiple Clock Multiple Voltage Cores}},
author={A. Iyer and D. Marculescu},
booktitle={Proceedings of ICCAD},
year={2002}
}


@InProceedings{yanglee07,
title={{A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme}},
author={B.-D. Yang and J.-E. Lee and J.-S. Kim and J. Cho and S.-Y. Lee and B.-G. Yu},
booktitle={Proceedings of ISCAS},
year={2007}
}


@InProceedings{lindai09,
title={{An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective}},
author={J. Li and P. Ndai and A. Goel and H. Liu and K. Roy},
booktitle={Proceedings of ASP-DAC},
year={2009}
}

@Article{chatterjeerasquinha10,
  title = {{A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective}},
  author = {S. Chatterjee and M. Rasquinha and S. Yalamanchili and S. Mukhopadhyay},
  journal = {IEEE Transactions on VLSI},
  volume = {PP},
  number = {99},
  year = {2010}
}

@Article{lindai09a,
  title = {{Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective}},
  author = {J. Li and P. Ndai and A. Goel and S. Salahuddin and K. Roy},
  journal = {IEEE Transactions on VLSI},
  volume = {PP},
  number = {99},
  year = {2009}
}

@Article{wangchen09,
  title = {{Spin Torque Random Access Memory down to 22nm Technology}},
  author = {X. Wang and Y. Chen and H. Li and D. Dimitrov and H. Liu},
  journal = {IEEE Transactions on Magnetics},
  volume = {44},
  number = {11},
  year = {2009}
}

@Article{xusun09,
  title = {{Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)}},
  author = {W. Xu and H. Sun and X. Wang and Y. Chen and T. Zhang},
  journal = {IEEE Transactions on VLSI},
  volume = {PP},
  number = {99},
  year = {2009}
}

@Article{ovshinsky68,
  title = {{Reversible Electrical Switching Phenomena in Disordered Structures}},
  author = {S. R. Ovshinsky},
  journal = {Phys. Rev. Lett.},
  volume = {21},
  number = {20},
  pages = {1450--1453},
  year = {1968},
  publisher = {American Physical Society}
}

@article{raouxburr08,
 author = {S. Raoux and G. W. Burr and M. J. Breitwisch and C. T. Rettner and Y.-C. Chen and R. M. Shelby and M. Salinga and D. Krebs and S.-H. Chen and H.-L. Lung and C. H. Lam},
 title = {{Phase-Change Random Access Memory: A Scalable Technology}},
 journal = {IBM J. Res. Dev.},
 volume = {52},
 number = {4},
 year = {2008},
 publisher = {IBM Corp.}
 }

@InProceedings{pirovanolacaita03,
title={{Scaling Analysis of Phase-Change Memory Technology}},
author={A. Pirovano and A. L. Lacaita and A. Benvenuti and F. Pellizzer and S. Hudgens and R. Bez},
booktitle={Electron Devices Meeting (IEDM)},
year={2003}
}

@MISC{burrbreitwisch10,
  author = {G. W. Burr and M. J. Breitwisch and M. Franceschini and D. Garetto and K. Gopalakrishnan and B. Jackson and B. Kurdi and C. Lam and L. A. Lastras and A. Padilla and B. Rajendran and S. Raoux and R. S. Shenoy},
  title = {{Phase Change Memory Technology}},
  note = {http://arxiv.org/abs/1001.1164v1},
  year = {2010}
}

@InProceedings{qureshifranceschini10,
  author = {M. Qureshi and M. Franceschini and L. Lastras},
  title = {{Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing}},
  year = {2010},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{cholee09,
  title = {{Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy, and Endurance}},
  author = {S. Cho and H. Lee},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}


@inProceedings{semeraroalbonesi02,
  title = {{Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture}},
  author = {G. Semeraro and others},
  year = {2002},
  booktitle = {Proceedings of MICRO}
}


@inProceedings{jaleelmattina06,
  title = {{Last Level Cache (LLC) Performance of Data Mining Workloads on a CMP -- A Case Study of Parallel Bioinformatics Workloads}},
  author = {A. Jaleel and M. Mattina and B. Jacob},
  year = {2006},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{ganeshjaleel07,
  title = {{Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads, and Scaling}},
  author = {B. Ganesh and A. Jaleel and D. Wang and B. Jacob},
  year = {2007},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{zhouzhao09,
  title = {{A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology}},
  author = {P. Zhou and B. Zhao and J. Yang and Y. Zhang},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{zhangli09b,
  title = {{Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems}},
  author = {W. Zhang and T. Li},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{zhangli09a,
  title = {{Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures}},
  author = {W. Zhang and T. Li},
  year = {2009},
  booktitle = {Proceedings of PACT}
}

@inProceedings{abbotthar94,
  title = {{Durable Memory RS/6000 System Design}},
  author = {M. Abbott and D. Har and L. Herger and M. Kauffmann and K. Mak and J. Murdock and C. Schulz and T. B. Smith and B. Tremaine and D. Yeh and L Wong},
  year = {1994},
  booktitle = {Proceedings of International Symposium on Fault-Tolerant Computing}
}

@inProceedings{dongmuralimanohar09,
  title = {{Leveraging 3D PCRAM Technologies to Reduce Checkpoint Overhead in Future Exascale Systems}},
  author = {X. Dong and N. Muralimanohar and N. Jouppi and R. Kaufmann and Y. Xie},
  year = {2009},
  booktitle = {Proceedings of SC}
}

@inProceedings{kimpapamichael10,
  title = {{Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior}},
  author = {Y. Kim and M. Papamichael and O. Mutlu and M. Harchol-Balter},
  year = {2010},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{leeipek09,
  title = {{Architecting Phase Change Memory as a Scalable DRAM Alternative}},
  author = {B. Lee and E. Ipek and O. Mutlu and D. Burger},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{qureshisrinivasan09,
  title = {{Scalable High Performance Main Memory System Using Phase-Change Memory Technology}},
  author = {M. Qureshi and V. Srinivasan and J. Rivers},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{hwanglee05,
  title = {{20nm-Gate Bulk-FinFET SONOS Flash}},
  author = {J.-R. Hwang and T.-L Lee and H.-C. Ma and  T.-C. Lee and  T.-H. Chung and  B.-C. Perng and  J.-W. Hsu and  M.-Y. Lee and  C.-Y. Ting and  C.-C. Huang and  J.-H. Wang and  J.-H. Shieh and  F.-L. Yang},
  year = {2005},
  booktitle = {Proceedings of IEDM}
}

@Misc{ibmopteronstudy,
  title = {{Performance of the AMD Opteron LS21 for IBM BladeCenter}}, 
  howpublished = "\url{ftp://ftp.software.ibm.com/eserver/benchmarks/wp_ls21_081506.pdf}"}

@Misc{numonyx_product1,
  title = {{Micron Omneo P5Q Phase Change Memory }},
  note = {http://numonyx.com/en-US/MemoryProducts/PCM/Pages/P5Q.aspx}
}

@Misc{samsung_product1,
  title = {{Samsung 512 megabit PRAM in Multi Chip Package }},
  howpublished = "\url{http://www.samsung.com/us/business/semiconductor/newsView.do?news_id=1149}"}

@Misc{seamicro-sm10000,
  title = {{SeaMicro SM10000-64HD High Density, Low Power Server}},
  howpublished = "\url{http://www.seamicro.com/sites/default/files/SM10000-64HD_DataSheet.pdf}"}

@Misc{seamicro,
  title = {{SeaMicro Servers}},
  howpublished = "\url{http://www.seamicro.com}"}

@Misc{avoton12,
  title = {{Intel's Next-Gen Atom "Avoton" Chip for Micro-Servers to Feature Eight Cores, New Memory Controller}},
  howpublished = "\url{http://www.xbitlabs.com/news/cpu/display/20121016235425_Intel_s_Next_Gen_Atom_Avoton_Chip_for_Micro_Servers_to_Feature_Eight_Cores_New_Memory_Controller_Media.html}"}

@Misc{calxeda,
  title = {{Calxeda Servers}},
  howpublished = "\url{http://www.calxeda.com}"}

@Misc{calxeda-ecx1000,
  title = {{Calxeda EnergyCore ECX-1000 Series}},
  howpublished = "\url{http://www.calxeda.com/wp-content/uploads/2012/06/ECX1000-Product-Brief-612.pdf}"}

@Misc{appliedmicro-xgene,
  title = {{Applied Micro X-Gene}},
  howpublished = "\url{http://www.apm.com/global/x-gene/docs/AappliedMicro_ARM.pdf}"}



@Misc{numonyxwp,
  title = {{The basics of phase change memory technology}}, 
  note = {http://www.numonyx.com/Documents/WhitePapers/PCM\_Basics\_WP.pdf}}


@Misc{hpmemorywhitepaper,
  title = {{HP Advanced Memory Protection Technologies - Technology Brief}}, 
  note = {http://www.hp.com}}

@Misc{hpscrubbing,
  title = {{Advanced Memory Protection for HP ProLiant 300 Series G4 Servers}}, 
  howpublished = "\url{http://goo.gl/M2Mqa}"
}

% note = {http://h10032.www1.hp.com/ctg/Manual/c00218059.pdf}}


@Misc{hpfbdimmbrief,
  title = {{Fully-Buffered DIMM Technology in HP ProLiant Servers - Technology Brief}}, 
  note = {http://www.hp.com}}


@Misc{flashmemsummit,
  author = {F. Tabrizi},
  title = {{Non-volatile STT-RAM: A True Universal Memory}}, 
  howpublished = "\url{http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2009/20090813\_ThursPlenary\_Tabrizi.pdf}"}
  
@Misc{ovonyxpresent,
  title =  {{Ovonic Unified Memory}}, 
  note = {{{\tt http://ovonyx.com/technology/technology.pdf}}}}


  
%% end pcram-refs

@inProceedings{qureshi09,
  title = {{Adaptive Spill-Receive for Robust High-Performance Caching in CMPs}},
  author = {M. K. Qureshi},
  year = {2009},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{weber00,
  title = {{Enabling reuse via an IP core-centric communications protocol: Open Core Protocol}},
  author = {W. Weber},
  booktitle = {Proceedings of IP 2000 System-on-Chip Conference},
  year = {2000}
}

@Book{barrosoholzle09,
  author = {L. Barroso and U. Holzle},
  title = {{The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines}},
  publisher = {{Morgan \& Claypool}},
  year = {2009}
}

@article{barroso05,
 author = {L. Barroso},
 title = {{The Price of Performance}},
 journal = {Queue},
 volume = {3},
 number = {7},
 year = {2005},
 pages = {48--53},
 publisher = {ACM},
 }

@Misc{hpproliant,
  title = {{HP ProLiant Server Memory}},
  note = {\url{http://h18000.www1.hp.com/products/servers/technology/memoryprotection.html}}}

@Misc{tidsp,
  title = {{TMS320C621x/C671x DSP Two Level Internal Memory Reference Guide}}, 
  note = {{http://focus.ti.com/docs/apps/catalog/resources/appnoteabstract.jhtml?abstractName=spru609b}}}

@Misc{vsia22,
  title = {{Virtual Component Interface Standard. OCB 2 2.0}}, 
  note = {{http://www.vsi.org/documents/vsiadocuments.htm}}}

@Misc{armcortexa5,
  title = {{Cortex-A5 Processor}},
  howpublished = {\url{http://www.arm.com/products/processors/cortex-a/cortex-a5.php}}
}

@Misc{armcortexa9,
  title = {{The ARM Cortex-A9 Processors}}, 
  note = {{http://www.arm.com/pdfs/ARMCortexA-9Processors.pdf}}}

  
@Misc{flashmemwikipedia,
  title =  {{Flash Memory}}, 
  note = {{{\tt http://en.wikipedia.org/wiki/Flash\_memory}}}}

@Misc{samsungflashssd,
  title =  {{Samsung Flash SSD}}, 
  note = {{http://www.samsung.com/global/business/semiconductor/products/flash/Products\_FlashSSD.html}}}


  
@Misc{amd_pmu,
  author = {{AMD Inc.}},
  title =  {{BIOS and Kernel Developer's Guide for AMD Athlon 64 and AMD Opteron Processors, Retrieved Oct. 2009}}
}

@Misc{intel_xeon,
  author = {{Intel Corporation}},
  title = {{Intel Xeon Processor 5500 Series}},
  note = {{http://www.intel.com/Assets/en\_US/PDF/datasheet/321322.pdf}}}
  
@Misc{intel_pmu,
  author = {{Intel Corporation}},
  title = {{Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B: System Programming Guide, Part 2, Retrieved Oct. 2009}}
}

@Misc{openmp,
  title = {{The OpenMP API specification for parallel programming}},
  note = {http://openmp.org/wp/}
}

@Misc{myrinet,
  title = {{Myrinet Overview}},
  note = {{http://www.myri.com/myrinet/overview/}}}

@Misc{myrinet_spec,
  author = {VSO},
  title = {{Myrinet-on-VME Protocol Specification Draft Standard}},
  note = {http://www.myri.com/open-specs/myri-vme-d11.pdf}}

@Misc{infiniband,
  title = {{Infiniband Trade Association}},
  note = {http://www.infinibandta.org/index.php}}

@Misc{cuda,
  author={NVIDIA},	
  title = {{Compute Unified Device Architecture}},
  note = {{http://www.nvidia.com/object/cuda\_what\_is.html}}}

@Misc{upc,
  title = {{Berkeley - Unified Parallel C}},
  note = {http://upc.lbl.gov/}
}

@Misc{stream_benchmark,
  title = {{STREAM - Sustainable Memory Bandwidth in High Performance Computers}},
  note = {http://www.cs.virginia.edu/stream/}
}


@Misc{hpmpi,
  title = {{HP MPI}},
  note = {http://h21007.www2.hp.com/portal/site/dspp/menuitem.863c3e4cbcdc3f3515b49c108973a801/?ciid=a308a8ea6ce02110a8ea6ce02110275d6e10RCRD}
}

@Misc{intelmpi,
  title = {{Intel MPI library 3.2 }},
  note = {http://software.intel.com/en-us/intel-mpi-library/}
}

@Misc{sgimpi,
  title = {{SGI message passing toolkit}},
  note = {http://www.sgi.com/products/software/mpt/}
}
	
@Misc{mpich2,
  title = {{MPICH2}},
    note = {http://www.mcs.anl.gov/research/projects/mpich2/index.php}
}

@inProceedings{burnsdaoud94,
  author       = {G. Burns and R. Daoud and J. Vaigl},
  title        = {{LAM}: {A}n {O}pen {C}luster {E}nvironment for {MPI}},
  booktitle    = {Proceedings of Supercomputing Symposium},
  pages        = {379--386},
  year         = {1994},
  url          = {{\tt http://www.lam-mpi.org/download/files/lam-papers.tar.gz}}
}

@inProceedings{zhoupandey04,
  author       = {P. Burns and others},
  title        = {{Dynamic Tracking of Page Miss Ratio Curve for Memory Management}},
  booktitle    = {Proceedings of ASPLOS},
  year         = {2004},
}

@inProceedings{isenjohn09,
  author       = {C. Isen and L. John},
  title        = {{ESKIMO - Energy Savings Using Semantic Knowledge of Inconsequential Memory Occupancy of DRAM subsystem}},
  booktitle    = {Proceedings of MICRO},
  year         = {2009}
}

@inProceedings{yoonicolescu01,
  author       = {S. Yoo and G. Nicolescu and D. Lyonnard and A. Baghdadi and A. Jerraya},
  title        = {{A generic wrapper architecture for multi-processor SoC cosimulation and design}},
  booktitle    = {Proceedings of International Conference on Hardware Software Codesign},
  year         = {2001}
}

@inProceedings{shaodavis07,
  author       = {J. Shao and B. Davis},
  title        = {{A Burst Scheduling Access Reordering Mechanism}},
  booktitle    = {Proceedings of HPCA},
  year         = {2007}
}

@inProceedings{bivensdube10,
  author       = {A. Bivens and P. Dube and M. Franceschini and J.
Karidis and L. Lastras and M. Tsao},
  title        = {{Architectural Design For Next Generation
Heterogeneous Memory Systems}},
  booktitle    = {Proceedings of IEEE International Memory Workshop},
  year         = {2010}
}


@inProceedings{balajichan08,
  author       = {P. Balaji and A. Chan and W. Gropp and R. Thakur and E. Lusk},
  title        = {{Non-data-communication Overheads in MPI: Analysis on Blue Gene/P}},
  booktitle    = {Proceedings of Euro PVM/MPI},
  year         = {2008}
}

@inProceedings{buzzardjacobson96,
  author       = {G. Buzzard and D. Jacobson and M. Mackey and S. Marovich and J. Wilkes},
  title        = {{An implementation of the Hamlyn sender-managed interface architecture}},
  booktitle    = {Proceedings of OSDI},
  year         = {1996}
}

@inProceedings{delaluzkandemir01,
  author       = {V. Delaluz and others},
  title        = {{DRAM Energy Management Using Software and Hardware Directed Power Mode Control}},
  booktitle    = {Proceedings of HPCA},
  year         = {2001}
}

@inProceedings{delaluzsivasubramaniam02,
  author       = {V. Delaluz and others} ,
  title        = {{Scheduler-based DRAM Energy Management}},
  booktitle    = {Proceedings of DAC},
  year         = {2002}
}


@inProceedings{pandeyjiang06,
  author       = {V. Pandey and W. Jiang and Y. Zhou and R. Bianchini},
  title        = {{DMA-Aware Memory Energy Management}},
  booktitle    = {Proceedings of HPCA},
  year         = {2006}
}

@inproceedings{rogerskrishna09,
 author = {B. Rogers and others},
 title = {{Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling}},
 booktitle = {Proceedings of ISCA},
 year = {2009}
}

@inProceedings{grahamshipman06,
  author = 	 {R. Graham and G.  Shipman and B. Barrett and R. Castain and G. Bosilca and A. Lumsdaine},
  title = 	 {Open {MPI}: A High-Performance, Heterogeneous {MPI}},
  booktitle =    {Proceedings of the Fifth International Workshop on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks},
  year = 	 2006,
} 

@inproceedings{dasozisikylmaz08,
 author = {A. Das and B. Ozisikylmaz and S. Ozdemir and G. Memik and J. Zambreno and A. Choudhary},
 title = {{Evaluating the Effects of Cache Redundancy on Profit}},
 booktitle = {Proceedings of MICRO},
 year = {2008}
}

@inproceedings{liumemik08,
 author = {S. Liu and O. Memik and Y. Zhang and G. Memik},
 title = {{An Approach for Adaptive DRAM Temperature and Power Management}},
 booktitle = {Proceedings of ICS},
 year = {2008}
}

@inproceedings{hukaxiras02,
 author = {Z. Hu and S. Kaxiras and M. Martonosi},
 title = {{Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior}},
 booktitle = {Proceedings of ISCA},
 year = {2002}
}

@inproceedings{liuleung11,
 author = {S. Liu and B. Leung and A. Neckar and S. Memik and G.
Memik and N. Hardavellas},
 title = {{Hardware/Software Techniques for DRAM Thermal Management}},
 booktitle = {Proceedings of HPCA},
 year = {2011}
}

@inproceedings{hukaxiras03,
 author = {Z. Hu and S. Kaxiras and M. Martonosi},
 title = {{Timekeeping Techniques for Predicting and Optimizing Memory Behavior}},
 booktitle = {Proceedings of ISSCC},
 year = {2003}
}

@inproceedings{rafiquelim07,
 author = {N. Rafique and W. Lim and M. Thottethodi},
 title = {{Effective Management of DRAM Bandwidth in Multicore Processors}},
 booktitle = {Proceedings of PACT},
 year = {2007}
}

@Misc{IBM_vm,
  author = {{IBM Corporation}},
  title = {{IBM: z/VM Operating System}}
}

@Misc{dean09,
  author = {J. Dean},
  title = {{Large-Scale Distributed Systems at Google: Current Systems and Future Directions}},
  howpublished = {{Keynote at Workshop on Large-Scale Distributed Systems and Middleware}}, 
  year = {2009, Retrieved Oct. 2009}
}

@Misc{keckler11,
 author = {S. Keckler},
 title = {{Life After Dennard and How I Learned to Love the Picojoule}},
 howpublished = {{Keynote at MICRO}},
 year = {2011}
}

@article{garciamolinasalem92,
 author = "H. Garcia-Molina and K. Salem",
 title = {{Main Memory Database Systems: An Overview}},
 journal = "IEEE Transactions on Knowledge and Data Engineering",
 volume = "4",
 number = "6",
 year = "1992"
}

@inproceedings{thatte86,
  author= "S. M. Thatte",
  title = {{Persistent Memory: A Storage Architecture for Object-Oriented Database Systems}},
  booktitle = "{Proceedings of the International Workshop on Object-Oriented Database Systems}",
  month = "September",
  year="1986" }

@inproceedings{padalashin07,
 author = {P. Padala and K. G. Shin and X. Zhu and M. Uysal and Z. Wang and S. Singhal and A. Merchant and K. Salem},
 title = {{Adaptive Control of Virtualized Resources in Utility Computing Environments}},
 booktitle = {Proceeding of EuroSys},
 year = {2007}
 }


@inproceedings{srikantaiahkansal08,
    author = {S. Srikantaiah and A. Kansal and F. Zhao},
    booktitle = {Proceedings of HotPower - Workshop on Power Aware Computing and Systems},
    title = {Energy Aware Consolidation for Cloud Computing},
    year = {2008}
}

@MISC{amazon_cloudwatch,
author = {{AWS}},
title = {{Amazon CloudWatch, Retrieved Oct. 2009}}
}

@MISC{vmware_vCenter,
author = {{VMware Inc.}},
title = {{VMware vCenter, Retrieved Oct. 2009}}
}

@MISC{IBM_sys_director,
author = {{IBM Corporation}},
title = {{IBM Systems Director, Retrieved Oct. 2009}}
}


@inproceedings{khannabeaty06,
    author = {G. Khanna and K. Beaty and G. Kar and A. Kochut},
    title = {{Application Performance Management in Virtualized Server Environments}},
    booktitle = {Proceedings of Network Operations and Management Symposium},
    year = {2006}
}


@inproceedings{hackinghudzia09,
 author = {S. Hacking and B. Hudzia},
 title = {{Improving the Live Migration Process of Large Enterprise Applications}},
 booktitle = {Proceedings of Workshop on Virtualization Technologies in Distributed Computing},
 year = {2009},
 }

@inproceedings{wangmueller08,
 author = {C. Wang and F. Mueller and C. Engelmann and S. L. Scott},
 title = {{Proactive Process-Level Live Migration in HPC Environments}},
 booktitle = {Proceedings of Supercomputing},
 year = {2008}
}

@article{lefurgyrajamani03,
 author = {C. Lefurgy and others},
 title = {{Energy management for commercial servers.}},
 journal = {IEEE Computer},
 volume = {36},
 number = {2},
 year = {2003},
 pages = {39--48}
}


@article{bellgray06,
 author = {G. Bell and J. Gray and A. Szalay},
 title = {{Petascale Computational Systems}},
 journal = {IEEE Computer},
 month = {January},
 year = {2006}
}






@article{smith88,
 author = {J. Smith},
 title = {{A Survey of Process Migration Mechanisms}},
 journal = {SIGOPS Operating Systems Review},
 volume = {22},
 number = {3},
 year = {1988},
 pages = {28--40}
 }

@article{milojicicdouglis00,
 author = {D. Milo\'{\j}i\v{c}i\'{c} and F. Douglis and Y. Paindaveine and R. Wheeler and S. Zhou},
 title = {{Process Migration}},
 journal = {ACM Computing Surveys},
 volume = {32},
 number = {3},
 year = {2000}
 }

@misc{argawalhayes10,
author = {K. Argawal and J. Hayes},
title = {{Method and Apparatus for Measuring Statistics of DRAM Parameters with Minimum Perturbation to Cell Layout and Environment}},
note ={{United States Patent, Number US 7,768,814 B2}},
year={2010}
}

@misc{kostylevczubatyj04,
author = {A. Kostylev and W. Czubatyj},
title = {{Method of Eliminating Drift in Phase-Change Memory}},
note ={{United States Patent Application, Number US 2004/0228159 A1 }},
year={2004}
}

@misc{mcdougall07,
author = {R. McDougall},
title = {{Ten Reasons Why Oracle Databases Run Best on VMware}},
note ={{VMware Blogs}},
howpublished =
  "\url{http://blogs.vmware.com/performance/2007/11/ten-reasons-why.html}"},
year={2007}
}

@misc{larus08,
author = {J. Larus},
title = {{Spending Moore's Dividend}},
howpublished ={{Microsoft Research Tech Report MSR-TR-2008-69}},
year={2008}
}


@misc{borkenhagenvanderpool04,
author = {J. Borkenhagen and B. Vanderpool},
title = {{Read Prediction Algorithm to Provide Low Latency Reads with
SDRAM Cache}},
note ={{United States Patent Application, Number US 2004/6801982 A1 }},
year={2004}
}


@misc{jeongkang08,
author = {C-W. Jeong and D-H kang and H-J Kim and S-P Ko and D-W Lim},
title = {{Multiple Level Cell Phase-Change Memory Devices Having Controlled Resistance Drift Parameter, Memory Systems Employing Such Devices and Methods of Reading Memory Devices}},
note ={{United States Patent Application, Number US 2008/0316804 A1 }},
year={2008}
}

@misc{fanning03,
author = {B. Fanning},
title = {{Method for Dynamically Adjusting a Memory System Paging Policy}},
note ={{United States Patent, Number 6604186-B1}},
year={2003}
}

@misc{nerlpomaranski07,
author = {J. Nerl and others},
title = {{System and Method for Controlling Application of an Error Correction Code (ECC) Algorithm in a Memory Subsystem}},
note ={{United States Patent, Number 7308638}},
year={2007}
}

@misc{la02,
author = {O. La},
title = {{SDRAM having posted CAS function of JEDEC standard}},
note ={{United States Patent, Number 6483769}},
year={2002}
}

@misc{kahnwilcox04,
author = {O. Kahn and J. Wilcox},
title = {{Method for Dynamically Adjusting a Memory Page Closing Policy}},
note ={{United States Patent, Number 6799241-B2}},
year ={2004}
}

@misc{rokicki02,
author = {T. Rokicki},
title = {{Method and Computer System for Speculatively Closing Pages in Memory}},
note ={{United States Patent, Number 6389514-B1}},
year ={2002}
}

@misc{sandermadrid05,
author = {B. Sander and P. Madrid and G. Samus},
title = {{Dynamic Idle Counter Threshold Value for Use in Memory Paging Policy}},
note ={{United States Patent, Number 6976122-B1}},
year = {2005}
}

@MISC{perfmon2,
title = {{Perfmon2 Project Homepage}},
note ={{http://perfmon2.sourceforge.net/}}
}

@MISC{amd_VM_migration,
author = {{AMD Inc.}},
title = {{Live Migration with AMD-V Extended Migration Technology, Retrieved Oct. 2009}}
}

@inproceedings{clarkfraser05,
 author = {C. Clark and K. Fraser and S. Hand and J. G. Hansen and E. Jul and C. Limpach and I. Pratt and A. Warfield},
 title = {{Live Migration of Virtual Machines}},
 booktitle = {Proceedings of NSDI},
 year = {2005},
 }

@MISC{vmware_vMotion,
author = {{VMware Inc.}},
title = {{VMware VMotion, Retrieved Oct. 2009}}
}

@MISC{vmware_hypervisor_performance,
author = {{VMware Inc.}},
title = {{A Performance Comparison of Hypervisors, Retrieved Oct. 2009}}
}

@inproceedings{barhamdragovic03,
 author = {P. Barham and B. Dragovic and K. Fraser and S. Hand and T. Harris and A. Ho and R. Neugebauer and I. Pratt and A. Warfield},
 title = {{Xen and the Art of Virtualization}},
 booktitle = {Proceedings of SOSP},
 year = {2003},
 }

@InProceedings{lukcohn05,
  author = {C. K. Luk and R. Cohn and R. Muth and H. Patil and A. Klauser and 
G. Lowney and S. Wallace and V. J. Reddi and K. Hazelwood},
  title = {{Pin: Building Customized Program Analysis Tools with Dynamic 
Instrumentation}},
  booktitle = {Proceedings of PLDI},
  year = {2005},
}

@MISC{sparcV9,
  TITLE = {{The SPARC Architecture Manual Version 9}},
  NOTE = {{http://www.sparc.org/standards/SPARCV9.pdf}}
}

@Manual{epadatacenterreport,
   TITLE = {{Report To Congress on Server and Data Center Energy Efficiency - Public Law 109-431}},
  organization= {{U.S. Environmental Protection Agency - Energy Star Program}},
  YEAR = {2007},
}

@Manual{darpaexascale,
   TITLE = {{ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems}},
   author = {P. Kogge(Editor)},
  organization= {{Defense Advanced Research Projects Agency (DARPA)}},
  YEAR = {2008},
}

@Manual{micron-personal11,
   TITLE = {{Brent Keeth, Micron, Personal Correspondence}},
  YEAR = {2011},
}

@Manual{retrac-personal11,
   TITLE = {{John Carter, IBM ARL, Personal Correspondence}},
  YEAR = {2011},
}

@Manual{samsungpersonal11,
   TITLE = {{Personal Correspondence}},
  organization= {{Samsung}},
  YEAR = {2011},
}

@Manual{carterpersonal,
   TITLE = {{Personal Correspondence}},
  organization= {{John Carter, IBM Power Aware Systems}},
  YEAR = {2011},
}

@Manual{hpissbcspersonal,
   TITLE = {{Personal Correspondence}},
  organization= {{HP Industry Standard Server Group and HP Business Critical Server Group}},
  YEAR = {2011},
}

@Manual{keethpersonal,
   TITLE = {{Personal Correspondence}},
  organization= {{Brent Keeth, Micron Inc.}},
  YEAR = {2010},
}

@Manual{rayhppersonal,
   TITLE = {{Personal Correspondence}},
  organization= {{Raymond G. Beausoleil, HP Labs}},
  YEAR = {2010},
}

@Manual{benedictpersonal,
   TITLE = {{Personal Correspondence}},
  organization= {{Melvin Benedict, Industry Standard Server Group, HP}},
  YEAR = {2010},
}

@Manual{horowitzpersonal,
   TITLE = {{Personal Correspondence}},
  organization= {{Mark Horowitz, Stanford University}},
  YEAR = {2010},
}



@CONFERENCE{jeongdubois03,
        AUTHOR={J. Jeong and M. Dubois},
        TITLE={{Cost-Sensitive Cache Replacement Algorithms}},
        BOOKTITLE={Proceedings of HPCA},
        YEAR={2003}
}

@CONFERENCE{jeongdubois99,
        AUTHOR={J. Jeong and M. Dubois},
        TITLE={{Optimal Replacements in Caches with Two Miss Costs}},
        BOOKTITLE={Proceedings of SPAA},
        YEAR={1999}
}

@CONFERENCE{wongbaer00,
        AUTHOR={W. Wong and J. Baer},
        TITLE={{Modified LRU Policies for Improving Second-Level Cache Behavior}},
        BOOKTITLE={Proceedings of HPCA},
        YEAR={2000}
}

@CONFERENCE{srikantaiahkultursay11,
        AUTHOR={S. Srikantaiah and E. Kultursay and T. Zhang and M. Kandemir and M. Irwin and Y. Xie},
        TITLE={{MorphCache: A Reconfigurable Adaptive Multi-Level Cache Hierarchy for CMPs}},
        BOOKTITLE={Proceedings of HPCA},
        YEAR={2011}
}

@CONFERENCE{srikantaiahdas09,
        AUTHOR={S. Srikantaiah and R. Das and A. Mishra and C. Das and M. Kandemir},
        TITLE={{A Case for Integrated Processor-Cache Partitioning in Chip Multiprocessors}},
        BOOKTITLE={Proceedings of Supercomputing},
        YEAR={2009}
}

@CONFERENCE{srikantaiahkandemir09,
        AUTHOR={S. Srikantaiah and M. Kandemir and Q. Wang},
        TITLE={{SHARP Control: Controlled Shared Cache Management in Chip Multiprocessors}},
        BOOKTITLE={Proceedings of MICRO},
        YEAR={2009}
}

@CONFERENCE{srikantaiahkandemir08,
        AUTHOR={S. Srikantaiah and M. Kandemir and M. Irwin},
        TITLE={{Adaptive Set Pinning: Managing Shared Caches in Chip Multiprocessors}},
        BOOKTITLE={Proceedings of ASPLOS},
        YEAR={2008}
}

@CONFERENCE{hsureinhardt06,
        AUTHOR={L. Hsu and S. Reinhardt and R. Iyer and S. Makineni},
        TITLE={{Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource}},
        BOOKTITLE={Proceedings of PACT},
        YEAR={2006}
}

@CONFERENCE{huntlarus07,
        AUTHOR={G. Hunt and J. Larus},
        TITLE={{Singularity: rethinking the software stack}},
        BOOKTITLE={Operating Systems Review},
	MONTH={April},
        YEAR={2007}
}


@CONFERENCE{baumannbarham09,
        AUTHOR={A. Baumann and P. Barham and P. Dagand and T. Harris and R. Isaacs and S. Peter and T. Roscoe and A. Schupbach and A. Singhania},
        TITLE={{The Multikernel: A new OS architecture for scalable multicore systems}},
        BOOKTITLE={Proceedings of SOSP},
	MONTH={October},
        YEAR={2009}}


@inproceedings{guptabalter09,
 author = {V. Gupta and M. Harchol-Balter},
 title = {{Self-Adaptive Admission Control Policies For Resource-Sharing Systems}},
 booktitle = {Proceedings of SIGMETRICS},
 year = {2009}
 }

@Misc{iyerillikkal09,
  author = {R. Iyer and R. Illikkal and L. Zhao and and D. Newell and J. Moses},
  title = {{Virtual Platform Architectures: A Framework for Efficient Resource 
Metering in Datacenter Servers}},
  howpublished = {Poster Session at SIGMETRICS},
  year = {2009}
}

@inproceedings{linzheng07b,
 author = {J. Lin and H. Zheng and Z. Zhu and Z. Zhang and H. David}, 
 title = {{DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving}},
 booktitle = {Proceedings of ISPASS},
 year = {2007}
 }

@inproceedings{linzheng08,
 author = {J. Lin and H. Zheng and Z. Zhu and E. Gorbatov and H. David and Z.
	 Zhang},
 title = {{Software Thermal Management of DRAM Memory for Multi-core Systems}},
 booktitle = {Proceedings of SIGMETRICS},
 year = {2008}
 }


@inproceedings{natarajanchristenson04,
 author = {C. Natarajan and others},
 title = {{A Study of Performance Impact of Memory Controller Features in
	 Multi-Processor Environment}},
 booktitle = {Proceedings of WMPI},
 year = {2004}
 }


@inproceedings{kimchandra04,
 author = {S. Kim and D. Chandra and Y. Solihin},
 title = {{Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture}},
 booktitle = {Proceedings PACT},
 year = {2004}
 }

@inproceedings{nesbitsmith04,
 author = {K. Nesbit and J. E. Smith},
 title = {{Data Cache Prefetching Using a Global History Buffer}},
 booktitle = {Proceedings HPCA},
 year = {2004}
 }

@inproceedings{nesbitlaudon07,
 author = {K. Nesbit and J. Laudon and J. E. Smith},
 title = {{Virtual private caches}},
 booktitle = {Proceedings ISCA},
 year = {2007}
 }

@inproceedings{akessongoossens07,
 author = {B. Akesson and K. Goossens and M. Ringhofer},
 title = {{Predator: A Predictable SDRAM Memory Controller}},
 booktitle = {Proceedings of CODES+ISSS},
 year = {2007}
 }


@inproceedings{nesbitaggarwal06,
 author = {K. J. Nesbit and N. Aggarwal and J. Laudon and J. E. Smith},
 title = {{Fair Queuing Memory Systems}},
 booktitle = {Proceedings of MICRO},
 year = {2006}
 }

@InProceedings{guosolihin07,
  author = {F. Guo and Y. Solihin and L. Zhao and R. Iyer},
  title = {{A Framework for Providing Quality of Service in Chip Multi-Processors}},
  booktitle = {Proceedings of MICRO},
  year = {2007}
}

@Book{knuth97,
  author = 	 {Donald E. Knuth},
  title = 	 {{The Art of Computer Programming: Fundamental Algorithms}},
  publisher = 	 {Addison-Wesley},
  year = 	 {1997},
  volume = 	 {1},
  edition = 	 {Third},
}

@InProceedings{moretocazorla08,
  author = 	 {M. Moreto and F. Cazorla and A. Ramirez and M. Valero},
  title = 	 {{MLP-Aware Dynamic Cache Partitioning}},
  booktitle = {Proceedings of HiPEAC},
  year = 	 {2008},
}

@InProceedings{veracazorla06,
  author = 	 {J. Vera and F. J. Cazorla and A. Pajuelo and O. J. Santana 
and E. Fernandez and M. Valero},
  title = 	 {{A Novel Evaluation Methodology to Obtain Fair Measurements 
in Multithreaded Architectures}},
  booktitle = {Workshop on Modeling Benchmarking and Simulation },
  year = 	 {2006},
}

@InProceedings{awasthishevgoor12,
  author = 	 {M. Awasthi and M. Shevgoor and K. Sudan and B. Rajendran and R. Balasubramonian and V. Srinivasan},
  title = 	 {{Efficient Scrub Mechanisms for Error-Prone Emerging Memories}},
  booktitle = {Proceedings of HPCA},
  year = 	 {2012},
}

@InProceedings{awasthishevgoor11,
  author = 	 {M. Awasthi and others},
  title = 	 {{Handling PCM Resistance Drift with Device, Circuit, Architecture, and System Solutions}},
  booktitle = {Non-Volatile Memories Workshop},
  year = 	 {2011},
}

@InProceedings{ordentlichribeiro11,
  author = 	 {E. Ordentlich and others},
  title = 	 {{Coding for Limiting Current in Memristor Crossbar Memories}},
  booktitle = {Non-Volatile Memories Workshop},
  year = 	 {2011},
}

@Misc{intel845datasheet,
  title = {{Intel 845G/845GL/845GV Chipset Datasheet: Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)}},
  organization = {Intel Corporation},
  year = 	 {2002},
  url =  {http://download.intel.com/design/chipsets/datashts/29074602.pdf},
}

@InProceedings{hurlin09,
 author = {I. Hur and C. Lin},
 title = {{Feedback Mechanisms for Improving Probabilistic Memory Prefetching}},
 booktitle = {Proceedings of HPCA},
 year = {2009},
 }

@InProceedings{hurlin06,
 author = {I. Hur and C. Lin},
 title = {{Memory Prefetching Using Adaptive Stream Detection}},
 booktitle = {Proceedings of MICRO},
 year = {2006},
 }

@InProceedings{hurlin04,
 author = {I. Hur and C. Lin},
 title = {{Adaptive History-Based Memory Schedulers}},
 booktitle = {Proceedings of MICRO},
 year = {2004},
 }

@InProceedings{hurlin08,
 author = {I. Hur and C. Lin},
 title = {{A Comprehensive Approach to DRAM Power Management}},
 booktitle = {Proceedings of HPCA},
 year = {2008},
 }


@InProceedings{alakarhuniittylahti02,
 author = {J. Alakarhu and J. Niittylahti},
 title = {{A Comparison of Precharge Policies with Modern DRAM Architectures}},
 booktitle = {Proceedings of ICECS},
 year = {2002},
 }

@InProceedings{ferdmanwenisch08,
 author = {M. Ferdman and T. Wenisch and A. Ailamaki and B. Falsafi and A. Moshovos},
 title = {{Temporal Instruction Fetch Streaming}},
 booktitle = {Proceedings of MICRO},
 year = {2008}
}

@InProceedings{wenischferdman09,
 author = {T. Wenisch and M. Ferdman and A. Ailamaki and B. Falsafi and A. Moshovos},
 title = {{Practical Off-Chip Meta-Data for Temporal Memory Streaming}},
 booktitle = {Proceedings of HPCA},
 year = {2009}
}

@InProceedings{somogyiwenisch09,
 author = {S. Somogyi and T. Wenisch and A. Ailamaki and B. Falsafi},
 title = {{Spatio-Temporal Memory Streaming}},
 booktitle = {Proceedings of ISCA},
 year = {2009}
}

@InProceedings{somogyiwenisch06,
 author = {S. Somogyi and T. Wenisch and A. Ailamaki and B. Falsafi and A. Moshovos},
 title = {{Spatial Memory Streaming}},
 booktitle = {Proceedings of ISCA},
 year = {2006}
}

@InProceedings{wenischsomogyi05,
 author = {T. Wenisch and S. Somogyi and N. Hardavellas and J. Kim and A. Ailamaki and B. Falsafi},
 title = {{Temporal Streaming of Shared Memory}},
 booktitle = {Proceedings of ISCA},
 year = {2005}
}

@InProceedings{hardavellasferdman09,
 author = {N. Hardavellas and M. Ferdman and B. Falsafi and A. Ailamaki},
 title = {{Reactive NUCA: Near-Optimal Block Placement And Replication 
In Distributed Caches}},
 booktitle = {Proceedings of ISCA},
 year = {2009},
 }

@InProceedings{ferdmanfalsafi07,
  author = {M. Ferdman and B. Falsafi},
  title = {{Last-Touch Correlated Data Streaming}},
  booktitle = {Proceedings of ISPASS},
  year = {2007},
}

@InProceedings{liuferdman08,
  author = {H. Liu and M. Ferdman and J. Huh and D. Burger},
  title = {{Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency}},
  booktitle = {Proceedings of MICRO},
  year = {2008},
}

@InProceedings{chaudhuri09b,
  author = {M. Chaudhuri},
  title = {{Pseudo-LIFO: The Foundation of a New Family of Replacement Policies for Last-level Caches}},
  booktitle = {Proceedings of MICRO},
  year = {2009},
}

@InProceedings{basukirman07,
  author = {A. Basu and N. Kirman and M. Kirman and M. Chaudhuri and J. Martinez},
  title = {{Scavenger: A New Last Level Cache Architecture with Global Block Priority}},
  booktitle = {Proceedings of MICRO},
  year = {2007},
}

@InProceedings{khanjimenez10,
  author = {S. Khan and D. Jimenez and D. Burger and B. Falsafi},
  title = {{Using Dead Blocks as a Virtual Victim Cache}},
  booktitle = {Proceedings of PACT},
  year = {2010},
}

@InProceedings{khantian10,
  author = {S. Khan and Y. Tian and D. Jimenez},
  title = {{Dead Block Replacement and Bypass with a Sampling Predictor}},
  booktitle = {Proceedings of MICRO},
  year = {2010},
}

@InProceedings{chaudhuri09,
  author = {M. Chaudhuri},
  title = {{PageNUCA: Selected Policies For Page-Grain Locality 
Management In Large Shared Chip-Multiprocessor Caches}},
  booktitle = {Proceedings of HPCA},
  year = {2009},
}

@article{kharbutlisolihin08,
 author = {M. Kharbutli and Y. Solihin},
 title = {{Counter-Based Cache Replacement and Bypassing Algorithms}},
 journal = {IEEE Trans. on Computers},
 year = {2008},
 }

@article{belady66,
 author = {L. Belady},
 title = {{A Study of Replacement Algorithms for a Virtual-Storage Computer}},
 journal = {IBM Systems Journal},
 year = {1966},
 }

@article{fangzhang00,
 author = {Z. Fang and L. Zhang and J. Carter and S. McKee and W. Hsieh},
 title = {{Online Superpage Promotion Revisited (Poster Session)}},
 journal = {SIGMETRICS Perform. Eval. Rev.},
 year = {2000},
 }

@article{navarroiyer02,
 author = {J. Navarro and S. Iyer and P. Druschel and A. Cox},
 title = {{Practical, Transparent Operating System Support For Superpages}},
 journal = {SIGOPS Oper. Syst. Rev.},
 year = {2002},
 }

@InProceedings{wallinzeffer05,
  author = 	 {D. Wallin and H. Zeffer and M. Karlsson and E. Hagersten},
  title = 	 {{VASA: A Simulator Infrastructure with Adjustable Fidelity}},
  booktitle = {Proceedings of IASTED International Conference on Parallel 
and Distributed Computing and Systems},
  year = 	 {2005}
}

@inProceedings{wangganesh05,
author = {D. Wang and others},
  title = 	 {{DRAMsim: A Memory-System Simulator}},
  year = 	 {2005},
  booktitle = {{SIGARCH Computer Architecture News}},
  month = 	 {September}
}

@Misc{scalemp,
  title = 	 {{The Versatile SMP (vSMP) Architecture and
    Solutions Based in vSMP Foundation\\}},
  organization = {{ScaleMP}},
  year = 	 {2006},
  howpublished
    ="\url{http://www.scalemp.com/prod/technology/how-does-it-work}"},
}

@Misc{hynixgddr51Gb,
  title = 	 {{Hynix GDDR5 SGRAM Part H5GQ1H24AFR Revision 1.0\\}},
  organization = {{Hynix}},
  year = 	 {2009},
  howpublished ="\url{http://http://www.hynix.com/datasheet/pdf/graphics/H5GQ1H24AFR(Rev1.0).pdf}"},
}

@Misc{micronddr31Gb,
  title = 	 {{Micron DDR3 SDRAM Part MT41J128M8\\}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2006},
  howpublished ="\url{http://download.micron.com/pdf/datasheets/dram/ddr3/1Gb_DDR3_SDRAM.pdf}"},
}

@Misc{micronddr306,
  title = 	 {{Micron DDR3 SDRAM Part MT41J512M4\\}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2006},
  howpublished = "\url{http://download.micron.com/pdf/datasheets/dram/ddr3/2Gb_DDR3_SDRAM.pdf}"},
}

@Manual{micronddr04,
  title = 	 {{Micron DDR2 SDRAM Part MT47H64M8}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2004},
}

@Manual{micronpowertn05,
  title = 	 {{Calculating Memory System Power for DDR2 - Technical Note TN-47-07}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2005},
}

@Manual{micronpowertn07,
  title = 	 {{Calculating Memory System Power for DDR3 - Technical Note TN-41-01}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2007},
}

@Manual{microndatasheet07,
title = {{Micron DDR2 SDRAM Part MT47H128M8HQ-25}},
  organization = {{Micron Technology Inc.}},
year = {2007}
}

@Manual{micron2Gb06,
title = {{Micron DDR2 SDRAM Part MT47H256M8}},
  organization = {{Micron Technology Inc.}},
year = {2006}
}

@Manual{micron1Gb06ddr3,
	title = {{Micron DDR3 SDRAM Part MT41J64M16}},
	organization = {{Micron Technology Inc.}},
	year = {2006}
}



@inproceedings{huangpillai03,
 author = {H. Huang and P. Pillai and K. G. Shin},
 title = {{Design And Implementation Of Power-Aware Virtual Memory}},
 booktitle = {{Proceedings Of The Annual Conference On Usenix Annual Technical Conference}},
 year = {2003},
 }

@Manual{jedec03,
  title = {{JESD79: Double Data Rate (DDR) SDRAM Specification.}},
  author = {JEDEC},
  organization = {JEDEC Solid State Technology Association},
  address = {Virginia, USA},
  year = {2003},
}

@Manual{jedecddr309,
  title = {{JESD79-3D: DDR3 SDRAM Standard}},
  author = {JEDEC},
  year = {2009},
}

@Manual{jedecddr309a,
  title = {{JESD79-3E: DDR3 SDRAM Specification}},
  author = {JEDEC},
  year = {2009},
}

@Manual{jedecddr412,
  title = {{JESD79-4: JEDEC Standard DDR4 SDRAM}},
  author = {JEDEC},
  year = {2012},
}

@inproceedings{crisp97,
 author = {R. Crisp},
 title = {{Direct Rambus Technology: The New Main Memory Standard}},
 booktitle = {Proceedings of MICRO},
 year = {1997},
 }

@inproceedings{zhuzhang02,
 author = {Z. Zhu and Z. Zhang and X. Zhang},
 title = {{Fine-grain Priority Scheduling on Multi-channel Memory Systems}},
 booktitle = {Proceedings of HPCA},
 year = {2002},
 }


@inproceedings{zhenglin09,
 author = {H. Zheng and J. Lin and Z. Zhang and Z. Zhu},
 title = {{Decoupled DIMM: Building High-Bandwidth Memory System from Low-Speed DRAM Devices}},
 booktitle = {Proceedings of ISCA},
 year = {2009},
 }



@inproceedings{huangshin05,
 author = {H. Huang and K.G. Shin and C. Lefurgy and T. Keller},
 title = {{Improving Energy Efficiency by Making DRAM Less Randomly Accessed}},
 booktitle = {Proceedings of ISLPED},
 year = {2005},
}

@book{jacobng08,
 author = {B. Jacob and S. W. Ng and D. T. Wang},
 title = {{Memory Systems - Cache, DRAM, Disk}},
 year = {2008},
 publisher = {Elsevier},
}

@book{itoh01,
 author = {K. Itoh},
 title = {{VLSI Memory Chip Design}},
 year = {2001},
 publisher = {Springer},
}



@TechReport{asanovic06,
 author = {K. Asanovic and et. al},
 title = {{The Landscape of Parallel Computing Research: A View from 
Berkeley}},
 year = {2006},
 institution = {EECS Department, University of California, Berkeley}
}

@TechReport{beamersun09,
 author = {S. Beamer and others},
 title = {{Re-architecting DRAM with Monolithically Integrated
 Silicon Photonics}},
 year = {2009},
 institution = {EECS Department, UC Berkeley}
}

@CONFERENCE{limchang09,
 AUTHOR={K. Lim and J. Chang and T. Mudge and P. Ranganathan and S. K.
Reinhardt and T. F. Wenisch},
 TITLE={{Disaggregated Memory for Expansion and Sharing in Blade Servers}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2009}
}

@CONFERENCE{limturner12,
 AUTHOR={K. Lim and Y. Turner and J.R. Santos and A. AuYoung and J.
   Chang and P. Ranganathan and T. F. Wenisch},
 TITLE={{System Level Implications of Disaggregated Memory}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2012}
}

@CONFERENCE{warehampel06,
 AUTHOR={F. A. Ware and C. Hampel},
 TITLE={{Improving Power and Data Efficiency with Threaded Memory Modules}},
 BOOKTITLE={Proceedings of ICCD},
 YEAR={2006}
}


@CONFERENCE{sadlersorin06,
 AUTHOR={N. N. Sadler and D. J. Sorin},
 TITLE={{Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache}},
 BOOKTITLE={Proceedings of ICCD},
 YEAR={2006}
}

@CONFERENCE{conditnightingale09,
 AUTHOR={J. Condit and others},
 TITLE={{Better I/O Through Byte-Addressable, Persistent Memory}},
 BOOKTITLE={Proceedings of SOSP},
 YEAR={2009}
}




@CONFERENCE{matsutanikoibuchi09,
 AUTHOR={H. Matsutani and M. Koibuchi and H. Amano and T. Yoshinaga},
 TITLE={{Prediction Router: Yet Another Low Latency On-Chip Router Architecture}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2009}
}

@CONFERENCE{ahnjouppi09, 
AUTHOR={J. Ahn and N. Jouppi, R. S. Schreiber},
 TITLE={{Future Scaling of Processor-Memory Interfaces}},
 BOOKTITLE={Proceedings of SC},
 YEAR={2009}
}




@CONFERENCE{grothestness09,
 AUTHOR={B. Grot and J. Hestness and S. W. Keckler and O. Mutlu},
 TITLE={{Express Cube Topologies for On-Chip Interconnects}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2009}
}

@CONFERENCE{bourduaszilic07,
 AUTHOR={S. Bourduas and Z. Zilic},
 TITLE={{A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using 
Hierarchical Rings for Global Routing}},
 BOOKTITLE={Proceedings of NOCS},
 YEAR={2007}
}

@CONFERENCE{limranganathan08,
 AUTHOR={K. Lim and others},
 TITLE={{Understanding and Designing New Server Architectures for Emerging 
Warehouse-Computing Environments}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2008}
}

@CONFERENCE{vantreaseschreiber08,
 AUTHOR={D. Vantrease and others},
 TITLE={{Corona: System Implications of Emerging Nanophotonic Technology}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2008}
}

@CONFERENCE{wentzlaffgriffin07,
 AUTHOR={D. Wentzlaff and others},
 TITLE={{On-Chip Interconnection Architecture of the Tile Processor}},
 BOOKTITLE={IEEE Micro},
 VOLUME={22},
 YEAR={2007}
}

@CONFERENCE{suhlee04b,
 AUTHOR={T. Suh and H. Lee and D. Blough},
 TITLE={{Integrating cache coherence protocols for heterogeneous multiprocessor systems}},
 BOOKTITLE={IEEE Micro},
 VOLUME={24},
 YEAR={2004}
}

@article{strongmudigonda09,
     author = {R. Strong and J. Mudigonda and J. Mogul 
and N. Binkert and D. Tullsen},
     title = {{Fast Switching of Threads Between Cores}},
     Journal = {{Operating Systems Review}},
     year = {2009},
     month = {April}
}

@ARTICLE{mogulmudigonda08,
     author={J. Mogul and J. Mudigonda and N. Binkert and P. Ranganathan and V. Talwar},
     title={{Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems}},
     journal={IEEE Micro},
     year={2008},
     month={May-June}
}

@inproceedings{ redstoneeggers00,
     author = {Joshua Redstone and Susan J. Eggers and Henry M. Levy},
     title = {{An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture}},
     booktitle = {Proceedings of ASPLOS},
     year = {2000}
}

@inproceedings{chakrabortywells06,
    author = {Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi},
    title = {{Computation Spreading: Employing Hardware Migration to 
Specialize CMP Cores On-the-Fly}},
    booktitle = {Proceedings of ASPLOS},
    year = {2006}
 }

@article{wuncrowley06,
author = {Benjamin Wun and Patrick Crowley},
title = {{Network I/O Acceleration in Heterogeneous Multicore Processors}},
journal = {14th IEEE Symposium on High-Performance Interconnects (HOTI'06)},
year = {2006},
}

@ARTICLE{grantafsahi06,
    title={{Power-performance Efficiency of Asymmetric Multiprocessors for 
Multi-threaded Scientific Applications}},
    author={R.E. Grant and A. Afsahi},
    journal={{International Parallel and Distributed Processing Symposium 
(IPDPS)}}, 
    year={2006},
}

@CONFERENCE{abtsjerger09,
    AUTHOR = {D. Abts and N.E. Jerger and J. Kim and D. Gibson and M. Lipasti},
    TITLE = {{Achieving Predictable Performance through Better Memory 
Controller in Many-Core CMPs}},
    BOOKTITLE = {Proceedings of ISCA},
    YEAR = {2009},
 }

@CONFERENCE{hoono07,
    AUTHOR = {R. Ho and T. Ono and F. Liu and R. Hopkins and A. Chow and 
J. Schauer and R. Drost},
    TITLE = {{High-speed and low-energy capacitively-driven on-chip wires}},
    BOOKTITLE = {Proceedings of ISSCC},
    YEAR = {2007},
}

@CONFERENCE{nawathehassan07,
    AUTHOR = {U. Nawathe and others},
    TITLE = {{An 8-Core 64-Thread 64b Power-Efficient SPARC SoC}},
    BOOKTITLE = {Proceedings of ISSCC},
    YEAR = {2007},
}


@CONFERENCE{rabenseifnerhager09,
    AUTHOR = {R. Rabenseifner and G. Hager and  G. Jost },
    TITLE = {{Hybrid MPI/OpenMP Parallel Programming on Clusters of 
Multi-core SMP Nodes}},
    BOOKTITLE = {Proceedings of the 17th Euromicro International Conference 
on Parallel, Distributed, Network-Based Processing},
    YEAR = {2009},
 }


@CONFERENCE{chaigao07,
    AUTHOR = {L. Chai and Q. Gao and  D. K. Panda },
    TITLE = {{Understanding the Impact of Multi-Core Architecture in Cluster 
Computing: A Case Study with Intel Dual-Core System}},
    BOOKTITLE = {Proceedings of the 7th IEEE International Symposium on 
Cluster Computing and the Grid},
    YEAR = {2007},
}

@CONFERENCE{chailei08,
    AUTHOR = {L. Chai and P. Lai and H. Jin and D. K. Panda },
    TITLE = {{Designing an Efficient Kernel-Level and User-Level Hybrid 
Approach for MPI Intra-Node Communication on Multi-Core Systems}},
    BOOKTITLE = {Proceedings of the 37th International Conference on 
Parallel Processing},
    YEAR = {2008},
}

@CONFERENCE{chaihartono06,
    AUTHOR = {L. Chai and A. Hartono and D. K. Panda },
    TITLE = {{Designing High Performance and Scalable MPI Intra-node 
Communication Support for Clusters}},
    BOOKTITLE = {Proceedings of the 2006 IEEE International Conference on 
Cluster Computing},
    YEAR = {2006},
}

@CONFERENCE{jinsur07,
    AUTHOR = {H. Jin and S. Sur and L. Chai and D. K. Panda },
    TITLE = {{Lightweight kernel-level primitives for high-performance MPI 
intra-node communication over multi-core systems}},
    BOOKTITLE = {Proceedings of the 2007 IEEE International Conference on 
Cluster Computing},
    YEAR = {2007}
}

@CONFERENCE{jinsur05,
    AUTHOR = {H. Jin and S. Sur and L. Chai and D. K. Panda },
    TITLE = {{LiMIC: support for high-performance MPI intra-node 
communication on Linux cluster}},
    BOOKTITLE = {Proceedings of ICPP},
    YEAR = {2005}
}

@CONFERENCE{buntinusmercier06a,
    AUTHOR = {D. Buntinus and G. Mercier and  W. Gropp },
    TITLE = {{Data Transfers between Processes in an SMP System: 
Performance Study and Application to MPI}},
    BOOKTITLE = {Proceedings of the 2006 International Conference on 
Parallel Processing},
    YEAR = {2006}
}

@CONFERENCE{buntinusmercier06b,
    AUTHOR = {D. Buntinus and G. Mercier and  W. Gropp },
    TITLE = {{Design and Evaluation of Nemesis, a Scalable, Low-Latency, 
Message-Passing Communication Subsystem}},
    BOOKTITLE = {Proceedings of the 6th IEEE International Symposium on 
Cluster Computing and the Grid},
    YEAR = {2006}
}

@CONFERENCE{liuwu,
    AUTHOR = {J. Liu and J. Wu and S. P. Kini and P. Wyckoff and D. K. Panda},
    TITLE = {{High Performance RDMA-Based MPI Implementation over InfiniBand}},
    BOOKTITLE = {Proceedings of ICS},
    YEAR = {2003}
}



@ARTICLE{buntinusmercier07a,
 AUTHOR={D. Buntinus and G. Mercier and  W. Gropp},
 TITLE={{Implementation and Evaluation of Shared-Memory Communication and 
Synchronization Operations in MPICH2 using the Nemesis Communication 
Subsystem}},
 JOURNAL={Parallel Computing},
 YEAR={2007}
}

@MISC{top500,
  TITLE = {{Top 500 Supercomputers}},
  NOTE = {{http://www.top500.org/stats/list/32/procgen}}
}


@MISC{rambuslowpower,
  AUTHOR = {S. Adee},
  TITLE = {{Rambus Aims for New Ultra Low Power DRAM}},
  NOTE = {{http://spectrum.ieee.org/semiconductors/memory/rambus-aims-for-new-ultralowpower-dram}}
}

@MISC{microncalculator,
  TITLE = {{Micron System Power Calculator}},
  howpublished = "\url{http://www.micron.com/products/support/power-calc}"
}

%NOTE = {\url{http://www.micron.com/support/dram/power_calc.html}}

@MISC{simics,
  TITLE = {{Wind River Simics Full System Simulator}},
  NOTE = {\url{http://www.windriver.com/products/simics/}}
}

@MISC{speccpu2006,
  TITLE = {{Standard Performance Evaluation Corporation CPU2006 Benchmark Suite}},
  NOTE = {\url{http://www.spec.org/cpu2006/}}
}

@MISC{rdimm,
  TITLE = {{Registered DIMMs}},
  NOTE = {{http://www.micron.com/products/dram-modules/rdimm}}
}

@MISC{lrdimm,
  TITLE = {{Load-Reduced DIMMs}},
  NOTE = {{http://www.micron.com/products/dram-modules/lrdimm}}
}

@MISC{inphi-imb,
  TITLE = {{iMB White Paper}},
  AUTHOR = {{Inphi}},
  NOTE = {{http://www.inphi.com/products/whitepapers/iMB-White-Paper.pdf}}
}


@MISC{mpistd,
  TITLE = {{The Message Passing Interface Standard}},
  NOTE = {{http://www-unix.mcs.anl.gov/mpi/}}
}

@MISC{mpi2,
  TITLE = {{MPI : A Message Passing Interface Standard, Version 2.2 }},
  NOTE = {{http://www.mpi-forum.org/docs/mpi-2.2/mpi22-report.pdf}}
}

@MISC{intelhighk,
  TITLE = {{High-k and Metal Gate Research}},
  NOTE = {{http://www.intel.com/technology/silicon/high-k.htm}}
}

@MISC{cacti,
  TITLE = {{CACTI: An Integrated Cache and Memory Access Time, Cycle 
Time, Area, Leakage, and Dynamic Power Model}},
  NOTE = {{http://www.hpl.hp.com/research/cacti/}}
}

@MISC{isca05panel,
  AUTHOR = {{B. Falsafi (Panel Moderator)}},
  TITLE = {{Chip Multiprocessors are Here, but Where are the Threads?}},
  NOTE = {{Panel at ISCA 2005}}}

@MISC{sandybridge,
  AUTHOR = {Michael J. Miller},
  TITLE = {{Sandy Bridge-E: The Fastest Desktop Chip Ever (For Now)}},
  howpublished = "\url{http://forwardthinking.pcmag.com/none/290775-sandy-bridge-e-the-fastest-desktop-chip-ever-for-now}"}

@MISC{tilera-tile64,
  AUTHOR = {Tilera},
  TITLE = {{Tilera Tile64 Product Brief}},
  howpublished = "\url{http://www.tilera.com/sites/default/files/productbriefs/PB010_TILE64_Processor_A_v4.pdf}"}

@MISC{tilera-gx100,
  AUTHOR = {Tilera},
  TITLE = {{Tilera GX-100 Product Brief}},
  NOTE = {{http://tilera.com/pdf/ProductBrief\_TILE-Gx\_v1.pdf}}}

@MISC{nvidia-tesla,
  AUTHOR = {NVIDIA},
  TITLE = {{NVIDIA Tesla S1070 1U Computing System}},
  NOTE = {{http://www.nvidia.com/object/product\_tesla\_s1070\_us.html}}}

@MISC{nvidia-tegra3,
  AUTHOR = {NVIDIA},
  TITLE = {{NVIDIA Tegra 3 Processor}},
  NOTE = {{http://www.nvidia.com/object/tegra-3-processor.html}}}

@MISC{spectrumnov08,
  AUTHOR = {S. Moore},
  TITLE = {{Multicore is Bad News for Supercomputers}},
  NOTE = {{http://www.spectrum.ieee.org/nov08/6912}}
}

@ARTICLE{murphykogge07,
 AUTHOR={R. Murphy and P. Kogge},
 TITLE={{On the Memory Access Patterns of Supercomputer Applications: 
Benchmark Selection and its Implications}},
 JOURNAL={IEEE Transactions on Computers},
 YEAR={2007}
}

@ARTICLE{seilercarmean08,
 AUTHOR={L. Seiler and D. Carmean and E. Sprangle and T. Forsyth and 
M. Abrash and P. Dubey and S. Junkins and A. Lake and J. Sugerman and 
R. Cavin and R. Espasa and E. Grochowski and T. Juan and P. Hanrahan},
 TITLE={{Larrabee: A Many-Core x86 Architecture for Visual Computing}},
 JOURNAL={ACM Transactions on Graphics},
 VOLUME={27(3)},
 MONTH={August},
 YEAR={2008}
}


@ARTICLE{kumanoyadosaka07,
 AUTHOR={M. Kumanoya and others},
 TITLE={{An Optimized Design for High-Performance Megabit DRAMs}},
 JOURNAL={Electronics and Communications in Japan},
 VOLUME={72(8)},
 YEAR={2007}
}


@CONFERENCE{murphy07,
author = {R. Murphy},
title = {{On the Effects of Memory Latency and Bandwidth on Supercomputer 
Application Performance}},
booktitle = {Proceedings of IISWC},
year = {2007}
}

@CONFERENCE{ravindranchu07,
author = {R. Ravindran and M. Chu and S. Mahlke},
title = {{Compiler-Managed Partitioned Data Caches for Low Power}},
booktitle = {Proceedings of LCTES},
year = {2007}
}

@CONFERENCE{leemutlu08,
author = {C.J. Lee and O. Mutlu and V. Narasiman and Y.N. Patt},
title = {{Prefetch-Aware DRAM Controllers}},
booktitle = {Proceedings of MICRO},
year = {2008}
}

@CONFERENCE{balfourdally06,
author = {J. Balfour and W. J. Dally},
title = {{Design Tradeoffs for Tiled CMP On-Chip Networks}},
booktitle = {Proceedings of ICS},
year = {2006}
}

@CONFERENCE{kimbalfour07,
author = {J. Kim and J. Balfour and W. J. Dally},
title = {{Flattened Butterfly Topology for On-Chip Networks}},
booktitle = {Proceedings of MICRO},
year = {2007}
}


@CONFERENCE{hwangstefanovici12,
author = {A. Hwang and I. Stefanovici and B. Schroeder},
title = {{Cosmic Rays Don't Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design}},
booktitle = {Proceedings of ASPLOS},
year = {2012}
}

@CONFERENCE{schroederpinheiro09,
author = {B. Schroeder and E. Pinheiro and W. D. Weber},
title = {{DRAM Errors in the Wild: A Large-Scale Field Study}},
booktitle = {Proceedings of SIGMETRICS},
year = {2009}
}


@CONFERENCE{manevichwalter09,
author = {R. Manevich and I. Walter and I. Cidon and A. Kolodny},
title = {{Best of Both Worlds: A Bus-Enhanced NoC (BENoC)}},
booktitle = {Proceedings of NOCS},
year = {2009}
}

@CONFERENCE{gries00,
author = {M. Gries},
title = {{The Impact of Recent DRAM Architectures on Embedded Systems 
Performance}},
booktitle = {Proceedings of Euromicro},
year = {2000}
}

@CONFERENCE{snavelytullsen02,
author={A. Snavely and D. Tullsen and G. Voelker},
title={{Symbiotic Jobscheduling with Priorities for a Simultaneous 
Multithreading Processor}},
booktitle={Proceedings of SIGMETRICS},
year={2002}
} 

@CONFERENCE{powellgomaa04,
author={M. Powell and M. Gomaa and T.N. Vijaykumar},
title={{Heat-and-Run: Leveraging SMT and CMP to Manage Power Density 
Through the Operating System}},
booktitle={Proceedings of ASPLOS},
year={2004}
} 

@CONFERENCE{rixner04,
author={S. Rixner},
title={{Memory Controller Optimizations for Web Servers}},
booktitle={Proceedings of MICRO},
year={2004}
}

@CONFERENCE{rixnerdally00a,
author={S. Rixner and W.J. Dally and B. Khailany and P. Mattson and 
U.J. Kapasi and J.D. Owens},
title={{Register Organization for Media Processing}},
booktitle={Proceedings of HPCA},
year={2000}
}


@CONFERENCE{rixnerdally00b,
author={S. Rixner and W. Dally and U. Kapasi and P. Mattson and J. Owens},
title={{Memory Access Scheduling}},
booktitle={Proceedings of ISCA},
year={2000}
} 

@CONFERENCE{salapurablumrich08,
author={V. Salapura and M. Blumrich and A. Gara},
title={{Design and Implementation of the Blue Gene/P Snoop Filter}},
booktitle={Proceedings of HPCA},
year={2008}
} 


@CONFERENCE{zhouxu08,
author={X. Zhou and Y. Xu and Y. Du and Y. Zhang and J. Yang},
title={{Thermal Management for 3D Processor via Task Scheduling}},
booktitle={Proceedings of ICPP},
year={2008}
} 

@CONFERENCE{mukundanmartinez12,
author={J. Mukundan and J.F. Martinez},
title={{MORSE: Multi-Objective Reconfigurable SElf-Optimizing Memory Scheduler}},
booktitle={Proceedings of HPCA},
year={2012},
}

@CONFERENCE{ipekmutlu08,
author={E. Ipek and O. Mutlu and J.F. Martinez and R. Caruana},
title={{Self Optimizing Memory Controllers: A Reinforcement Learning 
Approach}},
booktitle={Proceedings of ISCA},
year={2008},
}

@CONFERENCE{loh08,
author={G. Loh},
title={{3D-Stacked Memory Architectures for Multi-Core Processors}},
booktitle={Proceedings of ISCA},
year={2008},
}

@CONFERENCE{meisnergold09,
author={D. Meisner and B. Gold and T. Wenisch},
title={{PowerNap: Eliminating Server Idle Power}},
booktitle={Proceedings of ASPLOS},
year={2009},
}


@CONFERENCE{kingupta97,
author={J. Kin and M. Gupta and W. H. Mangione-Smith},
title={{The Filter Cache: An Energy Efficient Memory Structure}},
booktitle={Proceedings of MICRO},
year={1997},
}

@CONFERENCE{chandradevine94,
author = {R. Chandra and S. Devine and B. Verghese and A. Gupta and 
M. Rosenblum},
title = {{Scheduling and Page Migration for Multiprocessor Compute Servers}},
booktitle = {Proceedings of ASPLOS},
year = {1994},
}

@CONFERENCE{larowewilkes91,
author={R.P. LaRowe and J.T. Wilkes and C.S. Ellis},
title={{Exploiting Operating System Support for Dynamic Page Placement on 
a NUMA Shared Memory Multiprocessor}},
booktitle={Proceedings of PPOPP},
year={1991},
}

@CONFERENCE{udipimuralimanohar09,
author={A. N. Udipi and N. Muralimanohar and R. Balasubramonian},
title={{Non-Uniform Power Access in Large Caches with Low-Swing Wires}},
booktitle={Proceedings of HiPC},
year={2009}
}

@CONFERENCE{udipimuralimanohar10,
author={A. N. Udipi and N. Muralimanohar and R. Balasubramonian},
title={{Towards Scalable, Energy-Efficient, Bus-Based On-Chip Networks}},
booktitle={Proceedings of HPCA},
year={2010}
}

@CONFERENCE{jiangmishra11,
author={X. Jiang and A. Mishra and L. Zhao and R. Iyer and Z. Fang and S. Srinivasan and S. Makineni and P. Brett and C. Das},
title={{ACCESS: Smart Scheduling for Asymmetric Cache CMPs}},
booktitle={Proceedings of HPCA},
year={2011}
}

@CONFERENCE{jiangmadan10,
author={X. Jiang and N. Madan and L. Zhao and M. Upton and R. Iyer and S. Makineni and D. Newell and Y. Solihin and R. Balasubramonian},
title={{CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms}},
booktitle={Proceedings of HPCA},
year={2010}
}

@article{jiangmadan11,
author={X. Jiang and N. Madan and L. Zhao and M. Upton and R. Iyer and S. Makineni and D. Newell and Y. Solihin and R. Balasubramonian},
title={{CHOP: Integrating DRAM Caches for CMP Server Platforms}},
journal = {IEEE Micro (Top Picks)},
month = {Jan/Feb},
year={2011}
}

@article{holliday89,
author = {M. A. Holliday},
title = {{Reference History, Page Size, and Migration Daemons in 
Local/Remote Architectures}},
journal = {SIGARCH Comput. Archit. News},
volume = {17},
number = {2},
year = {1989}
}

@CONFERENCE{udipimuralimanohar10b,
  author={A. N. Udipi and N. Muralimanohar and N. Chatterjee and R. Balasubramonian and A. Davis and N. Jouppi},
title={{Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores}},
booktitle={Proceedings of ISCA},
year={2010}
}

@CONFERENCE{hadkebenavides08,
author={A. Hadke and others},
title={{OCDIMM: Scaling the DRAM Memory Wall Using WDM based Optical Interconnects}},
booktitle={Proceedings of HOTI},
year={2008}
}


@CONFERENCE{madanzhao09,
author={N. Madan and L. Zhao and N. Muralimanohar and A. N. Udipi and 
R. Balasubramonian and R. Iyer and S. Makineni and D. Newell},
title={{Optimizing Communication and Capacity in a 3D Stacked Reconfigurable 
Cache Hierarchy}},
booktitle={Proceedings of HPCA},
year={2009},
}

@CONFERENCE{awasthisudan09,
author = {M. Awasthi and K. Sudan and R. Balasubramonian and J. Carter},
title = {{Dynamic Hardware-Assisted Software-Controlled Page Placement to 
Manage Capacity Allocation and Sharing within Large Caches}},
booktitle = {Proceedings of HPCA},
year = {2009},
}

@CONFERENCE{sherwoodcalder99,
author = {T. Sherwood and B. Calder and J. Emer},
title = {{Reducing Cache Misses Using Hardware and Software Page Placement}},
booktitle = {Proceedings of SC},
year = {1999},
}


@CONFERENCE{bershadlee94,
author = {B.N. Bershad and B. Chen and D. Lee and T. Romer},
title = {{Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches}},
booktitle = {Proceedings of ASPLOS},
year = {1994},
}


@CONFERENCE{lebeckfan00,
author = {A. Lebeck and X. Fan and H. Zeng and C.S. Ellis},
title = {{Power Aware Page Allocation}},
booktitle = {Proceedings of ASPLOS},
year = {2000},
}

@CONFERENCE{fanellis01,
author = {X. Fan and H. Zeng and C.S. Ellis},
title = {{Memory Controller Policies for DRAM Power Management}},
booktitle = {Proceedings of ISLPED},
year = {2001},
}

@CONFERENCE{cuppujacob99,
author = {V. Cuppu and B.L. Jacob and B. Davis and T.N. Mudge},
title = {{A Performance Comparison of Contemporary DRAM Architectures}},
booktitle = {Proceedings of ISCA},
year = {1999},
}

@CONFERENCE{cuppujacob01,
author = {V. Cuppu and B.L. Jacob},
title = {{Concurrency, Latency, or System Overhead: Which Has the Largest 
Impact on Uniprocessor DRAM-System Performance}},
booktitle = {Proceedings of ISCA},
year = {2001},
}

@CONFERENCE{zhuzhang05,
author = {Z. Zhu and Z. Zhang},
title = {{A Performance Comparison of DRAM Memory System Optimizations for SMT
Processors}},
booktitle = {Proceedings of HPCA},
year = {2005},
}

@CONFERENCE{linreinhardt01,
author = {W.F. Lin and S.K. Reinhardt and D. Burger},
title = {{Designing a Modern Memory Hierarchy with Hardware Prefetching}},
booktitle = {Proceedings of IEEE Transactions on Computers},
year = {2001},
}


@CONFERENCE{chinthamaniiyer04,
author = {S. Chinthamani and R. Iyer},
title = {{Design and Evaluation of Snoop Filters for Web Servers}},
booktitle = {Proceedings of SPECTS},
year = {2004},
}


@CONFERENCE{zhangzhu00,
author = {Z. Zhang and Z. Zhu and X. Zhand},
title = {{A Permutation-Based Page Interleaving Scheme to Reduce Row-Buffer
	Conflicts and Exploit Data Locality}},
booktitle = {Proceedings of MICRO},
year = {2000},
}

@CONFERENCE{zhenglin08b,
author = {H. Zheng and J. Lin and Z. Zhang and Z. Zhu},
title = {{Memory Access Scheduling Schemes for Systems with Multi-Core Processors}},
booktitle = {Proceedings of ICPP},
year = {2008},
}

@CONFERENCE{mutlumoscibroda08,
author = {{O. Mutlu and T. Moscibroda}},
title = {{Parallelism-Aware Batch Scheduling - Enhancing Both Performance and Fairness of Shared DRAM Systems}},
booktitle = {Proceedings of ISCA},
year = {2008},
}

@CONFERENCE{moscibrodamutlu09,
author = {T. Moscibroda and O. Mutlu},
title = {{A Case for Bufferless Routing in On-Chip Networks}},
booktitle = {Proceedings of ISCA},
year = {2009},
}

@CONFERENCE{mutlumoscibroda07,
author = {O. Mutlu and T. Moscibroda},
title = {{Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors}},
booktitle = {Proceedings of MICRO},
year = {2007},
}


@inproceedings{jaleelhasenplaugh08,
 author = {A. Jaleel and W. Hasenplaugh and M. Qureshi and J. Sebot and 
S. Steely, Jr. and J. Emer},
 title = {{Adaptive Insertion Policies For Managing Shared Caches}},
 booktitle = {Proceedings of PACT},
 year = {2008},
 }

@CONFERENCE{albayraktaroglujaleel05,
author = {K. Albayraktaroglu and  A. Jaleel and  X. Wu and M. Franklin and 
B. Jacob and C.-W. Tseng and D. Yeung},
title = {{BioBench: A Benchmark Suite of Bioinformatics Applications}},
booktitle = {Proceedings of ISPASS},
year = {2005},
}

@CONFERENCE{henning05,
author = {John L. Henning},
title = {{SPEC CPU2006 Benchmark Descriptions}},
booktitle = {Proceedings of ACM SIGARCH Computer Architecture News},
year = {2005},
}

@MISC{kanter08,
author = {D. Kanter},
title = {{Inside Nehalem: Intel's Future Processor and System}},
note = {{http://www.realworldtech.com/page.cfm?ArticleID=RWT040208182719}}
}

@MISC{romanchenko06,
author = {V. Romanchenko},
title = {{Quad-Core Opteron: Architecture and Roadmaps}},
note = {{\\http://www.digital-daily.com/cpu/quad\_core\_opteron}}}

@MISC{hppowercalc,
author = {HP},
title = {{HP Server Power Calculator}},
note = {{http://h30099.www3.hp.com/configurator/powercalcs.asp}}
}

@MISC{hpdl900,
author = {HP},
title = {{HP ProLiant DL900 Server}},
note = {{\\http://h10010.www1.hp.com/wwpc/us/en/sm/WF04a/15351-15351-3328412-241644-4222584}}
}

@MISC{hpdl785g5,
author = {HP},
title = {{HP ProLiant DL785 G5 Server}},
note = {{\\http://h18000.www1.hp.com/products/quickspecs/DS\_00121/DS\_00121.PDF}}
}

@MISC{itrs13,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2013 Edition}}
}

@MISC{itrs10,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2010 Edition}}
}

@MISC{itrs09,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2009 Edition}}
}

@MISC{itrs07,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2007 Edition}}
}

@MISC{itrs08,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2008 Update}}
}

@MISC{amdathlon,
author = {AMD},
title = {{AMD Athlon Processor and AMD Duron Processor with Full-Speed On-die L2 Cache}},
year = {2000}
}

@MISC{inteli7,
author = {Intel},
title = {{Intel Core i7 Processor}},
note = {{http://www.intel.com/products/processor/corei7/specifications.htm}}
}

@MISC{swinburne08,
author = {Richard Swinburne},
title = {{Intel Core i7 - Nehalem Architecture Dive}},
note = {{http://www.bit-tech.net/hardware/2008/11/03/intel-core-i7-nehalem-architecture-dive/}}
}

@TechReport{braylynch90,
 author = {B. Bray and W. Lynch and M. Flynn},
 title = {{Page Allocation to Reduce Access Time of Physical Caches}},
 year = {1990},
 institution = {Computer Systems Laboratory, Stanford University}
}

@CONFERENCE{kharbutliirwin04,
author={M. Kharbutli and K. Irwin and Y. Solihin and J. Lee},
title={{Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses}},
booktitle={Proceedings of HPCA},
year={2004}
}

@CONFERENCE{seznec93,
author={A. Seznec},
title={{A Case for Two-Way Skewed-Associative Caches}},
booktitle={Proceedings of ISCA},
year={1993}
}

@CONFERENCE{lynchbray92,
author={W. Lynch and B. Bray and M. Flynn},
title={{The Effect Of Page Allocation On Caches}},
booktitle={Proceedings of MICRO},
year={1992}
}

@CONFERENCE{romerlee94,
author = {T.H. Romer and D. Lee and B.N. Bershad and J.B. Chen},
title = {{Dynamic Page Mapping Policies for Cache Conflict Resolution on 
Standard Hardware}},
booktitle = {Proceedings of OSDI},
year = {1994}
}

@article{holliday89,
author = {M. A. Holliday},
title = {{Reference History, Page Size, and Migration Daemons in 
Local/Remote Architectures}},
journal = {SIGARCH Comput. Archit. News},
volume = {17},
number = {2},
year = {1989}
}

@ARTICLE{blackgupta89,
author={D. Black and A. Gupta and W.D. Weber},
title={{Competitive Management of Distributed Shared Memory}},
journal={IEEE Computer Society International Conference: Intellectual 
Leverage, Digest of Papers.},
year={1989}
}

@article{scheurichdubois89,
 author = {C. Scheurich and M. Dubois},
 title = {{Dynamic Page Migration in Multiprocessors with Distributed 
Global Memory}},
 journal = {IEEE Trans. Comput.},
 volume = {38},
 number = {8},
 year = {1989}
}

@article{coxfowler89,
 author = {A. Cox and R. Fowler},
 title = {{The Implementation of a Coherent Memory Abstraction on a NUMA 
Multiprocessor: Experiences with Platinum}},
 journal = {SIGOPS Oper. Syst. Rev.},
 volume = {23},
 number = {5},
 year = {1989}
}

@ARTICLE{bisianiravishankar90,
author={R. Bisiani and M. Ravishankar},
title={{PLUS: a Distributed Shared-Memory System}},
journal={Proceedings of ISCA},
year={1990}
}

@article{bugnionanderson96,
 author = {E. Bugnion and J.M. Anderson and T.C. Mowry and M. Rosenblum 
and M.S. Lam},
 title = {{Compiler-Directed Page Coloring for Multiprocessors}},
 journal = {SIGPLAN Not.},
 volume = {31},
 number = {9},
 year = {1996}
}

@CONFERENCE{wangmckinley02,
 author = {Z. Wang and K.S. McKinley and A.L. Rosenberg and C.C. Weems},
 title = {{Using the Compiler to Improve Cache Replacement Decisions}},
 booktitle = {Proceedings of PACT},
 year = {2002}
}

@CONFERENCE{sartorvenkiteswaran05,
 author = {J.B. Sartor and S. Venkiteswaran and K.S. McKinley and Z. Wang},
 title = {{Cooperative Caching with Keep-Me and Evict-Me}},
 booktitle = {Proceedings of INTERACT},
 year = {2005}
}

@CONFERENCE{dahlinwang94,
 author = {M. D. Dahlin and R. Y. Wang and T. E. Anderson and D. A.
	 Patterson},
 title = {{Cooperative Caching: Using Remote Client Memory to Improve
	 File System Performance}},
 booktitle = {Proceedings of OSDI},
 year = {1994}
}

@article{pandadutt97,
 author = {P.R. Panda and N.D. Dutt and A. Nicolau},
 title = {{Memory Data Organization for Improved Cache Performance in 
Embedded Processor Applications}},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 volume = {2},
 number = {4},
 year = {1997}
}

@CONFERENCE{gornishgranston90,
 author = {E.H. Gornish and E.D. Granston and A.V. Veidenbaum},
 title = {{Compiler-Directed Data Prefetching in Multiprocessors with 
Memory Hierarchies}},
 booktitle = {Proceedings of ICS},
 year = {1990}
}

@article{mowrygupta91,
 author = {T. Mowry and A. Gupta},
 title = {{Tolerating Latency through Software-Controlled Prefetching in 
Shared-Memory Multiprocessors}},
 journal = {J. Parallel Distrib. Comput.},
 volume = {12},
 number = {2},
 year = {1991}
}

@CONFERENCE{mowrylam92,
 author = {T.C. Mowry and M.S. Lam and A. Gupta},
 title = {{Design and Evaluation of a Compiler Algorithm for Prefetching}},
 booktitle = {Proceedings of ASPLOS},
 year = {1992}
}


@article{carrmckinley94,
 author = {S. Carr and K.S. McKinley and C.-W. Tseng},
 title = {{Compiler Optimizations for Improving Data Locality}},
 journal = {SIGPLAN Not.},
 volume = {29},
 number = {11},
 year = {1994}
}

@techreport{riveratseng97,
 author = {G. Rivera and C.-W. Tseng},
 title = {{Compiler Optimizations for Eliminating Cache Conflict Misses}},
 year = {1997},
 institution = {University of Maryland at College Park}
 }

@CONFERENCE{hanrivera00,
 author = {H. Han and G. Rivera and C.-W Tseng},
 title = {{Software Support for Improving Locality in Scientific Codes}},
 booktitle = {Proceedings of CPC},
 year = {2000}
}

@inproceedings{kumartullsen02,
 author = {R. Kumar and D.M. Tullsen},
 title = {{Compiling for Instruction Cache Performance on a Multithreaded 
Architecture}},
 booktitle = {Proceedings of MICRO},
 year = {2002}
}

@ARTICLE{badawyaggarwal04,
 AUTHOR={A.-H. Badawy and A. Aggarwal and D. Yeung and C.-W Tseng},
 TITLE={{The Efficacy of Software Prefetching and Locality Optimizations 
on Future Memory Systems}},
 JOURNAL={The Journal of Instruction-Level Parallelism},
 VOLUME={6},
 MONTH={June},
 YEAR={2004}
}

@ARTICLE{ishiiinaba11,
 AUTHOR={Y. Ishii and M. Inaba and K. Hiraki},
 TITLE={{Access Map Pattern Matching for High Performance Data Cache Prefetch}},
 JOURNAL={The Journal of Instruction-Level Parallelism},
 VOLUME={13},
 MONTH={January},
 YEAR={2011}
}

@CONFERENCE{calhounchandrakasan05,
 AUTHOR={B. Calhoun and A. Chandrakasan},
 TITLE={{Ultra-Dynamic Voltage Scaling Using Sub-threshold Operation and 
Local Voltage Dithering in 90nm CMOS}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2005}
}

@article{verghesedevine96,
 author = {B. Verghese and S. Devine and A. Gupta and M. Rosenblum},
 title = {{Operating system support for improving data locality on 
CC-NUMA compute servers}},
 journal = {SIGPLAN Not.},
 volume = {31},
 number = {9},
 year = {1996},
}


@article{corbalanmartorell04,
 author = {J. Corbalan and X. Martorell  and J. Labarta},
 title = {{Page Migration with Dynamic Space-Sharing Scheduling 
Policies: The case of SGI 02000}},
 journal = {International Journal of Parallel Programming},
 volume = {32},
 number = {4},
 year = {2004},
 }

@techreport{laroweellis90,
 author = {R.P. LaRowe and C.S. Ellis},
 title = {{Experimental Comparison of Memory Management Policies for 
NUMA Multiprocessors}},
 year = {1990},
 publisher = {Duke University},
}

@article{laroweellis91,
 author = {R.P. LaRowe and C.S. Ellis},
 title = {{Page Placement policies for NUMA multiprocessors}},
 journal = {J. Parallel Distrib. Comput.},
 volume = {11},
 number = {2},
 year = {1991},
 }

@article{zhangparker06,
 author = {L. Zhang and M. Parker and J. Carter},
 title = {{Efficient Address Remapping in Distributed Shared-Memory Systems}},
 journal = {ACM Trans. Archit. Code Optim.},
 volume = {3},
 number = {2},
 year = {2006},
 }

@article{minhu01,
 author = {R. Min and Y. Hu},
 title = {{Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses}},
 journal = {IEEE Trans. Comput.},
 volume = {50},
 number = {11},
 year = {2001},
}

@article{kesslerhill92,
 author = {R. E. Kessler and Mark D. Hill},
 title = {{Page Placement Algorithms for Large Real-Indexed Caches}},
 journal = {ACM Trans. Comput. Syst.},
 volume = {10},
 number = {4},
 year = {1992},
}

@article{suhrudolph04,
 author = {G.E. Suh and L. Rudolph and S. Devadas},
 title = {{Dynamic Partitioning of Shared Cache Memory}},
 journal = {J. Supercomput.},
 volume = {28},
 number = {1},
 year = {2004},
}


@CONFERENCE{yehreinman05,
   AUTHOR={T. Yeh and G. Reinman},
   TITLE={{Fast and Fair: Data-Stream Quality of Service}},
   BOOKTITLE={Proceedings of CASES},
   YEAR={2005}
}

@CONFERENCE{akiokali07,
   AUTHOR={S. Akioka and F. Li and M. Kandemir and M. J. Irwin},
   TITLE={{Ring Prediction for Non-Uniform Cache Architectures (Poster)}},
   BOOKTITLE={Proceedings of PACT},
   YEAR={2007}
}

@CONFERENCE{zhangbhattacharya04,
   AUTHOR={K. Zhang and U. Bhattacharya and Z. Chen and D. Murray and N. Vallepalli and Y. Wang and B. Zheng and M. Bohr},
   TITLE={{A SRAM Design on 65nm CMOS Technology with Integrated Leakage Reduction Scheme}},
   BOOKTITLE={Proceedings of VLSI},
   YEAR={2004}
}



@CONFERENCE{howarddighe10,
 AUTHOR={J. Howard and others},
 TITLE={{A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2010}
}

@article{borkar05,
 AUTHOR={S. Borkar},
 TITLE={{Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation}},
 JOURNAL={IEEE Micro},
 MONTH={Nov/Dec},
 YEAR={2005}
}

@CONFERENCE{vangalhoward07,
 AUTHOR={S. Vangal and J. Howard and G. Ruhl and S. Dighe and H. Wilson and J. Tschanz and D. Finan and P. Iyer and A. Singh and T. Jacob and S. Jain and S. Venkataraman and Y. Hoskote and N. Borkar},
 TITLE={{An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2007}
}

@CONFERENCE{grannaesjahre10,         
author = {M. Grannaes and M. Jahre and L. Natvig},
title = {{Multi-Level Hardware Prefetching using Low Complexity Delta Correlating Prediction Tables with Partial Matching}},
booktitle = {Proceedings of HiPEAC},
year = {2010}     
}

@CONFERENCE{zhuchen10,         
author = {H. Zhu and Y. Chen and X. Sun},
title = {{Timing Local Streams: Improving Timeliness in Data Prefetching}},
booktitle = {Proceedings of ICS},
year = {2010}     
}

@CONFERENCE{manikantangovindarajan08,         
author = {R. Manikantan and R. Govindarajan},
title = {{Focused Prefetching: Performance Oriented Prefetching Based on Commit Stalls}},
booktitle = {Proceedings of ICS},
year = {2008}     
}

@CONFERENCE{manikantanrajan10,         
author = {R. Manikantan and K. Rajan and R. Govindarajan},
title = {{NUcache: A Multi-core Cache Organization Based on Next-Use Distance}},
booktitle = {Proceedings of PACT (poster)},
year = {2010}     
}

@CONFERENCE{manikantanrajan11,         
author = {R. Manikantan and K. Rajan and R. Govindarajan},
title = {{NUcache: An Efficient Multicore Cache Organization Based on Next-Use Distance}},
booktitle = {Proceedings of HPCA},
year = {2011}     
}

@CONFERENCE{rajangovindarajan07,         
author = {K. Rajan and R. Govindarajan},
title = {{Emulating Optimal Replacement with a Shepherd Cache}},
booktitle = {Proceedings of MICRO},
year = {2007}     
}

@CONFERENCE{rajangovindarajan07b,         
author = {K. Rajan and R. Govindarajan and A. Bharadwaj},
title = {{Dynamic Cache Placement with Two-Level Mapping to Reduce Conflict Misses}},
booktitle = {Proceedings of PACT},
year = {2007}     
}

@CONFERENCE{keramidaspetoumenos07,         
author = {G. Keramidas and P. Petoumenos and S. Kaxiras}, 
title = {{Cache Replacement based on Reuse-Distance Prediction}},
booktitle = {Proceedings of ICCD},
year = {2007}     
}

@CONFERENCE{petoumenoskeramidas06,         
author = {P. Petoumenos and G. Keramidas and H. Zeffer and S. Kaxiras and E. Hagersten}, 
title = {{Modeling Cache Sharing on Chip Multiprocessor Architectures}},
booktitle = {Proceedings of IISWC},
year = {2006}     
}


@CONFERENCE{swansonstoller98,
author = {M. Swanson and L. Stoller and J. Carter},
title = {{Increasing TLB Reach using Superpages Backed by Shadow Memory}},
booktitle = {Proceedings of ISCA},
year = {1998},
}

@CONFERENCE{rafiquelim06,
 AUTHOR={N. Rafique and W. Lim and M. Thottethodi},
 TITLE={{Architectural Support for Operating System Driven CMP Cache Management}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2006}
}

@CONFERENCE{carterhsieh99,
 AUTHOR={J. Carter and W. Hsieh and L. Stroller and M. Swanson and L. Zhang and E.L. Brunvand and A. Davis and C.-C. Kuo and R. Kuramkote and M.A. Parker and L. Schaelicke and T. Tateyama},
 TITLE={{Impulse: Building a Smarter Memory Controller}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={1999}
}

@CONFERENCE{dingnikopoulosi06,
 AUTHOR={X. Ding and D. S. Nikopoulosi and S. Jiang and X. Zhang},
 TITLE={{MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods}},
 BOOKTITLE={Proceedings of ISPASS},
 YEAR={2006}
}

@CONFERENCE{linlu09,
 AUTHOR={J. Lin and Q. Lu and X. Ding and Z. Zhang and X. Zhang and P. Sadayappan},
 TITLE={{Enabling Software Management for Multicore Caches with a Lightweight Hardware Support}},
 BOOKTITLE={Proceedings of Supercomputing},
 YEAR={2009}
}


@CONFERENCE{linlu08,
 AUTHOR={J. Lin and Q. Lu and X. Ding and Z. Zhang and X. Zhang and P. Sadayappan},
 TITLE={{Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2008}
}


@CONFERENCE{zhuravlevblagodurov10,
 AUTHOR={S. Zhuravlev and S. Blagodurov and A. Fedorova},
 TITLE={{Addressing Shared Resource Contention in Multicore Processors via Scheduling}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2010}
}

@article{howarddighe11,
 AUTHOR={J. Howard and S. Dighe and S. Vangal and G. Ruhl and N. Borkar, S. Jain and V. Erraguntla and M. Konow and M. Riepen and M. Gries and G. Droege and T. Lund-Larsen and S. Steibl and S. Borkar and V. De and R. Van Der Vijngaart},
 TITLE={{A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling}},
 Journal={IEEE JSSC},
 MONTH={January},
 YEAR={2011}
}


@CONFERENCE{soarestam08,
 AUTHOR={L. Soares and D. Tam and M. Stumm},
 TITLE={{Reducing the Harmful Effects of Last-Level Cache Polluters with an OS-Level, Software-Only Pollute Buffer}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2008}
}

@CONFERENCE{tamazimi09,
 AUTHOR={D. Tam and R. Azimi and L. Soares and M. Stumm},
 TITLE={{RapidMRC: Approximating L2 Miss Rate Curves on Commodity Systems for Online Optimizations}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2009}
}

@CONFERENCE{tamazimi07,
 AUTHOR={D. Tam and R. Azimi and L. Soares and M. Stumm},
 TITLE={{Managing L2 Caches in Multicore Systems}},
 BOOKTITLE={Proceedings of CMPMSI},
 YEAR={2007}
}

@CONFERENCE{chenagarwal09,
 AUTHOR={C. O. Chen and N. Agarwal and T. Krishna and K. Koo and L. Peh and K. C. Saraswat},
 TITLE={{Comparison of Physical Express Topologies and Virtual Express Topologies for Future Many-core On-Chip Networks}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2009}
}

@CONFERENCE{leecho11,
 AUTHOR={H. Lee and S. Cho and B. Childers},
 TITLE={{CloudCache: Expanding and Shrinking Private Caches}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2011}
}

@CONFERENCE{leecho10,
 AUTHOR={H. Lee and S. Cho and B. Childers},
 TITLE={{StimulusCache: Boosting Performance of Chip Multiprocessors with Excess Cache}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2010}
}

@CONFERENCE{chojin06,
 AUTHOR={S. Cho and L. Jin},
 TITLE={{Managing Distributed, Shared L2 Caches through OS-Level Page Allocation}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{floresacacio07,
 AUTHOR={A. Flores and M. Acacio and J. Aragon},
 TITLE={{Efficient Message Management in Tiled CMP Architectures using a Heterogeneous Interconnection Network}},
 BOOKTITLE={Proceedings of HiPC},
 YEAR={2007}
}

@CONFERENCE{cantinlipasti01,
 AUTHOR={J. Cantin and M. Lipasti and J. Smith},
 TITLE={{Dynamic Verification of Cache Coherence Protocols}},
 BOOKTITLE={Proceedings of WMPI},
 YEAR={2001}
}

@CONFERENCE{parknicopoulos06,
 AUTHOR={D. Park and C. Nicopoulos and J. Kim and N. Vijaykrishnan and C. Das},
 TITLE={{Exploring Fault-Tolerant Network-on-Chip Architectures}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2006}
}

@CONFERENCE{kimpark05,
 AUTHOR={J. Kim and D. Park and C. Nicopoulos and N. Vijaykrishnan and C. Das},
 TITLE={{Design and Analysis of an NoC Architecture from Performance, Reliability, and Energy Perspective}},
 BOOKTITLE={Proceedings of ANCS},
 YEAR={2005}
}

@CONFERENCE{shangpeh03,
 AUTHOR={L. Shang and L. Peh and N. Jha},
 TITLE={{Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2003}
}

@CONFERENCE{herbertmarculescu07,
 AUTHOR={S. Herbert and D. Marculescu},
 TITLE={{Analysis of Dynamic Voltage/Frequency Scaling in Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISLPED},
 YEAR={2007}
}

@CONFERENCE{dumitraskerner03,
 AUTHOR={T. Dumitras and S. Kerner and R. Marculescu},
 TITLE={{Towards On-Chip Fault-Tolerant Communication}},
 BOOKTITLE={Proceedings of ASP-DAC},
 YEAR={2003}
}

@CONFERENCE{steffancolohan00,
 AUTHOR={J. Steffan and C. Colohan and A. Zhai and T. Mowry},
 TITLE={{A Scalable Approach to Thread-Level Speculation}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2000}
}

@CONFERENCE{landinhagersten91,
 AUTHOR={A. Landin and E. Hagersten and S. Haridi},
 TITLE={{Race-Free Interconnection Networks and Multiprocessor Consistency}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1991}
}

@CONFERENCE{bilirdickson99,
 AUTHOR={E. Bilir and R. Dickson and Y. Hu and M. Plakal and D. Sorin and M. Hill and D. Wood},
 TITLE={{Multicast Snooping: A New Coherence Method Using a Multicast Address Network}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1999}
}

@CONFERENCE{straussshen06,
 AUTHOR={K. Strauss and X. Shen and J. Torrellas},
 TITLE={{Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{spracklenchou05,
 AUTHOR={L. Spracklen and Y. Chou and S. Abraham},
 TITLE={{Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2005}
}

@CONFERENCE{merinopuente10,
 AUTHOR={J. Merino and V. Puente and J. Gregorio},
 TITLE={{ESP-NUCA: A Low-Cost Adaptive Non-Uniform Cache Architecture}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2010}
}

@ARTICLE{srinivasandavidson04,
 AUTHOR={V. Srinivasan and E. Davidson and G. Tyson},
 TITLE={{A Prefetch Taxonomy}},
 JOURNAL={IEEE Trans. on Computers},
 MONTH={February},
 YEAR={2004}
}

@ARTICLE{merinopuente08,
 AUTHOR={J. Merino and V. Puente and P. Prieto and J. Gregorio},
 TITLE={{SP-NUCA: A Cost Effective Dynamic Non-Uniform Cache Architecture}},
 JOURNAL={Computer Architecture News},
 MONTH={},
 YEAR={2008}
}

@ARTICLE{torrellas09,
 AUTHOR={J. Torrellas},
 TITLE={{Architectures for Extreme-Scale Computing}},
 JOURNAL={IEEE Computer},
 MONTH={November},
 YEAR={2009}
}

@CONFERENCE{straussshen07,
 AUTHOR={K. Strauss and X. Shen and J. Torrellas},
 TITLE={{UncoRq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2007}
}

@CONFERENCE{renaustrauss05,
 AUTHOR={J. Renau and K. Strauss and L. Ceze and W. Liu and S. Sarangi and J. Tuck and J. Torrellas},
 TITLE={{Thread-Level Speculation on a CMP Can Be Energy Efficient}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2005}
}

@CONFERENCE{prvulovicgarzaran01,
 AUTHOR={M. Prvulovic and M. Garzaran and L. Rauchwerger and J. Torrellas},
 TITLE={{Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2001}
}

@CONFERENCE{cintramartinez00,
 AUTHOR={M. Cintra and J. Martinez and J. Torrellas},
 TITLE={{Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2000}
}

@article{dekruijfsankaralingam09,
 AUTHOR={M. deKruijf and K. Sankaralingam},
 TITLE={{MapReduce for the Cell B.E. Architecture}},
 JOURNAL={IBM Journal of Research and Development},
 VOLUME={53(5)},
 YEAR={2009}
}

@CONFERENCE{gratzsankaralingam07,
 AUTHOR={P. Gratz and K. Sankaralingam and H. Hanson and P. Shivakumar and R. McDonald and S. Keckler and D. Burger},
 TITLE={{Implementation and Evaluation of a Dynamically Routed Processor Operand Network}},
 BOOKTITLE={Proceedings of NOCS},
 YEAR={2007}
}

@CONFERENCE{bolotinguz07,
 AUTHOR={E. Bolotin and Z. Guz and I. Cidon and R. Ginosar and A. Kolodny},
 TITLE={{The Power of Priority: NoC based Distributed Cache Coherency}},
 BOOKTITLE={Proceedings of NOCS},
 YEAR={2007}
}

@CONFERENCE{nicopoulospark06,
 AUTHOR={C. Nicopoulos and D. Park and J. Kim and V. Narayanan and M. Yousif and C. Das},
 TITLE={{ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{kimnicopoulos06,
 AUTHOR={J. Kim and C. Nicopoulos and D. Park and V. Narayanan and M. Yousif and C. Das},
 TITLE={{A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{cezetuck06,
 AUTHOR={L. Ceze and J. Tuck and C. Cascaval and J. Torrellas},
 TITLE={{Bulk Disambiguation of Speculative Threads in Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{cezetuck07,
 AUTHOR={L. Ceze and J. Tuck and P. Montesinos and J. Torrellas},
 TITLE={{BulkSC: Bulk Enforcement of Sequential Consistency}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2007}
}

@ARTICLE{kungrobinson81,
 AUTHOR={H. Kung and J. Robinson},
 TITLE={{On Optimistic Methods for Concurrency Control}},
 JOURNAL={ACM Transactions on Database Systems},
 VOLUME={6(2)},
 MONTH={June},
 YEAR={1981}
}

@ARTICLE{marculescuogras09,
 AUTHOR={R. Marculescu and U. Ogras and L. Peh and N. Jerger and Y. Hoskote},
 TITLE={{Outstanding Research Problems in NoC Design: System, Microarchitecture and Circuit Perspectives}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={28(1)},
 MONTH={January},
 YEAR={2009}
}


@ARTICLE{lamport78,
 AUTHOR={L. Lamport},
 TITLE={{Time, Clocks, and the Ordering of Events in a Distributed System}},
 JOURNAL={Communications of the ACM},
 VOLUME={21},
 YEAR={1978}
}

@ARTICLE{agarwalsylvester06,
 AUTHOR={K. Agarwal and D. Sylvester and D. Blaauw},
 TITLE={{Modeling and Analysis of Crosstalk Noise in Coupled RLC Interconnects}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={25(5)},
 MONTH={May},
 YEAR={2006}
}

@book{ismailfriedman01,
 author = {Y. Ismail and E. Friedman},
 title = {{On-Chip Inductance in High Speed Integrated Circuits}},
 year = {2001},
 publisher = {Kluwer Publishers},
}

@CONFERENCE{deutsch97,
 AUTHOR={A. Deutsch},
 TITLE={{The Importance of Inductance and Inductive Coupling for On-chip Wiring}},
 BOOKTITLE={Proceedings of IEEE Topical Meeting on Electrical Performance of Electronic Packaging},
 YEAR={1997}
}

@CONFERENCE{vrudhulablaauw02,
 AUTHOR={S. Vrudhula and D. Blaauw and S. Sirichotiyakul},
 TITLE={{Estimation of the Likelihood of Capacitive Coupling Noise}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2002}
}

@CONFERENCE{cuestarobles07,
 AUTHOR={B. Cuesta and A. Robles and J. Duato},
 TITLE={{An Effective Starvation Avoidance Mechanism to Enhance the Token Coherence Protocol}},
 BOOKTITLE={Proceedings of PDP},
 YEAR={2007}
}

@CONFERENCE{brownkumar07,
 AUTHOR={J. Brown and R. Kumar and D. Tullsen},
 TITLE={{Proximity-Aware Directory-based Coherence for Multi-core Processor Architectures}},
 BOOKTITLE={Proceedings of SPAA},
 YEAR={2007}
}

@CONFERENCE{martyhill07,
 AUTHOR={M. Marty and M. Hill},
 TITLE={{Virtual Hierarchies to Support Server Consolidation}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2007}
}

@CONFERENCE{martyhill06,
 AUTHOR={M. Marty and M. Hill},
 TITLE={{Coherence Ordering for Ring-based Chip Multiprocessors}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{burckhardtalur05,
 AUTHOR={S. Burckhardt and R. Alur and M. Martin},
 TITLE={{Verifying Safety of a Token Coherence Implementation by Parametric Compositional Refinement}},
 BOOKTITLE={Proceedings of VMCAI},
 YEAR={2005}
}

@CONFERENCE{martybingham05,
 AUTHOR={M. Marty and J. Bingham and M. Hill and A. Hu and M. Martin and D. Wood},
 TITLE={{Improving Multiple-CMP Systems Using Token Coherence}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2005}
}

@CONFERENCE{bose12,
 AUTHOR={P. Bose},
 TITLE={{The Risk of Underestimating the Power of Communication}},
 BOOKTITLE={NSF Workshop on Emerging Technologies for Interconnects (WETI)},
 YEAR={2012}
}

@CONFERENCE{borkar06,
 AUTHOR={S. Borkar},
 TITLE={{Networks for Multi-Core Chips -- A Controversial View}},
 BOOKTITLE={Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)},
 YEAR={2006}
}


@MISC{borkar07,
 AUTHOR={S. Borkar},
 TITLE={{Networks for Multi-Core Chips -- A Contrarian View, ISLPED Keynote, 2007}},
 NOTE = {{www.islped.org/X2007/BorkarISLPED07.pdf}}
}


@MISC{pattkeynotehpca09,
 AUTHOR={Y. Patt},
 TITLE={{Multi-core Demands Multi-Interfaces, HPCA Keynote, 2009}}
}



@CONFERENCE{kundu06,
 AUTHOR={P. Kundu},
 TITLE={{On-Die Interconnects for Next Generation CMPs}},
 BOOKTITLE={Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)},
 YEAR={2006}
}

@CONFERENCE{iyer04,
 AUTHOR={R. Iyer},
 TITLE={{CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2004}
}

@CONFERENCE{iacobovici04,
 AUTHOR={S. Iacobovici and L. Spracklen and S. Kadambi and Y. Chou and S.G. Abraham},
 TITLE={{Effective Stream-Based and Execution-Based Data Prefetching}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2004}
}

@CONFERENCE{iyerzhao07,
 AUTHOR={R. Iyer and L. Zhao and F. Guo and R. Illikkal and D. Newell and Y. Solihin and L. Hsu and S. Reinhardt},
 TITLE={{QoS Policies and Architecture for Cache/Memory in CMP Platforms}},
 BOOKTITLE={Proceedings of SIGMETRICS},
 YEAR={2007}
}

@CONFERENCE{younkim07,
 AUTHOR={S. Youn and H. Kim and J. Kim},
 TITLE={{A Reusability-Aware Cache Memory Sharing Technique for High Performance CMPs with Private L2 Caches}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@CONFERENCE{jincho09,
 AUTHOR={L. Jin and S. Cho},
 TITLE={{SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2009}
}

@CONFERENCE{jincho07,
 AUTHOR={L. Jin and S. Cho},
 TITLE={{Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@CONFERENCE{acostacazorla07,
 AUTHOR={C. Acosta and F. Cazorla and A. Ramirez and M. Valero},
 TITLE={{Core to Memory Interconnection Implications for Forthcoming On-Chip Multiprocessors}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@CONFERENCE{zhaoiyer07a,
 AUTHOR={L. Zhao and R. Iyer and S. Makineni and J. Moses and R. Illikkal and D. Newell},
 TITLE={{Constraint-aware Large-Scale CMP Cache Design}},
 BOOKTITLE={Proceedings of HiPC},
 YEAR={2007}
}


@CONFERENCE{zhaoiyer07b,
 AUTHOR={L. Zhao and R. Iyer and S. Makineni and J. Moses and R. Illikkal and D. Newell},
 TITLE={{Performance, Area and Bandwidth Implications on Large-Scale CMP Cache Design}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@inproceedings{zhaoiyer07c,
author = {Li Zhao and Ravi Iyer and Ramesh Illikkal and Jaideep Moses and Srihari Makineni and Don Newell},
title = {{CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms}},
booktitle ={Proceedings of PACT},
year = {2007}
}

@inproceedings{bhattacharjeemartonosi09,
author = {A. Bhattacharya and M. Martonosi},
title = {{Thread Criticality Predictors for Dynamic Performance, Power
and Resource Management in Chip Multiprocessors}},
booktitle ={Proceedings of ISCA},
year = {2009}
}

@inproceedings{zhaoiyer07d,
author = {Li Zhao and Ravi Iyer and Ramesh Illikkal and Don Newell},
title = {{Exploring DRAM Cache Architectures for CMP Server Platforms}},
booktitle ={Proceedings of ICCD},
year = {2007}
}

@CONFERENCE{mooncho09,
 AUTHOR={Y. Moon and others},
 TITLE={{1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with Hybrid-I/O Sense Amplifier and Segmented Subarray Architecture}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2009}
}

@CONFERENCE{kirmankirman06,
 AUTHOR={N. Kirman and others},
 TITLE={{Leveraging Optical Technology in Future Bus-Based Chip Multiprocessors}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}


@CONFERENCE{cianchettikerekes09,
 AUTHOR={M. J. Cianchetti and J. C. Kerekes and D. H. Albonesi},
 TITLE={{Phastlane: A Rapid Transit Optical Routing Network}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2009}
}

@CONFERENCE{kirmanmartinez10,
 AUTHOR={N. Kirman and J. F. Martinez},
 TITLE={{An Efficient All-Optical On-Chip Interconnect Based on Oblivious Routing}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2010}
}

@CONFERENCE{yoonerez10,
 AUTHOR={D. Yoon and M. Erez},
 TITLE={{Virtualized and Flexible ECC for Main Memory}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2010}
}

@CONFERENCE{xuegarg10,
 AUTHOR={J. Xue and others},
 TITLE={{An Intra-Chip Free-Space Optical Interconnect}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2010}
}

@CONFERENCE{kokamccracken10,
 AUTHOR={P. Koka and M. McCracken and H. Schwetman and X. Zheng and R. Ho and A. Krishnamoorthy},
 TITLE={{Silicon-Photonic Network Architectures for Scalable, Power-Efficient Multi-Chip Systems}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2010}
}

@CONFERENCE{bahiratpasricha09,
 AUTHOR={S. Bahirat and S. Pasricha},
 TITLE={{Exploring Hybrid Photonic Networks-on-Chip for Emerging Chip Multiprocessors}},
 BOOKTITLE={Proceedings of CODES+ISSS},
 YEAR={2009}
}

@CONFERENCE{limickelson09,
 AUTHOR={Z. Li and A. Mickelson and L. Shang and M. Vachharajani and D. Filipovic and W. Park and Y. Sun},
 TITLE={{Spectrum: A Hybrid Nanophotonic-Electric On-Chip Network}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2009}
}

@CONFERENCE{pankumar09,
 AUTHOR={Y. Pan and P. Kumar and J. Kim and G. Memik and Y. Zhang and A. Choudhary},
 TITLE={{Firefly: Illuminating Future Network-on-Chip with Nanophotonics}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2009}
}

@CONFERENCE{pankim10,
 AUTHOR={Y. Pan and J. Kim and G. Memik},
 TITLE={{FlexiShare: Energy-Efficient Nanophotonic Crossbar Architecture through Channel Sharing}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2010}
}


@CONFERENCE{jianduwe13,
 AUTHOR={X. Jian and H. Duwe and J. Sartori and V. Sridharan and R. Kumar},
 TITLE={{Low-Power, Low-storage-overhead Chipkill Correct via Multi-line Error Correction}},
 BOOKTITLE={Proceedings of SC},
 YEAR={2013}
}

@CONFERENCE{jiankumar13,
 AUTHOR={X. Jian and R. Kumar},
 TITLE={{Adaptive Reliability Chipkill Correct (ARCC)}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2013}
}


@CONFERENCE{hsuiyer05,
 AUTHOR={L. Hsu and R. Iyer and S. Makineni and S. Reinhardt and D. Newell},
 TITLE={{Exploring the Cache Design Space for Large Scale CMPs}},
 BOOKTITLE={Proceedings of dasCMP},
 YEAR={2005}
}

@CONFERENCE{jinkim07,
 AUTHOR={Y. Jin and E. J. Kim and K. H. Yum},
 TITLE={{A Domain-Specific On-Chip Network Design for Large Scale Cache Systems}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{seifertslankard06,
 AUTHOR={N. Seifert and P. Slankard and M. Kirsch and B. Narasimham and V. Zia and C. Brookreson and A. Vo and S. Mitra and J. Maiz},
 TITLE={{Radiation Induced Soft Error Rates of Advanced CMOS Bulk Devices}},
 BOOKTITLE={Proceedings of IEEE International Reliability Physics Symposium},
 YEAR={2006}
}

@CONFERENCE{srinivasanbrooks02,
 AUTHOR={V. Srinivasan and D. Brooks and M. Gschwind and P. Bose and V. Zyuban and P. Strenski and P. Emma},
 TITLE={{Optimizing Pipelines for Power and Performance}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2002}
}

@ARTICLE{awasthivenkatesan07,
 AUTHOR={M. Awasthi and V. Venkatesan and R. Balasubramonian},
 TITLE={{Understanding the Impact of 3D Stacked Layouts on ILP}},
 JOURNAL={The Journal of Instruction-Level Parallelism},
 VOLUME={9},
 YEAR={2007}
}

@ARTICLE{madanbalasubramonian07a,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{Power Efficient Approaches to Redundant Multithreading}},
 JOURNAL={IEEE Transactions on Parallel and Distributed Systems (Special issue on CMP architectures)},
 VOLUME={Vol.18, No.8},
 MONTH={August},
 YEAR={2007}
}


@CONFERENCE{madanbalasubramonian07b,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{Leveraging 3D Technology for Improved Reliability}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2007}
}

@CONFERENCE{muralimanoharbalasubramonian07a,
 AUTHOR={N. Muralimanohar and R. Balasubramonian},
 TITLE={{Interconnect Design Considerations for Large NUCA Caches}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2007}
}

@CONFERENCE{muralimanoharbalasubramonian07b,
 AUTHOR={N. Muralimanohar and R. Balasubramonian and N. Jouppi},
 TITLE={{Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2007}
}


@CONFERENCE{chungchafi06,
 AUTHOR={J. Chung and H. Chafi and A. McDonald and C. Minh and B. Carlstrom and C. Kozyrakis and K. Olukotun},
 TITLE={{The Common Case Transactional Behavior of Multithreaded Programs}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2006}
}

@CONFERENCE{chaficasper07,
 AUTHOR={H. Chafi and J. Casper and B. Carlstrom and A. McDonald and C. Minh and W. Baek and C. Kozyrakis and K. Olukotun},
 TITLE={{A Scalable Non-Blocking Approach to Transactional Memory}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{sorinhill03,
 AUTHOR={D. Sorin and M. Hill and D. Wood},
 TITLE={{Dynamic Verification of End-to-End Multiprocessor Invariants}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2003}
}


@CONFERENCE{meixnersorin07,
 AUTHOR={A. Meixner and D. Sorin},
 TITLE={{Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}



@CONFERENCE{fernandezgarcia07,
 AUTHOR={R. Fernandez-Pascual and J. Garcia and M. Acacio and J. Duato},
 TITLE ={{A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}
        
@CONFERENCE{zhangasanovic05,
 AUTHOR={M. Zhang and K. Asanovic},
 TITLE={{Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2005}
}

        
@CONFERENCE{wongliu86,
 AUTHOR={D.F. Wong and C.L. Liu},
 TITLE={{A New Algorithm for Floorplan Design}},
 BOOKTITLE={Proceedings of the 23rd ACM/IEEE conference on Design automation},
 YEAR={1986}
}

@CONFERENCE{mullinswest04,
 AUTHOR={R. Mullins and A. West and S. Moore},
 TITLE={{Low-Latency Virtual-Channel Routers for On-Chip Networks}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2004}
}
        

@CONFERENCE{herrerogonzalez10,
 AUTHOR={E. Herrero and J. Gonzalez and R. Canal},
 TITLE={{Elastic Cooperative Caching: An Autonomous Dynamically Adaptive Memory Hierarchy for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2010}
}

@CONFERENCE{herrerogonzalez08,
 AUTHOR={E. Herrero and J. Gonzalez and R. Canal},
 TITLE={{Distributed Cooperative Caching}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2008}
}

@CONFERENCE{speightshafi05,
 AUTHOR={E. Speight and H. Shafi and L. Zhang and R. Rajamony},
 TITLE={{Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2005}
}

@CONFERENCE{dybdahlstenstrom07,
 AUTHOR={H. Dybdahl and P. Stenstrom},
 TITLE={{An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{varadarajannandy06,
 AUTHOR={K. Varadarajan and S. Nandy and V. Sharda and A. Bharadwaj and R. Iyer and S. Makineni and D. Newell},
 TITLE={{Molecular Caches: A Caching Structure for Dynamic Creation of Application-Specific Heterogeneous Cache Regions}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{sanchezkozyrakis10,
 AUTHOR={D. Sanchez and C. Kozyrakis},
 TITLE={{The ZCache: Decoupling Ways and Associativity}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2010}
}

@CONFERENCE{zhanjiang10,
 AUTHOR={D. Zhan and H. Jiang and S. Seth},
 TITLE={{STEM: Spatiotemporal Management of Capacity for Intra-Core Last Level Caches}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2010}
}

@CONFERENCE{zhang06,
 AUTHOR={C. Zhang},
 TITLE={{Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{rolanfraguela09,
 AUTHOR={D. Rolan and B. Fraguela and R. Doallo},
 TITLE={{Adaptive Line Placement with the Set Balancing Cache}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2009}
}

@CONFERENCE{qureshisuleman07,
 AUTHOR={M. Qureshi and M. Suleman and Y. Patt},
 TITLE={{Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{qureshithompson05,
 AUTHOR={M. Qureshi and D. Thompson and Y. Patt},
 TITLE={{The V-Way Cache: Demand Based Associativity via Global Replacement}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2005}
}

@CONFERENCE{qureshilynch06,
 AUTHOR={M. Qureshi and D. Lynch and O. Mutlu and Y. Patt},
 TITLE={{A Case for MLP-Aware Cache Replacement}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{qureshipatt06,
 AUTHOR={M. Qureshi and Y. Patt},
 TITLE={{Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@inproceedings{qureshijaleel07,
 author = {Moinuddin K. Qureshi and Aamer Jaleel and Yale N. Patt and Simon C. Steely and Joel Emer},
 title = {{Adaptive Insertion Policies for High Performance Caching}},
 booktitle = {Proceedings of ISCA},
 year = {2007}
 }


@CONFERENCE{beckmannmarty06,
 AUTHOR={B. Beckmann and M. Marty and D. Wood},
 TITLE={{ASR: Adaptive Selective Replication for CMP Caches}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{changsohi07,
 AUTHOR={J. Chang and G. Sohi},
 TITLE={{Co-Operative Cache Partitioning for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2007}
}

@CONFERENCE{changsohi06,
 AUTHOR={J. Chang and G. Sohi},
 TITLE={{Co-Operative Caching for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{liushayesteh05,
 AUTHOR={Y. Liu and A. Shayesteh and G. Memik and G. Reinman},
 TITLE={{Tornado Warning: The Perils of Selective Replay in Multithreaded Processors}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2005}
}

@CONFERENCE{pollack99,
 AUTHOR={F. Pollack},
 TITLE={{New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies}},
 BOOKTITLE={Keynote Speech, MICRO},
 YEAR={1999}
}

@CONFERENCE{cuviellodey99,
 AUTHOR={M. Cuviello and S. Dey and X. Bai and Y. Zhao},
 TITLE={{Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={1999}
}

@CONFERENCE{nordholztreytnar98,
 AUTHOR={P. Nordholz and D. Treytnar and J. Otterstedt and H. Grabinski and D. Niggemeyer and T. Williams},
 TITLE={{Signal Integrity Problems in Deep Submicron Arising from Interconnects between Cores}},
 BOOKTITLE={Proceedings of IEEE VLSI Test Symposium},
 YEAR={1998}
}

@ARTICLE{baidey04,
 AUTHOR={X. Bai and S. Dey},
 TITLE={{High-Level Crosstalk Defect Simulation Methodology for System-on-Chip Interconnects}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={23(9)},
 MONTH={September},
 YEAR={2004}
}

@CONFERENCE{ekpanyapongminz04,
 AUTHOR={M. Ekpanyapong and J. Minz and T. Watewai and H. Lee and S. Lim},
 TITLE={{Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2004}
}


@ARTICLE{ekpanyapongminz06,
 AUTHOR={M. Ekpanyapong and J. Minz and T. Watewai and H.S. Lee and S. K. Lim},
 TITLE={{Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={25(7)},
 YEAR={2006}
}

@ARTICLE{sankaranarayananvelusamy05,
 AUTHOR={K. Sankaranarayanan and S. Velusamy and M. Stan and K. Skadron},
 TITLE={{A Case for Thermal-Aware Floorplanning at the Microarchitectural Level}},
 JOURNAL={Journal of Instuction Level Parallelism},
 VOLUME={7},
 MONTH={October},
 YEAR={2005}
}

@ARTICLE{wiltonjouppi96,
 AUTHOR={S. Wilton and N. Jouppi},
 TITLE={{An Enhanced Cache Access and Cycle Time Model}},
 JOURNAL={IEEE Journal of Solid-State Circuits},
 MONTH={May},
 YEAR={1996}
}

@TECHREPORT{strattonrodrigues12,
 AUTHOR={J. A. Stratton and C. Rodrigues and I-.J. Sung and N. Obeid
   and L. W. Chang and N. Anssari and G. D. Liu and W-. M. W. Hwu},
 title={{The Parboil Technical Report}},
 institution={University of Illinois},
 year={2012}
}

@TECHREPORT{thoziyoormuralimanohar07,
 AUTHOR={S. Thoziyoor and N. Muralimanohar and N. Jouppi},
 title={{CACTI 5.0}},
 institution={HP Laboratories},
 year={2007}
}
@TECHREPORT{leenarasimhan10,
AUTHOR={C. Lee and V. Narasimhan and E. Ebrahimi and O. Mutlu and Y.N. Patt},
title={{DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems}},
institution={High Performance Systems Group, University of Texas at Austin},
year={2010}	
}

@TECHREPORT{padalazhu08,
 AUTHOR={P. Padala and X. Zhu and others},
 title={{Performance Evaluation of Virtualization Technologies for Server Consolidation}},
 institution={HP Laboratories},
 year={2008}
}

@TECHREPORT{locklear00,
 AUTHOR={D. Locklear},
 title={{Chipkill Correct Memory Architecture}},
 institution={Dell},
 year={2000}
}



@TECHREPORT{tarjanthoziyoor06,
 AUTHOR={D. Tarjan and S. Thoziyoor and N. Jouppi},
 title={{CACTI 4.0}},
 institution={HP Laboratories},
 year={2006}
}

@TECHREPORT{reinmanjouppi00,
 AUTHOR={G. Reinman and N. Jouppi},
 title={{CACTI 2.0: An Integrated Cache Timing and Power Model}},
 institution={WRL},
 number={2000/7},
 year={2000}
}

@TECHREPORT{ekpanyaponghealy04,
 AUTHOR={M. Ekpanyapong and M. Healy and C. Ballapuram and S. Lim and H. Lee and G. Loh},
 title={{Thermal-Aware 3D Microarchitectural Floorplanning}},
 institution={Georgia Institute of Technology Center for Experimental Research in Computer Systems},
 year={2004}
}

@CONFERENCE{nookalalilja06,
 AUTHOR={V. Nookala and D. Lilja and S. Sapatnekar and Y. Chen},
 TITLE={{Comparing Simulation Techniques for Microarchitecture-Aware Floorplanning}},
 BOOKTITLE={Proceedings of ISPASS},
 YEAR={2006}
}

@CONFERENCE{spranglecarmean02,
 AUTHOR={E. Sprangle and D. Carmean},
 TITLE={{Increasing Processor Performance by Implementing Deeper Pipelines}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2002}
}

@CONFERENCE{hankoren05,
 AUTHOR={Y. Han and I. Koren and C. Moritz},
 TITLE={{Temperature Aware Floorplanning}},
 BOOKTITLE={Proceedings of TACS-2 (held in conjunction with ISCA-32)},
 YEAR={2005}
}

@CONFERENCE{hefang08,
 AUTHOR={B. He and W. Fang and Q. Luo and N. Govindaraju and T. Wang},
 TITLE={{Mars: A MapReduce Framework on Graphics Processors}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2008}
}

@CONFERENCE{rangerraghuraman07,
 AUTHOR={C. Ranger and R. Raghuraman and A. Penmetsa and G. Bradski and C. Kozyrakis},
 TITLE={{Evaluating MapReduce for Multi-Core and Multiprocessor Systems}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{hunglink06,
 AUTHOR={W. Hung and G. Link and Y. Xie and N. Vijaykrishnan and M. Irwin},
 TITLE={{Interconnect and Thermal-Aware Floorplanning for 3D Microprocessors}},
 BOOKTITLE={Proceedings of ISQED},
 YEAR={2006}
}

@CONFERENCE{hungxie05,
 AUTHOR={W. Hung and Y. Xie and N. Vijaykrishnan and C. Addo-Quaye and T. Theocharides and M. Irwin},
 TITLE={{Thermal-Aware Floorplanning using Genetic Algorithms}},
 BOOKTITLE={Proceedings of ISQED},
 YEAR={2005}
}

@CONFERENCE{longsimonson04,
 AUTHOR={C. Long and L. Simonson and W. Liao and L. He},
 TITLE={{Floorplanning Optimization with Trajectory Piecewise-Linear Model for Pipelined Interconnects}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2004}
}

@CONFERENCE{liaohe03,
 AUTHOR={W. Liao and L. He},
 TITLE={{Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={2003}
}

@CONFERENCE{congjagannathan06,
 AUTHOR={J. Cong and A. Jagannathan and Y. Ma and G. Reinman and J. Wei and Y. Zhang},
 TITLE={{An Automated Design Flow for 3D Microarchitecture Evaluation}},
 BOOKTITLE={Proceedings of ASP-DAC},
 YEAR={2006}
}

@CONFERENCE{jagannathanyang05,
 AUTHOR={A. Jagannathan and H. Yang and K. Konigsfeld and D. Milliron and M. Mohan and M. Romesis and G. Reinman and J. Cong},
 TITLE={{Microarchitecture Evaluation with Floorplanning and Interconnect Pipelining}},
 BOOKTITLE={Proceedings of ASP-DAC},
 YEAR={2005}
}

@CONFERENCE{congjagannathan03,
 AUTHOR={J. Cong and A. Jagannathan and G. Reinman and M. Romesis},
 TITLE={{Microarchitecture Evaluation with Physical Planning}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2003}
}

@CONFERENCE{josephgrunwald97,
 AUTHOR={D. Joseph and D. Grunwald},
 TITLE={{Prefetching Using Markov Predictors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1997}
}

@CONFERENCE{caldergrunwald95,
 AUTHOR={B. Calder and D. Grunwald},
 TITLE={{Next Cache Line and Set Prediction}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1995}
}


@CONFERENCE{borchtune02,
 AUTHOR={E. Borch and E. Tune and B. Manne and J. Emer},
 TITLE={{Loose Loops Sink Chips}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2002}
}

@CONFERENCE{abdollahifallah05,
 AUTHOR={A. Abdollahi and F. Fallah and M. Pedram},
 TITLE={{An Effective Power Mode Transition Technique in MTCMOS Circuits}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2005}
}

@CONFERENCE{ishiharafallah05,
 AUTHOR={T. Ishihara and F. Fallah},
 TITLE={{A Non-Uniform Cache Architecture for Low Power System Design}},
 BOOKTITLE={Proceedings of ISLPED},
 YEAR={2005}
}

@CONFERENCE{sridharanliberty12,
 AUTHOR={V. Sridharan and D. Liberty},
 TITLE={{A Field Study of DRAM Errors}},
 BOOKTITLE={Proceedings of SELSE},
 YEAR={2012}
}


@CONFERENCE{ghiasikeller05,
 AUTHOR={S. Ghiasi and T. Keller and F. Dawson},
 TITLE={{Scheduling for Heterogeneous Processors in Server Systems}},
 BOOKTITLE={Proceedings of the Second Conference on Computing Frontiers},
 YEAR={2005}
}


@CONFERENCE{madanbalasubramonian06a,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{A First-Order Analysis of Power Overheads of Redundant Multi-Threading}},
 BOOKTITLE={Proceedings of Workshop on the System Effects of Logic Soft Errors (SELSE-2)},
 YEAR={2006}
}


@CONFERENCE{madanbalasubramonian06b,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{Exploiting Eager Register Release in a Redundantly Multi-Threaded Processor}},
 BOOKTITLE={Proceedings of Workshop on Architectural Reliability (WAR-2)},
 YEAR={2006}
}

@CONFERENCE{bieniakumar08b,
 AUTHOR={C. Bienia and S. Kumar and K. Li},
 TITLE={{PARSEC vs. SPLASH-2: A Quantitative Comparison of Two Multithreaded Benchmark Suites on Chip-Multiprocessors}},
 BOOKTITLE={Proceedings of IISWC},
 YEAR={2008}
}


@TECHREPORT{bieniakumar08,
 AUTHOR={C. Bienia and S. Kumar and J. P. Singh and K. Li },
 TITLE={{The PARSEC Benchmark Suite: Characterization and Architectural Implications}},
 INSTITUTION={Princeton University},
 YEAR={2008}
}


@TECHREPORT{nellansbalasubramonian09a,
 AUTHOR={D. Nellans and R. Balasubramonian and E. Brunvand},
 title={{Interference Aware Cache Designs for Operating System Execution}},
 number={UUCS-09-002},
 institution={School of Computing, University of Utah},
 year={2009}
}

@CONFERENCE{pugsleyspjut10,
 AUTHOR={S.H. Pugsley and J. Spjut and D. Nellans and R. Balasubramonian},
 TITLE={{SWEL: Hardware Cache Coherence Protocols to Map Shared Data onto Shared Caches}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2010}
}

@CONFERENCE{pugsleyawasthi08a,
 AUTHOR={S.H. Pugsley and M. Awasthi and N. Madan and N. Muralimanohar and R. Balasubramonian},
 TITLE={{Scalable and Reliable Communication for Hardware Transactional Memory}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2008}
}

@TECHREPORT{pugsleyawasthi08b,
 AUTHOR={S.H. Pugsley and M. Awasthi and N. Madan and N. Muralimanohar and R. Balasubramonian},
 title={{Scalable, Reliable, Power-Efficient Communication for Hardware Transactional Memory}},
 number={UUCS-08-001},
 institution={School of Computing, University of Utah},
 year={2008}
}

@TECHREPORT{madanbalasubramonian05,
 AUTHOR={N. Madan and R. Balasubramonian},
 title={{Power-Efficient Approaches to Reliability}},
 number={UUCS-05-010},
 institution={School of Computing, University of Utah},
 year={2005}
}

@article{conwayhughes07,
 AUTHOR={P. Conway and B. Hughes},
 TITLE={{The AMD Opteron Northbridge Architecture}},
 journal={IEEE Micro},
 VOLUME={27},
 YEAR={2007}
}

@CONFERENCE{borkarkarnik03,
 AUTHOR={S. Borkar and T. Karnik and S. Narendra and J. Tschanz and A. Keshavarzi and V. De},
 TITLE={{Parameter Variations and Impact on Circuits and Microarchitecture}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2003}
}

@CONFERENCE{hofstee05,
 AUTHOR={P. Hofstee},
 TITLE={{Power Efficient Processor Architecture and The Cell Processor}},
 BOOKTITLE={Proceedings of HPCA-11 (Industrial Session)},
 YEAR={2005},
 PAGES={258-262}
}

@CONFERENCE{mukherjeebannon02,
 AUTHOR={S. Mukherjee and P. Bannon and S. Lang and A. Spink and D Webb},
 TITLE={{The Alpha 21364 Network Architecture}},
 BOOKTITLE={IEEE Micro},
 VOLUME={22},
 YEAR={2002}
}

@CONFERENCE{mukherjeeemer05,
 AUTHOR={S. Mukherjee and J. Emer and S. Reinhardt},
 TITLE={{The Soft Error Problem: An Architectural Perspective}},
 BOOKTITLE={Proceedings of HPCA (Industrial Session)},
 YEAR={2005}
}

@CONFERENCE{agarwalpeh09b,
 AUTHOR={N. Agarwal and L-S. Peh and N. Jha},
 TITLE={{In-Network Coherence Filtering: Snoopy Coherence without Broadcasts}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2009}
}

@CONFERENCE{agarwalpeh09a,
 AUTHOR={N. Agarwal and L-S. Peh and N. Jha},
 TITLE={{In-Network Snoop Ordering: Snoopy Coherence on Unordered Interconnects}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2009}
}

@CONFERENCE{eisleypeh08,
 AUTHOR={N. Eisley and L-S. Peh and L. Shang},
 TITLE={{Leveraging On-Chip Networks for Cache Migration in Chip Multiprocessors}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2008}
}

@CONFERENCE{eisleypeh06,
 AUTHOR={N. Eisley and L-S. Peh and L. Shang},
 TITLE={{In-Network Cache Coherence}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{wangpeh03a,
 AUTHOR={H-S. Wang and L-S. Peh and S. Malik},
 TITLE={{Power-Driven Design of Router Microarchitectures in On-Chip Networks}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2003}
}


@CONFERENCE{wangpeh03b,
 AUTHOR={H.-S. Wang and  L.-S. Peh and S. Malik},
 TITLE={{A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers}},
 BOOKTITLE={IEEE Micro, Vol 24, No 1},
 MONTH={January},
 YEAR={2003}
}

@CONFERENCE{wangpeh05,
 AUTHOR={H.-S. Wang and  L.-S. Peh and S. Malik},
 TITLE={{A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks}},
 BOOKTITLE={Proceedings of DATE},
 YEAR={2005}
}



@CONFERENCE{skadronstan03,
  AUTHOR = {K. Skadron and others},
  TITLE = {{Temperature-Aware Microarchitecture}},
  BOOKTITLE = {Proceedings of ISCA},
  YEAR = {2003}
}       
        
@CONFERENCE{briggstan05,
 AUTHOR = {G. Briggs and E. J. Tan and and A. Nelson and D. H. Albonesi},
 TITLE = {{QUILT: A GUI-based Integrated Circuit Floorplanning Environment for Computer Architecture Research and Education}},
 BOOKTITLE = {Workshop on Computer Architecture Education},
 YEAR = {2005}
}


@TECHREPORT{siaroadmap01,
 AUTHOR={{Semiconductor Industry Association}},
 TITLE={{The National Technology Roadmap for Engineers}},
 YEAR={2001}
}
 
@MISC{ptmasu,
 AUTHOR = {{Arizona State University}},
 TITLE = {{Predictive Technology Model}},
 NOTE = {http://www.eas.asu.edu/\~{}ptm}
}

@MISC{bsimberkeley4,
 AUTHOR={{U.C.Berkeley}},
 TITLE={{BSIM4 Device Models}},
 NOTE = {http://www-device.eecs.berkeley.edu/\~{}bsim3/bsim4.html}
}
 

@TECHREPORT{bsimberkeley3_1,
  AUTHOR={{U.C.Berkeley}},
  TITLE={{BSIM3v3.1 Spice MOS device models}},
  YEAR={1997}
}
                  
@CONFERENCE{martinflautner02,
 AUTHOR={S. Martin and K. Flautner and T. Mudge and D. Blaauw},
 TITLE={{Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={2002}
}

@CONFERENCE{buttssohi00,
 AUTHOR={J.A. Butts and G. Sohi},
 TITLE={{A Static Power Model for Architects}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2000}
}

@ARTICLE{pehdally01a,
 AUTHOR={L.-S. Peh and W. Dally},
 TITLE={{A Delay Model for Router Micro-architectures}},
 JOURNAL={IEEE Micro},
 VOLUME={21(1)},
 PAGES={26-34},
 MONTH={January/February},
 YEAR={2001}
}

@CONFERENCE{pehdally01b,
 AUTHOR={L-S. Peh and W. Dally},
 TITLE={{A Delay Model and Speculative Architecture for Pipelined Routers}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2001}
}


@CONFERENCE{wangcollins04,
 AUTHOR={P. Wang and J. Collins and H. Wang and D. Kim and B. Greene and K. Chan and A. Yunus and T. Sych and S. Moore and J. Shen},
 TITLE={{Helper Threads via Virtual Multithreading on an Experimental Itanium2 Processor-Based Platform}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2004}
}

@CONFERENCE{tiwarisingh98,
 AUTHOR={V. Tiwari and D. Singh and S. Rajgopal and G. Mehta and R. Patel and F. Baez},
 TITLE={{Reducing Power in High-Performance Microprocessors}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={1998}
}

@CONFERENCE{deborkar99,
 AUTHOR={V. De and S. Borkar},
 TITLE={{Technology and Design Challenges for Low Power and High Performance}},
 BOOKTITLE={Proceedings of ISLPED},
 YEAR={1999}
}

@CONFERENCE{sjogrenmyers97,
 AUTHOR={A.E. Sjogren and C.J. Myers},
 TITLE={{Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline}},
 BOOKTITLE={Proceedings of 17th Conference on Advanced Research in VLSI},
 YEAR={1997}
}

@CONFERENCE{kgildsouza06,
 AUTHOR={T. Kgil and S. D'Souza and A. Saidi and N. Binkert and R. Dreslinski and S. Reinhardt and K. Flautner and T. Mudge},
 TITLE={{PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2006}
}

@CONFERENCE{mysoreagrawal06,
 AUTHOR={S. Mysore and B. Agrawal and N. Srivastava and S. Lin and K. Banerjee and T. Sherwood},
 TITLE={{Introspective 3D Chips}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2006}
}

@CONFERENCE{sherwoodperelman02,
 AUTHOR={T. Sherwood and E. Perelman and G. Hamerly and B. Calder},
 TITLE={{Automatically Characterizing Large Scale Program Behavior}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2002}
}

@CONFERENCE{clark01,
 AUTHOR={L.T. Clark},
 TITLE={{Circuit Design of XScale Microprocessors}},
 BOOKTITLE={Symposium on VLSI Circuits (Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits)},
 MONTH={June},
 YEAR={2001}
}

@CONFERENCE{mukherjeeweaver03,
 AUTHOR={S. Mukherjee and C. Weaver and J. Emer and S. Reinhardt and T. Austin},
 TITLE={{A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2003}
}

@CONFERENCE{bohr95,
 AUTHOR={M. Bohr},
 TITLE={{Interconnect Scaling - The Real Limiter to High-Performance ULSI}},
 BOOKTITLE={Proceedings of the International Electron Devices Meeting},
 MONTH={December},
 YEAR={1995}
}

@CONFERENCE{bachateodorescu13,
 AUTHOR={A. Bacha and R. Teodorescu},
 TITLE={{Dynamic Reduction of Voltage Margins by Leveraging On-chip ECC in Itanium II Processors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2013}
}

@CONFERENCE{lefurgydrake11,
 AUTHOR={C. Lefurgy and A. Drake and M. Floyd and M. Allen-Ware and B. Brock and J. Tierno and J. Carter},
 TITLE={{Active Management of Timing Guardband to Save Energy in POWER7}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2011}
}

@CONFERENCE{ernstkim03,
 AUTHOR={D. Ernst and N. Kim and S. Das and S. Pant and T. Pham and R. Rao and C. Ziesler and D. Blaauw and T. Austin and T. Mudge and K. Flautner},
 TITLE={{Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2003}
}

@CONFERENCE{austin99,
 AUTHOR={T. Austin},
 TITLE={{DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={1999}
}

@CONFERENCE{mukherjeekontz02,
 AUTHOR={S. Mukherjee and M. Kontz and S. Reinhardt},
 TITLE={{Detailed Design and Implementation of Redundant Multithreading Alternatives}},
 BOOKTITLE={Proceedings of ISCA-29},
 YEAR={2002}
}

@CONFERENCE{shivakumarkistler02,
 AUTHOR={P. Shivakumar and M. Kistler and S. Keckler and D. Burger and L. Alvisi},
 TITLE={{Modeling the Effect of Technology Trends on the Soft Error Rate of Combinatorial Logic}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2002}
}

@CONFERENCE{gomaascarbrough03,
 AUTHOR={M. Gomaa and C. Scarbrough and T.N. Vijaykumar},
 TITLE={{Transient-Fault Recovery for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2003}
}

@CONFERENCE{vijaykumarpomeranz02,
 AUTHOR={T.N. Vijaykumar and I. Pomeranz and K. Cheng},
 TITLE={{Transient-Fault Recovery via Simultaneous Multithreading}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2002}
}

@CONFERENCE{mendelsonsuri00,
 AUTHOR={A. Mendelson and N. Suri},
 TITLE={{Designing High-Performance and Reliable Superscalar Architectures: The Out-of-Order Reliable Superscalar O3RS Approach}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2000}
}

@CONFERENCE{smolenskim04,
 AUTHOR={J. Smolens and J. Kim and J. Hoe and B. Falsafi},
 TITLE={{Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2004}
}

@CONFERENCE{rayhoe01,
 AUTHOR={J. Ray and J. Hoe and B. Falsafi},
 TITLE={{Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2001}
}

@CONFERENCE{bowershealy04,
 AUTHOR={F. Bower and P. Shealy and S. Ozev and D. Sorin},
 TITLE={{Tolerating Hard Faults in Microprocessor Array Structures}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2004}
}

@CONFERENCE{kleinosowski04,
 AUTHOR={A.J. KleinOsowski and K. KleinOsowski and V. Rangarajan and P. Ranganath and D. Lilja},
 TITLE={{The Recursive NanoBox Processor Grid: A Reliable System Architecture for Unreliable Nanotechnology Devices}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2004}
}

@CONFERENCE{srinivasanadve04,
 AUTHOR={J. Srinivasan and S. Adve and P. Bose and J. Rivers},
 TITLE={{The Case for Lifetime Reliability-Aware Microprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2004}
}

@CONFERENCE{wangquek04,
 AUTHOR={N. Wang and J. Quek and T. Rafacz and S. Patel},
 TITLE={{Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2004}
}

@article{ lijohn06,
     author = "Tao Li and Lizy Kurian John",
     title = {{Operating System Power Minimization through Run-time Processor Resource Adaptation}},
     journal = "IEEE Microprocessors and Microsystems",
     year= "2006",
     month="June",
     pages="189-198",
     volume="30",
     issue="4"
}

@inproceedings{lijohn06b,
 author = {T. Li and L.K John},
 title = {{OS-aware Tuning: Improving Instruction Cache Energy Efficiency on System Workloads}},
 booktitle = {Performance, Computing, and Communications Conference, 2006. IPCCC 2006. 25th IEEE International},
 year = {2006},
 pages = {10-22},
 }

@conference{browntullsen08,
 author = {Jeffery A. Brown and Dean M. Tullsen},
 title = {{The Shared-Thread Multiprocessor}},
 booktitle = {Proceedings of ICS},
 year = {2008}
 }


@article{nellanssudan10a,
 AUTHOR={D. Nellans and K.Sudan and R. Balasubramonian and E. Brunvand},
 TITLE={{Hardware Prediction of OS Run-Length For Fine-Grained Resource Customization}},
 journal={Proceedings of ISPASS},
 YEAR={2010}
}



@article{nellansbalasubramonian09b,
 AUTHOR={D. Nellans and R. Balasubramonian and E. Brunvand},
 TITLE={{OS Execution on Multi-Cores: Is Out-Sourcing Worthwhile?}},
 journal={ACM Operating System Review},
 MONTH={April},
 YEAR={2009}
}


@article{lijohn02,
  author = {T. Li and L. John and A. Sivasubramaniam and N. Vijaykrishnan and J. Rubio},
  title = {{Understanding and Improving Operating System Effects in Control Flow Prediction}},
  journal = {Operating Systems Review},
  year= {2002},
  month={December} 
}

@ARTICLE{xieloh06,
 AUTHOR={Y. Xie and G. Loh and B. Black and K. Bernstein},
 TITLE={{Design Space Exploration for 3D Architectures}},
 JOURNAL={ACM Journal of Emerging Technologies in Computing Systems},
 VOLUME={2(2)},
 PAGES={65-103},
 MONTH={April},
 YEAR={2006}
}

@ARTICLE{naffzigerstackhouse06,
 AUTHOR={S. Naffziger and B. Stackhouse and T. Grutkowski and D. Josephson and J. Desai and E. Alon and M. Horowitz},
 TITLE={{The Implementation of a 2-Core Multi-Threaded Itanium Family Processor}},
 JOURNAL={IEEE Journal of Solid-State Circuits},
 VOLUME={41(1)},
 MONTH={January},
 YEAR={2006}
}

@CONFERENCE{mcnairybhatia04,
 AUTHOR = {C. McNairy and R. Bhatia},
 TITLE = {{Montecito - The Next Product in the Itanium Processor Family}},
 BOOKTITLE = {Proceedings of Hot Chips},
 YEAR = {2004}
}


@ARTICLE{mcnairybhatia05,
 AUTHOR={C. McNairy and R. Bhatia},
 TITLE={{Montecito: A Dual-Core, Dual-Thread Itanium Processor}},
 JOURNAL={IEEE Micro},
 VOLUME={25(2)},
 MONTH={March/April},
 YEAR={2005}
}

@ARTICLE{hardavellassomogyi04,
 AUTHOR={N. Hardavellas and S. Somogyi and T. Wenisch and R. Wunderlich and S. Chen and J. Kim and B. Falsafi and J. Hoe and A. Nowatzyk},
 TITLE={{SIMFLEX: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture}},
 JOURNAL={ACM SIGMETRICS Performance Evaluation Review},
 VOLUME={31(4)},
 PAGES={31-35},
 MONTH={March},
 YEAR={2004}
}

@ARTICLE{xuschmidt05,
 AUTHOR={Q. Xu and others},
 TITLE={{Micrometre-Scale Silicon Electro-Optic Modulator}},
 JOURNAL={Nature},
 VOLUME={435},
 PAGES={325-327},
 MONTH={May},
 YEAR={2005}
}

@ARTICLE{barbieribenabes08,
 AUTHOR={R. Barbieri and others},
 TITLE={{Design and Construction of the High-Speed Optoelectronic Memory System Demonstrator}},
 JOURNAL={Applied Opt.},
 YEAR={2008}
}

@ARTICLE{streiblbrenner89,
 AUTHOR={N. Streibl and others},
 TITLE={{Digital Optics}},
 JOURNAL={Proceedings of IEEE},
 YEAR={1989}
}

@ARTICLE{miller09,
 AUTHOR={D. A. B. Miller},
 TITLE={{Device Requirements for Optical Interconnects to Silicon Chips}},
 JOURNAL={Proceedings of IEEE Special Issue on Silicon Photonics},
 YEAR={2009}
}

@ARTICLE{beausoleilkuekes08,
 AUTHOR={R. G. Beausoleil and others},
 TITLE={{Nanoelectronic and Nanophotonic Interconnect}},
 JOURNAL={Proceedings of IEEE},
 YEAR={2008}
}


@ARTICLE{martinsorin05,
 AUTHOR={M. Martin and D. Sorin and B. Beckmann and M. Marty and M. Xu and A. Alameldeen and K. Moore and M. Hill and D. Wood},
 TITLE={{Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset}},
 JOURNAL={Computer Architecture News},
 YEAR={2005}
}

@ARTICLE{lonoskilaudon92,
 AUTHOR={Daniel Lenoski and James Ludon and Kourosh Gharachorloo and Wolf-Dietrich Weber and Anoop Gupta and John Hennessy and Mark Horowitz and Monica S. Lam},
 TITLE={{The Stanford Dash Multiprocessor}},
 JOURNAL={IEEE Computer},
 VOLUME={25(3)},
 PAGES={63-79},
 MONTH={March},
 YEAR={1992}
}

@ARTICLE{magnussonchristensson02,
 AUTHOR={P. Magnusson and M. Christensson and J. Eskilson and D. Forsgren and G. Hallberg and J. Hogberg and F. Larsson and A. Moestedt and B. Werner},
 TITLE={{Simics: A Full System Simulation Platform}},
 JOURNAL={IEEE Computer},
 VOLUME={35(2)},
 PAGES={50-58},
 MONTH={February},
 YEAR={2002}
}

@ARTICLE{john04,
 AUTHOR={L.K. John},
 TITLE={{More on Finding a Single Number to Indicate Overall Performance of a Benchmark Suite}},
 JOURNAL={ACM Computer Architecture News},
 VOLUME={32(1)},
 MONTH={March},
 YEAR={2004}
}

@ARTICLE{maywoods79,
 AUTHOR={T. May and M. Woods},
 TITLE={{Alpha-Particle-Induced Soft Errors in Dynamic Memories}},
 JOURNAL={IEEE Transactions on Electronic Devices},
 VOLUME={26(2)},
 YEAR={1979}
}

@ARTICLE{ziegler96,
 AUTHOR={J. Ziegler},
 TITLE={{Terrestrial Cosmic Rays}},
 JOURNAL={IBM Journal of Research and Development},
 VOLUME={40(1)},
 PAGES={19-39},
 MONTH={January},
 YEAR={1996}
}

@ARTICLE{bourianoff03,
 AUTHOR={G. Bourianoff},
 TITLE={{The Future of Nanocomputing}},
 JOURNAL={IEEE Computer},
 PAGES={44-53},
 MONTH={August},
 YEAR={2003}
}

@ARTICLE{krishnantorrellas99,
 AUTHOR={V. Krishnan and J. Torrellas},
 TITLE={{A Chip-Multiprocessor Architecture with Speculative Multithreading}},
 JOURNAL={IEEE Transactions on Computers},
 VOLUME={48(9)},
 MONTH={September},
 YEAR={1999}
}

@ARTICLE{muibanerjee04,
 AUTHOR={M. L. Mui and K. Banerjee and A. Mehrotra},
 TITLE={{A Global Interconnect Optimization Scheme for Nanometer Scale VLSI With Implications for Latency, Bandwidth, and Power Dissipation}},
 JOURNAL={IEEE Transactions on Electronic Devices},
 VOLUME={Vol.51, No.2},
 PAGES={},
 MONTH={February},
 YEAR={2004}
}

@ARTICLE{warnockkeaty02,
 AUTHOR={J.D. Warnock and J.M. Keaty and J. Petrovick and J.G. Clabes and C.J. Kircher and B.L. Krauter and P.J. Restle and B.A. Zoric and C.J. Anderson},
 TITLE={{The Circuit and Physical Design of the POWER4 Microprocessor}},
 JOURNAL={IBM Journal of Research and Development},
 VOLUME={46(1)},
 PAGES={27-51},
 MONTH={January},
 YEAR={2002}
}

@ARTICLE{deutsch98,
 AUTHOR={A. Deutsch},
 TITLE={{Electrical Characteristics of Interconnections for High-Performance Systems}},
 JOURNAL={Proceedings of the IEEE},
 VOLUME={86(2)},
 PAGES={315-355},
 MONTH={February},
 YEAR={1998}
}

@ARTICLE{changtalwalkar03,
 AUTHOR={R.T. Chang and N. Talwalkar and C.P. Yue and S.S. Wong},
 TITLE={{Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects}},
 JOURNAL={IEEE Journal of Solid-State Circuits},
 VOLUME={38(5)},
 PAGES={834-838},
 MONTH={May},
 YEAR={2003}
}

%%% Complete uptill here :: Manu


@ARTICLE{homai01,
        AUTHOR={R. Ho and K.W. Mai and M.A. Horowitz},
        TITLE={{The Future of Wires}},
        JOURNAL={Proceedings of the IEEE},
        VOLUME={Vol.89, No.4},
	PAGES={},
        MONTH={April},
        YEAR={2001}}

@ARTICLE{barrosodubois95,
        AUTHOR={L. Barroso and M. Dubois},
        TITLE={{Performance Evaluation of the Slotted Ring Multiprocessor}},
        JOURNAL={IEEE Transactions on Computers},
        VOLUME={vol.44(7)},
	PAGES={},
        MONTH={July},
        YEAR={1995}}

@ARTICLE{guzkeidar07,
        AUTHOR={Z. Guz and I. Keidar and A. Kolodny and U. Weiser},
        TITLE={{Nahalal: Memory Organization for Chip Multiprocessors}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.6(1)},
	PAGES={},
        MONTH={May},
        YEAR={2007}}


@ARTICLE{songxie08,
        AUTHOR={W. Song and K. Xie},
        TITLE={{Optimal Design of a multi-mode interference splitter based on SOI}},
        JOURNAL={Optoelectronics Letters},
        VOLUME={4(2)},
	PAGES={},
        MONTH={},
        YEAR={2008}}




@ARTICLE{ahnleverich08,
        AUTHOR={J. Ahn and J. Leverich and R. S. Schreiber and N. Jouppi},
        TITLE={{Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.7(1)},
	PAGES={},
         YEAR={2008}}


@ARTICLE{blundelllewis06,
        AUTHOR={C. Blundell and E. Lewis and M. Martin},
        TITLE={{Subtleties of Transactional Memory Atomicity Semantics}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.5(2)},
	PAGES={},
        MONTH={November},
        YEAR={2006}}

@ARTICLE{enrightlipasti07,
        AUTHOR={N. Enright-Jerger and M. Lipasti and L. Peh},
        TITLE={{Circuit-Switched Coherence}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.6(1)},
	PAGES={},
        MONTH={March},
        YEAR={2007}}

@ARTICLE{citron04,
        AUTHOR={D. Citron},
        TITLE={{Exploiting Low Entropy to Reduce Wire Delay}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.2},
	PAGES={},
        MONTH={January},
        YEAR={2004}}

@CONFERENCE{liusivasubramaniam04,
        AUTHOR={C. Liu and A. Sivasubramaniam and M. Kandemir},
        TITLE={{Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs}},
        BOOKTITLE={Proceedings of HPCA},
        PAGES={},
        MONTH={February},
        YEAR={2004}}

@CONFERENCE{guzkeidar08,
        AUTHOR={Z. Guz and I. Keidar and A. Kolodny and U. Weiser},
        TITLE={{Utilizing Shared Data in Chip Multiprocessors with the Nahalal Architecture}},
        BOOKTITLE={Proceedings of SPAA},
        PAGES={},
        MONTH={June},
        YEAR={2008}}

@CONFERENCE{kapur2002,
        AUTHOR={P. Kapur and G. Chandra and K.C. Saraswat},
        TITLE={{Power Estimation in Global Interconnects and its Reduction Using a Novel Repeater Optimization Methodology}},
        BOOKTITLE={Proceedings of DAC},
        PAGES={},
        MONTH={June},
        YEAR={2002}}


@CONFERENCE{kimtaylor03,
        AUTHOR={J.S. Kim and M.B. Taylor and J. Miller and D. Wentzlaff},
        TITLE={{Energy Characterization of a Tiled Architecture Processor with On-Chip Networks}},
        BOOKTITLE={Proceedings of ISLPED},
        PAGES={424-427},
        MONTH={},
        YEAR={2003}}

@CONFERENCE{mahlkechen92,
        AUTHOR={S.A. Mahlke and D.C. Lin and W.Y. Chen and R.E. Hank and R.A. Bringmann},
        TITLE={{Effective Compiler Support for Predicated Execution Using the Hyperblock}},
        BOOKTITLE={Proceedings of MICRO-25},
        PAGES={},
        MONTH={December},
        YEAR={1992}}

@CONFERENCE{klauserpaithankar98,
        AUTHOR={A. Klauser and A. Paithankar and D. Grunwald},
        TITLE={{Selective Eager Execution on the PolyPath Architecture}},
        BOOKTITLE={Proceedings of ISCA-25},
        PAGES={},
        MONTH={June},
        YEAR={1998}}

@CONFERENCE{kimdally05,
        AUTHOR={J. Kim and W. Dally and B. Towles and A. Gupta},
        TITLE={{Microarchitecture of a High-Radix Router}},
        BOOKTITLE={Proceedings of ISCA},
        PAGES={},
        YEAR={2005}}

@CONFERENCE{faraboschibrown00,
        AUTHOR={P. Faraboschi and G. Brown and J. Fisher and G. Desoli and F. Homewood},
        TITLE={{Lx: A Technology Platform for Customizable VLIW Embedded Processing}},
        BOOKTITLE={Proceedings of ISCA-27},
        PAGES={},
        MONTH={June},
        YEAR={2000}}

@CONFERENCE{subramaniansmaragdakis06,
        AUTHOR={R. Subramanian and Y. Smaragdakis and G. Loh},
        TITLE={{Adaptive Caches: Effective Shaping of Cache Behavior to Workloads}},
        BOOKTITLE={Proceedings of MICRO-39},
        PAGES={},
        MONTH={December},
        YEAR={2006}}

@CONFERENCE{singhdally03,
        AUTHOR={A. Singh and W. Dally and A. Gupta and B. Towles},
        TITLE={{GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks}},
        BOOKTITLE={Proceedings of ISCA-30},
        PAGES={},
        MONTH={June},
        YEAR={2003}}

@CONFERENCE{ahndally04,
        AUTHOR={J.H. Ahn and W.J. Dally and B. Khailany and U. Kapasi},
        TITLE={{Evaluating the Imagine Stream Architecture}},
        BOOKTITLE={Proceedings of ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{xanthopoulosbailey01,
        AUTHOR={T. Xanthopoulos and D.W. Bailey and A.K. Gangwar and M.K. Gowan and A.K. Jain and B.K. Prewitt},
        TITLE={{The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor}},
        BOOKTITLE={Proceedings of the IEEE International Solid-State Circuits Conference},
        PAGES={402-403},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{minzunoanjo00,
        AUTHOR={M. Minzuno and K. Anjo and Y. Sume and M. Fukaishi and H. Wakabayashi and T. Mogami and T. Horiuchi and M. Yamashina},
        TITLE={{Clock Distribution Networks with On-Chip Transmission Lines}},
        BOOKTITLE={Proceedings of the IEEE International Interconnect Technology Conference},
        PAGES={3-5},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{nalmalpuburleson01,
        AUTHOR={A. Nalmalpu and W. Burleson},
        TITLE={{A Practical Approach to DSM Repeater Insertion: Satisfying Delay Constraints while Minimizing Area and Power}},
        BOOKTITLE={Proceedings of IEEE ASIC SOC Conference},
        PAGES={},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{venkatramanlaffely04,
        AUTHOR={V. Venkatraman and A. Laffely and J. Jang and H. Kukkamalla and Z. Zhu and W. Burleson},
        TITLE={{NOCIC: A Spice-Based Interconnect Planning Tool Emphasizing Aggressive On-Chip Interconnect Circuit Methods}},
        BOOKTITLE={Proceedings of International Workshop on System Level Interconnect Prediction},
        PAGES={},
        MONTH={February},
        YEAR={2004}}

@CONFERENCE{muralimanoharramani06,
        AUTHOR={N. Muralimanohar and K. Ramani and R. Balasubramonian},
        TITLE={{Power Efficient Resource Scaling in Partitioned Architectures through Dynamic Heterogeneity}},
        BOOKTITLE={Proceedings of ISPASS},
        PAGES={},
        MONTH={March},
        YEAR={2006}}

@CONFERENCE{balasubramonianmuralimanohar05,
        AUTHOR={R. Balasubramonian and N. Muralimanohar and K. Ramani and V. Venkatachalapathy},
        TITLE={{Microarchitectural Wire Management for Performance and Power in Partitioned Architectures}},
        BOOKTITLE={Proceedings of HPCA-11},
        PAGES={},
        MONTH={February},
        YEAR={2005}}

@ARTICLE{muralimanoharbalasubramonian08,
        AUTHOR={N. Muralimanohar and R. Balasubramonian and N. Jouppi},
        TITLE={{Architecting Efficient Interconnects for Large Caches with CACTI 6.0}},
        JOURNAL={IEEE Micro (Special Issue on Top Picks from Architecture Conferences)},
        VOLUME={},
	PAGES={},
        MONTH={Jan/Feb},
        YEAR={2008}}

@ARTICLE{pattersonanderson97,
        AUTHOR={D. Patterson and T. Anderson and N. Cardwell and R. Fromm and K. Keeton and C. Kozyrakis and R. Thomas and C. Yelick},
        TITLE={{A Case for Intelligent DRAM: IRAM}},
        JOURNAL={IEEE Micro},
        VOLUME={17(2)},
	PAGES={},
        MONTH={April},
        YEAR={1997}}

@ARTICLE{balasubramonianmuralimanohar06,
        AUTHOR={R. Balasubramonian and N. Muralimanohar and K. Ramani and L. Cheng and J. Carter},
        TITLE={{Leveraging Wire Properties at the Microarchitecture Level}},
        JOURNAL={IEEE Micro},
        VOLUME={26(6)},
	PAGES={},
        MONTH={Nov/Dec},
        YEAR={2006}}

@CONFERENCE{chengmuralimanohar06,
        AUTHOR={L. Cheng and N. Muralimanohar and K. Ramani and R. Balasubramonian and J. Carter},
        TITLE={{Interconnect-Aware Coherence Protocols for Chip Multiprocessors}},
        BOOKTITLE={Proceedings of 33rd International Symposium on Computer Architecture (ISCA-33)},
        PAGES={339-350},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{chengmuralimanohar05,
        AUTHOR={L. Cheng and N. Muralimanohar and K. Ramani and R. Balasubramonian and J. Carter},
        TITLE={{Wire Management for Coherence Traffic in Chip Multiprocessors}},
        BOOKTITLE={Proceedings of the 6th Workshop on Complexity-Effective Design, held in conjunction with ISCA-32},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{schererscott05,
        AUTHOR={W. Scherer and M. Scott},
        TITLE={{Advanced Contention Management for Dynamic Software Transactional Memory}},
        BOOKTITLE={Proceedings of PODC},
        PAGES={},
        MONTH={},
        YEAR={2005}}

@CONFERENCE{chakravortyranjan06,
        AUTHOR={A. Chakravorty and A. Ranjan and R. Balasubramonian},
        TITLE={{Re-Visiting the Performance Impact of Microarchitectural Floorplanning}},
        BOOKTITLE={Proceedings of the 3rd Workshop on Temperature Aware Computer Systems, held in conjunction with ISCA-33},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@book{larusrajwar06,
  author	= {Larus, James R. and Rajwar, Ravi},
  title		= {Transactional Memory},
  year		= {2006},
  publisher	= {Morgan \& Claypool},
  urlpage	= {http://www.morganclaypool.com/doi/abs/10.2200/S00070ED1V01Y200611CAC002},
}

@book{pacheco01,
  author	= {Pacheco, Peter S.},
  title		= {Parallel Programming with MPI},
  year		= {2001},
  publisher	= {Morgan Kauffman Publishers},
  urlpage	= {http://www.elsevierdirect.com/product.jsp?isbn=9781558603394},
}



@CONFERENCE{chandraguo05,
        AUTHOR={D. Chandra and F. Guo and S. Kim and Y. Solihin},
        TITLE={{Predicting inter-thread cache contention on a chip-multiprocessor architecture}},
        BOOKTITLE={Proceedings of HPCA-11},
        PAGES={},
        MONTH={February},
        YEAR={2005}}

@CONFERENCE{riccibarrus06,
        AUTHOR={R. Ricci and S. Barrus and D. Gebhardt and R. Balasubramonian},
        TITLE={{Leveraging Bloom Filters for Smart Search Within NUCA Caches}},
        BOOKTITLE={Proceedings of the 7th Workshop on Complexity-Effective Design, held in conjunction with ISCA-33},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{yaghmourdagenais00,
        AUTHOR={K. Yaghmour and M. Dagenais},
        TITLE={{Measuring and Characterizing System Behavior Using Kernel-Level Event Logging}},
        BOOKTITLE={Proceedings of the USENIX Annual Technical Conference},
        PAGES={},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{muralimanoharbalasubramonian06,
        AUTHOR={N. Muralimanohar and R. Balasubramonian},
        TITLE={{The Effect of Interconnect Design on the Performance of Large L2 Caches}},
        BOOKTITLE={Proceedings of the 3rd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers},
        PAGES={},
        MONTH={October},
        YEAR={2006}}

@CONFERENCE{awasthibalasubramonian06,
        AUTHOR={M. Awasthi and R. Balasubramonian},
        TITLE={{Exploring the Design Space for 3D Clustered Architectures}},
        BOOKTITLE={Proceedings of the 3rd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers},
        PAGES={},
        MONTH={October},
        YEAR={2006}}

@CONFERENCE{nellansbalasubramonian05,
        AUTHOR={D. Nellans and R. Balasubramonian and E. Brunvand},
        TITLE={{A Case for Increased Operating System Support in Chip Multi-Processors}},
        BOOKTITLE={Proceedings of the 2nd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers},
        MONTH={September},
        YEAR={2005}}

@CONFERENCE{ramanimuralimanohar04,
        AUTHOR={K. Ramani and N. Muralimanohar and R. Balasubramonian},
        TITLE={{Microarchitectural Techniques to Reduce Interconnect Power in Clustered Processors}},
        BOOKTITLE={Proceedings of the 5th Workshop on Complexity-Effective Design, held in conjunction with ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{taylorlee04,
        AUTHOR={M. Taylor and W. Lee and J. Miller and D. Wentzlaff and I. Bratt and B. Greenwald and H. Hoffmann and P. Johnson and J. Kim and J. Psota and A. Raraf and N. Shnidman and V. Strumpen and M. Frank and S. Amarasinghe and A. Agarwal},
        TITLE={{Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams}},
        BOOKTITLE={Proceedings of ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{taylorlee03,
        AUTHOR={M. Taylor and W. Lee and S. Amarasinghe and A. Agarwal},
        TITLE={{Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures}},
        BOOKTITLE={Proceedings of HPCA-9},
        PAGES={},
        MONTH={February},
        YEAR={2003}}

@CONFERENCE{kumarpeh07,
        AUTHOR={A. Kumar and L. Peh and P. Kundu and N. Jha},
        TITLE={{Express Virtual Channels: Towards the Ideal Interconnection Fabric}},
        BOOKTITLE={Proceedings of ISCA},
        PAGES={},
        YEAR={2007}}


@CONFERENCE{magenkolodny04,
        AUTHOR={N. Magen and A. Kolodny and U. Weiser and N. Shamir},
        TITLE={{Interconnect Power Dissipation in a Microprocessor}},
        BOOKTITLE={Proceedings of System Level Interconnect Prediction},
        PAGES={},
        MONTH={February},
        YEAR={2004}}

@CONFERENCE{balasubramoniansrinivasan03,
        AUTHOR={R. Balasubramonian and V. Srinivasan and S. Dwarkadas},
        TITLE={{Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches}},
        BOOKTITLE={Workshop on Power-Aware Computer Systems, in conjunction with MICRO-36},
        PAGES={},
        MONTH={December},
        YEAR={2003}}

@CONFERENCE{hogainsley04,
        AUTHOR={R. Ho and J. Gainsley and R. Drost},
        TITLE={{Long Wires and Asynchronous Control}},
        BOOKTITLE={Proceedings of ASYNC-10},
        PAGES={},
        MONTH={April},
        YEAR={2004}}

@CONFERENCE{balasubramonian04,
        AUTHOR={R. Balasubramonian},
        TITLE={{Cluster Prefetch: Tolerating On-Chip Wire Delays in Clustered Microarchitectures}},
        BOOKTITLE={Proceedings of ICS-18},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{davislaudon05,
        AUTHOR={J. Davis and J. Laudon and K. Olukotun},
        TITLE={{Maximizing CMP Throughput with Mediocre Cores}},
        BOOKTITLE={Proceedings of PACT-14},
        PAGES={},
        MONTH={September},
        YEAR={2005}}

@CONFERENCE{hammondwilley98,
        AUTHOR={L. Hammond and M. Willey and K. Olukotun},
        TITLE={{Data Speculation Support for a Chip Multiprocessor}},
        BOOKTITLE={Proceedings of ASPLOS-VIII},
        PAGES={},
        MONTH={October},
        YEAR={1998}}

@CONFERENCE{olukotunnayfeh96,
        AUTHOR={K. Olukotun and B.A. Nayfeh and L. Hammond and K. Wilson and K-Y. Chang},
        TITLE={{The Case for a Single-Chip Multiprocessor}},
        BOOKTITLE={Proceedings of ASPLOS-VII},
        PAGES={},
        MONTH={October},
        YEAR={1996}}

@CONFERENCE{collinstullsen04,
        AUTHOR={J.D. Collins and D.M. Tullsen},
        TITLE={{Clustered Multithreaded Architectures -- Pursuing Both IPC and Cycle Time}},
        BOOKTITLE={Proceedings of the 18th IPDPS},
        PAGES={},
        MONTH={April},
        YEAR={2004}}

@CONFERENCE{kapasidally02,
        AUTHOR={U. Kapasi and W.J. Dally and S. Rixner and J.D. Owens and B. Khailany},
        TITLE={{The Imagine Stream Processor}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={September},
        YEAR={2002}}

@book{dallytowles,
        author="W.J. Dally and B. Towles",
        title="Principles and Practices of Interconnection Networks",
        edition="1st",
        publisher={Morgan Kaufmann},
        address={},
        year=2003}


@book{keethbaker08,
        author="B. Keeth and R. J. Baker and B. Johnson and F. Lin",
        title="DRAM Circuit Design - Fundamental and High-Speed Topics",
        edition="",
        publisher={IEEE Press},
        address={},
        year=2008}




@CONFERENCE{kesslerjooss89,
        AUTHOR={R.E. Kessler and R. Jooss and A. Lebeck and M.D. Hill},
        TITLE={{Inexpensive Implementations of Set-Associativity}},
        BOOKTITLE={Proceedings of ISCA-16},
        PAGES={},
        MONTH={May},
        YEAR={1989}}

@CONFERENCE{kimsmith02,
        AUTHOR={H-S. Kim and J.E. Smith},
        TITLE={{An Instruction Set and Microarchitecture for Instruction Level Distributed Processing}},
        BOOKTITLE={Proceedings of ISCA-29},
        PAGES={},
        MONTH={May},
        YEAR={2002}}


@MISC{hessonleblanc97,
	AUTHOR={J. Hesson and J. LeBlanc and S. Ciavaglia},
	TITLE={{Apparatus to Dynamically Control the Out-of-Order Execution of Load-Store Instructions}},
	HOWPUBLISHED={US Patent 5,615,350},
	MONTH={March},
	YEAR={1997}}

@CONFERENCE{brooksmartonosi01,
        AUTHOR={D. Brooks and M. Martonosi},
        TITLE={{Dynamic Thermal Management for High-Performance Microprocessors}},
        BOOKTITLE={Proceedings of HPCA-7},
        PAGES={},
        MONTH={January},
        YEAR={2001}}

@CONFERENCE{hopinkston03,
        AUTHOR={W. Ho and T. Pinkston},
        TITLE={{A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns}},
        BOOKTITLE={Proceedings of HPCA-9},
        PAGES={},
        MONTH={February},
        YEAR={2003}}

@CONFERENCE{brooksmartonosi99,
        AUTHOR={D. Brooks and M. Martonosi},
        TITLE={{Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance}},
        BOOKTITLE={Proceedings of HPCA-5},
        PAGES={},
        MONTH={January},
        YEAR={1999}}

@ARTICLE{fridmangreenfield00,
        AUTHOR={J. Fridman and Z. Greenfield},
        TITLE={{The TigerSharc DSP Architecture}},
        JOURNAL={IEEE Micro},
        VOLUME={},
	PAGES={},
        MONTH={January/February},
        YEAR={2000}}

@ARTICLE{ainsworthpinkston07,
        AUTHOR={T. W. Ainsworth and T. M. Pinkston},
        TITLE={{Characterizing the Cell EIB On-Chip Network}},
        JOURNAL={IEEE Micro},
        VOLUME={},
	PAGES={},
        MONTH={September/October},
        YEAR={2007}}
 

@ARTICLE{pehpinkston05,
        AUTHOR={L-S. Peh and T. Pinkston},
        TITLE={{Guest Editorial: Special Section on On-Chip Networks}},
        JOURNAL={IEEE Transactions on Parallel and Distributed Systems},
        VOLUME={16(2)},
	PAGES={},
        MONTH={February},
        YEAR={2005}}

@ARTICLE{kalterstapper90,
        AUTHOR={H. L. Kalter and others},
        TITLE={{A 50-ns 16-Mb DRAM with 10-ns Data Rate and On-Chip ECC}},
        JOURNAL={IEEE Journal of Solid-State Circuits},
        VOLUME={25(5)},
	PAGES={},
        MONTH={October},
        YEAR={1990}}




@ARTICLE{dally92b,
        AUTHOR={W. Dally},
        TITLE={{Virtual-Channel Flow Control}},
        JOURNAL={IEEE Transactions on Parallel and Distributed Systems},
        VOLUME={3(2)},
        PAGES={},
        MONTH={March},
        YEAR={1992}}

@ARTICLE{dahlgrenstenstrom96,
        AUTHOR={F. Dahlgren and P. Stenstrom},
        TITLE={{Evaluation of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors}},
        JOURNAL={IEEE Transactions on Parallel and Distributed Systems},
        VOLUME={7(4)},
        PAGES={385-395},
        MONTH={April},
        YEAR={1999}}

@ARTICLE{huhburger04,
 AUTHOR={Jaehyuk Huh and Doug Burger and Jichuan Chang and Gurindar S. Sohi},
 TITLE={{Speculative Incoherent Cache Protocols}},
 JOURNAL={IEEE Micro},
 VOLUME={24},
 NUMBER={6},
 PAGES={104-109},
 YEAR={2004}
}



@ARTICLE{brooksbose00,
        AUTHOR={D. Brooks and P. Bose and S. Schuster and H. Jacobson and P. Kudva and A. Buyuktosunoglu and J. Wellman and V. Zyuban and M. Gupta and P. Cook},
        TITLE={{Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors}},
        JOURNAL={IEEE Micro},
        VOLUME={},
	PAGES={},
        MONTH={November/December},
        YEAR={2000}}

@ARTICLE{gerosagary94,
        AUTHOR={G. Gerosa and et al.},
        TITLE={{A 2.2 W, 80 MHz Superscalar RISC Microprocessor}},
        JOURNAL={IEEE Journal of Solid-State Circuits},
        VOLUME={29(12)},
	PAGES={1440-1454},
        MONTH={December},
        YEAR={1994}}

@ARTICLE{welch84,
        AUTHOR={T.A. Welch},
        TITLE={{A Technique for High Performance Data Compression}},
        JOURNAL={IEEE Computer},
        VOLUME={17(6)},
	PAGES={8-19},
        MONTH={June},
        YEAR={1984}}

@CONFERENCE{loh02,
        AUTHOR={G.H. Loh},
        TITLE={{Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth}},
        BOOKTITLE={Proceedings of MICRO-35},
        PAGES={},
        MONTH={November},
        YEAR={2002}}

@CONFERENCE{loh09,
        AUTHOR={G.H. Loh},
        TITLE={{Extending the Effectiveness of 3D-Stacked DRAM Caches
	with an Adaptive Multi-Queue Policy}},
        BOOKTITLE={Proceedings of MICRO-42},
        YEAR={2009}}


@CONFERENCE{abalifranke01,
        AUTHOR={B. Abali and H. Franke and S. Xiaowei and D. Poff and T. Smith},
        TITLE={{Performance of Hardware Compressed Main Memory}},
        BOOKTITLE={Proceedings of HPCA},
        YEAR={2001}}

@CONFERENCE{zhangyang00,
        AUTHOR={Y. Zhang and J. Yang and R. Gupta},
        TITLE={{Frequent Value Locality and Value-Centric Data Cache Design}},
        BOOKTITLE={Proceedings of ASPLOS},
        YEAR={2000}}

@CONFERENCE{yangzhang00,
        AUTHOR={J. Yang and Y. Zhang and R. Gupta},
        TITLE={{Frequent Value Compression in Data Caches}},
        BOOKTITLE={Proceedings of MICRO-33},
        PAGES={258-265},
        MONTH={December},
        YEAR={2000}}

@CONFERENCE{beckmannwood04,
        AUTHOR={B.M. Beckmann and D.A. Wood},
        TITLE={{Managing Wire Delay in Large Chip-Multiprocessor Caches}},
        BOOKTITLE={Proceedings of MICRO-37},
        PAGES={},
        MONTH={December},
        YEAR={2004}}

@CONFERENCE{liangcanal07,
       AUTHOR={X. Liang and R. Canal and G. Wei and D. Brooks},
       TITLE={{Process Variation Tolerant 3T1D-Based Cache Architectures}},
       BOOKTITLE={Proceedings of MICRO},
       YEAR={2007}}

@CONFERENCE{hallnorreinhardt00,
       AUTHOR={E. Hallnor and S. Reinhardt},
       TITLE={{A Fully Associative Software-Managed Cache Design}},
       BOOKTITLE={Proceedings of ISCA},
       YEAR={2000}}

@CONFERENCE{hallnorreinhardt05,
       AUTHOR={E. Hallnor and S. Reinhardt},
       TITLE={{A Unified Compressed Memory Hierarchy}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2005}}

@article{agarwalpanda12,
  author    = {S. Agarwal and A. Panda and B. Mozafari and A. Iyer and S. Madden and I. Stoica},
  title     = {{Blink and It's Done: Interactive Queries on Very Large Data}},
  journal   = {PVLDB},
  volume    = {5},
  number    = {12},
  year      = {2012},
  pages     = {1902-1905}
}

@inproceedings{agarwalmozafari13,
 author = {S. Agarwal and B. Mozafari and A. Panda and H. Milner and S. Madden and I. Stoica},
 title = {{BlinkDB: Queries with Bounded Errors and Bounded Response Times on Very Large Data}},
 booktitle = {Proceedings of EuroSys},
 year = {2013}
}

@CONFERENCE{leehong99,
       AUTHOR={J. Lee and W. Hong and S. Kim},
       TITLE={{Design and Evaluation of a Selective Compressed Memory System}},
       BOOKTITLE={Proceedings of ICCD},
       YEAR={1999}}

@CONFERENCE{alameldeenwood07,
       AUTHOR={Alaa Alameldeen and David Wood},
       TITLE={{Interactions Between Compression and Prefetching in Chip Multiprocessors}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2007}}

@CONFERENCE{alameldeenwood04,
       AUTHOR={Alaa Alameldeen and David Wood},
       TITLE={{Adaptive Cache Compression for High-Performance Processors}},
       BOOKTITLE={Proceedings of ISCA},
       YEAR={2004}}

@CONFERENCE{alameldeenwood03,
       AUTHOR={Alaa Alameldeen and David Wood},
       TITLE={{Variability in Architectural Simulations of Multi-Threaded Workloads}},
       BOOKTITLE={Proceedings of HPCA-9},
       PAGES={},
       MONTH={March},
       YEAR={2003}}

@CONFERENCE{beckmannwood03,
        AUTHOR={B.M. Beckmann and D.A. Wood},
        TITLE={{TLC: Transmission Line Caches}},
        BOOKTITLE={Proceedings of MICRO-36},
        PAGES={},
        MONTH={December},
        YEAR={2003}}

@CONFERENCE{racunaspatt03,
        AUTHOR={P. Racunas and Y.N. Patt},
        TITLE={{Partitioned First-Level Cache Design for Clustered Microarchitectures}},
        BOOKTITLE={Proceedings of ICS-17},
        PAGES={},
        MONTH={June},
        YEAR={2003}}

@CONFERENCE{sazeidesvassiliadis96,
        AUTHOR={Y. Sazeides and S. Vassiliadis and J.E. Smith},
        TITLE={{The Performance Potential of Data Dependence Speculation and Collapsing}},
        BOOKTITLE={Proceedings of MICRO-29},
        PAGES={238-247},
        MONTH={Dec},
        YEAR={1996}}

@CONFERENCE{aggarwalfranklin02,
        AUTHOR={A. Aggarwal and M. Franklin},
        TITLE={{Hierarchical Interconnects for On-Chip Clustering}},
        BOOKTITLE={Proceedings of IPDPS},
        PAGES={},
        MONTH={April},
        YEAR={2002}}

@CONFERENCE{annavarampatel01,
        AUTHOR={M. Annavaram and J. Patel and E. Davidson},
        TITLE={{Data Prefetching by Dependence Graph Precomputation}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={52-61},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{yanglebeck00,
        AUTHOR={C. -L. Yang and A. R. Lebeck},
        TITLE={{Push vs pull:Data movement for linked data structures}},
        BOOKTITLE={Proceedings of ICS},
        YEAR={2000}}

@CONFERENCE{collinstullsen01,
        AUTHOR={J. Collins and D. M. Tullsen and H. Wang and J.P. Shen},
        TITLE={{Dynamic Speculative Precomputation}},
        BOOKTITLE={Proceedings of MICRO-34},
        YEAR={2001}}

@CONFERENCE{zhangmckee00,
        AUTHOR={L. Zhang and S. A. McKee and W. C. Hsieh and J. B.
	  Carter},
        TITLE={{Pointer-based Prefetching Within the Impulse Adaptable
	Memory Controller}},
        BOOKTITLE={Proceedings of the Workshop on Solving the Memory
	  Wall Problem},
        YEAR={2000}}

@CONFERENCE{lipastischmidt95,
        AUTHOR={M. Lipasti and W. J. Schmidt and S. R. Kunkel and R.
	  R. Roediger},
        TITLE={{SPAID: Software Prefetching in Pointer and
	  Call-intensive environments}},
        BOOKTITLE={Proceedings of MICRO-28},
        YEAR={1995}}

@CONFERENCE{zilessohi01,
        AUTHOR={C. Ziles and G. Sohi},
        TITLE={{Execution-based Preduction using Speculative Slices}},
        BOOKTITLE={Proceedings of ISCA-28},
        YEAR={2001}}

@CONFERENCE{collinswang01,
        AUTHOR={J. Collins and H. Wang and D. Tullsen and C. Hughes and Y-F. Lee and D. Lavery and J. Shen},
        TITLE={{Speculative Precomputation: Long-Range Prefetching of Delinquent
 Loads}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={14-25},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{fiskbahar99,
        AUTHOR={B. Fisk and I. Bahar},
        TITLE={{The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency}},
        BOOKTITLE={IEEE International Conference on Computer Design},
        PAGES={538-545},
        MONTH={October},
        YEAR={1999}}

@CONFERENCE{srinivasanju01,
        AUTHOR={S. Srinivasan and R. Ju and A. Lebeck and C. Wilkerson},
        TITLE={{Locality vs. Criticality}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={132-143},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{romerohlrich95,
        AUTHOR={T. Romer and W. Ohlrich and A. Karlin and B. Bershad},
        TITLE={{Reducing TLB and Memory Overhead Using Online Superpage 
Promotion}},
        BOOKTITLE={Proceedings of ISCA-22},
        YEAR={1995}}

@CONFERENCE{veidenbaumtang99,
        AUTHOR={A. Veidenbaum and W. Tang and R. Gupta and A. Nicolau and 
X. Ji},
        TITLE={{Adapting Cache Line Size to Application Behavior}},
        BOOKTITLE={Proceedings of ICS},
        YEAR={1999}}

@CONFERENCE{reiffan02,
        AUTHOR={R. Reif and A. Fan and K.-N. Chen and S. Das},
        TITLE={{Fabrication Technologies for Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of 3rd International Symposium on Quality Electronic Design},
        PAGES={},
        MONTH={March},
        YEAR={2002}}

@CONFERENCE{congzhang05,
        AUTHOR={J. Cong and Y. Zhang},
        TITLE={{Thermal-Driven Multilevel Routing for 3-D ICs}},
        BOOKTITLE={Proceedings of ASP-DAC},
        PAGES={},
        MONTH={January},
        YEAR={2005}}

@CONFERENCE{puttaswamyloh06a,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology}},
        BOOKTITLE={Proceedings of ISVLSI},
        PAGES={},
        MONTH={March},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh06b,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{The Impact of 3-Dimensional Integration on the Design of Arithmetic Units}},
        BOOKTITLE={Proceedings of ISCAS},
        PAGES={},
        MONTH={May},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh06c,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Thermal Analysis of a 3D Die-Stacked High-Performance Microprocessor}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={April},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh06d,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Dynamic Instruction Schedulers in a 3-Dimensional Integration Technology}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={April},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh05,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Implementing Caches in a 3D Technology for High Performance Processors}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={October},
        YEAR={2005}}

@CONFERENCE{mayegaerdogan03,
        AUTHOR={J. Mayega and O. Erdogan and P. Belemjian and K. Zhou and J. McDonald and R. Kraft},
        TITLE={{3D Direct Vertical Interconnect Microprocessors Test Vehicle}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={},
        YEAR={2003}}

@CONFERENCE{xubodik03,
        AUTHOR={M. Xu and R. Bodik and M. Hill},
        TITLE={{A ``Flight Data Recorder'' for Enabling Full-System Multiprocessor Deterministic Replay}},
        BOOKTITLE={Proceedings of ISCA-30},
        PAGES={},
        MONTH={June},
        YEAR={2003}}

@CONFERENCE{pattersonasanovic97,
        AUTHOR={D. Patterson and K. Asanovic and A. Brown and R. Fromm and J. Golbus and B. Gribstad and K. Keeton and C. Kozyrakis and D. Martin and S. Perissakis and R. Thomas and N. Treuhaft and K. Yelick},
        TITLE={{Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={},
        YEAR={1997}}

@CONFERENCE{gebiswilliams04,
        AUTHOR={J. Gebis and S. Williams and C. Kozyrakis and D. Patterson},
        TITLE={{VIRAM-1: A Media-Oriented Vector Processor with Embedded DRAM}},
        BOOKTITLE={Proceedings of DAC},
        PAGES={},
        MONTH={},
        YEAR={2004}}

@CONFERENCE{hammondwong04,
        AUTHOR={L. Hammond and V. Wong and M. Chen and B. Hertzberg and B. Carlstrom and M. Prabhu and H. Wijaya and C. Kozyrakis and K. Olukotun},
        TITLE={{Transactional Memory Coherence and Consistency (TCC)}},
        BOOKTITLE={Proceedings of ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{sanchezyen07,
        AUTHOR={D. Sanchez and L. Yen and M. Hill and K. Sankaralingam},
        TITLE={{Implementing Signatures for Transactional Memory}},
        BOOKTITLE={Proceedings of MICRO-40},
        PAGES={},
        MONTH={December},
        YEAR={2007}}

@CONFERENCE{ramadanrossbach07,
        AUTHOR={H. Ramadan and C. Rossbach and D. Porter and O. Hofmann and A. Bhandari and E. Witchel},
        TITLE={{MetaTM/TxLinux: Transactional Memory for an Operating System}},
        BOOKTITLE={Proceedings of ISCA-34},
        PAGES={},
        MONTH={June},
        YEAR={2007}}

@CONFERENCE{rajwarherlihy05,
        AUTHOR={R. Rajwar and M. Herlihy and K. Lai},
        TITLE={{Virtualizing Transactional Memory}},
        BOOKTITLE={Proceedings of ISCA-32},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{ananianasanovic05,
        AUTHOR={C. Ananian and K. Asanovic and B. Kuszmaul and C. Leiserson and S. Lie},
        TITLE={{Unbounded Transactional Memory}},
        BOOKTITLE={Proceedings of HPCA-11},
        PAGES={},
        MONTH={February},
        YEAR={2005}}

@CONFERENCE{aggarwalcantin08,
        AUTHOR={N. Aggarwal and others},
        TITLE={{Power Efficient DRAM Speculation}},
        BOOKTITLE={Proceedings of HPCA},
        PAGES={},
        YEAR={2008}}

@CONFERENCE{herlihymoss93,
        AUTHOR={M. Herlihy and J. Moss},
        TITLE={{Transactional Memory: Architectural Support for Lock-Free Data Structures}},
        BOOKTITLE={Proceedings of ISCA-20},
        PAGES={},
        MONTH={May},
        YEAR={1993}}

@CONFERENCE{bobbamoore07,
        AUTHOR={J. Bobba and K. Moore and H. Volos and L. Yen and M. Hill and M. Swift and D. Wood},
        TITLE={{Performance Pathologies in Hardware Transactional Memory}},
        BOOKTITLE={Proceedings of ISCA-34},
        PAGES={},
        MONTH={June},
        YEAR={2007}}

@CONFERENCE{rajwargoodman02,
        AUTHOR={R. Rajwar and J. Goodman},
        TITLE={{Transactional Lock-Free Execution of Lock-Based Programs}},
        BOOKTITLE={Proceedings of ASPLOS-X},
        PAGES={},
        MONTH={October},
        YEAR={2002}}

@CONFERENCE{moorebobba06,
        AUTHOR={K. Moore and J. Bobba and M. Moravan and M. Hill and D. Wood},
        TITLE={{LogTM: Log-Based Transactional Memory}},
        BOOKTITLE={Proceedings of HPCA-12},
        PAGES={},
        MONTH={February},
        YEAR={2006}}

@CONFERENCE{daschandrakasan03,
        AUTHOR={S. Das and A. Chandrakasan and R. Reif},
        TITLE={{Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools}},
        BOOKTITLE={Proceedings of ISVLSI},
        PAGES={},
        MONTH={},
        YEAR={2003}}

@CONFERENCE{daschandrakasan04,
        AUTHOR={S. Das and A. Chandrakasan and R. Reif},
        TITLE={{Timing, Energy, and Thermal Performance of Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={},
        YEAR={2004}}

@CONFERENCE{wilkersonraman04,
        AUTHOR={P. Wilkerson and A. Raman and M. Turowski},
        TITLE={{Fast, Automated Thermal Simulation of Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of 9th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{chiangsouri01,
        AUTHOR={T.-Y. Chiang and S. Souri and C. Chui and K.C. Saraswat},
        TITLE={{Thermal Analysis of Heterogeneous 3-D ICs with Various Integration Scenarios}},
        BOOKTITLE={Proceedings of IEEE IEDM},
        PAGES={},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{chiangbanerjee01,
        AUTHOR={T.-Y. Chiang and K. Banerjee and K.C. Saraswat},
        TITLE={{Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects}},
        BOOKTITLE={Proceedings of ICCAD},
        PAGES={},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{dasfan04,
        AUTHOR={S. Das and A. Fan and K.-N. Chen and C. Tan},
        TITLE={{Technology, Performance, and Computer-Aided Design of Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of International Symposium on Physical Design},
        PAGES={},
        MONTH={April},
        YEAR={2004}}

@CONFERENCE{blackannavaram06,
        AUTHOR={B. Black and others},
        TITLE={{Die Stacking (3D) Microarchitecture}},
        BOOKTITLE={Proceedings of MICRO},
        PAGES={},
        MONTH={December},
        YEAR={2006}}

@CONFERENCE{loiagrawal06,
        AUTHOR={G. Loi and B. Agrawal and N. Srivastava and S. Lin and T. Sherwood and K. Banerjee},
        TITLE={{A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy}},
        BOOKTITLE={Proceedings of DAC-43},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{reedyeung05,
        AUTHOR={P. Reed and G. Yeung and B. Black},
        TITLE={{Design Aspects of a Microprocessor Data Cache using 3D Die Interconnect Technology}},
        BOOKTITLE={Proceedings of International Conference on Integrated Circuit Design and Technology},
        PAGES={},
        MONTH={May},
        YEAR={2005}}

@CONFERENCE{blacknelson04,
        AUTHOR={B. Black and D. Nelson and C. Webb and N. Samra},
        TITLE={{3D Processing Technology and its Impact on IA32 Microprocessors}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={October},
        YEAR={2004}}

@CONFERENCE{linicopoulos06,
        AUTHOR={F. Li and C. Nicopoulos and T. Richardson and Y. Xie and N. Vijaykrishnan and M. Kandemir},
        TITLE={{Design and Management of 3D Chip Multiprocessors Using Network-in-Memory}},
        BOOKTITLE={Proceedings of ISCA-33},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{tsaixie05,
        AUTHOR={Y.-F. Tsai and Y. Xie and N. Vijaykrishnan and M.J. Irwin},
        TITLE={{Three-Dimensional Cache Design Using 3DCacti}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={October},
        YEAR={2005}}

@CONFERENCE{nelsonbriggs05,
        AUTHOR={N. Nelson and G. Briggs and M. Haurylau and G. Chen and H. Chen and D. Albonesi and E. Friedman and P. Fauchet},
        TITLE={{Alleviating Thermal Constraints while Maintaining Performance Via Silicon-Based On-Chip Optical Interconnects}},
        BOOKTITLE={Proceedings of Workshop on Unique Chips and Systems},
        PAGES={},
        MONTH={March},
        YEAR={2005}}

@CONFERENCE{haurylauchen05,
        AUTHOR={M. Haurylau and H. Chen and J. Zhang and G. Chen and N. Nelson and D. Albonesi and E. Friedman and P. Fauchet},
        TITLE={{On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions}},
        BOOKTITLE={Proceedings of 2nd International Group IV Photonics Conference},
        PAGES={},
        MONTH={September},
        YEAR={2005}}

@CONFERENCE{rashidtan05,
        AUTHOR={M. Rashid and E. Tan and M. Huang and D. Albonesi},
        TITLE={{Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance}},
        BOOKTITLE={Proceedings of PACT-14},
        PAGES={},
        MONTH={},
        YEAR={2005}}

@CONFERENCE{dahlgrenstenstrom91,
        AUTHOR={F. Dahlgren and P. Stenstrom},
        TITLE={{On Reconfigurable On-Chip Data Caches}},
        BOOKTITLE={Proceedings of MICRO-24},
        PAGES={189-198},
        MONTH={},
        YEAR={1991}}

@CONFERENCE{buyuktosunogluschuster01,
        AUTHOR={A. Buyuktosunoglu and S. Schuster and D. Brooks and P. Bose and P. Cook and D.H. Albonesi},
        TITLE={{A Circuit Level Implementation of an Adaptive Issue Queue for Power-Aware Microprocessors}},
        BOOKTITLE={Proceedings of the 11th Great Lakes Symposium on VLSI},
        PAGES={73-78},
        MONTH={March},
        YEAR={2001}}

@CONFERENCE{callahanporterfield90,
       AUTHOR={D. Callahan and A. Porterfield},
       TITLE={{Data Cache Performance of Supercomputer Applications}},
       BOOKTITLE={Proceedings of ICS},
       PAGES={564-572},
       MONTH={January},
       YEAR={1990}}

@CONFERENCE{lauperelman05,
       AUTHOR={J. Lau and E. Perelman and G. Hamerly and T. Sherwood and B. Calder},
       TITLE={{Motivation for Variable Length Intervals to Find Hierarchical Phase Behavior}},
       BOOKTITLE={Proceedings of ISPASS},
       PAGES={},
       MONTH={March},
       YEAR={2005}}

@CONFERENCE{duesterwaldcascaval03,
       AUTHOR={E. Duesterwald and C. Cascaval and S. Dwarkadas},
       TITLE={{Characterizing and Predicting Program Behavior and its Variability}},
       BOOKTITLE={Proceedings of PACT-12},
       PAGES={},
       MONTH={September},
       YEAR={2003}}

@CONFERENCE{semeraromagklis02,
       AUTHOR={G. Semeraro and G. Magklis and R. Balasubramonian and D.H. Albonesi and S. Dwarkadas and M.L. Scott},
       TITLE={{Energy Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling}},
       BOOKTITLE={Proceedings of HPCA-8},
       PAGES={29-40},
       MONTH={February},
       YEAR={2002}}

@CONFERENCE{elmoursygarg05,
       AUTHOR={A. El-Moursy and R. Garg and D.H. Albonesi and S. Dwarkadas},
       TITLE={{Partitioning Multi-Threaded Processors with a Large Number of Threads}},
       BOOKTITLE={Proceedings of ISPASS},
       PAGES={},
       MONTH={March},
       YEAR={2005}}

@CONFERENCE{magklisscott03,
       AUTHOR={G. Magklis and M.L. Scott and G. Semeraro and D.H. Albonesi and S. Dropsho},
       TITLE={{Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{dropshobuyuktosunoglu02,
       AUTHOR={S. Dropsho and A. Buyuktosunoglu and R. Balasubramonian and D. H. Albonesi and S. Dwarkadas and G. Semeraro and G. Magklis and M. L. Scott},
       TITLE={{Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power}},
       BOOKTITLE={Proceedings of the 11th International Conference on Parallel Architectures and Compilation Techniques (PACT)},
       PAGES={141-152},
       MONTH={September},
       YEAR={2002}}

@CONFERENCE{huangrenau03,
       AUTHOR={M. Huang and J. Renau and J. Torrellas},
       TITLE={{Positional Adaptation of Processors: Applications to Energy Reduction}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={157-168},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{parcerisasahuquillo02,
       AUTHOR={J-M. Parcerisa and J. Sahuquillo and A. Gonzalez and J. Duato},
       TITLE={{Efficient Interconnects for Clustered Microarchitectures}},
       BOOKTITLE={Proceedings of PACT},
       PAGES={},
       MONTH={September},
       YEAR={2002}}

@CONFERENCE{kecklerdally92,
       AUTHOR={S.W. Keckler and W.J. Dally},
       TITLE={{Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism}},
       BOOKTITLE={Proceedings of ISCA-19},
       PAGES={202-213},
       MONTH={May},
       YEAR={1992}}

@CONFERENCE{baharmanne01,
       AUTHOR={R. I. Bahar and S. Manne},
       TITLE={{Power and Energy Reduction Via Pipeline Balancing}},
       BOOKTITLE={Proceedings of ISCA-28},
       PAGES={218-229},
       MONTH={July},
       YEAR={2001}}

@CONFERENCE{ponomarevkucuk01,
       AUTHOR={D.V. Ponomarev and G. Kucuk and K. Ghose},
       TITLE={{Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources}},
       BOOKTITLE={Proceedings of MICRO-34},
       PAGES={90-101},
       MONTH={December},
       YEAR={2001}}

@CONFERENCE{sankaralingamsingh03,
       AUTHOR={K. Sankaralingam and V. Singh and S. Keckler and D. Burger},
       TITLE={{Router Inter-ALU Networks for ILP Scalability and Performance}},
       BOOKTITLE={Proceedings of ICCD},
       PAGES={},
       MONTH={October},
       YEAR={2003}}

@CONFERENCE{sankaralingamnagarajan03,
       AUTHOR={K. Sankaralingam and R. Nagarajan and H. Liu and C. Kim and J. Huh and D. Burger and S. Keckler and C.R. Moore},
       TITLE={{Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{sankaralingamnagarajan06,
       AUTHOR={K. Sankaralingam and R. Nagarajan and P. Gratz and R. Desikan and D. Gulati and H. Hanson and C. Kim and H. Liu and N. Ranganathan and S. Sethumadhavan and S. Sharif and P. Shivakumar and W. Yoder and R. McDonald and S. Keckler and D. Burger},
       TITLE={{The Distributed Microarchitecture of the TRIPS Prototype Processor}},
       BOOKTITLE={Proceedings of MICRO},
       PAGES={},
       YEAR={2006}}



@CONFERENCE{nagarajansankaralingam01,
       AUTHOR={R. Nagarajan and K. Sankaralingam and D. Burger and S. Keckler},
       TITLE={{A Design Space Evaluation of Grid Processor Architectures}},
       BOOKTITLE={Proceedings of MICRO-34},
       PAGES={40-51},
       MONTH={December},
       YEAR={2001}}

@CONFERENCE{buyuktosunogluschuster00,
       AUTHOR={A. Buyuktosunoglu and S. Schuster and D. Brooks and P. Bose and P. Cook and D.H. Albonesi},
       TITLE={{An Adaptive Issue Queue for Reduced Power at High Performance}},
       BOOKTITLE={Workshop on Power-Aware Computer Systems (PACS2000, held in conjunction with ASPLOS-IX)},
       PAGES={},
       MONTH={November},
       YEAR={2000}}

@CONFERENCE{folegnanigonzalez00,
       AUTHOR={D. Folegnani and A. Gonzalez},
       TITLE={{Reducing Power Consumption of the Issue Logic}},
       BOOKTITLE={Workshop on Complexity-Effective Design (WCED2000, held in conjunction with ISCA-27)},
       PAGES={},
       MONTH={June},
       YEAR={2000}}


@CONFERENCE{marculescu00,
       AUTHOR={D. Marculescu},
       TITLE={{On the Use of Microarchitecture-Driven Dynamic Voltage Scaling}},
       BOOKTITLE={Workshop on Complexity-Effective Design},
       YEAR={2000}}


@CONFERENCE{ghiasicasmira00,
       AUTHOR={S. Ghiasi and J. Casmira and D. Grunwald},
       TITLE={{Using IPC Variations in Workloads with Externally Specified Rates to Reduce Power Consumption}},
       BOOKTITLE={Workshop on Complexity Effective Design (WCED2000, held in conjunction with ISCA-27)},
       PAGES={},
       MONTH={June},
       YEAR={2000}}

@CONFERENCE{huangreneau00,
       AUTHOR={M. Huang and J. Reneau and S.M. Yoo and J. Torrellas},
       TITLE={{A Framework for Dynamic Energy Efficiency and Temperature Management}},
       BOOKTITLE={Proceedings of MICRO-33},
       PAGES={202-213},
       MONTH={December},
       YEAR={2000}}

@inproceedings{chenbershad93,
        author = "J. Bradley Chen and Brian N. Bershad",
        title = {{The Impact of Operating System Structure on Memory System Performance}},
        booktitle = "Symposium on Operating Systems Principles",
        pages = "120-133",
        year = "1993",
}

@inproceedings{gloyyoung96,
    author = "Nicolas Gloy and Cliff Young and J. Bradley Chen and Michael D. Smith",
    title = {{An Analysis of Dynamic Branch Prediction Schemes on System Workloads}},
    booktitle = "Proceedings of ISCA",
    year = "1996",
}

@inproceedings{ andersonlevy91,
        author = "Anderson, Thomas E. and Levy, Henry M. and Bershad, Brian N. and Lazowska, Edward D.",
        title = {{The Interaction of Architecture and Operating System Design}},
        booktitle = "Proceedings of ASPLOS",
        year = "1991",
}


@article{agarwalhennessy88,
 author = {Anant Agarwal and John Hennessy and Mark Horowitz},
 title = {{Cache Performance of Operating System and Multiprogramming Workloads}},
 journal = {ACM Trans. Comput. Syst.},
 volume = {6},
 number = {4},
 year = {1988},
 issn = {0734-2071},
 pages = {393--431},
 doi = {http://doi.acm.org/10.1145/48012.48037},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@CONFERENCE{agarwalli02,
       AUTHOR={A. Agarwal and H. Li and K.Roy},
       TITLE={{DRG-Cache: A Data Retention Gated-Ground Cache for Low Power}},
       BOOKTITLE={Proceedings of the 39th Conference on Design Automation},
       PAGES={},
       MONTH={June},
       YEAR={2002}}

@CONFERENCE{heobarr02,
       AUTHOR={S. Heo and K. Barr and M. Hampton and K. Asanovic},
       TITLE={{Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines}},
       BOOKTITLE={Proceedings of ISCA},
       PAGES={},
       MONTH={},
       YEAR={2002}}

@CONFERENCE{flautnerkim02,
       AUTHOR={K. Flautner and N.S. Kim and S. Martin and D. Blaauw and T. Mudge},
       TITLE={{Drowsy Caches: Simple Techniques for Reducing Leakage Power}},
       BOOKTITLE={Proceedings of ISCA},
       PAGES={},
       MONTH={},
       YEAR={2002}}

@CONFERENCE{humartonosi03,
       AUTHOR={Z. Hu and M. Martonosi and S. Kaxiras},
       TITLE={{TCP: Tag Correlating Prefetchers}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2003}}

@CONFERENCE{kaxirashu01,
       AUTHOR={S. Kaxiras and Z. Hu and M. Martonosi},
       TITLE={{Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power}},
       BOOKTITLE={Proceedings of ISCA},
       PAGES={},
       MONTH={},
       YEAR={2001}}

@CONFERENCE{niimakino98,
       AUTHOR={K. Nii and H. Makino and Y. Tujihashi and C. Morishima and Y. Hayakawa and H. Nunogami and T. Arakawa and H. Hamano},
       TITLE={{A Low Power SRAM Using Auto-Backgate-Controlled MT-CMOS}},
       BOOKTITLE={Proceedings of ISLPED},
       PAGES={},
       MONTH={},
       YEAR={1998}}

@CONFERENCE{tsengasanovic03,
       AUTHOR={J. Tseng and K. Asanovic},
       TITLE={{Banked Multiported Register Files for High-Frequency Superscalar Microprocessors}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{parkpowell02,
       AUTHOR={I. Park and M. Powell and T.N. Vijaykumar},
       TITLE={{Reducing Register Ports for Higher Speed and Lower Power}},
       BOOKTITLE={Proceedings of MICRO-35},
       PAGES={},
       MONTH={November},
       YEAR={2002}}

@CONFERENCE{powellagrawal01,
       AUTHOR={M. Powell and A. Agrawal and T.N. Vijaykumar and B. Falsafi and K. Roy},
       TITLE={{Reducing Set-Associative Cache Energy via Selective Direct-Mapping and Way Prediction}},
       BOOKTITLE={Proceedings of MICRO-34},
       PAGES={},
       MONTH={December},
       YEAR={2001}}

@CONFERENCE{yangpowell01,
       AUTHOR={S.H. Yang and M. Powell and B. Falsafi and K. Roy and T.N. Vijaykumar},
       TITLE={{An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep Submicron High-Performance I-Caches}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2001}}

@CONFERENCE{dhodapkarsmith02,
       AUTHOR={A. Dhodapkar and J. E. Smith},
       TITLE={{Managing Multi-Configurable Hardware via Dynamic Working Set Analysis}},
       BOOKTITLE={Proceedings of ISCA-29},
       PAGES={233-244},
       MONTH={May},
       YEAR={2002}}

@CONFERENCE{sohifranklin91,
       AUTHOR={G.S. Sohi and M. Franklin},
       TITLE={{High-Bandwidth Data Memory Systems for Superscalar Processors}},
       BOOKTITLE={Proceedings of ASPLOS},
       PAGES={53-62},
       MONTH={},
       YEAR={1991}}

@ARTICLE{agarwalpaul05,
        AUTHOR={A. Agarwal and B. Paul and H. Mahmoodi and A. Datta and K. Roy},
        TITLE={{A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies}},
        JOURNAL={IEEE Transactions on VLSI},
        YEAR={2005}}

@ARTICLE{abellagonzalez05,
        AUTHOR={J. Abella and A. Gonzalez and X. Vera and M. O'Boyle},
        TITLE={{IATAC: A Smart Predictor to Turn-Off L2 Cache Lines}},
        JOURNAL={ACM Trans. on Architecture and Code Optimization},
        YEAR={2005}}

@CONFERENCE{swensenpatt88,
       AUTHOR={J.A. Swensen and Y.N. Patt},
       TITLE={{Hierarchical Registers for Scientific Computers}},
       BOOKTITLE={Proceedings of ICS},
       PAGES={346-354},
       MONTH={July},
       YEAR={1988}}

@ARTICLE{albonesibalasubramonian03,
        AUTHOR={D.H. Albonesi and R. Balasubramonian and S.G. Dropsho and S. Dwarkadas and E.G. Friedman and M.C. Huang and V. Kursun and G. Magklis and M.L. Scott and G. Semeraro and P. Bose and A. Buyuktosunoglu and P.W. Cook and S.E. Schuster},
        TITLE={{Dynamically Tuning Processor Resources with Adaptive Processing}},
        JOURNAL={IEEE Computer: Special Issue on Power-Aware Computing},
        VOLUME={36(12)},
	PAGES={49-58},
        MONTH={December},
        YEAR={2003}}

@ARTICLE{balasubramonianalbonesi03,
        AUTHOR={R. Balasubramonian and D.H. Albonesi and A. Buyuktosunoglu and S. Dwarkadas},
        TITLE={{A Dynamically Tunable Memory Hierarchy}},
        JOURNAL={IEEE Transactions on Computers},
        VOLUME={52(10)},
	PAGES={1243-1258},
        MONTH={October},
        YEAR={2003}}

@ARTICLE{dally91,
        AUTHOR={W. J. Dally},
        TITLE={{Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks}},
        JOURNAL={IEEE Transactions on Computers},
        VOLUME={40(9)},
        YEAR={1991}}



@ARTICLE{smithsohi95,
        AUTHOR={J.E. Smith and G.S. Sohi},
        TITLE={{The Microarchitecture of Superscalar Processors}},
        JOURNAL={Proceedings of the IEEE},
        VOLUME={83},
	PAGES={1609-1624},
        MONTH={December},
        YEAR={1995}}

@ARTICLE{srinivasanlebeck99,
        AUTHOR={S. T. Srinivasan and A. R. Lebeck},
        TITLE={{Load Latency Tolerance in Dynamically Scheduled Processors}},
        JOURNAL={Journal of Instruction-Level Parallelism},
        VOLUME={1},
        MONTH={October},
        YEAR={1999}}

@article{hennessy.fcrc99_keynote,
                  author="J.L. Hennessy",
                  title="Back to the Future: Time to Return to Some Long
                  Standing Problems in Computer Systems?",
                  journal="Federated Computer Conference",
                  publisher={Keynote Address},
                  month={May},
                  year=1999}

@article{nonblock,
                  author="K.I. Farkas and N.P. Jouppi",
                  title="Complexity/Performance Tradeoffs with
                  Non-Blocking Loads",
                  journal="Proceedings of ISCA-21",
                  pages="211-222",
                  month={April},
                  year=1994}

@article{repeater_bak,
author="H.B. Bakoglu and J.D. Meindl",
title="Optimal Interconnect Circuits for {VLSI}",
journal="IEEE Transactions on Computers",
volume=32,
number=5,
pages="903-909",
month={May},
year=1985}



@article{alpha21364,
                  author="P. Bannon",
                  title="Alpha 21364: A Scalable Single-Chip {SMP}",
                  journal="Microprocessor Forum",
                  month={October},
                  year=1998}

@article{pa8500,
                  author="G. Lesartre and D. Hunt",
                  title="{PA}-8500: The Continuing Evolution of the
                  {PA}-8000 Family",
                  journal="Proceedings of Compcon",
                  year=1997}

@article{pa8000,
                  author="A. Kumar",
                  title="The {HP} {PA}-8000 {RISC} {CPU}",
                  journal="IEEE Computer",
                  volume= 17,
                  number= 2,
                  pages="27-32",
                  month={March},
                  year=1997}

@article{pa8500_cache,
                  author="L. Gwennap",
                  title="{PA}-8500's 1.5{M} Cache Aids Performance",
                  journal="Microprocessor Report",
                  volume= 11,
                  number= 15,
                  month={November 17,},
                  year=1997}

@article{isca98,
                  author="D.H. Albonesi",
                  title="Dynamic {IPC}/Clock Rate Optimization",
                  journal="Proceedings of ISCA-25",
                  pages="282-292",
                  month={June},
                  year=1998}

@conference{albonesi99,
                  author="D.H. Albonesi",
                  title={{Selective Cache Ways: On-Demand Cache Resource
                  Allocation}},
                  journal="Proceedings of MICRO-32",
                  year=1999}

@article{partha_reconfig_cache,
                  author="P. Ranganathan and S. Adve and N.P. Jouppi",
                  title="Reconfigurable Caches and Their Application to
                  Media Processing",
                  journal="Proceedings of ISCA-27",
                  pages="214-224",
                  month={June},
                  year=2000}

@PhdThesis{johnson98,
                  author="T. Johnson",
                  title="{{Run-time Adaptive Cache Management}}",
                  school="University of Illinois",
                  year="1998",
                  month="May"}

@PhdThesis{ho03,
                  author="R. Ho",
                  title="{{On-Chip Wires: Scaling and Efficiency}}",
                  school="Stanford University",
                  year="2003",
                  month="August"}

@PhdThesis{balasubramonian03,
                  author="R. Balasubramonian",
                  title="{Dynamic Management of Microarchitecture Resources in Future Microprocessors}",
                  school="University of Rochester",
                  year="2003",
                  month="August"}

@PhdThesis{mcfarland,
                  author="G.W. McFarland",
                  title="{CMOS} Technology Scaling and Its Impact on
                  Cache Delay",
                  school="Stanford University",
                  year="1997",
                  month="June"}

@article{hp_tlb,
                  author="J. Fleischman",
                  institution="{Hewlett Packard Corporation}",
                  title="Private Communication",
                  month={October},
                  year=1999}


@TECHREPORT{sia_roadmap99,
        AUTHOR={Semiconductor Industry Association},
        TITLE={{The National Technology Roadmap for Engineers}},
        YEAR={1999}}

@TECHREPORT{hughesadve01,
        AUTHOR={C. J. Hughes and S. Adve},
        TITLE={{Memory-Side Prefetching for Linked Data Structures}},
	institution={Univ. of Virginia},
	number={UIUCDCS-R-2001-2221},
        YEAR={2001}}


@techreport{zhangparikh03,
                  author={Y. Zhang and D. Parikh and K. Sankaranarayanan and K. Skadron and M. Stan},
                  title={{HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects}},
                  institution={Univ. of Virginia},
                  number={CS-2003-05},
                  month={March},
                  year=2003}

@techreport{fleischmann01,
                  author={M. Fleischmann},
                  title={{Longrun Power Management}},
                  institution={Transmeta Corporation},
                  number={},
                  month={January},
                  year=2001}

@techreport{shivakumarjouppi01,
                  author="P. Shivakumar and N. P. Jouppi",
                  title="{CACTI 3.0: An Integrated Cache Timing, Power, and Area Model}",
                  institution="Compaq Western Research Laboratory",
                  number="TN-2001/2",
                  month={August},
                  year=2001}

@techreport{mcfarland_scaling,
                  author="G.W. McFarland and M. Flynn",
                  title="Limits of Scaling {MOSFETS}",
                  institution="Stanford University",
                  number="CSL-TR-95-62",
                  month={November},
                  year=1995}

@book{gerez99,
                  author="S.H. Gerez",
                  title="Algorithms for VLSI Design Automation",
                  publisher={John Wiley \& Sons, Inc.},
                  address={},
                  year=1999}

@book{bakoglu90,
                  author="H.B. Bakoglu",
                  title="Circuits, Interconnections, and Packaging for VLSI",
                  publisher={Addison-Wesley},
                  address={},
                  year=1990}

@book{falsafiwenisch14,
                  author={B. Falsafi and T. Wenisch},
                  title={{A Primer on Hardware Prefetching}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2014}}

@book{gonzalezlatorre10,
                  author={A. Gonzalez and F. Latorre and G. Magklis},
                  title={{Processor Microarchitecture: An Implementation Perspective}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2010}}

@book{qureshigurumurthi11,
                  author={M. Qureshi and S. Gurumurthi and B. Rajendran},
                  title={{Phase Change Memory: From Devices to Systems}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2011}}

@book{jacob09,
                  author={B. Jacob},
                  title={{The Memory System: You Can't Avoid It, You Can't Ignore It, You Can't Fake it}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2009}}

@book{kaxirasmartonosi08,
                  author={S. Kaxiras and M. Martonosi},
                  title={{Computer Architecture Techniques for Power-Efficiency}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2008}}

@book{balasubramonianjouppi11,
                  author={R. Balasubramonian and N.P. Jouppi and N. Muralimanohar},
                  title={{Multi-Core Cache Hierarchies}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2011}}

@book{hillsorin11,
                  author={D. Sorin and M. Hill and D. Wood},
                  title={{A Primer on Memory Consistency and Cache Coherence}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2011}}

@book{jergerpeh09,
                  author={N. Jerger and L. Peh},
                  title={{On-Chip Networks}},
                  publisher={Morgan \& Claypool Synthesis Lectures on Computer Architecture},
                  year={2009}}

@book{hennessypatterson07,
                  author="J. L. Hennessy and D. A. Patterson",
                  title="Computer Architecture: A Quantitative Approach",
		  edition="4th",
                  publisher={Elsevier},
                  address={},
                  year=2007}

@book{hp_book,
                  author="J. L. Hennessy and D. A. Patterson",
                  title="Computer Architecture: A Quantitative Approach",
		  edition="2nd",
                  publisher={Morgan Kaufmann},
                  address={},
                  year=1996}

@book{dally_book,
                  author="W.J. Dally and J.W. Poulton",
                  title="Digital System Engineering",
                  publisher={Cambridge University Press},
                  address={Cambridge, UK},
                  year=1998}

@article{cache_energy_model,
                  author="M.B. Kamble and K. Ghose",
                  title="Analytical Energy Dissipation Models for Low
                  Power Caches",
                  journal="Proceedings of the International Symposium on
                  Low Power Electronics and Design",
                  pages="143-148",
                  month={August},
                  year=1997}

@article{alpha21164_tech,
                  author="W.J. Bowhill et al.",
                  title="Circuit Implementation of a 300-{MH}z 64-bit
                  Second-generation {CMOS} {A}lpha {CPU}",
                  journal="Digital Technical Journal",
                  volume=7,
                  number=1,
                  pages="100-118",
                  month={Special Issue},
                  year=1995}

@article{balasubramonianalbonesi00a,
                  author="R. Balasubramonian and D.H. Albonesi and
                  A. Buyuktosunoglu and S. Dwarkadas",
                  title="Dynamic Memory Hierarchy Performance Optimization",
                  journal="Workshop on Solving the Memory Wall Problem",
                  month={June},
                  year=2000}


@ARTICLE{lowneyfreudenberger93,
        AUTHOR={P.G. Lowney and S. Freudenberger and T. Karzes and W.D. Lichtenstein and R.P. Nix and J.S. O'Donnell and J.C. Ruttenberg},
        TITLE={{The Multiflow Trace Scheduling Compiler}},
        JOURNAL={Journal of Supercomputing},
        VOLUME={7},
        NUMBER={1-2},
        PAGES={51-142},
        MONTH={May},
        YEAR={1993}}

@ARTICLE{matzke97,
        AUTHOR={D. Matzke},
        TITLE={{Will Physical Scalability Sabotage Performance Gains?}},
        JOURNAL={IEEE Computer},
        VOLUME={30},
        NUMBER={9},
        PAGES={37-39},
        MONTH={September},
        YEAR={1997}}

@CONFERENCE{fernandesllosa99,
        AUTHOR={M.M. Fernandes and J. Llosa and N. Topham},
        TITLE={{Distributed Modulo Scheduling}},
        BOOKTITLE={Proceedings of HPCA-5},
        PAGES={130-134},
        MONTH={January},
        YEAR={1999}}

@CONFERENCE{nystromeichenberger98,
        AUTHOR={E. Nystrom and A.E. Eichenberger},
        TITLE={{Effective Cluster Assignment for Modulo Scheduling}},
        BOOKTITLE={Proceedings of MICRO-31},
        PAGES={103-114},
        MONTH={November},
        YEAR={1998}}

@CONFERENCE{ranganathanfranklin98,
        AUTHOR={N. Ranganathan and M. Franklin},
        TITLE={{An Empirical Study of Decentralized ILP Execution Models}},
        BOOKTITLE={Proceedings of ASPLOS-VIII},
        PAGES={272-281},
        MONTH={October},
        YEAR={1998}}

@CONFERENCE{brookstiwari00,
        AUTHOR={D. Brooks and V. Tiwari and M. Martonosi},
        TITLE={{Wattch: A Framework for Architectural-Level Power Analysis and Optimizations}},
        BOOKTITLE={Proceedings of ISCA-27},
        PAGES={83-94},
        MONTH={June},
        YEAR={2000}}

@CONFERENCE{gowanbiro98,
        AUTHOR={M. Gowan and L. Biro and D. Jackson},
        TITLE={{Power Considerations in the Design of the Alpha 21264 Microprocessor}},
        BOOKTITLE={Proceedings of the 35th Design Automation Conference},
        PAGES={},
        MONTH={},
        YEAR={1998}}

@CONFERENCE{zalameallosa00,
        AUTHOR={J. Zalamea and J. Llosa and E. Ayguade and M. Valero},
        TITLE={{Two-Level Hierarchical Register File Organization for VLIW Processors}},
        BOOKTITLE={Proceedings of MICRO-33},
        PAGES={237-246},
        MONTH={December},
        YEAR={2000}}

@CONFERENCE{russell00,
        AUTHOR={R.M. Russell},
        TITLE={{The Cray-1 Computer System}},
        BOOKTITLE={Readings in Computer Architecture},
        PAGES={},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{yungwilhelm95,
        AUTHOR={R. Yung and N.C. Wilhelm},
        TITLE={{Caching Processor General Registers}},
        BOOKTITLE={Proceedings of the International Conference on Circuits Design},
        PAGES={},
        MONTH={},
        YEAR={1995}}


@CONFERENCE{capitaniodutt92,
        AUTHOR={A. Capitanio and N. Dutt and A. Nicolau},
        TITLE={{Partitioned Register Files for VLIWs: A Preliminary Analysis of
Trade-offs}},
        BOOKTITLE={Proceedings of MICRO-25},
        PAGES={292-300},
        MONTH={December},
        YEAR={1992}}

@CONFERENCE{fupatel92,
        AUTHOR={J.W.C. Fu and J.H. Patel and B.L. Janssens},
        TITLE={{Stride Directed Prefetching in Scalar Processors}},
        BOOKTITLE={Proceedings of MICRO-25},
        PAGES={102-110},
        MONTH={December},
        YEAR={1992}}

@CONFERENCE{janssencorporaal95,
        AUTHOR={J. Janssen and H. Corporaal},
        TITLE={{Partitioned Register File for TTAs}},
        BOOKTITLE={Proceedings of MICRO-28},
        PAGES={},
        MONTH={},
        YEAR={1995}}

@CONFERENCE{luk01,
        AUTHOR={C-K. Luk},
        TITLE={{Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={40-51},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{rothsohi99,
        AUTHOR={A. Roth and G. Sohi},
        TITLE={{Effective Jump-Pointer Prefetching for Linekd Data
	  Structures}},
        BOOKTITLE={Proceedings of ISCA-26},
        YEAR={1999}}

@CONFERENCE{cookseyjourdan02,
        AUTHOR={R. Cooksey and S. Jourdan and D. Grunwald},
        TITLE={{A Stateless, Content-directed Data Prefetching
	  Mechanism}},
        BOOKTITLE={Proceedings of ASPLOS-X},
        YEAR={2002}}

@CONFERENCE{rothsohi01,
        AUTHOR={A. Roth and G. Sohi},
        TITLE={{Speculative Data-Driven Multithreading}},
        BOOKTITLE={Proceedings of HPCA-7},
        PAGES={},
        MONTH={January},
        YEAR={2001}}

@CONFERENCE{reinhardtmukherjee00,
        AUTHOR={S. Reinhardt and S. Mukherjee},
        TITLE={{Transient Fault Detection via Simultaneous Multithreading}},
        BOOKTITLE={Proceedings of ISCA-27},
	PAGES={25-36},
	MONTH={June},
        YEAR={2000}}

@CONFERENCE{barrosogharachorloo00b,
        AUTHOR={L. Barroso and K. Gharachorloo and A. Nowatzyk and B. Verghese},
        TITLE={{Impact of Chip-Level Integration on Performance of OLTP Workloads}},
        BOOKTITLE={Proceedings of HPCA-6},
	PAGES={},
	MONTH={January},
        YEAR={2000}}

@CONFERENCE{alameldeenmauer02,
        AUTHOR={A. Alameldeen and C. Mauer and M. Xu and P. Harper and M. Martin and D. Sorin and M. Hill and D. Wood},
        TITLE={{Evaluating Non-Deterministic Multi-Threaded Commercial Workloads}},
        BOOKTITLE={Proceedings of Computer Architecture Evaluation using Commercial Workloads (CAECW)},
	PAGES={},
	MONTH={February},
        YEAR={2002}}

@CONFERENCE{huhkim05,
        AUTHOR={J. Huh and C. Kim and H. Shafi and L. Zhang and D. Burger and S. Keckler},
        TITLE={{A NUCA Substrate for Flexible CMP Cache Sharing}},
        BOOKTITLE={Proceedings of ICS-19},
	PAGES={},
	MONTH={June},
        YEAR={2005}}

@CONFERENCE{chishtipowell05,
        AUTHOR={Z. Chishti and M. Powell and T.N. Vijaykumar},
        TITLE={{Optimizing Replication, Communication, and Capacity Allocation in CMPs}},
        BOOKTITLE={Proceedings of ISCA-32},
	PAGES={},
	MONTH={June},
        YEAR={2005}}

@CONFERENCE{chishtipowell03,
        AUTHOR={Z. Chishti and M. Powell and T.N. Vijaykumar},
        TITLE={{Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures}},
        BOOKTITLE={Proceedings of MICRO-36},
	PAGES={},
	MONTH={December},
        YEAR={2003}}

@CONFERENCE{kimburger02,
        AUTHOR={C. Kim and D. Burger and S. Keckler},
        TITLE={{An Adaptive, Non-Uniform Cache Structure for Wire-Dominated On-Chip Caches}},
        BOOKTITLE={Proceedings of ASPLOS},
	PAGES={},
        YEAR={2002}}


@CONFERENCE{kessler89,
        AUTHOR={R. E. Kessler and R. Jooss and A. Lebeck and M. Hill},
        TITLE={{Inexpensive Implementations of Set-Associativity}},
        BOOKTITLE={Proceedings of ISCA-16},
        PAGES={},
        MONTH={},
        YEAR={1989}}

@CONFERENCE{agarwalhrishikesh00,
        AUTHOR={V. Agarwal and M.S. Hrishikesh and S. Keckler and D. Burger},
        TITLE={{Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures}},
        BOOKTITLE={Proceedings of ISCA-27},
	PAGES={248-259},
	MONTH={June},
        YEAR={2000}}

@ARTICLE{sorechtshaffen88,
	AUTHOR={K. So and R. Rechtshaffen},
	TITLE={{Cache Operations by MRU Change}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={37},
	NUMBER={6},
	PAGES={},
	MONTH={June},
	YEAR={1988}}

@ARTICLE{zyubankogge01,
	AUTHOR={V. Zyuban and P. Kogge},
	TITLE={{Inherently Lower-Power High-Performance Superscalar Architectures}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={},
	NUMBER={},
	PAGES={},
	MONTH={March},
	YEAR={2001}}

@ARTICLE{canalparcerisa01,
	AUTHOR={R. Canal and J. M. Parcerisa and A. Gonzalez},
	TITLE={{Dynamic Code Partitioning for Clustered Architectures}},
	JOURNAL={International Journal of Parallel Programming},
	VOLUME={29},
	NUMBER={1},
	PAGES={59-79},
	MONTH={},
	YEAR={2001}}

@ARTICLE{smithpleszkun88,
	AUTHOR={J.E. Smith and A. Pleszkun},
	TITLE={{Implementing Precise Interrupts in Pipelined Processors}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={37},
	NUMBER={5},
	PAGES={},
	MONTH={May},
	YEAR={1988}}

@ARTICLE{bailey94,
        AUTHOR={D. Bailey and E. Barszcz and J. Barton and D. Browning and R. Carter and L. Dagum and R. Fatoohi and S. Fineberg and P. Frederickson and T. Lasinski and R. Schreiber and H. Simon and V. Venkatakrishnan andd S. Weeretunga },
        TITLE={{The NAS Parallel Benchmarks}},
	JOURNAL={International Journal of Supercomputer Applications},
	VOLUME={5},
	NUMBER={3},
	PAGES={63-73},
	MONTH={Fall},
	YEAR={1994}}

@ARTICLE{sohi90,
	AUTHOR={G. Sohi},
	TITLE={{Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers}},
	JOURNAL={Transactions on Computers},
	VOLUME={39},
	NUMBER={3},
	PAGES={},
	MONTH={March},
	YEAR={1990}}

@CONFERENCE{mutlustark03,
	AUTHOR={O. Mutlu and J. Stark and C. Wilkerson and Y. Patt},
	TITLE={{Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors}},
	BOOKTITLE={Proceedings of HPCA-9},
	PAGES={},
	MONTH={February},
	YEAR={2003}}

@CONFERENCE{sherwoodsair03,
	AUTHOR={T. Sherwood and S. Sair and B. Calder},
	TITLE={{Phase Tracking and Prediction}},
	BOOKTITLE={Proceedings of ISCA-30},
	PAGES={},
	MONTH={June},
	YEAR={2003}}

@CONFERENCE{parcerisagonzalez00,
	AUTHOR={J-M. Parcerisa and A. Gonzalez},
	TITLE={{Reducing Wire Delay Penalty through Value Prediction}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={317-326},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{moudgillpingali93,
	AUTHOR={M. Moudgill and K. Pingali and S. Vassiliadis},
	TITLE={{Register Renaming and Dynamic Speculation: an Alternative Approach}},
	BOOKTITLE={Proceedings of MICRO-26},
	PAGES={},
	MONTH={},
	YEAR={1993}}

@CONFERENCE{balasubramonianalbonesi00b,
	AUTHOR={R. Balasubramonian and D.H. Albonesi and A. Buyuktosunoglu and S. Dwarkadas},
	TITLE={{Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={245-257},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{wallacebagherzadeh96,
	AUTHOR={S. Wallace and N. Bagherzadeh},
	TITLE={{A Scalable Register File Architecture for Dynamically Scheduled Processors}},
	BOOKTITLE={Proceedings of PACT},
	PAGES={},
	MONTH={October},
	YEAR={1996}}

@CONFERENCE{canalparcerisa00,
	AUTHOR={R. Canal and J. M. Parcerisa and A. Gonzalez},
	TITLE={{Dynamic Cluster Assignment Mechanisms}},
	BOOKTITLE={Proceedings of HPCA-6},
	PAGES={132-142},
	MONTH={January},
	YEAR={2000}}

@CONFERENCE{barrosogharachorloo00,
	AUTHOR={L. A. Barroso and K. Gharachorloo and R. McNamara and A. Nowatzyk and S. Qadeer and B. Sano and S. Smith and R. Stets and B. Verghese},
	TITLE={{Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={282-293},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{baniasadimoshovos00,
	AUTHOR={A. Baniasadi and A. Moshovos},
	TITLE={{Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={337-347},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{monrealgonzalez99,
	AUTHOR={T. Monreal and A. Gonzalez and M. Valero and J. Gonzalez and V. Vinals},
	TITLE={{Delaying Physical Register Allocation through Virtual-Physical Registers}},
	BOOKTITLE={Proceedings of MICRO-32},
	PAGES={186-192},
	MONTH={November},
	YEAR={1999}}

@CONFERENCE{moshovosmemik01,
	AUTHOR={A. Moshovos and G. Memik and B. Falsafi and A. Choudhary},
	TITLE={{JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers}},
	BOOKTITLE={Proceedings of HPCA},
	YEAR={2001}}


@CONFERENCE{sundaramoorthypurser00,
	AUTHOR={K. Sundaramoorthy and Z. Purser and E. Rotenberg},
	TITLE={{Slipstream Processors: Improving both Performance and Fault Tolerance}},
	BOOKTITLE={Proceedings of ASPLOS-IX},
	PAGES={257-268},
	MONTH={November},
	YEAR={2000}}

@CONFERENCE{rothmoshovos99,
	AUTHOR={A. Roth and A. Moshovos and G. Sohi},
	TITLE={{Improving Virtual Function Call Target Prediction via Dependence-based Pre-computation}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={356-364},
	MONTH={June},
	YEAR={1999}}

@CONFERENCE{farcytemam98,
	AUTHOR={A. Farcy and O. Temam and R. Espasa and T. Juan},
	TITLE={{Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes}},
	BOOKTITLE={Proceedings of MICRO-31},
	PAGES={59-68},
	MONTH={November},
	YEAR={1998}}

@CONFERENCE{steffanmowry98,
	AUTHOR={J. Steffan and T. Mowry},
	TITLE={{The Potential for Using Thread Level Data-Speculation to Facilitate Automatic Parallelization}},
	BOOKTITLE={Proceedings of HPCA-4},
	PAGES={2-13},
	MONTH={February},
	YEAR={1998}}

@CONFERENCE{cruzgonzalez00,
	AUTHOR={J-L. Cruz and A. Gonzalez and M. Valero and N. P. Topham},
	TITLE={{Multiple-Banked Register File Architectures}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={316-325},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{lukmowry96,
	AUTHOR={C-K. Luk and T. Mowry},
	TITLE={{Compiler-based Prefetching for Recursive Data Structures}},
	BOOKTITLE={Proceedings of ASPLOS VII},
	PAGES={222-233},
	MONTH={},
	YEAR={1996}}

@CONFERENCE{dundasmudge97,
	AUTHOR={J. Dundas and T. Mudge},
	TITLE={{Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={68-75},
	MONTH={},
	YEAR={1997}}

@CONFERENCE{zillessohi00,
	AUTHOR={C. Zilles and G. Sohi},
	TITLE={{Understanding the Backward Slices of Performance Degrading Instructions}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={172-181},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{daseachempati09,
	AUTHOR={R. Das and S. Eachempati and A. K. Mishra and N. Vijaykrishnan and C. R. Das},
	TITLE={{Design and Evaluation of Hierarchical On-Chip Network Topologies for Next Generation CMPs}},
	BOOKTITLE={Proceedings of HPCA},
	YEAR={2009}}

@CONFERENCE{sohibreach95,
	AUTHOR={G. Sohi and S. Breach and T.N. Vijaykumar},
	TITLE={{Multiscalar Processors}},
	BOOKTITLE={Proceedings of ISCA-22},
	PAGES={414-425},
	MONTH={June},
	YEAR={1995}}

@CONFERENCE{palacharlajouppi97,
	AUTHOR={S. Palacharla and N. Jouppi and J.E. Smith},
	TITLE={{Complexity-Effective Superscalar Processors}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={206-218},
	MONTH={June},
	YEAR={1997}}

@CONFERENCE{palacharlakessler94,
	AUTHOR={S. Palacharla and R.E. Kessler},
	TITLE={{Evaluating Stream Buffers as a Secondary Cache Replacement}},
	BOOKTITLE={Proceedings of ISCA-21},
	PAGES={24-33},
	MONTH={April},
	YEAR={1994}}

@CONFERENCE{vajapeyammitra97,
	AUTHOR={S. Vajapeyam and T. Mitra},
	TITLE={{Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={1-12},
	MONTH={June},
	YEAR={1997}}

@CONFERENCE{austinsohi95,
	AUTHOR={T. M. Austin and G.S. Sohi},
	TITLE={{Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency}},
	BOOKTITLE={Proceedings of MICRO-28},
	PAGES={},
	MONTH={November},
	YEAR={1995}}

@ARTICLE{kumar97,
	AUTHOR={A. Kumar},
	TITLE={{The HP PA-8000 RISC CPU}},
	JOURNAL={IEEE Computer},
	VOLUME={17},
	NUMBER={2},
	PAGES={},
	MONTH={March},
	YEAR={1997}}

@CONFERENCE{kesslermclellan98,
	AUTHOR={R.E. Kessler and E.J McLellan and D.A. Webb},
	TITLE={{The Alpha 21264 Microprocessor Architecture}},
	BOOKTITLE={Proceedings of ICCD},
	PAGES={},
	MONTH={},
	YEAR={1998}}

@ARTICLE{yeager96,
	AUTHOR={K. Yeager},
	TITLE={{The MIPS R10000 Superscalar Microprocessor}},
	JOURNAL={IEEE Micro},
	VOLUME={16},
	NUMBER={2},
	PAGES={28-41},
	MONTH={April},
	YEAR={1996}}

@ARTICLE{burlesonciesielski98,
	AUTHOR={W.P. Burleson and M. Ciesielski and F. Klass and W. Liu},
	TITLE={{Wave-Pipelining: A Tutorial and Research Survey}},
	JOURNAL={IEEE Transactions on VLSI Systems},
	VOLUME={6},
	NUMBER={3},
	PAGES={464-474},
	MONTH={September},
	YEAR={1998}}

@ARTICLE{kessler99,
	AUTHOR={R. Kessler},
	TITLE={{The Alpha 21264 Microprocessor}},
	JOURNAL={IEEE Micro},
	VOLUME={19},
	NUMBER={2},
	PAGES={24-36},
	MONTH={March/April},
	YEAR={1999}}

@ARTICLE{marrbinns02,
	AUTHOR={D. T. Marr and F. Binns and D. L. Hill and G. Hinton and D. A. Koufaty and J. A. Miller and M. Upton},
	TITLE={{Hyper-Threading Technology Architecture and Microarchitecture}},
	JOURNAL={Intel Technology Journal},
	VOLUME={06},
	NUMBER={01},
	PAGES={},
	MONTH={February},
	YEAR={2002}}

@ARTICLE{chao05,
	AUTHOR={{L. Chao (Editor)}},
	TITLE={{Compute-Intensive, Highly Parallel Applications and Uses}},
	JOURNAL={Intel Technology Journal},
	VOLUME={9(2) Special issue on Applications},
	MONTH={May},
	YEAR={2005}}

@ARTICLE{hintonsager01,
	AUTHOR={G. Hinton and D. Sager and M. Upton and D. Boggs and D. Carmean and A. Kyker and P. Roussel},
	TITLE={{The Microarchitecture of the Pentium 4 Processor}},
	JOURNAL={Intel Technology Journal},
	VOLUME={Q1},
	YEAR={2001}}

@ARTICLE{diefendorff99,
	AUTHOR={K. Diefendorff},
	TITLE={{Athlon Outruns Pentium III}},
	JOURNAL={Microprocessor Report},
	VOLUME={13},
	NUMBER={11},
	PAGES={},
	MONTH={August},
	YEAR={1999}}

@CONFERENCE{rotenbergjacobson97,
	AUTHOR={E. Rotenberg and Q. Jacobson and Y. Sazeides and J.E. Smith},
	TITLE={{Trace Processors}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={138-148},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{tullseneggers96,
	AUTHOR={D. Tullsen and S. Eggers and J. Emer and H. Levy and J. Lo and R. Stamm},
	TITLE={{Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor}},
	BOOKTITLE={Proceedings of ISCA-23},
	PAGES={},
	MONTH={May},
	YEAR={1996}}

@CONFERENCE{tullseneggers95,
	AUTHOR={D. Tullsen and S. Eggers and H. Levy},
	TITLE={{Simultaneous Multithreading: Maximizing On-Chip Parallelism}},
	BOOKTITLE={Proceedings of ISCA-22},
	PAGES={392-403},
	MONTH={June},
	YEAR={1995}}

@CONFERENCE{riverstyson97,
	AUTHOR={J. Rivers and G. Tyson and E. Davidson and T. Austin},
	TITLE={{On High-Bandwidth Data Cache Design for Multi-Issue Processors}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={46-56},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{choyew99a,
	AUTHOR={S. Cho and P-C. Yew and G. Lee},
	TITLE={{Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={100-110},
	MONTH={May},
	YEAR={1999}}

@ARTICLE{rusutam07,
        AUTHOR={S. Rusu and S. Tam and H. Muljono and D. Ayers and J. Chang and B. Cherkauer and J. Stinson and J. Benoit and R. Varada and J. Leung and R. Lim and S. Vora},
        TITLE={{A 65-nm Dual-Core Multithreaded Xeon Processor With 16-MB L3 Cache}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        PAGES={17-25},
        VOLUME={42},
        NUMBER={1},
        MONTH={January},
        YEAR={2007},}

@ARTICLE{leechang09,
        AUTHOR={H. Lee and others},
        TITLE={{A 16 Gb/s/link, 64 GB/s Bidirectional Asymmetric Memory Interface}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        MONTH={April},
        YEAR={2009}}



@ARTICLE{sugibayashitakeshima93,
        AUTHOR={T. Sugibayashi and others},
        TITLE={{A 30-ns 256-Mb DRAM with a Multidivided Array Structure}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        VOLUME={28},
        NUMBER={11},
        MONTH={Nov.},
        YEAR={1993}}

@ARTICLE{yokoyamaitoh01,
        AUTHOR={Y. Yokoyama and others},
        TITLE={{A 1.8-V Embedded 18-Mb DRAM Macro with a 9-ns RAS Access Time and Memory-Cell Area Efficiency of 33\%}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        VOLUME={36},
        NUMBER={3},
        MONTH={Mar.},
        YEAR={2001}}

@ARTICLE{nakamuratakahashi96,
        AUTHOR={M. Nakamura and others},
        TITLE={{A 29-ns 64-Mb DRAM with Hierarchical Array Architecture}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        VOLUME={31},
        NUMBER={9},
        MONTH={Sep.},
        YEAR={1996}}



@CONFERENCE{yoazerez99,
	AUTHOR={A. Yoaz and M. Erez and R. Ronen and S. Jourdan},
	TITLE={{Speculation Techniques for Improving Load Related Instruction Scheduling}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={42-53},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{choyew99b,
	AUTHOR={S. Cho and P-C. Yew and G. Lee},
	TITLE={{Access Region Locality for High-Bandwidth Processor Memory System Design}},
	BOOKTITLE={Proceedings of MICRO-32},
	PAGES={136-146},
	MONTH={November},
	YEAR={1999}}

@CONFERENCE{leepotkonjak97,
	AUTHOR={C. Lee and M. Potkonjak and W.H. Mangione-Smith},
	TITLE={{Mediabench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={330-335},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{akkarydriscoll98,
	AUTHOR={H. Akkary and M. Driscoll},
	TITLE={{A Dynamic Multithreading Processor}},
	BOOKTITLE={Proceedings of MICRO-31},
	PAGES={226-236},
	MONTH={November},
	YEAR={1998}}

@CONFERENCE{rotenberg99,
	AUTHOR={E. Rotenberg},
	TITLE={{AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors}},
	BOOKTITLE={Proceedings of 29th International Symposium on Fault-Tolerant Computing},
	PAGES={},
	MONTH={June},
	YEAR={1999}}

@CONFERENCE{farkaschow97,
	AUTHOR={K. Farkas and P. Chow and N. Jouppi and Z. Vranesic},
	TITLE={{The Multicluster Architecture: Reducing Cycle Time through Partitioning}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={149-159},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{rothmoshovos98,
	AUTHOR={A. Roth and A. Moshovos and G. Sohi},
	TITLE={{Dependence Based Prefetching for Linked Data Structures}},
	BOOKTITLE={Proceedings of ASPLOS VIII},
	PAGES={115-126},
	MONTH={October},
	YEAR={1998}}

@CONFERENCE{gibertsanchez03,
	AUTHOR={E. Gibert and J. Sanchez and A. Gonzalez},
	TITLE={{Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors}},
	BOOKTITLE={Proceedings of MICRO-36},
	PAGES={},
	MONTH={December},
	YEAR={2003}}

@CONFERENCE{gibertsanchez02,
	AUTHOR={E. Gibert and J. Sanchez and A. Gonzalez},
	TITLE={{Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor}},
	BOOKTITLE={Proceedings of MICRO-35},
	PAGES={123-133},
	MONTH={November},
	YEAR={2002}}

@CONFERENCE{sanchezgonzalez00,
	AUTHOR={J. Sanchez and A. Gonzalez},
	TITLE={{Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={124-133},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{ahujaemer01,
	AUTHOR={P. Ahuja and J. Emer and A. Klauser and S. Mukherjee},
	TITLE={{Performance Potential of Effective Address Prediction of Load Instructions}},
	BOOKTITLE={Proceedings of Workshop on Memory Performance Issues (in conjunction with ISCA-28)},
	PAGES={},
	MONTH={June},
	YEAR={2001}}

@CONFERENCE{shahranganathan10,
	AUTHOR={M. Shah and others},
	TITLE={{Data Dwarfs: Motivating a Coverage Set for Future Large Data Center Workloads}},
	BOOKTITLE={Proceedings of Workshop on Architectural Considerations in Large Datacenters},
	PAGES={},
	MONTH={June},
	YEAR={2010}}

@CONFERENCE{bekermanjourdan99,
	AUTHOR={M. Bekerman and S. Jourdan and R. Ronen and G. Kirshenboim and L. Rappoport and A. Yoaz and U. Weiser},
	TITLE={{Correlated Load-Address Predictors}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={54-63},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{blackmueller98,
	AUTHOR={B. Black and B. Mueller and S. Postal and R. Rakvie and N. Utamaphethai and J.P. Shen},
	TITLE={{Load Execution Latency Reduction}},
	BOOKTITLE={Proceedings of the 12th ICS},
	PAGES={},
	MONTH={June},
	YEAR={1998}}

@CONFERENCE{gonzalezgonzalez97,
	AUTHOR={J. Gonzalez and A. Gonzalez},
	TITLE={{Speculative Execution via Address Prediction and Data Prefetching}},
	BOOKTITLE={Proceedings of the 11th ICS},
	PAGES={196-203},
	MONTH={July},
	YEAR={1997}}

@CONFERENCE{lipastiwilkerson96,
	AUTHOR={M.H. Lipasti and C.B. Wilkerson and J.P. Shen},
	TITLE={{Value Locality and Load Value Prediction}},
	BOOKTITLE={Proceedings of ASPLOS-VIII},
	PAGES={138-147},
	MONTH={October},
	YEAR={1996}}

@CONFERENCE{reinmanaustin99,
	AUTHOR={G. Reinman and T. Austin and B. Calder},
	TITLE={{A Scalable Front-End Architecture for Fast Instruction Delivery}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{reinmancalder98,
	AUTHOR={G. Reinman and B. Calder},
	TITLE={{Predictive Techniques for Aggressive Load Speculation}},
	BOOKTITLE={Proceedings of MICRO-31},
	PAGES={},
	MONTH={December},
	YEAR={1998}}

@CONFERENCE{chrysosemer98,
	AUTHOR={G. Chrysos and J. Emer},
	TITLE={{Memory Dependence Prediction Using Store Sets}},
	BOOKTITLE={Proceedings of ISCA-25},
	PAGES={},
	MONTH={June},
	YEAR={1998}}

@CONFERENCE{moshovosbreach97,
	AUTHOR={A. Moshovos and S.E. Breach and T.N. Vijaykumar and G.S. Sohi},
	TITLE={{Dynamic Speculation and Synchronization of Data Dependences}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={},
	MONTH={May},
	YEAR={1997}}

@CONFERENCE{barualee99,
	AUTHOR={R. Barua and W. Lee and S. Amarasinghe and A. Agarwal},
	TITLE={{Maps: A Compiler-Managed Memory System for Raw Machines}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{henrykuszmaul00,
	AUTHOR={D. Henry and B. Kuszmaul and G. Loh and R. Sami},
	TITLE={{Circuits for Wide-Window Superscalar Processors}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={236-247},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{aggarwalfranklin01,
	AUTHOR={A. Aggarwal and M. Franklin},
	TITLE={{An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors}},
	BOOKTITLE={Proceedings of ISPASS},
	PAGES={},
	MONTH={},
	YEAR={2001}}

@CONFERENCE{tuneliang01,
	AUTHOR={E. Tune and D. Liang and D. Tullsen and B. Calder},
	TITLE={{Dynamic Prediction of Critical Path Instructions}},
	BOOKTITLE={Proceedings of HPCA-7},
	PAGES={185-196},
	MONTH={January},
	YEAR={2001}}

@CONFERENCE{fieldsbodik03,
	AUTHOR={B. Fields and R. Bodik and M. Hill and C. Newburn},
	TITLE={{Using Interaction Cost for Microarchitectural Bottleneck Analysis}},
	BOOKTITLE={Proceedings of MICRO-36},
	PAGES={},
	MONTH={December},
	YEAR={2003}}

@CONFERENCE{fieldsrubin01,
	AUTHOR={B. Fields and S. Rubin and R. Bodik},
	TITLE={{Focusing Processor Policies via Critical-Path Prediction}},
	BOOKTITLE={Proceedings of ISCA-28},
	PAGES={74-85},
	MONTH={July},
	YEAR={2001}}

@CONFERENCE{canalgonzalez00,
	AUTHOR={R. Canal and A. Gonzalez},
	TITLE={{A Low-complexity Issue Logic}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={},
	MONTH={May},
	YEAR={2000}}

@CONFERENCE{farkasjouppi96,
	AUTHOR={K. Farkas and N. Jouppi and P. Chow},
	TITLE={{Register File Considerations in Dynamically Scheduled Processors}},
	BOOKTITLE={Proceedings of HPCA-2},
	PAGES={40-51},
	MONTH={February},
	YEAR={1996}}

@CONFERENCE{sodanisohi97,
	AUTHOR={A. Sodani and G. Sohi},
	TITLE={{Dynamic Instruction Reuse}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={194-205},
	MONTH={June},
	YEAR={1997}}

@CONFERENCE{paiadve99,
	AUTHOR={V. Pai and S. Adve},
	TITLE={{Code Transformations to Improve Memory Parallelism}},
	BOOKTITLE={Proceedings of MICRO-32},
	PAGES={147-155},
	MONTH={November},
	YEAR={1999}}

@CONFERENCE{balasubramoniandwarkadas01c,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Reducing the Complexity of the Register File in Dynamic Superscalar Processors}},
	BOOKTITLE={Proceedings of MICRO-34},
	PAGES={237-248},
	MONTH={December},
	YEAR={2001}}

@CONFERENCE{zhangvahid03,
	AUTHOR={C. Zhang and F. Vahid and W. Najjar},
	TITLE={{A Highly Configurable Cache Architecture for Embedded Systems}},
	BOOKTITLE={Proceedings of ISCA-30},
	PAGES={},
	MONTH={June},
	YEAR={2003}}

@CONFERENCE{balasubramoniandwarkadas03,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Dynamically Managing the Communication-Parallelism Trade-Off in Future Clustered Processors}},
	BOOKTITLE={Proceedings of ISCA-30},
	PAGES={275-286},
	MONTH={June},
	YEAR={2003}}

@CONFERENCE{balasubramoniandwarkadas01b,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Dynamically Allocating Processor Resources between Nearby and Distant ILP}},
	BOOKTITLE={Proceedings of ISCA-28},
	PAGES={26-37},
	MONTH={July},
	YEAR={2001}}

@TECHREPORT{tendlerdodson01,
	AUTHOR={J.M. Tendler and S. Dodson and S. Fields and H. Le and B. Sinharoy},
	TITLE={{Power4 System Microarchitecture}},
	INSTITUTION={Technical White Paper, IBM},
	NUMBER={},
	MONTH={October},
	YEAR={2001}}

@TECHREPORT{wiltonjouppi93,
	AUTHOR={S. Wilton and N. Jouppi},
	TITLE={{An Enhanced Access and Cycle Time Model for On-Chip Caches}},
	INSTITUTION={Compaq Western Research Lab},
	NUMBER={TN-93/5},
	MONTH={},
	YEAR={1993}}

@TECHREPORT{balasubramoniandwarkadas02,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Microarchitectural Trade-Offs in the Design of a Scalable Clustered Microprocessor}},
	INSTITUTION={University of Rochester},
	NUMBER={771},
	MONTH={January},
	YEAR={2002}}

@TECHREPORT{balasubramoniandwarkadas01d,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{A High-Performance Two-Level Register File Organization}},
	INSTITUTION={University of Rochester},
	NUMBER={745},
	MONTH={April},
	YEAR={2001}}

@TECHREPORT{balasubramoniandwarkadas01a,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Dynamically Allocating Processor Resources between Nearby and Distant ILP}},
	INSTITUTION={University of Rochester},
	NUMBER={743},
	MONTH={April},
	YEAR={2001}}

@TECHREPORT{rothsohi00a,
	AUTHOR={A. Roth and G. Sohi},
	TITLE={{Speculative Data-Driven Sequencing for Imperative Programs}},
	INSTITUTION={University of Wisconsin},
	NUMBER={1411},
	MONTH={February},
	YEAR={2000}}

@TECHREPORT{rothsohi00b,
	AUTHOR={A. Roth and G. Sohi},
	TITLE={{Speculative Data-Driven Multithreading}},
	INSTITUTION={University of Wisconsin},
	NUMBER={1414},
	MONTH={April},
	YEAR={2000}}

@TECHREPORT{duboissong98,
	AUTHOR={M. Dubois and Y. H. Song},
	TITLE={{Assisted Execution}},
	INSTITUTION={EE-Systems, University of Southern California},
	NUMBER={CENG 98-25},
	MONTH={October},
	YEAR={1998}}

@CONFERENCE{lesartehunt97,
	AUTHOR={G. Lesarte and D. Hunt},
	TITLE={{PA-8500: The Continuing Evolution of the PA-8000 Family}},
	BOOKTITLE={Proceedings of Compcon},
	PAGES={},
	MONTH={},
	YEAR={1997}}

@TECHREPORT{powerpc97,
	AUTHOR={},
	TITLE={{PowerPC 750 RISC Microprocessor Technical Summary}},
	INSTITUTION={IBM Corporation},
	NUMBER={MPC750/D},
	MONTH={August},
	YEAR={1997}}

@TECHREPORT{power4,
	AUTHOR={J.M. Tendler and S. Dodson and S. Fields and H. Le and B. Sinharoy},
	TITLE={{POWER4 System Microarchitecture}},
	INSTITUTION={IBM Server Group Whitepaper},
	NUMBER={},
	MONTH={October},
	YEAR={2001}}

@TECHREPORT{dell97,
	AUTHOR={T. J. Dell},
	TITLE={{A Whitepaper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory}},
	INSTITUTION={IBM Microelectronics Division},
	NUMBER={},
	YEAR={1997}}


@TECHREPORT{doweck06,
	AUTHOR={J. Doweck},
	TITLE={{Inside Intel Core Microarchitecture and Smart Memory
	  Access - Whitepaper}},
	INSTITUTION={Intel},
	MONTH={July},
	YEAR={2006}}

@TECHREPORT{nehalem08,
	AUTHOR={},
	TITLE={{First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)}},
	INSTITUTION={Intel Whitepaper},
	NUMBER={},
	MONTH={},
	YEAR={2008}}

@TECHREPORT{nehalem09,
	AUTHOR={},
	TITLE={{First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)}},
	INSTITUTION={Intel Whitepaper},
	NUMBER={},
	MONTH={},
	YEAR={2009}}


@ARTICLE{wulfmckee95,
	AUTHOR={Wm. A. Wulf and S.A. McKee},
	TITLE={{Hitting the Memory Wall: Implications of the Obvious}},
	JOURNAL={Computer Architecture News},
	VOLUME={23},
	NUMBER={1},
	PAGES={20-24},
	MONTH={March},
	YEAR={1995}}

@ARTICLE{horellauterbach99,
	AUTHOR={T. Horel and G. Lauterbach},
	TITLE={{UltraSPARC III: Designing Third Generation 64-Bit Performance}},
	JOURNAL={IEEE Micro},
	VOLUME={19},
	NUMBER={3},
	PAGES={},
	MONTH={May/June},
	YEAR={1999}}

@ARTICLE{papworth96,
	AUTHOR={D.B. Papworth},
	TITLE={{Tuning the Pentium Pro Microarchitecture}},
	JOURNAL={IEEE Micro},
	VOLUME={16},
	NUMBER={2},
	PAGES={},
	MONTH={April},
	YEAR={1996}}

@TECHREPORT{wall93,
	AUTHOR={D. Wall},
	TITLE={{Limits of Instruction-Level Parallelism}},
	INSTITUTION={WRL},
	NUMBER={Research Report 93/6},
	MONTH={November},
	YEAR={1993}}

@inproceedings{wall91,
    author = {D. W. Wall},
    title = {Limits of Instruction-Level Parallelism},
    booktitle = {ASPLOS IV},
    journal = {SIGPLAN Notices},
    volume = {26},
    number = {4},
    publisher = {ACM Press},
    address = {New York, NY},
    isbn = {0-89791-380-9},
    pages = {176--189},
    year = {1991}
}


@TECHREPORT{richardson92,
	AUTHOR={S.E. Richardson},
	TITLE={{Caching Function Results: Faster Arithmetic by Avoiding Unnecessary computation}},
	INSTITUTION={Sun Microsystems Laboratories},
	NUMBER={SMLI TR-92-1},
	MONTH={September},
	YEAR={1992}}

@CONFERENCE{alversoncallahan90,
	AUTHOR={R. Alverson and D. Callahan and D. Cummings and B. Koblenz and A. Porterfield and B. Smith},
	TITLE={{The Tera Computer System}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={},
	MONTH={},
	YEAR={1990}}

@CONFERENCE{chappellstark99,
	AUTHOR={R. Chappell and J. Stark and S. Kim and S. Reinhardt and Y. Patt},
	TITLE={{Simultaneous Subordinate Microthreading (SSMT)}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={186-195},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{dallytowles01,
	AUTHOR={W. Dally and B. Towles},
	TITLE={{Route Packets, Not Wires: On-Chip Interconnection Networks}},
	BOOKTITLE={Proceedings of DAC},
	YEAR={2001}}


@CONFERENCE{jouppi90,
	AUTHOR={N. Jouppi},
	TITLE={{Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers}},
	BOOKTITLE={Proceedings of ISCA-17},
	PAGES={364-373},
	MONTH={May},
	YEAR={1990}}

@ARTICLE{chenbaer95,
	AUTHOR={T. Chen and J. Baer},
	TITLE={{Effective Hardware Based Data Prefetching for High Performance Processors}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={44},
	NUMBER={5},
	PAGES={609-623},
	MONTH={May},
	YEAR={1995}}


@ARTICLE{rogerscarlisle95,
	AUTHOR={A. Rogers and M. Carlisle and J. Reppy and L. Hendren},
	TITLE={{Supporting Dynamic Data Structures on Distributed Memory Machines}},
	JOURNAL={ACM TOPLAS},
	VOLUME={},
	NUMBER={},
	PAGES={},
	MONTH={March},
	YEAR={1995}}

@TECHREPORT{burgeraustin97,
	AUTHOR={D. Burger and T. Austin},
	TITLE={{The Simplescalar Toolset, Version 2.0}},
	INSTITUTION={University of Wisconsin-Madison},
	NUMBER={TR-97-1342},
	MONTH={June},
	YEAR={1997}}

@TECHREPORT{hinelewandowski05,
	AUTHOR={M. Hines and L. Lewandowsky and K. Gopalan},
	TITLE={{Anemone: Adaptive Network Memory Engine}},
	INSTITUTION={Florida State University},
	NUMBER={TR-050128},
	YEAR={2005}}

@Techreport{skadronmartonosi99,
	Author = {K. Skadron and M. Martonosi and D. Clark},
	Title = {Selecting a Single, Representative Sample for Accurate
			 Simulation of SPECint Benchmarks},
	 Institution = {Princeton University},
	 Number = {TR-595-99},
	 Year = 1999}

@Misc{balasubramonianpinkston11,
  author =       {R. Balasubramonian and T. Pinkston},
  title =        {{Buses and Crossbars}},
  note =         {{Encyclopedia of Parallel Computing, D. Padua, editor.  Springer Science+Business Media}},
  year = {2011}
}

@Misc{hpirp,
  author =       {HP},
  title =        {{HP Innovation Research Program}},
  note =         {{http://www.hpl.hp.com/open\_innovation/irp/}}
}

@Misc{itrs05,
  author =       "{{Semiconductor Industry Association}}",
  title =        "{International Technology Roadmap for Semiconductors 2005}",
  note =         "{{\tt http://www.itrs.net/Links/2005ITRS/Home2005.htm}}"
}

@Misc{samsunggreenmemory,
  author =       "{{Samsung Electronics}}",
  title =        "{{Samsung Green Memory}}",
  url = {http://www.samsung.com/global/business/semiconductor/Greenmemory/main.html}
}

@Misc{iramberkeley,
  author =       "{{UC Berkeley}}",
  title =        "{{The Berkeley Intelligent RAM (IRAM) Project}}",
  howpublished = "\url{http://iram.cs.berkeley.edu}"
}

@Misc{horowitziram,
  author =       "{{Mark Horowitz}}",
  title =        "{{Some Thoughts on DRAM}}",
  howpublished = "\url{http://www.cs.berkeley.edu/~pattrsn/lecture294.html}"
}

@Misc{amdchipkill,
  author =       "{{AMD Inc.}}",
  title =        "{{BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors}}"
}

@Misc{ankireddichen08,
  author =       "{{S. Ankireddi and T. Chen}}",
  title =        "{{Challenges in Thermal Management of Memory Modules}}",
  howpublished = "\url{http://www.electronics-cooling.com/2008/02/challenges-in-thermal-management-of-memory-modules}"
}
% Short cut for ankireddichen08 howpublished = "\url{http://goo.gl/ZUn77}"

@Misc{intelx58chipset,
  author =       "{{Intel Corporation}}",
  title =        "{{Intel X58 Express Chipset}}",
  howpublished = "\url{http://www.intel.com/Products/Desktop/Chipsets/X58/X58-overview.htm}"
}


@Misc{elpida3d11,
  author =       "{{Elpida Memory Inc.}}",
  title =        "{{News Release: Elpida, PTI, and UMC Partner on 3D IC Integration Development for Advanced Technologies Including 28nm}}",
  howpublished = "\url{http://www.elpida.com/en/news/2011/05-30.html}",
  year = {2011}
}

@Misc{elpida3d09,
  author =       "{{Elpida Memory Inc.}}",
  title =        "{{News Release: Elpida Completes Development of Cu-TSV (Through Silicon Via) Multi-Layer 8-Gigabit DRAM}}",
  howpublished = "\url{http://www.elpida.com/pdfs/pr/2009-08-27e.pdf}",
  year = {2009}
}


@Misc{hphotplug,
  author =       "{{HP}}",
  title =        "{{ProLiant Server Memory}}",
  howpublished = "\url{http://h18000.www1.hp.com/products/servers/technology/memoryprotection.html}"
}


@Misc{ITRS03,
  author =       "Semiconductor Industry Association",
  title =        "{International Technology Roadmap for Semiconductors 2003}",
  note =         "{{http://public.itrs.net/Files/2003ITRS/Home2003.htm}}"
}

@Misc{ ITRS01,
  author =       "Semiconductor Industry Association",
  title =        "{International Technology Roadmap for Semiconductors 2001}",
  note =         "{{http://public.itrs.net/Files/2001ITRS/Home.htm}}"
}

@misc{ kahng98interconnect,
  author = "A. Kahng and S. Muddu and E. Sarto and R. Sharma",
  title = "Interconnect Tuning Strategies for High-Performance ICs",
  text = "A. B. Kahng, S. Muddu, E. Sarto and R. Sharma, Interconnect Tuning Strategies
    for High-Performance ICs, Proc. Design, Automation and Test in Europe (DATE),
    Paris, February 1998.",
  year = "1998"
}

@misc{ cong94wiresizing,
  author = "J. Cong and C. Koh and K. Leung",
  title = "Wiresizing with Driver Sizing for Performance and Power Optimization",
  text = "J. Cong, C.-K. Koh, and K. S. Leung, Wiresizing with Driver Sizing for
    Performance and Power Optimization, Proc. 1994 Int'l Workshopon Lower Power
    Design, 1994, pp. 81--86.",
  year = "1994"
}

@inproceedings{ cong97interconnect,
    author = "Jason Cong and David Zhigang Pan and Lei He and Cheng-Kok Koh and Kei-Yong Khoo",
    title = "Interconnect design for deep submicron {ICs}",
    booktitle = "{ICCAD}",
    pages = "478-485",
    year = "1997"
}

@misc{ horowitz99future,
  author = "M. Horowitz and R. Ho and K. Mai",
  title = "The Future of Wires",
  text = "M. Horowitz and R. Ho and K. Mai. The Future of Wires. In Invited Workshop
    Paper for SRC Conference. Available at http://velox.stanford.edu/, May 1999.",
  year = "1999"
}

@misc{ dehon-high,
  author = "Andre DeHon and Thomas F. Knight Jr.",
  title = "High Performance, Point-to-Point, Transmission Line Signaling"
}

@inproceedings{chang02-near-sol,
	author={R.T. Chang and C.P. Yue and S.S. Wong},
	title={{Near Speed-of-Light On-Chip Electrical Interconnect}},
	booktitle={2002 Symposium on VLSI Circuits Digest of Technical Papers},
	year={2002},
	pages={18--21},
	month={June}
} 


@book{rabaey-book,
	author={Jan M. Rabaey and Anantha Chandrakasan and Borivoje Nikolic},
	title={{Digital Integrated Circuits - A Design Perspective}},
	publisher={Prentice-Hall},
	year={2002},
	edition={2nd}
} 

@CONFERENCE{mathew_cases03,
	AUTHOR = {Binu Mathew and Al Davis and Zhen Fang},
	TITLE = {{A Low-Power Accelerator for the SPHINX 3 Speech Recognition System}},
	BOOKTITLE = {Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES '03)},
	PAGES = {210-219},
	MONTH = {October},
	YEAR =2003}

@book{ramo3rd,
	author={S. Ramo and J. Whinnery and T. Van Duzer},
	title={{Fields and Waves in Communication Electronics}},
	publisher={Wiley},
	year={1994},
	edition={3rd}
} 

@CONFERENCE{mathew_estimedia03,
	AUTHOR = {Binu Mathew and Al Davis and Ali Ibrahim},
	TITLE = {{Perception Coprocessors for Embedded Systems}},
	BOOKTITLE = {Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia)},
	PAGES = {109-116},
	MONTH = {October},
	YEAR =2003}

@INBOOK{davis97,
	AUTHOR = {A. Davis and M. Swanson and M. Parker},
	TITLE = {{Springer-Verlag Lecture Notes in Computer Science}},
	CHAPTER = {{Efficient Communication Mechanisms for Cluster Based
Parallel Computing}},
	PAGES = {1-15},
	PUBLISHER = {Springer-Verlag},
	YEAR = {1997},
	VOLUME = {1199},
	MONTH = Feb}

@INBOOK{dybdahlgrannaes06,
	AUTHOR = {H. Dybdahl and M. Grannaes and L. Natvig},
	TITLE = {{Springer-Verlag Lecture Notes in Computer Science}},
	CHAPTER = {{Cache Write-Back Schemes for Embedded Destructive Read
   DRAM}},
	PAGES = {145-159},
	PUBLISHER = {Springer-Verlag},
	YEAR = {2006},
	VOLUME = {3894},
	MONTH = Feb}



@CONFERENCE{wang2002,
	AUTHOR = {Hang-Sheng Wang and Xinping Zhu and Li-Shiuan Peh and Sharad Malik},
	TITLE = {{Orion: A Power-Performance Simulator for Interconnection Networks}},
	BOOKTITLE = {Proceedings of MICRO-35},
	MONTH = {November},
	YEAR =2002}

@CONFERENCE{kahngli09,
	AUTHOR = {Andrew Kahng and Bin Li and Li-Shiuan Peh and Kambiz Samadi},
	TITLE = {{ORION 2.0: A Fast and Accurate NoC Power and Area
                  Model for Early-Stage Design Space Exploration}},
	BOOKTITLE = {Proceedings of DATE },
	MONTH = {},
	YEAR =2009}



@CONFERENCE{seng2001,
	AUTHOR = {John S. Seng and Eric S. Tune and and Dean M. Tullsen},
	TITLE = {{Reducing Power with Dynamic Critical Path Information}},
	BOOKTITLE = {Proceedings of the 34th International Symposium on Microarchitecture},
	MONTH = {December},
	YEAR =2001}

@CONFERENCE{banerjeemehrotra99,
        AUTHOR={K. Banerjee and A. Mehrotra and A. Sangiovanni-Vincentelli and C. Hu},
        TITLE={{On Thermal Effects in Deep Submicron VLSI Interconnects}},
        BOOKTITLE={Proceedings of the Design Automation Conference},
        PAGES={885-891},
        MONTH={},
        YEAR={1999}}

@ARTICLE{kaustav2002,
        AUTHOR={K. Banerjee and A. Mehrotra},
        TITLE={{A Power-optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs}},
        JOURNAL={IEEE Transactions on Electron Devices},
        VOLUME={49},
        NUMBER={11},
        PAGES={2001-2007},
        MONTH={November},
        YEAR={2002}}

@CONFERENCE{chaparro04,
        AUTHOR={P. Chaparro and J. Gonzalez and A. Gonzalez},
        TITLE={{Thermal-effective Clustered Micro-architectures}},
        BOOKTITLE={Proceedings of the 1st Workshop on Temperature Aware Computer Systems, held in conjunction with ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}


@CONFERENCE{chen04,
        AUTHOR={L. Chen and D.H. Albonesi and S. Drophso},
        TITLE={{Dynamically Matching ILP Characteristics Via a Heterogeneous Clustered Microarchitecture}},
        BOOKTITLE={IBM Watson Conference on the Interaction between Architecture, Circuits and Compilers},
        PAGES={136-143},
        MONTH={October},
        YEAR={2004}}

@CONFERENCE{grochowskironen04,
        AUTHOR={E. Grochowski and R. Ronen and J. Shen and H. Wang},
        TITLE={{Best of Both Latency and Throughput}},
        BOOKTITLE={Proceedings of ICCD-22},
        PAGES={},
        MONTH={October},
        YEAR={2004}}

@CONFERENCE{annavaramgrochowski05,
        AUTHOR={M. Annavaram and E. Grochowski and J. Shen},
        TITLE={{Mitigating Amdahl's Law Through EPI Throttling}},
        BOOKTITLE={Proceedings of the 32nd ISCA},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{balakrishnanrajwar05,
        AUTHOR={S. Balakrishnan and R. Rajwar and M. Upton and K. Lai},
        TITLE={{The Impact of Performance Asymmetry in Emerging Multicore Architectures}},
        BOOKTITLE={Proceedings of the 32nd ISCA},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{mcphersonaverill00,
        AUTHOR={T. McPherson and R. Averill and D. Balazich and K. Barkley and S. Carey and Y. Chan and R. Crea and A. Dansky and R. Dwyer and A. Haen and D. Hoffman and A. Jatkowski and M. Mayo and D. Merrill and T. McNamara and G. Northrop and J. Rawlins and L. Sigal and T. Slegel and D. Webber},
        TITLE={{760 MHz G6 S/390 Microprocessor Exploiting Multiple $V_t$ and Copper Interconnects}},
        BOOKTITLE={Proceedings of ISSCC},
        PAGES={96-97},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{kumarzyuban05,
        AUTHOR={R. Kumar and V. Zyuban and D. Tullsen},
        TITLE={{Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads, and Scaling}},
        BOOKTITLE={Proceedings of ISCA},
        PAGES={},
        YEAR={2005}}

@CONFERENCE{kumartullsen04,
        AUTHOR={R. Kumar and D. Tullsen and P. Ranganathan and N. Jouppi and K. Farkas},
        TITLE={{Single ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance}},
        BOOKTITLE={Proceedings of ISCA},
        YEAR={2004}}

@CONFERENCE{kumarfarkas03,
        AUTHOR={R. Kumar and K. Farkas and N. Jouppi and P. Ranganathan and D. Tullsen},
        TITLE={{Single ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction}},
        BOOKTITLE={Proceedings of MICRO},
        YEAR={2003}}

@CONFERENCE{childers00,
        AUTHOR={B.R. Childers  and H. Tang and R. Melhem},
        TITLE={{Adapting Processor Supply Voltage to Instruction Level Parallelism}},
        BOOKTITLE={Proceedings of the Kool Chips Workshop, in conjunction with MICRO-33 },
        PAGES={},
        MONTH={December},
        YEAR={2000}}

@CONFERENCE{pering98,
        AUTHOR={T. Pering  and T. Burd and R.W. Brodersen},
        TITLE={{The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms}},
        BOOKTITLE={Proceedings of the International Symposium on Low-Power Electronics and Design },
        PAGES={},
        MONTH={August},
        YEAR={1998}}


@techreport{moradweiser05,
                  author={T. Morad and U. Weiser and A. Kolodny and M. Valero and E. Ayguade},
                  title={{Performance, Power Efficiency, and Scalability of Asymmetric Cluster Chip Multiprocessors}},
                  institution={},
                  number={CCIT Technical Report \#514},
                  month={January},
                  year=2005}

@techreport{martinnystrom01,
                  author={A.J. Martin and M. Nystrom and P. Penzes},
                  title={{ET2: A Metric for Time and Energy Efficiency 
of Computation}},
                  institution={Caltech Computer Science},
                  number={CaltechCSTR:2001.007},
                  month={},
                  year=2001}


@conference{Shubhendu98,
 author = {Shubhendu S. Mukherjee and Mark D. Hill},
 title = {Using prediction to accelerate coherence protocols},
 booktitle = {Proceedings of the 25th annual international symposium on Computer architecture},
 year = {1998},
 }

@conference{Lai99,
 author = {An-Chow Lai and Babak Falsafi},
 title = {{Memory Sharing Predictor: The Key to a Speculative Coherent DSM}},
 booktitle = {Proceedings of ISCA-26},
 year = {1999},
 }

@conference{Kaxiras99,
 author = {Stefanos Kaxiras and James R. Goodman},
 title = {Improving CC-NUMA Performance Using Instruction-Based Prediction},
 booktitle = {Proceedings of the The Fifth International Symposium on High Performance Computer Architecture},
 year = {1999},
 }

@book{IEEE93,
 author = {{Corporate Institute of Electrical and Electronics Engineers, Inc. Staff}},
 title = {{IEEE Standard for Scalable Coherent Interface, Science: IEEE Std. 1596-1992}},
 booktitle = {IEEE},
 year = {1993},
 }

@conference{Hazim97,
 author = {Hazim Abdel-Shafi and Jonathan Hall and Sarita V. Adve and Vikram S. Adve},
 title = {An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors},
 booktitle = {Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97)},
 year = {1997},
 }

@conference{Koufaty95,
 author = {D. A. Koufaty and X. Chen and D. K. Poulsen and J. Torrellas},
 title = {Data forwarding in scalable shared-memory multiprocessors},
 booktitle = {Proceedings of the 9th international conference on Supercomputing},
 year = {1995},
 location = {Barcelona, Spain},
 }

@proceedings{Byrd99,
 author = {Byrd, G.T.; Flynn, M.J.},
 title = {Producer-consumer communication in distributed shared memory multiprocessors},
 year = {1999},
 booktitle = {Proceedings of the IEEE, Vol.87, Iss.3, Mar 1999},
}

@conference{Acacio02a,
 author = {Manuel E. Acacio and Jose; Gonzalez and Jose; M. Garcia and Jose Duato},
 title = {{Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a CC-NUMA Architecture}},
 booktitle = {Proceedings of the 2002 ACM/IEEE conference on Supercomputing},
 year = {2002},
 }

@conference{Acacio02b,
 author = {Manuel E. Acacio and Jose; Gonzalez and Jose; M. Garcia and Jose Duato},
 title = {{The Use of Prediction for Accelerating Upgrade Misses in CC-NUMA Multiprocessors}},
 booktitle = {Proceedings of PACT-11},
 year = {2002},
 }

@conference{Lai00,
 author = {An-Chow Lai and Babak Falsafi},
 title = {{Selective, Accurate, and Timely Self-Invalidation Using Last-Touch Prediction}},
 booktitle = {Proceedings of ISCA-27},
 year = {2000},
 pages = {139--148},
 location = {Vancouver, British Columbia, Canada},
 }

@conference{Lebeck95,
 author = {Alvin R. Lebeck and David A. Wood},
 title = {{Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors}},
 booktitle = {Proceedings of ISCA-22},
 year = {1995},
 pages = {48--59},
 }

@conference{Ramachandran95,
 author = {Umakishore Ramachandran and Gautam Shah and Anand Sivasubramaniam and Aman Singla and Ivan Yanasak},
 title = {Architectural mechanisms for explicit communication in shared memory multiprocessors},
 booktitle = {Proceedings of the 1995 ACM/IEEE conference on Supercomputing (CDROM)},
 year = {1995},
 pages = {62},
 }

@conference{PoulsenY94,
  author    = {David K. Poulsen and Pen-Chung Yew},
  title     = {Data Prefetching and Data Forwarding in Shared Memory Multiprocessors.},
  booktitle = {Proceedings of ICPP},
  year      = {1994},
  pages     = {276-280},
}

@conference{ shen99cachet,
    author = "Xiaowei Shen and Arvind and Larry Rudolph",
    title = "{CACHET}: an adaptive cache coherence protocol for distributed shared-memory systems",
    booktitle = "Proceedings of International Conference on Supercomputing",
    pages = "135-144",
    year = "1999",
}



@conference{Goodman83,
 author = {James R. Goodman},
 title = {Using cache memory to reduce processor-memory traffic},
 booktitle = {Proceedings of the 10th annual international symposium on Computer architecture},
 year = {1983},
 }

@conference{Cai04,
 author = {Fei Cai and Shaogang Wu and Longbing Zhang and Zhiming Tang},
 title = {Parallel Program Performance Evaluation And Their Behavior Analysis on an OpenMP Cluster},
 booktitle = {International Workshop on Distributed Shared Memory on Clusters},
 year = {2004},
 } 

@conference{Huh04,
 author = {Jaehyuk Huh and Jichuan Chang and Doug Burger and Gurindar S. Sohi},
 title = {{Coherence Decoupling: Making Use of Incoherence}},
 booktitle = {Proceedings of ASPLOS-XI},
 year = {2004},
 pages = {97--106},
 }


@conference{Chou04,
  author    = {Ching-Tsun Chou and Phanindra K. Mannava and Seungjoon Park},
  title     = {A Simple Method for Parameterized Verification
               of Cache Coherence Protocols.},
  booktitle = {FMCAD},
  year      = {2004},
}

@article{TLC03,
 author = {Rajeev Joshi and Leslie Lamport and John Matthews and Serdar Tasiran and Mark Tuttle and Yuan Yu},
 title = {Checking Cache-Coherence Protocols with TLA+},
 journal = {Form. Methods Syst. Des.},
 volume = {22},
 number = {2},
 year = {2003},
 pages = {125--131},
 }

@article{ NPB94,
    author = "D. H. Bailey and E. Barszcz and J. T. Barton and D. S. Browning and R. L. Carter and D. Dagum and R. A. Fatoohi and P. O. Frederickson and T. A. Lasinski and R. S. Schreiber and H. D. Simon and V. Venkatakrishnan and S. K. Weeratunga",
    title = "The {NAS Parallel Benchmarks}",
    journal = "The International Journal of Supercomputer Applications",
    volume = "5",
    number = "3",
    month = "Fall",
    pages = "63--73",
    year = "1994",
    url = "http://www.nas.nasa.gov/Software/NPB/" }

@MISC{ Omni,
        HOWPUBLISHED = {"http://phase.hpcc.jp/Omni/benchmarks/NPB/"},
     } 

@conference{Zhang04,
    author = {Lixin Zhang and Zhen Fang and John Carter},
    title = {Highly Efficient Synchronization Based on Active Memory Operations},
    booktitle = {Proceedings of IPDPS},
    year  = {2004},
} 


@CONFERENCE{maipaaske00,
	AUTHOR = {K. Mai and T. Paaske and N. Jaysena and R. Ho and W. J. Dally and M. Horowitz},
	TITLE = {{Smart Memories: A Modular Reconfigurable Architecture}},
	BOOKTITLE = {Proceedings of ISCA},
	MONTH = {},
	YEAR =2000}

@CONFERENCE{maiho04,
	AUTHOR = {K. Mai and R. Ho and E. Alon and D. Liu and Y. Kim and D. Patil and M. Horowitz},
	TITLE = {{Architecture and Circuit Techniques for a Reconfigurable Memory Block}},
	BOOKTITLE = {Proceedings of ISSCC},
	MONTH = {},
	YEAR =2004}

@CONFERENCE{homai03,
	AUTHOR = {R. Ho and K. Mai and M. Horowitz},
	TITLE = {{Efficient On-Chip Global Interconnects}},
	BOOKTITLE = {Proceedings of VLSI},
	MONTH = {},
	YEAR =2003}




@MISC{ TOP500,
        HOWPUBLISHED = {"http://www.top500.org/"},
     }


@article{Briggs02,
  author    = {Faye A. Briggs and
               Michel Cekleov and
               Ken Creta and
               Manoj Khare and
               Steve Kulick and
               Akhilesh Kumar and
               Lily Pao Looi and
               Chitra Natarajan and
               Sivakumar Radhakrishnan and
               Linda Rankin},
  title     = {Intel 870: A Building Block for Cost-Effective, Scalable
               Servers.},
  journal   = {IEEE Micro},
  volume    = {22},
  number    = {2},
  year      = {2002},
  pages     = {36-47},
  ee        = {http://computer.org/micro/mi2002/m2036abs.htm},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{cullersingh99,
  author ="David E. Culler and Jaswinder Pal Singh",
  contribution="Anoop Gupta",
  title  ={{Parallel Computer Architecture: A Hardware/Software Approach}},
  publisher = "Morgan Kaufmann Publishers",
  ISBN = "1-55860-343-3",
  year = "1999",
}

@misc{sunenterprise,
  title  ="Sun Enterprise 10000 Server: Dynamic System Domains", 
  note = "{{http://sunsolve.sun.com/handbook\_pub/Systems/ E10000/E10000.html}}",
}

@conference{galles94,
  author    = {Mike Galles and
               Eric Williams},
  title     = {{Performance Optimizations, Implementation, and Verification
               of the SGI Challenge Multiprocessor.}},
  booktitle = {HICSS (1)},
  year      = {1994},
  pages     = {134-143},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@conference{lepak02,
 author = {Kevin M. Lepak and Mikko H. Lipasti},
 title = {{Temporally Silent Stores}},
 booktitle = {Proceedings of ASPLOS-X},
 year = {2002},
 pages = {30--41},
 }

@article{krewell04a,
                  author= {K. Krewell},
                  title= {{Intel's PC Roadmap Sees Double}},
                  journal={Microprocessor Report},
                  volume= 18,
                  number= 5,
		  pages={41-43},
                  month={May},
                  year=2004}

@article{krewell04b,
                  author= {K. Krewell},
                  title= {{Sun's Niagara Pours on the Cores}},
                  journal={Microprocessor Report},
                  volume= 18,
                  number= 9,
		  pages={11-13},
                  month={September},
                  year=2004}

@article{krewell03,
 author = {K. Krewell},
 title = {{UltraSPARC IV Mirrors Predecessor: Sun Builds Dualcore Chip in 130nm}},
 journal = {Microprocessor Report},
 pages = {1,5-6}, 
 year = {Nov. 2003},
}

@article{erginunsal06,
 author = {O. Ergin and O. Unsal and X. Vera and A. Gonzalez},
 title = {{Exploiting Narrow Values for Soft Error Tolerance}},
 journal = {Computer Architecture Letters},
 volume = {5},
 pages = {}, 
 month = {June},
 year = {2006},
}

@article{kallasinharoy04,
 author = {R. Kalla and B. Sinharoy and J. Tendler},
 title = {{IBM POWER5 Chip: A Dual-Core Multithreaded Processor}},
 journal = {IEEE Micro},
 volume = {24(2)},
 pages = {40-47}, 
 year = {2004},
}


@MISC{intelidf06,
        AUTHOR = {{P. Otellini}},
        TITLE = {{}},
	NOTE = {Keynote at Intel Developer Forum (articles at {\tt http://www.intel.com/pressroom/kits/events/idffall_2006/index.htm} and {\tt http://news.com.com/2100-1006_3-6119618.html?part=rss&tag=6119618&subj=news})},
        YEAR = {2006}}

@CONFERENCE{bowersfang06,
        AUTHOR={J. Bowers and A. Fang and H. Park and O. Cohen and R. Jones and M. Paniccia},
        TITLE={{Hybrid Silicon Evanescent Lasers}},
        BOOKTITLE={Proceedings of Device Research Conference (invited paper)},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@MISC{spooner06,
        AUTHOR = {J. Spooner},
        TITLE = {{Intel Lights Up Laser Chip}},
	NOTE = {(Internet article at $http://www.thechannelinsider.com/article/Intel+Lights+Up+Laser+Chip/188882 \_ 1.aspx$)},
	MONTH = {September},
        YEAR = {2006}}

@MISC{ocin06,
        AUTHOR = {W. Dally},
        TITLE = {{Report from Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)}},
	    NOTE = {{\tt http://www.ece.ucdavis.edu/\~{}ocin06/}},
        YEAR = {2006}}

@MISC{noc07,
        AUTHOR = {{A. Kolodny and L. Peh (Symposium Chairs)}},
        TITLE = {{1st International Symposium on Networks-on-Chip}},
	NOTE = {Symposium program at {\tt http://2007.nocsymposium.org/}},
        YEAR = {2007}}

@MISC{isca07,
        AUTHOR = {{D. Tullsen (Symposium Chair)}},
        TITLE = {{34th International Symposium on Computer Architecture (ISCA-34)}},
	NOTE = {Symposium program at {\tt http://www.cse.ucsd.edu/isca2007/}},
        YEAR = {2007}}

@MISC{scott07,
        AUTHOR = {{M. Scott (Panel Moderator)}},
        TITLE = {{Panel: Potential Show-Stoppers for Transactional Synchronization}},
	NOTE = {Panel conducted at PPoPP},
        YEAR = {2007}}

@MISC{scott07b,
        AUTHOR = {{M. Scott (Workshop Chair)}},
        TITLE = {{TRANSACT: Workshop on Languages, Compilers, and Hardware Support for Transactional Computing}},
	NOTE = {Workshop materials at {\tt http://www.cs.rochester.edu/meetings/TRANSACT07/}},
        YEAR = {2007}}

@MISC{vitek06,
        AUTHOR = {{J. Vitek (Workshop Chair)}},
        TITLE = {{TRANSACT: Workshop on Languages, Compilers, and Hardware Support for Transactional Computing}},
	NOTE = {Workshop materials at {\tt http://www.cs.purdue.edu/homes/jv/events/TRANSACT/}},
        YEAR = {2006}}

@MISC{rajwar05b,
        AUTHOR = {{R. Rajwar (Workshop Chair)}},
        TITLE = {{Workshop on Transactional Systems}},
	NOTE = {Workshop materials at {\tt http://pages.cs.wisc.edu/\~{}rajwar/tm-workshop/}},
        YEAR = {2005}}

@MISC{rajwar05,
        AUTHOR = {{R. Rajwar}},
        TITLE = {{Transactional Memory Online}},
	NOTE = {Bibliography and links, maintained at {\tt http://www.cs.wisc.edu/trans-memory/}},
        YEAR = {}}

@MISC{mckinley07,
        AUTHOR = {{K. McKinley}},
        TITLE = {{The DaCapo Java Benchmarks}},
	NOTE = {Software available at {\tt http://www.cs.utexas.edu/users/speedway/DaCapo/}},
        YEAR = {2007}}

@MISC{SPECjbb05,
        TITLE = {{Java Server Benchmark}},
	NOTE = {\\Available at {\tt http://www.spec.org/jbb2005/}},
        YEAR = {2005}
}

@MISC{SPECjvm08,
        TITLE = {{Java Virtual Machine Benchmark}},
	NOTE = {\\Available at {\tt http://www.spec.org/jvm2008/}},
        YEAR = {2008}
}


@MISC{kozyrakis07,
        AUTHOR = {{C. Kozyrakis}},
        TITLE = {{STAMP: The Stanford Transactional Applications for Multi-Processing}},
	NOTE = {Software available at {\tt http://stamp.stanford.edu/}},
        YEAR = {2007}}

@MISC{kozyrakis06,
        AUTHOR = {A. Adl-Tabatabai and C. Kozyrakis and B. Saha},
        TITLE = {{Tutorial: Transactional Programming in a Multi-Core Environment}},
	NOTE = {Tutorial at the 15th International Conference on Parallel Architecture and Compilation Techniques (PACT)},
        YEAR = {2006}}

@MISC{intel05,
        AUTHOR = {Intel},
        TITLE = {{Intel Multi-Core University Research Conference}},
	NOTE = {Conference material at {\tt http://www.cercs.gatech.edu/intel-multi-core05/}},
        YEAR = {2005}}

@MISC{suntm07,
        AUTHOR = {Sun Microsystems},
        TITLE = {{Transactional Memory}},
	NOTE = {On-Line Research Spotlight (article at {\tt http://research.sun.com/spotlight/2007/ \\ 2007-08-13\_transactional\_memory.html})},
        YEAR = {2007}}

@MISC{rattner05,
        AUTHOR = {J. Rattner},
        TITLE = {{Predicting the Future}},
	NOTE = {Keynote at Intel Developer Forum (article at {\tt http://www.anandtech.com/tradeshows/showdoc.aspx?i=2367\&p=3})},
        YEAR = {2005}}

@MISC{samsung10,
        AUTHOR = {Samsung},
        TITLE = {{Samsung to Release 3D Memory Modules with 50\% Greater Density}},
	NOTE = {\url{http://www.computerworld.com/s/article/9200278/Samsung_to_release_3D_memory_modules_with_50_greater_density}},
        YEAR = {2010}}

@MISC{samsung05,
        AUTHOR = {{Samsung Electronics Corporation}},
        TITLE = {{Samsung Electronics Develops World's First Eight-Die Multi-Chip Package for Multimedia Cell Phones}},
	NOTE = {(Press release from {\tt http://www.samsung.com})},
        YEAR = {2005}}

@MISC{tezzaron3d,
        AUTHOR = {{Tezzaron Semiconductor}},
	TITLE = {{3D Stacked DRAM/Bi-STAR Overview}},
	NOTE = {\url{http://www.tezzaron.com/memory/Overview\_3D\_DRAM.htm}},
        YEAR = {2011}}

@MISC{tezzaron,
        AUTHOR = {{Tezzaron Semiconductor}},
	NOTE = {({\tt http://www.tezzaron.com})},
        YEAR = {}}

@MISC{smarthome,
        AUTHOR = {{Center for Future Health}},
        TITLE = {{Smart Medical Home Research Laboratory}},
	NOTE = {({\tt http://www.futurehealth.rochester.edu/smart\_home/})},
        YEAR = {}}

@MISC{marcushamrin01,
        AUTHOR = {{W. Marcus and J. Hamrin}},
        TITLE = {{How We Got into the California Energy Crisis}},
	NOTE = {({\tt http://www.green-e.org/pdf/crisispaper.pdf})},
	MONTH = {February},
        YEAR = {2001}}

@MISC{amd04,
        AUTHOR = {{Advanced Micro Devices}},
        TITLE = {{AMD Demonstrates Dual Core Leadership}},
	NOTE = {({\tt http://www.amd.com})},
        YEAR = {2004}}

@CONFERENCE{maruyama03,
        AUTHOR = {T. Maruyama},
        TITLE = {{SPARC64 VI: Fujitsu's Next Generation Processor}},
        BOOKTITLE = {Microprocessor Forum},
        YEAR = {2003}}


@CONFERENCE{kongetira04,
        AUTHOR = {P. Kongetira},
        TITLE = {{A 32-Way Multithreaded SPARC Processor}},
        BOOKTITLE = {Proceedings of Hot Chips 16},
	NOTE = {({\tt http://www.hotchips.org/archives/})},
        YEAR = {2004}}

@CONFERENCE{wooohara95,
        AUTHOR = {S.C. Woo and M. Ohara and E. Torrie and J.P. Singh
                  and A. Gupta},
        TITLE = {{The SPLASH-2 Programs: Characterization and
                 Methodological Considerations}},
        BOOKTITLE = {Proceedings of ISCA},
        YEAR = {1995}}

@CONFERENCE{sylvesterkeutzer99,
        AUTHOR = {D. Sylvester and K. Keutzer},
        TITLE = {{System-Level Performance Modeling with BACPAC - Berkeley Advanced Chip Performance Calculator}},
        BOOKTITLE = {Proceedings of 1st International Workshop on System-Level Interconnect Prediction},
        PAGES = {},
        MONTH = {},
        YEAR = {1999}}

@CONFERENCE{eble96,
        AUTHOR = {J. Eble},
        TITLE = {{A Generic System Simulator (Genesys) for ASIC Technology and Architecture Beyond 2001}},
        BOOKTITLE = {Proceedings of 9th IEEE International ASIC Conference},
        PAGES = {},
        MONTH = {},
        YEAR = {1996}}

@CONFERENCE{bakoglumeindl87,
        AUTHOR = {H. Bakoglu and J. Meindl},
        TITLE = {{A System-Level Circuit Model for Multi- and Single-Chip CPUs}},
        BOOKTITLE = {Proceedings of ISSCC},
        PAGES = {},
        MONTH = {},
        YEAR = {1987}}

@CONFERENCE{guptahilbert04,
        AUTHOR = {S. Gupta and M. Hilbert and S. Hong and R. Patti},
        TITLE = {{Techniques for Producing 3D ICs with High-Density Interconnect}},
        BOOKTITLE = {Proceedings of International VLSI Multilevel Interconnection},
        PAGES = {},
        MONTH = {},
        YEAR = {2004}}

@CONFERENCE{tremblaychaudhry08,
        AUTHOR = {M. Tremblay and S. Chaudhry},
        TITLE = {{A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT}},
        BOOKTITLE = {Proceedings of ISSCC},
        PAGES = {},
        MONTH = {Febuary},
        YEAR = {2008}}

@CONFERENCE{caldwellcao00,
        AUTHOR = {A. Caldwell and Y. Cao and A. Kahng and F. Koushanfar and H. Lu and I. Markov and M. Oliver and D. Stroobandt and D. Sylvester},
        TITLE = {{GTX: The MARCO GSRC Technology Extrapolation System}},
        BOOKTITLE = {Proceedings of DAC},
        PAGES = {},
        MONTH = {},
        YEAR = {2000}}

@TECHREPORT{mamidipakadutt04,
   AUTHOR      = {M. Mamidipaka and N. Dutt},
   TITLE       = {{eCACTI: An Enhanced Power Estimation Model for On-Chip Caches}},
   INSTITUTION = {University of California, Irvine},
   NUMBER      = {CECS Technical Report 04-28},
   MONTH       = {September},
   YEAR        = {2004}
}


@TECHREPORT{wongbaer97,
   AUTHOR      = {W. A. Wong and J. Baer},
   TITLE       = {{DRAM Caching}},
   INSTITUTION = {University of Washington},
   NUMBER      = {CSE Technical Report 97-03-04},
   YEAR        = {1997}
}


@TECHREPORT{atkinsdroegemeier03,
   AUTHOR      = {D. E. Atkins and others},
   TITLE       = {{Report of the NSF Blue-Ribbon Advisory
   Panel on Cyberinfrastructure}},
   INSTITUTION = {National Science Foundation},
   YEAR        = {2003}
}



@TECHREPORT{UvsimManual,
   AUTHOR      = {Lixin Zhang},
   TITLE       = {{UVSIM Reference Manual}},
   INSTITUTION = {University of Utah},
   NUMBER      = {UUCS-03-011},
   MONTH       = {May},
   YEAR        = {2003}
}

@TECHREPORT{ozdemirku06,
   AUTHOR      = {S. Ozdemier and J. Ku and others},
   TITLE       = {{Variable Latency Caches for Nanoscale Processors}},
   INSTITUTION = {Northwestern University},
   NUMBER      = {NWU-EECS-06-16},
   MONTH       = {October},
   YEAR        = {2006}
}


@TECHREPORT{necvc,
   TITLE       = {{64M-bit Virtual Channel SDRAM Data Sheet}},
   INSTITUTION = {NEC},
   YEAR        = {2003}
}

@TECHREPORT{RLDRAMII,
   TITLE       = {{Exploring the RLDRAM II Feature Set}},
   INSTITUTION = {Micron Technologies Inc.},
   NUMBER      = {TN-49-02},
   YEAR        = {2004}
}

@TECHREPORT{LPDRAMa,
   TITLE       = {{Mobile DRAM Power-Saving Features and Power
Calculations}},
   INSTITUTION = {Micron Technologies Inc.},
   NUMBER      = {TN-46-12},
   YEAR        = {2009}
}

@TECHREPORT{LPDRAMb,
   TITLE       = {{Low-Power Versus Standard DDR SDRAM}},
   INSTITUTION = {Micron Technologies Inc.},
   NUMBER      = {TN-46-15},
   YEAR        = {2007}
}

@manual{o3k,
        TITLE={{SGI\texttrademark Origin\texttrademark 3000 Series
                Technical Report}},
        ORGANIZATION = {Silicon Graphics, Inc.},
        YEAR={2001},
        MONTH={Jan}}


@CONFERENCE{ozdemirsinha06,
        AUTHOR = {S. Ozdemir and D. Sinha and G. Memik and J. Adams and H. Zhou},
        TITLE = {{Yield-Aware Cache Architectures}},
        BOOKTITLE = {Proceedings of MICRO},
        YEAR = {2006}}

@CONFERENCE{laudonlenoski97,
        AUTHOR = {J. Laudon and D. Lenoski},
        TITLE = {{The SGI Origin: A ccNUMA Highly Scalable Server}},
        BOOKTITLE = {Proceedings of ISCA-24},
        PAGES = {241-251},
        YEAR = {1997},
        MONTH = {June}}

@inproceedings{NoCIC,
  author    = {Vishak Venkatraman and
               Andrew Laffely and
               Jinwook Jang and
               Hempraveen Kukkamalla and
               Zhi Zhu and
               Wayne Burleson},
  title     = {{NoCIC: A Spice-Based Interconnect Planning Tool Emphasizing
               Aggressive On-chip Interconnect Circuit Methods.}},
  booktitle = {Proceedings of SLIP},
  year      = {2004},
  pages     = {69-75}
}

@mastersthesis{srinivasan02,
	author={S. Srinivasan},
	title={{Multi-bit Signalling}},
	school={Univiersity of Massachusetts},
	year={2002}
} 

@inproceedings{kumar02,
	author={S. Kumar and A. Jantsch and M. Millberg and J. Berg and J. Soininen and M. Forsell and K. Tiensyrj and A. Hemani},
	title={{A Network on Chip Architecture and Design Methodology}},
	booktitle={Proceedings of the IEEE Computer Society Annual
	Symposium on VLSI},
	year={2002},
	month={April}
} 

@inproceedings{benini02,
	author={L. Benini and G. De Micheli},
	title={{Networks on Chip: A New Paradigm for Systems on Chip Design}},
	booktitle={Proceedings of the Conference on Design, Automation and
	Test in Europe},
	year={2002},
	pages={418--419}
} 

@phdthesis{geuskins97,
	author={B. M. Geuskins},
	title={{Modeling the Influence of Multilevel Interconnect on Chip Performance}},
	school={Rensselaer Polytechnic Institute},
	year={1997},
	address={Troy, New York}
} 

@inproceedings{burleson01,
	author={A. Maheshwari and W. Burleson},
	title={{Current-Sensing for Global Interconnects, Secondary Design
	Issues: Analysis and Solutions}},
	booktitle={Proceedings of the IEEE International Workshop on Power
	and Timing Modeling, Optimization and Simulation},
	year={2001}
} 

@article{kongetiraaingaran05,
	author={P. Kongetira and K. Aingaran and K. Olukotun},
	title={{Niagara: A 32-Way Multithreaded Sparc Processor}},
	journal={IEEE Micro},
	volume={25(2)},
	year={2005}
} 

@article{zhang00,
	author={H. Zhang and G. Varghese and J. Rabaey},
	title={{Low-swing On-chip Signalling Techniques}},
	journal={Transactions on VLSI Systems},
	year={2000},
	pages={264--272}
} 

@article{venkatesanalzawawi07,
	author={R. Venkatesan and A. S. Al-zawawi and K.
Sivasubramaniam and E. Rotenberg},
	title={{ZettaRAM: A Power-Scalable DRAM Alternative through
Charge-Voltage Decoupling}},
	journal={IEEE Transactions on Computers},
	year={2007},
}

@JOURNAL{bloom70,
    	author={Burton Bloom},
	title="Space/time trade-offs in hash coding with allowable errors",
	journal="Communications of the {ACM}",
	year=1970,
	month=jul,
	pages={422--426},
	volume=13
}

@TECHREPORT{beckmann+06,
    	author="Bradford Beckmann and Michael Marty and David Wood",
	title="Balancing Capacity and Latency in CMP Caches",
	institution="University of Wisconson-Madison Computer Sciences",
	number={CS-TR-2006-1554},
	month=feb,
	year=2006
}

@CONFERENCE{peir+02,
    	author="Jih-Kwon Peir and Shih-Chang Lai and Shih-Lien Lu and Jared Stark
	    and Konrad Lai",
	title="Bloom Filtering Cache Misses for Accurate Data Speculation
	    and Prefetching",
	booktitle="Proceedings of Int'l Conference on Supercomputing ({ICS})",
	pages={189--198},
	month=jun,
	year=2002
}

@CONFERENCE{KumarA06,
    AUTHOR = {S. Kumar and A. Aggarwal},
    TITLE = {{Reduced Resource Redundancy for Concurrent Error Detection Techniques in High Performance Microprocessors}},
    BOOKTITLE = {Proceedings of HPCA-12},
    YEAR = {2006},
    MONTH = {Feb}}

@CONFERENCE{abughazalehsharkey06,
    AUTHOR = {N. Abu-Ghazaleh and J. Sharkey and D. Ponomarev and K. Ghose},
    TITLE = {{Exploiting Short-Lived Values for Low-Overhead Transient Fault Recovery}},
    BOOKTITLE = {Proceedings of Workshop on Architectural Support for Gigascale Integration},
    YEAR = {2006},
    MONTH = {June}}

@CONFERENCE{MemikKO05,
    AUTHOR = {G. Memik and M.T. Kandemir and O. Ozturk},
    TITLE = {{Increasing Register File Immunity to Transient Errors}},
    BOOKTITLE = {Proceedings of DATE-2005},
    YEAR = {2005},
    MONTH = {Mar}}


@CONFERENCE{yanglee04,
    AUTHOR = {C-L. Yang and C-H Lee},
    TITLE = {{HotSpot Cache: Joint Temporal and Spatial Location Exploitation for I-cache Energy Reduction}},
    BOOKTITLE = {Proceedings of ISLPED},
    YEAR = {2004}
}


@inproceedings{MemikCMI05,
    author    = {Gokhan Memik and
      Masud H. Chowdhury and
      Arindam Mallik and
      Yehea I. Ismail},
    title     = {Engineering Over-Clocking: Reliability-Performance Trade-Offs
      for High-Performance Register Files.},
    booktitle = {DSN},
    year      = {2005},
    pages     = {770-779},
    }
 @inproceedings{HuWZ06,
    author = {J. Hu and S. Wang and S.G. Ziavras},
    title = {{In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability}},
    booktitle = {DSN},
    year      = {2006}}
@inproceedings{ErginBPG04,
    author    = {Oguz Ergin and
      Deniz Balkan and
      Dmitry V. Ponomarev and
      Kanad Ghose},
    title     = {Increasing Processor Performance Through Early Register
                  Release.},
    booktitle = {ICCD},
    YEAR = {2004}}

@inproceedings{MontrealVGV02,
   author = {Teresa Monreal and Victor Vinals and Antonio Gonzalez and Mateo Valero},
   title = {Hardware Schemes for Early Register Release},
   booktitle = {ICPP '02: Proceedings of the 2002 International Conference on Parallel Processing (ICPP'02)},
   year = {2002}}
@inproceedings{JonesOAGE05,
   author    = {Timothy M. Jones and
      Michael F. P. O'Boyle and
      Jaume Abella and
      Antonio Gonzalez and
      Oguz Ergin},
   title     = {Compiler Directed Early Register Release.},
   booktitle = {IEEE PACT},
   year = {2005}}

 @inproceedings{ibmz900,
    author = {Timothy J. Slegel and Robert M. Averill III and Mark A. Check and Bruce C. Giamei and Barry W. Krumm and Christopher A. Krygowski and Wen H. Li and John S. Liptay and John D. MacDougall and Thomas J. McPherson and Jennifer A. Navarro and Eric M. Schwarz and Kevin Shum and Charles F. Webb},
     title = {{IBM's S/390 G5 Microprocessor Design}},
     booktitle = {IEEE Micro},
     volume = {19},
     number = {2},
     year = {1999},
     pages = {12--23},
   }
 @inproceedings{multibit,
   author = {J. Maiz and  S. Hareland and K. Zhang and P. Armstrong},
   title = {{Characterization of multi-bit soft error events in advanced SRAMs}},
   booktitle = {Digest of International Electron Devices Meeting},
   year = {2003}
 }
@inproceedings{ECC,
  author = {Michael Spica and T.M. Mak},
   title = {{Do We Need Anything More Than Single Bit Error Correction (ECC)?}},
    booktitle = {Proceedings of International Workshop on Memory Technology, Design and Testing (MTDT'04)},
     year = {2004},
          }
@inproceedings{seu,
  author = {Tanay Karnik and Peter Hazucha and Jagdish Patel},
  title = {{Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes}},
  booktitle = {IEEE Transactions on Dependable and Secure Computing},
  volume = {01},
  number = {2},
  year = {2004},
  pages = {128-143},
}





@article{davisieeedtc05,
  author    = {W. Rhett Davis and
               John Wilson and
               Stephen Mick and
               Jian Xu and
               Hao Hua and
               Christopher Mineo and
               Ambarish M. Sule and
               Michael Steer and
               Paul D. Franzon},
  title     = {{Demystifying 3D ICs: The Pros and Cons of Going Vertical.}},
  journal   = {IEEE Design {\&} Test of Computers},
  volume    = {22},
  number    = {6},
  year      = {2005},
  pages     = {498-510},
}

@ARTICLE{benkartdtc05,
        AUTHOR={P. Benkart and A. Heittmann and H. Huebner and U. Ramacher},
        TITLE={{3D Chip Stack Technology Using Through-chip Interconnects}},
        JOURNAL={IEEE Design and Test of Computers},
        VOLUME={22},
        PAGES={512-518},
        MONTH={November},
        YEAR={2005}}


@ARTICLE{liuganusov05,
        AUTHOR={C. C. Liu and I. Ganusov and M. Burtscher and S. Tiwari},
        TITLE={{ Bridging the Processor-Memory Performance Gap with 3D IC Technology}},
        JOURNAL={IEEE Design and Test of Computers},
        VOLUME={22},
        PAGES={556-564},
        MONTH={November},
        YEAR={2005}}

@MISC{crchandbook,
        AUTHOR={{CRC Press}},
        TITLE={{CRC Handbook of Chemistry}},
        NOTE={{http://www.hpcpnetbase.com/}}}

@CONFERENCE{tremblay07,
	AUTHOR={M. Tremblay},
	TITLE={{Transactional memory for a modern microprocessor}},
	BOOKTITLE={Keynote Speech, PODC},
	YEAR={2007}
}

@CONFERENCE{moirmoore08,
	AUTHOR={M. Moir and K. Moore and D. Nussbaum},
	TITLE={{The Adaptive Transactional Memory Test Platform: A Tool for Experimenting with Transactional Code for Rock}},
	BOOKTITLE={Transact workshop},
	YEAR={2008}
}

@CONFERENCE{minhchung08,
	AUTHOR={C. Minh and J. Chung and C. Kozyrakis and K. Olukotun},
	TITLE={{STAMP: Stanford Transactional Applications for Multi-Processing}},
	BOOKTITLE={Proceedings of IISWC},
	YEAR={2008}
}

@CONFERENCE{leekim08,
	author={C. Lee and H. Kim and O. Mutlu and Y. Patt},
	title={{Performance-Aware Speculation Control using Wrong Path Usefulness Prediction}},
	booktitle={Proceedings of HPCA},
	year={2008}
}

@CONFERENCE{choufahs04,
	author={Y. Chou and B. Fahs and S. Abraham},
	title={{Microarchitecture Optimizations for Exploiting Memory-Level Parallelism}},
	booktitle={Proceedings of ISCA},
	year={2004}
}

@CONFERENCE{shriramandwarkadas09,
  author={A. Shriraman and S. Dwarkadas},
  title={{Refereeing Conflicts in Hardware Transactional Memory}},
  booktitle={Proceedings of Int'l Conference on Supercomputing},
  year={2009}
} 

@CONFERENCE{tomicperfumo09,
  author = {S. Tomi\'{c} and C. Perfumo and C. Kulkarni and A. Armejach and A. Cristal and O. Unsal and T. Harris and M. Valero},
  title = {{EazyHTM: Eager-Lazy Hardware Transactional Memory}},
  booktitle = {Proceedings of MICRO},
  year = {2009}
}

@ARTICLE{delaunay34,
  author = {B. Delaunay},
  title = {{Sur la Sph\`{e}re Vide}},
  journal = {Bulletin of the USSR Academy of Sciences, Classe des Sciences Math\'{e}matiques et Naturelles},
  volume = {7},
  year = {1934},
  pages = {793--800}
}

@ARTICLE{ruppert95,
 author = {J. Ruppert},
 title = {{A delaunay refinement algorithm for quality 2-dimensional mesh generation}},
 journal = {J. Algorithms},
 volume = {18},
 number = {3},
 year = {1995},
 pages = {548--585}
}

@Misc{ballard06,
  author = {{L. Ballard}},
  title =  {{Conflict Avoidance: Data Structures in Transactional Memory}},
  note = {{http://www.cs.brown.edu/research/pubs/theses/ugrad/2006/lballard.pdf}}
}

@CONFERENCE{diceherlihy08,
 AUTHOR = {D. Dice and M. Herlihy and D. Lea and Y. Lev and V. Luchangco and W. Mesard and M. Moir and K. Moore and D. Nussbaum},
 TITLE = {{Applications of the adaptive transactional memory test platform}},
 BOOKTITLE = {TRANSACT Workshop},
 YEAR = {2008}
}

@CONFERENCE{herlihyluchangco03a,
 AUTHOR = {M. Herlihy and V. Luchangco and M. Moir},
 TITLE = {{Obstruction-free synchronization: Double-ended queues as an example}},
 BOOKTITLE = {Proceedings of International Conference on Distributed Computing Systems (ICDCS)},
 YEAR = {2003}
}

@CONFERENCE{herlihyluchangco03b,
 AUTHOR = {M. Herlihy and V. Luchangco and M. Moir and W. N. Scherer},
 TITLE = {{Software transactional memory for dynamic-sized data structures}},
 BOOKTITLE = {Proceedings of Principles of Distributed Computing (PODC)},
 MONTH={July},
 YEAR = {2003},
 PAGES = {92--101},
 ISBN = {1-58113-708-7},
 LOCATION = {ACM Press, New York, NY, USA}
}

@CONFERENCE{watsonkirkham07,
 AUTHOR = {I. Watson and C. Kirkham and Mikel Luj\'{a}n},
 TITLE = {{A study of a transactional parallel routing algorithm}},
 BOOKTITLE = {Proceedings of International Conference on Parallel Architecture and Compilation Techniques (PACT)},
 YEAR = {2007},
 PAGES = {388--398},
 ISBN = {0-7695-2944-5},
 LOCATION = {IEEE Computer Society, Washington, DC, USA}
}

@CONFERENCE{fenschcintra08,
title={{An OS-based alternative to full hardware coherence on tiled CMPs}},
author={C. Fensch and M. Cintra},
booktitle={Proceedings of HPCA},
year={2008}
} 

@CONFERENCE{jaleelborch10,
 AUTHOR={A. Jaleel and E. Borch and M. Bhandaru and S. Steely and J. Emer},
 TITLE={{Achieving Non-Inclusive Cache Performance with Inclusive Caches -- Temporal Locality Aware (TLA) Cache Management Policies}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2010}
}

@CONFERENCE{jaleeltheobald10,
 AUTHOR={A. Jaleel and K. Theobald and S. Steely and J. Emer},
 TITLE={{High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2010}
}

@CONFERENCE{zebchukmakineni08,
 AUTHOR={J. Zebchuk and S. Makineni and D. Newell},
 TITLE={{Re-examining Cache Replacement Policies}},
 BOOKTITLE={Proceedings of ICCD},
 YEAR={2008}
}

@CONFERENCE{zebchuksrinivasan09,
 AUTHOR={J. Zebchuk and V. Srinivasan and M. K. Qureshi and A. Moshovos},
 TITLE={{A Tagless Coherence Directory}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2009}
}

@ARTICLE{leechoi01,
  title={{LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies}},
  author={D. Lee and J. Choi and J. Kim and S. Noh and S. Min and Y. Cho and C. Kim},
  journal={{IEEE Trans. on Computers}}, 
  volume = {50(12)},
  year = {2001}
}

@ARTICLE{moorelee98,
  title={{Cached sufficient statistics for efficient machine learning with large datasets}},
  author={A. W. Moore and M. S. Lee},
  journal={{Journal of Artificial Intelligence Research}}, 
  volume = {8},
  year = {1998},
  pages = {67--91}
}

@ARTICLE{heckermangeiger95,
  title={{Learning Bayesian networks: The combination of knowledge and statistical data}},
  author={D. Heckerman and D. Geiger and D. M. Chickering},
  journal={{Machine Learning}}, 
  volume = {20},
  number = {3},
  month = {September},
  year = {1995},
  pages = {197--243}
}

% Wrong naming, so making a duplicate. This should be deleted later on.
@CONFERENCE{Token03,
  AUTHOR = {M. Martin and M. Hill and D. Wood},
  TITLE = {{Token Coherence: Decoupling Performance and Correctness}},
  BOOKTITLE = {Proceedings of ISCA},
  PAGES = {182--193},
  MONTH = {June},
  YEAR = {2003}
}

% Wrong naming happend before, so making a duplicate.
@CONFERENCE{martinhill03,
  AUTHOR = {M. Martin and M. Hill and D. Wood},
  TITLE = {{Token Coherence: Decoupling Performance and Correctness}},
  BOOKTITLE = {Proceedings of ISCA},
  PAGES = {182--193},
  MONTH = {June},
  YEAR = {2003}
}

@CONFERENCE{yanzhou09,
  AUTHOR = {S. Yan and X. Zhou and Y. Gao and H. Chen and S. Luo and P. Zhang and N. Cherukuri and R. Ronen and B. Saha},
  TITLE = {{Terascale Chip Multiprocessor Memory Hierarchy and Programming Model}},
  BOOKTITLE = {Proceedings of HiPC},
  MONTH = {December},
  YEAR = {2009}
}

@CONFERENCE{chendubois07,
  AUTHOR = {J. Chen and M. Dubois and P. Stenstrom},
  TITLE = {{Simwattch: integrating complete-system and user-level performance and power simulators}},
  BOOKTITLE = {Proceedings of MICRO},
  PAGES = {34--48},
  YEAR = {2007}
}

@CONFERENCE{huhchang04,
  AUTHOR = {J. Huh and J. Chang and D. Burger and G. S. Sohi},
  TITLE = {{Coherence Decoupling: Making Use of Incoherence}},
  BOOKTITLE = {Proceedings of ASPLOS},
  MONTH = {October},
  YEAR = {2004}
}

@ARTICLE{cascavalblundell08,
  title={{Software transactional memory: Why is it only a research toy?}},
  author={C. Cascaval and C. Blundell and M. Michael and H. W. Cain and P. Wu and S. Chiras and S. Chatterjee},
  journal={{Commun. ACM}}, 
  volume = {50},
  number = {11},
  month = {September},
  year = {2008},
  pages = {40--46}
}

@Book{larusrajwar07,
  author={J. R. Larus and R. Rajwar},
  title={{Transactional Memory}},
  journal={{Synthesis Lectures on Computer Architecture}}, 
  publisher = {{Morgan \& Claypool}},
  year = {2007},
}

@CONFERENCE{diceshalev06,
  AUTHOR = {D. Dice and O. Shalev and N. Shavit},
  TITLE = {{Transactional Locking II}},
  BOOKTITLE = {In Proc. International Symposium on Distributed Computing (DISC)},
  MONTH = {September},
  YEAR = {2006},
  pages = {194--208}
}

@Misc{intel_stm,
  author = {{Intel Corporation}},
  title =  {{Intel C++ STM compiler, prototype edition 3.0}}, 
  note = {{http://software.intel.com/en-us/articles/intel-c-stm-compiler-prototype-edition-20/}}
}

@CONFERENCE{stenstrom89,
  AUTHOR = {P. Stenstr\"{o}m},
  TITLE = {{A cache consistency protocol for multiprocessors with multistage networks}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {May},
  YEAR = {1989}
}

@CONFERENCE{damronfedorova06,
  AUTHOR = {P. Damron and A. Fedorova and Y. Lev and V. Luchango and M. Moir and D. Nussbaum},
  TITLE = {{Hybrid transactional memory}},
  BOOKTITLE = {Proceedings of ASPLOS},
  MONTH = {October},
  YEAR = {2006}
}

@CONFERENCE{minhtrautmann07,
  AUTHOR = {C. C. Minh and M. Trautmann and J. Chung and A. McDonald and N. Bronson and J. Casper and C. Kozyrakis and K. Olukotun},
  TITLE = {{An effective hybrid transactional memory system with strong isolation guarantees}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2007}
}

@CONFERENCE{blundelldevietti07,
  AUTHOR = {C. Blundell and J. Devietti and E. C. Lewis and M. M. K. Martin},
  TITLE = {{Making the Fast Case Common and the Uncommon Case Simple in Unbounded Transactional Memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2007}
}

@CONFERENCE{bobbagoyal08,
  AUTHOR = {J. Bobba and N. Goyal and M. D. Hill and M. M. Swift and D. A. Wood},
  TITLE = {{TokenTM: Efficient execution of large transactions with hardware transactional memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2008},
  pages = {127--138}
}

@CONFERENCE{yenbobba07,
  AUTHOR = {L. Yen and J. Bobba and M. R. Marty and K. E. Moore and H. Volos and M. D. Hill and M. M. Swift and D. A. Wood},
  TITLE = {{LogTM-SE: Decoupling Hardware Transactional Memory from Caches}},
  BOOKTITLE = {Proceedings of HPCA},
  MONTH = {Febuary},
  YEAR = {2007}
}

@CONFERENCE{levmoir07,
 AUTHOR = {Y. Lev and M. Moir and D. Nussbaum},
 TITLE = {{PhTM: Phased Transactional Memory}},
 BOOKTITLE = {TRANSACT Workshop},
 YEAR = {2007}
}

@CONFERENCE{chuangnarayanasamy06,
 AUTHOR = {W. Chuang and S. Narayanasamy and G. Venkatesh and J. Sampson and M. V. Biesbrouck and G. Pokam and O. Colavin and and B. Calder},
 TITLE = {{Unbounded Page-Based Transactional Memory}},
 BOOKTITLE = {Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
 LOCATION = {San Jose, CA},
 MONTH = {October},
 YEAR = {2006}
}

@CONFERENCE{kumarchu06,
 AUTHOR = {S. Kumar and M. Chu and C. J. Hughes and P. Kundu and A. Nguyen},
 TITLE = {{Hybrid Transactional Memory}},
 BOOKTITLE = {Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
 LOCATION = {San Jose, CA},
 MONTH = {October},
 YEAR = {2006}
}

@CONFERENCE{shriramanspear07,
  AUTHOR = {A. Shriraman and M. F. Spear and H. Hossain and S. Dwarkadas and M. L. Scott},
  TITLE = {{An Integrated Hardware-Software Approach to Flexible Transactional Memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2007}
}

@CONFERENCE{shriramandwarkadas08,
  AUTHOR = {A. Shriraman and S. Dwarkadas and M. L. Scott},
  TITLE = {{Flexible Decoupled Transactional Memory Support}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2008},
}

@CONFERENCE{baughneelakantam08,
  AUTHOR = {L. Baugh and N. Neelakantam and C. Zilles},
  TITLE = {{Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2008},
}

@CONFERENCE{keidarperelman09,
  AUTHOR = {I. Keidar and D. Perelman},
  TITLE = {{On Avoiding Spare Aborts in Transactional Memory}},
  BOOKTITLE = {Proceedings of SPAA},
  YEAR = {2007},
}

@ARTICLE{baldassinklein09,
  AUTHOR = {A. Baldassin and F. Klein and G. Araujo and R. Azevedo and P. Centoducatte},
  TITLE = {{Characterizing the Energy Consumption of Software Transactional Memory}},
  JOURNAL={IEEE Computer Architecture Letters},
  VOLUME={vol.8(2)},
  MONTH={December},
  YEAR = {2009},
}

@inproceedings{linzheng07,
 author = {J. Lin and H. Zheng and Z. Zhu and H. David and Z. Zhang},
 title = {{Thermal Modeling and Management of DRAM Memory Systems}},
 booktitle = {Proceedings of ISCA},
 year = {2007},
 }



@inproceedings{srinathmutlu07,
  author = {S. Srinath and O. Mutlu and H. Kim and Y. Patt},
  title = {{Feedback Directed Prefetching: Improving the Performance and
    Bandwidth-Efficiency of Hardware Prefetchers}},
  booktitle = {Proceedings of HPCA },
  year = {2007},
}


@inproceedings{laifide01,
  author = {A. Lai and C. Fide and B. Falsafi},
  title = {{Dead-Block Prediction and Dead-Block Correlating Prefetchers}},
  booktitle = {Proceedings of ISCA},
  year = {2001},
}

@inproceedings{ebrahimimutlu09a,
  author = {E. Ebrahimi and O. Mutlu and C. Lee and Y. Patt},
  title = {{Coordinated Control of Multiple Prefetchers in Multi-Core Systems}},
  booktitle = {Proceedings of MICRO},
  year = {2009},
}

@inproceedings{ebrahimimutlu09b,
  author = {E. Ebrahimi and O. Mutlu and Y. Patt},
  title = {{Techniques for Bandwidth-Efficient Prefetching of Linked Data
    Structures in Hybrid Prefetching Systems}},
  booktitle = {Proceedings of HPCA},
  year = {2009},
}

@ARTICLE{ventricefantini07,
author={Ventrice, D. and Fantini, P. and Redaelli, A. and Pirovano, A. and Benvenuti, A. and Pellizzer, F.},
journal={Electron Device Letters, IEEE}, 
title={{A Phase Change Memory Compact Model for Multilevel Applications}},
year={2007},
volume={28},
number={11},}

@ARTICLE{cobleywright06,
author={Cobley, R.A. and Wright, C.D.},
journal={Electron Devices, IEEE Transactions on}, 
title={{Parameterized SPICE model for a phase-change RAM device}},
year={2006},
volume={53},
number={1},
}

@Article{smith82,
title = {{Cache Memories}},
author = {A.J. Smith},
journal = {Computing Surveys},
volume = {14(4)},
year = {1982},
}

@Article{paulcai10,
title = {{Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache}},
author = {S. Paul and F. Cai and X. Zhang and S. Bhunia},
journal = {IEEE Transactions on Computers},
volume = {99},
year = {2010},
}

@INPROCEEDINGS{nirschlphipp07,
  author={Nirschl, T. and Phipp, J.B. and Happ, T.D. and Burr, G.W. and Rajendran, B. and Lee, M.-H. and Schrott, A. and Yang, M. and Breitwisch, M. and Chen, C.-F. and Joseph, E. and Lamorey, M. and Cheek, R. and Chen, S.-H. and Zaidi, S. and Raoux, S. and Chen, Y.C. and Zhu, Y. and Bergmann, R. and Lung, H.-L. and Lam, C.},
  journal={Electron Devices Meeting}, 
  title={{Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory}},
  year={2007}
}

@INPROCEEDINGS{linliao09,
  author={J-T Lin and Y-B Liao and M-H Chiang and  I-H Chiu and  C-L Lin and W-C Hsu and P-C Chiang and S-S Sheu and Y-Y Hsu and W-H Liu and K-L Su and M-J Kao and M-J Tsai},
  booktitle={Intl. Conf. of Electron Devices and Solid-State Circuits}, 
  title={{Design optimization in write speed of multi-level cell application for phase change memory}},
  year={2009}
}


@inproceedings{heathcenteno06,
 author = {T. Heath and A. Centeno and P. George and L. Ramos and Y. Jaluria and R. Bianchini},
 title = {{Mercury and Freon: Temperature Emulation and Management for Server Systems}},
 booktitle = {Proceedings of ASPLOS},
 year = {2006},
}

@inproceedings{joshizhang11,
 author = {M. Joshi and W. Zhang and T. Li},
 title = {{Mercury: A Fast and Energy-Efficient Multi-level Cell based Phase Change Memory System}},
 booktitle = {Proceedings of HPCA},
 year = {2011},
}

@inproceedings{gaosimmons03,
 author = {W. Gao and S. Simmons},
 title = {{A study on the VLSI implementation of ECC for embedded DRAM}},
 booktitle = {Proceedings of IEEE CCECE},
 year = {2003}
}

@inproceedings{yoonmuralimanohar11,
 author = {D-H Yoon and N. Muralimanohar and J. Chang and P. Ranganathan and N. Jouppi and M. Erez},
 title = {{FREE-p: Protecting Non-Volatile Memory against both Hard and Soft Errors}},
 booktitle = {Proceedings of HPCA},
 year = {2011}
}

@inproceedings{kongzhou10,
 author = {J. Kong and H. Zhou},
 title = {{Improving Privacy and Lifetime of PCM-based Main Memory}},
 booktitle = {Proceedings of DSN},
 year = {2010}
}

@inproceedings{linliao09a,
 author = { J-T Lin and Y-B Liao and M-H Chiang and W-C Hsu},
 title = {{Operation of Multi-Level Phase Change Memory Using Various Programming Techniques}},
 booktitle = {Proceedings of ICICDT},
 year = {2009}
}

@inproceedings{pantazisebastian09,
 author = {A. Pantazi and A. Sebastian and N. Papandreou and M. J. Breitwisch and C. Lam and H. Pozidis and E. Eleftheriou},
 title = {{Multilevel Phase-Change Memory Modeling and Experimental Characterization}},
 booktitle = {Proceedings of EPCOS},
 year = {2009}
}

@inproceedings{hwangum10,
 author = {Y.N. Hwang and C.Y. Um and J.H. Lee and C.G. Wei and H.R. Oh and G.T. Jeong and H.S. Jeong and C.H. Kim and C.H. Chung},
 title = {{MLC PRAM with SLC write-speed and robust read scheme}},
 booktitle = {Proceedings of Symposium on VLSI Technology},
 year = {2010}
}

@ARTICLE{gouxgille09,
author={Goux, L. and Gille, T. and Castro, D.T. and Hurkx, G. and Lisoni, J.G. and Delhougne, R. and Gravesteijn, D.J. and De Meyer, K. and Attenborough, K. and Wouters, D.J.},
journal={Electron Devices, IEEE Transactions on}, 
title={{Transient Characteristics of the Reset Programming of a Phase-Change Line Cell and the Effect of the Reset Parameters on the Obtained State}},
year={2009},
volume={56},
number={7}
}

@ARTICLE{gouxcastro09,
author={Goux, L. and Tio Castro, D. and Hurkx, G. and Lisoni, J.G. and Delhougne, R. and Gravesteijn, D.J. and Attenborough, K. and Wouters, D.J.},
journal={Electron Devices, IEEE Transactions on}, 
title={{Degradation of the Reset Switching During Endurance Testing of a Phase-Change Line Cell}},
year={2009},
volume={56},
number={2}
}

@inproceedings{xuliu09,
 author = {W. Xu and J. Liu and T. Zhang},
 title = {{Data Manipulation Techniques to Reduce Phase Change Memory Write Energy}},
 booktitle = {Proceedings of ISLPED},
 year = {2009}
}


@ARTICLE{hamming50,
  author={R. Hamming},
  journal={Bell System Technical Journal}, 
  title={{Error detecting and error correcting codes}},
  year={1950}
}

@INPROCEEDINGS{boniardiielmini09,
  author={Boniardi, M. and Ielmini, D. and Lavizzari, S. and Lacaita, A.L. and Redaelli, A. and Pirovano, A.},
  journal={Reliability Physics Symposium, 2009 IEEE International}, 
  title={{Statistical and scaling behavior of structural relaxation effects in phase-change memory (PCM) devices}},
  year={2009}
}

@ARTICLE{kangcho07,
  author={Kang, S. and Cho, W. Y. and Cho, B.-H. and Lee, K.-J. and Lee, C.-S. and Oh, H.-R. and Choi, B.-G. and Wang, Q. and Kim, H.-J. and Park, M.-H. and Ro, Y. H. and Kim, S. and Ha, C.-D. and Kim, K.-S. and Kim, Y.-R. and Kim, D.-E. and Kwak, C.-K. and Byun, H.-G. and Jeong, G. and Jeong, H. and Kim, K. and Shin, Y.},
  journal={Solid-State Circuits, IEEE Journal of}, 
  title={{A 0.1- $\mu$m 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) With 66-MHz Synchronous Burst-Read Operation}},
  year={2007},
  month={jan.},
  volume={42},
  number={1}
}

@INPROCEEDINGS{muelleraichmayr05,
author={Mueller, W. and Aichmayr, G. and Bergner, W. and Erben, E. and
	Hecht, T. and Kapteyn, C. and Kersch, A. and Kudelka, S. and
			Lau, F. and Luetzen, J. and Orth, A. and Nuetzel, J. and
			Schloesser, T. and Scholz, A. and Schroeder, U. and
			Sieck, A. and Spitzer, A. and Strasser, M. and Wang,
		P.-F. and Wege, S. and Weis, R.},
journal={Electron Devices Meeting, 2005}, 
title={{Challenges for the DRAM cell scaling to 40nm}},
year={2005}
}

@Misc{itrs2010pcm,
  title = {{Phase Change Memory (PCM) Technology Requirements}}, 
  note = {http://www.itrs.net/Links/2009ITRS/2009Chapters\_2009Tables/2009Tables\_FEP8.xls}
}

@ARTICLE{bedeschifackenthal09,
author={Bedeschi, F. and Fackenthal, R. and Resta, C. and Donze, E.M. and Jagasivamani, M. and Buda, E.C. and Pellizzer, F. and Chow, D.W. and Cabrini, A. and Calvi, G. and Faravelli, R. and Fantini, A. and Torelli, G. and Mills, D. and Gastaldi, R. and Casagrande, G.},
journal={Solid-State Circuits, IEEE Journal of},
title={{A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage}},
year={2009},
volume={44},
number={1}
}

@inProceedings{wilkersonalameldeen10,
author = {C. Wilkerson and A.R. Alameldeen and Z. Chishti and W. Wu and D. Somasekhar and S.-L Lu},
  title = {{Reducing Cache Power with Low-Cost, Multi-Bit Error Correcting Codes}},
  year = {2010},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{seongwoo10,
author = {N.H. Seong and D.H. Woo and V. Srinivasan and J. Rivers and H.S. Lee},
  title = {{SAFER: Stuck-At-Fault Error Recovery for Memories}},
  year = {2010},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{bosechaudhuri60,
author = {R. C. Bose and D. K. Ray-Chaudhuri},
  title = {{On a Class of Error Correcting Binary Group Codes}},
  year = {1960},
  booktitle = {Information and Control}
}

@inProceedings{humenaytarjan06,
author = {E. Humenay and D. Tarjan and K. Skadron},
  title = {{Impact of Parameter Variations on Multi-Core Chips}},
  year = {2006},
  booktitle = {Workshop on Architectural Support for Gigascale Integration}
}

@inProceedings{kimhardavellas07,
author = {J. Kim and N. Hardavellas and K. Mai and B. Falsafi and J. C. Hoe},
  title = {{Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding}},
  year = {2007},
  booktitle = {International Symposium on Microarchitecture}
}

@inProceedings{yoonerez09,
author = {D. Yoon and M. Erez},
  title = {{Memory Mapped ECC: Low-Cost Error Protection for Last Level Caches}},
  booktitle = {Proceedings of ISCA},
  year = {2009}
}

@inProceedings{poultonpalmer07,
author = {J. Poulton and R. Palmer and A. M. Fuller and T. Greer and J. Eyles and W. J. Dally and M. Horowitz},
  title = {{A 14mW 6.25-Gb/s Transceiver in 90nm CMOS}},
  year = {2009},
  booktitle = {IEEE Journal of Solid State Circuits}
}

@inProceedings{lukdennard05,
author = {W. K. Luk and R. H. Denard},
  title = {{A Novel Dynamic Memory Cell with Internal Voltage Gain}},
  year = {2005},
  booktitle = {IEEE Journal of Solid State Circuits}
}

@inProceedings{azimitam09,
author = {R. Azimi and D. K. Tam and L. Soares and M. Stumm},
title = {{Enhancing Operating System Support for Multicore Processors by Using Hardware}},
year = {2009},
booktitle = {Proceedings of ACM SIGOPS Operating System Review Special issue on The Interaction Among the OS, the Compiler, and Multicore Processors},
}


@inProceedings{dybdahlstenstrom06,
author = {H. Dybdahl and P. Stenstrom},
title = {{Enhancing last-level cache performance by block bypassing and early miss determination}},
year = {2006},
booktitle = {Proceedings of Asia-Pacific Computer Systems Architecture Conference}
}

@inProceedings{piquetrochecouste07,
author = {T. Piquet and O. Rochecouste and A. Seznec},
title = {{Exploiting single-usage for effective memory management}},
year = {2007},
booktitle = {Proceedings of Asia-Pacific Computer Systems Architecture Conference}
}

@inProceedings{blakedreslinski09,
author = {G. Blake and R. G. Dreslinski and T. Mudge},
title = {{Proactive Transaction Scheduling for Contention Management}},
year = {2009},
booktitle = {Proceedings of MICRO}
}

@inProceedings{blundellraghavan10,
author = {C. Blundell and A. Raghavan and Milo M. K. Martin},
  title = {{RETCON: Transactional Repair without Replay}},
  booktitle = {Proceedings of ISCA},
  year = {2010}
}

@inProceedings{luponmagklis10,
author = {M. Lupon and G. Magklis and A. Gonzalez},
title = {{A Dynamically Adaptable Hardware Transactional Memory}},
year = {2010},
booktitle = {Proceedings of MICRO}
}

@inproceedings{zyulkyarovstipic10,
 author = {F. Zyulkyarov and S. Stipic and T. Harris and O. S. Unsal and A. Cristal and I. Hur and M. Valero},
 title = {{Discovering and Understanding Performance Bottlenecks in Transactional Applications}},
 booktitle = {Proceedings of PACT},
 year = {2010}
}

@ARTICLE{suhrandolph04,
  author={ G.E. Suh and L.Rudolph and S. Devadas},
  journal={Supercomputing, The Journal of},
  title={{Dynamic Partitioning of Shared Cache Memory}},
  year={2004},
  volume={28},
  number={1}
}

@inproceedings{cohenmatias03,
 author = {S. Cohen and Y. Matias},
 title = {{Spectral Bloom Filters}},
 booktitle = {Proceedings of International Conference on Management of Data},
 year = {2003}
}

@inproceedings{jaleelcohn08,
 author = {A. Jaleel and R. Cohn and C. K. Luk and B. Jacob},
 title = {{CMP\$im: A Pin-Based On The Fly Multi-Core Cache Simulator}},
 booktitle = {Proceedings of MoBS},
 year = {2008}
}

@inproceedings{oneiloneil93,
 author = {E. J. O'Neil, P. E. O'Neil, G. Weikum},
 title = {{The LRU-K Page Replacement Algorithm For Database Disk Buffering}},
 booktitle = {Proceedings of SIGMOD},
 year = {1993}
}

@inproceedings{robinsondevarakonda90,
 author = {J. T. Robinson and M. V. Devarakonda},
 title = {{Data Cache Management Using Frequency-based Replacement}},
 booktitle = {Proceedings of SIGMETRICS},
 year = {1990}
}

@inproceedings{megiddomodha03,
 author = {N. Megiddo and D. S. Modha},
 title = {{ARC: A Self-tuning, Low Overhead Replacement Cache}},
 booktitle = {Proceedings of FAST},
 year = {2003}
}

@inproceedings{bansalmodha04,
 author = {S. Bansal and D. S. Modha},
 title = {{CAR: Clock with Adaptive Replacement}},
 booktitle = {Proceedings of FAST},
 year = {2004}
}

@article{fancao00,
 author = {L. Fan and P. Cao and J. Almeida and A. Broder},
 journal = {Networking, IEEE/ACM Transactions on},
 title = {{Summary Cache: A Scalable Wide-Area Web Cache Sharing Protocol}},
 year = {2000},
 volume = {8},
 number = {3}
}


@inproceedings{zhuli08,
 author = {Qi Zhu and Xiang Li and Yinan Wu},
 title = {{Thermal managerment of high power memory module for server platforms}},
 booktitle = {Proceedings of ITHERM},
 year = {2008}
}

@inproceedings{skadronabdelzaher02,
 author = {Kevin Skadron , Tarek Abdelzaher and Mircea R. Stan},
 title = {{Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management}},
 booktitle = {Proceedings of HPCA},
 year = {2002}
}

@inproceedings{ghoshlee07,
 author = {Ghosh, M. and Lee, H.-H.S.},
 title = {{Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs}},
 booktitle = {Proceedings of MICRO},
 year = {2007}
}

%%
%%  The following entries may need some clean-up in 2012.
%%

@inproceedings{cav2009-lqr,
  author = {Shuvendu K. Lahiri and Shaz Qadeer and
    Zvonimir Rakamari\'c},
  title = {{Static and Precise Detection of Concurrency Errors in
    Systems Code Using {SMT} Solvers}},
  booktitle = {Proceedings of the 21st International Conference on
    Computer Aided Verification (CAV 2009)},
  year = {2009},
  pages = {509--524}
}

@article{SMT,
 author = {De Moura, Leonardo and Bj{\o}rner, Nikolaj},
 title = {{Satisfiability modulo theories: introduction and applications}},
 journal = {Commun. ACM},
 volume = {54},
 issue = {9},
 month = sep,
 year = {2011},
 pages = {69--77},
 publisher = {ACM},
 address = {New York, NY, USA}
}



@ARTICLE{ARIES,
  author = {Mohan,, C. and Haderle,, Don and Lindsay,, Bruce and Pirahesh,, Hamid
	and Schwarz,, Peter},
  title = {{ARIES: A Transaction Recovery Method Supporting Fine-Granularity
	Locking and Partial Rollbacks using Write-ahead Logging}},
  journal = {ACM Trans. Database Syst.},
  year = {1992},
  volume = {17},
  pages = {94--162},
  number = {1},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/128765.128770},
  issn = {0362-5915},
  publisher = {ACM}
}


@inproceedings{BPFS,
 author = {Condit, Jeremy and Nightingale, Edmund B. and Frost, Christopher and Ipek, Engin and Lee, Benjamin and Burger, Doug and Coetzee, Derrick},
 title = {{Better I/O Through Byte-Addressable, Persistent Memory}},
 booktitle = {Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles},
 year = {2009}
} 


@inproceedings{imagine,
 author = {Ahn, Jung Ho and Dally, William J. and Khailany, Brucek and Kapasi, Ujval J. and Das, Abhishek},
 title = {{Evaluating the Imagine Stream Architecture}},
 booktitle = {Proceedings of the 31st annual international symposium on Computer architecture},
 year = {2004}
} 

@inproceedings{brook,
 author = {Buck, Ian and Foley, Tim and Horn, Daniel and Sugerman, Jeremy and Fatahalian, Kayvon and Houston, Mike and Hanrahan, Pat},
 title = {{Brook for GPUs: Stream Computing on Graphics Hardware}},
 booktitle = {ACM SIGGRAPH 2004 Papers},
 year = {2004}
} 

@inproceedings{streamit,
 author = {Gordon, Michael I. and Thies, William and Karczmarek, Michal and Lin, Jasper and Meli, Ali S. and Lamb, Andrew A. and Leger, Chris and Wong, Jeremy and Hoffmann, Henry and Maze, David and Amarasinghe, Saman},
 title = {{A Stream Compiler for Communication-Exposed Architectures}},
 booktitle = {Proceedings of ASPLOS-X},
 year = {2002}
} 

@inproceedings{DBLP:conf/vldb/StonebrakerABCCFLLMOORTZ05,
  author    = {Michael Stonebraker and
               Daniel J. Abadi and
               Adam Batkin and
               Xuedong Chen and
               Mitch Cherniack and
               Miguel Ferreira and
               Edmond Lau and
               Amerson Lin and
               Samuel Madden and
               Elizabeth J. O'Neil and
               Patrick E. O'Neil and
               Alex Rasin and
               Nga Tran and
               Stanley B. Zdonik},
  title     = {{C-Store: A Column-oriented DBMS}},
  booktitle = {VLDB},
  year      = {2005},
  pages     = {553-564}
}

@article{Qiao:2008:MSS:1453856.1453924,
 author = {Qiao, Lin and Raman, Vijayshankar and Reiss, Frederick and Haas, Peter J. and Lohman, Guy M.},
 title = {{Main-Memory Scan Sharing for Multi-Core CPUs}},
 journal = {Proc. VLDB Endow.},
 volume = {1},
 issue = {1},
 year = {2008},
 pages = {610--621}
} 

@article{Willhalm:2009:SUF:1687627.1687671,
 author = {Willhalm, Thomas and Popovici, Nicolae and Boshmaf, Yazan and Plattner, Hasso and Zeier, Alexander and Schaffner, Jan},
 title = {{SIMD-Scan: Ultra Fast In-Memory Table Scan Using On-Chip Vector Processing Units}},
 journal = {Proc. VLDB Endow.},
 volume = {2},
 issue = {1},
 year = {2009},
 pages = {385--394}
} 

@book{Motwani:1995:RA:211390,
 author = {Motwani, Rajeev and Raghavan, Prabhakar},
 title = {{Randomized Algorithms}},
 year = {1995},
 publisher = {Cambridge University Press}
}


@misc{mtron2007,
  author="Mtron",
  title = {{Solid State Drive MSD-SATA 6000 Series Product Specification}},
   note= "http://www.everu.co.kr/Upload/2007/10/26/MSD-SATA6000\_spec\_ver\_1.1\_eng\_20071002.pdf",
  year = "2007"
}


@inproceedings{1547510,
 author = {Li, Yinan and He, Bingsheng and Luo, Qiong and Yi, Ke},
 title = {{Tree Indexing on Flash Disks}},
 booktitle = {ICDE},
 year = {2009}
 }

@inproceedings{1559854,
 author = {Tsirogiannis, Dimitris and Harizopoulos, Stavros and Shah, Mehul A. and Wiener, Janet L. and Graefe, Goetz},
 title = {{Query Processing Techniques for Solid State Drives}},
 booktitle = {SIGMOD},
 year = {2009}
 }

@inproceedings{1376723,
 author = {Lee, Sang-Won and Moon, Bongki and Park, Chanik and Kim, Jae-Myung and Kim, Sang-Woo},
 title = {{A Case for Flash Memory SSD in Enterprise Database Applications}},
 booktitle = {SIGMOD},
 year = {2008}
 }

@inproceedings{DBLP:conf/sigmod/DoZPDNH11,
  author    = {Jaeyoung Do and
               Donghui Zhang and
               Jignesh M. Patel and
               David J. DeWitt and
               Jeffrey F. Naughton and
               Alan Halverson},
  title     = {{Turbocharging DBMS buffer pool using SSDs}},
  booktitle = {SIGMOD},
  year      = {2011},
  pages     = {1113-1124}
}


@inproceedings{DBLP:conf/sigmod/DebnathSL11,
  author    = {Biplob K. Debnath and
               Sudipta Sengupta and
               Jin Li},
  title     = {{SkimpyStash: RAM Space Skimpy Key-Value Store on Flash-Based
               Storage}},
  booktitle = {SIGMOD},
  year      = {2011},
  pages     = {25-36}
}

@inproceedings{DBLP:conf/icdcs/DebnathSLLD11,
  author    = {Biplob K. Debnath and
               Sudipta Sengupta and
               Jin Li and
               David J. Lilja and
               David Hung-Chang Du},
  title     = {{BloomFlash: Bloom Filter on Flash-Based Storage}},
  booktitle = {ICDCS},
  year      = {2011},
  pages     = {635-644}
}

@article{DBLP:journals/pvldb/DebnathSL10,
  author    = {Biplob K. Debnath and
               Sudipta Sengupta and
               Jin Li},
  title     = {{FlashStore: High Throughput Persistent Key-Value Store}},
  journal   = {PVLDB},
  volume    = {3},
  number    = {2},
  year      = {2010},
  pages     = {1414-1425}
}

@inproceedings{DBLP:conf/sigmetrics/ParkDD10,
  author    = {Dongchul Park and
               Biplob K. Debnath and
               David H. C. Du},
  title     = {{CFTL: A Convertible Flash Translation Layer Adaptive to
               Data Access Patterns}},
  booktitle = {SIGMETRICS},
  year      = {2010},
  pages     = {365-366}
}


@article{1453913,
 author = {Koltsidas,, Ioannis and Viglas,, Stratis D.},
 title = {{Flashing Up the Storage Layer}},
 journal = {Proc. VLDB Endow.},
 volume = {1},
 number = {1},
 year = {2008},
 pages = {514--525}
 }

@article{1275991,
 author = {Wu,, Chin-Hsien and Kuo,, Tei-Wei and Chang,, Li Ping},
 title = {{An Efficient B-Tree Layer Implementation for Flash-Memory Storage Systems}},
 journal = {Trans. on Embedded Computing Sys.},
 volume = {6},
 number = {3},
 year = {2007},
 pages = {19}
 }

@inproceedings{1247488,
 author = {Lee,, Sang-Won and Moon,, Bongki},
 title = {{Design of Flash-Based DBMS: An In-Page Logging Approach}},
 booktitle = {SIGMOD '07: Proceedings of the 2007 ACM SIGMOD international conference on Management of data},
 year = {2007}
 }

@article{1453961,
 author = {Nath,, Suman and Gibbons,, Phillip B.},
 title = {{Online Maintenance of Very Large Random Samples on Flash Storage}},
 journal = {Proc. VLDB Endow.},
 volume = {1},
 number = {1},
 year = {2008},
 pages = {970--983}
 }

@inproceedings{1457153,
 author = {Ross,, Kenneth A.},
 title = {{Modeling the Performance of Algorithms on Flash Memory Devices}},
 booktitle = {DaMoN '08: Proceedings of the 4th international workshop on Data management on new hardware},
 year = {2008}
 }

@inproceedings{1457154,
 author = {Shah,, Mehul A. and Harizopoulos,, Stavros and Wiener,, Janet L. and Graefe,, Goetz},
 title = {{Fast Scans and Joins Using Flash Drives}},
 booktitle = {DaMoN '08: Proceedings of the 4th international workshop on Data management on new hardware},
 year = {2008}
 }

@inproceedings{Frigo:1999:CA:795665.796479,
 author = {Frigo, Matteo and Leiserson, Charles E. and Prokop, Harald and Ramachandran, Sridhar},
 title = {{Cache-Oblivious Algorithms}},
 booktitle = {Proceedings of the 40th Annual Symposium on Foundations of Computer Science},
 series = {FOCS},
 year = {1999},
} 


@article{whit80,
  author    = {Whitted, Turner},
  title     = {{An Improved Illumination Model for Shaded Display}},
  journal   = {Communications of the {ACM}},
  pages     = {343--349},
  year      = {1980},
  volume    = {23},
  number    = {6}
}

@book{shir03,
 author = {Peter Shirley and R. Keith Morley},
 title = {{Realistic Ray Tracing}},
 year = {2003},
 publisher = {A. K. Peters}
 }

@InProceedings{SCI:Wal2006b,
  author =       "I. Wald and T. Ize and A. Kensler and A. Knoll and
                  S.G. Parker",
  title =        {{Ray Tracing Animated Scenes using Coherent Grid
                  Traversal}},
  booktitle =    "Proceedings of the {ACM} {SIGGRAPH} 2006 Conference",
  year =         "2006"
}

@phdthesis{ize-thesis09,
  author = {Thiago Ize},
  title = {{Efficient Acceleration Structures for Ray Tracing Static and Dynamic Scenes}},
  school = {The University of Utah},
  year = {2009},
  month = {August}
}

@article{woop05,
  author = {Sven Woop and J\"{o}rg Schmittler and Philipp Slusallek},
  title = {{RPU: A Programmable Ray Processing Unit for Realtime Ray Tracing}},
  journal = {ACM Transactions on Graphics (SIGGRAPH '05)},
  volume = {24},
  number = {3},
  month = {July},
  year = {2005},
}

@InProceedings{Woop2006a,
  author =       {Sven Woop and Erik Brunvand and Philipp Slusallak},
  title =        {{Estimating Performance of a Ray Tracing {ASIC} Design}},
  booktitle =    {{IRT06}},
  year =         2006,
  month =        {Sept.}
}

@InProceedings{kelmjohnson09,
  author =       {Kelm, John H. and Johnson, Daniel R. and Johnson, Matthew R. and Crago, Neal C. and Tuohy, William \
and Mahesri, Aqeel and Lumetta, Steven S. and Frank, Matthew I. and Patel, Sanjay J.},
  title =        {{Rigel: An Architecture and Scalable Programming Interface for a 1000-Core Accelerator}},
  booktitle =    {Proceedings of ISCA-36},
  year =         {2009}
}

@inproceedings{govindaraju08,
 author = {Govindaraju, Venkatraman and Djeu, Peter and Sankaralingam, Karthikeyan and Vernon, Mary and Mark, William\
 R.},
 title = {{Toward a Multicore Architecture for Real-time Ray-tracing}},
 booktitle = {MICRO '08},
 year = {2008}
 }

@Article{spjut-tcad09,
  author =       {Josef Spjut and Andrew Kensler and Daniel Kopta and Erik Brunvand},
  title =        {{TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing}},
  journal =      {IEEE Transactions on Computer-Aided Design},
  year =         {2009}
}

@INPROCEEDINGS{kopta-iccd10,
author={Daniel Kopta and Josef Spjut and Erik Brunvand and Alan Davis},
booktitle={Proceedings of ICCD},
title={{Efficient MIMD Architectures for High-Performance Ray Tracing}},
year={2010}
}

@InProceedings{whitelepreau02,
        Author = {Brian White and Jay Lepreau and Leigh Stoller and
                  Robert Ricci and Shashi Guruprasad and Mac Newbold and
                  Mike Hibler and Chad Barb and Abhijeet Joglekar},
        Title={{An Integrated Experimental Environment
                 for Distributed Systems and Networks}},
        booktitle = {Proceedings of OSDI},
        year   = {2002}
}

@misc{chang04,
  author={W.Y. Chang},
  title={{Image Processing with Wreath Products}},
  howpublished={BS Thesis, Harvey Mudd College, Claremont},
  year={2004}
}

@inProceedings{daescukogge98,
author = {O. Daescu and P. Kogge and D.Z. Chen},
title = {{Parallel Content-Based Image Analysis with PIM Processors}},
year = {1998},
booktitle = {Proceedings of IEEE Workshop on Content-Based Access of Image and Video Libraries}
}

@article{k-citation,
author = {Grigore Rosu and Traian Florin Serbanuta},
title = {{An Overview of the K Semantic Framework}},
journal = {Journal of Logic and Algebraic Programming},
volume = 79,
number = 6,
pages = {397-434},
year =  2010}

@book{felleisen,
author = {Matthias Felleisen and Robert Bruce Findler and Matthew Flatt},
title = {{Semantics engineering with PLT Redex}},
publisher = {MIT Press},
year = 2009}

@inproceedings{gmac,
author = {Isaac Gelado and Javier Cabezas and John Stone and Sanjay Patel and Nacho Navarro and Wen-mei Hwu},
title = {{An Asymmetric Distributed Shared Memory Model for Heterogeneous Parallel Systems}},
booktitle = {Proceedings of ASPLOS},
month = mar,
year = 2010}

@inproceedings{cnc-cuda,
  author = {Max Grossman and Alina Simion Sbirlea and Zoran Budimlic and Vivek Sarkar},
  title = {{Hierarchical Place Trees: A Portable Abstraction for Task Parallelism and Data Movement}},
  booktitle     = {23rd International Workshop on Languages and Compilers for Parallel Computing (LCPC)},
  publisher = {Springer},
  series    = {Lecture Notes in Computer Science},
  year = {2010}
}

@inproceedings{featherlite-cnc,
author = {Zoran Budimlic and Michael Burke  and Kathleen Knobe  and Ryan Newton  and David Peixotto  and Vivek Sarkar  and Edwin Westbrook},
title = {{ Deterministic Reductions in an Asynchronous Parallel Language }},
booktitle = { The 2nd Workshop on Determinism and Correctness in Parallel Programming (WoDet)},
month = mar,
year = 2011}

@inproceedings{ppopp12,
author = {Guodong Li and Peng Li and Geof Sawaya and Ganesh Gopalakrishnan and Indradeep Ghosh and
  Sreeranga P. Rajan},
title = {{GKLEE: Concolic Verification and Test Generation for GPUs}},
booktitle = {Proceedings of PPoPP}, 
month  = feb,
year = 2012}

@article{Val10,
  author    = {Leslie G. Valiant},
  title     = {{A Bridging Model for Multi-Core Computing}},
  journal   = {J. Comput. Syst. Sci.},
  volume    = {77},
  number    = {1},
  year      = {2011},
  pages     = {154-166}
}

@inproceedings{LastrasM09,
  author    = {L. A. Lastras-Montano and M. Franceschini and T. Mittelholzer and J.  Karidis and M. Wegman},
  title     = {{On the Lifetime of Multilevel Memories}},
  booktitle   = {Proceedings of IEEE International Symp. on Information Theory (ISIT)},
  year      = {2009}
}

@inproceedings{BRAMisit2008,
  author    = {A. Jiang and R. Mateescu and M. Schwartz and J. Bruck},
  title     = {{Rank Modulation for Flash Memories}},
  booktitle   = {Proceedings of IEEE International Symp. on Information Theory (ISIT)},
  year      = {2008}
}

@inproceedings{VLCISIT2011,
  author    = {A. Jiang and H. Zhou and J. Bruck},
  title     = {{Variable-level Cells for Nonvolatile Memories}},
  booktitle   = {Proceedings of IEEE International Symp. on Information Theory (ISIT)},
  year      = {2011}
}

@misc{YueLiNVMW2012,
  author={Y. Li and A. Jiang and J. Bruck},
  title={{Taming Resistance Drift with Memory Scrubbing}},
  howpublished={Under Review at NVMW},
  year={2012}
}

@misc{YueLiTR2011,
  author={Y. Li and A. Jiang and J. Bruck},
  title={{Multi-Phase Scrubbing for Tolerating Resistance Drift in Phase-Change Memories}},
  howpublished={Technical Report, \url{http://people.cse.tamu.edu/yli/papers/tr-scrub.pdf}},
  year={2011}
}


@INPROCEEDINGS{shethsarto06,
	author = {Kaushik Sheth  and Egino Sarto  and  Joel McGrath},
	title = {The importance of adopting a package-aware chip design flow},
	booktitle = {Proceedings DAC},
	year = {2006}
} 

@inproceedings{nassif01,
	author = {Nassif, Sani R.},
	booktitle = {Proceedings of IEEE Conf. Custom Integr. Circuits},
	title = {Modeling and Analysis of Manufacturing Variations},
	year = {2001}
}

@inproceedings{nassif08,
	author = {Nassif, Sani R.},
	booktitle = {ASP-DAC},
	publisher = {IEEE},
	title = {Power grid analysis
		benchmarks.},
	year = 2008
}


@ARTICLE{kangchung10,
	author={{U. Kang and others}},
	journal={Solid-State Circuits, IEEE Journal of},
	title={{8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology}},
	year={2010}, 
	month={Jan. }, 
}


@inproceedings{khanalam09,
	author = {Nauman H. Khan and  Syed M. Alam and Soha Hassoun},
	booktitle = {3DIC},
	publisher = {IEEE},
	title = {{System-level comparison of power delivery design for 2D and 3D ICs.}},
	year = {2009},
}


@INPROCEEDINGS{healykyu11, 
	author={Healy, M.B. and Sung Kyu Lim}, 
	booktitle={Quality Electronic Design (ISQED), 2011 12th International Symposium on}, 
	title={Power-supply-network design in 3D integrated systems}, 
	year={2011}, 
	month={march}, 
}


@inproceedings{junglim10,
	author = {Moongon Jung and Sung Kyu Lim},
	booktitle = {3DIC},
	publisher = {IEEE},
	title = {{A study of IR-drop noise issues in 3D ICs with through-silicon-vias.}},
	year = {2010},
}

@ARTICLE{dongzhao10, 
	author={Xiangyu Dong and Jishen Zhao and Yuan Xie}, 
	journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
	title={{Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs}}, 
	year={2010}, 
	month={Dec. }, 
}


@MISC{itrspackaging07,
	author = {{ITRS}},
	title = {{International Technology Roadmap for Semiconductors, 2007 Edition,
		Assembly and Packaging}},
	year = {2007},
}



@ARTICLE{sim07,
	author={Jae-Yoon Sim},
	journal={Semiconductor and Science, Journal of},
	title={{Circuit Desing of DRAM for Mobile Generation}},
	year={2007}, 
	month={mar. }, 
}


@INPROCEEDINGS{jeongyoon12,
	AUTHOR = { M. K. Jeong and D. H. Yoon and D. Sunwoo and M.
	  Sullivan and I. Lee and M. Erez },
	TITLE = {{ Balancing DRAM Locality and Parallelism in Shared Memory CMP Systems }},
	BOOKTITLE = { Proceedings of HPCA },
	YEAR = { 2012 },
}


@INPROCEEDINGS{jeonghyun12,
	AUTHOR = { M. K. Jeong and D. H. Yoon and D. Sunwoo and M.
	  Sullivan and I. Lee and M. Erez },
	TITLE = {{ Balancing DRAM Locality and Parallelism in Shared Memory CMP Systems }},
	BOOKTITLE = { Proceedings of HPCA },
	YEAR = { 2012 },
}


@INPROCEEDINGS{kimyoo11,
	author = {Dongki Kim and Sungjoo Yoo and  Sunggu Lee and  Jung Ho Ahn and  Hyunuk	Jung },
	title = {{A Quantitative Analysis of Performance Benefits of 3D Die Stacking on Mobile and Embedded SoC }},
	booktitle = {Proceedings of DATE},
	year = {2011},
}


@INPROCEEDINGS{haystrauss11,
	title={{Preventing PCM Banks from Seizing Too Much Power}},
	author={Andrew Hay and Karin Strauss and Timothy Sherwood and Gabriel H. Loh and Doug Burger},
	booktitle={Proceedings of MICRO-44},
	year={2011},
}

@INPROCEEDINGS{wujaleel11,
	title={{PACMan: Prefetch-Aware Cache Management for High Performance Caching}},
	author={C.J. Wu and A. Jaleel and M. Martonosi and S.C. Steely and J. Emer},
	booktitle={Proceedings of MICRO-44},
	year={2011},
}


@ARTICLE{wuzhang11, 
	author={Qi Wu and Tong Zhang}, 
	journal={VLSI Systems, IEEE Transactions on}, 
	title={{Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems}}, 
	year={2011}, 
	month={Sept. }, 
}



@MISC{saphana,
  author = "{SAP}",
  note = "\url{http://www.sap.com/solutions/technology/in-memory-computing-platform}",
  title = {{In-Memory Computing: SAP HANA}}
}

@MISC{sasinmemory,
  author = "{SAS}",
  note = "\url{http://www.sas.com/software/high-performance-analytics/in-memory-analytics/}",
  title = {{SAS In-Memory Analytics}}
}


@misc{berkeleydb,
author="{BerkeleyDB}",
note="\url{http://www.oracle.com/technetwork/products/berkeleydb/overview/index.html}",
title={{Berkeley DB: high-performance embedded database for key/value data}}
}

@misc{saphanaperformance,
  author = "{SAP}",
  note="\url{http://tinyurl.com/99l37oc}",
  title={{SAP HANA Performance: Efficient Speed and Scale-Out for
                  Real-Time Business Intelligence}}
}

@inproceedings{DBLP:conf/data/BornhoevdKLVW12,
  author    = {Christof Bornh{\"o}vd and
               Robert Kubis and
               Wolfgang Lehner and
               Hannes Voigt and
               Horst Werner},
  title     = {{Flexible Information Management, Exploration and Analysis
               in SAP HANA}},
  booktitle = {DATA},
  year      = {2012},
  pages     = {15-28}
}

@inproceedings{DBLP:conf/sigmod/SikkaFLCPB12,
  author    = {Vishal Sikka and
               Franz F{\"a}rber and
               Wolfgang Lehner and
               Sang Kyun Cha and
               Thomas Peh and
               Christof Bornh{\"o}vd},
  title     = {{Efficient Transaction Processing in SAP HANA Database: the
               End of a Column Store Myth}},
  booktitle = {SIGMOD Conference},
  year      = {2012},
  pages     = {731-742}
}

@article{DBLP:journals/debu/FarberMLGMRD12,
  author    = {Franz F{\"a}rber and
               Norman May and
               Wolfgang Lehner and
               Philipp Gro{\ss}e and
               Ingo M{\"u}ller and
               Hannes Rauhe and
               Jonathan Dees},
  title     = {{The SAP HANA Database -- An Architecture Overview}},
  journal   = {IEEE Data Eng. Bull.},
  volume    = {35},
  number    = {1},
  year      = {2012},
  pages     = {28-33}
}

@article{DBLP:journals/sigmod/FarberCPBSL11,
  author    = {Franz F{\"a}rber and
               Sang Kyun Cha and
               J{\"u}rgen Primsch and
               Christof Bornh{\"o}vd and
               Stefan Sigg and
               Wolfgang Lehner},
  title     = {{SAP HANA Database: Data Management for Modern Business Applications}},
  journal   = {SIGMOD Record},
  volume    = {40},
  number    = {4},
  year      = {2011},
  pages     = {45-51}
}



@misc{micronddr4faq,
	title={{DDR4 SDRAM FAQs}},
	author={{Micron Inc.}},
	howpublished ="\url{http://www.micron.com/products/dram/ddr4-sdram}"
}


@misc{wangarticle13,
	title={{Why migrate to DDR4?}},
	author={{David Wang}},
	howpublished ="\url{http://www.eetimes.com/design/memory-design/4409694/Why-migrate-to-DDR4}"
}

@misc{jedeckilmer11,
	title={{DDR4 in an Enterprise Server}},
	author={{JEDEC}},
	howpublished ="\url{http://www.jedec.org/sites/default/files/Art_Kilmer.pdf}"
}


@misc{ddr4miniworkshop11,
	title={{DDR4 Mini Workshop}},
	author={{JEDEC}},
	howpublished ="\url{http://www.jedec.org/sites/default/files/JS_Choi_DDR4_miniWorkshop.pdf}"
}

@misc{servermemoryforum2011,
	title={{Server Memory Trends (Past and Future)}},
	author={{JEDEC}},
	howpublished ="\url{http://www.jedec.org/sites/default/files/JS_Choi_Server_Trends.pdf}"
}




@CONFERENCE{mukundanhunter13,
	author={Janani Mukundan and Hillery Hunter and Kyu-Hyoun Kim and Jeffrey Stuecheli and Jose F. Martinez},
	title={{Understanding and Mitigating Refresh Overheads in High-Density DDR-4 DRAM Systems}},
	booktitle={Proceedings of ISCA},
	year={2013},
}


@INPROCEEDINGS{linshen12,
	author={Chung-Hsiang Lin and De-Yu Shen and Yi-Jung Chen and Chia-Lin Yang and M. Wang}, 
	booktitle={Proceedings of ICCD}, 
	title={{SECRET: Selective error correction for refresh energy reduction in DRAMs}}, 
	year={2012}, 

}


@inproceedings{lipastimestan04,
	author={M. H. Lipasti and  B. R. Mestan, E. Gunadi},
	title={{Physical Register Inlining}},
	year={2004},
	booktitle={Proceedings of ISCA}
}


@inproceedings{canalgonzelez00,
author={R. Canal and A. Gonzalez and J. Smith},
title={{Very Low Power Pipelines Using Significance Compression}},
year={2000},
booktitle={Proceedings of MICRO-33}
}

@article{youpollack11,
author={L. You and K. Pollack and D. D. E. Long and and K. G. Presidio},
title={{A Framework For Efficient Archival Data Storage}},
journal={ACM Transactions on Storage},
volume={7(2)},
year ={2011}
}

@inproceedings{yanggupta02, 
author= {J. Yang and R. Gupta},
title={{Energy Efficient Frequent Value Data Cache Design}},
year={2002},
booktitle={IEEE/ACM International Symposium on Microarchitecture} 
}

@TECHREPORT{alameldeenwood04a,
 author={A. R. Alameldeen and D. A. Wood},
 title={{Frequent Pattern Compression: A Significance-Based Compression Scheme For L2 Caches}},
 institution={University of Wisconsin-Madison},
 year={2004}
}

@inproceedings{islamstenstrom09,
author={M. M. Islam and P. Stenstrom},
title={{Zero-Value Caches: Cancelling Loads That Return Zero}},
year={2004},
booktitle={Proceedings of PACT}
}

@inproceedings{dusserpiquet09,
author={J. Dusser and T. Piquet and A. Seznec},
title={{Zero-Content Augmented Caches}},
year={2009},
booktitle={Proceedings of ICS}
}


@inproceedings{villazhang00,
author={L. Villa and M. Zhang and K. Asanovic},
 title={{Dynamic Zero Compression For Cache Energy Reduction}},
year={2000},
booktitle={Proceedings of MICRO-33}
}

@article{chenyang10,
author={X. Chen and L. Yang and R. Dick and L. Shang and H. Lekatsas},
title={{C-Pack: A High-Performance Microprocessor Cache Compression Algorithm}},
journal={IEEE TVLSI}, 
year={2010}
}

@inproceedings{pekhimenkoseshadri12,
author={G. Pekhimenko and V. Seshadri and O. Mutlu and P. B. Gibbons and M. A. Kozuch and T. C. Mowry}, 
title={{Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches}},
year={2012},
booktitle={Proceedings of PACT}
}

@inProceedings{pekhimenkoseshadri13,
  author={G. Pekhimenko and V. Seshadri and  Y. Kim and H. Xin and  O. Mutlu and  M. A. Kozuch and P. B. Gibbons and  T. C. Mowry},
  title={{Linearly Compressed Pages: A Low-Complexity, Low-Latency Main Memory Compression Framework}},
  year = {2013},
  booktitle = {Proceedings of MICRO}
}

@inproceedings{douglis93,
author={F. Douglis},
title={{The Compression Cache: Using On-line Compression to Extend Physical Memory}},
year={1993},
booktitle={Proceedings of Winter USENIX Conference} 
}

@inproceedings{wilsonkaplan99,
author={P. R. Wilson and S. F. Kaplan and Y. Smaragdakis},
title={{The Case for Compressed Caching in Virtual Memory Systems}},
year={1999},
booktitle={Proceedings of USENIX Annual Technical Conference}
}

@inproceedings{decastrodolago03,
author={R. S. de Castro and A. P. do Lago and D. Da Silva},
title={{Adaptive Compressed Caching: Design and Implementation}},
year={2003},
booktitle={Proceedings of SBAC-PAD}
}

@inproceedings{tuducegross05,
author={I.C. Tuduce and T. Gross},
title={{Adaptive Main Memory Compression}},
year={2005},
booktitle={Proceedings of the USENIX Annual Technical Conference}
}

@inproceedings{kjelsogooch96,
author={M.Kjelso and M. Gooch and S. Jones},
title={{Design and Performance of a Main Memory Hardware Data Compressor}},
year={1996},
booktitle={Proceedings of of the 22nd Euromicro Conference}
}

@article{abalifranke05,
author={B. Abali and H. Franke and D. E. Poff and R. A. Saccone and C. O. Schulz and L. M. Herger and T. B. Smith},
title={{Memory Expansion Technology (MXT): Software Support and Performance}},
journal={IBM JRD}, 
year={2001}
}

@article{thuressonspracklen08,
author={M. Thuresson and L. Spracklen and P. Stenstrom},
title={{Memory-Link Compression Schemes: A Value Locality Perspective}},
journal={IEEE Trans on Computer},
year={2008}
}

@inproceedings{zhenglin08,
author={H. Zheng and J. Lin and Z. Zhang and E. Gorbatov and H. David and Z. Zhu},
title={{Mini-Rank: Adaptive DRAM Architecture For Improving Memory Power Efficiency}},
year={2008},
booktitle={Proceedings of MICRO}
}

@inproceedings{yoonsullivan12,
author={D. H. Yoon and M. Sullivan and M. K. Jeong and M. Erez},
title={{The Dynamic Granularity Memory System}},
year={2012},
booktitle={Proceedings of ISCA}
}

@inproceedings{yoonjeong11,
author={D. H. Yoon and M. K. Jeong and M. Erez},
title={{Adaptive Granularity Memory Systems: A Tradeoff Between Storage Efficiency and Throughput}},
year={2011},
booktitle={Proceedings of ISCA}
}

@article{liptay68,
author={J. S. Liptay},
title={{Structural Aspects of the System/360 Model 85}},
journal={The Cache. IBM Systems Journal},
volume={7},
year ={1968}
}

@inproceedings{skerljienne08,
author={M. Skerlj and P. Ienne},
title={{Error Protected Data Bus Inversion Using Standard DRAM Components}},
year={2008},
booktitle={Proceedings of ISQED}
}

@article{stanburleson99,
author={M. R. Stan and W. P. Burleson},
title={{Bus-Invert Coding for Low-Power I/O}},
journal={TVLSI},
volume={3},
year={1995}
}

@inproceedings{sathishschulte12,
author={V. Sathish and M. j. Schulte and N. S. Kim},
title={{Lossless and Lossy Memory I/O Link Compression for Improving Performance of GPGPU Workloads}},
year={2012},
booktitle={Proceeding of PACT}
}


@article{lushih09,
 author = {Minhua Lu and Da-Yuan Shih and Sung K. Kang and Charles Goldsmith and Philip Flaitz},
 title = {{Effect of Zn doping on SnAg solder microstructure and electromigration stability}},
 journal = {Journal of Applied Physics},
 volume = {106},
 year = {2009}
} 



%%
%%  The preceding entries may need some clean-up.
%%


@inproceedings{muralidharasubramanian11,
	author={S. P. Muralidhara	and 	L. Subramanian and	O. Mutlu and	M.	Kandemir and	T. Moscibroda},
	title = {{Reducing Memory Interference in Multicore Systems via Application-aware Memory Channel Partitioning}},
	year={2011},
	booktitle={Proceedings of MICRO}
}


@book{silberschatzgalvin97,
 author = {A. Silberschatz and P. Galvin and G. Gagne},
 title = {{Operating System Concepts}},
 year = {2009},
 publisher = {John Wiley and Sons},
}

@manual{solaris-lgroups,
        TITLE={{Sun Studio 12 Update 1: OpenMP API User's Guide}},
        ORGANIZATION = {Sun Microsystems, Inc.},
        YEAR={2009}
}



@misc{sgx13,
	author = {Intel},
	title = {{Intel Software Guard Extensions Programming Reference}},
	howpublished= "\url{software.intel.com/sites/default/files/329298-001.pdf}",
  YEAR={2013}
}

@misc{hpproliantdl980,
	title = {{HP ProLiant DL980 Generation 7 (G7)}},
	howpublished= "\url{http://h18004.www1.hp.com/products/quickspecs/13708_na/13708_na.pdf}",
  YEAR={2013}
}



@inproceedings{kimkim13,
  author={G. Kim and J. Kim and J. Ahn and J. Kim},
  title={{Memory-centric System Interconnect Design with Hybrid Memory Cubes}},
  year={2013},
  booktitle={Proceedings of PACT}
}

@inproceedings{jevdjicvolos13,
  author={D. Jevdjic and S. Volos and B. Falsafi},
  title={{Die-Stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have it All with Footprint Cache}},
  year={2013},
  booktitle={Proceedings of ISCA}
}

@inproceedings{kocberbergrot13,
  author={O. Kocberber and B. Grot and J. Picorel and B. Falsafi and K. Lim and P. Ranganathan},
  title={{Meet the Walkers: Accelerating Index Traversals for In-Memory Databases}},
  year={2013},
  booktitle={Proceedings of MICRO}
}

@Misc{murphy13,
author = {{R. Murphy}},
title = {{Everything Old is New Again... or What's Changed Since We Last Considered Near Memory Operations}},
note = {Keynote talk at Workshop on Near Data Processing (WoNDP)},
year = {2013}
}

@Misc{manning13,
author = {{T. Manning}},
title = {{Moore's Law is Dead. Long Live Moore's Law!}},
note = {Keynote talk at Workshop on Near Data Processing (WoNDP)},
year = {2013}
}

@Misc{fujitsuhmc,
author = {{T. Shimizu}},
title = {{Fujitsu HPC Roadmap Beyong Petascale Computing}},
note = {\url{www.fujitsu.com/downloads/TC/sc13/fujitsu-hpc-roadmap-beyond-petascale-computing.pdf}},
year = {2013}
}

@CONFERENCE{jiawang13,
author={Z. Jia and L. Wang and J. Zhan and L. Zhang and C. Luo},
title={{Characterizing Data Analysis Workloads in Data Centers}},
booktitle={Proceedings of IISWC},
year={2013}
}


@inProceedings{hamchelepalli13,
  author={T. Ham and B. Chelepalli and N. Xue and B. Lee},
    title={{Disintegrated Control for Energy-Efficient and Heterogeneous Memory Systems}},
    booktitle={Proceedings of HPCA},
    year={2013}
}


@TECHREPORT{jouppikahng13,
 AUTHOR={N. Jouppi and A. Kahng and N. Muralimanohar and V. Srinivas},
 title={{CACTI-IO}},
 institution={HP Laboratories},
 year={2013}
}


@misc{hbmspec,
	title={{High Bandwidth Memory (HBM) DRAM}},
	author={{JEDEC}},
	note={JESD235},
	year={2013}
}


@misc{bernstein05,
  title={{Cache-timing Attacks on AES}},
  author={Bernstein, Daniel J},
  year={2005}
}

@inproceedings{aciicmez07,
  title={{Yet Another Microarchitectural Attack: Exploiting I-cache}},
  author={Acii{\c{c}}mez, Onur},
  booktitle={Proceedings of the 2007 ACM workshop on Computer Security Architecture},
  pages={11--18},
  year={2007}
}

@inproceedings{aciicmezkoc07a,
  title={{On the Power of Simple Branch Prediction Analysis}},
  author={Acii{\c{c}}mez, Onur and Ko{\c{c}}, {\c{C}}etin Kaya and Seifert, Jean-Pierre},
  booktitle={Proceedings of the 2nd ACM symposium on Information, Computer and Communications Security},
  pages={312--320},
  year={2007}
}

@incollection{aciicmezkoc07b,
  title={{Predicting Secret Keys via Branch Prediction}},
  author={Ac{\i}i{\c{c}}mez, Onur and Ko{\c{c}}, {\c{C}}etin Kaya and Seifert, Jean-Pierre},
  booktitle={Topics in Cryptology--CT-RSA 2007},
  pages={225--242},
  year={2006},
  publisher={Springer}
}

@misc{percival05,
  title={{Cache Missing for Fun and Profit}},
  author={Percival, Colin},
  year={2005},
  publisher={BSDCan}
}

@inproceedings{saltaformaggioxu13,
  title={{BusMonitor: A Hypervisor-Based Solution for Memory Bus Covert Channels}},
  author={Saltaformaggio, Brendan and Xu, Dongyan and Zhang, Xiangyu},
  booktitle={Proceedings of EuroSec},
  year={2013}
}

@inproceedings{wanglee06,
  title={{Covert and Side Channels Due to Processor Architecture}},
  author={Wang, Zhenghong and Lee, Ruby B},
  booktitle={Computer Security Applications Conference, 2006 (ACSAC '06)},
  pages={473--482},
  year={2006}
}

@inproceedings{wuxu12,
  title={{Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud}},
  author={Wu, Zhenyu and Xu, Zhang and Wang, Haining},
  booktitle={the 21st USENIX Security Symposium (Security '12)},
  year={2012}
}

@inproceedings{ristenparttromer09,
  title={{Hey, You, Get Off of My Cloud: Exploring Information Leakage in Third-party Compute Clouds}},
  author={Ristenpart, Thomas and Tromer, Eran and Shacham, Hovav and Savage, Stefan},
  booktitle={Proceedings of the 16th ACM conference on Computer and Communications Security},
  pages={199--212},
  year={2009}
}

@inproceedings{kongaciicmez09,
  title={{Hardware-software Integrated Approaches to Defend Against Software Cache-based Side Channel Attacks}},
  author={Kong, Jingfei and Acii{\c{c}}mez, Onur and Seifert, J-P and Zhou, Huiyang},
  booktitle={Proceedings of HPCA},
  pages={393--404},
  year={2009}
}

@article{page05,
  title={{Partitioned Cache Architecture as a Side-Channel Defence Mechanism}},
  author={Page, Dan},
  journal={IACR Cryptology ePrint Archive},
  volume={2005},
  pages={280},
  year={2005}
}

@inproceedings{wangsuh12,
  title={{Efficient Timing Channel Protection for On-chip Networks}},
  author={Wang, Yao and Suh, G Edward},
  booktitle={Proceedings of Networks on Chip (NoCS)},
  pages={142--151},
  year={2012}
}

@inproceedings{wanglee07,
  title={{New Cache Designs for Thwarting Software Cache-based Side Channel Attacks}},
  author={Wang, Zhenghong and Lee, Ruby B},
  booktitle={Proceedings of ISCA},
  year={2007}
}

@inproceedings{wanglee08,
  title={{A Novel Cache Architecture with Enhanced Performance and Security}},
  author={Wang, Zhenghong and Lee, Ruby B},
  booktitle={Proceedings of MICRO},
  pages={83--93},
  year={2008}
}

@inproceedings{wasselgao13,
  title={{SurfNoC: A Low Latency and Provably Non-interfering Approach to Secure Networks-on-chip}},
  author={Wassel, Hassan MG and Gao, Ying and Oberg, Jason K and Huffmire, Ted and Kastner, Ryan and Chong, Frederic T and Sherwood, Timothy},
  booktitle={Proceedings of the 40th Annual International Symposium on Computer Architecture},
  pages={583--594},
  year={2013}
}

@CONFERENCE{wangferraiuolo14,
 AUTHOR={Yao Wang, Andrew Ferraiuolo and G. Edward Suh},
 TITLE={{Timing Channel Protection for a Shared Memory Controller}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2014}
}

@CONFERENCE{stefanovvandijk13,
 AUTHOR={E. Stefanov and M. van Dijk and E. Shi and C. Fletcher and L. Ren and X. Yu and S. Devadas},
 TITLE={{Path ORAM: An Extremely Simple Oblivious RAM Protocol}},
 BOOKTITLE={Proceedings of CCS},
 YEAR={2013}
}

@CONFERENCE{shichan11,
 AUTHOR={E. Shi and T. Chan and E. Stefanov and M. Li},
 TITLE={{Oblivious RAM with $O((logN)^3)$ Worst-Case Cost}},
 BOOKTITLE={Proceedings of ASIACRYPT},
 YEAR={2011}
}

@CONFERENCE{maaslove13,
 AUTHOR={M. Maas and E. Love and E. Stefanov and M. Tiwari and E. Shi and K. Asanovic and J. Kubiatowic and D. Song},
 TITLE={{PHANTOM: Practical Oblivious Computation in a Secure Processor}},
 BOOKTITLE={Proceedings of CCS},
 YEAR={2013}
}

@CONFERENCE{stefanovshi13,
 AUTHOR={E. Stefanov and E. Shi},
 TITLE={{ObliviStore: High Performance Oblivious Cloud Storage}},
 BOOKTITLE={Proceedings of IEEE S\&P},
 YEAR={2013}
}

@CONFERENCE{goyaljain13,
 AUTHOR={V. Goyal and A. Jain},
 TITLE={{On Concurrently Secure Computation in the Multiple Ideal Query Model}},
 BOOKTITLE={Proceedings of EUROCRYPT},
 YEAR={2013}
}

@CONFERENCE{yao86,
 AUTHOR={A.C. Yao},
 TITLE={{How to Generate and Exchange Secrets}},
 BOOKTITLE={Proceedings of FOCS},
 YEAR={1986}
}

@CONFERENCE{goldreichmicali87,
 AUTHOR={O. Goldreich and S. Micali and A. Wigderson},
 TITLE={{How to Play any Mental Game}},
 BOOKTITLE={Proceedings of STOC},
 YEAR={1987}
}

@article{goldreichostrovsky96,
 AUTHOR={O. Goldreich and R. Ostrovsky},
 TITLE={{Software Protection and Simulation on Oblivious RAMs}},
  journal={J. ACM},
  year={1996}
}

@CONFERENCE{goldreich87,
 AUTHOR={O. Goldreich},
 TITLE={{Towards a Theory of Software Protection and Simulation by Oblivious RAMs}},
 BOOKTITLE={Proceedings of STOC},
 YEAR={1987}
}

@CONFERENCE{islamkuzu12,
 AUTHOR={M. Islam and M. Kuzu and M. Kantarcioglu},
 TITLE={{Access Pattern Disclosure on Searchable Encryption: Ramification, Attack, and Mitigation}},
 BOOKTITLE={Proceedings of NDSS},
 YEAR={2012}
}

@CONFERENCE{zhuangzhang04,
 AUTHOR={X. Zhuang and T. Zhang and S. Pande},
 TITLE={{HIDE: An Infrastructure for Efficiently Protecting Information Leakage on the Address Bus}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2004}
}

@CONFERENCE{demmemartin12,
 AUTHOR={J. Demme and R. Martin and A. Waksman and S. Sethumadhavan},
 TITLE={{Side-channel Vulnerability Factor: A Metric for Measuring Information Leakage}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2012}
}

@CONFERENCE{martindemme12,
 AUTHOR={R. Martin and J. Demme and S. Sethumadhavan},
 TITLE={{TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-Channel Attacks}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2012}
}

@CONFERENCE{renyu13,
 AUTHOR={L. Ren and X. Yu and C. Fletcher and M. van Dijk and S. Devadas},
 TITLE={{Design Space Exploration and Optimization of Path Oblivious RAM in Secure Processors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2013}
}

@inproceedings{reinekeliu11,
 author = {{Reineke, Jan and Liu, Isaac and Patel, Hiren D. and Kim, Sungjun and Lee, Edward A.}},
 title = {{PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation}},
 booktitle = {Proceedings of the Seventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System     Synthesis},
 series = {CODES+ISSS '11},
 year = {2011}
}

@article{agrawalsherwood09,
 author = {Agrawal, Banit and Sherwood, Timothy},
 title = {{High-bandwidth Network Memory System Through Virtual Pipelines}},
 journal = {IEEE/ACM Trans. Netw.},
 year = {2009}
}

@inproceedings{akessonsteffens08,
 author = {Akesson, Benny and Steffens, Liesbeth and Strooisma, Eelke and Goossens, Kees},
 title = {Real-Time Scheduling Using Credit-Controlled Static-Priority Arbitration},
 booktitle = {Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and     Applications},
 series = {RTCSA '08},
 year = {2008}
}

@article{chorkushilevitz98,
 author = {B. Chor and E. Kushilevitz and O. Goldreich and M. Sudan},
 title = {{Private Information Retrieval}},
 journal = {Journal of the ACM},
 year = {1998}
}

@article{huang02,
 author = {A. Huang},
 title = {{The Trusted PC: Skin-Deep Security}},
 journal = {IEEE Computer},
 year = {2002}
}

@article{barrosoholzle07,
 author = {Luiz Andre Barroso and Urs Holzle},
 title = {{The Case for Energy-Proportional Computing}},
 journal = {IEEE Computer},
 year = {2007}
}

@CONFERENCE{pinkasreinman10,
 AUTHOR={B. Pinkas and T. Reinman},
 TITLE={{Oblivious RAM Revisited}},
 BOOKTITLE={Advances in Cryptology -- CRYPTO},
 YEAR={2010}
}

@CONFERENCE{delimitroukozyrakis13,
 AUTHOR={C. Delimitrou and C. Kozyrakis},
 TITLE={{Paragon: QoS-Aware Scheduling for Heterogeneous Datacenters}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2013}
}

@book{huang03,
 author = {A. Huang},
 title = {{Hacking the Xbox: An Introduction to Reverse Engineering}},
 year = {2003},
 publisher = {No Starch Press}
} 

@book{matherkumaraswamy09,
 author = {T. Mather and S. Kumaraswamy and S. Latif},
 title = {{Cloud Security and Privacy}},
 year = {2009},
 publisher = {O'Reilly Media}
} 

@TechReport{chenpaxson10,
  author={Y. Chen and V. Paxson and R. Katz},
  title = {{What's New About Cloud Computing Security?}},
 year = {2010},
 institution = {UC Berkeley},
 note = {UCB/EECS-2010-5}
}

@CONFERENCE{tiwarioberg11,
 AUTHOR={M. Tiwari and J. Oberg and X. Li and J. Valamehr and T. Levin and B. Hardekopf and R. Kastner and F. Chong and T. Sherwood},
 TITLE={{Crafting a Usable Microkernel, Processor, and I/O System with Strict and Provable Information Flow Security}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2011}
}

@CONFERENCE{oberghu10,
 AUTHOR={J. Oberg and W. Hu and A. Irturk and M. Tiwari and T. Sherwood and R. Kastner},
 TITLE={{Theoretical Analysis of Gate Level Information Flow Tracking}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2010}
}

@CONFERENCE{suhlee04,
 AUTHOR={E. Suh and J. Lee and D. Zhang and S. Devadas},
 TITLE={{Secure Program Execution via Dynamic Information Flow Tracking}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2004}
}

@CONFERENCE{yanrogers06,
 AUTHOR={C. Yan and B. Rogers and D. Englender and Y. Solihin and M. Prvulovic},
 TITLE={{Improving Cost, Performance, and Security of Memory Encryption and Authentication}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{gutierrezcieslak14,
 AUTHOR={A. Gutierrez and M. Cieslak and B. Giridhar and R. Dreslinski and L. Ceze and T. Mudge},
 TITLE={{Integrated 3D-Stacked Server Designs for Increasing Physical Density of Key-Value Stores}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2014}
}

@CONFERENCE{wulottarini14,
 AUTHOR={L. Wu and A. Lottarini and T. Paine and M. Kim and K. Ross},
 TITLE={{Q100: The Architecture and Design of a Database Processing Unit}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2014}
}

@CONFERENCE{wubarker13,
 AUTHOR={L. Wu and R. Barker and M. Kim and K. Ross},
 TITLE={{Navigating Big Data with High-Throughput Energy-Efficient Data Partitioning}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2013}
}

@CONFERENCE{oskin14,
 AUTHOR={M. Oskin},
 TITLE={{Disembodied Computer}},
 BOOKTITLE={Wild and Crazy Ideas (WACI), ASPLOS},
 YEAR={2014}
}


@CONFERENCE{liucui12,
 AUTHOR={Lei Liu and 	Zehan Cui and Mingjie Xing and Yungang Bao and Mingyu Chen and 	Chengyong Wu},
 TITLE={{A software memory partition approach for eliminating bank-level interference in multicore systems}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2012}
}


@misc{intel-numa,
	title={{Optimizing Applications for NUMA}},
	howpublished ="\url{https://software.intel.com/en-us/articles/optimizing-applications-for-numa}"
}

@CONFERENCE{zhangporemba14,
 AUTHOR={Tao Zhang and Matt Poremba and Cong Xu and  Guangyu Sun and Yuan Xie},
 TITLE={{CREAM: A Concurrent-Refresh-Aware DRAM Memory System}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2014}
}


@CONFERENCE{changlee14,
 AUTHOR={Kevin Kai-Wei Chang and Donghyuk Lee and Zeshan Chishti and Chris Wilkerson and Alaa Alameldeen and Yoongu Kim and Onur Mutlu},
 TITLE={{Improving DRAM Performance by Parallelizing Refreshes with Accesses}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2014}
}



@CONFERENCE{jiangzhao2012,
 AUTHOR={Lei Jiang and Bo Zhao and Youtao Zhang and Jun Yang and Bruce R. Childers},
 TITLE={{Improving write operations in MLC phase change memory}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2012}
}



@CONFERENCE{yuezhu13,
 AUTHOR={Jianhui Yue and Yifeng Zhu },
 TITLE={{Accelerating Write by Exploiting PCM Asymmetries}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2013}
}



@CONFERENCE{sheshadrikim13,
	AUTHOR={Vivek Seshadri and	Yoongu Kim and	Chris Fallin	and Donghyuk Lee	and Rachata Ausavarungnirun	and Gennady Pekhimenko	and Yixin Luo	and Onur Mutlu	and Phillip B. Gibbons and Michael A. Kozuch and Todd C. Mowry},
 TITLE={{RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2013}
}



@CONFERENCE{niuxu13,
	AUTHOR={Dimin Niu and Cong Xu and Naveen Muralimanohar and Norman P. Jouppi and and Yuan Xie},
 TITLE={{Design of Cross-point Metal-oxide ReRAM Emphasizing Reliability and Cost}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={2013}
}



@CONFERENCE{xietong14,
	AUTHOR={Mingli Xie and Dong Tong and Kan Huang and Xu Cheng},
 TITLE={{Improving System Throughput and Fairness Simultaneously in Shared Memory CMP Systems via Dynamic Bank Partitioning}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2014}
}


@Misc{ibmsystemx3950,
	title = 	 {{IBM System x3950 X6}},
	organization = {{IBM Corporation}},
	year = 	 {2014},
}
	howpublished ="\url{http://download.micron.com/pdf/datasheets/dram/ddr3/4Gb_DDR3_SDRAM.pdf}"},
	}


@CONFERENCE{pelleymeisner10,
	AUTHOR={Steven Pelley and David Meisner and Pooya Zandevakili and Thomas F.	Wenisch and and Jack Underwood},
 TITLE={{Power Routing: Dynamic Power Provisioning in the Data Center.}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2010}
}



@CONFERENCE{sheuchang11,
	AUTHOR={Shyh-Shyuan Sheu and Meng-Fan Chang and Ku-Feng Lin and Che-Wei Wu and
Yu-Sheng Chen and Pi-Feng Chiu and Chia-Chen Kuo and Yih-Shan Yang and
Pei-Chia Chiang and Wen-Pin Lin and Che-He Lin and Heng-Yuan Lee and
Pei-Yi Gu and Sum-Min Wang and Frederick T. Chen and Keng-Li Su and
Chen-Hsin Lien and Kuo-Hsing Cheng and Hsin-Tun Wu and Tzu-Kun Ku and
Ming-Jer Kao and Ming-Jinn Tsai},
 TITLE={{A 4Mb Embedded SLC Resistive-RAM Macro with 7.2ns Read-Write Random-Access Time and 160ns MLC-Access Capability}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2011}
}


@CONFERENCE{kawaharaazuma12,
	AUTHOR={Akifumi Kawahara and  Ryotaro Azuma and  Yuuichirou Ikeda and  Ken Kawai and 
Yoshikazu Katoh and  Kouhei Tanabe and  Toshihiro Nakamura and 
Yoshihiko Sumimoto and  Naoki Yamada and  Nobuyuki Nakai and 
Shoji Sakamoto and  Yukio Hayakawa and  Kiyotaka Tsuji and  Shinichi Yoneda and 
Atsushi Himeno and  Ken-ichi Origasa and  Kazuhiko Shimakawa and 
Takeshi Takagi and  Takumi Mikawa and  Kunitoshi Aono},
 TITLE={{An 8Mb Multi-Layered Cross-Point ReRAM Macro
with 443MB/s Write Throughput}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2012}
}


@article{vontobelrobinett09,
 author = {Pascal O Vontobel and Warren Robinett and Philip J Kuekes and Duncan
 R Stewart and Joseph Straznicky and R Stanley Williams},
 title = {{Writing to and reading from a nano-scale crossbar memory based on memristors}},
 journal = {Nanotechnology},
 volume = {20},
 year = {2009}
} 


@Article{hphynixmemristor10,
  title = {{Bringing the memristor to market}},
  author = {X. Wang and Y. Chen and H. Li and D. Dimitrov and H. Liu},
  howpublished = {http://www.hpl.hp.com/news/2010/jul-sep/memristorhynix.html},
  year = {2010}
}


@CONFERENCE{hoseinzadeharjomand14,
	AUTHOR={Morteza Hoseinzadeh  and Mohammad Arjomand and Hamid  Sarbazi-Azad},
 TITLE={{Reducing access latency of MLC PCMs through line striping}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2014}
}


@CONFERENCE{xudong11,
	AUTHOR={Cong Xu and Xiangyu Dong and Norman P. Jouppi and and Yuan Xie},
 TITLE={{Design Implications of Memristor-Based RRAM Cross-Point Structures}},
 BOOKTITLE={Proceedings of DATE},
 YEAR={2011}
}


@article{liangwong10,
 author = {Jiale Liang and H.-S. Philip Wong},
 title = {{Cross-Point Memory Array Without Cell SelectorsDevice Characteristics and Data Storage Pattern Dependencies}},
 journal = {IEEE Transactions on Electron Devices},
 volume = {57},
 year = {2010}
} 


@inproceedings{lewislee09,
 author = {D.L.Lewis and H.-H.S.Lee},
 title = {{Architectural evaluation of 3D stacked RRAM caches}},
 journal = {IEEE International Conference on 3D System Integration},
 year = {2009}
} 


@inproceedings{hohuang09,
 author = {Yenpo Ho and Garng M. Huang and Peng Li},
 title = {{Nonvolatile Memristor Memory: Device Characteristics and Design
 Implications}},
 journal = {Proceedings of ICCAD},
 year = {2009}
} 


@inproceedings{niuchen10,
 author = {Dimin Niu and Yiran Chen and Cong Xu and Yuan Xie},
 title = {{Impact of Process Variations on Emerging Memristor}},
 journal = {Proceedings of DAC},
 year = {2010}
} 

@inproceedings{xuniu13,
	AUTHOR={Cong Xu and Dimin Niu and Naveen Muralimanohar and Norman P. Jouppi and and Yuan Xie},
 	TITLE={{Understanding The Trade-Offs In Multi-Level Cell ReRAM Memory Design}},
 	BOOKTITLE={Proceedings of DAC},
 	YEAR={2013}
}


@inproceedings{xuniu14,
	AUTHOR={Cong Xu and Dimin Niu and Yang Zheng and Shimeng Yu and and Yuan Xie},
 	TITLE={{Reliability-Aware Cross Point Reistive Memory Design}},
 	BOOKTITLE={Proceedings of GLVLSI},
 	YEAR={2014}
}


@inproceedings{oson14,
	AUTHOR={Songil O and Young Hoon Son and Nam Sung Kim and Jung Ho Ahn},
 	TITLE={{Row-Buffer Decoupling: A Case for Low-Latency DRAM Microarchitecture}},
 	BOOKTITLE={Proceedings of ISCA},
 	YEAR={2014}
}


@inproceedings{bhargavaserebrin08,
	AUTHOR={	Ravi Bhargava	 and Benjamin Serebrin and Francesco Spadini and Srilatha Manne},
 	TITLE={{Accelerating two-dimensional page walks for virtualized systems}},
 	BOOKTITLE={Proceedings of ASPLOS},
 	YEAR={2008}
}



@inproceedings{barrcox11,
	AUTHOR={Thomas W. Barr	and Alan L. Cox and Scott Rixner},
 	TITLE={{SpecTLB: a mechanism for speculative address translation}},
 	BOOKTITLE={Proceedings of ISCA},
 	YEAR={2011}
}

@inproceedings{parkbaek13,
	AUTHOR={Heekwon Park	and Seungjae Baek	and Jongmoo Choi	and Donghee Lee	and Sam H. Noh	},
 	TITLE={{Regularities Considered Harmful: Forcing Randomness to Memory Accesses to Reduce Row Buffer Conflicts for Multi-Core, Multi-Bank Systems}},
 	BOOKTITLE={Proceedings of ASPLOS},
 	YEAR={2013}
}


@Misc{lawrenceberkelydatacenter,
  author =       {Lawrence Berkeley National Laboratory (LBNL)},
  title =        {{Quick Start Guide to Increase Data Center Energy Efficiency}},
	howpublished ="\url{http://hightech.lbl.gov/documents/data_centers/Quick-Start-Guide.pdf}",
}

@MISC{ibm90percentdata,
	AUTHOR = {IBM},
	TITLE = {{Apply  new analytic tools to reveal new opportunities}},
	howpublished ="\url{http://www.ibm.com/smarterplanet/us/en/business_analytics/article/it_business_intelligence.html}",
}


@inProceedings{amdrichland-hotchips13,
	author = {Praveen Dongara and Lloyd Bircher and John Darilek},
	title = {{Richland Client APU}},
	booktitle = {HotChips},
	howpublished ="\url{http://www.hotchips.org/wp-content/uploads/hc_archives/hc25/HC25.30-SoC2-epub/HC25.26.312-Richland_Hotchips25_PraveenDongara_FINAL_presented1.pdf}",
	year = {2013}
}


@inProceedings{zedlewskisobti03,
	author = {John Zedlewski and Sumeet Sobti and Nitin Garg and Fengzhou Zheng
	and Arvind Krishnamurthy and and Randolph Wang},
	title = {{Modeling Hard-Disk Power Consumption}},
	booktitle = {Proceedings of FAST},
	year = {2003}
}



@inProceedings{zhangchen14,
	author = {Tao Zhang and  Ke Chen and Cong Xu and Guangyu Sun and Tao Wang and Yuan Xie}
	title = {{Half-DRAM: a High-bandwidth and Low-power DRAM Architecture from the
	Rethinking of Fine-grained Activation}},
	booktitle = {Proceedings of ISCA},
	year = {2014}
}



@inProceedings{flockenoll2007,
	author = {Alexander Flocke and Tobias G. Noll}
	title = {{Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory}},
	booktitle = {Proceedings of ESSCIRC},
	year = {2007}
}



