Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 24 18:56:50 2017
| Host         : PK-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk_153600_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.998        0.000                      0                   15        0.202        0.000                      0                   15        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.998        0.000                      0                   15        0.202        0.000                      0                   15        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.076ns (42.828%)  route 1.436ns (57.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.784     6.290    clk_counter_reg_n_0_[1]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.325     6.615 f  clk_counter[9]_i_3/O
                         net (fo=1, routed)           0.266     6.880    clk_counter[9]_i_3_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.332     7.212 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.387     7.600    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[2]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.076ns (42.828%)  route 1.436ns (57.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.784     6.290    clk_counter_reg_n_0_[1]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.325     6.615 f  clk_counter[9]_i_3/O
                         net (fo=1, routed)           0.266     6.880    clk_counter[9]_i_3_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.332     7.212 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.387     7.600    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.076ns (42.828%)  route 1.436ns (57.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.784     6.290    clk_counter_reg_n_0_[1]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.325     6.615 f  clk_counter[9]_i_3/O
                         net (fo=1, routed)           0.266     6.880    clk_counter[9]_i_3_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.332     7.212 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.387     7.600    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.076ns (42.828%)  route 1.436ns (57.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.784     6.290    clk_counter_reg_n_0_[1]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.325     6.615 f  clk_counter[9]_i_3/O
                         net (fo=1, routed)           0.266     6.880    clk_counter[9]_i_3_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.332     7.212 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.387     7.600    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.442%)  route 1.676ns (66.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[3]/Q
                         net (fo=6, routed)           0.838     6.344    clk_counter_reg_n_0_[3]
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.299     6.643 r  clk_counter[8]_i_2/O
                         net (fo=4, routed)           0.838     7.481    clk_counter[8]_i_2_n_0
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.605    clk_counter[6]
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    15.061    clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.870ns (34.174%)  route 1.676ns (65.826%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[3]/Q
                         net (fo=6, routed)           0.838     6.344    clk_counter_reg_n_0_[3]
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.299     6.643 r  clk_counter[8]_i_2/O
                         net (fo=4, routed)           0.838     7.481    clk_counter[8]_i_2_n_0
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.152     7.633 r  clk_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.633    clk_counter[8]
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[8]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.075    15.105    clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.842ns (37.251%)  route 1.418ns (62.749%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[3]/Q
                         net (fo=6, routed)           0.838     6.344    clk_counter_reg_n_0_[3]
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.299     6.643 r  clk_counter[8]_i_2/O
                         net (fo=4, routed)           0.580     7.224    clk_counter[8]_i_2_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.348 r  clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.348    clk_counter[7]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031    15.083    clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.871ns (38.046%)  route 1.418ns (61.954%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[3]/Q
                         net (fo=6, routed)           0.838     6.344    clk_counter_reg_n_0_[3]
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.299     6.643 r  clk_counter[8]_i_2/O
                         net (fo=4, routed)           0.580     7.224    clk_counter[8]_i_2_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.153     7.377 r  clk_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     7.377    clk_counter[9]_i_2_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.075    15.127    clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.718ns (39.203%)  route 1.113ns (60.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.784     6.290    clk_counter_reg_n_0_[1]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.299     6.589 r  clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.330     6.919    clk_counter[4]
    SLICE_X37Y49         FDRE                                         r  clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_counter_reg[4]/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)       -0.067    14.963    clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.594%)  route 1.256ns (68.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clk_counter_reg[0]/Q
                         net (fo=8, routed)           1.256     6.799    clk_counter_reg_n_0_[0]
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.923    clk_counter[0]
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[0]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.029    15.081    clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  8.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.121     1.709    clk_counter_reg_n_0_[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.754    clk_counter[5]
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[5]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092     1.552    clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.192ns (51.907%)  route 0.178ns (48.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_reg[6]/Q
                         net (fo=6, routed)           0.178     1.766    clk_counter_reg_n_0_[6]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.051     1.817 r  clk_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.817    clk_counter[9]_i_2_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.567    clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.114%)  route 0.178ns (48.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_reg[6]/Q
                         net (fo=6, routed)           0.178     1.766    clk_counter_reg_n_0_[6]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    clk_counter[7]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.552    clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.760%)  route 0.192ns (50.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_reg[7]/Q
                         net (fo=5, routed)           0.192     1.780    clk_counter_reg_n_0_[7]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.049     1.829 r  clk_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk_counter[8]
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[8]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107     1.567    clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_153600_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.985%)  route 0.201ns (47.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 f  clk_counter_reg[9]/Q
                         net (fo=3, routed)           0.201     1.776    clk_counter_reg_n_0_[9]
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.098     1.874 r  clk_153600_i_1/O
                         net (fo=1, routed)           0.000     1.874    clk_153600_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clk_153600_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_153600_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.551    clk_153600_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_reg[6]/Q
                         net (fo=6, routed)           0.247     1.835    clk_counter_reg_n_0_[6]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.880    clk_counter[6]
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     1.539    clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.185ns (37.389%)  route 0.310ns (62.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.310     1.898    clk_counter_reg_n_0_[0]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.044     1.942 r  clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.942    clk_counter[3]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.570    clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.807%)  route 0.195ns (51.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk_counter_reg[6]/Q
                         net (fo=6, routed)           0.076     1.664    clk_counter_reg_n_0_[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.709 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.119     1.828    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[2]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_R)        -0.018     1.442    clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.807%)  route 0.195ns (51.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk_counter_reg[6]/Q
                         net (fo=6, routed)           0.076     1.664    clk_counter_reg_n_0_[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.709 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.119     1.828    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[3]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_R)        -0.018     1.442    clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.807%)  route 0.195ns (51.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk_counter_reg[6]/Q
                         net (fo=6, routed)           0.076     1.664    clk_counter_reg_n_0_[6]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.709 r  clk_counter[9]_i_1/O
                         net (fo=4, routed)           0.119     1.828    clk_counter[9]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  clk_counter_reg[7]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_R)        -0.018     1.442    clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk_153600_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_153600_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_153600_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_153600_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clk_counter_reg[3]/C



