
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sat Mar 18 21:08:17 2023
Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar 18 21:09:15 2023
viaInitial ends at Sat Mar 18 21:09:15 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=26.0M, fe_cpu=0.44min, fe_real=1.02min, fe_mem=740.4M) ***
#% Begin Load netlist data ... (date=03/18 21:09:18, mem=515.4M)
*** Begin netlist parsing (mem=740.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'
**WARN: (IMPVL-346):	Module 'sfp_row' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#1 (Current mem = 744.355M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=744.4M) ***
#% End Load netlist data ... (date=03/18 21:09:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=535.0M, current mem=535.0M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Cell 'sfp_row' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1659 modules.
** info: there are 14080 stdCell insts.

*** Memory Usage v#1 (Current mem = 814.781M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:27.8, real=0:01:02, peak res=760.8M, current mem=760.8M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 13).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=778.6M, current mem=778.6M)
Current (total cpu=0:00:27.9, real=0:01:02, peak res=778.6M, current mem=778.6M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1636 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [93] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1086.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Successfully spread [112] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1087.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Successfully spread [112] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1088.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -layer 3 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Updated attributes of 93 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1090.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Updated attributes of 112 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1092.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
Updated attributes of 112 pin(s) of partition fullchip
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1093.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1148.72 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1150.88)
Total number of fetched objects 15924
End delay calculation. (MEM=1293.79 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1266.71 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:53.3 mem=1266.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.006  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8625   |  5461   |  6193   |
+--------------------+---------+---------+---------+

Density: 49.975%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.5 sec
Total Real time: 5.0 sec
Total Memory Usage: 1209.1875 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
14080 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
14080 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
#% Begin addRing (date=03/18 21:11:05, mem=906.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/18 21:11:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=908.7M, current mem=908.7M)
<CMD> setAddStripeMode -break_At block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 32 -start_from left -start 20 -stop 660
#% Begin addStripe (date=03/18 21:11:05, mem=908.7M)

Initialize fgc environment(mem: 1209.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1209.2M)
Stripe generation is complete.
vias are now being generated.
addStripe created 37 wires.
ViaGen created 222 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       74       |        0       |
|  VIA2  |       74       |        0       |
|  VIA3  |       74       |        0       |
|   M4   |       37       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/18 21:11:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.6M, current mem=909.6M)
<CMD> sroute
#% Begin sroute (date=03/18 21:11:05, mem=909.6M)
*** Begin SPECIAL ROUTE on Sat Mar 18 21:11:05 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-14.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2252.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 89 used
Read in 89 components
  89 core components: 89 unplaced, 0 placed, 0 fixed
Read in 205 physical pins
  205 physical pins: 0 unplaced, 205 placed, 0 fixed
Read in 205 nets
Read in 2 special nets, 2 routed
Read in 383 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 422
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 211
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 2269.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 205 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 633 wires.
ViaGen created 12134 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       633      |       NA       |
|  VIA1  |      4326      |        0       |
|  VIA2  |      3904      |        0       |
|  VIA3  |      3904      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/18 21:11:06, total cpu=0:00:01.1, real=0:00:01.0, peak res=921.7M, current mem=921.7M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/18 21:11:19, mem=922.2M)
% Begin Save ccopt configuration ... (date=03/18 21:11:19, mem=925.2M)
% End Save ccopt configuration ... (date=03/18 21:11:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.1M, current mem=926.1M)
% Begin Save netlist data ... (date=03/18 21:11:19, mem=926.1M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 21:11:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.1M, current mem=925.1M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 21:11:20, mem=925.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 21:11:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.9M, current mem=925.9M)
% Begin Save clock tree data ... (date=03/18 21:11:20, mem=926.3M)
% End Save clock tree data ... (date=03/18 21:11:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.4M, current mem=926.4M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 21:11:20, mem=926.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 21:11:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.9M, current mem=926.9M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1227.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 21:11:20, mem=927.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 21:11:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=927.2M, current mem=927.2M)
% Begin Save routing data ... (date=03/18 21:11:20, mem=927.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1227.7M) ***
% End Save routing data ... (date=03/18 21:11:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=927.5M, current mem=927.5M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1230.7M) ***
% Begin Save power constraints data ... (date=03/18 21:11:21, mem=927.9M)
% End Save power constraints data ... (date=03/18 21:11:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.0M, current mem=928.0M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/18 21:11:23, total cpu=0:00:02.1, real=0:00:04.0, peak res=931.0M, current mem=931.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 59 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD2' removed
*       :      2 instances of type 'INVD1' removed
*       :      1 instance  of type 'INVD0' removed
*       :      1 instance  of type 'CKND4' removed
*       :      1 instance  of type 'CKBD4' removed
*       :     40 instances of type 'CKBD1' removed
*       :      1 instance  of type 'BUFFD4' removed
*       :      3 instances of type 'BUFFD3' removed
*       :      8 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.9) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(833.333MHz) 
Starting Levelizing
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT)
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 10%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 20%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 30%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 40%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 50%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 60%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 70%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 80%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 90%

Finished Levelizing
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT)

Starting Activity Propagation
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 10%
2023-Mar-18 21:11:26 (2023-Mar-19 04:11:26 GMT): 20%

Finished Activity Propagation
2023-Mar-18 21:11:27 (2023-Mar-19 04:11:27 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 12723 (80.8%) nets
3		: 904 (5.7%) nets
4     -	14	: 1979 (12.6%) nets
15    -	39	: 80 (0.5%) nets
40    -	79	: 40 (0.3%) nets
80    -	159	: 26 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=14022 (0 fixed + 14022 movable) #buf cell=0 #inv cell=1439 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=15754 #term=52340 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=196
stdCell: 14022 single + 0 double + 0 multi
Total standard cell length = 39.7428 (mm), area = 0.0715 (mm^2)
Average module density = 0.502.
Density for the design = 0.502.
       = stdcell_area 198714 sites (71537 um^2) / alloc_area 395712 sites (142456 um^2).
Pin Density = 0.1315.
            = total # of pins 52340 / total area 398160.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.181e+05 (5.90e+04 5.91e+04)
              Est.  stn bbox = 1.400e+05 (7.23e+04 6.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1325.0M
Iteration  2: Total net bbox = 1.181e+05 (5.90e+04 5.91e+04)
              Est.  stn bbox = 1.400e+05 (7.23e+04 6.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1325.0M
*** Finished SKP initialization (cpu=0:00:06.9, real=0:00:07.0)***
Iteration  3: Total net bbox = 9.829e+04 (4.77e+04 5.06e+04)
              Est.  stn bbox = 1.219e+05 (5.86e+04 6.32e+04)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 1471.3M
Iteration  4: Total net bbox = 1.458e+05 (6.83e+04 7.75e+04)
              Est.  stn bbox = 1.821e+05 (8.53e+04 9.68e+04)
              cpu = 0:00:04.2 real = 0:00:05.0 mem = 1505.9M
Iteration  5: Total net bbox = 1.458e+05 (6.83e+04 7.75e+04)
              Est.  stn bbox = 1.821e+05 (8.53e+04 9.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.9M
Iteration  6: Total net bbox = 1.456e+05 (6.68e+04 7.88e+04)
              Est.  stn bbox = 1.910e+05 (8.85e+04 1.03e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1471.9M
Iteration  7: Total net bbox = 1.589e+05 (7.88e+04 8.01e+04)
              Est.  stn bbox = 2.043e+05 (1.00e+05 1.04e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1464.9M
Iteration  8: Total net bbox = 1.589e+05 (7.88e+04 8.01e+04)
              Est.  stn bbox = 2.043e+05 (1.00e+05 1.04e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1464.9M
Iteration  9: Total net bbox = 1.755e+05 (8.49e+04 9.05e+04)
              Est.  stn bbox = 2.257e+05 (1.08e+05 1.17e+05)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 1457.1M
Iteration 10: Total net bbox = 1.755e+05 (8.49e+04 9.05e+04)
              Est.  stn bbox = 2.257e+05 (1.08e+05 1.17e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1457.1M
Iteration 11: Total net bbox = 1.822e+05 (8.63e+04 9.60e+04)
              Est.  stn bbox = 2.312e+05 (1.09e+05 1.22e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1463.1M
Iteration 12: Total net bbox = 1.916e+05 (9.51e+04 9.65e+04)
              Est.  stn bbox = 2.405e+05 (1.18e+05 1.22e+05)
              cpu = 0:00:19.1 real = 0:00:19.0 mem = 1463.1M
Iteration 13: Total net bbox = 1.916e+05 (9.51e+04 9.65e+04)
              Est.  stn bbox = 2.405e+05 (1.18e+05 1.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1463.1M
Iteration 14: Total net bbox = 1.916e+05 (9.51e+04 9.65e+04)
              Est.  stn bbox = 2.405e+05 (1.18e+05 1.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1463.1M
Finished Global Placement (cpu=0:00:44.4, real=0:00:46.0, mem=1463.1M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
net ignore based on current view = 0
*** Starting refinePlace (0:01:49 mem=1463.1M) ***
Total net bbox length = 1.916e+05 (9.508e+04 9.651e+04) (ext = 7.401e+03)
Move report: Detail placement moves 14022 insts, mean move: 1.22 um, max move: 19.42 um
	Max move on inst (U5224): (206.25, 25.92) --> (225.40, 26.20)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1463.1MB
Summary Report:
Instances move: 14022 (out of 14022 movable)
Instances flipped: 0
Mean displacement: 1.22 um
Max displacement: 19.42 um (Instance: U5224) (206.254, 25.9235) -> (225.4, 26.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.809e+05 (8.391e+04 9.702e+04) (ext = 7.355e+03)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1463.1MB
*** Finished refinePlace (0:01:51 mem=1463.1M) ***
*** Finished Initial Placement (cpu=0:00:47.5, real=0:00:49.0, mem=1461.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1461.49 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1461.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15754  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15754 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15754 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.344878e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        28( 0.06%)         6( 0.01%)   ( 0.07%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               30( 0.01%)         6( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.47 seconds, mem = 1461.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52144
[NR-eGR]     M2  (2V) length: 1.142396e+05um, number of vias: 80478
[NR-eGR]     M3  (3H) length: 1.097077e+05um, number of vias: 1898
[NR-eGR]     M4  (4V) length: 1.419472e+04um, number of vias: 373
[NR-eGR]     M5  (5H) length: 5.200885e+03um, number of vias: 138
[NR-eGR]     M6  (6V) length: 1.351200e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.446940e+05um, number of vias: 135031
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.563790e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.36 seconds, mem = 1399.5M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 0:52, real = 0: 0:54, mem = 1394.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1026.8M, totSessionCpu=0:01:52 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1120.7M, totSessionCpu=0:01:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1456.14 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1461.52 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1461.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15754  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15754 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15754 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.377512e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        29( 0.06%)         5( 0.01%)         1( 0.00%)   ( 0.07%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               31( 0.01%)         5( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52144
[NR-eGR]     M2  (2V) length: 1.156320e+05um, number of vias: 80668
[NR-eGR]     M3  (3H) length: 1.116210e+05um, number of vias: 1985
[NR-eGR]     M4  (4V) length: 1.415920e+04um, number of vias: 394
[NR-eGR]     M5  (5H) length: 5.203695e+03um, number of vias: 142
[NR-eGR]     M6  (6V) length: 1.479600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.480955e+05um, number of vias: 135333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.638010e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.84 sec, Curr Mem: 1467.13 MB )
Extraction called for design 'fullchip' of instances=14022 and nets=16029 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1460.133M)
** Profile ** Start :  cpu=0:00:00.0, mem=1460.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1461.8M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1476.99)
Total number of fetched objects 15866
End delay calculation. (MEM=1544.2 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1544.2 CPU=0:00:03.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:02:05 mem=1544.2M)
** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1544.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1544.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.205  |
|           TNS (ns):| -6146.8 |
|    Violating Paths:|  5672   |
|          All Paths:|  8625   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    224 (224)     |   -0.573   |    224 (224)     |
|   max_tran     |    713 (8580)    |   -7.782   |    713 (8597)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.908%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1544.2M
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1175.4M, totSessionCpu=0:02:05 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1503.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1503.2M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1181.18MB/2651.11MB/1181.18MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1181.19MB/2651.11MB/1181.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1181.20MB/2651.11MB/1181.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT)
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 10%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 20%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 30%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 40%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 50%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 60%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 70%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 80%
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT): 90%

Finished Levelizing
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT)

Starting Activity Propagation
2023-Mar-18 21:12:31 (2023-Mar-19 04:12:31 GMT)
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 10%
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 20%

Finished Activity Propagation
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1181.34MB/2651.11MB/1181.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT)
 ... Calculating switching power
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 10%
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 20%
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 30%
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 40%
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 21:12:32 (2023-Mar-19 04:12:32 GMT): 60%
2023-Mar-18 21:12:33 (2023-Mar-19 04:12:33 GMT): 70%
2023-Mar-18 21:12:33 (2023-Mar-19 04:12:33 GMT): 80%
2023-Mar-18 21:12:33 (2023-Mar-19 04:12:33 GMT): 90%

Finished Calculating power
2023-Mar-18 21:12:34 (2023-Mar-19 04:12:34 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1181.68MB/2651.11MB/1181.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1181.69MB/2651.11MB/1181.75MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1181.75MB/2651.11MB/1181.75MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1181.75MB/2651.11MB/1181.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 21:12:34 (2023-Mar-19 04:12:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.57430271 	   86.1129%
Total Switching Power:       5.39207755 	   12.6955%
Total Leakage Power:         0.50612420 	    1.1917%
Total Power:                42.47250449
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         31.35       1.006      0.2584       32.61       76.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06    3.43e-06
Combinational                      5.228       4.386      0.2477       9.862       23.22
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.57       5.392      0.5061       42.47         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      36.57       5.392      0.5061       42.47         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U3218 (INVD4):          0.06179
*              Highest Leakage Power: DP_OP_968J1_122_2271_U158 (CMPE42D1):        0.0002414
*                Total Cap:      7.1727e-11 F
*                Total instances in design: 14022
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1184.84MB/2654.86MB/1185.06MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...

 0 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          0          0

 0 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:05.0 real=0:00:05.0 mem=1508.9M) ***

The useful skew maximum allowed delay is: 0.24
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:10.9/0:04:15.6 (0.5), mem = 1508.9M
(I,S,L,T): WC_VIEW: 36.5173, 5.39208, 0.507892, 42.4173

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1650.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1650.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1650.1M)

Removed instances... 
    -Remove inst U12006 (CKAN2D0) 
    -Remove inst U12005 (CKXOR2D1) 
    -Remove inst U12004 (CKXOR2D0) 
    -Remove inst U12002 (CKAN2D0) 
    -Remove inst U12001 (CKXOR2D1) 
    -Remove inst U12000 (CKXOR2D0) 
    -Remove inst U11803 (CKAN2D0) 
    -Remove inst U11802 (XNR2D0) 
    -Remove inst U11801 (XNR2D0) 
    -Remove inst U11800 (CKAN2D0) 
    -Remove inst U11733 (CKAN2D0) 
    -Remove inst U9875 (XNR2D0) 
    -Remove inst U9874 (XNR2D0) 
    -Remove inst U9873 (CKAN2D0) 
    -Remove inst U9643 (CKAN2D0) 
    -Remove inst U9642 (CKAN2D0) 
    -Remove inst U9641 (CKAN2D0) 
    -Remove inst U9640 (FA1D0) 
    -Remove inst U9639 (CKAN2D0) 
    -Remove inst U9638 (CKAN2D0) 
    -Remove inst U9637 (CKAN2D0) 
    -Remove inst U9636 (CKAN2D0) 
    -Remove inst U9635 (FA1D0) 
    -Remove inst U9634 (CKAN2D0) 
    -Remove inst U9633 (CKAN2D0) 
    -Remove inst U9632 (CKAN2D0) 
    -Remove inst U9631 (FA1D0) 
    -Remove inst U9630 (CKAN2D0) 
    -Remove inst U9629 (FA1D0) 
    -Remove inst U9628 (CKAN2D0) 
    -Remove inst U9586 (CKAN2D0) 
    -Remove inst U9585 (CKAN2D0) 
    -Remove inst U9584 (CKAN2D0) 
    -Remove inst U9583 (CKAN2D0) 
    -Remove inst U9582 (CKAN2D0) 
    -Remove inst U9581 (CKAN2D0) 
    -Remove inst U9580 (CKAN2D0) 
    -Remove inst U9579 (CKAN2D0) 
    -Remove inst U9578 (CKAN2D0) 
    -Remove inst U9577 (CKAN2D0) 
    -Remove inst U9576 (CKAN2D0) 
    -Remove inst U9575 (CKAN2D0) 
    -Remove inst U9574 (CKAN2D0) 
    -Remove inst U9573 (CKAN2D0) 
    -Remove inst U9572 (CKAN2D0) 
    -Remove inst U9571 (CKAN2D0) 
    -Remove inst U9570 (CKAN2D0) 
    -Remove inst U9569 (CKAN2D0) 
    -Remove inst U9568 (CKAN2D0) 
    -Remove inst U9567 (CKAN2D0) 
    -Remove inst U9566 (FA1D0) 
    -Remove inst U9565 (CKAN2D0) 
    -Remove inst U9564 (CKAN2D0) 
    -Remove inst U9563 (FA1D0) 
    -Remove inst U9562 (CKAN2D0) 
    -Remove inst U9561 (FA1D0) 
    -Remove inst U9560 (CKAN2D0) 
    -Remove inst U9559 (CKAN2D0) 
    -Remove inst U9199 (CKAN2D0) 
    -Remove inst U9198 (CKAN2D0) 
    -Remove inst U9197 (CKAN2D0) 
    -Remove inst U9196 (CKAN2D0) 
    -Remove inst U9195 (FA1D0) 
    -Remove inst U9194 (CKAN2D0) 
    -Remove inst U9193 (FA1D0) 
    -Remove inst U9192 (CKAN2D0) 
    -Remove inst U9191 (CKAN2D0) 
    -Remove inst U5225 (NR2XD0) 
    -Remove inst U5224 (INVD0) 
    -Remove inst U5223 (CKXOR2D0) 
    -Remove inst U5222 (NR2XD0) 
    -Remove inst U5221 (XNR2D1) 
    -Remove inst U5220 (CKXOR2D0) 
    -Remove inst U5219 (AOI22D1) 
    -Remove inst U5216 (CKAN2D0) 
    -Remove inst U5215 (CKAN2D0) 
    -Remove inst U5214 (CKAN2D0) 
    -Remove inst U5213 (CKAN2D0) 
    -Remove inst U4674 (OR2D0) 
    -Remove inst U4673 (AO22D0) 
    -Remove inst U4672 (OR2D0) 
    -Remove inst U4651 (IOA21D2) 
    -Remove inst U4646 (CKAN2D0) 
    -Remove inst U4645 (CKAN2D0) 
    -Remove inst U4644 (CKAN2D0) 
    -Remove inst U3937 (CKND2D0) 
    -Remove inst U3936 (HA1D0) 
    -Remove inst U3935 (HA1D0) 
    -Remove inst U3288 (INVD2) 
    -Remove inst U3264 (FA1D1) 
    -Remove inst U3259 (FA1D1) 
    -Remove inst U3258 (FA1D1) 
    -Remove inst U3257 (FA1D1) 
    -Remove inst U3256 (FA1D1) 
    -Remove inst U3254 (FA1D1) 
    -Remove inst U3253 (FA1D1) 
    -Remove inst U3252 (FA1D1) 
    -Remove inst U3251 (FA1D1) 
    -Remove inst U3249 (FA1D1) 
    -Remove inst U3247 (FA1D1) 
    -Remove inst U3245 (FA1D1) 
    -Remove inst U3244 (FA1D1) 
    -Remove inst U3243 (FA1D1) 
    -Remove inst U3242 (FA1D1) 
    -Remove inst U3241 (FA1D1) 
    -Remove inst U3240 (FA1D1) 
    -Remove inst U3239 (FA1D1) 
    -Remove inst U3238 (FA1D1) 
    -Remove inst U3237 (FA1D1) 
    -Remove inst U3236 (FA1D1) 
    -Remove inst U3235 (FA1D1) 
    -Remove inst U3234 (FA1D1) 
    -Remove inst U3233 (FA1D1) 
    -Remove inst U3230 (AN2D0) 
    -Remove inst U3229 (FA1D1) 
    -Remove inst U3227 (FA1D1) 
    -Remove inst U3221 (AN2D0) 
    -Remove inst U3220 (XNR2D0) 
    -Remove inst U3219 (AN2D0) 
    -Remove inst U3212 (NR2D1) 
    -Remove inst U3199 (FA1D0) 
    -Remove inst U3192 (CKAN2D0) 
    -Remove inst U3190 (CKAN2D0) 
    -Remove inst U3153 (INVD0) 
    -Remove inst U3084 (HA1D0) 
    -Remove inst U3083 (HA1D0) 
    -Remove inst U3082 (FA1D1) 
    -Remove inst U3081 (FA1D1) 
    -Remove inst core_instance_pmem_combined_reg_reg_63_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_62_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_61_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_60_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_59_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_58_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_57_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_56_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_55_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_54_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_53_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_52_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_51_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_50_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_49_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_48_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_47_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_46_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_45_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_44_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_43_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_42_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_41_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_40_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_39_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_38_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_37_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_36_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_35_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_34_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_33_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_32_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_31_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_30_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_29_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_28_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_27_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_26_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_25_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_24_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_23_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_22_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_21_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_20_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_19_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_18_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_17_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_16_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_15_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_14_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_13_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_12_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_11_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_10_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_9_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_8_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_7_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_6_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_5_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_4_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_3_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_2_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_1_ (EDFQD1) 
    -Remove inst core_instance_pmem_combined_reg_reg_0_ (EDFQD1) 
    -Remove inst core_instance_col_c_reg_reg (EDFQD1) 
    -Remove inst U3068 (AO22D0) 
    -Remove inst U3067 (AO22D0) 
    -Remove inst U3066 (AO22D0) 
    -Remove inst U3065 (AO22D0) 
    -Remove inst U3064 (AO22D0) 
    -Remove inst U3063 (AO22D0) 
    -Remove inst U3062 (AO22D0) 
    -Remove inst U3061 (AO22D0) 
    -Remove inst U3060 (AO22D0) 
    -Remove inst U3059 (AO22D0) 
    -Remove inst U3058 (AO22D0) 
    -Remove inst U4675 (CKND2D0) 
    -Remove inst U3057 (IOA21D0) 
    -Remove inst U3056 (IOA21D0) 
    -Remove inst U3055 (IOA21D0) 
    -Remove inst U3054 (IOA21D0) 
    -Remove inst U3053 (IOA21D0) 
    -Remove inst U3052 (AO22D0) 
    -Remove inst U3051 (AO22D0) 
    -Remove inst U3050 (AO22D0) 
    -Remove inst U3049 (AO22D0) 
    -Remove inst U3048 (AO22D0) 
    -Remove inst U3047 (AO22D0) 
    -Remove inst U3046 (AO22D0) 
    -Remove inst U3045 (AO22D0) 
    -Remove inst U3044 (AO22D0) 
    -Remove inst U3043 (AO22D0) 
    -Remove inst U3042 (AO22D0) 
    -Remove inst U9158 (CKND2D0) 
    -Remove inst U3041 (IOA21D0) 
    -Remove inst U3040 (IOA21D0) 
    -Remove inst U3039 (IOA21D0) 
    -Remove inst U3038 (IOA21D0) 
    -Remove inst U3037 (IOA21D0) 
    -Remove inst U3036 (AO22D0) 
    -Remove inst U3035 (AO22D0) 
    -Remove inst U3034 (AO22D0) 
    -Remove inst U3033 (AO22D0) 
    -Remove inst U3032 (AO22D0) 
    -Remove inst U3031 (AO22D0) 
    -Remove inst U3030 (AO22D0) 
    -Remove inst U3029 (AO22D0) 
    -Remove inst U3028 (AO22D0) 
    -Remove inst U3027 (AO22D0) 
    -Remove inst U3026 (AO22D0) 
    -Remove inst U4676 (CKND2D0) 
    -Remove inst U3025 (IOA21D0) 
    -Remove inst U3024 (IOA21D0) 
    -Remove inst U3023 (IOA21D0) 
    -Remove inst U3022 (IOA21D0) 
    -Remove inst U3021 (IOA21D0) 
    -Remove inst U3020 (AO22D0) 
    -Remove inst U3019 (AO22D0) 
    -Remove inst U3018 (AO22D0) 
    -Remove inst U3017 (AO22D0) 
    -Remove inst U3016 (AO22D0) 
    -Remove inst U3015 (AO22D0) 
    -Remove inst U3014 (AO22D0) 
    -Remove inst U3013 (AO22D0) 
    -Remove inst U3012 (AO22D0) 
    -Remove inst U3011 (AO22D0) 
    -Remove inst U3010 (AO22D0) 
    -Remove inst U9159 (CKND2D0) 
    -Remove inst U3009 (IOA21D0) 
    -Remove inst U3008 (IOA21D0) 
    -Remove inst U3007 (IOA21D0) 
    -Remove inst U3006 (IOA21D0) 
    -Remove inst U3005 (IOA21D0) 
    -Remove inst U5217 (TIEH) 
    -Remove inst U3004 (IOA21D0) 
    -Remove inst U3003 (IOA21D0) 
    -Remove inst U3002 (IOA21D0) 
    -Remove inst U3001 (IOA21D0) 
    -Remove inst U3000 (IOA21D0) 
    -Remove inst U2999 (IOA21D0) 
    -Remove inst U2998 (IOA21D0) 
    -Remove inst U2997 (IOA21D0) 
    -Remove inst U2996 (IOA21D0) 
    -Remove inst U2995 (IOA21D0) 
    -Remove inst U2994 (IOA21D0) 
    -Remove inst U2993 (IOA21D0) 
    -Remove inst U2992 (IOA21D0) 
    -Remove inst U2991 (IOA21D0) 
    -Remove inst U2990 (IOA21D0) 
    -Remove inst U2989 (IOA21D0) 
    -Remove inst U2988 (IOA21D0) 
    -Remove inst U2987 (IOA21D0) 
    -Remove inst U2986 (IOA21D0) 
    -Remove inst U2985 (IOA21D0) 
    -Remove inst U2984 (IOA21D0) 
    -Remove inst U2983 (IOA21D0) 
    -Remove inst U2982 (IOA21D0) 
    -Remove inst U2981 (IOA21D0) 
    -Remove inst U2980 (IOA21D0) 
    -Remove inst U2979 (IOA21D0) 
    -Remove inst U2978 (IOA21D0) 
    -Remove inst U2977 (IOA21D0) 
    -Remove inst U2976 (IOA21D0) 
    -Remove inst U2975 (IOA21D0) 
    -Remove inst U2974 (IOA21D0) 
    -Remove inst U2973 (IOA21D0) 
    -Remove inst U2972 (IOA21D0) 
    -Remove inst U2971 (IOA21D0) 
    -Remove inst U2970 (IOA21D0) 
    -Remove inst U2969 (IOA21D0) 
    -Remove inst U2968 (IOA21D0) 
    -Remove inst U2967 (IOA21D0) 
    -Remove inst U2966 (IOA21D0) 
    -Remove inst U2965 (IOA21D0) 
    -Remove inst U2964 (IOA21D0) 
    -Remove inst U2963 (IOA21D0) 
    -Remove inst U2962 (IOA21D0) 
    -Remove inst U2961 (IOA21D0) 
    -Remove inst U2960 (IOA21D0) 
    -Remove inst U2959 (IOA21D0) 
    -Remove inst U2958 (IOA21D0) 
    -Remove inst U2957 (IOA21D0) 

Replaced instances... 

Removed 310 instances
	CPU for removing db instances : 0:00:00.1 (mem :1650.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1650.1M)
CPU of: netlist preparation :0:00:00.1 (mem :1650.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1650.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 35.883, 5.3013, 0.496169, 41.6805
*** AreaOpt [finish] : cpu/real = 0:00:03.7/0:00:04.0 (0.9), totSession cpu/real = 0:02:14.7/0:04:19.6 (0.5), mem = 1631.0M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:15.2/0:04:20.1 (0.5), mem = 1569.0M
(I,S,L,T): WC_VIEW: 35.883, 5.3013, 0.496169, 41.6805
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    48.86%|        -|  -5.205|-5810.372|   0:00:00.0| 1588.1M|
|    48.88%|       13|  -5.205|-5001.834|   0:00:00.0| 1632.2M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1632.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 35.8336, 5.3097, 0.49675, 41.64
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.7 (1.0), totSession cpu/real = 0:02:19.7/0:04:24.8 (0.5), mem = 1613.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:19.8/0:04:24.9 (0.5), mem = 1613.2M
(I,S,L,T): WC_VIEW: 35.8336, 5.3097, 0.49675, 41.64
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   782|  8407|    -7.92|   271|   271|    -0.30|     0|     0|     0|     0|    -5.20| -5001.83|       0|       0|       0|  48.88|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.96|  -637.44|     104|       0|     226|  49.08| 0:00:02.0|  1659.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.96|  -637.44|       0|       0|       0|  49.08| 0:00:01.0|  1659.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:04.0 mem=1659.3M) ***

(I,S,L,T): WC_VIEW: 35.6182, 5.33355, 0.50076, 41.4525
*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:02:26.0/0:04:31.1 (0.5), mem = 1640.2M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1261.7M, totSessionCpu=0:02:26 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:26.3/0:04:31.4 (0.5), mem = 1589.2M
(I,S,L,T): WC_VIEW: 35.6182, 5.33355, 0.50076, 41.4525
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.965  TNS Slack -637.444 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.965|-637.444|    49.08%|   0:00:00.0| 1627.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory0_reg_92_/E  |
|  -0.496|-184.994|    49.46%|   0:00:10.0| 1706.0M|   WC_VIEW|  default| core_instance_sum_out_reg_7_/D                     |
|  -0.496|-160.168|    49.48%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_7_/D                     |
|  -0.496|-160.168|    49.48%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_7_/D                     |
|  -0.257| -54.745|    49.58%|   0:00:03.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.257| -50.608|    49.62%|   0:00:02.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.257| -49.617|    49.62%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.257| -49.617|    49.62%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.211| -25.035|    49.79%|   0:00:02.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.211| -24.405|    49.80%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.211| -24.405|    49.80%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.211| -24.405|    49.80%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.189| -18.093|    49.86%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.189| -18.093|    49.86%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.189| -18.093|    49.86%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.189| -18.093|    49.86%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.187| -17.282|    49.88%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.187| -17.176|    49.88%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.187| -17.176|    49.88%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.187| -17.176|    49.88%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.184| -17.132|    49.90%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.184| -17.132|    49.90%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.184| -17.132|    49.90%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.184| -17.132|    49.90%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.180| -17.057|    49.92%|   0:00:01.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
|  -0.180| -17.057|    49.92%|   0:00:00.0| 1725.1M|   WC_VIEW|  default| core_instance_sum_out_reg_12_/D                    |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:26.8 real=0:00:27.0 mem=1725.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:26.8 real=0:00:27.0 mem=1725.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.180  TNS Slack -17.057 
(I,S,L,T): WC_VIEW: 36.18, 5.52645, 0.533133, 42.2396
*** SetupOpt [finish] : cpu/real = 0:00:36.1/0:00:36.4 (1.0), totSession cpu/real = 0:03:02.4/0:05:07.8 (0.6), mem = 1690.0M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.180
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1630.35 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.35 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15841  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15841 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15841 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.311326e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        31( 0.07%)         6( 0.01%)   ( 0.08%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               31( 0.01%)         6( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.48 seconds, mem = 1635.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.0, real=0:00:02.0)***
Iteration  7: Total net bbox = 1.521e+05 (7.09e+04 8.12e+04)
              Est.  stn bbox = 1.964e+05 (9.07e+04 1.06e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1719.8M
Iteration  8: Total net bbox = 1.695e+05 (7.92e+04 9.03e+04)
              Est.  stn bbox = 2.163e+05 (9.97e+04 1.17e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 1705.8M
Iteration  9: Total net bbox = 1.742e+05 (8.22e+04 9.20e+04)
              Est.  stn bbox = 2.206e+05 (1.03e+05 1.18e+05)
              cpu = 0:00:10.1 real = 0:00:10.0 mem = 1707.0M
Iteration 10: Total net bbox = 1.858e+05 (8.77e+04 9.81e+04)
              Est.  stn bbox = 2.323e+05 (1.08e+05 1.24e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1709.2M
Iteration 11: Total net bbox = 1.855e+05 (8.69e+04 9.86e+04)
              Est.  stn bbox = 2.317e+05 (1.07e+05 1.25e+05)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 1711.2M
Move report: Timing Driven Placement moves 14040 insts, mean move: 11.21 um, max move: 112.76 um
	Max move on inst (FE_OFC121_reset): (132.00, 105.40) --> (94.15, 180.31)

Finished Incremental Placement (cpu=0:00:31.0, real=0:00:31.0, mem=1709.5M)
*** Starting refinePlace (0:03:35 mem=1711.2M) ***
Total net bbox length = 1.918e+05 (9.281e+04 9.899e+04) (ext = 7.960e+03)
Move report: Detail placement moves 14040 insts, mean move: 0.96 um, max move: 16.38 um
	Max move on inst (U5212): (310.82, 10.00) --> (327.20, 10.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1711.2MB
Summary Report:
Instances move: 14040 (out of 14040 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 16.38 um (Instance: U5212) (310.817, 10) -> (327.2, 10)
	Length: 6 sites, height: 1 rows, site name: core, cell type: AN2XD1
Total net bbox length = 1.820e+05 (8.229e+04 9.975e+04) (ext = 7.807e+03)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1711.2MB
*** Finished refinePlace (0:03:37 mem=1711.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1711.15 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1711.15 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15841  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15841 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15841 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.279340e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        39( 0.08%)         4( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]      M3  (3)         3( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               44( 0.01%)         5( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1711.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51681
[NR-eGR]     M2  (2V) length: 1.104637e+05um, number of vias: 79011
[NR-eGR]     M3  (3H) length: 1.040920e+05um, number of vias: 2002
[NR-eGR]     M4  (4V) length: 1.580500e+04um, number of vias: 324
[NR-eGR]     M5  (5H) length: 5.676325e+03um, number of vias: 140
[NR-eGR]     M6  (6V) length: 1.228800e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 4.374000e+02um, number of vias: 2
[NR-eGR]     M8  (8V) length: 1.600000e+00um, number of vias: 0
[NR-eGR] Total length: 2.377048e+05um, number of vias: 133168
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.533490e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.38 seconds, mem = 1687.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:34.7, real=0:00:35.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1685.5M)
Extraction called for design 'fullchip' of instances=14040 and nets=16357 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1685.512M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:47, real = 0:01:48, mem = 1228.1M, totSessionCpu=0:03:39 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1632.69)
Total number of fetched objects 15841
End delay calculation. (MEM=1691.9 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1691.9 CPU=0:00:03.3 REAL=0:00:03.0)
*** Timing NOT met, worst failing slack is -0.227
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:45.3/0:05:51.3 (0.6), mem = 1691.9M
(I,S,L,T): WC_VIEW: 36.18, 5.44887, 0.533133, 42.162
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -25.199 Density 49.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.013| -0.015|
|reg2reg   |-0.227|-25.184|
|HEPG      |-0.227|-25.184|
|All Paths |-0.227|-25.199|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.227|   -0.227| -25.184|  -25.199|    49.92%|   0:00:00.0| 1728.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.150|   -0.150| -24.812|  -24.827|    49.92%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.127|   -0.127| -24.719|  -24.734|    49.92%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.123|   -0.123| -23.388|  -23.403|    49.92%|   0:00:02.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.119|   -0.119| -23.342|  -23.357|    49.92%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.118|   -0.118| -22.873|  -22.888|    49.93%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.118|   -0.118| -22.864|  -22.879|    49.93%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.112|   -0.112| -22.822|  -22.837|    49.93%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.112|   -0.112| -21.672|  -21.687|    49.93%|   0:00:03.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.103|   -0.103| -21.617|  -21.632|    49.93%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.102|   -0.102| -21.221|  -21.236|    49.93%|   0:00:02.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.097|   -0.097| -21.211|  -21.226|    49.98%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.097|   -0.097| -21.054|  -21.069|    49.98%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.097|   -0.097| -20.916|  -20.931|    49.99%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.097|   -0.097| -17.176|  -17.191|    50.00%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.097|   -0.097| -15.367|  -15.382|    50.00%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.097|   -0.097| -14.787|  -14.802|    50.01%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.097|   -0.097| -13.798|  -13.813|    50.01%|   0:00:04.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.097|   -0.097| -13.578|  -13.593|    50.01%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.097|   -0.097| -12.573|  -12.588|    50.09%|   0:00:02.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.097|   -0.097| -12.367|  -12.382|    50.09%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.097|   -0.097| -12.310|  -12.325|    50.10%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.097|   -0.097| -12.259|  -12.274|    50.10%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.097|   -0.097| -12.217|  -12.232|    50.10%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.097|   -0.097| -11.951|  -11.966|    50.10%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
|  -0.097|   -0.097| -10.684|  -10.699|    50.11%|   0:00:03.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.097|   -0.097| -10.651|  -10.665|    50.11%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.097|   -0.097| -10.617|  -10.632|    50.11%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.097|   -0.097| -10.259|  -10.274|    50.20%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.097|   -0.097| -10.148|  -10.163|    50.21%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.097|   -0.097|  -8.992|   -9.007|    50.22%|   0:00:03.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.097|   -0.097|  -8.784|   -8.799|    50.22%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.093|   -0.093|  -8.674|   -8.689|    50.26%|   0:00:02.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_9_/D                     |
|  -0.093|   -0.093|  -8.666|   -8.681|    50.29%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.093|   -0.093|  -8.626|   -8.641|    50.29%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.093|   -0.093|  -8.622|   -8.637|    50.29%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.093|   -0.093|  -7.862|   -7.877|    50.30%|   0:00:04.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.093|   -0.093|  -7.743|   -7.758|    50.30%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.091|   -0.091|  -7.720|   -7.735|    50.35%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.091|   -0.091|  -7.701|   -7.716|    50.39%|   0:00:01.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.091|   -0.091|  -7.650|   -7.665|    50.42%|   0:00:02.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.091|   -0.091|  -7.650|   -7.665|    50.42%|   0:00:00.0| 1736.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.1 real=0:00:37.0 mem=1736.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.1 real=0:00:37.0 mem=1736.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.013|-0.015|
|reg2reg   |-0.091|-7.650|
|HEPG      |-0.091|-7.650|
|All Paths |-0.091|-7.665|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -7.665 Density 50.42
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:31.1/0:06:38.6 (0.7), mem = 1736.6M
(I,S,L,T): WC_VIEW: 36.3216, 5.61896, 0.540173, 42.4808
Reclaim Optimization WNS Slack -0.091  TNS Slack -7.665 Density 50.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.42%|        -|  -0.091|  -7.665|   0:00:00.0| 1736.6M|
|    50.41%|        6|  -0.091|  -7.665|   0:00:01.0| 1736.6M|
|    50.28%|      172|  -0.091|  -7.786|   0:00:02.0| 1736.6M|
|    50.27%|       21|  -0.091|  -7.786|   0:00:00.0| 1736.6M|
|    50.27%|        0|  -0.091|  -7.786|   0:00:00.0| 1736.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.091  TNS Slack -7.786 Density 50.27
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 36.2716, 5.5927, 0.536568, 42.4009
*** AreaOpt [finish] : cpu/real = 0:00:03.8/0:00:03.9 (1.0), totSession cpu/real = 0:04:34.9/0:06:42.5 (0.7), mem = 1736.6M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1729.62M, totSessionCpu=0:04:35).
** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -7.786 Density 50.27
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.013|-0.015|
|reg2reg   |-0.091|-7.771|
|HEPG      |-0.091|-7.771|
|All Paths |-0.091|-7.786|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:40.3 real=0:00:42.0 mem=1729.6M) ***

(I,S,L,T): WC_VIEW: 36.2716, 5.5927, 0.536568, 42.4009
*** SetupOpt [finish] : cpu/real = 0:00:50.0/0:00:51.6 (1.0), totSession cpu/real = 0:04:35.2/0:06:42.8 (0.7), mem = 1694.5M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1658.67 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1658.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=16150  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16149 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16149 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.13% V. EstWL: 2.295360e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer             (1-22)           (23-44)           (45-66)           (67-89)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        51( 0.11%)         2( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)        13( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               74( 0.02%)         2( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.02% V
[NR-eGR] Overflow after earlyGlobalRoute 0.03% H + 0.14% V
Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1662.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 10.67, normalized total congestion hotspot area = 12.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
Iteration  7: Total net bbox = 1.539e+05 (7.26e+04 8.13e+04)
              Est.  stn bbox = 1.988e+05 (9.29e+04 1.06e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1739.0M
Iteration  8: Total net bbox = 1.709e+05 (8.06e+04 9.03e+04)
              Est.  stn bbox = 2.184e+05 (1.02e+05 1.16e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1728.0M
Iteration  9: Total net bbox = 1.755e+05 (8.34e+04 9.21e+04)
              Est.  stn bbox = 2.226e+05 (1.05e+05 1.18e+05)
              cpu = 0:00:09.7 real = 0:00:10.0 mem = 1728.0M
Iteration 10: Total net bbox = 1.867e+05 (8.88e+04 9.79e+04)
              Est.  stn bbox = 2.337e+05 (1.10e+05 1.24e+05)
              cpu = 0:00:03.7 real = 0:00:03.0 mem = 1723.0M
Iteration 11: Total net bbox = 1.866e+05 (8.80e+04 9.86e+04)
              Est.  stn bbox = 2.333e+05 (1.09e+05 1.24e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 1723.0M
Move report: Timing Driven Placement moves 14367 insts, mean move: 5.96 um, max move: 131.02 um
	Max move on inst (FE_RC_36_0): (96.00, 15.40) --> (216.06, 26.36)

Finished Incremental Placement (cpu=0:00:32.6, real=0:00:33.0, mem=1721.4M)
*** Starting refinePlace (0:05:09 mem=1723.0M) ***
Total net bbox length = 1.931e+05 (9.409e+04 9.901e+04) (ext = 7.916e+03)
Move report: Detail placement moves 14367 insts, mean move: 0.97 um, max move: 33.50 um
	Max move on inst (FE_OFC3_n11595): (203.19, 190.49) --> (236.20, 190.00)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1723.0MB
Summary Report:
Instances move: 14367 (out of 14367 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 33.50 um (Instance: FE_OFC3_n11595) (203.192, 190.493) -> (236.2, 190)
	Length: 7 sites, height: 1 rows, site name: core, cell type: INVD4
Total net bbox length = 1.834e+05 (8.358e+04 9.984e+04) (ext = 7.825e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1723.0MB
*** Finished refinePlace (0:05:11 mem=1723.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1723.00 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=16150  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16150 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16150 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.282382e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        27( 0.06%)         5( 0.01%)   ( 0.07%) 
[NR-eGR]      M3  (3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               30( 0.01%)         5( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1723.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52568
[NR-eGR]     M2  (2V) length: 1.107164e+05um, number of vias: 80070
[NR-eGR]     M3  (3H) length: 1.039332e+05um, number of vias: 1926
[NR-eGR]     M4  (4V) length: 1.569367e+04um, number of vias: 377
[NR-eGR]     M5  (5H) length: 6.477435e+03um, number of vias: 142
[NR-eGR]     M6  (6V) length: 1.176000e+03um, number of vias: 5
[NR-eGR]     M7  (7H) length: 2.064000e+02um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.382031e+05um, number of vias: 135088
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.523930e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.38 seconds, mem = 1707.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:36.3, real=0:00:37.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1705.4M)
Extraction called for design 'fullchip' of instances=14367 and nets=16666 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1705.355M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:21, real = 0:03:25, mem = 1258.1M, totSessionCpu=0:05:13 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1671.58)
Total number of fetched objects 16150
End delay calculation. (MEM=1730.79 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1730.79 CPU=0:00:03.2 REAL=0:00:03.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.115
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 756
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 756
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:18.3/0:07:26.3 (0.7), mem = 1730.8M
(I,S,L,T): WC_VIEW: 36.2713, 5.58992, 0.536568, 42.3978
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.115 TNS Slack -14.950 Density 50.27
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.006| -0.031|
|reg2reg   |-0.115|-14.918|
|HEPG      |-0.115|-14.918|
|All Paths |-0.115|-14.950|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.115|   -0.115| -14.918|  -14.950|    50.27%|   0:00:00.0| 1767.5M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.055|   -0.055| -13.426|  -13.458|    50.29%|   0:00:11.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_9_/D                     |
|  -0.053|   -0.053| -11.078|  -11.109|    50.29%|   0:00:03.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.049|   -0.049| -10.116|  -10.148|    50.29%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.044|   -0.044|  -8.961|   -8.992|    50.29%|   0:00:02.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.044|   -0.044|  -8.364|   -8.395|    50.29%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.040|   -0.040|  -8.360|   -8.391|    50.29%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.040|   -0.040|  -7.450|   -7.481|    50.30%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.040|   -0.040|  -7.265|   -7.296|    50.30%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.033|   -0.033|  -7.123|   -7.154|    50.30%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.030|   -0.030|  -6.193|   -6.225|    50.30%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.028|   -0.028|  -4.854|   -4.886|    50.31%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.028|   -0.028|  -4.522|   -4.553|    50.31%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.028|   -0.028|  -4.240|   -4.271|    50.31%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.025|   -0.025|  -4.107|   -4.138|    50.32%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.025|   -0.025|  -3.645|   -3.676|    50.32%|   0:00:02.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.018|   -0.018|  -3.408|   -3.440|    50.33%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory5_reg_36_/D  |
|  -0.018|   -0.018|  -2.704|   -2.736|    50.33%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.018|   -0.018|  -2.551|   -2.582|    50.33%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.018|   -0.018|  -2.324|   -2.355|    50.33%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_11_/D                    |
|  -0.016|   -0.016|  -1.750|   -1.781|    50.35%|   0:00:02.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.017|   -0.017|  -1.714|   -1.745|    50.35%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.013|   -0.013|  -1.635|   -1.667|    50.36%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.013|   -0.013|  -1.208|   -1.239|    50.36%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.013|   -0.013|  -1.119|   -1.150|    50.37%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.018|   -0.018|  -1.053|   -1.084|    50.37%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.017|   -0.017|  -1.045|   -1.076|    50.37%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.012|   -0.012|  -0.995|   -1.026|    50.38%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
|  -0.011|   -0.011|  -0.748|   -0.780|    50.38%|   0:00:03.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.007|   -0.007|  -0.312|   -0.344|    50.38%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
|  -0.007|   -0.007|  -0.238|   -0.269|    50.38%|   0:00:02.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|  -0.005|   -0.006|  -0.122|   -0.153|    50.38%|   0:00:05.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.001|   -0.006|  -0.026|   -0.057|    50.38%|   0:00:03.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.000|   -0.006|  -0.003|   -0.034|    50.38%|   0:00:09.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.001|   -0.006|   0.000|   -0.031|    50.38%|   0:00:03.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|   0.004|   -0.006|   0.000|   -0.031|    50.38%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
|   0.005|   -0.006|   0.000|   -0.031|    50.37%|   0:00:12.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.006|   -0.006|   0.000|   -0.031|    50.38%|   0:00:06.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.009|   -0.006|   0.000|   -0.031|    50.39%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.009|   -0.006|   0.000|   -0.031|    50.40%|   0:00:13.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|   0.010|   -0.006|   0.000|   -0.031|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.012|   -0.006|   0.000|   -0.031|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|   0.013|   -0.006|   0.000|   -0.031|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|   0.014|   -0.006|   0.000|   -0.031|    50.41%|   0:00:06.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
|   0.015|   -0.006|   0.000|   -0.031|    50.41%|   0:00:08.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
|   0.015|   -0.006|   0.000|   -0.031|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:42 real=0:01:44 mem=1785.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.006|   -0.006|  -0.031|   -0.031|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_63_/D            |
|   0.004|    0.004|   0.000|    0.000|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_63_/D            |
|   0.013|    0.013|   0.000|    0.000|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_87_/D        |
|   0.022|    0.015|   0.000|    0.000|    50.41%|   0:00:00.0| 1785.6M|        NA|       NA| NA                                                 |
|   0.022|    0.015|   0.000|    0.000|    50.41%|   0:00:00.0| 1785.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1785.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:43 real=0:01:45 mem=1785.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.023|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.41
*** Starting refinePlace (0:07:11 mem=1785.6M) ***
Total net bbox length = 1.857e+05 (8.435e+04 1.013e+05) (ext = 8.445e+03)
Move report: Timing Driven Placement moves 504 insts, mean move: 2.81 um, max move: 14.00 um
	Max move on inst (core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_): (240.20, 195.40) --> (245.20, 186.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1785.6MB
Move report: Detail placement moves 1355 insts, mean move: 1.59 um, max move: 9.00 um
	Max move on inst (FE_RC_0_0): (268.20, 15.40) --> (261.00, 13.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1785.6MB
Summary Report:
Instances move: 1626 (out of 14383 movable)
Instances flipped: 189
Mean displacement: 2.05 um
Max displacement: 14.00 um (Instance: core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_) (240.2, 195.4) -> (245.2, 186.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 1.855e+05 (8.402e+04 1.014e+05) (ext = 8.429e+03)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1785.6MB
*** Finished refinePlace (0:07:14 mem=1785.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1785.6M)


Density : 0.5041
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:04.0 mem=1785.6M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.41
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.023|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 28 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:47 real=0:01:50 mem=1785.6M) ***

(I,S,L,T): WC_VIEW: 36.3581, 5.63999, 0.540656, 42.5387
*** SetupOpt [finish] : cpu/real = 0:01:56.8/0:01:59.0 (1.0), totSession cpu/real = 0:07:15.1/0:09:25.4 (0.8), mem = 1750.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:15.5/0:09:25.8 (0.8), mem = 1714.6M
(I,S,L,T): WC_VIEW: 36.3581, 5.63999, 0.540656, 42.5387
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    50.41%|        -|   0.000|   0.000|   0:00:00.0| 1714.6M|
|    50.41%|       21|   0.000|   0.000|   0:00:00.0| 1752.7M|
|    50.36%|       47|   0.000|   0.000|   0:00:01.0| 1752.7M|
|    49.96%|      522|   0.000|   0.000|   0:00:04.0| 1752.7M|
|    49.92%|       99|   0.000|   0.000|   0:00:01.0| 1752.7M|
|    49.92%|        1|   0.000|   0.000|   0:00:00.0| 1752.7M|
|    49.92%|        0|   0.000|   0.000|   0:00:01.0| 1752.7M|
|    49.92%|        0|   0.000|   0.000|   0:00:00.0| 1752.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:08.3) (real = 0:00:09.0) **
*** Starting refinePlace (0:07:24 mem=1768.8M) ***
Total net bbox length = 1.856e+05 (8.420e+04 1.014e+05) (ext = 8.424e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1768.8MB
Summary Report:
Instances move: 0 (out of 14323 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.856e+05 (8.420e+04 1.014e+05) (ext = 8.424e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1768.8MB
*** Finished refinePlace (0:07:24 mem=1768.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1768.8M)


Density : 0.4992
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1768.8M) ***
(I,S,L,T): WC_VIEW: 36.0806, 5.59128, 0.526067, 42.198
*** AreaOpt [finish] : cpu/real = 0:00:09.3/0:00:09.4 (1.0), totSession cpu/real = 0:07:24.9/0:09:35.2 (0.8), mem = 1768.8M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=1695.67M, totSessionCpu=0:07:25).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:25.3/0:09:35.7 (0.8), mem = 1695.7M
(I,S,L,T): WC_VIEW: 36.0806, 5.59128, 0.526067, 42.198
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    26|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.14|       0|       0|       0|  49.92|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.14|       0|       0|       2|  49.93| 0:00:00.0|  1752.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.02|    -0.14|       0|       0|       0|  49.93| 0:00:00.0|  1752.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1752.9M) ***

*** Starting refinePlace (0:07:29 mem=1768.9M) ***
Total net bbox length = 1.856e+05 (8.420e+04 1.014e+05) (ext = 8.424e+03)
Move report: Detail placement moves 3 insts, mean move: 1.67 um, max move: 1.80 um
	Max move on inst (U3339): (234.80, 96.40) --> (234.80, 94.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1772.0MB
Summary Report:
Instances move: 3 (out of 14323 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 1.80 um (Instance: U3339) (234.8, 96.4) -> (234.8, 94.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.856e+05 (8.420e+04 1.014e+05) (ext = 8.424e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1772.0MB
*** Finished refinePlace (0:07:29 mem=1772.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1772.0M)


Density : 0.4993
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1772.0M) ***
(I,S,L,T): WC_VIEW: 36.0805, 5.59181, 0.526099, 42.1984
*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:07:29.8/0:09:40.2 (0.8), mem = 1736.9M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.017 -> -0.017 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.137 -> -0.137
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:30.2/0:09:40.6 (0.8), mem = 1736.9M
(I,S,L,T): WC_VIEW: 36.0805, 5.59181, 0.526099, 42.1984
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 506 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.137 Density 49.93
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.013| 0.000|
|reg2reg   |-0.017|-0.137|
|HEPG      |-0.017|-0.137|
|All Paths |-0.017|-0.137|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.137|   -0.137|    49.93%|   0:00:00.0| 1772.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
|   0.000|    0.000|   0.000|    0.000|    49.93%|   0:00:00.0| 1772.0M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1772.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:01.0 mem=1772.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.013|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 49.93
*** Starting refinePlace (0:07:39 mem=1772.0M) ***
Total net bbox length = 1.856e+05 (8.420e+04 1.014e+05) (ext = 8.424e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1772.0MB
Summary Report:
Instances move: 0 (out of 14323 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.856e+05 (8.420e+04 1.014e+05) (ext = 8.424e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1772.0MB
*** Finished refinePlace (0:07:39 mem=1772.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1772.0M)


Density : 0.4993
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1772.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 49.93
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.013|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1772.0M) ***

(I,S,L,T): WC_VIEW: 36.0825, 5.59206, 0.526131, 42.2007
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.8 (1.0), totSession cpu/real = 0:07:39.6/0:09:50.4 (0.8), mem = 1736.9M
End: GigaOpt TNS non-legal recovery
**optDesign ... cpu = 0:05:48, real = 0:05:55, mem = 1322.3M, totSessionCpu=0:07:40 **
**optDesign ... cpu = 0:05:48, real = 0:05:55, mem = 1320.3M, totSessionCpu=0:07:40 **
** Profile ** Start :  cpu=0:00:00.0, mem=1695.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1695.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1705.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1705.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.013  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.928%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1705.9M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1320.57MB/2853.20MB/1384.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1320.57MB/2853.20MB/1384.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1320.57MB/2853.20MB/1384.66MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT)
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 10%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 20%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 30%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 40%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 50%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 60%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 70%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 80%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 90%

Finished Levelizing
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT)

Starting Activity Propagation
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT)
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 10%
2023-Mar-18 21:18:13 (2023-Mar-19 04:18:13 GMT): 20%

Finished Activity Propagation
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1320.70MB/2853.20MB/1384.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT)
 ... Calculating switching power
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 10%
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 20%
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 30%
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 40%
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 60%
2023-Mar-18 21:18:14 (2023-Mar-19 04:18:14 GMT): 70%
2023-Mar-18 21:18:15 (2023-Mar-19 04:18:15 GMT): 80%
2023-Mar-18 21:18:15 (2023-Mar-19 04:18:15 GMT): 90%

Finished Calculating power
2023-Mar-18 21:18:15 (2023-Mar-19 04:18:15 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1320.71MB/2853.20MB/1384.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1320.71MB/2853.20MB/1384.66MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1320.71MB/2853.20MB/1384.66MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1320.71MB/2853.20MB/1384.66MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 21:18:15 (2023-Mar-19 04:18:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.06456048 	   85.3581%
Total Switching Power:       5.65903726 	   13.3939%
Total Leakage Power:         0.52732040 	    1.2481%
Total Power:                42.25091820
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          30.6       0.884      0.2592       31.75       75.14
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.799e-06
Combinational                       5.46       4.775      0.2681        10.5       24.86
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.06       5.659      0.5273       42.25         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      36.06       5.659      0.5273       42.25         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4370 (CKXOR2D4):          0.02076
*              Highest Leakage Power: DP_OP_968J1_122_2271_U150 (CMPE42D2):        0.0002607
*                Total Cap:      7.24455e-11 F
*                Total instances in design: 14323
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1324.05MB/2853.20MB/1384.66MB)


Phase 1 finished in (cpu = 0:00:05.1) (real = 0:00:05.0) **
Finished Timing Update in (cpu = 0:00:06.9) (real = 0:00:07.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (0:08:19 mem=1794.4M) ***
Total net bbox length = 1.857e+05 (8.425e+04 1.014e+05) (ext = 8.425e+03)
Move report: Detail placement moves 20 insts, mean move: 1.24 um, max move: 3.60 um
	Max move on inst (core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_6_): (316.00, 159.40) --> (316.00, 155.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1794.4MB
Summary Report:
Instances move: 20 (out of 14323 movable)
Instances flipped: 0
Mean displacement: 1.24 um
Max displacement: 3.60 um (Instance: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_6_) (316, 159.4) -> (316, 155.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 1.857e+05 (8.426e+04 1.014e+05) (ext = 8.425e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1794.4MB
*** Finished refinePlace (0:08:19 mem=1794.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1794.4M)


Density : 0.4990
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:20.0/0:10:30.8 (0.8), mem = 1794.4M
(I,S,L,T): WC_VIEW: 36.1743, 5.61836, 0.526324, 42.319
Reclaim Optimization WNS Slack -0.006  TNS Slack -0.087 Density 49.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.90%|        -|  -0.006|  -0.087|   0:00:00.0| 1794.4M|
|    49.90%|        0|  -0.006|  -0.087|   0:00:00.0| 1794.4M|
|    49.90%|      254|  -0.006|  -0.087|   0:00:08.0| 1832.5M|
|    49.88%|       32|  -0.006|  -0.087|   0:00:04.0| 1832.5M|
|    49.88%|        2|  -0.006|  -0.087|   0:00:00.0| 1832.5M|
|    49.88%|       56|  -0.006|  -0.085|   0:00:04.0| 1832.5M|
|    49.88%|       40|  -0.005|  -0.090|   0:00:04.0| 1851.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.005  TNS Slack -0.093 Density 49.88
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:21.8) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 36.1631, 5.5911, 0.525638, 42.2799
*** PowerOpt [finish] : cpu/real = 0:00:21.8/0:00:22.0 (1.0), totSession cpu/real = 0:08:41.8/0:10:52.8 (0.8), mem = 1851.6M
*** Starting refinePlace (0:08:42 mem=1851.6M) ***
Total net bbox length = 1.859e+05 (8.448e+04 1.015e+05) (ext = 8.485e+03)
Move report: Detail placement moves 4 insts, mean move: 0.30 um, max move: 0.40 um
	Max move on inst (FE_RC_476_0): (245.20, 175.60) --> (244.80, 175.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1851.6MB
Summary Report:
Instances move: 4 (out of 14287 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 0.40 um (Instance: FE_RC_476_0) (245.2, 175.6) -> (244.8, 175.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 1.859e+05 (8.448e+04 1.015e+05) (ext = 8.485e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1851.6MB
*** Finished refinePlace (0:08:42 mem=1851.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1851.6M)


Density : 0.4988
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1851.6M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:43.4/0:10:54.4 (0.8), mem = 1851.6M
(I,S,L,T): WC_VIEW: 36.1631, 5.5911, 0.525638, 42.2799
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.005|  -0.093|   -0.093|    49.88%|   0:00:00.0| 1861.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1861.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1861.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 36.1631, 5.5911, 0.525638, 42.2799
*** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.7 (1.0), totSession cpu/real = 0:08:51.8/0:11:03.2 (0.8), mem = 1851.6M
Executing incremental physical updates
*** Starting refinePlace (0:08:52 mem=1851.6M) ***
Total net bbox length = 1.859e+05 (8.448e+04 1.015e+05) (ext = 8.485e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1851.6MB
Summary Report:
Instances move: 0 (out of 14287 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.859e+05 (8.448e+04 1.015e+05) (ext = 8.485e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1851.6MB
*** Finished refinePlace (0:08:52 mem=1851.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1851.6M)


Density : 0.4988
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1851.6M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1353.97MB/2999.08MB/1384.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1353.97MB/2999.08MB/1384.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1353.97MB/2999.08MB/1384.66MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT)
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 10%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 20%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 30%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 40%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 50%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 60%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 70%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 80%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 90%

Finished Levelizing
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT)

Starting Activity Propagation
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT)
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 10%
2023-Mar-18 21:19:25 (2023-Mar-19 04:19:25 GMT): 20%

Finished Activity Propagation
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1354.16MB/2999.08MB/1384.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT)
 ... Calculating switching power
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 10%
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 20%
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 30%
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 40%
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 60%
2023-Mar-18 21:19:26 (2023-Mar-19 04:19:26 GMT): 70%
2023-Mar-18 21:19:27 (2023-Mar-19 04:19:27 GMT): 80%
2023-Mar-18 21:19:27 (2023-Mar-19 04:19:27 GMT): 90%

Finished Calculating power
2023-Mar-18 21:19:27 (2023-Mar-19 04:19:27 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1354.16MB/2999.08MB/1384.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1354.16MB/2999.08MB/1384.66MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1354.16MB/2999.08MB/1384.66MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1354.16MB/2999.08MB/1384.66MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 21:19:27 (2023-Mar-19 04:19:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.02421676 	   85.4922%
Total Switching Power:       5.58656113 	   13.2580%
Total Leakage Power:         0.52665776 	    1.2499%
Total Power:                42.13743573
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.64      0.8877      0.2606       31.79       75.44
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.804e-06
Combinational                      5.383       4.699      0.2661       10.35       24.56
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.02       5.587      0.5267       42.14         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      36.02       5.587      0.5267       42.14         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4370 (CKXOR2D4):          0.02076
*              Highest Leakage Power:                    U12275 (CMPE42D2):        0.0002611
*                Total Cap:      7.19935e-11 F
*                Total instances in design: 14287
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1355.44MB/2999.08MB/1384.66MB)

** Power Reclaim End WNS Slack -0.005  TNS Slack -0.093 
End: Power Optimization (cpu=0:01:11, real=0:01:12, mem=1695.28M, totSessionCpu=0:08:56).
**optDesign ... cpu = 0:07:04, real = 0:07:11, mem = 1323.7M, totSessionCpu=0:08:56 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=14287 and nets=16586 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1678.762M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1688.91 MB )
[NR-eGR] Read 20361 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1688.91 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 20361
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=16070  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16070 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.248000e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 16063 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.307114e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        33( 0.07%)         7( 0.01%)   ( 0.08%) 
[NR-eGR]      M3  (3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               39( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.54 sec, Curr Mem: 1692.47 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1682.47)
Total number of fetched objects 16070
End delay calculation. (MEM=1741.68 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1741.68 CPU=0:00:03.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:09:02 mem=1741.7M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1345.39MB/2889.14MB/1384.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1345.39MB/2889.14MB/1384.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1345.39MB/2889.14MB/1384.66MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT)
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 10%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 20%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 30%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 40%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 50%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 60%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 70%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 80%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 90%

Finished Levelizing
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT)

Starting Activity Propagation
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT)
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 10%
2023-Mar-18 21:19:34 (2023-Mar-19 04:19:34 GMT): 20%

Finished Activity Propagation
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1345.60MB/2889.14MB/1384.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT)
 ... Calculating switching power
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 10%
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 20%
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 30%
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 40%
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 60%
2023-Mar-18 21:19:35 (2023-Mar-19 04:19:35 GMT): 70%
2023-Mar-18 21:19:36 (2023-Mar-19 04:19:36 GMT): 80%
2023-Mar-18 21:19:36 (2023-Mar-19 04:19:36 GMT): 90%

Finished Calculating power
2023-Mar-18 21:19:37 (2023-Mar-19 04:19:37 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1345.60MB/2889.14MB/1384.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1345.60MB/2889.14MB/1384.66MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1345.60MB/2889.14MB/1384.66MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1345.60MB/2889.14MB/1384.66MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-18 21:19:37 (2023-Mar-19 04:19:37 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.02421913 	   85.4922%
Total Switching Power:       5.58656113 	   13.2580%
Total Leakage Power:         0.52665776 	    1.2499%
Total Power:                42.13743810
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.64      0.8877      0.2606       31.79       75.44
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   1.804e-06
Combinational                      5.383       4.699      0.2661       10.35       24.56
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.02       5.587      0.5267       42.14         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      36.02       5.587      0.5267       42.14         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1348.70MB/2889.14MB/1384.66MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 0:07:13, real = 0:07:20, mem = 1319.5M, totSessionCpu=0:09:05 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:13, real = 0:07:20, mem = 1312.6M, totSessionCpu=0:09:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1687.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1687.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1697.7M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1689.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1687.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.006  |  0.014  |
|           TNS (ns):| -0.101  | -0.101  |  0.000  |
|    Violating Paths:|   24    |   24    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.876%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1687.7M
**optDesign ... cpu = 0:07:14, real = 0:07:23, mem = 1307.2M, totSessionCpu=0:09:06 **
*** Finished optDesign ***
cleaningup cpe interface
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 0:08:07, real = 0:08:17, mem = 1625.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/18 21:19:40, mem=1233.7M)
% Begin Save ccopt configuration ... (date=03/18 21:19:40, mem=1233.7M)
% End Save ccopt configuration ... (date=03/18 21:19:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1233.9M, current mem=1233.9M)
% Begin Save netlist data ... (date=03/18 21:19:40, mem=1233.9M)
Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/18 21:19:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1233.9M, current mem=1233.9M)
Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/18 21:19:41, mem=1234.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/18 21:19:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.3M, current mem=1234.3M)
% Begin Save clock tree data ... (date=03/18 21:19:41, mem=1234.7M)
% End Save clock tree data ... (date=03/18 21:19:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.7M, current mem=1234.7M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/18 21:19:41, mem=1234.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/18 21:19:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1625.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/18 21:19:41, mem=1235.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/18 21:19:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.0M, current mem=1235.0M)
% Begin Save routing data ... (date=03/18 21:19:41, mem=1235.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1625.1M) ***
% End Save routing data ... (date=03/18 21:19:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1235.3M, current mem=1235.3M)
Saving property file placement.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1628.1M) ***
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/18 21:19:42, mem=1235.3M)
% End Save power constraints data ... (date=03/18 21:19:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.3M, current mem=1235.3M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/18 21:19:44, total cpu=0:00:02.3, real=0:00:04.0, peak res=1236.7M, current mem=1236.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> selectWire 292.1600 6.0000 294.1600 392.0000 4 VSS
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 351.0500 101.1500 351.1500 151.8500 2 {core_instance_array_out[86]}
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 10.0000 117.8350 389.2000 118.1650 1 VDD
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 327.8500 119.3500 327.9500 120.6500 2 FE_OFN98_n11580
<CMD> deselectAll
<CMD> selectInst core_instance_psum_mem_instance_memory6_reg_71_
<CMD> deselectAll
<CMD> selectWire 353.1200 6.0000 355.1200 392.0000 4 VSS
<CMD> deselectAll
<CMD> selectInst core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_14_
<CMD> deselectAll
<CMD> selectInst core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_
<CMD> deselectAll
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> zoomOut
<CMD> zoomBox -510.37100 -457.70050 909.57100 855.70000
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr/netlist/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/step4_3_16/pnr/netlist/constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/18 21:19:55, mem=1214.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 4472 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 4472 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1643.8M, init mem=1645.4M)
*info: Placed = 14287         
*info: Unplaced = 0           
Placement Density:49.88%(71492/143338)
Placement Density (including fixed std cells):49.88%(71492/143338)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1643.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 1 module(s) without definitions in the netlist.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Found 1 module instances of undefined cell sfp_row
CTS will not run on this clock tree.
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 143337.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       4472
  Delay constrained sinks:     4472
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 4472 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------------------------
Clock tree    Problem
------------------------------------------------------------------------
clk           Contains instances which have no definition in the netlist
------------------------------------------------------------------------


Check Prerequisites done. (took cpu=0:00:01.4 real=0:00:01.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.4 real=0:00:01.5)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
*** Message Summary: 3 warning(s), 2 error(s)

#% End ccopt_design (date=03/18 21:19:58, total cpu=0:00:02.8, real=0:00:03.0, peak res=1217.6M, current mem=1217.6M)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/netlist/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/netlist/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 1634.180M, initial mem = 283.785M) ***
*** Message Summary: 1653 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:09:32, real=0:13:10, mem=1634.2M) ---
