<html><body><samp><pre>
<!@TC:1574662097>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport4></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1574662097> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport5></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1574662097> | Running in 64-bit mode 
@N: : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\Delta_Sigma_Design\Delta_Sigma_Design.vhd:17:7:17:25:@N::@XP_MSG">Delta_Sigma_Design.vhd(17)</a><!@TM:1574662097> | Top entity is set to Delta_Sigma_Design.
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\iram512x9_rtl.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\misc.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x16_rtl.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x8_rtl.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\timer.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\acmtable.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructnvm_bb.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\textio.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\Delta_Sigma_Design\Delta_Sigma_Design.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1574662097> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\Delta_Sigma_Design\Delta_Sigma_Design.vhd:17:7:17:25:@N:CD630:@XP_MSG">Delta_Sigma_Design.vhd(17)</a><!@TM:1574662097> | Synthesizing work.delta_sigma_design.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:492:10:492:20:@N:CD630:@XP_MSG">smartfusion2.vhd(492)</a><!@TM:1574662097> | Synthesizing smartfusion2.inbuf_diff.syn_black_box.
Post processing for smartfusion2.inbuf_diff.syn_black_box
Running optimization stage 1 on INBUF_DIFF .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:790:10:790:18:@N:CD630:@XP_MSG">smartfusion2.vhd(790)</a><!@TM:1574662097> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0.vhd:17:7:17:13:@N:CD630:@XP_MSG">OSC_C0.vhd(17)</a><!@TM:1574662097> | Synthesizing work.osc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(8)</a><!@TM:1574662097> | Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1574662097> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(16)</a><!@TM:1574662097> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(15)</a><!@TM:1574662097> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(14)</a><!@TM:1574662097> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(13)</a><!@TM:1574662097> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:12:10:12:28:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(12)</a><!@TM:1574662097> | Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.</font>
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:24:7:24:23:@N:CD630:@XP_MSG">Nokia5110_Driver.vhd(24)</a><!@TM:1574662097> | Synthesizing work.nokia5110_driver.architecture_nokia5110_driver.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:93:27:93:29:@N:CD233:@XP_MSG">Nokia5110_Driver.vhd(93)</a><!@TM:1574662097> | Using sequential encoding for type lcd_state_machine.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:161:11:161:27:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(161)</a><!@TM:1574662097> | Signal mem_addr_updated is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:177:11:177:28:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(177)</a><!@TM:1574662097> | Signal usram2_a_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:180:11:180:28:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(180)</a><!@TM:1574662097> | Signal usram2_b_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:183:11:183:27:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(183)</a><!@TM:1574662097> | Signal usram2_c_blk_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:184:11:184:28:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(184)</a><!@TM:1574662097> | Signal usram2_c_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:185:11:185:27:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(185)</a><!@TM:1574662097> | Signal usram2_c_din_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\timer.vhd:6:7:6:12:@N:CD630:@XP_MSG">timer.vhd(6)</a><!@TM:1574662097> | Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\timer.vhd:26:8:26:10:@A:CL282:@XP_MSG">timer.vhd(26)</a><!@TM:1574662097> | Feedback mux created for signal timer_clock_out_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\timer.vhd:6:7:6:12:@N:CD630:@XP_MSG">timer.vhd(6)</a><!@TM:1574662097> | Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\timer.vhd:26:8:26:10:@A:CL282:@XP_MSG">timer.vhd(26)</a><!@TM:1574662097> | Feedback mux created for signal timer_clock_out_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.nokia5110_driver.architecture_nokia5110_driver
Running optimization stage 1 on Nokia5110_Driver .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:156:11:156:15:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(156)</a><!@TM:1574662097> | Found RAM mem2, depth=504, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:156:11:156:15:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(156)</a><!@TM:1574662097> | Found RAM mem2, depth=504, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:155:11:155:14:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(155)</a><!@TM:1574662097> | Found RAM mem, depth=504, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:155:11:155:14:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(155)</a><!@TM:1574662097> | Found RAM mem, depth=504, width=8
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:410:8:410:10:@A:CL282:@XP_MSG">Nokia5110_Driver.vhd(410)</a><!@TM:1574662097> | Feedback mux created for signal LCD_reg_mem_data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:166:78:166:79:@W:CL177:@XP_MSG">Nokia5110_Driver.vhd(166)</a><!@TM:1574662097> | Sharing sequential element uSRAM_C_ADDR_sig. Add a syn_preserve attribute to the element to prevent sharing.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:500:8:500:10:@A:CL282:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1574662097> | Feedback mux created for signal SPICLK_last_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:136:42:136:45:@A:CL282:@XP_MSG">Nokia5110_Driver.vhd(136)</a><!@TM:1574662097> | Feedback mux created for signal timer_indicator_last_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:430:8:430:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(430)</a><!@TM:1574662097> | Optimizing register bit LCD_reg_mem_X(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1574662097> | Optimizing register bit LCD_reg_mem_Y(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1574662097> | Optimizing register bit LCD_reg_mem_Y(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1574662097> | Optimizing register bit LCD_reg_mem_Y(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1574662097> | Optimizing register bit LCD_reg_mem_Y(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1574662097> | Optimizing register bit LCD_reg_mem_Y(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:430:8:430:10:@W:CL260:@XP_MSG">Nokia5110_Driver.vhd(430)</a><!@TM:1574662097> | Pruning register bit 7 of LCD_reg_mem_X(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL279:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1574662097> | Pruning register bits 7 to 3 of LCD_reg_mem_Y(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\FCCC_C0\FCCC_C0.vhd:17:7:17:14:@N:CD630:@XP_MSG">FCCC_C0.vhd(17)</a><!@TM:1574662097> | Synthesizing work.fccc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd:8:7:8:29:@N:CD630:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.vhd(8)</a><!@TM:1574662097> | Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1574662097> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1574662097> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1574662097> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1574662097> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd:24:7:24:28:@N:CD630:@XP_MSG">Delta_Sigma_Converter.vhd(24)</a><!@TM:1574662097> | Synthesizing work.delta_sigma_converter.architecture_delta_sigma_converter.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd:65:11:65:24:@W:CD638:@XP_MSG">Delta_Sigma_Converter.vhd(65)</a><!@TM:1574662097> | Signal internal_data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd:66:11:66:22:@W:CD638:@XP_MSG">Delta_Sigma_Converter.vhd(66)</a><!@TM:1574662097> | Signal avg_out_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd:67:11:67:23:@W:CD638:@XP_MSG">Delta_Sigma_Converter.vhd(67)</a><!@TM:1574662097> | Signal data_out_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.delta_sigma_converter.architecture_delta_sigma_converter
Running optimization stage 1 on Delta_Sigma_Converter .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd:158:8:158:10:@W:CL169:@XP_MSG">Delta_Sigma_Converter.vhd(158)</a><!@TM:1574662097> | Pruning unused register CLK_OSample_last_2. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Delta_Sigma_Converter.vhd:228:2:228:4:@A:CL282:@XP_MSG">Delta_Sigma_Converter.vhd(228)</a><!@TM:1574662097> | Feedback mux created for signal pixels_ready. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd:20:7:20:18:@N:CD630:@XP_MSG">CoreAPB3_C0.vhd(20)</a><!@TM:1574662097> | Synthesizing work.coreapb3_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1574662097> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1574662097> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1438:29:1438:39:@W:CD434:@XP_MSG">coreapb3.vhd(1438)</a><!@TM:1574662097> | Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1574662097> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1574662097> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Running optimization stage 1 on CoreAPB3 .......
Post processing for work.coreapb3_c0.rtl
Running optimization stage 1 on CoreAPB3_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0.vhd:20:7:20:17:@N:CD630:@XP_MSG">COREABC_C0.vhd(20)</a><!@TM:1574662097> | Synthesizing work.coreabc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:58:7:58:38:@N:CD630:@XP_MSG">coreabc.vhd(58)</a><!@TM:1574662097> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:223:13:223:15:@N:CD233:@XP_MSG">coreabc.vhd(223)</a><!@TM:1574662097> | Using sequential encoding for type ticycle.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:613:8:613:19:@W:CD434:@XP_MSG">coreabc.vhd(613)</a><!@TM:1574662097> | Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:613:20:613:28:@W:CD434:@XP_MSG">coreabc.vhd(613)</a><!@TM:1574662097> | Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:665:4:665:19:@N:CD604:@XP_MSG">coreabc.vhd(665)</a><!@TM:1574662097> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:631:66:631:73:@W:CD434:@XP_MSG">coreabc.vhd(631)</a><!@TM:1574662097> | Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:776:8:776:15:@W:CD434:@XP_MSG">coreabc.vhd(776)</a><!@TM:1574662097> | Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:776:28:776:35:@W:CD434:@XP_MSG">coreabc.vhd(776)</a><!@TM:1574662097> | Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:795:8:795:12:@W:CD434:@XP_MSG">coreabc.vhd(795)</a><!@TM:1574662097> | Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:795:18:795:29:@W:CD434:@XP_MSG">coreabc.vhd(795)</a><!@TM:1574662097> | Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:795:30:795:40:@W:CD434:@XP_MSG">coreabc.vhd(795)</a><!@TM:1574662097> | Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:822:8:822:20:@W:CD434:@XP_MSG">coreabc.vhd(822)</a><!@TM:1574662097> | Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:1001:27:1001:41:@N:CD604:@XP_MSG">coreabc.vhd(1001)</a><!@TM:1574662097> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:1073:19:1073:29:@W:CD434:@XP_MSG">coreabc.vhd(1073)</a><!@TM:1574662097> | Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:1073:30:1073:39:@W:CD434:@XP_MSG">coreabc.vhd(1073)</a><!@TM:1574662097> | Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:173:7:173:22:@W:CD638:@XP_MSG">coreabc.vhd(173)</a><!@TM:1574662097> | Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:215:7:215:13:@W:CD638:@XP_MSG">coreabc.vhd(215)</a><!@TM:1574662097> | Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:216:7:216:13:@W:CD638:@XP_MSG">coreabc.vhd(216)</a><!@TM:1574662097> | Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:217:7:217:22:@W:CD638:@XP_MSG">coreabc.vhd(217)</a><!@TM:1574662097> | Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd:31:7:31:43:@N:CD630:@XP_MSG">instructions.vhd(31)</a><!@TM:1574662097> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_INSTRUCTIONS .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:33:7:33:40:@N:CD630:@XP_MSG">ramblocks.vhd(33)</a><!@TM:1574662097> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:52:7:52:10:@W:CD638:@XP_MSG">ramblocks.vhd(52)</a><!@TM:1574662097> | Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:53:7:53:10:@W:CD638:@XP_MSG">ramblocks.vhd(53)</a><!@TM:1574662097> | Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:54:7:54:10:@W:CD638:@XP_MSG">ramblocks.vhd(54)</a><!@TM:1574662097> | Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:55:7:55:10:@W:CD638:@XP_MSG">ramblocks.vhd(55)</a><!@TM:1574662097> | Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:63:7:63:15:@W:CD638:@XP_MSG">ramblocks.vhd(63)</a><!@TM:1574662097> | Signal wen_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:64:7:64:15:@W:CD638:@XP_MSG">ramblocks.vhd(64)</a><!@TM:1574662097> | Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:65:7:65:15:@W:CD638:@XP_MSG">ramblocks.vhd(65)</a><!@TM:1574662097> | Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:67:7:67:15:@W:CD638:@XP_MSG">ramblocks.vhd(67)</a><!@TM:1574662097> | Signal wen_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:68:7:68:15:@W:CD638:@XP_MSG">ramblocks.vhd(68)</a><!@TM:1574662097> | Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:69:7:69:15:@W:CD638:@XP_MSG">ramblocks.vhd(69)</a><!@TM:1574662097> | Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:72:7:72:14:@W:CD638:@XP_MSG">ramblocks.vhd(72)</a><!@TM:1574662097> | Signal rd_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:73:7:73:14:@W:CD638:@XP_MSG">ramblocks.vhd(73)</a><!@TM:1574662097> | Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:74:7:74:14:@W:CD638:@XP_MSG">ramblocks.vhd(74)</a><!@TM:1574662097> | Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:76:7:76:14:@W:CD638:@XP_MSG">ramblocks.vhd(76)</a><!@TM:1574662097> | Signal rd_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:77:7:77:14:@W:CD638:@XP_MSG">ramblocks.vhd(77)</a><!@TM:1574662097> | Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:78:7:78:14:@W:CD638:@XP_MSG">ramblocks.vhd(78)</a><!@TM:1574662097> | Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd:23:7:23:39:@N:CD630:@XP_MSG">ram128x8_smartfusion2.vhd(23)</a><!@TM:1574662097> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:629:10:629:18:@N:CD630:@XP_MSG">smartfusion2.vhd(629)</a><!@TM:1574662097> | Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
Running optimization stage 1 on RAM64x18 .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_RAM128X8 .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_RAMBLOCKS .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_COREABC .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1574662097> | Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL169:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL169:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:430:2:430:4:@W:CL260:@XP_MSG">coreabc.vhd(430)</a><!@TM:1574662097> | Pruning register bit 1 of INSTR_SLOT(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.coreabc_c0.rtl
Running optimization stage 1 on COREABC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:191:10:191:14:@N:CD630:@XP_MSG">smartfusion2.vhd(191)</a><!@TM:1574662097> | Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Running optimization stage 1 on AND2 .......
Post processing for work.delta_sigma_design.rtl
Running optimization stage 1 on Delta_Sigma_Design .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on RAM64x18 .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_RAM128X8 .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_RAMBLOCKS .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_INSTRUCTIONS .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_COREABC .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@N:CL201:@XP_MSG">coreabc.vhd(869)</a><!@TM:1574662097> | Trying to extract state machine for register ICYCLE.
Extracted state machine for register ICYCLE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:109:9:109:18:@N:CL159:@XP_MSG">coreabc.vhd(109)</a><!@TM:1574662097> | Input PSLVERR_M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:120:9:120:19:@N:CL159:@XP_MSG">coreabc.vhd(120)</a><!@TM:1574662097> | Input INITDATVAL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:121:9:121:17:@N:CL159:@XP_MSG">coreabc.vhd(121)</a><!@TM:1574662097> | Input INITDONE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:122:9:122:17:@N:CL159:@XP_MSG">coreabc.vhd(122)</a><!@TM:1574662097> | Input INITADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:123:9:123:17:@N:CL159:@XP_MSG">coreabc.vhd(123)</a><!@TM:1574662097> | Input INITDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:126:9:126:15:@N:CL159:@XP_MSG">coreabc.vhd(126)</a><!@TM:1574662097> | Input PSEL_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:127:9:127:18:@N:CL159:@XP_MSG">coreabc.vhd(127)</a><!@TM:1574662097> | Input PENABLE_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:128:9:128:17:@N:CL159:@XP_MSG">coreabc.vhd(128)</a><!@TM:1574662097> | Input PWRITE_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:129:9:129:16:@N:CL159:@XP_MSG">coreabc.vhd(129)</a><!@TM:1574662097> | Input PADDR_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:130:9:130:17:@N:CL159:@XP_MSG">coreabc.vhd(130)</a><!@TM:1574662097> | Input PWDATA_S is unused.
Running optimization stage 2 on COREABC_C0 .......
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on CoreAPB3 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:78:0:78:5:@W:CL246:@XP_MSG">coreapb3.vhd(78)</a><!@TM:1574662097> | Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1574662097> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1574662097> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1574662097> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:109:0:109:8:@N:CL159:@XP_MSG">coreapb3.vhd(109)</a><!@TM:1574662097> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@N:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1574662097> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@N:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1574662097> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@N:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1574662097> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@N:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1574662097> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1574662097> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1574662097> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1574662097> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1574662097> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1574662097> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1574662097> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1574662097> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1574662097> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1574662097> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:126:0:126:8:@N:CL159:@XP_MSG">coreapb3.vhd(126)</a><!@TM:1574662097> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@N:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1574662097> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@N:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1574662097> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@N:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1574662097> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@N:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1574662097> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1574662097> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1574662097> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1574662097> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1574662097> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1574662097> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1574662097> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1574662097> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1574662097> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1574662097> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:143:0:143:9:@N:CL159:@XP_MSG">coreapb3.vhd(143)</a><!@TM:1574662097> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@N:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1574662097> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@N:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1574662097> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@N:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1574662097> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@N:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1574662097> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1574662097> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1574662097> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1574662097> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1574662097> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1574662097> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1574662097> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1574662097> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1574662097> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1574662097> | Input PSLVERRS15 is unused.
Running optimization stage 2 on CoreAPB3_C0 .......
Running optimization stage 2 on Delta_Sigma_Converter .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on timerZ1 .......
Running optimization stage 2 on timerZ0 .......
Running optimization stage 2 on Nokia5110_Driver .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:500:8:500:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1574662097> | Optimizing register bit init_step(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:500:8:500:10:@W:CL260:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1574662097> | Pruning register bit 3 of init_step(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\hdl\Nokia5110_Driver.vhd:500:8:500:10:@N:CL201:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1574662097> | Trying to extract state machine for register LCD_State.
Extracted state machine for register LCD_State
State machine has 2 reachable states with original encodings of:
   00
   10
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(10)</a><!@TM:1574662097> | Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on INBUF_DIFF .......
Running optimization stage 2 on Delta_Sigma_Design .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 25 01:08:17 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport6></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1574662097> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 25 01:08:17 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 25 01:08:17 2019

###########################################################]

</pre></samp></body></html>
