{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/ADDA/rtl/uart.v " "Source file: E:/FPGAProgramm/ADDA/rtl/uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580890421862 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/ADDA/rtl/ip.v " "Source file: E:/FPGAProgramm/ADDA/rtl/ip.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580890421862 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580890421862 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/ADDA/rtl/uart.v " "Source file: E:/FPGAProgramm/ADDA/rtl/uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580890421879 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/ADDA/rtl/ip.v " "Source file: E:/FPGAProgramm/ADDA/rtl/ip.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580890421879 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580890421879 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/ADDA/rtl/uart.v " "Source file: E:/FPGAProgramm/ADDA/rtl/uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580890421893 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/ADDA/rtl/ip.v " "Source file: E:/FPGAProgramm/ADDA/rtl/ip.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580890421893 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580890421893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580890423734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580890423734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 16:13:43 2020 " "Processing started: Wed Feb 05 16:13:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580890423734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580890423734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580890423735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580890425053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/uart.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/uart.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890425120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890425120 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ADDA.v(37) " "Verilog HDL Expression warning at ADDA.v(37): truncated literal to match 4 bits" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1580890425123 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(49) " "Verilog HDL Attribute warning at ADDA.v(49): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 49 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580890425123 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(50) " "Verilog HDL Attribute warning at ADDA.v(50): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580890425123 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(51) " "Verilog HDL Attribute warning at ADDA.v(51): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 51 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580890425123 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(52) " "Verilog HDL Attribute warning at ADDA.v(52): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 52 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580890425123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(68) " "Verilog HDL warning at ADDA.v(68): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580890425123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(70) " "Verilog HDL warning at ADDA.v(70): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580890425124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(265) " "Verilog HDL warning at ADDA.v(265): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580890425124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(275) " "Verilog HDL warning at ADDA.v(275): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580890425124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(285) " "Verilog HDL warning at ADDA.v(285): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 285 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580890425124 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(296) " "Verilog HDL warning at ADDA.v(296): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580890425124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/adda.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/adda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890425124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890425124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890425128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890425128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890425131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890425131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADDA " "Elaborating entity \"ADDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580890425455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drdy_cnt ADDA.v(53) " "Verilog HDL or VHDL warning at ADDA.v(53): object \"drdy_cnt\" assigned a value but never read" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580890425469 "|ADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contro_set_flg ADDA.v(55) " "Verilog HDL or VHDL warning at ADDA.v(55): object \"contro_set_flg\" assigned a value but never read" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580890425469 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_sta ADDA.v(147) " "Verilog HDL Always Construct warning at ADDA.v(147): inferring latch(es) for variable \"next_sta\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rest_n ADDA.v(245) " "Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable \"o_rest_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n ADDA.v(245) " "Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_n_w ADDA.v(245) " "Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable \"r_n_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcdata ADDA.v(245) " "Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable \"adcdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrreq ADDA.v(245) " "Verilog HDL Always Construct warning at ADDA.v(245): inferring latch(es) for variable \"wrreq\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq ADDA.v(245) " "Inferred latch for \"wrreq\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[0\] ADDA.v(245) " "Inferred latch for \"adcdata\[0\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[1\] ADDA.v(245) " "Inferred latch for \"adcdata\[1\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[2\] ADDA.v(245) " "Inferred latch for \"adcdata\[2\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[3\] ADDA.v(245) " "Inferred latch for \"adcdata\[3\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[4\] ADDA.v(245) " "Inferred latch for \"adcdata\[4\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425470 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[5\] ADDA.v(245) " "Inferred latch for \"adcdata\[5\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[6\] ADDA.v(245) " "Inferred latch for \"adcdata\[6\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[7\] ADDA.v(245) " "Inferred latch for \"adcdata\[7\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[8\] ADDA.v(245) " "Inferred latch for \"adcdata\[8\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[9\] ADDA.v(245) " "Inferred latch for \"adcdata\[9\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[10\] ADDA.v(245) " "Inferred latch for \"adcdata\[10\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[11\] ADDA.v(245) " "Inferred latch for \"adcdata\[11\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[12\] ADDA.v(245) " "Inferred latch for \"adcdata\[12\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[13\] ADDA.v(245) " "Inferred latch for \"adcdata\[13\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[14\] ADDA.v(245) " "Inferred latch for \"adcdata\[14\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[15\] ADDA.v(245) " "Inferred latch for \"adcdata\[15\]\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_n_w ADDA.v(245) " "Inferred latch for \"r_n_w\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425471 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n ADDA.v(245) " "Inferred latch for \"cs_n\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rest_n ADDA.v(245) " "Inferred latch for \"o_rest_n\" at ADDA.v(245)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WAIT_DRDY ADDA.v(147) " "Inferred latch for \"next_sta.WAIT_DRDY\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_VAL_END ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL2_VAL_END\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_VAL ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL2_VAL\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_ADR_END ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL2_ADR_END\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_ADR ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL2_ADR\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_VAL_END ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL1_VAL_END\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_VAL ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL1_VAL\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_ADR_END ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL1_ADR_END\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_ADR ADDA.v(147) " "Inferred latch for \"next_sta.WRITECONTROL1_ADR\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRESET2 ADDA.v(147) " "Inferred latch for \"next_sta.WRESET2\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRESET1 ADDA.v(147) " "Inferred latch for \"next_sta.WRESET1\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.STATE0 ADDA.v(147) " "Inferred latch for \"next_sta.STATE0\" at ADDA.v(147)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580890425472 "|ADDA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:u_pll " "Elaborating entity \"ip\" for hierarchy \"ip:u_pll\"" {  } { { "../rtl/ADDA.v" "u_pll" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:u_pll\|altpll:altpll_component\"" {  } { { "../rtl/ip.v" "altpll_component" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:u_pll\|altpll:altpll_component\"" {  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890425603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:u_pll\|altpll:altpll_component " "Instantiated megafunction \"ip:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425604 ""}  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580890425604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890425707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890425707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:u_fifo\"" {  } { { "../rtl/ADDA.v" "u_fifo" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl/fifo.v" "dcfifo_mixed_widths_component" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890425892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425893 ""}  } { { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580890425893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_t7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_t7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_t7n1 " "Found entity 1: dcfifo_t7n1" {  } { { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890425973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890425973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_t7n1 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated " "Elaborating entity \"dcfifo_t7n1\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890425973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_t7n1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_t7n1.tdf" "rdptr_g1p" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_t7n1.tdf" "wrptr_g1p" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ei31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ei31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ei31 " "Found entity 1: altsyncram_ei31" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ei31 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram " "Elaborating entity \"altsyncram_ei31\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\"" {  } { { "db/dcfifo_t7n1.tdf" "fifo_ram" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_t7n1.tdf" "rs_brp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_t7n1.tdf" "rs_bwp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_t7n1.tdf" "rs_dgwp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe10 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe10" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_t7n1.tdf" "ws_dgrp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe13 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe13" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_t7n1.tdf" "rdempty_eq_comp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_n76:rdfull_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_n76:rdfull_eq_comp\"" {  } { { "db/dcfifo_t7n1.tdf" "rdfull_eq_comp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580890426750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580890426750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_t7n1.tdf" "cntr_b" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890426751 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 41 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 75 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 109 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 143 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 177 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 211 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 245 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 279 2 0 } } { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } } { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890426985 "|ADDA|fifo:u_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_t7n1:auto_generated|altsyncram_ei31:fifo_ram|ram_block8a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1580890426985 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1580890426985 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1580890427356 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[1\]_443 adcdata\[0\]_428 " "Duplicate LATCH primitive \"adcdata\[1\]_443\" merged with LATCH primitive \"adcdata\[0\]_428\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890427380 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[2\]_458 adcdata\[0\]_428 " "Duplicate LATCH primitive \"adcdata\[2\]_458\" merged with LATCH primitive \"adcdata\[0\]_428\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890427380 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[5\]_503 adcdata\[0\]_428 " "Duplicate LATCH primitive \"adcdata\[5\]_503\" merged with LATCH primitive \"adcdata\[0\]_428\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580890427380 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1580890427380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_n_w\$latch " "Latch r_n_w\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_sta.WAIT_DRDY " "Ports D and ENA on the latch are fed by the same signal current_sta.WAIT_DRDY" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580890427382 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580890427382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_rest_n\$latch " "Latch o_rest_n\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_sta.WRESET1 " "Ports D and ENA on the latch are fed by the same signal current_sta.WRESET1" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580890427382 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580890427382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sta.WAIT_DRDY_682 " "Latch next_sta.WAIT_DRDY_682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA command " "Ports D and ENA on the latch are fed by the same signal command" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580890427382 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580890427382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sta.WRITECONTROL2_VAL_END_689 " "Latch next_sta.WRITECONTROL2_VAL_END_689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA command " "Ports D and ENA on the latch are fed by the same signal command" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580890427382 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580890427382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580890427507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580890427648 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg " "Generated suppressed messages file E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1580890427766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580890427990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580890427990 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 78 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1580890428158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580890428211 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580890428211 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580890428211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580890428211 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1580890428211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580890428211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580890428313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 16:13:48 2020 " "Processing ended: Wed Feb 05 16:13:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580890428313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580890428313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580890428313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580890428313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580890430124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580890430125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 16:13:49 2020 " "Processing started: Wed Feb 05 16:13:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580890430125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580890430125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADDA -c ADDA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580890430125 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580890430431 ""}
{ "Info" "0" "" "Project  = ADDA" {  } {  } 0 0 "Project  = ADDA" 0 0 "Fitter" 0 0 1580890430432 ""}
{ "Info" "0" "" "Revision = ADDA" {  } {  } 0 0 "Revision = ADDA" 0 0 "Fitter" 0 0 1580890430432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580890430562 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADDA EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ADDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580890430581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580890430621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580890430621 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1580890430770 ""}  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1580890430770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580890430881 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580890431121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580890431121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580890431121 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580890431121 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890431123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890431123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890431123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890431123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890431123 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580890431123 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580890431125 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_n_w " "Pin r_n_w not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { r_n_w } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 13 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_n_w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs_n " "Pin cs_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { cs_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 14 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_rest_n " "Pin o_rest_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { o_rest_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_rest_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[0\] " "Pin adc_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[0] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[1\] " "Pin adc_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[1] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[2\] " "Pin adc_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[2] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[3\] " "Pin adc_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[3] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[4\] " "Pin adc_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[4] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[5\] " "Pin adc_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[5] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[6\] " "Pin adc_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[6] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[7\] " "Pin adc_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[7] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[8\] " "Pin adc_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[8] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[9\] " "Pin adc_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[9] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[10\] " "Pin adc_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[10] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[11\] " "Pin adc_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[11] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[12\] " "Pin adc_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[12] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[13\] " "Pin adc_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[13] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[14\] " "Pin adc_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[14] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[15\] " "Pin adc_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[15] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_rest_n " "Pin i_rest_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { i_rest_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 12 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_rest_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command " "Pin command not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { command } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { command } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysclk_50 " "Pin sysclk_50 not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { sysclk_50 } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 9 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drdy_n " "Pin drdy_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { drdy_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 10 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drdy_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890431401 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580890431401 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580890431722 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t7n1 " "Entity dcfifo_t7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580890431723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580890431723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1580890431723 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1580890431723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890431725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890431725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890431726 ""}  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890431726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890431726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890431726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890431726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890431727 ""}  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890431727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890431727 ""}
{ "Info" "ISTA_SDC_FOUND" "ADDA.sdc " "Reading SDC File: 'ADDA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580890431727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADDA.sdc 41 clock_50 port " "Ignored filter at ADDA.sdc(41): clock_50 could not be matched with a port" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890431727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADDA.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at ADDA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\] " "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\]" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890431728 ""}  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890431728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1580890431728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580890431729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580890431729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580890431732 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580890431732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890431748 ""}  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 80 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip:u_pll|altpll:altpll_component|ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890431748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "next_sta.STATE0~0  " "Automatically promoted node next_sta.STATE0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.STATE0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890431749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr20  " "Automatically promoted node WideOr20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890431749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rest_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_rest_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~1 " "Destination node comb~1" {  } { { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WAIT_DRDY_682 " "Destination node next_sta.WAIT_DRDY_682" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WAIT_DRDY_682 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_VAL_END_689 " "Destination node next_sta.WRITECONTROL2_VAL_END_689" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_VAL_END_689 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_VAL_696 " "Destination node next_sta.WRITECONTROL2_VAL_696" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_VAL_696 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_ADR_END_703 " "Destination node next_sta.WRITECONTROL2_ADR_END_703" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_ADR_END_703 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_ADR_710 " "Destination node next_sta.WRITECONTROL2_ADR_710" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_ADR_710 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL1_VAL_END_717 " "Destination node next_sta.WRITECONTROL1_VAL_END_717" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL1_VAL_END_717 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL1_VAL_724 " "Destination node next_sta.WRITECONTROL1_VAL_724" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL1_VAL_724 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL1_ADR_END_731 " "Destination node next_sta.WRITECONTROL1_ADR_END_731" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL1_ADR_END_731 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890431749 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1580890431749 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580890431749 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 12 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_rest_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890431749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580890432087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580890432087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580890432088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580890432089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580890432089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580890432089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580890432090 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580890432090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580890432090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580890432091 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580890432091 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 2 3 16 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 2 input, 3 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580890432093 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580890432093 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580890432093 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890432094 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580890432094 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580890432094 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890432128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580890432722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890432837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580890432849 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580890433904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890433904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580890434223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580890434922 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580890434922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890435867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580890435867 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580890435867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580890435876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580890435949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580890436129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580890436199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580890436378 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890436971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/ADDA/par/output_files/ADDA.fit.smsg " "Generated suppressed messages file E:/FPGAProgramm/ADDA/par/output_files/ADDA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580890437337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5738 " "Peak virtual memory: 5738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580890437923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 16:13:57 2020 " "Processing ended: Wed Feb 05 16:13:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580890437923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580890437923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580890437923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580890437923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580890439373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580890439373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 16:13:59 2020 " "Processing started: Wed Feb 05 16:13:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580890439373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580890439373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADDA -c ADDA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580890439373 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580890440009 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580890440033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580890440445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 16:14:00 2020 " "Processing ended: Wed Feb 05 16:14:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580890440445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580890440445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580890440445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580890440445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580890441074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580890442082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 16:14:01 2020 " "Processing started: Wed Feb 05 16:14:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580890442082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580890442082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADDA -c ADDA " "Command: quartus_sta ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580890442083 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1580890442177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580890442349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580890442387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580890442387 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1580890442542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t7n1 " "Entity dcfifo_t7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1580890442640 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1580890442640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1580890442641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1580890442642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442642 ""}  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1580890442642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1580890442643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1580890442643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1087 *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1087): *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1580890442643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442643 ""}  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1580890442643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1087 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1087): Argument <to> is not an object ID" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qsta_default_script.tcl" 1087 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1580890442643 ""}
{ "Info" "ISTA_SDC_FOUND" "ADDA.sdc " "Reading SDC File: 'ADDA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1580890442644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADDA.sdc 41 clock_50 port " "Ignored filter at ADDA.sdc(41): clock_50 could not be matched with a port" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1580890442644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADDA.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at ADDA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\] " "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\]" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442645 ""}  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1580890442645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1580890442645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1580890442661 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sysclk_50 sysclk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sysclk_50 sysclk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442662 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442662 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1580890442662 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name command command " "create_clock -period 1.000 -name command command" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442663 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_sta.WAIT_DRDY current_sta.WAIT_DRDY " "create_clock -period 1.000 -name current_sta.WAIT_DRDY current_sta.WAIT_DRDY" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442663 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_sta.WRESET1 current_sta.WRESET1 " "create_clock -period 1.000 -name current_sta.WRESET1 current_sta.WRESET1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442663 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442756 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1580890442757 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1580890442784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580890442813 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580890442813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.204 " "Worst-case setup slack is -10.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.204            -196.624 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.204            -196.624 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497              -5.123 current_sta.WAIT_DRDY  " "   -1.497              -5.123 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925              -1.690 current_sta.WRESET1  " "   -0.925              -1.690 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.539               0.000 command  " "    1.539               0.000 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890442822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.718 " "Worst-case hold slack is -5.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.718             -50.127 command  " "   -5.718             -50.127 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -23.130 current_sta.WAIT_DRDY  " "   -2.660             -23.130 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362              -7.165 current_sta.WRESET1  " "   -2.362              -7.165 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890442833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580890442842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580890442852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 command  " "   -3.000              -3.000 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 current_sta.WAIT_DRDY  " "    0.302               0.000 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 current_sta.WRESET1  " "    0.391               0.000 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 sysclk_50  " "    9.934               0.000 sysclk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.722               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.722               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890442861 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580890443077 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1580890443109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1580890443420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580890443539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580890443539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.261 " "Worst-case setup slack is -9.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.261            -177.738 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.261            -177.738 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270              -5.785 current_sta.WAIT_DRDY  " "   -1.270              -5.785 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876              -1.940 current_sta.WRESET1  " "   -0.876              -1.940 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.528               0.000 command  " "    1.528               0.000 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890443550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.115 " "Worst-case hold slack is -5.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115             -44.490 command  " "   -5.115             -44.490 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.473             -19.730 current_sta.WAIT_DRDY  " "   -2.473             -19.730 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166              -6.483 current_sta.WRESET1  " "   -2.166              -6.483 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890443567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580890443581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580890443593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 command  " "   -3.000              -3.000 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 current_sta.WAIT_DRDY  " "    0.216               0.000 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 current_sta.WRESET1  " "    0.388               0.000 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 sysclk_50  " "    9.943               0.000 sysclk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.719               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.719               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890443605 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580890443866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580890444067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580890444067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.187 " "Worst-case setup slack is -4.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187             -80.771 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.187             -80.771 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -1.560 current_sta.WAIT_DRDY  " "   -0.795              -1.560 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 current_sta.WRESET1  " "    0.124               0.000 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 command  " "    0.564               0.000 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890444083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.880 " "Worst-case hold slack is -2.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.880             -26.102 command  " "   -2.880             -26.102 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473             -14.378 current_sta.WAIT_DRDY  " "   -1.473             -14.378 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -3.890 current_sta.WRESET1  " "   -1.222              -3.890 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890444101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580890444117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580890444135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.068 command  " "   -3.000              -3.068 command " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 current_sta.WAIT_DRDY  " "    0.283               0.000 current_sta.WAIT_DRDY " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 current_sta.WRESET1  " "    0.292               0.000 current_sta.WRESET1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sysclk_50  " "    9.594               0.000 sysclk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.796               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.796               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580890444151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580890444899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580890444899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580890445103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 16:14:05 2020 " "Processing ended: Wed Feb 05 16:14:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580890445103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580890445103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580890445103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580890445103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580890457373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580890457373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 16:14:17 2020 " "Processing started: Wed Feb 05 16:14:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580890457373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580890457373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADDA -c ADDA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580890457373 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_8_1200mv_85c_slow.vo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_8_1200mv_85c_slow.vo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890457788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_8_1200mv_0c_slow.vo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_8_1200mv_0c_slow.vo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890457851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_min_1200mv_0c_fast.vo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_min_1200mv_0c_fast.vo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890457911 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA.vo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA.vo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890457970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_8_1200mv_85c_v_slow.sdo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890458031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_8_1200mv_0c_v_slow.sdo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890458083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_min_1200mv_0c_v_fast.sdo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890458139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADDA_v.sdo E:/FPGAProgramm/ADDA/sim/ simulation " "Generated file ADDA_v.sdo in folder \"E:/FPGAProgramm/ADDA/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580890458193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580890458290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 16:14:18 2020 " "Processing ended: Wed Feb 05 16:14:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580890458290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580890458290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580890458290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580890458290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580890458928 ""}
