[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=Forwarding_Unit
[Library]
Forwarding_Unit=.\Forwarding_Unit\Forwarding_Unit.lib
[$LibMap$]
Forwarding_Unit=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
[Files]
/forwarding_unit.vhd=-1
[Files.Data]
.\src\forwarding_unit.vhd=VHDL Source Code
