#-------------------------------------------------
#  File created by: Tessent Shell
#          Version: 2022.4
<<<<<<< HEAD
#       Created on: Sun Oct 29 23:51:29 PDT 2023
=======
#       Created on: Sun Oct 29 14:15:24 PDT 2023
>>>>>>> 4e4549e56b67a7b4dea437b7120c3145ada194bf
#-------------------------------------------------

set design_source_dictionary \
{
  read1 {
    format {
      "verilog_sv2005"
    }
    work_library {
      "work"
    }
    files {
      "../firebird7_in_gate1_mbisr.instrument/firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x22m8b1s0c1r2p3d0a2_mem_wrapper.sv"
    }
    libraries {
    }
    extensions {
    }
    defines {
    }
    incdirs {
    }
    options {
      "-blackbox" "-no_overwrite" "-no_mfcu"
    }
  }
  read2 {
    format {
      "verilog_sv2005"
    }
    work_library {
      "work"
    }
    files {
      "../firebird7_in_gate1_mbisr.instrument/firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr1024x72m2b2s0c1r2p3d0a2_mem_wrapper.sv"
    }
    libraries {
    }
    extensions {
    }
    defines {
    }
    incdirs {
    }
    options {
      "-blackbox" "-no_overwrite" "-no_mfcu"
    }
  }
  read3 {
    format {
      "verilog_sv2005"
    }
    work_library {
      "work"
    }
    files {
      "../firebird7_in_gate1_mbisr.instrument/firebird7_in_gate1_tessent_mbisr_register_ip783hdspsr512x32m4b1s0c1r2p3d0a2_mem_wrapper.sv"
    }
    libraries {
    }
    extensions {
    }
    defines {
    }
    incdirs {
    }
    options {
      "-blackbox" "-no_overwrite" "-no_mfcu"
    }
  }
  read4 {
    format {
      "verilog_sv2005"
    }
    work_library {
      "work"
    }
    files {
      "./firebird7_in_gate1_tessent_mbist_bap.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_controller.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m1.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m10.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m11.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m12.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m13.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m14.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m15.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m16.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m17.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m18.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m19.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m2.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m20.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m21.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m22.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m23.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m24.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m25.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m26.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m27.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m28.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m29.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m3.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m30.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m31.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m32.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m33.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m34.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m35.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m36.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m37.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m38.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m39.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m4.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m40.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m5.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m6.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m7.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m8.sv"
      "./firebird7_in_gate1_tessent_mbist_c1_interface_m9.sv"
      "./firebird7_in_gate1_tessent_mbist_diagnosis_ready.sv"
    }
    libraries {
      {directory "../firebird7_in_gate2_cells.instrument"}
    }
    extensions {
      ".sv" ".sv.gz"
    }
    defines {
    }
    incdirs {
    }
    options {
      "-blackbox" "-no_overwrite" "-no_mfcu"
    }
  }
  read5 {
    format {
      "verilog_2001"
    }
    work_library {
      "work"
    }
    files {
      "./firebird7_in_gate1_tessent_mbist_c1_controller_assembly.sv"
    }
    libraries {
    }
    extensions {
    }
    defines {
    }
    incdirs {
    }
    options {
      "-ignore_synthesis_off_sections" "off" "-no_lib_rescan" "-pragma_list" ""
    }
  }
  logical_design_library_list {work}
  default_logical_design_library {work}
}
 
