type STRUCT~pollfd;
type STRUCT~map_segment;
type STRUCT~perf_event;
type STRUCT~tvec_base;
type STRUCT~workqueue_struct;
type STRUCT~sock;
type STRUCT~sysfs_dirent;
type STRUCT~iommu_ops;
type STRUCT~subsys_private;
type STRUCT~driver_private;
type STRUCT~device_private;
type STRUCT~dma_coherent_mem;
type STRUCT~device_node;
type STRUCT~iommu_group;
type STRUCT~vfsmount;
type STRUCT~radix_tree_node;
type STRUCT~pid_namespace;
type STRUCT~writeback_control;
type STRUCT~kiocb;
type STRUCT~swap_info_struct;
type STRUCT~backing_dev_info;
type STRUCT~hd_struct;
type STRUCT~gendisk;
type STRUCT~request_queue;
type STRUCT~pipe_inode_info;
type STRUCT~posix_acl;
type STRUCT~files_struct;
type STRUCT~nlm_lockowner;
type STRUCT~nfs4_lock_state;
type STRUCT~export_operations;
type STRUCT~mtd_info;
type STRUCT~poll_table_struct;
type STRUCT~seq_file;
type STRUCT~nameidata;
type STRUCT~kstatfs;
type STRUCT~return_instance;
type STRUCT~uprobe;
type STRUCT~slab;
type STRUCT~anon_vma;
type STRUCT~mempolicy;
type STRUCT~linux_binfmt;
type STRUCT~kioctx_table;
type STRUCT~mmu_notifier_mm;
type STRUCT~sem_undo_list;
type STRUCT~seccomp_filter;
type STRUCT~keyring_list;
type STRUCT~key_type;
type STRUCT~key_user;
type STRUCT~user_namespace;
type STRUCT~tty_struct;
type STRUCT~autogroup;
type STRUCT~tty_audit_buf;
type STRUCT~cfs_rq;
type STRUCT~rt_rq;
type STRUCT~mem_cgroup;
type STRUCT~sched_class;
type STRUCT~task_group;
type STRUCT~fs_struct;
type STRUCT~audit_context;
type STRUCT~rt_mutex_waiter;
type STRUCT~bio_list;
type STRUCT~blk_plug;
type STRUCT~reclaim_state;
type STRUCT~io_context;
type STRUCT~robust_list_head;
type STRUCT~futex_pi_state;
type STRUCT~perf_event_context;
type STRUCT~ep_device;
type STRUCT~mon_bus;
type STRUCT~usb_tt;
type STRUCT~wusb_dev;
type STRUCT~kmem_cache_node;
type STRUCT~sec_path;
type STRUCT~prot_inuse;
type STRUCT~proc_dir_entry;
type STRUCT~ipv4_devconf;
type STRUCT~fib_rules_ops;
type STRUCT~fib_table;
type STRUCT~inet_peer_base;
type STRUCT~tcpm_hash_bucket;
type STRUCT~xt_table;
type STRUCT~dst_entry;
type STRUCT~neighbour;
type STRUCT~ipv6_devconf;
type STRUCT~rt6_info;
type STRUCT~rt6_statistics;
type STRUCT~fib6_table;
type STRUCT~sctp_mib;
type STRUCT~nf_logger;
type STRUCT~ebt_table;
type STRUCT~ip_conntrack_stat;
type STRUCT~nf_ct_event_notifier;
type STRUCT~nf_exp_event_notifier;
type STRUCT~net_generic;
type STRUCT~netns_ipvs;
type STRUCT~mii_bus;
type STRUCT~cgroup_subsys;
type STRUCT~css_id;
type STRUCT~uts_namespace;
type STRUCT~ipc_namespace;
type STRUCT~mnt_namespace;
type STRUCT~Qdisc;
type STRUCT~neigh_parms;
type STRUCT~netpoll_info;
type STRUCT~pcpu_lstats;
type STRUCT~pcpu_tstats;
type STRUCT~pcpu_dstats;
type STRUCT~pcpu_vstats;
type STRUCT~iw_handler_def;
type STRUCT~iw_public_data;
type STRUCT~vlan_info;
type STRUCT~in_device;
type STRUCT~dn_dev;
type STRUCT~inet6_dev;
type STRUCT~cpu_rmap;
type STRUCT~garp_port;
type STRUCT~mrp_port;
type STRUCT~rtnl_link_ops;
type STRUCT~phy_device;
type STRUCT~cfg80211_cached_keys;
type STRUCT~cfg80211_conn;
type STRUCT~cfg80211_internal_bss;
type STRUCT~rtl_rate_priv;
type STRUCT~hotplug_slot;
type STRUCT~pci_sriov;
type STRUCT~pcie_link_state;
type STRUCT~pci_vpd;
type STRUCT~pci_ats;
type STRUCT~msi_chip;
type STRUCT~module_param_attrs;
type STRUCT~module_sect_attrs;
type STRUCT~module_notes_attrs;
type STRUCT~ftrace_event_call;
type ~__s8 = int;
type ~__u8 = int;
type ~__s16 = int;
type ~__u16 = int;
type ~__s32 = int;
type ~__u32 = int;
type ~__u64 = int;
type ~s8 = int;
type ~u8 = int;
type ~u16 = int;
type ~s32 = int;
type ~u32 = int;
type ~s64 = int;
type ~u64 = int;
type ~__kernel_long_t = int;
type ~__kernel_ulong_t = int;
type ~__kernel_pid_t = int;
type ~__kernel_uid32_t = int;
type ~__kernel_gid32_t = int;
type ~__kernel_loff_t = int;
type ~__kernel_timer_t = int;
type ~__kernel_clockid_t = int;
type ~umode_t = int;
type ~bool = int;
type ~sector_t = int;
type ~blkcnt_t = int;
type ~gfp_t = int;
type ~fmode_t = int;
type ~oom_flags_t = int;
type ~kernel_ulong_t = int;
type ~pgdval_t = int;
type ~pgprotval_t = int;
type ~qsize_t = int;
type ~cputime_t = int;
type ~__kernel_sa_family_t = int;
type ~sk_buff_data_t = int;
type ~pci_power_t = int;
type ~pci_channel_state_t = int;
type ~pci_dev_flags_t = int;
type ~pci_bus_flags_t = int;
type ~pci_ers_result_t = int;
type ~s16 = int;
type ~__kernel_size_t = ~__kernel_ulong_t;
type ~__kernel_ssize_t = ~__kernel_long_t;
type ~__kernel_time_t = ~__kernel_long_t;
type ~__kernel_clock_t = ~__kernel_long_t;
type ~__le16 = ~__u16;
type ~__be16 = ~__u16;
type ~__le32 = ~__u32;
type ~__be32 = ~__u32;
type ~__wsum = ~__u32;
type ~__kernel_dev_t = ~__u32;
type ~dev_t = ~__kernel_dev_t;
type ~pid_t = ~__kernel_pid_t;
type ~clockid_t = ~__kernel_clockid_t;
type ~uid_t = ~__kernel_uid32_t;
type ~gid_t = ~__kernel_gid32_t;
type ~loff_t = ~__kernel_loff_t;
type ~size_t = ~__kernel_size_t;
type ~ssize_t = ~__kernel_ssize_t;
type ~time_t = ~__kernel_time_t;
type ~int16_t = ~__s16;
type ~int32_t = ~__s32;
type ~uint8_t = ~__u8;
type ~uint32_t = ~__u32;
type ~uint64_t = ~__u64;
type ~dma_addr_t = ~u64;
type ~__ticket_t = ~u16;
type ~__ticketpair_t = ~u32;
type ~projid_t = ~__kernel_uid32_t;
type ~key_serial_t = ~int32_t;
type ~key_perm_t = ~uint32_t;
type ~sa_family_t = ~__kernel_sa_family_t;
type ~socket_state = int;
type ~dma_cookie_t = ~s32;
type ~netdev_features_t = ~u64;
type ~compat_time_t = ~s32;
type ~compat_long_t = ~s32;
type ~compat_uptr_t = ~u32;
type ~netdev_tx_t = int;
type ~rx_handler_result_t = int;
type ~phys_addr_t = ~u64;
type ~resource_size_t = ~phys_addr_t;
type ~Elf64_Addr = ~__u64;
type ~Elf64_Half = ~__u16;
type ~Elf64_Word = ~__u32;
type ~Elf64_Xword = ~__u64;
const #funAddr~rtl92se_fw_cb.base : int;
const #funAddr~rtl92se_fw_cb.offset : int;
const #funAddr~rtl92s_init_sw_vars.base : int;
const #funAddr~rtl92s_init_sw_vars.offset : int;
const #funAddr~rtl92s_deinit_sw_vars.base : int;
const #funAddr~rtl92s_deinit_sw_vars.offset : int;
const #funAddr~rtl92se_read_eeprom_info.base : int;
const #funAddr~rtl92se_read_eeprom_info.offset : int;
const #funAddr~rtl92se_interrupt_recognized.base : int;
const #funAddr~rtl92se_interrupt_recognized.offset : int;
const #funAddr~rtl92se_hw_init.base : int;
const #funAddr~rtl92se_hw_init.offset : int;
const #funAddr~rtl92se_card_disable.base : int;
const #funAddr~rtl92se_card_disable.offset : int;
const #funAddr~rtl92se_suspend.base : int;
const #funAddr~rtl92se_suspend.offset : int;
const #funAddr~rtl92se_resume.base : int;
const #funAddr~rtl92se_resume.offset : int;
const #funAddr~rtl92se_enable_interrupt.base : int;
const #funAddr~rtl92se_enable_interrupt.offset : int;
const #funAddr~rtl92se_disable_interrupt.base : int;
const #funAddr~rtl92se_disable_interrupt.offset : int;
const #funAddr~rtl92se_set_network_type.base : int;
const #funAddr~rtl92se_set_network_type.offset : int;
const #funAddr~rtl92se_set_check_bssid.base : int;
const #funAddr~rtl92se_set_check_bssid.offset : int;
const #funAddr~rtl92s_phy_set_bw_mode.base : int;
const #funAddr~rtl92s_phy_set_bw_mode.offset : int;
const #funAddr~rtl92s_phy_sw_chnl.base : int;
const #funAddr~rtl92s_phy_sw_chnl.offset : int;
const #funAddr~rtl92se_set_qos.base : int;
const #funAddr~rtl92se_set_qos.offset : int;
const #funAddr~rtl92se_set_beacon_related_registers.base : int;
const #funAddr~rtl92se_set_beacon_related_registers.offset : int;
const #funAddr~rtl92se_set_beacon_interval.base : int;
const #funAddr~rtl92se_set_beacon_interval.offset : int;
const #funAddr~rtl92se_update_interrupt_mask.base : int;
const #funAddr~rtl92se_update_interrupt_mask.offset : int;
const #funAddr~rtl92se_get_hw_reg.base : int;
const #funAddr~rtl92se_get_hw_reg.offset : int;
const #funAddr~rtl92se_set_hw_reg.base : int;
const #funAddr~rtl92se_set_hw_reg.offset : int;
const #funAddr~rtl92se_update_hal_rate_tbl.base : int;
const #funAddr~rtl92se_update_hal_rate_tbl.offset : int;
const #funAddr~rtl92se_tx_fill_desc.base : int;
const #funAddr~rtl92se_tx_fill_desc.offset : int;
const #funAddr~rtl92se_tx_fill_cmddesc.base : int;
const #funAddr~rtl92se_tx_fill_cmddesc.offset : int;
const #funAddr~rtl92se_rx_query_desc.base : int;
const #funAddr~rtl92se_rx_query_desc.offset : int;
const #funAddr~rtl92se_update_channel_access_setting.base : int;
const #funAddr~rtl92se_update_channel_access_setting.offset : int;
const #funAddr~rtl92se_gpio_radio_on_off_checking.base : int;
const #funAddr~rtl92se_gpio_radio_on_off_checking.offset : int;
const #funAddr~rtl92s_dm_watchdog.base : int;
const #funAddr~rtl92s_dm_watchdog.offset : int;
const #funAddr~rtl92s_phy_scan_operation_backup.base : int;
const #funAddr~rtl92s_phy_scan_operation_backup.offset : int;
const #funAddr~rtl92s_phy_set_rf_power_state.base : int;
const #funAddr~rtl92s_phy_set_rf_power_state.offset : int;
const #funAddr~rtl92se_led_control.base : int;
const #funAddr~rtl92se_led_control.offset : int;
const #funAddr~rtl92se_set_desc.base : int;
const #funAddr~rtl92se_set_desc.offset : int;
const #funAddr~rtl92se_get_desc.base : int;
const #funAddr~rtl92se_get_desc.offset : int;
const #funAddr~rtl92se_tx_polling.base : int;
const #funAddr~rtl92se_tx_polling.offset : int;
const #funAddr~rtl92se_enable_hw_security_config.base : int;
const #funAddr~rtl92se_enable_hw_security_config.offset : int;
const #funAddr~rtl92se_set_key.base : int;
const #funAddr~rtl92se_set_key.offset : int;
const #funAddr~rtl92se_init_sw_leds.base : int;
const #funAddr~rtl92se_init_sw_leds.offset : int;
const #funAddr~rtl92s_phy_query_bb_reg.base : int;
const #funAddr~rtl92s_phy_query_bb_reg.offset : int;
const #funAddr~rtl92s_phy_set_bb_reg.base : int;
const #funAddr~rtl92s_phy_set_bb_reg.offset : int;
const #funAddr~rtl92s_phy_query_rf_reg.base : int;
const #funAddr~rtl92s_phy_query_rf_reg.offset : int;
const #funAddr~rtl92s_phy_set_rf_reg.base : int;
const #funAddr~rtl92s_phy_set_rf_reg.offset : int;
const #funAddr~rtl92se_allow_all_destaddr.base : int;
const #funAddr~rtl92se_allow_all_destaddr.offset : int;
const #funAddr~rtl_pci_suspend.base : int;
const #funAddr~rtl_pci_suspend.offset : int;
const #funAddr~rtl_pci_resume.base : int;
const #funAddr~rtl_pci_resume.offset : int;
const #funAddr~rtl_pci_probe.base : int;
const #funAddr~rtl_pci_probe.offset : int;
const #funAddr~rtl_pci_disconnect.base : int;
const #funAddr~rtl_pci_disconnect.offset : int;
const ~usb_device_speed~USB_SPEED_UNKNOWN : int;
const ~usb_device_speed~USB_SPEED_LOW : int;
const ~usb_device_speed~USB_SPEED_FULL : int;
const ~usb_device_speed~USB_SPEED_HIGH : int;
const ~usb_device_speed~USB_SPEED_WIRELESS : int;
const ~usb_device_speed~USB_SPEED_SUPER : int;
const ~usb_device_state~USB_STATE_NOTATTACHED : int;
const ~usb_device_state~USB_STATE_ATTACHED : int;
const ~usb_device_state~USB_STATE_POWERED : int;
const ~usb_device_state~USB_STATE_RECONNECTING : int;
const ~usb_device_state~USB_STATE_UNAUTHENTICATED : int;
const ~usb_device_state~USB_STATE_DEFAULT : int;
const ~usb_device_state~USB_STATE_ADDRESS : int;
const ~usb_device_state~USB_STATE_CONFIGURED : int;
const ~usb_device_state~USB_STATE_SUSPENDED : int;
const ~rpm_status~RPM_ACTIVE : int;
const ~rpm_status~RPM_RESUMING : int;
const ~rpm_status~RPM_SUSPENDED : int;
const ~rpm_status~RPM_SUSPENDING : int;
const ~rpm_request~RPM_REQ_NONE : int;
const ~rpm_request~RPM_REQ_IDLE : int;
const ~rpm_request~RPM_REQ_SUSPEND : int;
const ~rpm_request~RPM_REQ_AUTOSUSPEND : int;
const ~rpm_request~RPM_REQ_RESUME : int;
const ~hrtimer_restart~HRTIMER_NORESTART : int;
const ~hrtimer_restart~HRTIMER_RESTART : int;
const ~kobj_ns_type~KOBJ_NS_TYPE_NONE : int;
const ~kobj_ns_type~KOBJ_NS_TYPE_NET : int;
const ~kobj_ns_type~KOBJ_NS_TYPES : int;
const ~pid_type~PIDTYPE_PID : int;
const ~pid_type~PIDTYPE_PGID : int;
const ~pid_type~PIDTYPE_SID : int;
const ~pid_type~PIDTYPE_MAX : int;
const ~migrate_mode~MIGRATE_ASYNC : int;
const ~migrate_mode~MIGRATE_SYNC_LIGHT : int;
const ~migrate_mode~MIGRATE_SYNC : int;
const ~quota_type~USRQUOTA : int;
const ~quota_type~GRPQUOTA : int;
const ~quota_type~PRJQUOTA : int;
const ~uprobe_task_state~UTASK_RUNNING : int;
const ~uprobe_task_state~UTASK_SSTEP : int;
const ~uprobe_task_state~UTASK_SSTEP_ACK : int;
const ~uprobe_task_state~UTASK_SSTEP_TRAPPED : int;
const ~usb_interface_condition~USB_INTERFACE_UNBOUND : int;
const ~usb_interface_condition~USB_INTERFACE_BINDING : int;
const ~usb_interface_condition~USB_INTERFACE_BOUND : int;
const ~usb_interface_condition~USB_INTERFACE_UNBINDING : int;
const ~usb_device_removable~USB_DEVICE_REMOVABLE_UNKNOWN : int;
const ~usb_device_removable~USB_DEVICE_REMOVABLE : int;
const ~usb_device_removable~USB_DEVICE_FIXED : int;
const ~ldv_20226~SS_FREE : int;
const ~ldv_20226~SS_UNCONNECTED : int;
const ~ldv_20226~SS_CONNECTING : int;
const ~ldv_20226~SS_CONNECTED : int;
const ~ldv_20226~SS_DISCONNECTING : int;
const ~dma_data_direction~DMA_BIDIRECTIONAL : int;
const ~dma_data_direction~DMA_TO_DEVICE : int;
const ~dma_data_direction~DMA_FROM_DEVICE : int;
const ~dma_data_direction~DMA_NONE : int;
const ~dev_pm_qos_req_type~DEV_PM_QOS_LATENCY : int;
const ~dev_pm_qos_req_type~DEV_PM_QOS_FLAGS : int;
const ~pm_qos_type~PM_QOS_UNITIALIZED : int;
const ~pm_qos_type~PM_QOS_MAX : int;
const ~pm_qos_type~PM_QOS_MIN : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_INACTIVE : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_ACTIVE : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_ON : int;
const ~ethtool_phys_id_state~ETHTOOL_ID_OFF : int;
const ~netdev_tx~__NETDEV_TX_MIN : int;
const ~netdev_tx~NETDEV_TX_OK : int;
const ~netdev_tx~NETDEV_TX_BUSY : int;
const ~netdev_tx~NETDEV_TX_LOCKED : int;
const ~rx_handler_result~RX_HANDLER_CONSUMED : int;
const ~rx_handler_result~RX_HANDLER_ANOTHER : int;
const ~rx_handler_result~RX_HANDLER_EXACT : int;
const ~rx_handler_result~RX_HANDLER_PASS : int;
const ~nl80211_iftype~NL80211_IFTYPE_UNSPECIFIED : int;
const ~nl80211_iftype~NL80211_IFTYPE_ADHOC : int;
const ~nl80211_iftype~NL80211_IFTYPE_STATION : int;
const ~nl80211_iftype~NL80211_IFTYPE_AP : int;
const ~nl80211_iftype~NL80211_IFTYPE_AP_VLAN : int;
const ~nl80211_iftype~NL80211_IFTYPE_WDS : int;
const ~nl80211_iftype~NL80211_IFTYPE_MONITOR : int;
const ~nl80211_iftype~NL80211_IFTYPE_MESH_POINT : int;
const ~nl80211_iftype~NL80211_IFTYPE_P2P_CLIENT : int;
const ~nl80211_iftype~NL80211_IFTYPE_P2P_GO : int;
const ~nl80211_iftype~NL80211_IFTYPE_P2P_DEVICE : int;
const ~nl80211_iftype~NUM_NL80211_IFTYPES : int;
const ~nl80211_iftype~NL80211_IFTYPE_MAX : int;
const ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_CORE : int;
const ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_USER : int;
const ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_DRIVER : int;
const ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_COUNTRY_IE : int;
const ~nl80211_user_reg_hint_type~NL80211_USER_REG_HINT_USER : int;
const ~nl80211_user_reg_hint_type~NL80211_USER_REG_HINT_CELL_BASE : int;
const ~nl80211_channel_type~NL80211_CHAN_NO_HT : int;
const ~nl80211_channel_type~NL80211_CHAN_HT20 : int;
const ~nl80211_channel_type~NL80211_CHAN_HT40MINUS : int;
const ~nl80211_channel_type~NL80211_CHAN_HT40PLUS : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_20_NOHT : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_20 : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_40 : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_80 : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_80P80 : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_160 : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_5 : int;
const ~nl80211_chan_width~NL80211_CHAN_WIDTH_10 : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_OPEN_SYSTEM : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_SHARED_KEY : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_FT : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_NETWORK_EAP : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_SAE : int;
const ~nl80211_auth_type~__NL80211_AUTHTYPE_NUM : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_MAX : int;
const ~nl80211_auth_type~NL80211_AUTHTYPE_AUTOMATIC : int;
const ~nl80211_mfp~NL80211_MFP_NO : int;
const ~nl80211_mfp~NL80211_MFP_REQUIRED : int;
const ~nl80211_dfs_state~NL80211_DFS_USABLE : int;
const ~nl80211_dfs_state~NL80211_DFS_UNAVAILABLE : int;
const ~nl80211_dfs_state~NL80211_DFS_AVAILABLE : int;
const ~environment_cap~ENVIRON_ANY : int;
const ~environment_cap~ENVIRON_INDOOR : int;
const ~environment_cap~ENVIRON_OUTDOOR : int;
const ~ieee80211_band~IEEE80211_BAND_2GHZ : int;
const ~ieee80211_band~IEEE80211_BAND_5GHZ : int;
const ~ieee80211_band~IEEE80211_BAND_60GHZ : int;
const ~ieee80211_band~IEEE80211_NUM_BANDS : int;
const ~cfg80211_signal_type~CFG80211_SIGNAL_TYPE_NONE : int;
const ~cfg80211_signal_type~CFG80211_SIGNAL_TYPE_MBM : int;
const ~cfg80211_signal_type~CFG80211_SIGNAL_TYPE_UNSPEC : int;
const ~ieee80211_smps_mode~IEEE80211_SMPS_AUTOMATIC : int;
const ~ieee80211_smps_mode~IEEE80211_SMPS_OFF : int;
const ~ieee80211_smps_mode~IEEE80211_SMPS_STATIC : int;
const ~ieee80211_smps_mode~IEEE80211_SMPS_DYNAMIC : int;
const ~ieee80211_smps_mode~IEEE80211_SMPS_NUM_MODES : int;
const ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_20 : int;
const ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_40 : int;
const ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_80 : int;
const ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_160 : int;
const ~intf_type~INTF_PCI : int;
const ~intf_type~INTF_USB : int;
const ~radio_path~RF90_PATH_A : int;
const ~radio_path~RF90_PATH_B : int;
const ~radio_path~RF90_PATH_C : int;
const ~radio_path~RF90_PATH_D : int;
const ~rf_pwrstate~ERFON : int;
const ~rf_pwrstate~ERFSLEEP : int;
const ~rf_pwrstate~ERFOFF : int;
const ~io_type~IO_CMD_PAUSE_DM_BY_SCAN : int;
const ~io_type~IO_CMD_RESUME_DM_BY_SCAN : int;
const ~rt_enc_alg~NO_ENCRYPTION : int;
const ~rt_enc_alg~WEP40_ENCRYPTION : int;
const ~rt_enc_alg~TKIP_ENCRYPTION : int;
const ~rt_enc_alg~RSERVED_ENCRYPTION : int;
const ~rt_enc_alg~AESCCMP_ENCRYPTION : int;
const ~rt_enc_alg~WEP104_ENCRYPTION : int;
const ~rt_enc_alg~AESCMAC_ENCRYPTION : int;
const ~rt_psmode~EACTIVE : int;
const ~rt_psmode~EMAXPS : int;
const ~rt_psmode~EFASTPS : int;
const ~rt_psmode~EAUTOPS : int;
const ~led_ctl_mode~LED_CTL_POWER_ON : int;
const ~led_ctl_mode~LED_CTL_LINK : int;
const ~led_ctl_mode~LED_CTL_NO_LINK : int;
const ~led_ctl_mode~LED_CTL_TX : int;
const ~led_ctl_mode~LED_CTL_RX : int;
const ~led_ctl_mode~LED_CTL_SITE_SURVEY : int;
const ~led_ctl_mode~LED_CTL_POWER_OFF : int;
const ~led_ctl_mode~LED_CTL_START_TO_LINK : int;
const ~led_ctl_mode~LED_CTL_START_WPS : int;
const ~led_ctl_mode~LED_CTL_STOP_WPS : int;
const ~macphy_mode~SINGLEMAC_SINGLEPHY : int;
const ~macphy_mode~DUALMAC_DUALPHY : int;
const ~macphy_mode~DUALMAC_SINGLEPHY : int;
const ~band_type~BAND_ON_2_4G : int;
const ~band_type~BAND_ON_5G : int;
const ~band_type~BAND_ON_BOTH : int;
const ~band_type~BANDMAX : int;
const ~rtl_link_state~MAC80211_NOLINK : int;
const ~rtl_link_state~MAC80211_LINKING : int;
const ~rtl_link_state~MAC80211_LINKED : int;
const ~rtl_link_state~MAC80211_LINKED_SCANNING : int;
const ~rt_polarity_ctl~RT_POLARITY_LOW_ACT : int;
const ~rt_polarity_ctl~RT_POLARITY_HIGH_ACT : int;
const ~p2p_ps_state~P2P_PS_DISABLE : int;
const ~p2p_ps_state~P2P_PS_ENABLE : int;
const ~p2p_ps_state~P2P_PS_SCAN : int;
const ~p2p_ps_state~P2P_PS_SCAN_DONE : int;
const ~p2p_ps_state~P2P_PS_ALLSTASLEEP : int;
const ~p2p_ps_mode~P2P_PS_NONE : int;
const ~p2p_ps_mode~P2P_PS_CTWINDOW : int;
const ~p2p_ps_mode~P2P_PS_NOA : int;
const ~p2p_ps_mode~P2P_PS_MIX : int;
const ~fwcmd_iotype~FW_CMD_DIG_ENABLE : int;
const ~fwcmd_iotype~FW_CMD_DIG_DISABLE : int;
const ~fwcmd_iotype~FW_CMD_DIG_HALT : int;
const ~fwcmd_iotype~FW_CMD_DIG_RESUME : int;
const ~fwcmd_iotype~FW_CMD_HIGH_PWR_ENABLE : int;
const ~fwcmd_iotype~FW_CMD_HIGH_PWR_DISABLE : int;
const ~fwcmd_iotype~FW_CMD_RA_RESET : int;
const ~fwcmd_iotype~FW_CMD_RA_ACTIVE : int;
const ~fwcmd_iotype~FW_CMD_RA_REFRESH_N : int;
const ~fwcmd_iotype~FW_CMD_RA_REFRESH_BG : int;
const ~fwcmd_iotype~FW_CMD_RA_INIT : int;
const ~fwcmd_iotype~FW_CMD_IQK_INIT : int;
const ~fwcmd_iotype~FW_CMD_TXPWR_TRACK_ENABLE : int;
const ~fwcmd_iotype~FW_CMD_TXPWR_TRACK_DISABLE : int;
const ~fwcmd_iotype~FW_CMD_TXPWR_TRACK_THERMAL : int;
const ~fwcmd_iotype~FW_CMD_PAUSE_DM_BY_SCAN : int;
const ~fwcmd_iotype~FW_CMD_RESUME_DM_BY_SCAN : int;
const ~fwcmd_iotype~FW_CMD_RA_REFRESH_N_COMB : int;
const ~fwcmd_iotype~FW_CMD_RA_REFRESH_BG_COMB : int;
const ~fwcmd_iotype~FW_CMD_ANTENNA_SW_ENABLE : int;
const ~fwcmd_iotype~FW_CMD_ANTENNA_SW_DISABLE : int;
const ~fwcmd_iotype~FW_CMD_TX_FEEDBACK_CCX_ENABLE : int;
const ~fwcmd_iotype~FW_CMD_LPS_ENTER : int;
const ~fwcmd_iotype~FW_CMD_LPS_LEAVE : int;
const ~fwcmd_iotype~FW_CMD_DIG_MODE_SS : int;
const ~fwcmd_iotype~FW_CMD_DIG_MODE_FA : int;
const ~fwcmd_iotype~FW_CMD_ADD_A2_ENTRY : int;
const ~fwcmd_iotype~FW_CMD_CTRL_DM_BY_DRIVER : int;
const ~fwcmd_iotype~FW_CMD_CTRL_DM_BY_DRIVER_NEW : int;
const ~fwcmd_iotype~FW_CMD_PAPE_CONTROL : int;
const ~fwcmd_iotype~FW_CMD_IQK_ENABLE : int;
const ~fw_status~FW_STATUS_INIT : int;
const ~fw_status~FW_STATUS_LOAD_IMEM : int;
const ~fw_status~FW_STATUS_LOAD_EMEM : int;
const ~fw_status~FW_STATUS_LOAD_DMEM : int;
const ~fw_status~FW_STATUS_READY : int;
const ~rtl_led_pin~LED_PIN_GPIO0 : int;
const ~rtl_led_pin~LED_PIN_LED0 : int;
const ~rtl_led_pin~LED_PIN_LED1 : int;
const ~rtl_led_pin~LED_PIN_LED2 : int;
const ~acm_method~eAcmWay0_SwAndHw : int;
const ~acm_method~eAcmWay1_HW : int;
const ~acm_method~eAcmWay2_SW : int;
const ~pci_channel_state~pci_channel_io_normal : int;
const ~pci_channel_state~pci_channel_io_frozen : int;
const ~pci_channel_state~pci_channel_io_perm_failure : int;
const ~wireless_mode~WIRELESS_MODE_UNKNOWN : int;
const ~wireless_mode~WIRELESS_MODE_A : int;
const ~wireless_mode~WIRELESS_MODE_B : int;
const ~wireless_mode~WIRELESS_MODE_G : int;
const ~wireless_mode~WIRELESS_MODE_AUTO : int;
const ~wireless_mode~WIRELESS_MODE_N_24G : int;
const ~wireless_mode~WIRELESS_MODE_N_5G : int;
const ~swchnlcmd_id~CMDID_END : int;
const ~swchnlcmd_id~CMDID_SET_TXPOWEROWER_LEVEL : int;
const ~swchnlcmd_id~CMDID_BBREGWRITE10 : int;
const ~swchnlcmd_id~CMDID_WRITEPORT_ULONG : int;
const ~swchnlcmd_id~CMDID_WRITEPORT_USHORT : int;
const ~swchnlcmd_id~CMDID_WRITEPORT_UCHAR : int;
const ~swchnlcmd_id~CMDID_RF_WRITEREG : int;
const ~module_state~MODULE_STATE_LIVE : int;
const ~module_state~MODULE_STATE_COMING : int;
const ~module_state~MODULE_STATE_GOING : int;
const ~module_state~MODULE_STATE_UNFORMED : int;
axiom #funAddr~rtl92se_fw_cb.base == -1 && #funAddr~rtl92se_fw_cb.offset == 0;
axiom #funAddr~rtl92s_init_sw_vars.base == -1 && #funAddr~rtl92s_init_sw_vars.offset == 1;
axiom #funAddr~rtl92s_deinit_sw_vars.base == -1 && #funAddr~rtl92s_deinit_sw_vars.offset == 2;
axiom #funAddr~rtl92se_read_eeprom_info.base == -1 && #funAddr~rtl92se_read_eeprom_info.offset == 3;
axiom #funAddr~rtl92se_interrupt_recognized.base == -1 && #funAddr~rtl92se_interrupt_recognized.offset == 4;
axiom #funAddr~rtl92se_hw_init.base == -1 && #funAddr~rtl92se_hw_init.offset == 5;
axiom #funAddr~rtl92se_card_disable.base == -1 && #funAddr~rtl92se_card_disable.offset == 6;
axiom #funAddr~rtl92se_suspend.base == -1 && #funAddr~rtl92se_suspend.offset == 7;
axiom #funAddr~rtl92se_resume.base == -1 && #funAddr~rtl92se_resume.offset == 8;
axiom #funAddr~rtl92se_enable_interrupt.base == -1 && #funAddr~rtl92se_enable_interrupt.offset == 9;
axiom #funAddr~rtl92se_disable_interrupt.base == -1 && #funAddr~rtl92se_disable_interrupt.offset == 10;
axiom #funAddr~rtl92se_set_network_type.base == -1 && #funAddr~rtl92se_set_network_type.offset == 11;
axiom #funAddr~rtl92se_set_check_bssid.base == -1 && #funAddr~rtl92se_set_check_bssid.offset == 12;
axiom #funAddr~rtl92s_phy_set_bw_mode.base == -1 && #funAddr~rtl92s_phy_set_bw_mode.offset == 13;
axiom #funAddr~rtl92s_phy_sw_chnl.base == -1 && #funAddr~rtl92s_phy_sw_chnl.offset == 14;
axiom #funAddr~rtl92se_set_qos.base == -1 && #funAddr~rtl92se_set_qos.offset == 15;
axiom #funAddr~rtl92se_set_beacon_related_registers.base == -1 && #funAddr~rtl92se_set_beacon_related_registers.offset == 16;
axiom #funAddr~rtl92se_set_beacon_interval.base == -1 && #funAddr~rtl92se_set_beacon_interval.offset == 17;
axiom #funAddr~rtl92se_update_interrupt_mask.base == -1 && #funAddr~rtl92se_update_interrupt_mask.offset == 18;
axiom #funAddr~rtl92se_get_hw_reg.base == -1 && #funAddr~rtl92se_get_hw_reg.offset == 19;
axiom #funAddr~rtl92se_set_hw_reg.base == -1 && #funAddr~rtl92se_set_hw_reg.offset == 20;
axiom #funAddr~rtl92se_update_hal_rate_tbl.base == -1 && #funAddr~rtl92se_update_hal_rate_tbl.offset == 21;
axiom #funAddr~rtl92se_tx_fill_desc.base == -1 && #funAddr~rtl92se_tx_fill_desc.offset == 22;
axiom #funAddr~rtl92se_tx_fill_cmddesc.base == -1 && #funAddr~rtl92se_tx_fill_cmddesc.offset == 23;
axiom #funAddr~rtl92se_rx_query_desc.base == -1 && #funAddr~rtl92se_rx_query_desc.offset == 24;
axiom #funAddr~rtl92se_update_channel_access_setting.base == -1 && #funAddr~rtl92se_update_channel_access_setting.offset == 25;
axiom #funAddr~rtl92se_gpio_radio_on_off_checking.base == -1 && #funAddr~rtl92se_gpio_radio_on_off_checking.offset == 26;
axiom #funAddr~rtl92s_dm_watchdog.base == -1 && #funAddr~rtl92s_dm_watchdog.offset == 27;
axiom #funAddr~rtl92s_phy_scan_operation_backup.base == -1 && #funAddr~rtl92s_phy_scan_operation_backup.offset == 28;
axiom #funAddr~rtl92s_phy_set_rf_power_state.base == -1 && #funAddr~rtl92s_phy_set_rf_power_state.offset == 29;
axiom #funAddr~rtl92se_led_control.base == -1 && #funAddr~rtl92se_led_control.offset == 30;
axiom #funAddr~rtl92se_set_desc.base == -1 && #funAddr~rtl92se_set_desc.offset == 31;
axiom #funAddr~rtl92se_get_desc.base == -1 && #funAddr~rtl92se_get_desc.offset == 32;
axiom #funAddr~rtl92se_tx_polling.base == -1 && #funAddr~rtl92se_tx_polling.offset == 33;
axiom #funAddr~rtl92se_enable_hw_security_config.base == -1 && #funAddr~rtl92se_enable_hw_security_config.offset == 34;
axiom #funAddr~rtl92se_set_key.base == -1 && #funAddr~rtl92se_set_key.offset == 35;
axiom #funAddr~rtl92se_init_sw_leds.base == -1 && #funAddr~rtl92se_init_sw_leds.offset == 36;
axiom #funAddr~rtl92s_phy_query_bb_reg.base == -1 && #funAddr~rtl92s_phy_query_bb_reg.offset == 37;
axiom #funAddr~rtl92s_phy_set_bb_reg.base == -1 && #funAddr~rtl92s_phy_set_bb_reg.offset == 38;
axiom #funAddr~rtl92s_phy_query_rf_reg.base == -1 && #funAddr~rtl92s_phy_query_rf_reg.offset == 39;
axiom #funAddr~rtl92s_phy_set_rf_reg.base == -1 && #funAddr~rtl92s_phy_set_rf_reg.offset == 40;
axiom #funAddr~rtl92se_allow_all_destaddr.base == -1 && #funAddr~rtl92se_allow_all_destaddr.offset == 41;
axiom #funAddr~rtl_pci_suspend.base == -1 && #funAddr~rtl_pci_suspend.offset == 42;
axiom #funAddr~rtl_pci_resume.base == -1 && #funAddr~rtl_pci_resume.offset == 43;
axiom #funAddr~rtl_pci_probe.base == -1 && #funAddr~rtl_pci_probe.offset == 44;
axiom #funAddr~rtl_pci_disconnect.base == -1 && #funAddr~rtl_pci_disconnect.offset == 45;
axiom ~usb_device_speed~USB_SPEED_UNKNOWN == 0;
axiom ~usb_device_speed~USB_SPEED_LOW == 1;
axiom ~usb_device_speed~USB_SPEED_FULL == 2;
axiom ~usb_device_speed~USB_SPEED_HIGH == 3;
axiom ~usb_device_speed~USB_SPEED_WIRELESS == 4;
axiom ~usb_device_speed~USB_SPEED_SUPER == 5;
axiom ~usb_device_state~USB_STATE_NOTATTACHED == 0;
axiom ~usb_device_state~USB_STATE_ATTACHED == 1;
axiom ~usb_device_state~USB_STATE_POWERED == 2;
axiom ~usb_device_state~USB_STATE_RECONNECTING == 3;
axiom ~usb_device_state~USB_STATE_UNAUTHENTICATED == 4;
axiom ~usb_device_state~USB_STATE_DEFAULT == 5;
axiom ~usb_device_state~USB_STATE_ADDRESS == 6;
axiom ~usb_device_state~USB_STATE_CONFIGURED == 7;
axiom ~usb_device_state~USB_STATE_SUSPENDED == 8;
axiom ~rpm_status~RPM_ACTIVE == 0;
axiom ~rpm_status~RPM_RESUMING == 1;
axiom ~rpm_status~RPM_SUSPENDED == 2;
axiom ~rpm_status~RPM_SUSPENDING == 3;
axiom ~rpm_request~RPM_REQ_NONE == 0;
axiom ~rpm_request~RPM_REQ_IDLE == 1;
axiom ~rpm_request~RPM_REQ_SUSPEND == 2;
axiom ~rpm_request~RPM_REQ_AUTOSUSPEND == 3;
axiom ~rpm_request~RPM_REQ_RESUME == 4;
axiom ~hrtimer_restart~HRTIMER_NORESTART == 0;
axiom ~hrtimer_restart~HRTIMER_RESTART == 1;
axiom ~kobj_ns_type~KOBJ_NS_TYPE_NONE == 0;
axiom ~kobj_ns_type~KOBJ_NS_TYPE_NET == 1;
axiom ~kobj_ns_type~KOBJ_NS_TYPES == 2;
axiom ~pid_type~PIDTYPE_PID == 0;
axiom ~pid_type~PIDTYPE_PGID == 1;
axiom ~pid_type~PIDTYPE_SID == 2;
axiom ~pid_type~PIDTYPE_MAX == 3;
axiom ~migrate_mode~MIGRATE_ASYNC == 0;
axiom ~migrate_mode~MIGRATE_SYNC_LIGHT == 1;
axiom ~migrate_mode~MIGRATE_SYNC == 2;
axiom ~quota_type~USRQUOTA == 0;
axiom ~quota_type~GRPQUOTA == 1;
axiom ~quota_type~PRJQUOTA == 2;
axiom ~uprobe_task_state~UTASK_RUNNING == 0;
axiom ~uprobe_task_state~UTASK_SSTEP == 1;
axiom ~uprobe_task_state~UTASK_SSTEP_ACK == 2;
axiom ~uprobe_task_state~UTASK_SSTEP_TRAPPED == 3;
axiom ~usb_interface_condition~USB_INTERFACE_UNBOUND == 0;
axiom ~usb_interface_condition~USB_INTERFACE_BINDING == 1;
axiom ~usb_interface_condition~USB_INTERFACE_BOUND == 2;
axiom ~usb_interface_condition~USB_INTERFACE_UNBINDING == 3;
axiom ~usb_device_removable~USB_DEVICE_REMOVABLE_UNKNOWN == 0;
axiom ~usb_device_removable~USB_DEVICE_REMOVABLE == 1;
axiom ~usb_device_removable~USB_DEVICE_FIXED == 2;
axiom ~ldv_20226~SS_FREE == 0;
axiom ~ldv_20226~SS_UNCONNECTED == 1;
axiom ~ldv_20226~SS_CONNECTING == 2;
axiom ~ldv_20226~SS_CONNECTED == 3;
axiom ~ldv_20226~SS_DISCONNECTING == 4;
axiom ~dma_data_direction~DMA_BIDIRECTIONAL == 0;
axiom ~dma_data_direction~DMA_TO_DEVICE == 1;
axiom ~dma_data_direction~DMA_FROM_DEVICE == 2;
axiom ~dma_data_direction~DMA_NONE == 3;
axiom ~dev_pm_qos_req_type~DEV_PM_QOS_LATENCY == 1;
axiom ~dev_pm_qos_req_type~DEV_PM_QOS_FLAGS == 2;
axiom ~pm_qos_type~PM_QOS_UNITIALIZED == 0;
axiom ~pm_qos_type~PM_QOS_MAX == 1;
axiom ~pm_qos_type~PM_QOS_MIN == 2;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_INACTIVE == 0;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_ACTIVE == 1;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_ON == 2;
axiom ~ethtool_phys_id_state~ETHTOOL_ID_OFF == 3;
axiom ~netdev_tx~__NETDEV_TX_MIN == -2147483648;
axiom ~netdev_tx~NETDEV_TX_OK == 0;
axiom ~netdev_tx~NETDEV_TX_BUSY == 16;
axiom ~netdev_tx~NETDEV_TX_LOCKED == 32;
axiom ~rx_handler_result~RX_HANDLER_CONSUMED == 0;
axiom ~rx_handler_result~RX_HANDLER_ANOTHER == 1;
axiom ~rx_handler_result~RX_HANDLER_EXACT == 2;
axiom ~rx_handler_result~RX_HANDLER_PASS == 3;
axiom ~nl80211_iftype~NL80211_IFTYPE_UNSPECIFIED == 0;
axiom ~nl80211_iftype~NL80211_IFTYPE_ADHOC == 1;
axiom ~nl80211_iftype~NL80211_IFTYPE_STATION == 2;
axiom ~nl80211_iftype~NL80211_IFTYPE_AP == 3;
axiom ~nl80211_iftype~NL80211_IFTYPE_AP_VLAN == 4;
axiom ~nl80211_iftype~NL80211_IFTYPE_WDS == 5;
axiom ~nl80211_iftype~NL80211_IFTYPE_MONITOR == 6;
axiom ~nl80211_iftype~NL80211_IFTYPE_MESH_POINT == 7;
axiom ~nl80211_iftype~NL80211_IFTYPE_P2P_CLIENT == 8;
axiom ~nl80211_iftype~NL80211_IFTYPE_P2P_GO == 9;
axiom ~nl80211_iftype~NL80211_IFTYPE_P2P_DEVICE == 10;
axiom ~nl80211_iftype~NUM_NL80211_IFTYPES == 11;
axiom ~nl80211_iftype~NL80211_IFTYPE_MAX == 10;
axiom ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_CORE == 0;
axiom ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_USER == 1;
axiom ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_DRIVER == 2;
axiom ~nl80211_reg_initiator~NL80211_REGDOM_SET_BY_COUNTRY_IE == 3;
axiom ~nl80211_user_reg_hint_type~NL80211_USER_REG_HINT_USER == 0;
axiom ~nl80211_user_reg_hint_type~NL80211_USER_REG_HINT_CELL_BASE == 1;
axiom ~nl80211_channel_type~NL80211_CHAN_NO_HT == 0;
axiom ~nl80211_channel_type~NL80211_CHAN_HT20 == 1;
axiom ~nl80211_channel_type~NL80211_CHAN_HT40MINUS == 2;
axiom ~nl80211_channel_type~NL80211_CHAN_HT40PLUS == 3;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_20_NOHT == 0;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_20 == 1;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_40 == 2;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_80 == 3;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_80P80 == 4;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_160 == 5;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_5 == 6;
axiom ~nl80211_chan_width~NL80211_CHAN_WIDTH_10 == 7;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_OPEN_SYSTEM == 0;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_SHARED_KEY == 1;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_FT == 2;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_NETWORK_EAP == 3;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_SAE == 4;
axiom ~nl80211_auth_type~__NL80211_AUTHTYPE_NUM == 5;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_MAX == 4;
axiom ~nl80211_auth_type~NL80211_AUTHTYPE_AUTOMATIC == 5;
axiom ~nl80211_mfp~NL80211_MFP_NO == 0;
axiom ~nl80211_mfp~NL80211_MFP_REQUIRED == 1;
axiom ~nl80211_dfs_state~NL80211_DFS_USABLE == 0;
axiom ~nl80211_dfs_state~NL80211_DFS_UNAVAILABLE == 1;
axiom ~nl80211_dfs_state~NL80211_DFS_AVAILABLE == 2;
axiom ~environment_cap~ENVIRON_ANY == 0;
axiom ~environment_cap~ENVIRON_INDOOR == 1;
axiom ~environment_cap~ENVIRON_OUTDOOR == 2;
axiom ~ieee80211_band~IEEE80211_BAND_2GHZ == 0;
axiom ~ieee80211_band~IEEE80211_BAND_5GHZ == 1;
axiom ~ieee80211_band~IEEE80211_BAND_60GHZ == 2;
axiom ~ieee80211_band~IEEE80211_NUM_BANDS == 3;
axiom ~cfg80211_signal_type~CFG80211_SIGNAL_TYPE_NONE == 0;
axiom ~cfg80211_signal_type~CFG80211_SIGNAL_TYPE_MBM == 1;
axiom ~cfg80211_signal_type~CFG80211_SIGNAL_TYPE_UNSPEC == 2;
axiom ~ieee80211_smps_mode~IEEE80211_SMPS_AUTOMATIC == 0;
axiom ~ieee80211_smps_mode~IEEE80211_SMPS_OFF == 1;
axiom ~ieee80211_smps_mode~IEEE80211_SMPS_STATIC == 2;
axiom ~ieee80211_smps_mode~IEEE80211_SMPS_DYNAMIC == 3;
axiom ~ieee80211_smps_mode~IEEE80211_SMPS_NUM_MODES == 4;
axiom ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_20 == 0;
axiom ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_40 == 1;
axiom ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_80 == 2;
axiom ~ieee80211_sta_rx_bandwidth~IEEE80211_STA_RX_BW_160 == 3;
axiom ~intf_type~INTF_PCI == 0;
axiom ~intf_type~INTF_USB == 1;
axiom ~radio_path~RF90_PATH_A == 0;
axiom ~radio_path~RF90_PATH_B == 1;
axiom ~radio_path~RF90_PATH_C == 2;
axiom ~radio_path~RF90_PATH_D == 3;
axiom ~rf_pwrstate~ERFON == 0;
axiom ~rf_pwrstate~ERFSLEEP == 1;
axiom ~rf_pwrstate~ERFOFF == 2;
axiom ~io_type~IO_CMD_PAUSE_DM_BY_SCAN == 0;
axiom ~io_type~IO_CMD_RESUME_DM_BY_SCAN == 1;
axiom ~rt_enc_alg~NO_ENCRYPTION == 0;
axiom ~rt_enc_alg~WEP40_ENCRYPTION == 1;
axiom ~rt_enc_alg~TKIP_ENCRYPTION == 2;
axiom ~rt_enc_alg~RSERVED_ENCRYPTION == 3;
axiom ~rt_enc_alg~AESCCMP_ENCRYPTION == 4;
axiom ~rt_enc_alg~WEP104_ENCRYPTION == 5;
axiom ~rt_enc_alg~AESCMAC_ENCRYPTION == 6;
axiom ~rt_psmode~EACTIVE == 0;
axiom ~rt_psmode~EMAXPS == 1;
axiom ~rt_psmode~EFASTPS == 2;
axiom ~rt_psmode~EAUTOPS == 3;
axiom ~led_ctl_mode~LED_CTL_POWER_ON == 1;
axiom ~led_ctl_mode~LED_CTL_LINK == 2;
axiom ~led_ctl_mode~LED_CTL_NO_LINK == 3;
axiom ~led_ctl_mode~LED_CTL_TX == 4;
axiom ~led_ctl_mode~LED_CTL_RX == 5;
axiom ~led_ctl_mode~LED_CTL_SITE_SURVEY == 6;
axiom ~led_ctl_mode~LED_CTL_POWER_OFF == 7;
axiom ~led_ctl_mode~LED_CTL_START_TO_LINK == 8;
axiom ~led_ctl_mode~LED_CTL_START_WPS == 9;
axiom ~led_ctl_mode~LED_CTL_STOP_WPS == 10;
axiom ~macphy_mode~SINGLEMAC_SINGLEPHY == 0;
axiom ~macphy_mode~DUALMAC_DUALPHY == 1;
axiom ~macphy_mode~DUALMAC_SINGLEPHY == 2;
axiom ~band_type~BAND_ON_2_4G == 0;
axiom ~band_type~BAND_ON_5G == 1;
axiom ~band_type~BAND_ON_BOTH == 2;
axiom ~band_type~BANDMAX == 3;
axiom ~rtl_link_state~MAC80211_NOLINK == 0;
axiom ~rtl_link_state~MAC80211_LINKING == 1;
axiom ~rtl_link_state~MAC80211_LINKED == 2;
axiom ~rtl_link_state~MAC80211_LINKED_SCANNING == 3;
axiom ~rt_polarity_ctl~RT_POLARITY_LOW_ACT == 0;
axiom ~rt_polarity_ctl~RT_POLARITY_HIGH_ACT == 1;
axiom ~p2p_ps_state~P2P_PS_DISABLE == 0;
axiom ~p2p_ps_state~P2P_PS_ENABLE == 1;
axiom ~p2p_ps_state~P2P_PS_SCAN == 2;
axiom ~p2p_ps_state~P2P_PS_SCAN_DONE == 3;
axiom ~p2p_ps_state~P2P_PS_ALLSTASLEEP == 4;
axiom ~p2p_ps_mode~P2P_PS_NONE == 0;
axiom ~p2p_ps_mode~P2P_PS_CTWINDOW == 1;
axiom ~p2p_ps_mode~P2P_PS_NOA == 2;
axiom ~p2p_ps_mode~P2P_PS_MIX == 3;
axiom ~fwcmd_iotype~FW_CMD_DIG_ENABLE == 0;
axiom ~fwcmd_iotype~FW_CMD_DIG_DISABLE == 1;
axiom ~fwcmd_iotype~FW_CMD_DIG_HALT == 2;
axiom ~fwcmd_iotype~FW_CMD_DIG_RESUME == 3;
axiom ~fwcmd_iotype~FW_CMD_HIGH_PWR_ENABLE == 4;
axiom ~fwcmd_iotype~FW_CMD_HIGH_PWR_DISABLE == 5;
axiom ~fwcmd_iotype~FW_CMD_RA_RESET == 6;
axiom ~fwcmd_iotype~FW_CMD_RA_ACTIVE == 7;
axiom ~fwcmd_iotype~FW_CMD_RA_REFRESH_N == 8;
axiom ~fwcmd_iotype~FW_CMD_RA_REFRESH_BG == 9;
axiom ~fwcmd_iotype~FW_CMD_RA_INIT == 10;
axiom ~fwcmd_iotype~FW_CMD_IQK_INIT == 11;
axiom ~fwcmd_iotype~FW_CMD_TXPWR_TRACK_ENABLE == 12;
axiom ~fwcmd_iotype~FW_CMD_TXPWR_TRACK_DISABLE == 13;
axiom ~fwcmd_iotype~FW_CMD_TXPWR_TRACK_THERMAL == 14;
axiom ~fwcmd_iotype~FW_CMD_PAUSE_DM_BY_SCAN == 15;
axiom ~fwcmd_iotype~FW_CMD_RESUME_DM_BY_SCAN == 16;
axiom ~fwcmd_iotype~FW_CMD_RA_REFRESH_N_COMB == 17;
axiom ~fwcmd_iotype~FW_CMD_RA_REFRESH_BG_COMB == 18;
axiom ~fwcmd_iotype~FW_CMD_ANTENNA_SW_ENABLE == 19;
axiom ~fwcmd_iotype~FW_CMD_ANTENNA_SW_DISABLE == 20;
axiom ~fwcmd_iotype~FW_CMD_TX_FEEDBACK_CCX_ENABLE == 21;
axiom ~fwcmd_iotype~FW_CMD_LPS_ENTER == 22;
axiom ~fwcmd_iotype~FW_CMD_LPS_LEAVE == 23;
axiom ~fwcmd_iotype~FW_CMD_DIG_MODE_SS == 24;
axiom ~fwcmd_iotype~FW_CMD_DIG_MODE_FA == 25;
axiom ~fwcmd_iotype~FW_CMD_ADD_A2_ENTRY == 26;
axiom ~fwcmd_iotype~FW_CMD_CTRL_DM_BY_DRIVER == 27;
axiom ~fwcmd_iotype~FW_CMD_CTRL_DM_BY_DRIVER_NEW == 28;
axiom ~fwcmd_iotype~FW_CMD_PAPE_CONTROL == 29;
axiom ~fwcmd_iotype~FW_CMD_IQK_ENABLE == 30;
axiom ~fw_status~FW_STATUS_INIT == 0;
axiom ~fw_status~FW_STATUS_LOAD_IMEM == 1;
axiom ~fw_status~FW_STATUS_LOAD_EMEM == 2;
axiom ~fw_status~FW_STATUS_LOAD_DMEM == 3;
axiom ~fw_status~FW_STATUS_READY == 4;
axiom ~rtl_led_pin~LED_PIN_GPIO0 == 0;
axiom ~rtl_led_pin~LED_PIN_LED0 == 1;
axiom ~rtl_led_pin~LED_PIN_LED1 == 2;
axiom ~rtl_led_pin~LED_PIN_LED2 == 3;
axiom ~acm_method~eAcmWay0_SwAndHw == 0;
axiom ~acm_method~eAcmWay1_HW == 1;
axiom ~acm_method~eAcmWay2_SW == 2;
axiom ~pci_channel_state~pci_channel_io_normal == 1;
axiom ~pci_channel_state~pci_channel_io_frozen == 2;
axiom ~pci_channel_state~pci_channel_io_perm_failure == 3;
axiom ~wireless_mode~WIRELESS_MODE_UNKNOWN == 0;
axiom ~wireless_mode~WIRELESS_MODE_A == 1;
axiom ~wireless_mode~WIRELESS_MODE_B == 2;
axiom ~wireless_mode~WIRELESS_MODE_G == 4;
axiom ~wireless_mode~WIRELESS_MODE_AUTO == 8;
axiom ~wireless_mode~WIRELESS_MODE_N_24G == 16;
axiom ~wireless_mode~WIRELESS_MODE_N_5G == 32;
axiom ~swchnlcmd_id~CMDID_END == 0;
axiom ~swchnlcmd_id~CMDID_SET_TXPOWEROWER_LEVEL == 1;
axiom ~swchnlcmd_id~CMDID_BBREGWRITE10 == 2;
axiom ~swchnlcmd_id~CMDID_WRITEPORT_ULONG == 3;
axiom ~swchnlcmd_id~CMDID_WRITEPORT_USHORT == 4;
axiom ~swchnlcmd_id~CMDID_WRITEPORT_UCHAR == 5;
axiom ~swchnlcmd_id~CMDID_RF_WRITEREG == 6;
axiom ~module_state~MODULE_STATE_LIVE == 0;
axiom ~module_state~MODULE_STATE_COMING == 1;
axiom ~module_state~MODULE_STATE_GOING == 2;
axiom ~module_state~MODULE_STATE_UNFORMED == 3;
function { :overapproximation "bitwiseAnd" } ~bitwiseAnd(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "shiftLeft" } ~shiftLeft(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "bitwiseOr" } ~bitwiseOr(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "shiftRight" } ~shiftRight(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "bitwiseXor" } ~bitwiseXor(in0 : int, in1 : int) returns (out : int);
function { :overapproximation "bitwiseComplement" } ~bitwiseComplement(in0 : int) returns (out : int);
var ~jiffies : int;

var ~ldv_state_variable_3 : int;

var ~ldv_state_variable_2 : int;

var ~ref_cnt : int;

var ~ldv_state_variable_1 : int;

var ~ldv_state_variable_0 : int;

var ~ldv_retval_20 : int;

var ~ldv_retval_18 : int;

var ~ldv_retval_2 : int;

var ~ldv_retval_5 : int;

var ~ldv_retval_0 : int;

var ~ldv_retval_11 : int;

var ~ldv_retval_1 : int;

var ~ldv_retval_15 : int;

var ~ldv_retval_16 : int;

var ~ldv_retval_8 : int;

var ~ldv_retval_7 : int;

var ~ldv_retval_19 : int;

var ~ldv_retval_14 : int;

var ~ldv_retval_17 : int;

var ~ldv_retval_12 : int;

var ~ldv_retval_6 : int;

var ~ldv_retval_13 : int;

var ~ldv_retval_9 : int;

var ~ldv_retval_10 : int;

var ~ldv_retval_4 : int;

var ~ldv_retval_3 : int;

var ~INTERF_STATE : int;

var ~SERIAL_STATE : int;

var ~dev_counter : int;

var ~#rcu_lock_map.base : int, ~#rcu_lock_map.offset : int;

var ~edca_setting_dl : [int]~u32;

var ~edca_setting_dl_gmode : [int]~u32;

var ~edca_setting_ul : [int]~u32;

var ~#rtl8192sephy_reg_2t2rarray.base : int, ~#rtl8192sephy_reg_2t2rarray.offset : int;

var ~#rtl8192sephy_changeto_1t1rarray.base : int, ~#rtl8192sephy_changeto_1t1rarray.offset : int;

var ~#rtl8192sephy_changeto_1t2rarray.base : int, ~#rtl8192sephy_changeto_1t2rarray.offset : int;

var ~#rtl8192sephy_reg_array_pg.base : int, ~#rtl8192sephy_reg_array_pg.offset : int;

var ~#rtl8192seradioa_1t_array.base : int, ~#rtl8192seradioa_1t_array.offset : int;

var ~#rtl8192seradiob_array.base : int, ~#rtl8192seradiob_array.offset : int;

var ~#rtl8192seradiob_gm_array.base : int, ~#rtl8192seradiob_gm_array.offset : int;

var ~#rtl8192semac_2t_array.base : int, ~#rtl8192semac_2t_array.offset : int;

var ~#rtl8192seagctab_array.base : int, ~#rtl8192seagctab_array.offset : int;

var ~#__this_module.base : int, ~#__this_module.offset : int;

var ~rtl8192se_hal_ops_group0.base : int, ~rtl8192se_hal_ops_group0.offset : int;

var ~rtlwifi_pm_ops_group1.base : int, ~rtlwifi_pm_ops_group1.offset : int;

var ~rtl8192se_hal_ops_group2.base : int, ~rtl8192se_hal_ops_group2.offset : int;

var ~rtl8192se_hal_ops_group1.base : int, ~rtl8192se_hal_ops_group1.offset : int;

var ~rtl92se_driver_group0.base : int, ~rtl92se_driver_group0.offset : int;

var ~#rtl8192se_hal_ops.base : int, ~#rtl8192se_hal_ops.offset : int;

var ~#rtl92se_mod_params.base : int, ~#rtl92se_mod_params.offset : int;

var ~#rtl92se_hal_cfg.base : int, ~#rtl92se_hal_cfg.offset : int;

var ~#rtl92se_pci_ids.base : int, ~#rtl92se_pci_ids.offset : int;

var ~#rtlwifi_pm_ops.base : int, ~#rtlwifi_pm_ops.offset : int;

var ~#rtl92se_driver.base : int, ~#rtl92se_driver.offset : int;

var ~dma_ops.base : int, ~dma_ops.offset : int;

var ~usb_urb.base : int, ~usb_urb.offset : int;

var ~usb_dev.base : int, ~usb_dev.offset : int;

var #NULL.base : int, #NULL.offset : int;

var #valid : [int]int;

var #length : [int]int;

var #memory_int : [int,int]int;

var #memory_$Pointer$.base : [int,int]int, #memory_$Pointer$.offset : [int,int]int;

implementation ULTIMATE.init() returns (){
    var #t~nondet3370.base : int, #t~nondet3370.offset : int;
    var #t~nondet3371.base : int, #t~nondet3371.offset : int;
    var #t~nondet3372.base : int, #t~nondet3372.offset : int;
    var #t~union4005.head : int, #t~union4005.tail : int;
    var #t~union4006.__padding : [int]int, #t~union4006.dep_map.key.base : int, #t~union4006.dep_map.key.offset : int, #t~union4006.dep_map.class_cache.base : [int]int, #t~union4006.dep_map.class_cache.offset : [int]int, #t~union4006.dep_map.name.base : int, #t~union4006.dep_map.name.offset : int, #t~union4006.dep_map.cpu : int, #t~union4006.dep_map.ip : int;

  loc0:
    #NULL.base, #NULL.offset := 0, 0;
    #valid := #valid[0 := 0];
    ~ldv_state_variable_3 := 0;
    ~ldv_state_variable_2 := 0;
    ~ref_cnt := 0;
    ~ldv_state_variable_1 := 0;
    ~ldv_state_variable_0 := 0;
    ~ldv_retval_20 := 0;
    ~ldv_retval_18 := 0;
    ~ldv_retval_2 := 0;
    ~ldv_retval_5 := 0;
    ~ldv_retval_0 := 0;
    ~ldv_retval_11 := 0;
    ~ldv_retval_1 := 0;
    ~ldv_retval_15 := 0;
    ~ldv_retval_16 := 0;
    ~ldv_retval_8 := 0;
    ~ldv_retval_7 := 0;
    ~ldv_retval_19 := 0;
    ~ldv_retval_14 := 0;
    ~ldv_retval_17 := 0;
    ~ldv_retval_12 := 0;
    ~ldv_retval_6 := 0;
    ~ldv_retval_13 := 0;
    ~ldv_retval_9 := 0;
    ~ldv_retval_10 := 0;
    ~ldv_retval_4 := 0;
    ~ldv_retval_3 := 0;
    ~INTERF_STATE := 0;
    ~SERIAL_STATE := 0;
    ~dev_counter := 0;
    ~edca_setting_dl := ~edca_setting_dl[0 := 42063];
    ~edca_setting_dl := ~edca_setting_dl[1 := 6202447];
    ~edca_setting_dl := ~edca_setting_dl[2 := 6202447];
    ~edca_setting_dl := ~edca_setting_dl[3 := 42544];
    ~edca_setting_dl := ~edca_setting_dl[4 := 42063];
    ~edca_setting_dl := ~edca_setting_dl[5 := 42544];
    ~edca_setting_dl := ~edca_setting_dl[6 := 42544];
    ~edca_setting_dl := ~edca_setting_dl[7 := 42027];
    ~edca_setting_dl := ~edca_setting_dl[8 := 0];
    ~edca_setting_dl := ~edca_setting_dl[9 := 0];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[0 := 17186];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[1 := 42063];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[2 := 6202447];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[3 := 42027];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[4 := 6177570];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[5 := 17186];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[6 := 42032];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[7 := 6202447];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[8 := 0];
    ~edca_setting_dl_gmode := ~edca_setting_dl_gmode[9 := 0];
    ~edca_setting_ul := ~edca_setting_ul[0 := 6177570];
    ~edca_setting_ul := ~edca_setting_ul[1 := 42063];
    ~edca_setting_ul := ~edca_setting_ul[2 := 6202447];
    ~edca_setting_ul := ~edca_setting_ul[3 := 6202146];
    ~edca_setting_ul := ~edca_setting_ul[4 := 6202402];
    ~edca_setting_ul := ~edca_setting_ul[5 := 6202146];
    ~edca_setting_ul := ~edca_setting_ul[6 := 4105295];
    ~edca_setting_ul := ~edca_setting_ul[7 := 6202447];
    ~edca_setting_ul := ~edca_setting_ul[8 := 0];
    ~edca_setting_ul := ~edca_setting_ul[9 := 0];
    call ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset := #Ultimate.alloc(1488);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 0, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 4, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 8, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 12, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 16, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 20, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 24, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 28, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 32, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 36, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 40, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 44, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 48, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 52, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 56, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 60, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 64, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 68, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 72, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 76, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 80, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 84, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 88, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 92, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 96, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 100, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 104, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 108, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 112, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 116, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 120, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 124, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 128, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 132, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 136, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 140, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 144, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 148, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 152, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 156, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 160, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 164, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 168, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 172, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 176, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 180, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 184, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 188, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 192, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 196, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 200, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 204, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 208, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 212, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 216, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 220, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 224, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 228, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 232, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 236, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 240, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 244, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 248, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 252, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 256, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 260, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 264, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 268, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 272, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 276, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 280, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 284, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 288, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 292, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 296, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 300, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 304, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 308, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 312, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 316, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 320, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 324, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 328, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 332, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 336, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 340, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 344, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 348, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 352, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 356, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 360, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 364, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 368, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 372, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 376, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 380, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 384, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 388, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 392, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 396, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 400, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 404, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 408, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 412, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 416, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 420, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 424, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 428, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 432, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 436, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 440, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 444, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 448, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 452, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 456, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 460, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 464, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 468, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 472, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 476, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 480, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 484, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 488, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 492, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 496, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 500, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 504, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 508, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 512, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 516, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 520, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 524, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 528, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 532, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 536, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 540, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 544, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 548, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 552, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 556, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 560, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 564, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 568, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 572, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 576, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 580, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 584, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 588, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 592, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 596, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 600, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 604, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 608, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 612, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 616, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 620, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 624, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 628, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 632, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 636, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 640, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 644, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 648, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 652, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 656, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 660, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 664, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 668, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 672, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 676, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 680, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 684, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 688, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 692, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 696, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 700, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 704, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 708, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 712, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 716, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 720, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 724, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 728, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 732, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 736, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 740, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 744, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 748, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 752, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 756, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 760, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 764, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 768, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 772, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 776, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 780, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 784, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 788, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 792, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 796, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 800, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 804, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 808, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 812, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 816, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 820, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 824, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 828, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 832, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 836, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 840, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 844, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 848, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 852, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 856, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 860, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 864, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 868, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 872, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 876, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 880, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 884, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 888, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 892, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 896, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 900, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 904, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 908, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 912, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 916, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 920, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 924, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 928, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 932, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 936, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 940, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 944, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 948, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 952, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 956, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 960, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 964, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 968, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 972, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 976, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 980, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 984, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 988, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 992, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 996, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1000, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1004, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1008, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1012, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1016, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1020, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1024, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1028, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1032, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1036, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1040, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1044, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1048, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1052, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1056, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1060, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1064, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1068, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1072, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1076, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1080, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1084, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1088, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1092, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1096, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1100, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1104, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1108, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1112, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1116, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1120, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1124, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1128, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1132, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1136, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1140, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1144, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1148, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1152, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1156, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1160, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1164, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1168, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1172, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1176, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1180, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1184, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1188, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1192, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1196, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1200, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1204, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1208, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1212, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1216, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1220, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1224, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1228, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1232, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1236, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1240, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1244, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1248, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1252, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1256, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1260, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1264, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1268, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1272, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1276, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1280, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1284, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1288, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1292, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1296, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1300, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1304, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1308, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1312, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1316, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1320, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1324, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1328, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1332, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1336, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1340, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1344, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1348, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1352, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1356, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1360, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1364, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1368, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1372, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1376, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1380, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1384, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1388, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1392, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1396, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1400, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1404, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1408, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1412, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1416, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1420, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1424, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1428, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1432, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1436, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1440, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1444, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1448, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1452, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1456, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1460, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1464, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1468, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1472, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1476, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1480, 4);
    call write~int(0, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset + 1484, 4);
    call ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset := #Ultimate.alloc(192);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 0, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 4, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 8, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 12, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 16, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 20, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 24, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 28, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 32, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 36, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 40, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 44, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 48, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 52, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 56, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 60, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 64, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 68, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 72, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 76, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 80, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 84, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 88, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 92, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 96, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 100, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 104, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 108, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 112, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 116, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 120, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 124, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 128, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 132, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 136, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 140, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 144, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 148, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 152, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 156, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 160, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 164, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 168, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 172, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 176, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 180, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 184, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset + 188, 4);
    call ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset := #Ultimate.alloc(180);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 0, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 4, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 8, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 12, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 16, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 20, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 24, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 28, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 32, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 36, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 40, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 44, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 48, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 52, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 56, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 60, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 64, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 68, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 72, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 76, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 80, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 84, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 88, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 92, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 96, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 100, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 104, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 108, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 112, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 116, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 120, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 124, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 128, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 132, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 136, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 140, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 144, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 148, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 152, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 156, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 160, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 164, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 168, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 172, 4);
    call write~int(0, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset + 176, 4);
    call ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset := #Ultimate.alloc(336);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 0, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 4, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 8, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 12, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 16, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 20, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 24, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 28, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 32, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 36, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 40, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 44, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 48, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 52, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 56, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 60, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 64, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 68, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 72, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 76, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 80, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 84, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 88, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 92, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 96, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 100, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 104, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 108, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 112, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 116, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 120, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 124, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 128, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 132, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 136, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 140, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 144, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 148, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 152, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 156, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 160, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 164, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 168, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 172, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 176, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 180, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 184, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 188, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 192, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 196, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 200, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 204, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 208, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 212, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 216, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 220, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 224, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 228, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 232, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 236, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 240, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 244, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 248, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 252, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 256, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 260, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 264, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 268, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 272, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 276, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 280, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 284, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 288, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 292, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 296, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 300, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 304, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 308, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 312, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 316, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 320, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 324, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 328, 4);
    call write~int(0, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset + 332, 4);
    call ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset := #Ultimate.alloc(808);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 0, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 4, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 8, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 12, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 16, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 20, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 24, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 28, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 32, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 36, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 40, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 44, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 48, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 52, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 56, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 60, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 64, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 68, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 72, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 76, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 80, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 84, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 88, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 92, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 96, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 100, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 104, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 108, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 112, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 116, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 120, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 124, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 128, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 132, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 136, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 140, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 144, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 148, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 152, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 156, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 160, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 164, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 168, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 172, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 176, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 180, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 184, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 188, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 192, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 196, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 200, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 204, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 208, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 212, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 216, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 220, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 224, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 228, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 232, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 236, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 240, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 244, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 248, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 252, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 256, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 260, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 264, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 268, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 272, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 276, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 280, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 284, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 288, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 292, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 296, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 300, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 304, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 308, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 312, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 316, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 320, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 324, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 328, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 332, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 336, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 340, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 344, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 348, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 352, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 356, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 360, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 364, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 368, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 372, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 376, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 380, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 384, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 388, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 392, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 396, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 400, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 404, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 408, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 412, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 416, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 420, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 424, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 428, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 432, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 436, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 440, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 444, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 448, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 452, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 456, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 460, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 464, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 468, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 472, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 476, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 480, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 484, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 488, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 492, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 496, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 500, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 504, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 508, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 512, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 516, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 520, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 524, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 528, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 532, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 536, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 540, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 544, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 548, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 552, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 556, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 560, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 564, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 568, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 572, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 576, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 580, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 584, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 588, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 592, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 596, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 600, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 604, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 608, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 612, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 616, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 620, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 624, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 628, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 632, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 636, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 640, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 644, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 648, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 652, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 656, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 660, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 664, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 668, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 672, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 676, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 680, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 684, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 688, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 692, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 696, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 700, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 704, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 708, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 712, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 716, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 720, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 724, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 728, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 732, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 736, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 740, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 744, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 748, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 752, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 756, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 760, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 764, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 768, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 772, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 776, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 780, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 784, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 788, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 792, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 796, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 800, 4);
    call write~int(0, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset + 804, 4);
    call ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset := #Ultimate.alloc(88);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 0, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 4, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 8, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 12, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 16, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 20, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 24, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 28, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 32, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 36, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 40, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 44, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 48, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 52, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 56, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 60, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 64, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 68, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 72, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 76, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 80, 4);
    call write~int(0, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset + 84, 4);
    call ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset := #Ultimate.alloc(40);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 0, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 4, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 8, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 12, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 16, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 20, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 24, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 28, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 32, 4);
    call write~int(0, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset + 36, 4);
    call ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset := #Ultimate.alloc(424);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 0, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 4, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 8, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 12, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 16, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 20, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 24, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 28, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 32, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 36, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 40, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 44, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 48, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 52, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 56, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 60, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 64, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 68, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 72, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 76, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 80, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 84, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 88, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 92, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 96, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 100, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 104, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 108, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 112, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 116, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 120, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 124, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 128, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 132, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 136, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 140, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 144, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 148, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 152, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 156, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 160, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 164, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 168, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 172, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 176, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 180, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 184, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 188, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 192, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 196, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 200, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 204, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 208, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 212, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 216, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 220, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 224, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 228, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 232, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 236, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 240, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 244, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 248, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 252, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 256, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 260, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 264, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 268, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 272, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 276, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 280, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 284, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 288, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 292, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 296, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 300, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 304, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 308, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 312, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 316, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 320, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 324, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 328, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 332, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 336, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 340, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 344, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 348, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 352, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 356, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 360, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 364, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 368, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 372, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 376, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 380, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 384, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 388, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 392, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 396, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 400, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 404, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 408, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 412, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 416, 4);
    call write~int(0, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset + 420, 4);
    call ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset := #Ultimate.alloc(1280);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 0, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 4, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 8, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 12, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 16, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 20, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 24, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 28, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 32, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 36, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 40, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 44, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 48, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 52, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 56, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 60, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 64, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 68, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 72, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 76, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 80, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 84, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 88, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 92, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 96, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 100, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 104, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 108, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 112, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 116, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 120, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 124, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 128, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 132, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 136, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 140, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 144, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 148, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 152, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 156, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 160, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 164, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 168, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 172, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 176, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 180, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 184, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 188, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 192, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 196, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 200, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 204, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 208, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 212, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 216, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 220, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 224, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 228, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 232, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 236, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 240, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 244, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 248, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 252, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 256, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 260, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 264, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 268, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 272, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 276, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 280, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 284, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 288, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 292, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 296, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 300, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 304, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 308, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 312, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 316, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 320, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 324, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 328, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 332, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 336, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 340, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 344, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 348, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 352, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 356, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 360, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 364, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 368, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 372, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 376, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 380, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 384, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 388, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 392, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 396, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 400, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 404, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 408, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 412, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 416, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 420, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 424, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 428, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 432, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 436, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 440, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 444, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 448, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 452, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 456, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 460, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 464, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 468, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 472, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 476, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 480, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 484, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 488, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 492, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 496, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 500, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 504, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 508, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 512, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 516, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 520, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 524, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 528, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 532, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 536, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 540, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 544, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 548, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 552, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 556, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 560, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 564, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 568, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 572, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 576, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 580, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 584, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 588, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 592, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 596, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 600, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 604, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 608, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 612, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 616, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 620, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 624, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 628, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 632, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 636, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 640, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 644, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 648, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 652, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 656, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 660, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 664, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 668, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 672, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 676, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 680, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 684, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 688, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 692, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 696, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 700, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 704, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 708, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 712, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 716, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 720, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 724, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 728, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 732, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 736, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 740, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 744, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 748, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 752, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 756, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 760, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 764, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 768, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 772, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 776, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 780, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 784, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 788, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 792, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 796, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 800, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 804, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 808, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 812, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 816, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 820, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 824, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 828, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 832, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 836, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 840, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 844, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 848, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 852, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 856, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 860, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 864, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 868, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 872, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 876, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 880, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 884, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 888, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 892, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 896, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 900, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 904, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 908, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 912, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 916, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 920, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 924, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 928, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 932, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 936, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 940, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 944, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 948, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 952, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 956, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 960, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 964, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 968, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 972, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 976, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 980, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 984, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 988, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 992, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 996, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1000, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1004, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1008, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1012, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1016, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1020, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1024, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1028, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1032, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1036, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1040, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1044, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1048, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1052, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1056, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1060, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1064, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1068, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1072, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1076, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1080, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1084, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1088, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1092, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1096, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1100, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1104, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1108, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1112, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1116, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1120, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1124, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1128, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1132, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1136, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1140, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1144, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1148, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1152, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1156, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1160, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1164, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1168, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1172, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1176, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1180, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1184, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1188, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1192, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1196, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1200, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1204, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1208, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1212, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1216, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1220, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1224, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1228, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1232, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1236, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1240, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1244, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1248, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1252, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1256, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1260, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1264, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1268, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1272, 4);
    call write~int(0, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset + 1276, 4);
    ~rtl8192se_hal_ops_group0.base, ~rtl8192se_hal_ops_group0.offset := 0, 0;
    ~rtlwifi_pm_ops_group1.base, ~rtlwifi_pm_ops_group1.offset := 0, 0;
    ~rtl8192se_hal_ops_group2.base, ~rtl8192se_hal_ops_group2.offset := 0, 0;
    ~rtl8192se_hal_ops_group1.base, ~rtl8192se_hal_ops_group1.offset := 0, 0;
    ~rtl92se_driver_group0.base, ~rtl92se_driver_group0.offset := 0, 0;
    call ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset := #Ultimate.alloc(496);
    call write~$Pointer$(#funAddr~rtl92s_init_sw_vars.base, #funAddr~rtl92s_init_sw_vars.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 0, 8);
    call write~$Pointer$(#funAddr~rtl92s_deinit_sw_vars.base, #funAddr~rtl92s_deinit_sw_vars.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 8, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 16, 8);
    call write~$Pointer$(#funAddr~rtl92se_read_eeprom_info.base, #funAddr~rtl92se_read_eeprom_info.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 24, 8);
    call write~$Pointer$(#funAddr~rtl92se_interrupt_recognized.base, #funAddr~rtl92se_interrupt_recognized.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 32, 8);
    call write~$Pointer$(#funAddr~rtl92se_hw_init.base, #funAddr~rtl92se_hw_init.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 40, 8);
    call write~$Pointer$(#funAddr~rtl92se_card_disable.base, #funAddr~rtl92se_card_disable.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 48, 8);
    call write~$Pointer$(#funAddr~rtl92se_suspend.base, #funAddr~rtl92se_suspend.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 56, 8);
    call write~$Pointer$(#funAddr~rtl92se_resume.base, #funAddr~rtl92se_resume.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 64, 8);
    call write~$Pointer$(#funAddr~rtl92se_enable_interrupt.base, #funAddr~rtl92se_enable_interrupt.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 72, 8);
    call write~$Pointer$(#funAddr~rtl92se_disable_interrupt.base, #funAddr~rtl92se_disable_interrupt.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 80, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_network_type.base, #funAddr~rtl92se_set_network_type.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 88, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_check_bssid.base, #funAddr~rtl92se_set_check_bssid.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 96, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_set_bw_mode.base, #funAddr~rtl92s_phy_set_bw_mode.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 104, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_sw_chnl.base, #funAddr~rtl92s_phy_sw_chnl.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 112, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_qos.base, #funAddr~rtl92se_set_qos.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 120, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_beacon_related_registers.base, #funAddr~rtl92se_set_beacon_related_registers.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 128, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_beacon_interval.base, #funAddr~rtl92se_set_beacon_interval.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 136, 8);
    call write~$Pointer$(#funAddr~rtl92se_update_interrupt_mask.base, #funAddr~rtl92se_update_interrupt_mask.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 144, 8);
    call write~$Pointer$(#funAddr~rtl92se_get_hw_reg.base, #funAddr~rtl92se_get_hw_reg.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 152, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_hw_reg.base, #funAddr~rtl92se_set_hw_reg.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 160, 8);
    call write~$Pointer$(#funAddr~rtl92se_update_hal_rate_tbl.base, #funAddr~rtl92se_update_hal_rate_tbl.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 168, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 176, 8);
    call write~$Pointer$(#funAddr~rtl92se_tx_fill_desc.base, #funAddr~rtl92se_tx_fill_desc.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 184, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 192, 8);
    call write~$Pointer$(#funAddr~rtl92se_tx_fill_cmddesc.base, #funAddr~rtl92se_tx_fill_cmddesc.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 200, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 208, 8);
    call write~$Pointer$(#funAddr~rtl92se_rx_query_desc.base, #funAddr~rtl92se_rx_query_desc.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 216, 8);
    call write~$Pointer$(#funAddr~rtl92se_update_channel_access_setting.base, #funAddr~rtl92se_update_channel_access_setting.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 224, 8);
    call write~$Pointer$(#funAddr~rtl92se_gpio_radio_on_off_checking.base, #funAddr~rtl92se_gpio_radio_on_off_checking.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 232, 8);
    call write~$Pointer$(#funAddr~rtl92s_dm_watchdog.base, #funAddr~rtl92s_dm_watchdog.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 240, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_scan_operation_backup.base, #funAddr~rtl92s_phy_scan_operation_backup.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 248, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_set_rf_power_state.base, #funAddr~rtl92s_phy_set_rf_power_state.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 256, 8);
    call write~$Pointer$(#funAddr~rtl92se_led_control.base, #funAddr~rtl92se_led_control.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 264, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_desc.base, #funAddr~rtl92se_set_desc.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 272, 8);
    call write~$Pointer$(#funAddr~rtl92se_get_desc.base, #funAddr~rtl92se_get_desc.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 280, 8);
    call write~$Pointer$(#funAddr~rtl92se_tx_polling.base, #funAddr~rtl92se_tx_polling.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 288, 8);
    call write~$Pointer$(#funAddr~rtl92se_enable_hw_security_config.base, #funAddr~rtl92se_enable_hw_security_config.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 296, 8);
    call write~$Pointer$(#funAddr~rtl92se_set_key.base, #funAddr~rtl92se_set_key.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 304, 8);
    call write~$Pointer$(#funAddr~rtl92se_init_sw_leds.base, #funAddr~rtl92se_init_sw_leds.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 312, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 320, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_query_bb_reg.base, #funAddr~rtl92s_phy_query_bb_reg.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 328, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_set_bb_reg.base, #funAddr~rtl92s_phy_set_bb_reg.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 336, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_query_rf_reg.base, #funAddr~rtl92s_phy_query_rf_reg.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 344, 8);
    call write~$Pointer$(#funAddr~rtl92s_phy_set_rf_reg.base, #funAddr~rtl92s_phy_set_rf_reg.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 352, 8);
    call write~$Pointer$(#funAddr~rtl92se_allow_all_destaddr.base, #funAddr~rtl92se_allow_all_destaddr.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 360, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 368, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 376, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 384, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 392, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 400, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 408, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 416, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 424, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 432, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 440, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 448, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 456, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 464, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 472, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 480, 8);
    call write~$Pointer$(0, 0, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset + 488, 8);
    call ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset := #Ultimate.alloc(8);
    call write~int(0, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset + 0, 1);
    call write~int(0, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset + 1, 4);
    call write~int(1, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset + 5, 1);
    call write~int(1, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset + 6, 1);
    call write~int(0, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset + 7, 1);
    call ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset := #Ultimate.alloc(362);
    call write~int(1, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 0, 1);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 1, 1);
    call #t~nondet3370.base, #t~nondet3370.offset := #Ultimate.alloc(11);
    call write~$Pointer$(#t~nondet3370.base, #t~nondet3370.offset, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 2, 8);
    call #t~nondet3371.base, #t~nondet3371.offset := #Ultimate.alloc(24);
    call write~$Pointer$(#t~nondet3371.base, #t~nondet3371.offset, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 10, 8);
    call write~$Pointer$(~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 18, 8);
    call write~$Pointer$(~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 26, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 34, 8);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 0, 4);
    call write~int(2, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 4, 4);
    call write~int(8, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 8, 4);
    call write~int(4, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 12, 4);
    call write~int(8, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 16, 4);
    call write~int(32, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 20, 4);
    call write~int(524288, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 24, 4);
    call write~int(1, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 28, 4);
    call write~int(52, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 32, 4);
    call write~int(48, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 36, 4);
    call write~int(760, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 40, 4);
    call write~int(48, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 44, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 48, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 52, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 56, 4);
    call write~int(15, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 60, 4);
    call write~int(128, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 64, 4);
    call write~int(16, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 68, 4);
    call write~int(512, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 72, 4);
    call write~int(15, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 76, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 80, 4);
    call write~int(576, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 84, 4);
    call write~int(580, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 88, 4);
    call write~int(584, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 92, 4);
    call write~int(588, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 96, 4);
    call write~int(592, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 100, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 104, 4);
    call write~int(1, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 108, 4);
    call write~int(2, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 112, 4);
    call write~int(4, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 116, 4);
    call write~int(5, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 120, 4);
    call write~int(2147483648, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 124, 4);
    call write~int(1073741824, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 128, 4);
    call write~int(536870912, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 132, 4);
    call write~int(268435456, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 136, 4);
    call write~int(134217728, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 140, 4);
    call write~int(67108864, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 144, 4);
    call write~int(33554432, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 148, 4);
    call write~int(16777216, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 152, 4);
    call write~int(8388608, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 156, 4);
    call write~int(4194304, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 160, 4);
    call write~int(2097152, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 164, 4);
    call write~int(1048576, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 168, 4);
    call write~int(524288, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 172, 4);
    call write~int(262144, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 176, 4);
    call write~int(131072, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 180, 4);
    call write~int(65536, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 184, 4);
    call write~int(32768, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 188, 4);
    call write~int(16384, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 192, 4);
    call write~int(8192, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 196, 4);
    call write~int(4096, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 200, 4);
    call write~int(2048, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 204, 4);
    call write~int(16, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 208, 4);
    call write~int(512, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 212, 4);
    call write~int(256, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 216, 4);
    call write~int(128, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 220, 4);
    call write~int(8, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 224, 4);
    call write~int(64, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 228, 4);
    call write~int(4, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 232, 4);
    call write~int(16, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 236, 4);
    call write~int(8, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 240, 4);
    call write~int(4, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 244, 4);
    call write~int(2, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 248, 4);
    call write~int(1, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 252, 4);
    call write~int(8204, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 256, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 260, 4);
    call write~int(0, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 264, 4);
    call write~int(1, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 268, 4);
    call write~int(2, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 272, 4);
    call write~int(3, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 276, 4);
    call write~int(4, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 280, 4);
    call write~int(5, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 284, 4);
    call write~int(6, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 288, 4);
    call write~int(7, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 292, 4);
    call write~int(8, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 296, 4);
    call write~int(9, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 300, 4);
    call write~int(10, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 304, 4);
    call write~int(11, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 308, 4);
    call write~int(19, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 312, 4);
    call write~int(27, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset + 42 + 316, 4);
    havoc #t~nondet3370.base, #t~nondet3370.offset;
    havoc #t~nondet3371.base, #t~nondet3371.offset;
    call ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset := #Ultimate.alloc(192);
    call write~int(4332, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 0, 4);
    call write~int(33170, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 4, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 8, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 12, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 16, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 20, 4);
    call write~int(~#rtl92se_hal_cfg.base + ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 0 + 24, 8);
    call write~int(4332, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 0, 4);
    call write~int(33137, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 4, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 8, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 12, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 16, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 20, 4);
    call write~int(~#rtl92se_hal_cfg.base + ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 32 + 24, 8);
    call write~int(4332, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 0, 4);
    call write~int(33138, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 4, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 8, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 12, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 16, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 20, 4);
    call write~int(~#rtl92se_hal_cfg.base + ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 64 + 24, 8);
    call write~int(4332, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 0, 4);
    call write~int(33139, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 4, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 8, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 12, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 16, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 20, 4);
    call write~int(~#rtl92se_hal_cfg.base + ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 96 + 24, 8);
    call write~int(4332, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 0, 4);
    call write~int(33140, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 4, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 8, 4);
    call write~int(4294967295, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 12, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 16, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 20, 4);
    call write~int(~#rtl92se_hal_cfg.base + ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 128 + 24, 8);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 0, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 4, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 8, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 12, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 16, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 20, 4);
    call write~int(0, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset + 160 + 24, 8);
    call ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset := #Ultimate.alloc(184);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 0, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 8, 8);
    call write~$Pointer$(#funAddr~rtl_pci_suspend.base, #funAddr~rtl_pci_suspend.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 16, 8);
    call write~$Pointer$(#funAddr~rtl_pci_resume.base, #funAddr~rtl_pci_resume.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 24, 8);
    call write~$Pointer$(#funAddr~rtl_pci_suspend.base, #funAddr~rtl_pci_suspend.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 32, 8);
    call write~$Pointer$(#funAddr~rtl_pci_resume.base, #funAddr~rtl_pci_resume.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 40, 8);
    call write~$Pointer$(#funAddr~rtl_pci_suspend.base, #funAddr~rtl_pci_suspend.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 48, 8);
    call write~$Pointer$(#funAddr~rtl_pci_resume.base, #funAddr~rtl_pci_resume.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 56, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 64, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 72, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 80, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 88, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 96, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 104, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 112, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 120, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 128, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 136, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 144, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 152, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 160, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 168, 8);
    call write~$Pointer$(0, 0, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset + 176, 8);
    call ~#rtl92se_driver.base, ~#rtl92se_driver.offset := #Ultimate.alloc(301);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 0 + 0, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 0 + 8, 8);
    call #t~nondet3372.base, #t~nondet3372.offset := #Ultimate.alloc(10);
    call write~$Pointer$(#t~nondet3372.base, #t~nondet3372.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 16, 8);
    call write~$Pointer$(~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 24, 8);
    call write~$Pointer$(#funAddr~rtl_pci_probe.base, #funAddr~rtl_pci_probe.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 32, 8);
    call write~$Pointer$(#funAddr~rtl_pci_disconnect.base, #funAddr~rtl_pci_disconnect.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 40, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 48, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 56, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 64, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 72, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 80, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 88, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 96, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 0, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 8, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 16, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 24, 8);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 32, 1);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 33, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 41, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 49, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 57, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 65, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 73, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 81, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 89, 8);
    call write~$Pointer$(~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 97, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 104 + 105, 8);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 0 + 0, 4);
    call write~int(#t~union4005.head, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 0 + 0 + 0, 2);
    call write~int(#t~union4005.tail, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 0 + 0 + 2, 2);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 4, 4);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 8, 4);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 12, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 20 + 0, 8);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 20 + 8 + 0, 8);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 20 + 8 + 8, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 20 + 24, 8);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 20 + 32, 4);
    call write~int(0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 20 + 36, 8);
    call write~int(#t~union4006.__padding[0], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0, 1);
    call write~int(#t~union4006.__padding[1], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1, 1);
    call write~int(#t~union4006.__padding[2], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[3], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[4], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[5], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[6], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[7], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[8], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[9], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[10], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[11], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[12], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[13], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[14], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[15], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[16], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[17], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[18], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[19], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[20], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[21], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[22], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~int(#t~union4006.__padding[23], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1, 1);
    call write~$Pointer$(#t~union4006.dep_map.key.base, #t~union4006.dep_map.key.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 24 + 0, 8);
    call write~$Pointer$(#t~union4006.dep_map.class_cache.base[0], #t~union4006.dep_map.class_cache.offset[0], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 24 + 8, 8);
    call write~$Pointer$(#t~union4006.dep_map.class_cache.base[1], #t~union4006.dep_map.class_cache.offset[1], ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 24 + 8 + 8, 8);
    call write~$Pointer$(#t~union4006.dep_map.name.base, #t~union4006.dep_map.name.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 24 + 24, 8);
    call write~int(#t~union4006.dep_map.cpu, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 24 + 32, 4);
    call write~int(#t~union4006.dep_map.ip, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 0 + 0 + 0 + 24 + 36, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 68 + 0, 8);
    call write~$Pointer$(0, 0, ~#rtl92se_driver.base, ~#rtl92se_driver.offset + 217 + 68 + 8, 8);
    havoc #t~nondet3372.base, #t~nondet3372.offset;
    havoc #t~union4005.head, #t~union4005.tail;
    havoc #t~union4006.__padding, #t~union4006.dep_map.key.base, #t~union4006.dep_map.key.offset, #t~union4006.dep_map.class_cache.base, #t~union4006.dep_map.class_cache.offset, #t~union4006.dep_map.name.base, #t~union4006.dep_map.name.offset, #t~union4006.dep_map.cpu, #t~union4006.dep_map.ip;
    ~usb_urb.base, ~usb_urb.offset := 0, 0;
    ~usb_dev.base, ~usb_dev.offset := 0, 0;
    assume true;
    return;
}

procedure ULTIMATE.init() returns ();
modifies #valid, #NULL.base, #NULL.offset, ~ldv_state_variable_3, ~ldv_state_variable_2, ~ref_cnt, ~ldv_state_variable_1, ~ldv_state_variable_0, ~ldv_retval_20, ~ldv_retval_18, ~ldv_retval_2, ~ldv_retval_5, ~ldv_retval_0, ~ldv_retval_11, ~ldv_retval_1, ~ldv_retval_15, ~ldv_retval_16, ~ldv_retval_8, ~ldv_retval_7, ~ldv_retval_19, ~ldv_retval_14, ~ldv_retval_17, ~ldv_retval_12, ~ldv_retval_6, ~ldv_retval_13, ~ldv_retval_9, ~ldv_retval_10, ~ldv_retval_4, ~ldv_retval_3, ~INTERF_STATE, ~SERIAL_STATE, ~dev_counter, ~edca_setting_dl, ~edca_setting_dl_gmode, ~edca_setting_ul, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset, ~rtl8192se_hal_ops_group0.base, ~rtl8192se_hal_ops_group0.offset, ~rtlwifi_pm_ops_group1.base, ~rtlwifi_pm_ops_group1.offset, ~rtl8192se_hal_ops_group2.base, ~rtl8192se_hal_ops_group2.offset, ~rtl8192se_hal_ops_group1.base, ~rtl8192se_hal_ops_group1.offset, ~rtl92se_driver_group0.base, ~rtl92se_driver_group0.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset, ~usb_urb.base, ~usb_urb.offset, ~usb_dev.base, ~usb_dev.offset, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset;
modifies #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, #valid, #length;

implementation ldv_error() returns (){
  loc1:
    assume !false;
    goto loc2;
  loc2:
    assert false;
}

procedure ldv_error() returns ();
modifies ;

implementation ldv_check_final_state() returns (){
  loc3:
    assume !((~usb_urb.base + ~usb_urb.offset) % 18446744073709551616 == 0);
    call ldv_error();
    return;
}

procedure ldv_check_final_state() returns ();
modifies ;

implementation #Ultimate.C_memset(#ptr.base : int, #ptr.offset : int, #value : int, #amount : int) returns (#res.base : int, #res.offset : int){
    var #t~loopctr4010 : int;

  loc4:
    #t~loopctr4010 := 0;
    goto loc5;
  loc5:
    goto loc5_0, loc5_1;
  loc5_0:
    assume #t~loopctr4010 < #amount;
    #memory_int := #memory_int[#ptr.base,#ptr.offset + #t~loopctr4010 * 1 := #value];
    #memory_$Pointer$.base, #memory_$Pointer$.offset := #memory_$Pointer$.base[#ptr.base,#ptr.offset + #t~loopctr4010 * 1 := 0], #memory_$Pointer$.offset[#ptr.base,#ptr.offset + #t~loopctr4010 * 1 := #value % 256];
    #t~loopctr4010 := #t~loopctr4010 + 1;
    goto loc5;
  loc5_1:
    assume !(#t~loopctr4010 < #amount);
    assume #res.base == #ptr.base && #res.offset == #ptr.offset;
    return;
}

procedure #Ultimate.C_memset(#ptr.base : int, #ptr.offset : int, #value : int, #amount : int) returns (#res.base : int, #res.offset : int);
modifies #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset;
free ensures #res.base == #ptr.base && #res.offset == #ptr.offset;

implementation rtl92se_driver_init() returns (#res : int){
    var #t~nondet3373.base : int, #t~nondet3373.offset : int;
    var #t~ret3374 : int;
    var ~tmp~2126 : int;

  loc6:
    havoc ~tmp~2126;
    call #t~nondet3373.base, #t~nondet3373.offset := #Ultimate.alloc(10);
    call #t~ret3374 := __pci_register_driver(~#rtl92se_driver.base, ~#rtl92se_driver.offset, ~#__this_module.base, ~#__this_module.offset, #t~nondet3373.base, #t~nondet3373.offset);
    assume -2147483648 <= #t~ret3374 && #t~ret3374 <= 2147483647;
    ~tmp~2126 := #t~ret3374;
    havoc #t~nondet3373.base, #t~nondet3373.offset;
    havoc #t~ret3374;
    #res := ~tmp~2126;
    assume true;
    return;
}

procedure rtl92se_driver_init() returns (#res : int);
modifies #valid, #length;

implementation ldv_zalloc(#in~size : int) returns (#res.base : int, #res.offset : int){
    var #t~nondet29 : int;
    var #t~malloc30.base : int, #t~malloc30.offset : int;
    var ~size : int;
    var ~p~36.base : int, ~p~36.offset : int;
    var ~tmp~36.base : int, ~tmp~36.offset : int;
    var ~tmp___0~36 : int;

  loc7:
    ~size := #in~size;
    havoc ~p~36.base, ~p~36.offset;
    havoc ~tmp~36.base, ~tmp~36.offset;
    havoc ~tmp___0~36;
    assume -2147483648 <= #t~nondet29 && #t~nondet29 <= 2147483647;
    ~tmp___0~36 := #t~nondet29;
    havoc #t~nondet29;
    assume ~tmp___0~36 != 0;
    #res.base, #res.offset := 0, 0;
    assume true;
    return;
}

procedure ldv_zalloc(#in~size : int) returns (#res.base : int, #res.offset : int);
modifies #valid, #length, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset;

implementation ULTIMATE.start() returns (){
    var #t~ret4007 : int;

  loc8:
    call ULTIMATE.init();
    call #t~ret4007 := main();
    return;
}

procedure ULTIMATE.start() returns ();
modifies #valid, #NULL.base, #NULL.offset, ~ldv_state_variable_3, ~ldv_state_variable_2, ~ref_cnt, ~ldv_state_variable_1, ~ldv_state_variable_0, ~ldv_retval_20, ~ldv_retval_18, ~ldv_retval_2, ~ldv_retval_5, ~ldv_retval_0, ~ldv_retval_11, ~ldv_retval_1, ~ldv_retval_15, ~ldv_retval_16, ~ldv_retval_8, ~ldv_retval_7, ~ldv_retval_19, ~ldv_retval_14, ~ldv_retval_17, ~ldv_retval_12, ~ldv_retval_6, ~ldv_retval_13, ~ldv_retval_9, ~ldv_retval_10, ~ldv_retval_4, ~ldv_retval_3, ~INTERF_STATE, ~SERIAL_STATE, ~dev_counter, ~edca_setting_dl, ~edca_setting_dl_gmode, ~edca_setting_ul, ~#rtl8192sephy_reg_2t2rarray.base, ~#rtl8192sephy_reg_2t2rarray.offset, ~#rtl8192sephy_changeto_1t1rarray.base, ~#rtl8192sephy_changeto_1t1rarray.offset, ~#rtl8192sephy_changeto_1t2rarray.base, ~#rtl8192sephy_changeto_1t2rarray.offset, ~#rtl8192sephy_reg_array_pg.base, ~#rtl8192sephy_reg_array_pg.offset, ~#rtl8192seradioa_1t_array.base, ~#rtl8192seradioa_1t_array.offset, ~#rtl8192seradiob_array.base, ~#rtl8192seradiob_array.offset, ~#rtl8192seradiob_gm_array.base, ~#rtl8192seradiob_gm_array.offset, ~#rtl8192semac_2t_array.base, ~#rtl8192semac_2t_array.offset, ~#rtl8192seagctab_array.base, ~#rtl8192seagctab_array.offset, ~rtl8192se_hal_ops_group0.base, ~rtl8192se_hal_ops_group0.offset, ~rtlwifi_pm_ops_group1.base, ~rtlwifi_pm_ops_group1.offset, ~rtl8192se_hal_ops_group2.base, ~rtl8192se_hal_ops_group2.offset, ~rtl8192se_hal_ops_group1.base, ~rtl8192se_hal_ops_group1.offset, ~rtl92se_driver_group0.base, ~rtl92se_driver_group0.offset, ~#rtl8192se_hal_ops.base, ~#rtl8192se_hal_ops.offset, ~#rtl92se_mod_params.base, ~#rtl92se_mod_params.offset, ~#rtl92se_hal_cfg.base, ~#rtl92se_hal_cfg.offset, ~#rtl92se_pci_ids.base, ~#rtl92se_pci_ids.offset, ~#rtlwifi_pm_ops.base, ~#rtlwifi_pm_ops.offset, ~#rtl92se_driver.base, ~#rtl92se_driver.offset, ~usb_urb.base, ~usb_urb.offset, ~usb_dev.base, ~usb_dev.offset, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, ~ldv_state_variable_1, ~ref_cnt, ~ldv_state_variable_0, ~ldv_state_variable_3, ~ldv_state_variable_2, ~ldv_retval_0, ~ldv_retval_1, ~ldv_retval_20, ~ldv_retval_19, ~ldv_retval_18, ~ldv_retval_17, ~ldv_retval_16, ~ldv_retval_15, ~ldv_retval_14, ~ldv_retval_13, ~ldv_retval_12, ~ldv_retval_11, ~ldv_retval_10, ~ldv_retval_9, ~ldv_retval_8, ~ldv_retval_7, ~ldv_retval_6, ~ldv_retval_5, ~ldv_retval_4, ~ldv_retval_3, ~ldv_retval_2;
modifies #valid, #length, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, ~rtlwifi_pm_ops_group1.base, ~rtlwifi_pm_ops_group1.offset, ~rtl92se_driver_group0.base, ~rtl92se_driver_group0.offset, ~rtl8192se_hal_ops_group0.base, ~rtl8192se_hal_ops_group0.offset, ~rtl8192se_hal_ops_group1.base, ~rtl8192se_hal_ops_group1.offset, ~rtl8192se_hal_ops_group2.base, ~rtl8192se_hal_ops_group2.offset, ~ldv_state_variable_1, ~ref_cnt, ~ldv_state_variable_0, ~ldv_state_variable_3, ~ldv_state_variable_2, ~ldv_retval_0, ~ldv_retval_1, ~ldv_retval_20, ~ldv_retval_19, ~ldv_retval_18, ~ldv_retval_17, ~ldv_retval_16, ~ldv_retval_15, ~ldv_retval_14, ~ldv_retval_13, ~ldv_retval_12, ~ldv_retval_11, ~ldv_retval_10, ~ldv_retval_9, ~ldv_retval_8, ~ldv_retval_7, ~ldv_retval_6, ~ldv_retval_5, ~ldv_retval_4, ~ldv_retval_3, ~ldv_retval_2;

implementation main() returns (#res : int){
    var #t~ret3380.base : int, #t~ret3380.offset : int;
    var #t~ret3381 : ~u32;
    var #t~ret3382 : ~u8;
    var #t~ret3383 : ~u32;
    var #t~ret3384.base : int, #t~ret3384.offset : int;
    var #t~ret3385 : ~u8;
    var #t~ret3386 : ~u8;
    var #t~ret3387 : ~u8;
    var #t~ret3388.base : int, #t~ret3388.offset : int;
    var #t~ret3389.base : int, #t~ret3389.offset : int;
    var #t~ret3390 : ~u32;
    var #t~ret3391 : ~u8;
    var #t~ret3392.base : int, #t~ret3392.offset : int;
    var #t~ret3393 : ~u32;
    var #t~ret3394 : ~u32;
    var #t~ret3395 : ~u32;
    var #t~ret3396 : ~u8;
    var #t~ret3397 : ~u8;
    var #t~ret3398 : ~u8;
    var #t~ret3399.base : int, #t~ret3399.offset : int;
    var #t~ret3400.base : int, #t~ret3400.offset : int;
    var #t~ret3401.base : int, #t~ret3401.offset : int;
    var #t~ret3402.base : int, #t~ret3402.offset : int;
    var #t~ret3403.base : int, #t~ret3403.offset : int;
    var #t~ret3404.base : int, #t~ret3404.offset : int;
    var #t~ret3405.base : int, #t~ret3405.offset : int;
    var #t~ret3406 : ~u32;
    var #t~ret3407 : ~u32;
    var #t~ret3408.base : int, #t~ret3408.offset : int;
    var #t~ret3409.base : int, #t~ret3409.offset : int;
    var #t~ret3410.base : int, #t~ret3410.offset : int;
    var #t~ret3411 : ~u32;
    var #t~ret3412.base : int, #t~ret3412.offset : int;
    var #t~ret3413.base : int, #t~ret3413.offset : int;
    var #t~ret3414.base : int, #t~ret3414.offset : int;
    var #t~ret3415 : ~u32;
    var #t~ret3416 : ~u32;
    var #t~nondet3417 : int;
    var #t~ret3418 : ~u8;
    var #t~ret3419 : ~u32;
    var #t~ret3420 : ~u32;
    var #t~memset3421.base : int, #t~memset3421.offset : int;
    var #t~memset3422.base : int, #t~memset3422.offset : int;
    var #t~memset3423.base : int, #t~memset3423.offset : int;
    var #t~memset3424.base : int, #t~memset3424.offset : int;
    var #t~memset3425.base : int, #t~memset3425.offset : int;
    var #t~memset3426.base : int, #t~memset3426.offset : int;
    var #t~memset3427.base : int, #t~memset3427.offset : int;
    var #t~memset3428.base : int, #t~memset3428.offset : int;
    var #t~memset3429.base : int, #t~memset3429.offset : int;
    var #t~memset3430.base : int, #t~memset3430.offset : int;
    var #t~memset3431.base : int, #t~memset3431.offset : int;
    var #t~memset3432.base : int, #t~memset3432.offset : int;
    var #t~memset3433.base : int, #t~memset3433.offset : int;
    var #t~memset3434.base : int, #t~memset3434.offset : int;
    var #t~memset3435.base : int, #t~memset3435.offset : int;
    var #t~memset3436.base : int, #t~memset3436.offset : int;
    var #t~nondet3437 : int;
    var #t~switch3438 : bool;
    var #t~nondet3439 : int;
    var #t~switch3440 : bool;
    var #t~ret3441 : int;
    var #t~nondet3442 : int;
    var #t~switch3443 : bool;
    var #t~ret3444 : int;
    var #t~nondet3445 : int;
    var #t~switch3446 : bool;
    var #t~mem3447 : int;
    var #t~mem3448 : int;
    var #t~mem3449 : int;
    var #t~mem3450 : int;
    var #t~mem3451 : int;
    var #t~mem3452 : int;
    var #t~mem3453 : int;
    var #t~mem3454 : int;
    var #t~mem3455 : int;
    var #t~mem3456 : int;
    var #t~mem3457 : int;
    var #t~mem3458 : int;
    var #t~mem3459 : int;
    var #t~ret3460 : int;
    var #t~mem3461 : int;
    var #t~ret3462 : int;
    var #t~ret3463 : int;
    var #t~ret3464 : int;
    var #t~mem3465 : int;
    var #t~mem3466 : int;
    var #t~mem3467 : int;
    var #t~mem3468 : int;
    var #t~mem3469 : int;
    var #t~ret3470 : ~u32;
    var #t~mem3471 : int;
    var #t~ret3472 : ~u32;
    var #t~ret3473 : ~bool;
    var #t~ret3474 : ~bool;
    var #t~ret3475 : ~u32;
    var #t~ret3476 : ~u32;
    var #t~mem3477 : int;
    var #t~mem3478 : int;
    var #t~mem3479 : int;
    var #t~mem3480 : int;
    var #t~mem3481 : int;
    var #t~mem3482 : int;
    var #t~mem3483 : int;
    var #t~ret3484 : ~bool;
    var #t~mem3485 : int;
    var #t~ret3486 : ~bool;
    var #t~ret3487 : ~u8;
    var #t~ret3488 : ~u8;
    var #t~mem3489 : int;
    var #t~mem3490 : int;
    var #t~ret3491 : int;
    var #t~ret3492 : int;
    var #t~mem3493 : int;
    var #t~ret3494 : ~u32;
    var #t~mem3495 : int;
    var #t~ret3496 : ~u32;
    var #t~ret3497 : ~bool;
    var #t~ret3498 : ~bool;
    var #t~ret3499 : int;
    var #t~ret3500 : int;
    var #t~nondet3501 : int;
    var #t~switch3502 : bool;
    var #t~ret3503 : int;
    var #t~ret3504 : int;
    var #t~ret3505 : int;
    var #t~ret3506 : int;
    var #t~ret3507 : int;
    var #t~ret3508 : int;
    var #t~ret3509 : int;
    var #t~ret3510 : int;
    var #t~ret3511 : int;
    var #t~ret3512 : int;
    var #t~ret3513 : int;
    var #t~ret3514 : int;
    var #t~ret3515 : int;
    var #t~ret3516 : int;
    var #t~ret3517 : int;
    var #t~ret3518 : int;
    var #t~ret3519 : int;
    var #t~ret3520 : int;
    var #t~ret3521 : int;
    var #t~ret3522 : int;
    var ~ldvarg0~2154.base : int, ~ldvarg0~2154.offset : int;
    var ~tmp~2154.base : int, ~tmp~2154.offset : int;
    var ~#ldvarg18~2154.base : int, ~#ldvarg18~2154.offset : int;
    var ~ldvarg11~2154 : ~u32;
    var ~tmp___0~2154 : ~u32;
    var ~ldvarg51~2154 : ~u8;
    var ~tmp___1~2154 : ~u8;
    var ~ldvarg32~2154 : ~u32;
    var ~tmp___2~2154 : ~u32;
    var ~#ldvarg7~2154.base : int, ~#ldvarg7~2154.offset : int;
    var ~ldvarg23~2154.base : int, ~ldvarg23~2154.offset : int;
    var ~tmp___3~2154.base : int, ~tmp___3~2154.offset : int;
    var ~ldvarg43~2154 : ~u8;
    var ~tmp___4~2154 : ~u8;
    var ~#ldvarg42~2154.base : int, ~#ldvarg42~2154.offset : int;
    var ~ldvarg12~2154 : ~u8;
    var ~tmp___5~2154 : ~u8;
    var ~ldvarg56~2154 : ~u8;
    var ~tmp___6~2154 : ~u8;
    var ~#ldvarg50~2154.base : int, ~#ldvarg50~2154.offset : int;
    var ~#ldvarg46~2154.base : int, ~#ldvarg46~2154.offset : int;
    var ~ldvarg1~2154.base : int, ~ldvarg1~2154.offset : int;
    var ~tmp___7~2154.base : int, ~tmp___7~2154.offset : int;
    var ~ldvarg37~2154.base : int, ~ldvarg37~2154.offset : int;
    var ~tmp___8~2154.base : int, ~tmp___8~2154.offset : int;
    var ~ldvarg53~2154 : ~u32;
    var ~tmp___9~2154 : ~u32;
    var ~ldvarg29~2154 : ~u8;
    var ~tmp___10~2154 : ~u8;
    var ~#ldvarg44~2154.base : int, ~#ldvarg44~2154.offset : int;
    var ~ldvarg24~2154.base : int, ~ldvarg24~2154.offset : int;
    var ~tmp___11~2154.base : int, ~tmp___11~2154.offset : int;
    var ~#ldvarg35~2154.base : int, ~#ldvarg35~2154.offset : int;
    var ~#ldvarg38~2154.base : int, ~#ldvarg38~2154.offset : int;
    var ~ldvarg5~2154 : ~u32;
    var ~tmp___12~2154 : ~u32;
    var ~ldvarg33~2154 : ~u32;
    var ~tmp___13~2154 : ~u32;
    var ~ldvarg6~2154 : ~u32;
    var ~tmp___14~2154 : ~u32;
    var ~ldvarg16~2154 : ~u8;
    var ~tmp___15~2154 : ~u8;
    var ~#ldvarg48~2154.base : int, ~#ldvarg48~2154.offset : int;
    var ~ldvarg4~2154 : ~u8;
    var ~tmp___16~2154 : ~u8;
    var ~#ldvarg14~2154.base : int, ~#ldvarg14~2154.offset : int;
    var ~ldvarg34~2154 : ~u8;
    var ~tmp___17~2154 : ~u8;
    var ~ldvarg28~2154.base : int, ~ldvarg28~2154.offset : int;
    var ~tmp___18~2154.base : int, ~tmp___18~2154.offset : int;
    var ~ldvarg2~2154.base : int, ~ldvarg2~2154.offset : int;
    var ~tmp___19~2154.base : int, ~tmp___19~2154.offset : int;
    var ~ldvarg47~2154.base : int, ~ldvarg47~2154.offset : int;
    var ~tmp___20~2154.base : int, ~tmp___20~2154.offset : int;
    var ~ldvarg39~2154.base : int, ~ldvarg39~2154.offset : int;
    var ~tmp___21~2154.base : int, ~tmp___21~2154.offset : int;
    var ~ldvarg20~2154.base : int, ~ldvarg20~2154.offset : int;
    var ~tmp___22~2154.base : int, ~tmp___22~2154.offset : int;
    var ~ldvarg31~2154.base : int, ~ldvarg31~2154.offset : int;
    var ~tmp___23~2154.base : int, ~tmp___23~2154.offset : int;
    var ~#ldvarg41~2154.base : int, ~#ldvarg41~2154.offset : int;
    var ~ldvarg3~2154.base : int, ~ldvarg3~2154.offset : int;
    var ~tmp___24~2154.base : int, ~tmp___24~2154.offset : int;
    var ~ldvarg49~2154 : ~u32;
    var ~tmp___25~2154 : ~u32;
    var ~ldvarg8~2154 : ~u32;
    var ~tmp___26~2154 : ~u32;
    var ~#ldvarg13~2154.base : int, ~#ldvarg13~2154.offset : int;
    var ~ldvarg55~2154.base : int, ~ldvarg55~2154.offset : int;
    var ~tmp___27~2154.base : int, ~tmp___27~2154.offset : int;
    var ~ldvarg36~2154.base : int, ~ldvarg36~2154.offset : int;
    var ~tmp___28~2154.base : int, ~tmp___28~2154.offset : int;
    var ~#ldvarg10~2154.base : int, ~#ldvarg10~2154.offset : int;
    var ~ldvarg40~2154.base : int, ~ldvarg40~2154.offset : int;
    var ~tmp___29~2154.base : int, ~tmp___29~2154.offset : int;
    var ~ldvarg9~2154 : ~u32;
    var ~tmp___30~2154 : ~u32;
    var ~#ldvarg45~2154.base : int, ~#ldvarg45~2154.offset : int;
    var ~ldvarg26~2154.base : int, ~ldvarg26~2154.offset : int;
    var ~tmp___31~2154.base : int, ~tmp___31~2154.offset : int;
    var ~ldvarg27~2154.base : int, ~ldvarg27~2154.offset : int;
    var ~tmp___32~2154.base : int, ~tmp___32~2154.offset : int;
    var ~ldvarg15~2154.base : int, ~ldvarg15~2154.offset : int;
    var ~tmp___33~2154.base : int, ~tmp___33~2154.offset : int;
    var ~#ldvarg30~2154.base : int, ~#ldvarg30~2154.offset : int;
    var ~ldvarg21~2154 : ~u32;
    var ~tmp___34~2154 : ~u32;
    var ~ldvarg54~2154 : ~u32;
    var ~tmp___35~2154 : ~u32;
    var ~ldvarg17~2154 : int;
    var ~tmp___36~2154 : int;
    var ~ldvarg25~2154 : ~u8;
    var ~tmp___37~2154 : ~u8;
    var ~ldvarg22~2154 : ~u32;
    var ~tmp___38~2154 : ~u32;
    var ~#ldvarg19~2154.base : int, ~#ldvarg19~2154.offset : int;
    var ~ldvarg52~2154 : ~u32;
    var ~tmp___39~2154 : ~u32;
    var ~tmp___40~2154 : int;
    var ~tmp___41~2154 : int;
    var ~tmp___42~2154 : int;
    var ~tmp___43~2154 : int;
    var ~tmp___44~2154 : int;

  loc9:
    havoc ~ldvarg0~2154.base, ~ldvarg0~2154.offset;
    havoc ~tmp~2154.base, ~tmp~2154.offset;
    call ~#ldvarg18~2154.base, ~#ldvarg18~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg11~2154;
    havoc ~tmp___0~2154;
    havoc ~ldvarg51~2154;
    havoc ~tmp___1~2154;
    havoc ~ldvarg32~2154;
    havoc ~tmp___2~2154;
    call ~#ldvarg7~2154.base, ~#ldvarg7~2154.offset := #Ultimate.alloc(4);
    havoc ~ldvarg23~2154.base, ~ldvarg23~2154.offset;
    havoc ~tmp___3~2154.base, ~tmp___3~2154.offset;
    havoc ~ldvarg43~2154;
    havoc ~tmp___4~2154;
    call ~#ldvarg42~2154.base, ~#ldvarg42~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg12~2154;
    havoc ~tmp___5~2154;
    havoc ~ldvarg56~2154;
    havoc ~tmp___6~2154;
    call ~#ldvarg50~2154.base, ~#ldvarg50~2154.offset := #Ultimate.alloc(1);
    call ~#ldvarg46~2154.base, ~#ldvarg46~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg1~2154.base, ~ldvarg1~2154.offset;
    havoc ~tmp___7~2154.base, ~tmp___7~2154.offset;
    havoc ~ldvarg37~2154.base, ~ldvarg37~2154.offset;
    havoc ~tmp___8~2154.base, ~tmp___8~2154.offset;
    havoc ~ldvarg53~2154;
    havoc ~tmp___9~2154;
    havoc ~ldvarg29~2154;
    havoc ~tmp___10~2154;
    call ~#ldvarg44~2154.base, ~#ldvarg44~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg24~2154.base, ~ldvarg24~2154.offset;
    havoc ~tmp___11~2154.base, ~tmp___11~2154.offset;
    call ~#ldvarg35~2154.base, ~#ldvarg35~2154.offset := #Ultimate.alloc(1);
    call ~#ldvarg38~2154.base, ~#ldvarg38~2154.offset := #Ultimate.alloc(4);
    havoc ~ldvarg5~2154;
    havoc ~tmp___12~2154;
    havoc ~ldvarg33~2154;
    havoc ~tmp___13~2154;
    havoc ~ldvarg6~2154;
    havoc ~tmp___14~2154;
    havoc ~ldvarg16~2154;
    havoc ~tmp___15~2154;
    call ~#ldvarg48~2154.base, ~#ldvarg48~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg4~2154;
    havoc ~tmp___16~2154;
    call ~#ldvarg14~2154.base, ~#ldvarg14~2154.offset := #Ultimate.alloc(4);
    havoc ~ldvarg34~2154;
    havoc ~tmp___17~2154;
    havoc ~ldvarg28~2154.base, ~ldvarg28~2154.offset;
    havoc ~tmp___18~2154.base, ~tmp___18~2154.offset;
    havoc ~ldvarg2~2154.base, ~ldvarg2~2154.offset;
    havoc ~tmp___19~2154.base, ~tmp___19~2154.offset;
    havoc ~ldvarg47~2154.base, ~ldvarg47~2154.offset;
    havoc ~tmp___20~2154.base, ~tmp___20~2154.offset;
    havoc ~ldvarg39~2154.base, ~ldvarg39~2154.offset;
    havoc ~tmp___21~2154.base, ~tmp___21~2154.offset;
    havoc ~ldvarg20~2154.base, ~ldvarg20~2154.offset;
    havoc ~tmp___22~2154.base, ~tmp___22~2154.offset;
    havoc ~ldvarg31~2154.base, ~ldvarg31~2154.offset;
    havoc ~tmp___23~2154.base, ~tmp___23~2154.offset;
    call ~#ldvarg41~2154.base, ~#ldvarg41~2154.offset := #Ultimate.alloc(4);
    havoc ~ldvarg3~2154.base, ~ldvarg3~2154.offset;
    havoc ~tmp___24~2154.base, ~tmp___24~2154.offset;
    havoc ~ldvarg49~2154;
    havoc ~tmp___25~2154;
    havoc ~ldvarg8~2154;
    havoc ~tmp___26~2154;
    call ~#ldvarg13~2154.base, ~#ldvarg13~2154.offset := #Ultimate.alloc(4);
    havoc ~ldvarg55~2154.base, ~ldvarg55~2154.offset;
    havoc ~tmp___27~2154.base, ~tmp___27~2154.offset;
    havoc ~ldvarg36~2154.base, ~ldvarg36~2154.offset;
    havoc ~tmp___28~2154.base, ~tmp___28~2154.offset;
    call ~#ldvarg10~2154.base, ~#ldvarg10~2154.offset := #Ultimate.alloc(4);
    havoc ~ldvarg40~2154.base, ~ldvarg40~2154.offset;
    havoc ~tmp___29~2154.base, ~tmp___29~2154.offset;
    havoc ~ldvarg9~2154;
    havoc ~tmp___30~2154;
    call ~#ldvarg45~2154.base, ~#ldvarg45~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg26~2154.base, ~ldvarg26~2154.offset;
    havoc ~tmp___31~2154.base, ~tmp___31~2154.offset;
    havoc ~ldvarg27~2154.base, ~ldvarg27~2154.offset;
    havoc ~tmp___32~2154.base, ~tmp___32~2154.offset;
    havoc ~ldvarg15~2154.base, ~ldvarg15~2154.offset;
    havoc ~tmp___33~2154.base, ~tmp___33~2154.offset;
    call ~#ldvarg30~2154.base, ~#ldvarg30~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg21~2154;
    havoc ~tmp___34~2154;
    havoc ~ldvarg54~2154;
    havoc ~tmp___35~2154;
    havoc ~ldvarg17~2154;
    havoc ~tmp___36~2154;
    havoc ~ldvarg25~2154;
    havoc ~tmp___37~2154;
    havoc ~ldvarg22~2154;
    havoc ~tmp___38~2154;
    call ~#ldvarg19~2154.base, ~#ldvarg19~2154.offset := #Ultimate.alloc(1);
    havoc ~ldvarg52~2154;
    havoc ~tmp___39~2154;
    havoc ~tmp___40~2154;
    havoc ~tmp___41~2154;
    havoc ~tmp___42~2154;
    havoc ~tmp___43~2154;
    havoc ~tmp___44~2154;
    call #t~ret3380.base, #t~ret3380.offset := ldv_zalloc(32);
    ~tmp~2154.base, ~tmp~2154.offset := #t~ret3380.base, #t~ret3380.offset;
    havoc #t~ret3380.base, #t~ret3380.offset;
    ~ldvarg0~2154.base, ~ldvarg0~2154.offset := ~tmp~2154.base, ~tmp~2154.offset;
    call #t~ret3381 := __VERIFIER_nondet_u32();
    ~tmp___0~2154 := #t~ret3381;
    havoc #t~ret3381;
    ~ldvarg11~2154 := ~tmp___0~2154;
    call #t~ret3382 := __VERIFIER_nondet_u8();
    ~tmp___1~2154 := #t~ret3382;
    havoc #t~ret3382;
    ~ldvarg51~2154 := ~tmp___1~2154;
    call #t~ret3383 := __VERIFIER_nondet_u32();
    ~tmp___2~2154 := #t~ret3383;
    havoc #t~ret3383;
    ~ldvarg32~2154 := ~tmp___2~2154;
    call #t~ret3384.base, #t~ret3384.offset := ldv_zalloc(1);
    ~tmp___3~2154.base, ~tmp___3~2154.offset := #t~ret3384.base, #t~ret3384.offset;
    havoc #t~ret3384.base, #t~ret3384.offset;
    ~ldvarg23~2154.base, ~ldvarg23~2154.offset := ~tmp___3~2154.base, ~tmp___3~2154.offset;
    call #t~ret3385 := __VERIFIER_nondet_u8();
    ~tmp___4~2154 := #t~ret3385;
    havoc #t~ret3385;
    ~ldvarg43~2154 := ~tmp___4~2154;
    call #t~ret3386 := __VERIFIER_nondet_u8();
    ~tmp___5~2154 := #t~ret3386;
    havoc #t~ret3386;
    ~ldvarg12~2154 := ~tmp___5~2154;
    call #t~ret3387 := __VERIFIER_nondet_u8();
    ~tmp___6~2154 := #t~ret3387;
    havoc #t~ret3387;
    ~ldvarg56~2154 := ~tmp___6~2154;
    call #t~ret3388.base, #t~ret3388.offset := ldv_zalloc(1);
    ~tmp___7~2154.base, ~tmp___7~2154.offset := #t~ret3388.base, #t~ret3388.offset;
    havoc #t~ret3388.base, #t~ret3388.offset;
    ~ldvarg1~2154.base, ~ldvarg1~2154.offset := ~tmp___7~2154.base, ~tmp___7~2154.offset;
    call #t~ret3389.base, #t~ret3389.offset := ldv_zalloc(1);
    ~tmp___8~2154.base, ~tmp___8~2154.offset := #t~ret3389.base, #t~ret3389.offset;
    havoc #t~ret3389.base, #t~ret3389.offset;
    ~ldvarg37~2154.base, ~ldvarg37~2154.offset := ~tmp___8~2154.base, ~tmp___8~2154.offset;
    call #t~ret3390 := __VERIFIER_nondet_u32();
    ~tmp___9~2154 := #t~ret3390;
    havoc #t~ret3390;
    ~ldvarg53~2154 := ~tmp___9~2154;
    call #t~ret3391 := __VERIFIER_nondet_u8();
    ~tmp___10~2154 := #t~ret3391;
    havoc #t~ret3391;
    ~ldvarg29~2154 := ~tmp___10~2154;
    call #t~ret3392.base, #t~ret3392.offset := ldv_zalloc(1);
    ~tmp___11~2154.base, ~tmp___11~2154.offset := #t~ret3392.base, #t~ret3392.offset;
    havoc #t~ret3392.base, #t~ret3392.offset;
    ~ldvarg24~2154.base, ~ldvarg24~2154.offset := ~tmp___11~2154.base, ~tmp___11~2154.offset;
    call #t~ret3393 := __VERIFIER_nondet_u32();
    ~tmp___12~2154 := #t~ret3393;
    havoc #t~ret3393;
    ~ldvarg5~2154 := ~tmp___12~2154;
    call #t~ret3394 := __VERIFIER_nondet_u32();
    ~tmp___13~2154 := #t~ret3394;
    havoc #t~ret3394;
    ~ldvarg33~2154 := ~tmp___13~2154;
    call #t~ret3395 := __VERIFIER_nondet_u32();
    ~tmp___14~2154 := #t~ret3395;
    havoc #t~ret3395;
    ~ldvarg6~2154 := ~tmp___14~2154;
    call #t~ret3396 := __VERIFIER_nondet_u8();
    ~tmp___15~2154 := #t~ret3396;
    havoc #t~ret3396;
    ~ldvarg16~2154 := ~tmp___15~2154;
    call #t~ret3397 := __VERIFIER_nondet_u8();
    ~tmp___16~2154 := #t~ret3397;
    havoc #t~ret3397;
    ~ldvarg4~2154 := ~tmp___16~2154;
    call #t~ret3398 := __VERIFIER_nondet_u8();
    ~tmp___17~2154 := #t~ret3398;
    havoc #t~ret3398;
    ~ldvarg34~2154 := ~tmp___17~2154;
    call #t~ret3399.base, #t~ret3399.offset := ldv_zalloc(48);
    ~tmp___18~2154.base, ~tmp___18~2154.offset := #t~ret3399.base, #t~ret3399.offset;
    havoc #t~ret3399.base, #t~ret3399.offset;
    ~ldvarg28~2154.base, ~ldvarg28~2154.offset := ~tmp___18~2154.base, ~tmp___18~2154.offset;
    call #t~ret3400.base, #t~ret3400.offset := ldv_zalloc(48);
    ~tmp___19~2154.base, ~tmp___19~2154.offset := #t~ret3400.base, #t~ret3400.offset;
    havoc #t~ret3400.base, #t~ret3400.offset;
    ~ldvarg2~2154.base, ~ldvarg2~2154.offset := ~tmp___19~2154.base, ~tmp___19~2154.offset;
    call #t~ret3401.base, #t~ret3401.offset := ldv_zalloc(1);
    ~tmp___20~2154.base, ~tmp___20~2154.offset := #t~ret3401.base, #t~ret3401.offset;
    havoc #t~ret3401.base, #t~ret3401.offset;
    ~ldvarg47~2154.base, ~ldvarg47~2154.offset := ~tmp___20~2154.base, ~tmp___20~2154.offset;
    call #t~ret3402.base, #t~ret3402.offset := ldv_zalloc(4);
    ~tmp___21~2154.base, ~tmp___21~2154.offset := #t~ret3402.base, #t~ret3402.offset;
    havoc #t~ret3402.base, #t~ret3402.offset;
    ~ldvarg39~2154.base, ~ldvarg39~2154.offset := ~tmp___21~2154.base, ~tmp___21~2154.offset;
    call #t~ret3403.base, #t~ret3403.offset := ldv_zalloc(1);
    ~tmp___22~2154.base, ~tmp___22~2154.offset := #t~ret3403.base, #t~ret3403.offset;
    havoc #t~ret3403.base, #t~ret3403.offset;
    ~ldvarg20~2154.base, ~ldvarg20~2154.offset := ~tmp___22~2154.base, ~tmp___22~2154.offset;
    call #t~ret3404.base, #t~ret3404.offset := ldv_zalloc(1);
    ~tmp___23~2154.base, ~tmp___23~2154.offset := #t~ret3404.base, #t~ret3404.offset;
    havoc #t~ret3404.base, #t~ret3404.offset;
    ~ldvarg31~2154.base, ~ldvarg31~2154.offset := ~tmp___23~2154.base, ~tmp___23~2154.offset;
    call #t~ret3405.base, #t~ret3405.offset := ldv_zalloc(120);
    ~tmp___24~2154.base, ~tmp___24~2154.offset := #t~ret3405.base, #t~ret3405.offset;
    havoc #t~ret3405.base, #t~ret3405.offset;
    ~ldvarg3~2154.base, ~ldvarg3~2154.offset := ~tmp___24~2154.base, ~tmp___24~2154.offset;
    call #t~ret3406 := __VERIFIER_nondet_u32();
    ~tmp___25~2154 := #t~ret3406;
    havoc #t~ret3406;
    ~ldvarg49~2154 := ~tmp___25~2154;
    call #t~ret3407 := __VERIFIER_nondet_u32();
    ~tmp___26~2154 := #t~ret3407;
    havoc #t~ret3407;
    ~ldvarg8~2154 := ~tmp___26~2154;
    call #t~ret3408.base, #t~ret3408.offset := ldv_zalloc(1);
    ~tmp___27~2154.base, ~tmp___27~2154.offset := #t~ret3408.base, #t~ret3408.offset;
    havoc #t~ret3408.base, #t~ret3408.offset;
    ~ldvarg55~2154.base, ~ldvarg55~2154.offset := ~tmp___27~2154.base, ~tmp___27~2154.offset;
    call #t~ret3409.base, #t~ret3409.offset := ldv_zalloc(1);
    ~tmp___28~2154.base, ~tmp___28~2154.offset := #t~ret3409.base, #t~ret3409.offset;
    havoc #t~ret3409.base, #t~ret3409.offset;
    ~ldvarg36~2154.base, ~ldvarg36~2154.offset := ~tmp___28~2154.base, ~tmp___28~2154.offset;
    call #t~ret3410.base, #t~ret3410.offset := ldv_zalloc(4);
    ~tmp___29~2154.base, ~tmp___29~2154.offset := #t~ret3410.base, #t~ret3410.offset;
    havoc #t~ret3410.base, #t~ret3410.offset;
    ~ldvarg40~2154.base, ~ldvarg40~2154.offset := ~tmp___29~2154.base, ~tmp___29~2154.offset;
    call #t~ret3411 := __VERIFIER_nondet_u32();
    ~tmp___30~2154 := #t~ret3411;
    havoc #t~ret3411;
    ~ldvarg9~2154 := ~tmp___30~2154;
    call #t~ret3412.base, #t~ret3412.offset := ldv_zalloc(30);
    ~tmp___31~2154.base, ~tmp___31~2154.offset := #t~ret3412.base, #t~ret3412.offset;
    havoc #t~ret3412.base, #t~ret3412.offset;
    ~ldvarg26~2154.base, ~ldvarg26~2154.offset := ~tmp___31~2154.base, ~tmp___31~2154.offset;
    call #t~ret3413.base, #t~ret3413.offset := ldv_zalloc(56);
    ~tmp___32~2154.base, ~tmp___32~2154.offset := #t~ret3413.base, #t~ret3413.offset;
    havoc #t~ret3413.base, #t~ret3413.offset;
    ~ldvarg27~2154.base, ~ldvarg27~2154.offset := ~tmp___32~2154.base, ~tmp___32~2154.offset;
    call #t~ret3414.base, #t~ret3414.offset := ldv_zalloc(1);
    ~tmp___33~2154.base, ~tmp___33~2154.offset := #t~ret3414.base, #t~ret3414.offset;
    havoc #t~ret3414.base, #t~ret3414.offset;
    ~ldvarg15~2154.base, ~ldvarg15~2154.offset := ~tmp___33~2154.base, ~tmp___33~2154.offset;
    call #t~ret3415 := __VERIFIER_nondet_u32();
    ~tmp___34~2154 := #t~ret3415;
    havoc #t~ret3415;
    ~ldvarg21~2154 := ~tmp___34~2154;
    call #t~ret3416 := __VERIFIER_nondet_u32();
    ~tmp___35~2154 := #t~ret3416;
    havoc #t~ret3416;
    ~ldvarg54~2154 := ~tmp___35~2154;
    assume -2147483648 <= #t~nondet3417 && #t~nondet3417 <= 2147483647;
    ~tmp___36~2154 := #t~nondet3417;
    havoc #t~nondet3417;
    ~ldvarg17~2154 := ~tmp___36~2154;
    call #t~ret3418 := __VERIFIER_nondet_u8();
    ~tmp___37~2154 := #t~ret3418;
    havoc #t~ret3418;
    ~ldvarg25~2154 := ~tmp___37~2154;
    call #t~ret3419 := __VERIFIER_nondet_u32();
    ~tmp___38~2154 := #t~ret3419;
    havoc #t~ret3419;
    ~ldvarg22~2154 := ~tmp___38~2154;
    call #t~ret3420 := __VERIFIER_nondet_u32();
    ~tmp___39~2154 := #t~ret3420;
    havoc #t~ret3420;
    ~ldvarg52~2154 := ~tmp___39~2154;
    call ldv_initialize();
    call #t~memset3421.base, #t~memset3421.offset := #Ultimate.C_memset(~#ldvarg18~2154.base, ~#ldvarg18~2154.offset, 0, 1);
    havoc #t~memset3421.base, #t~memset3421.offset;
    call #t~memset3422.base, #t~memset3422.offset := #Ultimate.C_memset(~#ldvarg7~2154.base, ~#ldvarg7~2154.offset, 0, 4);
    havoc #t~memset3422.base, #t~memset3422.offset;
    call #t~memset3423.base, #t~memset3423.offset := #Ultimate.C_memset(~#ldvarg42~2154.base, ~#ldvarg42~2154.offset, 0, 1);
    havoc #t~memset3423.base, #t~memset3423.offset;
    call #t~memset3424.base, #t~memset3424.offset := #Ultimate.C_memset(~#ldvarg50~2154.base, ~#ldvarg50~2154.offset, 0, 1);
    havoc #t~memset3424.base, #t~memset3424.offset;
    call #t~memset3425.base, #t~memset3425.offset := #Ultimate.C_memset(~#ldvarg46~2154.base, ~#ldvarg46~2154.offset, 0, 1);
    havoc #t~memset3425.base, #t~memset3425.offset;
    call #t~memset3426.base, #t~memset3426.offset := #Ultimate.C_memset(~#ldvarg44~2154.base, ~#ldvarg44~2154.offset, 0, 1);
    havoc #t~memset3426.base, #t~memset3426.offset;
    call #t~memset3427.base, #t~memset3427.offset := #Ultimate.C_memset(~#ldvarg35~2154.base, ~#ldvarg35~2154.offset, 0, 1);
    havoc #t~memset3427.base, #t~memset3427.offset;
    call #t~memset3428.base, #t~memset3428.offset := #Ultimate.C_memset(~#ldvarg38~2154.base, ~#ldvarg38~2154.offset, 0, 4);
    havoc #t~memset3428.base, #t~memset3428.offset;
    call #t~memset3429.base, #t~memset3429.offset := #Ultimate.C_memset(~#ldvarg48~2154.base, ~#ldvarg48~2154.offset, 0, 1);
    havoc #t~memset3429.base, #t~memset3429.offset;
    call #t~memset3430.base, #t~memset3430.offset := #Ultimate.C_memset(~#ldvarg14~2154.base, ~#ldvarg14~2154.offset, 0, 4);
    havoc #t~memset3430.base, #t~memset3430.offset;
    call #t~memset3431.base, #t~memset3431.offset := #Ultimate.C_memset(~#ldvarg41~2154.base, ~#ldvarg41~2154.offset, 0, 4);
    havoc #t~memset3431.base, #t~memset3431.offset;
    call #t~memset3432.base, #t~memset3432.offset := #Ultimate.C_memset(~#ldvarg13~2154.base, ~#ldvarg13~2154.offset, 0, 4);
    havoc #t~memset3432.base, #t~memset3432.offset;
    call #t~memset3433.base, #t~memset3433.offset := #Ultimate.C_memset(~#ldvarg10~2154.base, ~#ldvarg10~2154.offset, 0, 4);
    havoc #t~memset3433.base, #t~memset3433.offset;
    call #t~memset3434.base, #t~memset3434.offset := #Ultimate.C_memset(~#ldvarg45~2154.base, ~#ldvarg45~2154.offset, 0, 1);
    havoc #t~memset3434.base, #t~memset3434.offset;
    call #t~memset3435.base, #t~memset3435.offset := #Ultimate.C_memset(~#ldvarg30~2154.base, ~#ldvarg30~2154.offset, 0, 1);
    havoc #t~memset3435.base, #t~memset3435.offset;
    call #t~memset3436.base, #t~memset3436.offset := #Ultimate.C_memset(~#ldvarg19~2154.base, ~#ldvarg19~2154.offset, 0, 1);
    havoc #t~memset3436.base, #t~memset3436.offset;
    ~ldv_state_variable_1 := 0;
    ~ref_cnt := 0;
    ~ldv_state_variable_0 := 1;
    ~ldv_state_variable_3 := 0;
    ~ldv_state_variable_2 := 0;
    assume -2147483648 <= #t~nondet3437 && #t~nondet3437 <= 2147483647;
    ~tmp___40~2154 := #t~nondet3437;
    havoc #t~nondet3437;
    #t~switch3438 := ~tmp___40~2154 == 0;
    assume !#t~switch3438;
    #t~switch3438 := #t~switch3438 || ~tmp___40~2154 == 1;
    assume #t~switch3438;
    assume ~ldv_state_variable_0 != 0;
    assume -2147483648 <= #t~nondet3442 && #t~nondet3442 <= 2147483647;
    ~tmp___42~2154 := #t~nondet3442;
    havoc #t~nondet3442;
    #t~switch3443 := ~tmp___42~2154 == 0;
    assume !#t~switch3443;
    #t~switch3443 := #t~switch3443 || ~tmp___42~2154 == 1;
    assume #t~switch3443;
    assume ~ldv_state_variable_0 == 1;
    call #t~ret3444 := rtl92se_driver_init();
    assume -2147483648 <= #t~ret3444 && #t~ret3444 <= 2147483647;
    ~ldv_retval_1 := #t~ret3444;
    havoc #t~ret3444;
    assume !(~ldv_retval_1 == 0);
    assume ~ldv_retval_1 != 0;
    ~ldv_state_variable_0 := 2;
    call ldv_check_final_state();
    return;
}

procedure main() returns (#res : int);
modifies ~ldv_state_variable_1, ~ref_cnt, ~ldv_state_variable_0, ~ldv_state_variable_3, ~ldv_state_variable_2, ~ldv_retval_0, ~ldv_retval_1, ~ldv_retval_20, ~ldv_retval_19, ~ldv_retval_18, ~ldv_retval_17, ~ldv_retval_16, ~ldv_retval_15, ~ldv_retval_14, ~ldv_retval_13, ~ldv_retval_12, ~ldv_retval_11, ~ldv_retval_10, ~ldv_retval_9, ~ldv_retval_8, ~ldv_retval_7, ~ldv_retval_6, ~ldv_retval_5, ~ldv_retval_4, ~ldv_retval_3, ~ldv_retval_2, #valid, #length, #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset, ~rtlwifi_pm_ops_group1.base, ~rtlwifi_pm_ops_group1.offset, ~rtl92se_driver_group0.base, ~rtl92se_driver_group0.offset, ~rtl8192se_hal_ops_group0.base, ~rtl8192se_hal_ops_group0.offset, ~rtl8192se_hal_ops_group1.base, ~rtl8192se_hal_ops_group1.offset, ~rtl8192se_hal_ops_group2.base, ~rtl8192se_hal_ops_group2.offset;

procedure ldv_thaw_noirq_2() returns (#res : int);
modifies ;

procedure ldv_suspend_late_2() returns (#res : int);
modifies ;

procedure pci_bus_write_config_dword(#in~825.base : int, #in~825.offset : int, #in~826 : int, #in~827 : int, #in~828 : int) returns (#res : int);
modifies ;

procedure pci_unregister_driver(#in~3247.base : int, #in~3247.offset : int) returns ();
modifies ;

procedure debug_lockdep_rcu_enabled() returns (#res : int);
modifies ;

procedure rtl_cam_empty_entry(#in~815.base : int, #in~815.offset : int, #in~816 : int) returns ();
modifies ;

procedure ldv_release_3() returns (#res : int);
modifies ;

procedure __memcpy(#in~785.base : int, #in~785.offset : int, #in~786.base : int, #in~786.offset : int, #in~787 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure ldv_freeze_late_2() returns (#res : int);
modifies ;

procedure rtl_signal_scale_mapping(#in~3597.base : int, #in~3597.offset : int, #in~3598 : int) returns (#res : int);
modifies ;

procedure rtl_get_tcb_desc(#in~3586.base : int, #in~3586.offset : int, #in~3587.base : int, #in~3587.offset : int, #in~3588.base : int, #in~3588.offset : int, #in~3589.base : int, #in~3589.offset : int, #in~3590.base : int, #in~3590.offset : int) returns ();
modifies ;

procedure lock_release(#in~9.base : int, #in~9.offset : int, #in~10 : int, #in~11 : int) returns ();
modifies ;

procedure rtl_pci_suspend(#in~3251.base : int, #in~3251.offset : int) returns (#res : int);
modifies ;

procedure pci_bus_read_config_dword(#in~821.base : int, #in~821.offset : int, #in~822 : int, #in~823 : int, #in~824.base : int, #in~824.offset : int) returns (#res : int);
modifies ;

procedure rtl_ps_enable_nic(#in~2096.base : int, #in~2096.offset : int) returns (#res : ~bool);
modifies ;

procedure ieee80211_find_sta(#in~31.base : int, #in~31.offset : int, #in~32.base : int, #in~32.offset : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure read~$Pointer$(#ptr.base : int, #ptr.offset : int, #sizeOfReadType : int) returns (#value.base : int, #value.offset : int);
ensures #value.base == #memory_$Pointer$.base[#ptr.base,#ptr.offset] && #value.offset == #memory_$Pointer$.offset[#ptr.base,#ptr.offset];

procedure __VERIFIER_nondet_u32() returns (#res : ~u32);
modifies ;

procedure ldv_poweroff_noirq_2() returns (#res : int);
modifies ;

procedure ldv_complete_2() returns (#res : int);
modifies ;

procedure _raw_spin_unlock(#in~2094.base : int, #in~2094.offset : int) returns ();
modifies ;

procedure debug_dma_mapping_error(#in~3531.base : int, #in~3531.offset : int, #in~3532 : int) returns ();
modifies ;

procedure ULTIMATE.dealloc(~addr.base : int, ~addr.offset : int) returns ();
free ensures #valid == old(#valid)[~addr.base := 0];
modifies #valid;

procedure printk(#in~0.base : int, #in~0.offset : int) returns (#res : int);
modifies ;

procedure calloc(#in~nmemb : int, #in~size : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure _raw_spin_lock_irqsave(#in~483.base : int, #in~483.offset : int) returns (#res : int);
modifies ;

procedure rtl_efuse_shadow_map_update(#in~801.base : int, #in~801.offset : int) returns ();
modifies ;

procedure rtl_init_rfkill(#in~3243.base : int, #in~3243.offset : int) returns ();
modifies ;

procedure release_firmware(#in~3241.base : int, #in~3241.offset : int) returns ();
modifies ;

procedure ldv_probe_3() returns (#res : int);
modifies ;

procedure rtl_pci_probe(#in~3248.base : int, #in~3248.offset : int, #in~3249.base : int, #in~3249.offset : int) returns (#res : int);
modifies ;

procedure rtl_cam_get_free_entry(#in~817.base : int, #in~817.offset : int, #in~818.base : int, #in~818.offset : int) returns (#res : ~u8);
modifies ;

procedure ldv_prepare_2() returns (#res : int);
modifies ;

procedure __VERIFIER_nondet_int() returns (#res : int);
modifies ;

procedure rtlwifi_rate_mapping(#in~3591.base : int, #in~3591.offset : int, #in~3592 : int, #in~3593 : int, #in~3594 : int) returns (#res : int);
modifies ;

procedure ieee80211_register_hw(#in~3242.base : int, #in~3242.offset : int) returns (#res : int);
modifies ;

procedure jiffies_to_msecs(#in~2095 : int) returns (#res : int);
modifies ;

procedure rtl_ps_disable_nic(#in~2097.base : int, #in~2097.offset : int) returns (#res : ~bool);
modifies ;

procedure rtl_pci_resume(#in~3252.base : int, #in~3252.offset : int) returns (#res : int);
modifies ;

procedure #Ultimate.alloc(~size : int) returns (#res.base : int, #res.offset : int);
ensures old(#valid)[#res.base] == 0;
ensures #valid == old(#valid)[#res.base := 1];
ensures #res.offset == 0;
ensures #res.base != 0;
ensures #length == old(#length)[#res.base := ~size];
modifies #valid, #length;

procedure ULTIMATE.free(~addr.base : int, ~addr.offset : int) returns ();
free requires ~addr.offset == 0;
free requires ~addr.base == 0 || #valid[~addr.base] == 1;
free ensures (if ~addr.base == 0 then #valid == old(#valid) else #valid == old(#valid)[~addr.base := 0]);
modifies #valid;

procedure read~int(#ptr.base : int, #ptr.offset : int, #sizeOfReadType : int) returns (#value : int);
ensures #value == #memory_int[#ptr.base,#ptr.offset];

procedure ldv_initialize() returns ();
modifies ;

procedure __phys_addr(#in~3523 : int) returns (#res : int);
modifies ;

procedure vzalloc(#in~3232 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure synchronize_irq(#in~797 : int) returns ();
modifies ;

procedure rtl_query_rxpwrpercentage(#in~3595 : int) returns (#res : ~u8);
modifies ;

procedure print_hex_dump(#in~788.base : int, #in~788.offset : int, #in~789.base : int, #in~789.offset : int, #in~790 : int, #in~791 : int, #in~792 : int, #in~793.base : int, #in~793.offset : int, #in~794 : int, #in~795 : int) returns ();
modifies ;

procedure rtl_cam_reset_all_entry(#in~802.base : int, #in~802.offset : int) returns ();
modifies ;

procedure rtl_cam_mark_invalid(#in~813.base : int, #in~813.offset : int, #in~814 : int) returns ();
modifies ;

procedure __netdev_alloc_skb(#in~500.base : int, #in~500.offset : int, #in~501 : int, #in~502 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure ldv_poweroff_late_2() returns (#res : int);
modifies ;

procedure vfree(#in~3233.base : int, #in~3233.offset : int) returns ();
modifies ;

procedure write~int(#value : int, #ptr.base : int, #ptr.offset : int, #sizeOfWrittenType : int) returns ();
modifies #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset;
ensures #memory_int == old(#memory_int)[#ptr.base,#ptr.offset := #value];
ensures #memory_$Pointer$.base == old(#memory_$Pointer$.base)[#ptr.base,#ptr.offset := #memory_$Pointer$.base[#ptr.base,#ptr.offset]] && #memory_$Pointer$.offset == old(#memory_$Pointer$.offset)[#ptr.base,#ptr.offset := #memory_$Pointer$.offset[#ptr.base,#ptr.offset]];

procedure __VERIFIER_error() returns ();
modifies ;

procedure rtl_cam_delete_one_entry(#in~810.base : int, #in~810.offset : int, #in~811.base : int, #in~811.offset : int, #in~812 : int) returns (#res : int);
modifies ;

procedure efuse_read_1byte(#in~799.base : int, #in~799.offset : int, #in~800 : int) returns (#res : ~u8);
modifies ;

procedure request_firmware_nowait(#in~3234.base : int, #in~3234.offset : int, #in~3235 : int, #in~3236.base : int, #in~3236.offset : int, #in~3237.base : int, #in~3237.offset : int, #in~3238 : int, #in~3239.base : int, #in~3239.offset : int, #in~3240.base : int, #in~3240.offset : int) returns (#res : int);
modifies ;

procedure rtl_cam_del_entry(#in~819.base : int, #in~819.offset : int, #in~820.base : int, #in~820.offset : int) returns ();
modifies ;

procedure ldv_restore_early_2() returns (#res : int);
modifies ;

procedure C.complete(#in~3231.base : int, #in~3231.offset : int) returns ();
modifies ;

procedure rcu_is_cpu_idle() returns (#res : int);
modifies ;

procedure __VERIFIER_assume(#in~expression : int) returns ();
modifies ;

procedure ldv_suspend_noirq_2() returns (#res : int);
modifies ;

procedure lock_acquire(#in~2.base : int, #in~2.offset : int, #in~3 : int, #in~4 : int, #in~5 : int, #in~6 : int, #in~7.base : int, #in~7.offset : int, #in~8 : int) returns ();
modifies ;

procedure __const_udelay(#in~482 : int) returns ();
modifies ;

procedure write~$Pointer$(#value.base : int, #value.offset : int, #ptr.base : int, #ptr.offset : int, #sizeOfWrittenType : int) returns ();
modifies #memory_int, #memory_$Pointer$.base, #memory_$Pointer$.offset;
ensures #memory_int == old(#memory_int)[#ptr.base,#ptr.offset := #memory_int[#ptr.base,#ptr.offset]];
ensures #memory_$Pointer$.base == old(#memory_$Pointer$.base)[#ptr.base,#ptr.offset := #value.base] && #memory_$Pointer$.offset == old(#memory_$Pointer$.offset)[#ptr.base,#ptr.offset := #value.offset];

procedure lockdep_rcu_suspicious(#in~12.base : int, #in~12.offset : int, #in~13 : int, #in~14.base : int, #in~14.offset : int) returns ();
modifies ;

procedure __bad_percpu_size() returns ();
modifies ;

procedure ldv_restore_noirq_2() returns (#res : int);
modifies ;

procedure rtl_process_phyinfo(#in~3599.base : int, #in~3599.offset : int, #in~3600.base : int, #in~3600.offset : int, #in~3601.base : int, #in~3601.offset : int) returns ();
modifies ;

procedure _raw_spin_unlock_irqrestore(#in~484.base : int, #in~484.offset : int, #in~485 : int) returns ();
modifies ;

procedure ldv_resume_early_2() returns (#res : int);
modifies ;

procedure memset(#in~479.base : int, #in~479.offset : int, #in~480 : int, #in~481 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure debug_dma_map_page(#in~3524.base : int, #in~3524.offset : int, #in~3525.base : int, #in~3525.offset : int, #in~3526 : int, #in~3527 : int, #in~3528 : int, #in~3529 : int, #in~3530 : int) returns ();
modifies ;

procedure ldv_resume_noirq_2() returns (#res : int);
modifies ;

procedure ldv_freeze_noirq_2() returns (#res : int);
modifies ;

procedure skb_put(#in~494.base : int, #in~494.offset : int, #in~495 : int) returns (#res.base : int, #res.offset : int);
modifies ;

procedure __pci_register_driver(#in~3244.base : int, #in~3244.offset : int, #in~3245.base : int, #in~3245.offset : int, #in~3246.base : int, #in~3246.offset : int) returns (#res : int);
modifies ;

procedure rtl_cam_add_one_entry(#in~803.base : int, #in~803.offset : int, #in~804.base : int, #in~804.offset : int, #in~805 : int, #in~806 : int, #in~807 : int, #in~808 : int, #in~809.base : int, #in~809.offset : int) returns (#res : ~u8);
modifies ;

procedure _raw_spin_lock(#in~2093.base : int, #in~2093.offset : int) returns ();
modifies ;

procedure ldv_thaw_early_2() returns (#res : int);
modifies ;

procedure rtl_pci_disconnect(#in~3250.base : int, #in~3250.offset : int) returns ();
modifies ;

procedure rtl_evm_db_to_percentage(#in~3596 : int) returns (#res : ~u8);
modifies ;

procedure __VERIFIER_nondet_u8() returns (#res : ~u8);
modifies ;

