#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56a92d4e3540 .scope module, "I2C_FIFO_TB" "I2C_FIFO_TB" 2 5;
 .timescale -9 -12;
v0x56a92d507840_0 .var *"_ivl_0", 0 0; Local signal
v0x56a92d507940_0 .var "addr_in", 6 0;
v0x56a92d507a30_0 .var "clk", 0 0;
v0x56a92d507b30_0 .var "data_in", 7 0;
v0x56a92d507c00_0 .net "fifo_full", 0 0, L_0x56a92d5188b0;  1 drivers
v0x56a92d507d40_0 .net "i2c_clk", 0 0, v0x56a92d4e6550_0;  1 drivers
o0x779c51ac1e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x56a92d507de0_0 .net "ready", 0 0, o0x779c51ac1e28;  0 drivers
v0x56a92d507e80_0 .var "rst", 0 0;
v0x56a92d507f20_0 .net "scl", 0 0, L_0x56a92d5190d0;  1 drivers
v0x56a92d508050_0 .net "sda", 0 0, v0x56a92d504d30_0;  1 drivers
v0x56a92d5080f0_0 .var "start", 0 0;
S_0x56a92d4c0730 .scope module, "divider" "CLK_DIVIDER" 2 20, 3 1 0, S_0x56a92d4e3540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REF_CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "SCL";
P_0x56a92d4d6d80 .param/l "DELAY" 0 3 7, +C4<00000000000000000000001111101000>;
v0x56a92d4e5cd0_0 .net "REF_CLK", 0 0, v0x56a92d507a30_0;  1 drivers
v0x56a92d4e5fb0_0 .net "RST", 0 0, v0x56a92d507e80_0;  1 drivers
v0x56a92d4e6550_0 .var "SCL", 0 0;
v0x56a92d4ab5e0_0 .var "count", 9 0;
E_0x56a92d47de90 .event anyedge, v0x56a92d4e5cd0_0;
S_0x56a92d502940 .scope module, "uut" "I2C_FIFO" 2 26, 4 4 0, S_0x56a92d4e3540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK_IW";
    .port_info 1 /INPUT 1 "RST_IW";
    .port_info 2 /INPUT 1 "START_IW";
    .port_info 3 /INPUT 7 "ADDR_IW";
    .port_info 4 /INPUT 8 "DATA_IW";
    .port_info 5 /INOUT 1 "SCL_IOW";
    .port_info 6 /INOUT 1 "SDA_IOW";
    .port_info 7 /OUTPUT 1 "READY_OW";
    .port_info 8 /OUTPUT 1 "FULL_OW";
L_0x56a92d4e63f0 .functor NOT 1, L_0x56a92d5083c0, C4<0>, C4<0>, C4<0>;
L_0x56a92d4a8ae0 .functor AND 1, L_0x56a92d4e63f0, L_0x56a92d5198f0, C4<1>, C4<1>;
v0x56a92d5068b0_0 .net "ADDR_IW", 6 0, v0x56a92d507940_0;  1 drivers
v0x56a92d5069b0_0 .net "CLK_IW", 0 0, v0x56a92d4e6550_0;  alias, 1 drivers
v0x56a92d506a70_0 .net "DATA_IW", 7 0, v0x56a92d507b30_0;  1 drivers
v0x56a92d506b10_0 .net "FULL_OW", 0 0, L_0x56a92d5188b0;  alias, 1 drivers
v0x56a92d506be0_0 .net "READY_OW", 0 0, o0x779c51ac1e28;  alias, 0 drivers
v0x56a92d506c80_0 .net "RST_IW", 0 0, v0x56a92d507e80_0;  alias, 1 drivers
v0x56a92d506d20_0 .net "SCL_IOW", 0 0, L_0x56a92d5190d0;  alias, 1 drivers
v0x56a92d506dc0_0 .net "SDA_IOW", 0 0, v0x56a92d504d30_0;  alias, 1 drivers
v0x56a92d506e90_0 .net "START_IW", 0 0, v0x56a92d5080f0_0;  1 drivers
v0x56a92d506f60_0 .net *"_ivl_2", 0 0, L_0x56a92d4e63f0;  1 drivers
v0x56a92d507000_0 .net "fifo_data_in", 14 0, L_0x56a92d508190;  1 drivers
v0x56a92d5070d0_0 .net "fifo_data_out", 14 0, v0x56a92d4b0f30_0;  1 drivers
v0x56a92d5071a0_0 .net "fifo_empty", 0 0, L_0x56a92d5083c0;  1 drivers
v0x56a92d507270_0 .net "fifo_start", 0 0, L_0x56a92d4a8ae0;  1 drivers
v0x56a92d507310_0 .net "ready", 0 0, L_0x56a92d5198f0;  1 drivers
L_0x56a92d508190 .concat [ 8 7 0 0], v0x56a92d507b30_0, v0x56a92d507940_0;
L_0x56a92d5199e0 .part v0x56a92d4b0f30_0, 8, 7;
L_0x56a92d519ad0 .part v0x56a92d4b0f30_0, 0, 8;
S_0x56a92d502c50 .scope module, "fifo" "FIFO" 4 23, 5 1 0, S_0x56a92d502940;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "DATA_IN_I";
    .port_info 1 /INPUT 1 "CLK_IW";
    .port_info 2 /INPUT 1 "RST_IW";
    .port_info 3 /INPUT 1 "WRITE_EN_IW";
    .port_info 4 /INPUT 1 "READ_EN_IW";
    .port_info 5 /OUTPUT 15 "DATA_OUT_OR";
    .port_info 6 /OUTPUT 1 "FULL_OW";
    .port_info 7 /OUTPUT 1 "EMPTY_OW";
P_0x56a92d4dc8b0 .param/l "DATA_LEN" 0 5 2, +C4<00000000000000000000000000001111>;
P_0x56a92d4dc8f0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000000000010000>;
L_0x56a92d4e5b70 .functor NOT 1, L_0x56a92d5083c0, C4<0>, C4<0>, C4<0>;
L_0x56a92d4e5e50 .functor NOT 1, L_0x56a92d5188b0, C4<0>, C4<0>, C4<0>;
v0x56a92d4e2640_0 .net "CLK_IW", 0 0, v0x56a92d4e6550_0;  alias, 1 drivers
v0x56a92d4b05c0_0 .net "DATA_IN_I", 14 0, L_0x56a92d508190;  alias, 1 drivers
v0x56a92d4b0f30_0 .var "DATA_OUT_OR", 14 0;
v0x56a92d503090_0 .net "EMPTY_OW", 0 0, L_0x56a92d5083c0;  alias, 1 drivers
v0x56a92d503150_0 .net "FULL_OW", 0 0, L_0x56a92d5188b0;  alias, 1 drivers
v0x56a92d503260_0 .net "NOT_EMPTY_OW", 0 0, L_0x56a92d4e5b70;  1 drivers
v0x56a92d503320_0 .net "NOT_FULL_OW", 0 0, L_0x56a92d4e5e50;  1 drivers
v0x56a92d5033e0_0 .net "READ_EN_IW", 0 0, L_0x56a92d4a8ae0;  alias, 1 drivers
v0x56a92d5034a0_0 .net "RST_IW", 0 0, v0x56a92d507e80_0;  alias, 1 drivers
v0x56a92d503540_0 .net "WRITE_EN_IW", 0 0, v0x56a92d5080f0_0;  alias, 1 drivers
v0x56a92d5035e0_0 .net *"_ivl_0", 0 0, L_0x56a92d508320;  1 drivers
L_0x779c51a780a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d5036a0_0 .net *"_ivl_11", 27 0, L_0x779c51a780a8;  1 drivers
L_0x779c51a780f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x56a92d503780_0 .net/2u *"_ivl_12", 31 0, L_0x779c51a780f0;  1 drivers
v0x56a92d503860_0 .net *"_ivl_14", 0 0, L_0x56a92d5186f0;  1 drivers
L_0x779c51a78138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56a92d503920_0 .net/2u *"_ivl_16", 0 0, L_0x779c51a78138;  1 drivers
L_0x779c51a78180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56a92d503a00_0 .net/2u *"_ivl_18", 0 0, L_0x779c51a78180;  1 drivers
L_0x779c51a78018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56a92d503ae0_0 .net/2u *"_ivl_2", 0 0, L_0x779c51a78018;  1 drivers
L_0x779c51a78060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56a92d503bc0_0 .net/2u *"_ivl_4", 0 0, L_0x779c51a78060;  1 drivers
v0x56a92d503ca0_0 .net *"_ivl_8", 31 0, L_0x56a92d5085a0;  1 drivers
v0x56a92d503d80 .array "memory", 15 0, 14 0;
v0x56a92d503e40_0 .var "read_ptr", 3 0;
v0x56a92d503f20_0 .var "write_ptr", 3 0;
E_0x56a92d47e550 .event posedge, v0x56a92d4e6550_0;
L_0x56a92d508320 .cmp/eq 4, v0x56a92d503f20_0, v0x56a92d503e40_0;
L_0x56a92d5083c0 .functor MUXZ 1, L_0x779c51a78060, L_0x779c51a78018, L_0x56a92d508320, C4<>;
L_0x56a92d5085a0 .concat [ 4 28 0 0], v0x56a92d503f20_0, L_0x779c51a780a8;
L_0x56a92d5186f0 .cmp/eq 32, L_0x56a92d5085a0, L_0x779c51a780f0;
L_0x56a92d5188b0 .functor MUXZ 1, L_0x779c51a78180, L_0x779c51a78138, L_0x56a92d5186f0, C4<>;
S_0x56a92d504100 .scope module, "master" "I2C_MASTER" 4 40, 6 3 0, S_0x56a92d502940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK_IW";
    .port_info 1 /INPUT 1 "RST_IW";
    .port_info 2 /INPUT 1 "START_IW";
    .port_info 3 /INPUT 7 "ADDR_IW";
    .port_info 4 /INPUT 8 "DATA_IW";
    .port_info 5 /OUTPUT 1 "SCL_OW";
    .port_info 6 /OUTPUT 1 "SDA_OR";
    .port_info 7 /OUTPUT 1 "READY_OW";
P_0x56a92d4bfe90 .param/l "ST_ADDR" 1 6 39, +C4<00000000000000000000000000000010>;
P_0x56a92d4bfed0 .param/l "ST_DATA" 1 6 42, +C4<00000000000000000000000000000101>;
P_0x56a92d4bff10 .param/l "ST_IDLE" 1 6 37, +C4<00000000000000000000000000000000>;
P_0x56a92d4bff50 .param/l "ST_READ_WRITE" 1 6 40, +C4<00000000000000000000000000000011>;
P_0x56a92d4bff90 .param/l "ST_START" 1 6 38, +C4<00000000000000000000000000000001>;
P_0x56a92d4bffd0 .param/l "ST_STOP" 1 6 44, +C4<00000000000000000000000000000111>;
P_0x56a92d4c0010 .param/l "ST_WAIT_ACK_ADDR" 1 6 41, +C4<00000000000000000000000000000100>;
P_0x56a92d4c0050 .param/l "ST_WAIT_ACK_DATA" 1 6 43, +C4<00000000000000000000000000000110>;
L_0x56a92d4e1720 .functor NOT 2, L_0x56a92d518e20, C4<00>, C4<00>, C4<00>;
L_0x56a92d4b04a0 .functor AND 1, L_0x56a92d5192f0, L_0x56a92d519570, C4<1>, C4<1>;
v0x56a92d5047c0_0 .net "ADDR_IW", 6 0, L_0x56a92d5199e0;  1 drivers
v0x56a92d5048c0_0 .net "CLK_IW", 0 0, v0x56a92d4e6550_0;  alias, 1 drivers
v0x56a92d5049d0_0 .net "DATA_IW", 7 0, L_0x56a92d519ad0;  1 drivers
v0x56a92d504a70_0 .net "READY_OW", 0 0, L_0x56a92d5198f0;  alias, 1 drivers
v0x56a92d504b30_0 .net "RST_IW", 0 0, v0x56a92d507e80_0;  alias, 1 drivers
v0x56a92d504c70_0 .net "SCL_OW", 0 0, L_0x56a92d5190d0;  alias, 1 drivers
v0x56a92d504d30_0 .var "SDA_OR", 0 0;
v0x56a92d504df0_0 .net "START_IW", 0 0, L_0x56a92d4a8ae0;  alias, 1 drivers
v0x56a92d504e90_0 .net *"_ivl_0", 31 0, L_0x56a92d518b60;  1 drivers
v0x56a92d504f50_0 .net *"_ivl_10", 1 0, L_0x56a92d518e20;  1 drivers
L_0x779c51a782a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56a92d505030_0 .net *"_ivl_13", 0 0, L_0x779c51a782a0;  1 drivers
v0x56a92d505110_0 .net *"_ivl_14", 1 0, L_0x56a92d4e1720;  1 drivers
v0x56a92d5051f0_0 .net *"_ivl_16", 1 0, L_0x56a92d518f10;  1 drivers
v0x56a92d5052d0_0 .net *"_ivl_20", 31 0, L_0x56a92d5191c0;  1 drivers
L_0x779c51a782e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d5053b0_0 .net *"_ivl_23", 30 0, L_0x779c51a782e8;  1 drivers
L_0x779c51a78330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d505490_0 .net/2u *"_ivl_24", 31 0, L_0x779c51a78330;  1 drivers
v0x56a92d505570_0 .net *"_ivl_26", 0 0, L_0x56a92d5192f0;  1 drivers
v0x56a92d505740_0 .net *"_ivl_28", 31 0, L_0x56a92d519430;  1 drivers
L_0x779c51a781c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d505820_0 .net *"_ivl_3", 30 0, L_0x779c51a781c8;  1 drivers
L_0x779c51a78378 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d505900_0 .net *"_ivl_31", 23 0, L_0x779c51a78378;  1 drivers
L_0x779c51a783c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d5059e0_0 .net/2u *"_ivl_32", 31 0, L_0x779c51a783c0;  1 drivers
v0x56a92d505ac0_0 .net *"_ivl_34", 0 0, L_0x56a92d519570;  1 drivers
v0x56a92d505b80_0 .net *"_ivl_37", 0 0, L_0x56a92d4b04a0;  1 drivers
L_0x779c51a78408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56a92d505c40_0 .net/2s *"_ivl_38", 1 0, L_0x779c51a78408;  1 drivers
L_0x779c51a78210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56a92d505d20_0 .net/2u *"_ivl_4", 31 0, L_0x779c51a78210;  1 drivers
L_0x779c51a78450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56a92d505e00_0 .net/2s *"_ivl_40", 1 0, L_0x779c51a78450;  1 drivers
v0x56a92d505ee0_0 .net *"_ivl_42", 1 0, L_0x56a92d519750;  1 drivers
v0x56a92d505fc0_0 .net *"_ivl_6", 0 0, L_0x56a92d518c50;  1 drivers
L_0x779c51a78258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56a92d506080_0 .net/2u *"_ivl_8", 1 0, L_0x779c51a78258;  1 drivers
v0x56a92d506160_0 .var "address", 6 0;
v0x56a92d506240_0 .var "count", 7 0;
v0x56a92d506320_0 .var "data", 7 0;
v0x56a92d506400_0 .var "scl_enable", 0 0;
v0x56a92d5066d0_0 .var "state", 7 0;
E_0x56a92d47da50 .event negedge, v0x56a92d4e6550_0;
L_0x56a92d518b60 .concat [ 1 31 0 0], v0x56a92d506400_0, L_0x779c51a781c8;
L_0x56a92d518c50 .cmp/eq 32, L_0x56a92d518b60, L_0x779c51a78210;
L_0x56a92d518e20 .concat [ 1 1 0 0], v0x56a92d4e6550_0, L_0x779c51a782a0;
L_0x56a92d518f10 .functor MUXZ 2, L_0x56a92d4e1720, L_0x779c51a78258, L_0x56a92d518c50, C4<>;
L_0x56a92d5190d0 .part L_0x56a92d518f10, 0, 1;
L_0x56a92d5191c0 .concat [ 1 31 0 0], v0x56a92d507e80_0, L_0x779c51a782e8;
L_0x56a92d5192f0 .cmp/eq 32, L_0x56a92d5191c0, L_0x779c51a78330;
L_0x56a92d519430 .concat [ 8 24 0 0], v0x56a92d5066d0_0, L_0x779c51a78378;
L_0x56a92d519570 .cmp/eq 32, L_0x56a92d519430, L_0x779c51a783c0;
L_0x56a92d519750 .functor MUXZ 2, L_0x779c51a78450, L_0x779c51a78408, L_0x56a92d4b04a0, C4<>;
L_0x56a92d5198f0 .part L_0x56a92d519750, 0, 1;
S_0x56a92d5074c0 .scope task, "wait_i2c_cycles" "wait_i2c_cycles" 2 45, 2 45 0, S_0x56a92d4e3540;
 .timescale -9 -12;
v0x56a92d507680_0 .var/i "i", 31 0;
v0x56a92d507760_0 .var/i "num_cycles", 31 0;
TD_I2C_FIFO_TB.wait_i2c_cycles ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56a92d507680_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x56a92d507680_0;
    %load/vec4 v0x56a92d507760_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0x56a92d47e550;
    %load/vec4 v0x56a92d507680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56a92d507680_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x56a92d4c0730;
T_1 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x56a92d4ab5e0_0, 0, 10;
    %end;
    .thread T_1;
    .scope S_0x56a92d4c0730;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d4e6550_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x56a92d4c0730;
T_3 ;
    %wait E_0x56a92d47de90;
    %load/vec4 v0x56a92d4ab5e0_0;
    %pad/u 32;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x56a92d4e6550_0;
    %inv;
    %store/vec4 v0x56a92d4e6550_0, 0, 1;
    %pushi/vec4 1000, 0, 10;
    %store/vec4 v0x56a92d4ab5e0_0, 0, 10;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56a92d4ab5e0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x56a92d4ab5e0_0, 0, 10;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56a92d502c50;
T_4 ;
    %wait E_0x56a92d47e550;
    %load/vec4 v0x56a92d5034a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56a92d503f20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56a92d503e40_0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56a92d502c50;
T_5 ;
    %wait E_0x56a92d47e550;
    %load/vec4 v0x56a92d5034a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x56a92d503540_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56a92d4b05c0_0;
    %load/vec4 v0x56a92d503f20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56a92d503d80, 0, 4;
T_5.0 ;
    %load/vec4 v0x56a92d5034a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v0x56a92d5033e0_0;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0x56a92d503e40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56a92d503d80, 4;
    %assign/vec4 v0x56a92d4b0f30_0, 0;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56a92d502c50;
T_6 ;
    %wait E_0x56a92d47e550;
    %load/vec4 v0x56a92d5034a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x56a92d503540_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x56a92d503f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56a92d503f20_0, 0;
T_6.0 ;
    %load/vec4 v0x56a92d5034a0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.6, 10;
    %load/vec4 v0x56a92d5033e0_0;
    %and;
T_6.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v0x56a92d503260_0;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x56a92d503e40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56a92d503e40_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56a92d504100;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d506400_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x56a92d504100;
T_8 ;
    %wait E_0x56a92d47da50;
    %load/vec4 v0x56a92d504b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56a92d506400_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56a92d5066d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56a92d5066d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_8.5;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x56a92d5066d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56a92d506400_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56a92d506400_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56a92d504100;
T_9 ;
    %wait E_0x56a92d47e550;
    %load/vec4 v0x56a92d504b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56a92d506240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56a92d5066d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %vpi_call 6 54 "$display", "state: %d", v0x56a92d5066d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %load/vec4 v0x56a92d504df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x56a92d5049d0_0;
    %assign/vec4 v0x56a92d506320_0, 0;
    %load/vec4 v0x56a92d5047c0_0;
    %assign/vec4 v0x56a92d506160_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
T_9.12 ;
    %jmp T_9.10;
T_9.3 ;
    %vpi_call 6 67 "$display", "state: %d", v0x56a92d5066d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x56a92d506240_0, 0;
    %jmp T_9.10;
T_9.4 ;
    %vpi_call 6 75 "$display", "state: %d, address[%d]: %d", v0x56a92d5066d0_0, v0x56a92d506240_0, &PV<v0x56a92d506160_0, v0x56a92d506240_0, 1> {0 0 0};
    %load/vec4 v0x56a92d506160_0;
    %load/vec4 v0x56a92d506240_0;
    %part/u 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %load/vec4 v0x56a92d506240_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x56a92d506240_0, 0;
    %load/vec4 v0x56a92d506240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
T_9.13 ;
    %jmp T_9.10;
T_9.5 ;
    %vpi_call 6 84 "$display", "state: %d", v0x56a92d5066d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %vpi_call 6 91 "$display", "state: %d", v0x56a92d5066d0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x56a92d506240_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %vpi_call 6 98 "$display", "state: %d, data[%d]: %d", v0x56a92d5066d0_0, v0x56a92d506240_0, &PV<v0x56a92d506320_0, v0x56a92d506240_0, 1> {0 0 0};
    %load/vec4 v0x56a92d506320_0;
    %load/vec4 v0x56a92d506240_0;
    %part/u 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %load/vec4 v0x56a92d506240_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x56a92d506240_0, 0;
    %load/vec4 v0x56a92d506240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
T_9.15 ;
    %jmp T_9.10;
T_9.8 ;
    %vpi_call 6 107 "$display", "state: %d", v0x56a92d5066d0_0 {0 0 0};
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %vpi_call 6 113 "$display", "state: %d", v0x56a92d5066d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56a92d504d30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56a92d5066d0_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56a92d4e3540;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d507a30_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x56a92d507a30_0;
    %inv;
    %store/vec4 v0x56a92d507840_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x56a92d507840_0;
    %store/vec4 v0x56a92d507a30_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x56a92d4e3540;
T_11 ;
    %vpi_call 2 56 "$dumpfile", "i2c_fifo.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56a92d4e3540 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56a92d507e80_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d507e80_0, 0, 1;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v0x56a92d507940_0, 0, 7;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x56a92d507b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x56a92d507940_0, 0, 7;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x56a92d507b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x56a92d507940_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56a92d507b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 43, 0, 7;
    %store/vec4 v0x56a92d507940_0, 0, 7;
    %pushi/vec4 186, 0, 8;
    %store/vec4 v0x56a92d507b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 43, 0, 7;
    %store/vec4 v0x56a92d507940_0, 0, 7;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x56a92d507b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %wait E_0x56a92d47da50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56a92d5080f0_0, 0, 1;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0x56a92d507760_0, 0, 32;
    %fork TD_I2C_FIFO_TB.wait_i2c_cycles, S_0x56a92d5074c0;
    %join;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "i2c_fifo_tb.v";
    "./i2c_clk_divider.v";
    "i2c_fifo.v";
    "./fifo.v";
    "./i2c_master.v";
