/* Generated by Yosys 0.17+41 (git sha1 c525b5f91, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
(* src = "../hw/gen/HWITLTopLevel.v:7.1-358.10" *)
module HWITLTopLevel(io_uart_txd, io_uart_rxd, io_leds, clk, resetn);
  (* src = "../hw/gen/HWITLTopLevel.v:92.23-92.55" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _zz_addressMapping_intconSBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:91.23-91.55" *)
  (* unused_bits = "0" *)
  wire _zz_addressMapping_intconSBready;
  (* src = "../hw/gen/HWITLTopLevel.v:75.23-75.52" *)
  wire [14:0] _zz_timeout_counter_valueNext;
  (* src = "../hw/gen/HWITLTopLevel.v:76.23-76.54" *)
  wire _zz_timeout_counter_valueNext_1;
  (* unused_bits = "0 1" *)
  wire [1:0] addressMapping_datasel;
  (* src = "../hw/gen/HWITLTopLevel.v:86.23-86.51" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] addressMapping_intconSBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:85.23-85.51" *)
  (* unused_bits = "0" *)
  wire addressMapping_intconSBready;
  (* hdlname = "builder _zz_payloadByte" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1408.23-1408.38" *)
  (* unused_bits = "0 1" *)
  wire [7:0] \builder._zz_payloadByte ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1406.23-1406.54" *)
  wire [2:0] \builder._zz_rbFSM_byteCounter_valueNext ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1407.23-1407.56" *)
  wire \builder._zz_rbFSM_byteCounter_valueNext_1 ;
  (* hdlname = "builder clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1395.23-1395.26" *)
  wire \builder.clk ;
  (* hdlname = "builder io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1390.23-1390.35" *)
  wire \builder.io_ctrl_busy ;
  (* hdlname = "builder io_ctrl_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1388.23-1388.39" *)
  wire \builder.io_ctrl_respType ;
  wire \builder.io_ctrl_respType_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.io_ctrl_respType_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.io_ctrl_respType_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* hdlname = "builder io_data_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1392.23-1392.34" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \builder.io_data_ack ;
  (* hdlname = "builder io_data_irq" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1393.23-1393.34" *)
  wire \builder.io_data_irq ;
  (* hdlname = "builder io_data_readData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1394.23-1394.39" *)
  wire [31:0] \builder.io_data_readData ;
  (* hdlname = "builder rbFSM_busyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1418.23-1418.37" *)
  wire \builder.rbFSM_busyFlag ;
  wire \builder.rbFSM_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* hdlname = "builder rbFSM_byteCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1415.23-1415.46" *)
  wire [2:0] \builder.rbFSM_byteCounter_value ;
  (* hdlname = "builder rbFSM_byteCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1414.23-1414.50" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_byteCounter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1412.23-1412.54" *)
  wire \builder.rbFSM_byteCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO ;
  (* hdlname = "builder rbFSM_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1421.23-1421.38" *)
  wire [2:0] \builder.rbFSM_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 ;
  (* hdlname = "builder rbFSM_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1420.23-1420.37" *)
  wire [2:0] \builder.rbFSM_stateReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_stateReg_SB_LUT4_I2_O ;
  (* hdlname = "builder rbFSM_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1409.23-1409.37" *)
  wire \builder.rbFSM_wantExit ;
  (* hdlname = "builder rbFSM_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1411.23-1411.37" *)
  wire \builder.rbFSM_wantKill ;
  (* hdlname = "builder resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1396.23-1396.29" *)
  wire \builder.resetn ;
  (* hdlname = "builder when_ResponseBuilder_l68" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1425.23-1425.47" *)
  wire \builder.when_ResponseBuilder_l68 ;
  (* hdlname = "builder when_StateMachine_l237" *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1427.23-1427.45" *)
  wire \builder.when_StateMachine_l237 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.when_StateMachine_l237_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:45.23-45.43" *)
  wire builder_io_ctrl_busy;
  (* hdlname = "busMaster _zz_ackCode" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:506.23-506.34" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster._zz_ackCode ;
  (* hdlname = "busMaster _zz_io_response_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:499.23-499.42" *)
  wire [6:0] \busMaster._zz_io_response_ack ;
  (* hdlname = "busMaster _zz_io_response_ack_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:500.23-500.44" *)
  wire [6:0] \busMaster._zz_io_response_ack_1 ;
  (* hdlname = "busMaster _zz_io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:498.23-498.42" *)
  wire [31:0] \busMaster._zz_io_sb_SBaddress ;
  (* hdlname = "busMaster ackCode" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:505.23-505.30" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster.ackCode ;
  (* hdlname = "busMaster address" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:502.23-502.30" *)
  wire [31:0] \busMaster.address ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.address_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 ;
  wire \busMaster.address_SB_DFFER_Q_E ;
  (* hdlname = "busMaster busCtrl busStateMachine_busyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2125.23-2125.47|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.busStateMachine_busyFlag ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2235.3-2248.6|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D ;
  wire \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2127.23-2127.48|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateNext ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2126.23-2126.47|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateReg ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2122.23-2122.47|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2124.23-2124.47|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "busMaster busCtrl clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2114.23-2114.26|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.clk ;
  (* hdlname = "busMaster busCtrl io_bus_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2112.23-2112.35|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  (* unused_bits = "0" *)
  wire \busMaster.busCtrl.io_bus_ready ;
  (* hdlname = "busMaster busCtrl io_bus_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2111.23-2111.35|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.io_bus_valid ;
  (* hdlname = "busMaster busCtrl io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2110.23-2110.35|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.io_ctrl_busy ;
  (* hdlname = "busMaster busCtrl resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2115.23-2115.29|../hw/gen/HWITLTopLevel.v:511.29-520.4" *)
  wire \busMaster.busCtrl.resetn ;
  (* hdlname = "busMaster busCtrl_io_bus_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:496.23-496.43" *)
  wire \busMaster.busCtrl_io_bus_valid ;
  (* hdlname = "busMaster busCtrl_io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:495.23-495.43" *)
  wire \busMaster.busCtrl_io_ctrl_busy ;
  (* hdlname = "busMaster clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:490.23-490.26" *)
  wire \busMaster.clk ;
  (* hdlname = "busMaster command" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:501.23-501.30" *)
  wire [7:0] \busMaster.command ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.command_SB_DFFER_Q_D ;
  (* hdlname = "busMaster io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:478.23-478.35" *)
  wire \busMaster.io_ctrl_busy ;
  (* hdlname = "busMaster io_ctrl_unmappedAccess" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:479.23-479.45" *)
  wire \busMaster.io_ctrl_unmappedAccess ;
  (* hdlname = "busMaster io_ctrl_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:477.23-477.36" *)
  wire \busMaster.io_ctrl_write ;
  wire \busMaster.io_ctrl_write_SB_DFFR_Q_D ;
  wire \busMaster.io_ctrl_write_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.io_ctrl_write_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.io_ctrl_write_SB_LUT4_I3_I2 ;
  wire \busMaster.io_ctrl_write_SB_LUT4_I3_O ;
  (* hdlname = "busMaster io_reg_data" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:485.23-485.34" *)
  wire [31:0] \busMaster.io_reg_data ;
  (* hdlname = "busMaster io_response_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:488.23-488.38" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \busMaster.io_response_ack ;
  (* hdlname = "busMaster io_response_irq" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:487.23-487.38" *)
  wire \busMaster.io_response_irq ;
  (* hdlname = "busMaster io_response_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:489.23-489.42" *)
  wire [31:0] \busMaster.io_response_payload ;
  (* hdlname = "busMaster io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:469.23-469.38" *)
  wire [31:0] \busMaster.io_sb_SBaddress ;
  (* hdlname = "busMaster io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:475.23-475.36" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \busMaster.io_sb_SBrdata ;
  (* hdlname = "busMaster io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:474.23-474.36" *)
  (* unused_bits = "0" *)
  wire \busMaster.io_sb_SBready ;
  (* hdlname = "busMaster io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:473.23-473.35" *)
  wire [3:0] \busMaster.io_sb_SBsize ;
  (* hdlname = "busMaster io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:470.23-470.36" *)
  wire \busMaster.io_sb_SBvalid ;
  (* hdlname = "busMaster io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:471.23-471.36" *)
  wire [31:0] \busMaster.io_sb_SBwdata ;
  (* hdlname = "busMaster io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:472.23-472.36" *)
  wire \busMaster.io_sb_SBwrite ;
  (* hdlname = "busMaster readData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:504.23-504.31" *)
  wire [31:0] \busMaster.readData ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.readData_SB_DFFER_Q_D ;
  (* hdlname = "busMaster resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:491.23-491.29" *)
  wire \busMaster.resetn ;
  (* hdlname = "busMaster writeData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:503.23-503.32" *)
  wire [31:0] \busMaster.writeData ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_D ;
  wire \busMaster.writeData_SB_DFFER_Q_E ;
  (* src = "../hw/gen/HWITLTopLevel.v:65.23-65.45" *)
  wire busMaster_io_ctrl_busy;
  (* unused_bits = "0 1" *)
  wire [1:0] busMaster_io_response_ack;
  (* src = "../hw/gen/HWITLTopLevel.v:66.23-66.48" *)
  wire busMaster_io_response_irq;
  (* src = "../hw/gen/HWITLTopLevel.v:68.23-68.52" *)
  wire [31:0] busMaster_io_response_payload;
  (* src = "../hw/gen/HWITLTopLevel.v:61.23-61.48" *)
  wire [31:0] busMaster_io_sb_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:64.23-64.45" *)
  wire [3:0] busMaster_io_sb_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:60.23-60.46" *)
  wire busMaster_io_sb_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:62.23-62.46" *)
  wire [31:0] busMaster_io_sb_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:63.23-63.46" *)
  wire busMaster_io_sb_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:11.23-11.26" *)
  input clk;
  wire clk;
  (* hdlname = "gpio_led clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:416.23-416.26" *)
  wire \gpio_led.clk ;
  (* hdlname = "gpio_led intAddr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:422.23-422.30" *)
  wire [3:0] \gpio_led.intAddr ;
  (* hdlname = "gpio_led io_leds" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:414.23-414.30" *)
  wire [7:0] \gpio_led.io_leds ;
  (* hdlname = "gpio_led io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:407.23-407.38" *)
  wire [31:0] \gpio_led.io_sb_SBaddress ;
  (* hdlname = "gpio_led io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:412.23-412.36" *)
  wire \gpio_led.io_sb_SBready ;
  (* hdlname = "gpio_led io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:411.23-411.35" *)
  wire [3:0] \gpio_led.io_sb_SBsize ;
  (* hdlname = "gpio_led io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:408.23-408.36" *)
  wire \gpio_led.io_sb_SBvalid ;
  (* hdlname = "gpio_led io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:409.23-409.36" *)
  wire [31:0] \gpio_led.io_sb_SBwdata ;
  (* hdlname = "gpio_led io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:410.23-410.36" *)
  wire \gpio_led.io_sb_SBwrite ;
  (* hdlname = "gpio_led io_sel" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:415.23-415.29" *)
  (* unused_bits = "0" *)
  wire \gpio_led.io_sel ;
  (* hdlname = "gpio_led led_out_val" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:421.23-421.34" *)
  wire [31:0] \gpio_led.led_out_val ;
  (* hdlname = "gpio_led rdy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:420.23-420.26" *)
  wire \gpio_led.rdy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_led.rdy_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [27:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [27:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [27:0] \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_led.rdy_SB_LUT4_I1_O ;
  (* hdlname = "gpio_led resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:417.23-417.29" *)
  wire \gpio_led.resetn ;
  (* hdlname = "gpio_led when_GPIOLED_l38" *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:427.23-427.39" *)
  wire \gpio_led.when_GPIOLED_l38 ;
  (* src = "../hw/gen/HWITLTopLevel.v:71.23-71.39" *)
  wire [7:0] gpio_led_io_leds;
  (* src = "../hw/gen/HWITLTopLevel.v:69.23-69.45" *)
  wire gpio_led_io_sb_SBready;
  (* src = "../hw/gen/HWITLTopLevel.v:24.23-24.38" *)
  (* unused_bits = "0" *)
  wire gpio_led_io_sel;
  (* src = "../hw/gen/HWITLTopLevel.v:10.23-10.30" *)
  output [7:0] io_leds;
  wire [7:0] io_leds;
  (* src = "../hw/gen/HWITLTopLevel.v:9.23-9.34" *)
  input io_uart_rxd;
  wire io_uart_rxd;
  (* src = "../hw/gen/HWITLTopLevel.v:8.23-8.34" *)
  output io_uart_txd;
  wire io_uart_txd;
  (* hdlname = "no_map busCtrl busStateMachine_readyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2010.23-2010.48|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.busStateMachine_readyFlag ;
  wire \no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D ;
  wire \no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E ;
  (* hdlname = "no_map busCtrl busStateMachine_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2012.23-2012.48|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire [1:0] \no_map.busCtrl.busStateMachine_stateNext ;
  (* hdlname = "no_map busCtrl busStateMachine_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2011.23-2011.47|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire [1:0] \no_map.busCtrl.busStateMachine_stateReg ;
  wire \no_map.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ;
  (* hdlname = "no_map busCtrl busStateMachine_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2007.23-2007.47|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "no_map busCtrl busStateMachine_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2009.23-2009.47|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "no_map busCtrl clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2000.23-2000.26|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.clk ;
  (* hdlname = "no_map busCtrl io_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:1998.23-1998.31|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.io_ready ;
  (* hdlname = "no_map busCtrl io_select" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:1999.23-1999.32|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  (* unused_bits = "0" *)
  wire \no_map.busCtrl.io_select ;
  (* hdlname = "no_map busCtrl io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:1997.23-1997.31|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.io_valid ;
  (* hdlname = "no_map busCtrl io_valid_regNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2013.23-2013.39|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.io_valid_regNext ;
  (* hdlname = "no_map busCtrl resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2001.23-2001.29|../hw/gen/HWITLTopLevel.v:379.28-385.4" *)
  wire \no_map.busCtrl.resetn ;
  (* hdlname = "no_map busCtrl_io_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:375.23-375.39" *)
  wire \no_map.busCtrl_io_ready ;
  (* hdlname = "no_map clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:371.23-371.26" *)
  wire \no_map.clk ;
  (* hdlname = "no_map firedFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:376.23-376.32" *)
  wire \no_map.firedFlag ;
  wire \no_map.firedFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \no_map.firedFlag_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1570.5-1589.12|../hw/gen/HWITLTopLevel.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [7:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  wire [7:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q ;
  wire \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \no_map.firedFlag_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O ;
  (* hdlname = "no_map io_fired" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:369.23-369.31" *)
  wire \no_map.io_fired ;
  (* hdlname = "no_map io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:361.23-361.38" *)
  wire [31:0] \no_map.io_sb_SBaddress ;
  (* hdlname = "no_map io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:367.23-367.36" *)
  wire [31:0] \no_map.io_sb_SBrdata ;
  (* hdlname = "no_map io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:366.23-366.36" *)
  wire \no_map.io_sb_SBready ;
  (* hdlname = "no_map io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:365.23-365.35" *)
  wire [3:0] \no_map.io_sb_SBsize ;
  (* hdlname = "no_map io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:362.23-362.36" *)
  wire \no_map.io_sb_SBvalid ;
  (* hdlname = "no_map io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:363.23-363.36" *)
  wire [31:0] \no_map.io_sb_SBwdata ;
  (* hdlname = "no_map io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:364.23-364.36" *)
  wire \no_map.io_sb_SBwrite ;
  (* hdlname = "no_map io_sel" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:368.23-368.29" *)
  (* unused_bits = "0" *)
  wire \no_map.io_sel ;
  (* hdlname = "no_map resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:372.23-372.29" *)
  wire \no_map.resetn ;
  (* src = "../hw/gen/HWITLTopLevel.v:74.23-74.38" *)
  wire no_map_io_fired;
  (* src = "../hw/gen/HWITLTopLevel.v:73.23-73.43" *)
  wire [31:0] no_map_io_sb_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:72.23-72.43" *)
  wire no_map_io_sb_SBready;
  (* src = "../hw/gen/HWITLTopLevel.v:25.23-25.36" *)
  (* unused_bits = "0" *)
  wire no_map_io_sel;
  (* src = "../hw/gen/HWITLTopLevel.v:12.23-12.29" *)
  input resetn;
  wire resetn;
  wire resetn_SB_LUT4_I3_O;
  (* hdlname = "rxFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1738.23-1738.28" *)
  wire \rxFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_DFF_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* hdlname = "rxFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1736.23-1736.41" *)
  wire \rxFifo._zz_io_pop_payload ;
  (* hdlname = "rxFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1757.23-1757.39" *)
  wire \rxFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6" *)
  wire \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1733.23-1733.49" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1734.23-1734.51" *)
  wire \rxFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1731.23-1731.50" *)
  wire [3:0] \rxFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1732.23-1732.52" *)
  wire \rxFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "rxFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1726.23-1726.26" *)
  wire \rxFifo.clk ;
  (* hdlname = "rxFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1723.23-1723.31" *)
  wire \rxFifo.io_flush ;
  (* hdlname = "rxFifo io_push_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1719.23-1719.38" *)
  wire [7:0] \rxFifo.io_push_payload ;
  (* hdlname = "rxFifo io_push_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1717.23-1717.36" *)
  wire \rxFifo.io_push_valid ;
  (* hdlname = "rxFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1748.23-1748.41" *)
  wire [3:0] \rxFifo.logic_popPtr_value ;
  (* hdlname = "rxFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1747.23-1747.45" *)
  wire [3:0] \rxFifo.logic_popPtr_valueNext ;
  (* hdlname = "rxFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1746.23-1746.45" *)
  wire \rxFifo.logic_popPtr_willClear ;
  (* hdlname = "rxFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1745.23-1745.49" *)
  wire \rxFifo.logic_popPtr_willIncrement ;
  (* hdlname = "rxFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1754.23-1754.36" *)
  wire \rxFifo.logic_popping ;
  (* hdlname = "rxFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1742.23-1742.42" *)
  wire [3:0] \rxFifo.logic_pushPtr_value ;
  (* hdlname = "rxFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1741.23-1741.46" *)
  wire [3:0] \rxFifo.logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1740.23-1740.46" *)
  wire \rxFifo.logic_pushPtr_willClear ;
  (* hdlname = "rxFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1739.23-1739.50" *)
  wire \rxFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "rxFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1753.23-1753.36" *)
  wire \rxFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_3 ;
  wire \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_6 ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \rxFifo.logic_ram.0.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR_1 ;
  wire [7:0] \rxFifo.logic_ram.0.0_WDATA ;
  (* hdlname = "rxFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1752.23-1752.44" *)
  wire \rxFifo.logic_risingOccupancy ;
  (* hdlname = "rxFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1727.23-1727.29" *)
  wire \rxFifo.resetn ;
  (* hdlname = "rxFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1758.23-1758.40" *)
  wire \rxFifo.when_Stream_l1101 ;
  (* hdlname = "serParConv clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1679.23-1679.26" *)
  wire \serParConv.clk ;
  (* hdlname = "serParConv io_outData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1678.23-1678.33" *)
  wire [31:0] \serParConv.io_outData ;
  (* hdlname = "serParConv io_outputEnable" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1676.23-1676.38" *)
  wire \serParConv.io_outputEnable ;
  (* hdlname = "serParConv resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1680.23-1680.29" *)
  wire \serParConv.resetn ;
  (* hdlname = "serParConv shiftReg_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1683.23-1683.33" *)
  wire [7:0] \serParConv.shiftReg_0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1684.23-1684.33" *)
  wire [7:0] \serParConv.shiftReg_1 ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1685.23-1685.33" *)
  wire [7:0] \serParConv.shiftReg_2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1686.23-1686.33" *)
  wire [7:0] \serParConv.shiftReg_3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:42.23-42.44" *)
  wire [31:0] serParConv_io_outData;
  (* hdlname = "tic _zz_io_resp_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:641.23-641.43" *)
  wire \tic._zz_io_resp_respType ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:629.23-629.52" *)
  wire [2:0] \tic._zz_tic_wordCounter_valueNext ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:630.23-630.54" *)
  wire \tic._zz_tic_wordCounter_valueNext_1 ;
  (* hdlname = "tic clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:606.23-606.26" *)
  wire \tic.clk ;
  (* hdlname = "tic io_bus_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:598.23-598.34" *)
  wire \tic.io_bus_busy ;
  (* hdlname = "tic io_bus_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:596.23-596.35" *)
  wire \tic.io_bus_write ;
  (* hdlname = "tic io_resp_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:592.23-592.35" *)
  wire \tic.io_resp_busy ;
  (* hdlname = "tic io_resp_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:590.23-590.39" *)
  wire \tic.io_resp_respType ;
  (* hdlname = "tic io_timeout_pending" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:594.23-594.41" *)
  wire \tic.io_timeout_pending ;
  (* hdlname = "tic resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:607.23-607.29" *)
  wire \tic.resetn ;
  (* onehot = 32'd1 *)
  wire [4:0] \tic.tic_commandFlag ;
  (* hdlname = "tic tic_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:643.23-643.36" *)
  wire [3:0] \tic.tic_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_I2 ;
  (* hdlname = "tic tic_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:642.23-642.35" *)
  wire [3:0] \tic.tic_stateReg ;
  (* hdlname = "tic tic_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:631.23-631.35" *)
  wire \tic.tic_wantExit ;
  (* hdlname = "tic tic_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:633.23-633.35" *)
  wire \tic.tic_wantKill ;
  (* hdlname = "tic tic_wordCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:637.23-637.44" *)
  wire [2:0] \tic.tic_wordCounter_value ;
  (* hdlname = "tic tic_wordCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:636.23-636.48" *)
  wire [2:0] \tic.tic_wordCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 ;
  (* hdlname = "tic tic_wordCounter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:634.23-634.52" *)
  wire \tic.tic_wordCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 ;
  wire \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:51.23-51.39" *)
  wire tic_io_bus_write;
  (* src = "../hw/gen/HWITLTopLevel.v:47.23-47.43" *)
  wire tic_io_resp_respType;
  (* src = "../hw/gen/HWITLTopLevel.v:82.23-82.44" *)
  wire [14:0] timeout_counter_value;
  (* src = "../hw/gen/HWITLTopLevel.v:81.23-81.48" *)
  wire [14:0] timeout_counter_valueNext;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [14:0] timeout_counter_valueNext_SB_LUT4_O_I3;
  (* src = "../hw/gen/HWITLTopLevel.v:79.23-79.52" *)
  wire timeout_counter_willIncrement;
  (* src = "../hw/gen/HWITLTopLevel.v:77.23-77.36" *)
  wire timeout_state;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3;
  wire timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O;
  (* hdlname = "txFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1738.23-1738.28" *)
  wire \txFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_1_SB_DFF_D_Q ;
  (* hdlname = "txFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1736.23-1736.41" *)
  wire \txFifo._zz_io_pop_payload ;
  (* hdlname = "txFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1757.23-1757.39" *)
  wire \txFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6" *)
  wire \txFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1733.23-1733.49" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1734.23-1734.51" *)
  wire \txFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1731.23-1731.50" *)
  wire [3:0] \txFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1732.23-1732.52" *)
  wire \txFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "txFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1726.23-1726.26" *)
  wire \txFifo.clk ;
  (* hdlname = "txFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1723.23-1723.31" *)
  wire \txFifo.io_flush ;
  (* hdlname = "txFifo io_occupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1724.23-1724.35" *)
  (* unused_bits = "4" *)
  wire [4:0] \txFifo.io_occupancy ;
  (* hdlname = "txFifo logic_full" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1756.23-1756.33" *)
  (* unused_bits = "0" *)
  wire \txFifo.logic_full ;
  (* hdlname = "txFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1748.23-1748.41" *)
  wire [3:0] \txFifo.logic_popPtr_value ;
  (* hdlname = "txFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1747.23-1747.45" *)
  wire [3:0] \txFifo.logic_popPtr_valueNext ;
  (* hdlname = "txFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1746.23-1746.45" *)
  wire \txFifo.logic_popPtr_willClear ;
  (* hdlname = "txFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1745.23-1745.49" *)
  wire \txFifo.logic_popPtr_willIncrement ;
  (* hdlname = "txFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1754.23-1754.36" *)
  wire \txFifo.logic_popping ;
  (* hdlname = "txFifo logic_ptrDif" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1759.23-1759.35" *)
  wire [3:0] \txFifo.logic_ptrDif ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "3" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_I3 ;
  (* hdlname = "txFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1742.23-1742.42" *)
  wire [3:0] \txFifo.logic_pushPtr_value ;
  (* hdlname = "txFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1741.23-1741.46" *)
  wire [3:0] \txFifo.logic_pushPtr_valueNext ;
  (* hdlname = "txFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1740.23-1740.46" *)
  wire \txFifo.logic_pushPtr_willClear ;
  (* hdlname = "txFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1739.23-1739.50" *)
  wire \txFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "txFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1753.23-1753.36" *)
  wire \txFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1 ;
  wire \txFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \txFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR_1 ;
  (* hdlname = "txFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1752.23-1752.44" *)
  wire \txFifo.logic_risingOccupancy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_risingOccupancy_SB_LUT4_I3_O ;
  (* hdlname = "txFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1727.23-1727.29" *)
  wire \txFifo.resetn ;
  (* hdlname = "txFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1758.23-1758.40" *)
  wire \txFifo.when_Stream_l1101 ;
  (* src = "../hw/gen/HWITLTopLevel.v:40.23-40.42" *)
  (* unused_bits = "4" *)
  wire [4:0] txFifo_io_occupancy;
  (* hdlname = "uartCtrl_1 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1883.23-1883.26" *)
  wire \uartCtrl_1.clk ;
  (* hdlname = "uartCtrl_1 clockDivider_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1899.23-1899.43" *)
  wire [19:0] \uartCtrl_1.clockDivider_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [19:0] \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 clockDivider_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1900.23-1900.40" *)
  wire \uartCtrl_1.clockDivider_tick ;
  (* hdlname = "uartCtrl_1 clockDivider_tickReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1901.23-1901.43" *)
  wire \uartCtrl_1.clockDivider_tickReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* hdlname = "uartCtrl_1 io_config_clockDivider" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1871.23-1871.45" *)
  wire [19:0] \uartCtrl_1.io_config_clockDivider ;
  (* hdlname = "uartCtrl_1 io_config_frame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1868.23-1868.49" *)
  wire [2:0] \uartCtrl_1.io_config_frame_dataLength ;
  (* hdlname = "uartCtrl_1 io_config_frame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1870.23-1870.45" *)
  wire [1:0] \uartCtrl_1.io_config_frame_parity ;
  (* hdlname = "uartCtrl_1 io_config_frame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1869.23-1869.43" *)
  wire \uartCtrl_1.io_config_frame_stop ;
  (* hdlname = "uartCtrl_1 io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1877.23-1877.38" *)
  wire [7:0] \uartCtrl_1.io_read_payload ;
  (* hdlname = "uartCtrl_1 io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1875.23-1875.36" *)
  wire \uartCtrl_1.io_read_valid ;
  (* hdlname = "uartCtrl_1 io_uart_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1879.23-1879.34" *)
  wire \uartCtrl_1.io_uart_rxd ;
  (* hdlname = "uartCtrl_1 io_uart_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1878.23-1878.34" *)
  wire \uartCtrl_1.io_uart_txd ;
  (* hdlname = "uartCtrl_1 io_writeBreak" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1881.23-1881.36" *)
  wire \uartCtrl_1.io_writeBreak ;
  (* hdlname = "uartCtrl_1 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1884.23-1884.29" *)
  wire \uartCtrl_1.resetn ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2281.23-2281.42|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_1 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2282.23-2282.42|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_2 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_5" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2285.23-2285.42|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_5 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_6" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2286.23-2286.42|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_6 ;
  (* hdlname = "uartCtrl_1 rx _zz_when_UartCtrlRx_l139" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2287.23-2287.47|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [2:0] \uartCtrl_1.rx._zz_when_UartCtrlRx_l139 ;
  (* hdlname = "uartCtrl_1 rx _zz_when_UartCtrlRx_l139_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2288.23-2288.49|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx._zz_when_UartCtrlRx_l139_1 ;
  (* hdlname = "uartCtrl_1 rx bitCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2301.23-2301.39|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2514.5-2541.12|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 rx bitTimer_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2298.23-2298.39|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2506.28-2506.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2506.28-2506.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 rx break_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2302.23-2302.36|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [6:0] \uartCtrl_1.rx.break_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [6:0] \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ;
  (* hdlname = "uartCtrl_1 rx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2265.23-2265.26|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.clk ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2254.23-2254.48|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [2:0] \uartCtrl_1.rx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2256.23-2256.44|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [1:0] \uartCtrl_1.rx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2255.23-2255.42|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_1 rx io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2260.23-2260.38|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [7:0] \uartCtrl_1.rx.io_read_payload ;
  (* hdlname = "uartCtrl_1 rx io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2258.23-2258.36|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_read_valid ;
  (* hdlname = "uartCtrl_1 rx io_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2261.23-2261.29|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc buffers_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2794.48-2794.57|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc buffers_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2795.48-2795.57|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2790.23-2790.26|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.clk ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc io_dataIn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2788.23-2788.32|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.io_dataIn ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2789.23-2789.33|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.io_dataOut ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2791.23-2791.29|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.resetn ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc_io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2279.23-2279.49|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc_io_dataOut ;
  (* hdlname = "uartCtrl_1 rx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2257.23-2257.38|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.io_samplingTick ;
  (* hdlname = "uartCtrl_1 rx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2266.23-2266.29|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.resetn ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2291.23-2291.40|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_samples_0 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2292.23-2292.40|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_samples_1 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2293.23-2293.40|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_samples_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2294.23-2294.40|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_samples_3 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_4" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2295.23-2295.40|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_samples_4 ;
  (* hdlname = "uartCtrl_1 rx sampler_synchroniser" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2290.23-2290.43|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_synchroniser ;
  (* hdlname = "uartCtrl_1 rx sampler_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2297.23-2297.35|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_tick ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O ;
  (* hdlname = "uartCtrl_1 rx sampler_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2296.23-2296.36|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_value ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D ;
  (* hdlname = "uartCtrl_1 rx stateMachine_shifter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2307.23-2307.43|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire [7:0] \uartCtrl_1.rx.stateMachine_shifter ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "uartCtrl_1 rx stateMachine_validReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2308.23-2308.44|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.stateMachine_validReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D ;
  (* hdlname = "uartCtrl_1 rx when_UartCtrlRx_l103" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2310.23-2310.43|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.when_UartCtrlRx_l103 ;
  (* hdlname = "uartCtrl_1 rx when_UartCtrlRx_l113" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2312.23-2312.43|../hw/gen/HWITLTopLevel.v:1925.14-1939.4" *)
  wire \uartCtrl_1.rx.when_UartCtrlRx_l113 ;
  (* hdlname = "uartCtrl_1 rx_io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1895.23-1895.41" *)
  wire [7:0] \uartCtrl_1.rx_io_read_payload ;
  (* hdlname = "uartCtrl_1 rx_io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1894.23-1894.39" *)
  wire \uartCtrl_1.rx_io_read_valid ;
  (* hdlname = "uartCtrl_1 tx _zz_clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2572.23-2572.57|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [2:0] \uartCtrl_1.tx._zz_clockDivider_counter_valueNext ;
  (* hdlname = "uartCtrl_1 tx _zz_clockDivider_counter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2573.23-2573.59|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx._zz_clockDivider_counter_valueNext_1 ;
  (* hdlname = "uartCtrl_1 tx _zz_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2591.23-2591.33|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx._zz_io_txd ;
  (* hdlname = "uartCtrl_1 tx _zz_when_UartCtrlTx_l93" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2574.23-2574.46|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [2:0] \uartCtrl_1.tx._zz_when_UartCtrlTx_l93 ;
  (* hdlname = "uartCtrl_1 tx _zz_when_UartCtrlTx_l93_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2575.23-2575.48|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx._zz_when_UartCtrlTx_l93_1 ;
  (* hdlname = "uartCtrl_1 tx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2558.23-2558.26|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.clk ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2579.23-2579.49|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_value ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2578.23-2578.53|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2653.39-2653.102|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2577.23-2577.53|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.clockDivider_counter_willClear ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2576.23-2576.57|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.clockDivider_counter_willIncrement ;
  (* hdlname = "uartCtrl_1 tx io_break" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2557.23-2557.31|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.io_break ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2548.23-2548.48|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [2:0] \uartCtrl_1.tx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2550.23-2550.44|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [1:0] \uartCtrl_1.tx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2549.23-2549.42|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_1 tx io_cts" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2555.23-2555.29|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.io_cts ;
  (* hdlname = "uartCtrl_1 tx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2551.23-2551.38|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.io_samplingTick ;
  (* hdlname = "uartCtrl_1 tx io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2556.23-2556.29|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.io_txd ;
  (* hdlname = "uartCtrl_1 tx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2559.23-2559.29|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.resetn ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2753.29-2753.55|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D ;
  (* hdlname = "uartCtrl_1 tx stateMachine_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2585.23-2585.39|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.stateMachine_txd ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* hdlname = "uartCtrl_1 tx tickCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2582.23-2582.40|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2758.5-2781.12|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2753.29-2753.55|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2753.29-2753.55|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 tx when_UartCtrlTx_l76" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2588.23-2588.42|../hw/gen/HWITLTopLevel.v:1911.14-1924.4" *)
  wire \uartCtrl_1.tx.when_UartCtrlTx_l76 ;
  (* hdlname = "uartCtrl_1 tx_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1893.23-1893.32" *)
  wire \uartCtrl_1.tx_io_txd ;
  (* src = "../hw/gen/HWITLTopLevel.v:28.23-28.49" *)
  wire [7:0] uartCtrl_1_io_read_payload;
  (* src = "../hw/gen/HWITLTopLevel.v:27.23-27.47" *)
  wire uartCtrl_1_io_read_valid;
  (* src = "../hw/gen/HWITLTopLevel.v:29.23-29.45" *)
  wire uartCtrl_1_io_uart_txd;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.io_ctrl_respType_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.io_ctrl_respType_SB_DFFR_Q_D ),
    .Q(\builder.io_ctrl_respType ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) \builder.io_ctrl_respType_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\builder.io_ctrl_respType ),
    .O(\builder.io_ctrl_respType_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \builder.io_ctrl_respType_SB_LUT4_I1  (
    .I0(\builder.rbFSM_stateReg [0]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.io_ctrl_respType_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \builder.io_ctrl_respType_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I3(\builder.io_ctrl_respType ),
    .O(\builder.io_ctrl_respType_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I1_O [2]),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.io_ctrl_respType_SB_LUT4_I3_O [3]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .O(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \builder.rbFSM_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\builder.when_StateMachine_l237 ),
    .E(\builder.rbFSM_busyFlag_SB_DFFER_Q_E ),
    .Q(\builder.rbFSM_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \builder.rbFSM_busyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0]),
    .I3(\builder.when_StateMachine_l237 ),
    .O(\builder.rbFSM_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\builder.rbFSM_busyFlag ),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(timeout_state),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [1]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(\builder.io_ctrl_respType ),
    .I1(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd4c3)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(timeout_state),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I1_O [2]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_byteCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_1  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I1_O [2]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\builder.rbFSM_byteCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_2  (
    .I0(\builder.io_ctrl_respType_SB_LUT4_I1_O [2]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0]),
    .O(\builder.rbFSM_byteCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [2]),
    .Q(\builder.rbFSM_byteCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [1]),
    .Q(\builder.rbFSM_byteCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [0]),
    .Q(\builder.rbFSM_byteCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\builder.rbFSM_byteCounter_willIncrement ),
    .I1(\builder.rbFSM_byteCounter_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1535.38-1535.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(1'h0),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .O(\builder.rbFSM_byteCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O  (
    .I0(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [3]),
    .O(\builder.rbFSM_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.when_StateMachine_l237 ),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\builder.rbFSM_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [1]),
    .I3(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\builder.rbFSM_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.when_StateMachine_l237 ),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I3(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [2]),
    .Q(\builder.rbFSM_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [1]),
    .Q(\builder.rbFSM_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:150.19-164.4|../hw/gen/HWITLTopLevel.v:1641.3-1668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [0]),
    .Q(\builder.rbFSM_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_stateReg_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_stateReg_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \builder.when_StateMachine_l237_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_I2 [3]),
    .I3(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1]),
    .O(\builder.when_StateMachine_l237 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.when_StateMachine_l237_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [2]),
    .I2(\builder.rbFSM_stateReg [1]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\builder.when_StateMachine_l237_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_1_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_10_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.address_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_11_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.address_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_12_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.address_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_13_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.address_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_14_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.address_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_15_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.address_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_16_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.address_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_17_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.address_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_18_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.address_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_19_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.address_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.address_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_2_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_20_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.address_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_21_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.address_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_22_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.address_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_23_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.address_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_24_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.address_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_25_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.address_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_26_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.address_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_27_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.address_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_28_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.address_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_29_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.address_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.address_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_3_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_30_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.address_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_31_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.address_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.address_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_4_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.address_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_5_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.address_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_6_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.address_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_7_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.address_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_8_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.address_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_9_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.address_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.address_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [30]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [28]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [21]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [20]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [19]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [18]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [17]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [16]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [15]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [14]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [13]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [12]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [31]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [11]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [10]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [9]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [8]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [7]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [6]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [5]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [4]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [29]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [27]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [26]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [25]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [24]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [23]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \busMaster.address_SB_LUT4_I3_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [22]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2235.3-2248.6|../hw/gen/HWITLTopLevel.v:511.29-520.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D ),
    .E(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ),
    .Q(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_led.io_sb_SBvalid ),
    .I2(\tic.tic_stateNext_SB_LUT4_O_I2 [1]),
    .I3(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0cc)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_I2 [1]),
    .I1(\gpio_led.io_sb_SBvalid ),
    .I2(\gpio_led.rdy_SB_LUT4_I1_O [0]),
    .I3(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2235.3-2248.6|../hw/gen/HWITLTopLevel.v:511.29-520.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.busCtrl.busStateMachine_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .Q(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_1_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_2_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_3_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_4_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_5_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \busMaster.command_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_6  (
    .C(clk),
    .D(\tic.tic_stateNext_SB_LUT4_O_3_I2 [3]),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_7_D ),
    .E(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .Q(\busMaster.command [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\busMaster.command_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.io_ctrl_write_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.io_ctrl_write_SB_DFFR_Q_D ),
    .Q(\busMaster.io_ctrl_write ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \busMaster.io_ctrl_write_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I2 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I2 [3]),
    .O(\busMaster.io_ctrl_write_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I0  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I3_I2 [0]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \busMaster.io_ctrl_write_SB_LUT4_I0_1  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\gpio_led.when_GPIOLED_l38 ),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I3_I2 [0]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \busMaster.io_ctrl_write_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(\busMaster.address [0]),
    .I1(\busMaster.address [1]),
    .I2(\busMaster.address [2]),
    .I3(\busMaster.address [3]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I3_I2_SB_LUT4_O_1  (
    .I0(\busMaster.address [0]),
    .I1(\busMaster.address [1]),
    .I2(\busMaster.address [2]),
    .I3(\busMaster.address [3]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_1_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_10_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [21]),
    .O(\busMaster.readData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_11_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [20]),
    .O(\busMaster.readData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_12_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [19]),
    .O(\busMaster.readData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_13_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [18]),
    .O(\busMaster.readData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_14_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [17]),
    .O(\busMaster.readData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_15_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [16]),
    .O(\busMaster.readData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_16_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [15]),
    .O(\busMaster.readData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_17_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [14]),
    .O(\busMaster.readData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_18_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [13]),
    .O(\busMaster.readData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_19_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [12]),
    .O(\busMaster.readData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [30]),
    .O(\busMaster.readData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_2_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_20_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [11]),
    .O(\busMaster.readData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_21_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [10]),
    .O(\busMaster.readData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_22_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [9]),
    .O(\busMaster.readData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_23_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [8]),
    .O(\busMaster.readData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_24_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [7]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_25_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [6]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_26_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [5]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_27_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [4]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_28_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [3]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_29_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [2]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [29]),
    .O(\busMaster.readData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_3_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_30_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [1]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_31_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [28]),
    .O(\busMaster.readData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_4_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [27]),
    .O(\busMaster.readData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_5_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [26]),
    .O(\busMaster.readData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_6_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [25]),
    .O(\busMaster.readData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_7_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [24]),
    .O(\busMaster.readData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_8_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [23]),
    .O(\busMaster.readData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_9_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [22]),
    .O(\busMaster.readData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [31]),
    .O(\busMaster.readData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_1_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_10_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_11_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_12_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_13_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_14_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_15_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_16_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_17_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_18_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_19_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_2_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_20_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_21_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_22_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_23_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_24_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_25_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_26_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_27_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_28_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_29_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_3_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_30_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_31_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_4_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_5_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_6_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_7_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_8_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:554.3-580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_9_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:189.18-213.4|../hw/gen/HWITLTopLevel.v:2235.3-2248.6|../hw/gen/HWITLTopLevel.v:511.29-520.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_led.io_sb_SBvalid_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [1]),
    .Q(\gpio_led.io_sb_SBvalid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:214.11-226.4|../hw/gen/HWITLTopLevel.v:448.3-463.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_led.rdy_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_led.when_GPIOLED_l38 ),
    .Q(\gpio_led.rdy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \gpio_led.rdy_SB_LUT4_I1  (
    .I0(\no_map.busCtrl.busStateMachine_readyFlag ),
    .I1(\gpio_led.rdy ),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2 [0]),
    .I3(\gpio_led.io_sb_SBvalid ),
    .O(\gpio_led.rdy_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [0]),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1]),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [2]),
    .I3(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [3]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 [31]),
    .I3(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [27]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb0)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\busMaster.io_ctrl_write_SB_LUT4_I3_I2 [0]),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 [31]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I3_I2 [2]),
    .I3(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [27]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [2]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\busMaster.address [24]),
    .I1(\busMaster.address [27]),
    .I2(\busMaster.address [29]),
    .I3(\busMaster.address [31]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\busMaster.address [4]),
    .I1(\busMaster.address [5]),
    .I2(\busMaster.address [28]),
    .I3(\busMaster.address [30]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\busMaster.address [14]),
    .I1(\busMaster.address [15]),
    .I2(\busMaster.address [16]),
    .I3(\busMaster.address [20]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\busMaster.address [17]),
    .I1(\busMaster.address [18]),
    .I2(\busMaster.address [19]),
    .I3(\busMaster.address [21]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\busMaster.address [7]),
    .I1(\busMaster.address [9]),
    .I2(\busMaster.address [11]),
    .I3(\busMaster.address [13]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\busMaster.address [6]),
    .I1(\busMaster.address [8]),
    .I2(\busMaster.address [10]),
    .I3(\busMaster.address [12]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(\busMaster.address [22]),
    .I1(\busMaster.address [23]),
    .I2(\busMaster.address [25]),
    .I3(\busMaster.address [26]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [31]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 [31]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [27])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [9]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [10]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [8]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [9]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [28]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [29]),
    .I0(1'h1),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [24])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [27]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [28]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [23])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [26]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [27]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [25]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [26]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [21])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [24]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [25]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [20])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [23]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [24]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [19])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [22]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [23]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [18])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [21]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [22]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [17])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [20]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [21]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [16])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [0]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [2]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [7]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [8]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [19]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [20]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [15])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [18]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [19]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [17]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [18]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [16]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [17]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_24  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [15]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [16]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_25  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [14]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [15]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_26  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [13]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [14]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_27  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [12]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [13]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_28  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [11]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [12]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_29  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [10]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [11]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [6]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [7]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [5]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [6]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [4]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [5]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [3]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [4]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [30]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [31]),
    .I0(1'h1),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [26])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [2]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [3]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [3]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [2]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [1]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\busMaster.address [0]),
    .O(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.38-304.79|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [29]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [30]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [25])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [27]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [27])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [9]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [10]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [8]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [9]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [24]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [25]),
    .I0(1'h1),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [24])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [23]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [24]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [23])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [22]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [23]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [21]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [22]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [21])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [20]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [21]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [20])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [19]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [20]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [19])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [18]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [19]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [18])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [17]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [18]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [17])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_19  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [16]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [17]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [16])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [8]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [15]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [16]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [15])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [14]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [15]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [13]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [14]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [12]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [13]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [11]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [12]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [10]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [11]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [7]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [6]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [5]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [26]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [27]),
    .I0(1'h1),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [26])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:304.85-304.126|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [25]),
    .CO(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [26]),
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \gpio_led.rdy_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I1_O [0]),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \gpio_led.rdy_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_led.rdy_SB_LUT4_I1_O [0]),
    .I3(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2 [0]),
    .I3(\gpio_led.io_sb_SBvalid ),
    .O(\gpio_led.when_GPIOLED_l38 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2079.3-2098.6|../hw/gen/HWITLTopLevel.v:379.28-385.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D ),
    .E(\no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E ),
    .Q(\no_map.busCtrl.busStateMachine_readyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.busCtrl.busStateMachine_stateReg [0]),
    .I3(\no_map.busCtrl.busStateMachine_stateReg [1]),
    .O(\no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \no_map.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\no_map.busCtrl.busStateMachine_stateNext [1]),
    .O(\no_map.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \no_map.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.busCtrl.busStateMachine_stateReg [1]),
    .I3(\no_map.busCtrl.busStateMachine_stateReg [0]),
    .O(\no_map.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2079.3-2098.6|../hw/gen/HWITLTopLevel.v:379.28-385.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \no_map.busCtrl.busStateMachine_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\no_map.busCtrl.busStateMachine_stateNext [1]),
    .E(\no_map.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ),
    .Q(\no_map.busCtrl.busStateMachine_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2079.3-2098.6|../hw/gen/HWITLTopLevel.v:379.28-385.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \no_map.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\no_map.busCtrl.busStateMachine_stateNext [0]),
    .E(\no_map.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ),
    .Q(\no_map.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:2100.3-2102.6|../hw/gen/HWITLTopLevel.v:379.28-385.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \no_map.busCtrl.io_valid_regNext_SB_DFF_Q  (
    .C(clk),
    .D(\gpio_led.io_sb_SBvalid ),
    .Q(\no_map.busCtrl.io_valid_regNext )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h04f0)
  ) \no_map.busCtrl.io_valid_regNext_SB_LUT4_I0  (
    .I0(\no_map.busCtrl.io_valid_regNext ),
    .I1(\no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I2(\no_map.busCtrl.busStateMachine_stateReg [1]),
    .I3(\no_map.busCtrl.busStateMachine_stateReg [0]),
    .O(\no_map.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \no_map.busCtrl.io_valid_regNext_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\no_map.busCtrl.io_valid_regNext ),
    .I2(\no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\no_map.busCtrl.busStateMachine_stateNext [1]),
    .O(\no_map.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:227.18-240.4|../hw/gen/HWITLTopLevel.v:390.3-401.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \no_map.firedFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .E(\no_map.firedFlag_SB_DFFER_Q_E ),
    .Q(\no_map.firedFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\no_map.firedFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_led.rdy_SB_LUT4_I1_I2 [0]),
    .I3(\gpio_led.io_sb_SBvalid ),
    .O(\no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc05)
  ) \no_map.firedFlag_SB_LUT4_I0  (
    .I0(\no_map.firedFlag ),
    .I1(\busMaster.readData [16]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(\busMaster.readData [8]),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O [3]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_1  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_2  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_3  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_4  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [4]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_5  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [5]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_6  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [6]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_7  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [7]),
    .Q(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .R(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [7]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [23]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [15]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [31]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I1(\busMaster.readData [22]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [14]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [6]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [30]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [5]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [21]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [13]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [29]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I1(\busMaster.readData [20]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [12]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [4]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [28]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [3]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [19]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [11]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [27]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0]),
    .I3(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [2]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [26]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1  (
    .I0(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I1(\busMaster.readData [18]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [10]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [1]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [9]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\busMaster.readData [0]),
    .I1(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateReg_SB_LUT4_I2_O [3]),
    .I3(\busMaster.readData [24]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \no_map.firedFlag_SB_LUT4_I3  (
    .I0(\busMaster.command [5]),
    .I1(\busMaster.command [6]),
    .I2(\busMaster.command [7]),
    .I3(\no_map.firedFlag ),
    .O(\no_map.firedFlag_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\busMaster.command [3]),
    .I2(\busMaster.command [4]),
    .I3(\no_map.firedFlag_SB_LUT4_I3_O [2]),
    .O(\no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\busMaster.readData [25]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ac3)
  ) \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1  (
    .I0(\busMaster.readData [17]),
    .I1(\no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0017)
  ) \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\busMaster.command [2]),
    .I1(\busMaster.command [1]),
    .I2(\busMaster.command [0]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) resetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(resetn),
    .O(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_1 ),
    .I1(\rxFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .Q(\rxFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_ram.0.0_WADDR [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_ram.0.0_WADDR [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \rxFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_risingOccupancy ),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg ),
    .O(\rxFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_pushPtr_value [2]),
    .I1(\rxFifo.logic_popPtr_value [2]),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo.logic_popPtr_value [3]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_pushPtr_value [0]),
    .I1(\rxFifo.logic_popPtr_value [0]),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo.logic_popPtr_value [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\rxFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_pushPtr_value [2]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_pushPtr_value [3]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_pushPtr_value [0]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_pushPtr_value [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid ),
    .I2(\rxFifo.logic_risingOccupancy ),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I2 [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_stateReg [3]),
    .O(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\busMaster.address_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I1(\tic.tic_stateNext_SB_LUT4_O_I2 [1]),
    .I2(\builder.rbFSM_busyFlag ),
    .I3(\tic.tic_stateNext_SB_LUT4_O_I2 [3]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [0]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\rxFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [0]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(timeout_state_SB_LUT4_I1_I3[1]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1]),
    .I3(\tic.tic_stateReg [0]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [0]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(timeout_state_SB_LUT4_I1_I3[1]),
    .I3(\tic.tic_stateReg [0]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\rxFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [3]),
    .Q(\rxFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [2]),
    .Q(\rxFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [1]),
    .Q(\rxFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [0]),
    .Q(\rxFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [2]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1 ),
    .I2(\rxFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [3]),
    .Q(\rxFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [2]),
    .Q(\rxFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [1]),
    .Q(\rxFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [0]),
    .Q(\rxFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \rxFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \rxFifo.logic_popPtr_valueNext [0], 5'h00, \rxFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \rxFifo.logic_ram.0.0_RDATA_7 [15], \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_7 [13], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_7 [11], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_7 [9], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_7 [7], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_7 [5], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_7 [3], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_7 [1], \rxFifo.logic_ram.0.0_RDATA_8 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \rxFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \rxFifo.logic_ram.0.0_WADDR [3], \rxFifo.logic_ram.0.0_WADDR [1], \rxFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \rxFifo.logic_ram.0.0_WDATA [7], 1'hx, \rxFifo.logic_ram.0.0_WDATA [3], 1'hx, \rxFifo.logic_ram.0.0_WDATA [5], 1'hx, \rxFifo.logic_ram.0.0_WDATA [1], 1'hx, \rxFifo.logic_ram.0.0_WDATA [6], 1'hx, \rxFifo.logic_ram.0.0_WDATA [2], 1'hx, \rxFifo.logic_ram.0.0_WDATA [4], 1'hx, \rxFifo.logic_ram.0.0_WDATA [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [3]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [5]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_2 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_2 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_D ),
    .Q(\rxFifo.logic_ram.0.0_RDATA_3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [1]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\rxFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [6]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_4 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_4 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [2]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_1 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_1 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_5 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [4]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_6 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_6 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [0]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_8 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [7]),
    .Q(\rxFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [1]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [0]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [3]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [2]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:115.16-127.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \rxFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .E(\rxFifo.when_Stream_l1101 ),
    .Q(\rxFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \rxFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\rxFifo._zz_1 ),
    .O(\rxFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5 [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3 [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_0 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_1 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_2 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:141.27-149.4|../hw/gen/HWITLTopLevel.v:1689.3-1709.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O),
    .Q(\serParConv.shiftReg_3 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \tic.tic_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateNext_SB_LUT4_O_I1 [0]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_I2 [1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_I1 [2]),
    .O(\tic.tic_stateNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \tic.tic_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I2 [1]),
    .O(\tic.tic_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\builder.io_ctrl_respType ),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(timeout_state),
    .I1(\tic.tic_stateReg [2]),
    .I2(timeout_state_SB_LUT4_I1_I3[1]),
    .I3(timeout_state_SB_LUT4_I1_I3[0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \tic.tic_stateNext_SB_LUT4_O_2  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [3]),
    .O(\tic.tic_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \tic.tic_stateNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I2 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I3 [2]),
    .O(\tic.tic_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2 [1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2 [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I1(timeout_state),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [2]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd700)
  ) \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \tic.tic_stateNext_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\tic.tic_stateNext [3]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\tic.tic_stateNext [2]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_2  (
    .C(clk),
    .D(\tic.tic_stateNext [1]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_3  (
    .C(clk),
    .D(\tic.tic_stateNext [0]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \tic.tic_stateReg_SB_LUT4_I0  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_stateReg [2]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \tic.tic_stateReg_SB_LUT4_I0_1  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\tic.tic_wordCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_1  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\tic.tic_wordCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1414)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_2  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\tic.tic_wordCounter_willIncrement ),
    .I2(\tic.tic_wordCounter_value [0]),
    .I3(1'h0),
    .O(\tic.tic_wordCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0530)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [2]),
    .Q(\tic.tic_wordCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [1]),
    .Q(\tic.tic_wordCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:1327.3-1378.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [0]),
    .Q(\tic.tic_wordCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\tic.tic_wordCounter_willIncrement ),
    .I1(\tic.tic_wordCounter_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:165.33-188.4|../hw/gen/HWITLTopLevel.v:829.36-829.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_willIncrement ),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [1]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [3]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [1]),
    .O(\tic.tic_wordCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_LUT4_I1_I3[0]),
    .I3(timeout_state_SB_LUT4_I1_I3[1]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[9]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .O(timeout_counter_valueNext[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_1 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .O(timeout_counter_valueNext[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_10 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .O(timeout_counter_valueNext[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_11 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .O(timeout_counter_valueNext[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_12 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[11]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .O(timeout_counter_valueNext[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_13 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[10]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .O(timeout_counter_valueNext[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_counter_valueNext_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_counter_value[0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(timeout_counter_valueNext[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[7]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .O(timeout_counter_valueNext[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_3 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[6]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .O(timeout_counter_valueNext[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_4 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[5]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .O(timeout_counter_valueNext[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_5 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[4]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .O(timeout_counter_valueNext[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_6 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .O(timeout_counter_valueNext[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_7 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[2]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .O(timeout_counter_valueNext[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_8 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[1]),
    .I3(timeout_counter_value[0]),
    .O(timeout_counter_valueNext[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_9 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[14]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .O(timeout_counter_valueNext[14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_CI (
    .CI(timeout_counter_value[0]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(timeout_counter_value[1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .I0(1'h0),
    .I1(timeout_counter_value[9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_1 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .I0(1'h0),
    .I1(timeout_counter_value[8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_10 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .I0(1'h0),
    .I1(timeout_counter_value[11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_11 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .I0(1'h0),
    .I1(timeout_counter_value[10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_2 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .I0(1'h0),
    .I1(timeout_counter_value[7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_3 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .I0(1'h0),
    .I1(timeout_counter_value[6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_4 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .I0(1'h0),
    .I1(timeout_counter_value[5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_5 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .I0(1'h0),
    .I1(timeout_counter_value[4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_6 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .I0(1'h0),
    .I1(timeout_counter_value[3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_7 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .I0(1'h0),
    .I1(timeout_counter_value[2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_8 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .I0(1'h0),
    .I1(timeout_counter_value[13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:264.36-264.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_9 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .I0(1'h0),
    .I1(timeout_counter_value[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q (
    .C(clk),
    .D(timeout_counter_valueNext[14]),
    .Q(timeout_counter_value[14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_1 (
    .C(clk),
    .D(timeout_counter_valueNext[13]),
    .Q(timeout_counter_value[13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_10 (
    .C(clk),
    .D(timeout_counter_valueNext[4]),
    .Q(timeout_counter_value[4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_11 (
    .C(clk),
    .D(timeout_counter_valueNext[3]),
    .Q(timeout_counter_value[3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_12 (
    .C(clk),
    .D(timeout_counter_valueNext[2]),
    .Q(timeout_counter_value[2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_13 (
    .C(clk),
    .D(timeout_counter_valueNext[1]),
    .Q(timeout_counter_value[1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_14 (
    .C(clk),
    .D(timeout_counter_valueNext[0]),
    .Q(timeout_counter_value[0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_2 (
    .C(clk),
    .D(timeout_counter_valueNext[12]),
    .Q(timeout_counter_value[12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_3 (
    .C(clk),
    .D(timeout_counter_valueNext[11]),
    .Q(timeout_counter_value[11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_4 (
    .C(clk),
    .D(timeout_counter_valueNext[10]),
    .Q(timeout_counter_value[10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_5 (
    .C(clk),
    .D(timeout_counter_valueNext[9]),
    .Q(timeout_counter_value[9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_6 (
    .C(clk),
    .D(timeout_counter_valueNext[8]),
    .Q(timeout_counter_value[8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_7 (
    .C(clk),
    .D(timeout_counter_valueNext[7]),
    .Q(timeout_counter_value[7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_8 (
    .C(clk),
    .D(timeout_counter_valueNext[6]),
    .Q(timeout_counter_value[6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_9 (
    .C(clk),
    .D(timeout_counter_valueNext[5]),
    .Q(timeout_counter_value[5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:335.3-348.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER timeout_state_SB_DFFER_Q (
    .C(clk),
    .D(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .E(timeout_state_SB_DFFER_Q_E[0]),
    .Q(timeout_state),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[0]),
    .I1(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[1]),
    .I2(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[2]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(timeout_state_SB_DFFER_Q_E[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(timeout_counter_value[6]),
    .I1(timeout_counter_value[9]),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_value[12]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(timeout_counter_value[0]),
    .I1(timeout_counter_value[1]),
    .I2(timeout_counter_value[2]),
    .I3(timeout_counter_value[3]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(timeout_counter_value[10]),
    .I2(timeout_counter_value[11]),
    .I3(timeout_counter_value[14]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(timeout_counter_value[4]),
    .I1(timeout_counter_value[5]),
    .I2(timeout_counter_value[7]),
    .I3(timeout_counter_value[8]),
    .O(timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) timeout_state_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(timeout_state),
    .I2(\tic.tic_stateReg [1]),
    .I3(timeout_state_SB_LUT4_I1_I3[1]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I2(timeout_state_SB_LUT4_I1_I3[0]),
    .I3(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[0]),
    .O(timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) timeout_state_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [0]),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_value [2]),
    .O(timeout_state_SB_LUT4_I1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebff)
  ) timeout_state_SB_LUT4_I1_I3_SB_LUT4_O_1 (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [0]),
    .O(timeout_state_SB_LUT4_I1_I3[0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_1 ),
    .I1(\txFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .Q(\txFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_ram.0.0_WADDR [1]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_ram.0.0_WADDR [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \txFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .O(\txFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\txFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_pushPtr_value [3]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid ),
    .I2(\txFifo.logic_risingOccupancy ),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [2]),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_popPtr_value [3]),
    .I3(\txFifo.logic_pushPtr_value [3]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_value [1]),
    .I1(\txFifo.logic_pushPtr_value [1]),
    .I2(\txFifo.logic_pushPtr_value [0]),
    .I3(\txFifo.logic_popPtr_value [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [1]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [1]),
    .I3(\uartCtrl_1.tx.stateMachine_state [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\txFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [1]),
    .I1(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I2(\uartCtrl_1.clockDivider_tickReg ),
    .I3(\uartCtrl_1.rx.sampler_value ),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.break_counter [3]),
    .I2(\uartCtrl_1.rx.break_counter [5]),
    .I3(\uartCtrl_1.rx.break_counter [6]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.break_counter [0]),
    .I1(\uartCtrl_1.rx.break_counter [1]),
    .I2(\uartCtrl_1.rx.break_counter [2]),
    .I3(\uartCtrl_1.rx.break_counter [4]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [3]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [2]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1827.31-1827.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\txFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [3]),
    .Q(\txFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [2]),
    .Q(\txFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [1]),
    .Q(\txFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [0]),
    .Q(\txFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \txFifo.logic_ptrDif_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [3]),
    .I1(\txFifo.logic_pushPtr_value [3]),
    .I2(1'h0),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .O(\txFifo.logic_ptrDif [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .O(\txFifo.logic_ptrDif [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .O(\txFifo.logic_ptrDif [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0]),
    .I3(1'h1),
    .O(\txFifo.logic_ptrDif [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [2]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [0]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [1]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .I0(\txFifo.logic_pushPtr_value [2]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .I0(\txFifo.logic_pushPtr_value [1]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1842.26-1842.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(1'h1),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .I0(\txFifo.logic_pushPtr_value [0]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [3]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [2]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [1]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1804.32-1804.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_1 ),
    .I2(\txFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [3]),
    .Q(\txFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [2]),
    .Q(\txFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [1]),
    .Q(\txFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [0]),
    .Q(\txFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \txFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \txFifo.logic_popPtr_valueNext [0], 5'h00, \txFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \txFifo.logic_ram.0.0_RDATA_5 [15], \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_5 [13], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_5 [11], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_5 [9], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_5 [7], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_5 [5], \txFifo.logic_ram.0.0_RDATA_6 [1], \txFifo.logic_ram.0.0_RDATA_5 [3], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_5 [1], \txFifo.logic_ram.0.0_RDATA_6 [0] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \txFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \txFifo.logic_ram.0.0_WADDR [3], \txFifo.logic_ram.0.0_WADDR [1], \txFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\txFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4], 1'hx, \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q_D ),
    .Q(\txFifo.logic_ram.0.0_RDATA_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .Q(\txFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_1 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .Q(\txFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) \txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_1 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_4 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_1 [3]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_2 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_2 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_2 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_1 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFF_Q  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .Q(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .Q(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_6 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_6 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_1 [3]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_3 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_3 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_1 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFF_Q  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .Q(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .Q(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .Q(\txFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [1]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [0]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [3]),
    .Q(\txFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [2]),
    .Q(\txFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:128.16-140.4|../hw/gen/HWITLTopLevel.v:1845.3-1862.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \txFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .E(\txFifo.when_Stream_l1101 ),
    .Q(\txFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0]),
    .I3(\txFifo.logic_risingOccupancy ),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\builder.rbFSM_stateReg [0]),
    .I1(\builder.rbFSM_stateReg_SB_LUT4_I2_O [2]),
    .I2(\builder.io_ctrl_respType_SB_LUT4_I1_O [2]),
    .I3(\builder.io_ctrl_respType_SB_LUT4_I1_O [3]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\txFifo.logic_ptrDif [0]),
    .I1(\txFifo.logic_ptrDif [1]),
    .I2(\txFifo.logic_ptrDif [2]),
    .I3(\txFifo.logic_ptrDif [3]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \txFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\txFifo._zz_1 ),
    .O(\txFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.clockDivider_counter [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.clockDivider_counter [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D ),
    .Q(\uartCtrl_1.clockDivider_counter [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [9]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D ),
    .Q(\uartCtrl_1.clockDivider_counter [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [8]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D ),
    .Q(\uartCtrl_1.clockDivider_counter [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [7]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D ),
    .Q(\uartCtrl_1.clockDivider_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [6]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D ),
    .Q(\uartCtrl_1.clockDivider_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [5]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D ),
    .Q(\uartCtrl_1.clockDivider_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [4]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D ),
    .Q(\uartCtrl_1.clockDivider_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [3]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D ),
    .Q(\uartCtrl_1.clockDivider_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [2]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D ),
    .Q(\uartCtrl_1.clockDivider_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter [0]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D ),
    .Q(\uartCtrl_1.clockDivider_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tick ),
    .I3(\uartCtrl_1.clockDivider_counter [0]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [18]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.clockDivider_counter [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [17]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D ),
    .Q(\uartCtrl_1.clockDivider_counter [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [16]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D ),
    .Q(\uartCtrl_1.clockDivider_counter [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [15]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D ),
    .Q(\uartCtrl_1.clockDivider_counter [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [14]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D ),
    .Q(\uartCtrl_1.clockDivider_counter [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [13]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D ),
    .Q(\uartCtrl_1.clockDivider_counter [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [12]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D ),
    .Q(\uartCtrl_1.clockDivider_counter [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [11]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D ),
    .Q(\uartCtrl_1.clockDivider_counter [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [10]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [19]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(\uartCtrl_1.clockDivider_counter [9]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(\uartCtrl_1.clockDivider_counter [8]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(\uartCtrl_1.clockDivider_counter [17]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(\uartCtrl_1.clockDivider_counter [16]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(\uartCtrl_1.clockDivider_counter [15]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(\uartCtrl_1.clockDivider_counter [14]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(\uartCtrl_1.clockDivider_counter [13]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(\uartCtrl_1.clockDivider_counter [12]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(\uartCtrl_1.clockDivider_counter [11]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(\uartCtrl_1.clockDivider_counter [10]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(\uartCtrl_1.clockDivider_counter [7]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\uartCtrl_1.clockDivider_counter [6]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(\uartCtrl_1.clockDivider_counter [5]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(\uartCtrl_1.clockDivider_counter [4]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(\uartCtrl_1.clockDivider_counter [3]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\uartCtrl_1.clockDivider_counter [2]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\uartCtrl_1.clockDivider_counter [0]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_1.clockDivider_counter [1]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1986.32-1986.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(\uartCtrl_1.clockDivider_counter [18]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:1980.3-1991.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_tickReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_tick ),
    .Q(\uartCtrl_1.clockDivider_tickReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_1.clockDivider_tick )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_counter [9]),
    .I1(\uartCtrl_1.clockDivider_counter [10]),
    .I2(\uartCtrl_1.clockDivider_counter [12]),
    .I3(\uartCtrl_1.clockDivider_counter [15]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_counter [8]),
    .I1(\uartCtrl_1.clockDivider_counter [11]),
    .I2(\uartCtrl_1.clockDivider_counter [13]),
    .I3(\uartCtrl_1.clockDivider_counter [14]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.clockDivider_counter [16]),
    .I1(\uartCtrl_1.clockDivider_counter [17]),
    .I2(\uartCtrl_1.clockDivider_counter [18]),
    .I3(\uartCtrl_1.clockDivider_counter [19]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.clockDivider_counter [0]),
    .I1(\uartCtrl_1.clockDivider_counter [1]),
    .I2(\uartCtrl_1.clockDivider_counter [2]),
    .I3(\uartCtrl_1.clockDivider_counter [3]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\uartCtrl_1.clockDivider_counter [4]),
    .I1(\uartCtrl_1.clockDivider_counter [5]),
    .I2(\uartCtrl_1.clockDivider_counter [6]),
    .I3(\uartCtrl_1.clockDivider_counter [7]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_1.rx.bitCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_1.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_1.rx.bitCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.bitCounter_value [2]),
    .I3(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0df0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.rx.stateMachine_state [3]),
    .I1(\uartCtrl_1.rx.stateMachine_state [2]),
    .I2(\uartCtrl_1.rx.bitCounter_value [0]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_state [3]),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2509.28-2509.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.bitCounter_value [0]),
    .CO(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfafc)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2506.28-2506.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_1.rx.bitTimer_counter [0]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I2(\uartCtrl_1.rx.bitTimer_counter [0]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2506.28-2506.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4414)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [2]),
    .I2(\uartCtrl_1.rx.sampler_tick ),
    .I3(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2506.28-2506.53|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.bitTimer_counter [0]),
    .CO(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [5]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [4]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [3]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [2]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [1]),
    .I3(\uartCtrl_1.rx.break_counter [0]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.break_counter [0]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [6]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2449.29-2449.50|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uartCtrl_1.rx.break_counter [0]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2798.3-2806.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.io_rxd_buffercc.buffers_0_SB_DFFR_Q  (
    .C(clk),
    .D(io_uart_rxd),
    .Q(\uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2332.12-2337.4|../hw/gen/HWITLTopLevel.v:2798.3-2806.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.io_rxd_buffercc.buffers_1_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ),
    .Q(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_1_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_1 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_2_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_1 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_2 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0  (
    .I0(\uartCtrl_1.rx.sampler_samples_2 ),
    .I1(\uartCtrl_1.rx.sampler_samples_3 ),
    .I2(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_1.rx.sampler_samples_1 ),
    .O(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_1  (
    .I0(\uartCtrl_1.rx.sampler_samples_2 ),
    .I1(\uartCtrl_1.rx.sampler_samples_3 ),
    .I2(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_1.rx.sampler_samples_1 ),
    .O(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_3_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_2 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_3 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_4_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_3 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_4 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf330)
  ) \uartCtrl_1.rx.sampler_samples_4_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [0]),
    .I2(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [1]),
    .I3(\uartCtrl_1.rx.sampler_samples_4 ),
    .O(\uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.sampler_tick_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_tick ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3  (
    .I0(\uartCtrl_1.rx.bitTimer_counter [0]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_1.rx.bitTimer_counter [2]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [2]),
    .O(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.rx.sampler_value_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.rx.sampler_value ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [6]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [5]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [4]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [0]),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [3]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [2]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [1]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.bitCounter_value [0]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2504.3-2542.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [0]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [0]),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [7]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .CO(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .CO(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [7]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [6]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [5]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [4]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [3]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [2]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [1]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_7  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [0]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_state [3]),
    .I3(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [0]),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_state [1]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_1.rx.stateMachine_state [3]),
    .I3(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.stateMachine_state [0]),
    .I2(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.rx.stateMachine_state [0]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [0]),
    .I1(\uartCtrl_1.rx.stateMachine_state [1]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_state [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2417.3-2502.6|../hw/gen/HWITLTopLevel.v:1925.14-1939.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3]),
    .Q(\uartCtrl_1.rx.stateMachine_validReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.rx.bitCounter_value [2]),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.sampler_value ),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2705.3-2749.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.tx._zz_io_txd_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_txd ),
    .Q(\uartCtrl_1.tx._zz_io_txd ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2653.39-2653.102|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2653.39-2653.102|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2653.39-2653.102|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uartCtrl_1.clockDivider_tickReg ),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .I3(1'h0),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2653.39-2653.102|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .CO(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2653.39-2653.102|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(1'h0),
    .CO(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .I0(\uartCtrl_1.clockDivider_tickReg ),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2705.3-2749.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [2]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2705.3-2749.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [1]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2705.3-2749.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [0]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdfc0)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .I3(\uartCtrl_1.clockDivider_tickReg ),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdfc0)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [1]),
    .I1(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [1]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .I3(\uartCtrl_1.tx.stateMachine_state [1]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f44)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [2]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [3]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000e)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [3]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2 [1]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_txd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I3(\uartCtrl_1.tx.tickCounter_value [2]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2751.3-2782.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_1.tx.tickCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2751.3-2782.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_1.tx.tickCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2751.3-2782.6|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_1.tx.tickCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2753.29-2753.55|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2753.29-2753.55|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0df0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.tx.stateMachine_state [3]),
    .I1(\uartCtrl_1.tx.stateMachine_state [2]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:96.12-114.4|../hw/gen/HWITLTopLevel.v:2753.29-2753.55|../hw/gen/HWITLTopLevel.v:1911.14-1924.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.tx.tickCounter_value [0]),
    .CO(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [1])
  );
  assign \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [3:2] = { \builder.rbFSM_byteCounter_value [0], \busMaster.readData [25] };
  assign { \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [3], \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [0] } = { \busMaster.readData [9], \busMaster.readData [1] };
  assign \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { \txFifo.logic_ram.0.0_RDATA_1 [3], \uartCtrl_1.tx.tickCounter_value [1] };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I3 [1:0] = { \tic.tic_stateNext_SB_LUT4_O_3_I2 [2], \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign { \builder.rbFSM_busyFlag_SB_LUT4_I3_O [3:2], \builder.rbFSM_busyFlag_SB_LUT4_I3_O [0] } = { \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2], \busMaster.busCtrl.busStateMachine_busyFlag , timeout_state };
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [1] = \txFifo.logic_risingOccupancy ;
  assign { \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [2], \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0] } = { \uartCtrl_1.tx.stateMachine_state [0], \uartCtrl_1.tx.stateMachine_state [1] };
  assign \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [3] = \uartCtrl_1.tx.tickCounter_value [0];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_shifter [0] };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2:0] = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_1.rx.stateMachine_shifter [7], \uartCtrl_1.rx.sampler_value  };
  assign \builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [0] = \builder.when_StateMachine_l237 ;
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [0] = \tic.tic_wordCounter_willIncrement ;
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2];
  assign \builder.when_StateMachine_l237_SB_LUT4_O_I3 [0] = \tic.tic_stateNext_SB_LUT4_O_I2 [3];
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O [1:0] = { \uartCtrl_1.tx.stateMachine_state [3], \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2] };
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [1] = \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [0];
  assign \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3] = \builder.io_ctrl_respType ;
  assign \builder.io_ctrl_respType_SB_LUT4_I3_O [2:0] = { \builder.rbFSM_stateReg [0], \builder.rbFSM_stateReg_SB_LUT4_I2_O [2], \builder.io_ctrl_respType_SB_LUT4_I1_O [2] };
  assign \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1] = \tic.tic_stateReg [3];
  assign \builder.io_ctrl_respType_SB_LUT4_I1_O [1:0] = { \builder.rbFSM_stateReg_SB_LUT4_I2_O [2], \builder.rbFSM_stateReg [0] };
  assign \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \uartCtrl_1.tx.tickCounter_value [2];
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_O [3:1] = { \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_1.tx.tickCounter_value [2], \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2] };
  assign { \tic.tic_stateNext_SB_LUT4_O_I2 [2], \tic.tic_stateNext_SB_LUT4_O_I2 [0] } = { \builder.rbFSM_busyFlag , \busMaster.busCtrl.busStateMachine_busyFlag  };
  assign \builder.rbFSM_stateReg_SB_LUT4_I2_O [1:0] = { \builder.io_ctrl_respType , \builder.rbFSM_stateReg [0] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [1:0] = \tic.tic_stateReg [1:0];
  assign \rxFifo.logic_ram.0.0_RDATA_8 [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2 [0] = \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1];
  assign { \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2 [2], \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I2 [0] } = { \uartCtrl_1.tx.stateMachine_state [2], \uartCtrl_1.tx.stateMachine_state [3] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_O [1:0] = { \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0], \builder.io_ctrl_respType  };
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2:0] = { \uartCtrl_1.rx.stateMachine_state [3], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1], \uartCtrl_1.rx.sampler_value  };
  assign \rxFifo._zz_1_SB_LUT4_O_I2 [1:0] = { \rxFifo.logic_risingOccupancy , \rxFifo._zz_io_pop_valid  };
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2:1] = { \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [2], \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0] };
  assign \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [1] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0];
  assign \tic.tic_stateNext_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0];
  assign \tic.tic_stateNext_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [2], timeout_state, \busMaster.busCtrl.busStateMachine_busyFlag  };
  assign \txFifo.logic_ram.0.0_RDATA_1 [2] = \uartCtrl_1.tx.tickCounter_value [1];
  assign { \rxFifo.logic_ram.0.0_WADDR_1 [2], \rxFifo.logic_ram.0.0_WADDR_1 [0] } = \rxFifo.logic_popPtr_valueNext [1:0];
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I2_O [1] = \tic.tic_stateReg [2];
  assign \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3:1] = { \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [0], \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [3], \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0] };
  assign { \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [3], \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I1_I3 [1:0] } = { \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0], \busMaster.busCtrl.busStateMachine_busyFlag , \busMaster.io_ctrl_write  };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I2 [1:0] = { \busMaster.io_ctrl_write , \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2] };
  assign { \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [2], \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0] } = { \tic.tic_stateReg [0], timeout_state_SB_LUT4_I1_I3[1] };
  assign \txFifo.logic_ram.0.0_RDATA_3 [2] = \uartCtrl_1.tx.tickCounter_value [1];
  assign \no_map.firedFlag_SB_DFFER_Q_E_SB_LUT4_O_I2 [1] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0];
  assign \txFifo.logic_ram.0.0_RDATA_6 [3:2] = { \uartCtrl_1.tx.tickCounter_value [1], \txFifo.logic_ram.0.0_RDATA_1 [3] };
  assign \gpio_led.rdy_SB_LUT4_I1_O [1] = \busMaster.busCtrl.busStateMachine_stateReg [0];
  assign \gpio_led.rdy_SB_LUT4_I1_I2 [1] = \gpio_led.io_sb_SBvalid ;
  assign { \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [2], \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [0] } = { \builder.io_ctrl_respType_SB_LUT4_I3_O_SB_LUT4_I3_O [2], \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0] };
  assign { \busMaster.io_ctrl_write_SB_LUT4_I3_I2 [3], \busMaster.io_ctrl_write_SB_LUT4_I3_I2 [1] } = { \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [27], \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 [31] };
  assign \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [2] = \uartCtrl_1.rx.stateMachine_state [2];
  assign \rxFifo.logic_ram.0.0_RDATA_5 [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [2:1] = { \uartCtrl_1.rx.stateMachine_state [1], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \rxFifo.logic_ram.0.0_RDATA_1 [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { \txFifo.logic_ram.0.0_RDATA_1 [3], \uartCtrl_1.tx.tickCounter_value [1] };
  assign { \txFifo.logic_ram.0.0_WADDR [2], \txFifo.logic_ram.0.0_WADDR [0] } = \txFifo.logic_popPtr_valueNext [3:2];
  assign { \txFifo.logic_ram.0.0_WADDR_1 [2], \txFifo.logic_ram.0.0_WADDR_1 [0] } = \txFifo.logic_popPtr_valueNext [1:0];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [1] = \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [0];
  assign \rxFifo.logic_ram.0.0_RDATA_2 [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign { \rxFifo.logic_ram.0.0_WADDR [2], \rxFifo.logic_ram.0.0_WADDR [0] } = \rxFifo.logic_popPtr_valueNext [3:2];
  assign \rxFifo.logic_ram.0.0_RDATA_6 [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign { \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3:2], \no_map.firedFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0] } = { \builder.rbFSM_byteCounter_value [1:0], \busMaster.readData [17] };
  assign { \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [3], \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [1:0] } = { \uartCtrl_1.rx.sampler_tick , \uartCtrl_1.rx.bitTimer_counter [1], \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1] };
  assign \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] = \builder.rbFSM_byteCounter_value [2];
  assign \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_O [3] = \uartCtrl_1.tx.tickCounter_value [0];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_shifter [4] };
  assign \rxFifo.logic_ram.0.0_RDATA [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign { \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [3], \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1], \uartCtrl_1.rx.stateMachine_state [0], \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0] };
  assign \tic.tic_stateNext_SB_LUT4_O_I1 [1] = \tic.tic_stateNext_SB_LUT4_O_I2 [1];
  assign \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [2] = \uartCtrl_1.rx.sampler_samples_4 ;
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [1] = \uartCtrl_1.rx.stateMachine_state [0];
  assign \rxFifo.logic_ram.0.0_RDATA_4 [2] = \rxFifo.logic_ram.0.0_RDATA_3 [2];
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [2:1] = { \uartCtrl_1.rx.sampler_tick , \uartCtrl_1.rx.sampler_value  };
  assign \no_map.firedFlag_SB_LUT4_I0_O [2:0] = { \builder.rbFSM_byteCounter_value [2], \builder.rbFSM_byteCounter_value [0], \busMaster.readData [8] };
  assign \txFifo.logic_ram.0.0_RDATA [3:2] = { \txFifo.logic_ram.0.0_RDATA_1 [3], \uartCtrl_1.tx.tickCounter_value [1] };
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.break_counter [6:5], \uartCtrl_1.rx.break_counter [3] };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_1.rx.stateMachine_shifter [2], \uartCtrl_1.rx.sampler_value  };
  assign \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [3:1] = { \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2], \tic.tic_wordCounter_value [2], 1'h0 };
  assign \txFifo.logic_ram.0.0_RDATA_2 [2] = \uartCtrl_1.tx.tickCounter_value [1];
  assign timeout_state_SB_DFFER_Q_E[3:1] = { timeout_counter_valueNext_SB_LUT4_O_I3[13], timeout_counter_value[13], 1'h0 };
  assign { \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [3], \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [1:0] } = { \busMaster.readData [19], \no_map.firedFlag_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1], \busMaster.readData [3] };
  assign timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0[3] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0];
  assign \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [1] = \builder.when_StateMachine_l237 ;
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2:0] = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_1.rx.stateMachine_shifter [5], \uartCtrl_1.rx.sampler_value  };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [1] = \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I3_O [1];
  assign { \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [3], \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O [0] } = { \uartCtrl_1.tx.stateMachine_state [1], \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [1] };
  assign \no_map.firedFlag_SB_LUT4_I3_O [1:0] = \busMaster.command [4:3];
  assign timeout_state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:1] = { timeout_counter_value[14], timeout_counter_value[11:10] };
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I0 [1] = \uartCtrl_1.tx.stateMachine_state [2];
  assign \tic.tic_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I3 [1:0] = { \builder.rbFSM_busyFlag_SB_LUT4_I3_I1 [2], \tic.tic_stateReg [0] };
  assign timeout_state_SB_LUT4_I1_I3_SB_LUT4_I2_I3[1] = \serParConv.shiftReg_1 [2];
  assign \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [1:0] = { \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0], 1'h1 };
  assign \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [26:0] = { \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI [27:2], \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0] };
  assign \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [31:4] = \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  assign \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [1:0] = { \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [0], 1'h1 };
  assign \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 [30:0] = { \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI [31:2], \gpio_led.rdy_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1 [0] };
  assign timeout_counter_valueNext_SB_LUT4_O_I3[1:0] = { timeout_counter_value[0], 1'h0 };
  assign \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_1.rx.bitCounter_value [2], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \rxFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo.logic_ram.0.0_RDATA_4 [3:2] = { \uartCtrl_1.tx.tickCounter_value [1], \txFifo.logic_ram.0.0_RDATA_1 [3] };
  assign \txFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo.logic_ptrDif_SB_LUT4_O_I3 [0] = 1'h1;
  assign \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.clockDivider_counter [0], 1'h1 };
  assign \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.break_counter [0], 1'h0 };
  assign \busMaster.io_ctrl_write_SB_LUT4_I0_O [2:1] = { \gpio_led.led_out_val [3], \gpio_led.when_GPIOLED_l38  };
  assign \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.bitCounter_value [0], 1'h0 };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [2:1] = \uartCtrl_1.rx.bitCounter_value [2:1];
  assign \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [0] = \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0];
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [31:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [0] } = { 29'h1fffffff, \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0] };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [30:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1:0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0], 1'h1 };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [30:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_1.rx.bitCounter_value [0] };
  assign \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.bitTimer_counter [0], 1'h1 };
  assign \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [0] = 1'h0;
  assign \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.tx.tickCounter_value [0], 1'h0 };
  assign { \txFifo.logic_ram.0.0_RDATA_5 [14], \txFifo.logic_ram.0.0_RDATA_5 [12], \txFifo.logic_ram.0.0_RDATA_5 [10], \txFifo.logic_ram.0.0_RDATA_5 [8], \txFifo.logic_ram.0.0_RDATA_5 [6], \txFifo.logic_ram.0.0_RDATA_5 [4], \txFifo.logic_ram.0.0_RDATA_5 [2], \txFifo.logic_ram.0.0_RDATA_5 [0] } = { \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_6 [1], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_6 [0] };
  assign { \rxFifo.logic_ram.0.0_RDATA_7 [14], \rxFifo.logic_ram.0.0_RDATA_7 [12], \rxFifo.logic_ram.0.0_RDATA_7 [10], \rxFifo.logic_ram.0.0_RDATA_7 [8], \rxFifo.logic_ram.0.0_RDATA_7 [6], \rxFifo.logic_ram.0.0_RDATA_7 [4], \rxFifo.logic_ram.0.0_RDATA_7 [2], \rxFifo.logic_ram.0.0_RDATA_7 [0] } = { \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_8 [1] };
  assign _zz_addressMapping_intconSBrdata = \busMaster.io_sb_SBrdata ;
  assign _zz_addressMapping_intconSBready = \busMaster.busCtrl.io_bus_ready ;
  assign _zz_timeout_counter_valueNext = 15'h0001;
  assign _zz_timeout_counter_valueNext_1 = 1'h1;
  assign addressMapping_datasel = { \gpio_led.io_sel , \no_map.busCtrl.io_select  };
  assign addressMapping_intconSBrdata = \busMaster.io_sb_SBrdata ;
  assign addressMapping_intconSBready = \busMaster.busCtrl.io_bus_ready ;
  assign \builder._zz_payloadByte [7:2] = 6'h00;
  assign \builder._zz_rbFSM_byteCounter_valueNext  = { 2'h0, \builder.rbFSM_byteCounter_willIncrement  };
  assign \builder._zz_rbFSM_byteCounter_valueNext_1  = \builder.rbFSM_byteCounter_willIncrement ;
  assign \builder.clk  = clk;
  assign \builder.io_ctrl_busy  = \builder.rbFSM_busyFlag ;
  assign \builder.io_data_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \builder.io_data_irq  = 1'h0;
  assign \builder.io_data_readData  = \busMaster.readData ;
  assign \builder.rbFSM_wantExit  = 1'h0;
  assign \builder.rbFSM_wantKill  = 1'h0;
  assign \builder.resetn  = resetn;
  assign \builder.when_ResponseBuilder_l68  = \builder.io_ctrl_respType ;
  assign builder_io_ctrl_busy = \builder.rbFSM_busyFlag ;
  assign { \busMaster._zz_ackCode [6:2], \busMaster._zz_ackCode [0] } = 6'h01;
  assign \busMaster._zz_io_response_ack  = 7'h02;
  assign \busMaster._zz_io_response_ack_1  = 7'h02;
  assign \busMaster._zz_io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.ackCode  = { 5'h00, \busMaster._zz_ackCode [1], 1'h1 };
  assign \busMaster.busCtrl.busStateMachine_stateReg [1] = \gpio_led.io_sb_SBvalid ;
  assign \busMaster.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \busMaster.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \busMaster.busCtrl.clk  = clk;
  assign \busMaster.busCtrl.io_bus_valid  = \gpio_led.io_sb_SBvalid ;
  assign \busMaster.busCtrl.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.busCtrl.resetn  = resetn;
  assign \busMaster.busCtrl_io_bus_valid  = \gpio_led.io_sb_SBvalid ;
  assign \busMaster.busCtrl_io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.clk  = clk;
  assign \busMaster.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.io_ctrl_unmappedAccess  = \no_map.firedFlag ;
  assign \busMaster.io_reg_data  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \busMaster.io_response_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \busMaster.io_response_irq  = 1'h0;
  assign \busMaster.io_response_payload  = \busMaster.readData ;
  assign \busMaster.io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.io_sb_SBready  = \busMaster.busCtrl.io_bus_ready ;
  assign \busMaster.io_sb_SBsize  = 4'h4;
  assign \busMaster.io_sb_SBvalid  = \gpio_led.io_sb_SBvalid ;
  assign \busMaster.io_sb_SBwdata  = \busMaster.writeData ;
  assign \busMaster.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \busMaster.resetn  = resetn;
  assign busMaster_io_ctrl_busy = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign busMaster_io_response_ack = \builder._zz_payloadByte [1:0];
  assign busMaster_io_response_irq = 1'h0;
  assign busMaster_io_response_payload = \busMaster.readData ;
  assign busMaster_io_sb_SBaddress = \busMaster.address ;
  assign busMaster_io_sb_SBsize = 4'h4;
  assign busMaster_io_sb_SBvalid = \gpio_led.io_sb_SBvalid ;
  assign busMaster_io_sb_SBwdata = \busMaster.writeData ;
  assign busMaster_io_sb_SBwrite = \busMaster.io_ctrl_write ;
  assign \gpio_led.clk  = clk;
  assign \gpio_led.intAddr  = \busMaster.address [3:0];
  assign \gpio_led.io_leds  = \gpio_led.led_out_val [7:0];
  assign \gpio_led.io_sb_SBaddress  = \busMaster.address ;
  assign \gpio_led.io_sb_SBready  = \gpio_led.rdy ;
  assign \gpio_led.io_sb_SBsize  = 4'h4;
  assign \gpio_led.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gpio_led.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gpio_led.resetn  = resetn;
  assign gpio_led_io_leds = \gpio_led.led_out_val [7:0];
  assign gpio_led_io_sb_SBready = \gpio_led.rdy ;
  assign gpio_led_io_sel = \gpio_led.io_sel ;
  assign io_leds = \gpio_led.led_out_val [7:0];
  assign io_uart_txd = \uartCtrl_1.tx._zz_io_txd ;
  assign \no_map.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \no_map.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \no_map.busCtrl.clk  = clk;
  assign \no_map.busCtrl.io_ready  = \no_map.busCtrl.busStateMachine_readyFlag ;
  assign \no_map.busCtrl.io_valid  = \gpio_led.io_sb_SBvalid ;
  assign \no_map.busCtrl.resetn  = resetn;
  assign \no_map.busCtrl_io_ready  = \no_map.busCtrl.busStateMachine_readyFlag ;
  assign \no_map.clk  = clk;
  assign \no_map.io_fired  = \no_map.firedFlag ;
  assign \no_map.io_sb_SBaddress  = \busMaster.address ;
  assign \no_map.io_sb_SBrdata  = 32'd0;
  assign \no_map.io_sb_SBready  = \no_map.busCtrl.busStateMachine_readyFlag ;
  assign \no_map.io_sb_SBsize  = 4'h4;
  assign \no_map.io_sb_SBvalid  = \gpio_led.io_sb_SBvalid ;
  assign \no_map.io_sb_SBwdata  = \busMaster.writeData ;
  assign \no_map.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \no_map.io_sel  = \no_map.busCtrl.io_select ;
  assign \no_map.resetn  = resetn;
  assign no_map_io_fired = \no_map.firedFlag ;
  assign no_map_io_sb_SBrdata = 32'd0;
  assign no_map_io_sb_SBready = \no_map.busCtrl.busStateMachine_readyFlag ;
  assign no_map_io_sel = \no_map.busCtrl.io_select ;
  assign \rxFifo._zz_io_pop_payload  = 1'h1;
  assign \rxFifo._zz_logic_popPtr_valueNext  = { 3'h0, \rxFifo._zz_logic_popPtr_valueNext_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \rxFifo._zz_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext_1  = \rxFifo._zz_1 ;
  assign \rxFifo.clk  = clk;
  assign \rxFifo.io_flush  = 1'h0;
  assign \rxFifo.io_push_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \rxFifo.io_push_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \rxFifo.logic_popPtr_willClear  = 1'h0;
  assign \rxFifo.logic_popPtr_willIncrement  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_popping  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_pushPtr_willClear  = 1'h0;
  assign \rxFifo.logic_pushPtr_willIncrement  = \rxFifo._zz_1 ;
  assign \rxFifo.logic_pushing  = \rxFifo._zz_1 ;
  assign \rxFifo.resetn  = resetn;
  assign \serParConv.clk  = clk;
  assign \serParConv.io_outData  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \serParConv.io_outputEnable  = 1'h1;
  assign \serParConv.resetn  = resetn;
  assign serParConv_io_outData = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \tic._zz_io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic._zz_tic_wordCounter_valueNext  = { 2'h0, \tic.tic_wordCounter_willIncrement  };
  assign \tic._zz_tic_wordCounter_valueNext_1  = \tic.tic_wordCounter_willIncrement ;
  assign \tic.clk  = clk;
  assign \tic.io_bus_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \tic.io_bus_write  = \busMaster.io_ctrl_write ;
  assign \tic.io_resp_busy  = \builder.rbFSM_busyFlag ;
  assign \tic.io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic.io_timeout_pending  = timeout_state;
  assign \tic.resetn  = resetn;
  assign \tic.tic_commandFlag  = { 1'hx, \builder.io_ctrl_respType , \busMaster.io_ctrl_write , 2'hx };
  assign \tic.tic_wantExit  = 1'h0;
  assign \tic.tic_wantKill  = 1'h0;
  assign tic_io_bus_write = \busMaster.io_ctrl_write ;
  assign tic_io_resp_respType = \builder.io_ctrl_respType ;
  assign timeout_counter_willIncrement = 1'h1;
  assign \txFifo._zz_io_pop_payload  = 1'h1;
  assign \txFifo._zz_logic_popPtr_valueNext  = { 3'h0, \txFifo._zz_logic_popPtr_valueNext_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \txFifo._zz_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext_1  = \txFifo._zz_1 ;
  assign \txFifo.clk  = clk;
  assign \txFifo.io_flush  = 1'h0;
  assign \txFifo.io_occupancy [3:0] = \txFifo.logic_ptrDif ;
  assign \txFifo.logic_full  = \txFifo.io_occupancy [4];
  assign \txFifo.logic_popPtr_willClear  = 1'h0;
  assign \txFifo.logic_popPtr_willIncrement  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_popping  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_pushPtr_willClear  = 1'h0;
  assign \txFifo.logic_pushPtr_willIncrement  = \txFifo._zz_1 ;
  assign \txFifo.logic_pushing  = \txFifo._zz_1 ;
  assign \txFifo.resetn  = resetn;
  assign txFifo_io_occupancy = { \txFifo.io_occupancy [4], \txFifo.logic_ptrDif  };
  assign \uartCtrl_1.clk  = clk;
  assign \uartCtrl_1.io_config_clockDivider  = 20'h0000c;
  assign \uartCtrl_1.io_config_frame_dataLength  = 3'h7;
  assign \uartCtrl_1.io_config_frame_parity  = 2'h0;
  assign \uartCtrl_1.io_config_frame_stop  = 1'h0;
  assign \uartCtrl_1.io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.io_uart_rxd  = io_uart_rxd;
  assign \uartCtrl_1.io_uart_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign \uartCtrl_1.io_writeBreak  = 1'h0;
  assign \uartCtrl_1.resetn  = resetn;
  assign \uartCtrl_1.rx._zz_sampler_value_1  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx._zz_sampler_value_2  = 1'h1;
  assign \uartCtrl_1.rx._zz_sampler_value_5  = \uartCtrl_1.rx.sampler_samples_1 ;
  assign \uartCtrl_1.rx._zz_sampler_value_6  = 1'h1;
  assign \uartCtrl_1.rx._zz_when_UartCtrlRx_l139  = 3'h0;
  assign \uartCtrl_1.rx._zz_when_UartCtrlRx_l139_1  = 1'h0;
  assign \uartCtrl_1.rx.clk  = clk;
  assign \uartCtrl_1.rx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_1.rx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_1.rx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_1.rx.io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.rx.io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.rx.io_rxd  = io_uart_rxd;
  assign \uartCtrl_1.rx.io_rxd_buffercc.clk  = clk;
  assign \uartCtrl_1.rx.io_rxd_buffercc.io_dataIn  = io_uart_rxd;
  assign \uartCtrl_1.rx.io_rxd_buffercc.io_dataOut  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.io_rxd_buffercc.resetn  = resetn;
  assign \uartCtrl_1.rx.io_rxd_buffercc_io_dataOut  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.io_samplingTick  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.rx.resetn  = resetn;
  assign \uartCtrl_1.rx.sampler_samples_0  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.sampler_synchroniser  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.when_UartCtrlRx_l103  = \uartCtrl_1.rx.sampler_value ;
  assign \uartCtrl_1.rx.when_UartCtrlRx_l113  = 1'h1;
  assign \uartCtrl_1.rx_io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.rx_io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.tx._zz_clockDivider_counter_valueNext  = { 2'h0, \uartCtrl_1.clockDivider_tickReg  };
  assign \uartCtrl_1.tx._zz_clockDivider_counter_valueNext_1  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx._zz_when_UartCtrlTx_l93  = 3'h0;
  assign \uartCtrl_1.tx._zz_when_UartCtrlTx_l93_1  = 1'h0;
  assign \uartCtrl_1.tx.clk  = clk;
  assign \uartCtrl_1.tx.clockDivider_counter_willClear  = 1'h0;
  assign \uartCtrl_1.tx.clockDivider_counter_willIncrement  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx.io_break  = 1'h0;
  assign \uartCtrl_1.tx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_1.tx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_1.tx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_1.tx.io_cts  = 1'h0;
  assign \uartCtrl_1.tx.io_samplingTick  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx.io_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign \uartCtrl_1.tx.resetn  = resetn;
  assign \uartCtrl_1.tx.when_UartCtrlTx_l76  = 1'h1;
  assign \uartCtrl_1.tx_io_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign uartCtrl_1_io_read_payload = \uartCtrl_1.rx.stateMachine_shifter ;
  assign uartCtrl_1_io_read_valid = \uartCtrl_1.rx.stateMachine_validReg ;
  assign uartCtrl_1_io_uart_txd = \uartCtrl_1.tx._zz_io_txd ;
endmodule
