Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Jun  6 16:30:21 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CB_automata_timing_summary_routed.rpt -pb CB_automata_timing_summary_routed.pb -rpx CB_automata_timing_summary_routed.rpx -warn_on_violation
| Design       : CB_automata
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/clk_bit_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   37          inf        0.000                      0                   37           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.504ns (51.749%)  route 4.200ns (48.251%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.900     1.319    U4/CB_Q1
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.327     1.646 r  U4/hex_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.300     4.946    hex_out_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.758     8.704 r  hex_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.704    hex_out[4]
    K13                                                               r  hex_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 4.255ns (55.562%)  route 3.403ns (44.438%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.907     1.326    U4/CB_Q1
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.299     1.625 r  U4/hex_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.497     4.121    hex_out_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.659 r  hex_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.659    hex_out[1]
    L18                                                               r  hex_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.073ns (54.568%)  route 3.391ns (45.432%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[2]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U2/COUNT_reg[2]/Q
                         net (fo=10, routed)          0.699     1.155    U2/CB_Q2
    SLICE_X1Y69          LUT3 (Prop_lut3_I2_O)        0.124     1.279 r  U2/hex_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.692     3.971    hex_out_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.464 r  hex_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.464    hex_out[5]
    K16                                                               r  hex_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.371ns  (logic 4.528ns (61.428%)  route 2.843ns (38.572%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U2/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.695     1.114    U4/CB_Q1
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.329     1.443 r  U4/hex_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.148     3.591    hex_out_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.780     7.371 r  hex_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.371    hex_out[7]
    T10                                                               r  hex_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 4.509ns (61.818%)  route 2.785ns (38.182%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.907     1.326    U4/CB_Q1
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.327     1.653 r  U4/hex_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.878     3.531    hex_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.763     7.294 r  hex_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.294    hex_out[2]
    T11                                                               r  hex_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 4.273ns (58.935%)  route 2.978ns (41.065%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.695     1.114    U4/CB_Q1
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.299     1.413 r  U4/hex_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.283     3.696    hex_out_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.251 r  hex_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.251    hex_out[6]
    R10                                                               r  hex_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.252ns (61.845%)  route 2.623ns (38.155%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U2/COUNT_reg[1]/Q
                         net (fo=10, routed)          0.900     1.319    U4/CB_Q1
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.299     1.618 r  U4/hex_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     3.341    hex_out_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.874 r  hex_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.874    hex_out[3]
    P15                                                               r  hex_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 2.133ns (40.986%)  route 3.071ns (59.014%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[25]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.880     1.336    U1/clk_cnt_reg[25]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     1.460 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           1.125     2.585    U1/clk_bit_i_3_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.709 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.057     3.766    U1/load
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.890    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.291 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.291    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.405    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.519    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.633    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.756    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.870    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.204 r  U1/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.204    U1/clk_cnt_reg[24]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  U1/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.093ns  (logic 2.022ns (39.700%)  route 3.071ns (60.300%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[25]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.880     1.336    U1/clk_cnt_reg[25]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     1.460 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           1.125     2.585    U1/clk_bit_i_3_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.709 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.057     3.766    U1/load
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.890    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.291 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.291    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.405    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.519    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.633    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.756    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.870 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.870    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.093 r  U1/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.093    U1/clk_cnt_reg[24]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  U1/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.090ns  (logic 2.019ns (39.664%)  route 3.071ns (60.336%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[25]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.880     1.336    U1/clk_cnt_reg[25]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     1.460 f  U1/clk_bit_i_3/O
                         net (fo=1, routed)           1.125     2.585    U1/clk_bit_i_3_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.709 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.057     3.766    U1/load
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     3.890    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.291 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.291    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.405 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.405    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.519    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.633 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.633    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.747 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.756    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.090 r  U1/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.090    U1/clk_cnt_reg[20]_i_1_n_6
    SLICE_X0Y75          FDRE                                         r  U1/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/clk_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  U1/clk_bit_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_bit_reg/Q
                         net (fo=4, routed)           0.168     0.309    U1/clk_bit
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  U1/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/clk_bit_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  U1/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/COUNT_reg[0]/Q
                         net (fo=10, routed)          0.201     0.342    U2/CB_Q0
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.042     0.384 r  U2/COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    U2/COUNT[1]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  U2/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/COUNT_reg[0]/Q
                         net (fo=10, routed)          0.201     0.342    U2/CB_Q0
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  U2/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    U2/COUNT[0]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  U2/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/COUNT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.184ns (47.604%)  route 0.203ns (52.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  U2/COUNT_reg[0]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/COUNT_reg[0]/Q
                         net (fo=10, routed)          0.203     0.344    U2/CB_Q0
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.043     0.387 r  U2/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    U2/COUNT[2]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  U2/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[11]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[11]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[8]_i_2_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[8]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  U1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[15]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[15]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[12]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[12]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  U1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[23]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[23]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[20]_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[20]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  U1/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[3]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[3]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[0]_i_1_n_4
    SLICE_X0Y70          FDRE                                         r  U1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    U1/clk_cnt_reg[19]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  U1/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    U1/clk_cnt[16]_i_2_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  U1/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    U1/clk_cnt_reg[16]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  U1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[7]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    U1/clk_cnt_reg[7]
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  U1/clk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.359    U1/clk_cnt[4]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  U1/clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    U1/clk_cnt_reg[4]_i_1_n_4
    SLICE_X0Y71          FDRE                                         r  U1/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





