// Seed: 3078047331
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1#(.id_5(-1 | -1)),
    input  wor  id_2,
    input  wand id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  id_7 :
  assert property (@(posedge 1) -1)
  else;
  xnor primCall (id_0, id_2, id_5);
  integer id_8;
  ;
endmodule
