|DE1_USB_API
CLOCK_24[0] => ~NO_FANOUT~
CLOCK_24[1] => ~NO_FANOUT~
CLOCK_27[0] => CLOCK_27[0].IN1
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN7
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN7
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= SEG7_LUT_4:u0.port0
HEX0[1] <= SEG7_LUT_4:u0.port0
HEX0[2] <= SEG7_LUT_4:u0.port0
HEX0[3] <= SEG7_LUT_4:u0.port0
HEX0[4] <= SEG7_LUT_4:u0.port0
HEX0[5] <= SEG7_LUT_4:u0.port0
HEX0[6] <= SEG7_LUT_4:u0.port0
HEX1[0] <= SEG7_LUT_4:u0.port1
HEX1[1] <= SEG7_LUT_4:u0.port1
HEX1[2] <= SEG7_LUT_4:u0.port1
HEX1[3] <= SEG7_LUT_4:u0.port1
HEX1[4] <= SEG7_LUT_4:u0.port1
HEX1[5] <= SEG7_LUT_4:u0.port1
HEX1[6] <= SEG7_LUT_4:u0.port1
HEX2[0] <= SEG7_LUT_4:u0.port2
HEX2[1] <= SEG7_LUT_4:u0.port2
HEX2[2] <= SEG7_LUT_4:u0.port2
HEX2[3] <= SEG7_LUT_4:u0.port2
HEX2[4] <= SEG7_LUT_4:u0.port2
HEX2[5] <= SEG7_LUT_4:u0.port2
HEX2[6] <= SEG7_LUT_4:u0.port2
HEX3[0] <= SEG7_LUT_4:u0.port3
HEX3[1] <= SEG7_LUT_4:u0.port3
HEX3[2] <= SEG7_LUT_4:u0.port3
HEX3[3] <= SEG7_LUT_4:u0.port3
HEX3[4] <= SEG7_LUT_4:u0.port3
HEX3[5] <= SEG7_LUT_4:u0.port3
HEX3[6] <= SEG7_LUT_4:u0.port3
LEDG[0] <= CMD_Decode:u5.oLED_GREEN
LEDG[1] <= CMD_Decode:u5.oLED_GREEN
LEDG[2] <= CMD_Decode:u5.oLED_GREEN
LEDG[3] <= CMD_Decode:u5.oLED_GREEN
LEDG[4] <= CMD_Decode:u5.oLED_GREEN
LEDG[5] <= CMD_Decode:u5.oLED_GREEN
LEDG[6] <= CMD_Decode:u5.oLED_GREEN
LEDG[7] <= CMD_Decode:u5.oLED_GREEN
LEDR[0] <= CMD_Decode:u5.oLED_RED
LEDR[1] <= CMD_Decode:u5.oLED_RED
LEDR[2] <= CMD_Decode:u5.oLED_RED
LEDR[3] <= CMD_Decode:u5.oLED_RED
LEDR[4] <= CMD_Decode:u5.oLED_RED
LEDR[5] <= CMD_Decode:u5.oLED_RED
LEDR[6] <= CMD_Decode:u5.oLED_RED
LEDR[7] <= CMD_Decode:u5.oLED_RED
LEDR[8] <= CMD_Decode:u5.oLED_RED
LEDR[9] <= CMD_Decode:u5.oLED_RED
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> Multi_Sdram:u3.port28
DRAM_DQ[1] <> Multi_Sdram:u3.port28
DRAM_DQ[2] <> Multi_Sdram:u3.port28
DRAM_DQ[3] <> Multi_Sdram:u3.port28
DRAM_DQ[4] <> Multi_Sdram:u3.port28
DRAM_DQ[5] <> Multi_Sdram:u3.port28
DRAM_DQ[6] <> Multi_Sdram:u3.port28
DRAM_DQ[7] <> Multi_Sdram:u3.port28
DRAM_DQ[8] <> Multi_Sdram:u3.port28
DRAM_DQ[9] <> Multi_Sdram:u3.port28
DRAM_DQ[10] <> Multi_Sdram:u3.port28
DRAM_DQ[11] <> Multi_Sdram:u3.port28
DRAM_DQ[12] <> Multi_Sdram:u3.port28
DRAM_DQ[13] <> Multi_Sdram:u3.port28
DRAM_DQ[14] <> Multi_Sdram:u3.port28
DRAM_DQ[15] <> Multi_Sdram:u3.port28
DRAM_ADDR[0] <= Multi_Sdram:u3.port21
DRAM_ADDR[1] <= Multi_Sdram:u3.port21
DRAM_ADDR[2] <= Multi_Sdram:u3.port21
DRAM_ADDR[3] <= Multi_Sdram:u3.port21
DRAM_ADDR[4] <= Multi_Sdram:u3.port21
DRAM_ADDR[5] <= Multi_Sdram:u3.port21
DRAM_ADDR[6] <= Multi_Sdram:u3.port21
DRAM_ADDR[7] <= Multi_Sdram:u3.port21
DRAM_ADDR[8] <= Multi_Sdram:u3.port21
DRAM_ADDR[9] <= Multi_Sdram:u3.port21
DRAM_ADDR[10] <= Multi_Sdram:u3.port21
DRAM_ADDR[11] <= Multi_Sdram:u3.port21
DRAM_LDQM <= Multi_Sdram:u3.port29
DRAM_UDQM <= Multi_Sdram:u3.port29
DRAM_WE_N <= Multi_Sdram:u3.port27
DRAM_CAS_N <= Multi_Sdram:u3.port26
DRAM_RAS_N <= Multi_Sdram:u3.port25
DRAM_CS_N <= Multi_Sdram:u3.port23
DRAM_BA_0 <= Multi_Sdram:u3.port22
DRAM_BA_1 <= Multi_Sdram:u3.port22
DRAM_CLK <= Multi_Sdram:u3.port30
DRAM_CKE <= Multi_Sdram:u3.port24
FL_DQ[0] <> Multi_Flash:u2.port15
FL_DQ[1] <> Multi_Flash:u2.port15
FL_DQ[2] <> Multi_Flash:u2.port15
FL_DQ[3] <> Multi_Flash:u2.port15
FL_DQ[4] <> Multi_Flash:u2.port15
FL_DQ[5] <> Multi_Flash:u2.port15
FL_DQ[6] <> Multi_Flash:u2.port15
FL_DQ[7] <> Multi_Flash:u2.port15
FL_ADDR[0] <= Multi_Flash:u2.port16
FL_ADDR[1] <= Multi_Flash:u2.port16
FL_ADDR[2] <= Multi_Flash:u2.port16
FL_ADDR[3] <= Multi_Flash:u2.port16
FL_ADDR[4] <= Multi_Flash:u2.port16
FL_ADDR[5] <= Multi_Flash:u2.port16
FL_ADDR[6] <= Multi_Flash:u2.port16
FL_ADDR[7] <= Multi_Flash:u2.port16
FL_ADDR[8] <= Multi_Flash:u2.port16
FL_ADDR[9] <= Multi_Flash:u2.port16
FL_ADDR[10] <= Multi_Flash:u2.port16
FL_ADDR[11] <= Multi_Flash:u2.port16
FL_ADDR[12] <= Multi_Flash:u2.port16
FL_ADDR[13] <= Multi_Flash:u2.port16
FL_ADDR[14] <= Multi_Flash:u2.port16
FL_ADDR[15] <= Multi_Flash:u2.port16
FL_ADDR[16] <= Multi_Flash:u2.port16
FL_ADDR[17] <= Multi_Flash:u2.port16
FL_ADDR[18] <= Multi_Flash:u2.port16
FL_ADDR[19] <= Multi_Flash:u2.port16
FL_ADDR[20] <= Multi_Flash:u2.port16
FL_ADDR[21] <= Multi_Flash:u2.port16
FL_WE_N <= Multi_Flash:u2.port17
FL_RST_N <= Multi_Flash:u2.port20
FL_OE_N <= Multi_Flash:u2.port19
FL_CE_N <= Multi_Flash:u2.port18
SRAM_DQ[0] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[1] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[2] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[3] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[4] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[5] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[6] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[7] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[8] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[9] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[10] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[11] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[12] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[13] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[14] <> Multi_Sram:u6.SRAM_DQ
SRAM_DQ[15] <> Multi_Sram:u6.SRAM_DQ
SRAM_ADDR[0] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[1] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[2] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[3] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[4] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[5] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[6] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[7] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[8] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[9] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[10] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[11] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[12] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[13] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[14] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[15] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[16] <= Multi_Sram:u6.SRAM_ADDR
SRAM_ADDR[17] <= Multi_Sram:u6.SRAM_ADDR
SRAM_UB_N <= Multi_Sram:u6.SRAM_UB_N
SRAM_LB_N <= Multi_Sram:u6.SRAM_LB_N
SRAM_WE_N <= Multi_Sram:u6.SRAM_WE_N
SRAM_CE_N <= Multi_Sram:u6.SRAM_CE_N
SRAM_OE_N <= Multi_Sram:u6.SRAM_OE_N
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => TDI.IN1
TCK => TCK.IN1
TCS => TCS.IN1
TDO <= USB_JTAG:u1.TDO
I2C_SDAT <> I2C_AV_Config:u10.I2C_SDAT
I2C_SCLK <= I2C_AV_Config:u10.I2C_SCLK
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
VGA_HS <= VGA_Controller:u8.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u8.oVGA_V_SYNC
VGA_R[0] <= VGA_Controller:u8.oVGA_R
VGA_R[1] <= VGA_Controller:u8.oVGA_R
VGA_R[2] <= VGA_Controller:u8.oVGA_R
VGA_R[3] <= VGA_Controller:u8.oVGA_R
VGA_G[0] <= VGA_Controller:u8.oVGA_G
VGA_G[1] <= VGA_Controller:u8.oVGA_G
VGA_G[2] <= VGA_Controller:u8.oVGA_G
VGA_G[3] <= VGA_Controller:u8.oVGA_G
VGA_B[0] <= VGA_Controller:u8.oVGA_B
VGA_B[1] <= VGA_Controller:u8.oVGA_B
VGA_B[2] <= VGA_Controller:u8.oVGA_B
VGA_B[3] <= VGA_Controller:u8.oVGA_B
AUD_ADCLRCK <= AUDIO_DAC:u11.oAUD_LRCK
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <= AUDIO_DAC:u11.oAUD_LRCK
AUD_DACDAT <= AUDIO_DAC:u11.oAUD_DATA
AUD_BCLK <> AUDIO_DAC:u11.oAUD_BCK
AUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|DE1_USB_API|CLK_LOCK:p0
inclk => sub_wire3[0].IN1
outclk <= CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component.outclk


|DE1_USB_API|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|DE1_USB_API|Reset_Delay:d0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|SEG7_LUT_4:u0
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= <GND>
oSEG2[1] <= <GND>
oSEG2[2] <= <GND>
oSEG2[3] <= <GND>
oSEG2[4] <= <GND>
oSEG2[5] <= <GND>
oSEG2[6] <= <GND>
oSEG3[0] <= <GND>
oSEG3[1] <= <GND>
oSEG3[2] <= <GND>
oSEG3[3] <= <GND>
oSEG3[4] <= <GND>
oSEG3[5] <= <GND>
oSEG3[6] <= <GND>
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1


|DE1_USB_API|SEG7_LUT_4:u0|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_USB_API|SEG7_LUT_4:u0|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_USB_API|USB_JTAG:u1
iTxD_DATA[0] => iTxD_DATA[0].IN1
iTxD_DATA[1] => iTxD_DATA[1].IN1
iTxD_DATA[2] => iTxD_DATA[2].IN1
iTxD_DATA[3] => iTxD_DATA[3].IN1
iTxD_DATA[4] => iTxD_DATA[4].IN1
iTxD_DATA[5] => iTxD_DATA[5].IN1
iTxD_DATA[6] => iTxD_DATA[6].IN1
iTxD_DATA[7] => iTxD_DATA[7].IN1
oTxD_Done <= oTxD_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
iTxD_Start => iTxD_Start.IN1
oRxD_DATA[0] <= oRxD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[1] <= oRxD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[2] <= oRxD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[3] <= oRxD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[4] <= oRxD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[5] <= oRxD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[6] <= oRxD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[7] <= oRxD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_Ready <= oRxD_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
iRST_n => Pre_RxD_Ready.ACLR
iRST_n => oRxD_Ready~reg0.ACLR
iRST_n => Pre_TxD_Done.ACLR
iRST_n => oTxD_Done~reg0.ACLR
iRST_n => oRxD_DATA[7]~reg0.ENA
iRST_n => oRxD_DATA[6]~reg0.ENA
iRST_n => oRxD_DATA[5]~reg0.ENA
iRST_n => oRxD_DATA[4]~reg0.ENA
iRST_n => oRxD_DATA[3]~reg0.ENA
iRST_n => oRxD_DATA[2]~reg0.ENA
iRST_n => oRxD_DATA[1]~reg0.ENA
iRST_n => oRxD_DATA[0]~reg0.ENA
iCLK => Pre_TxD_Done.CLK
iCLK => oTxD_Done~reg0.CLK
iCLK => oRxD_DATA[0]~reg0.CLK
iCLK => oRxD_DATA[1]~reg0.CLK
iCLK => oRxD_DATA[2]~reg0.CLK
iCLK => oRxD_DATA[3]~reg0.CLK
iCLK => oRxD_DATA[4]~reg0.CLK
iCLK => oRxD_DATA[5]~reg0.CLK
iCLK => oRxD_DATA[6]~reg0.CLK
iCLK => oRxD_DATA[7]~reg0.CLK
iCLK => Pre_RxD_Ready.CLK
iCLK => oRxD_Ready~reg0.CLK
iCLK => mTCK.CLK
TDO <= JTAG_TRANS:u1.port3
TDI => TDI.IN1
TCS => TCS.IN2
TCK => TCK.IN1


|DE1_USB_API|USB_JTAG:u1|JTAG_REC:u0
oRxD_DATA[0] <= oRxD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[1] <= oRxD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[2] <= oRxD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[3] <= oRxD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[4] <= oRxD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[5] <= oRxD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[6] <= oRxD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[7] <= oRxD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_Ready <= oRxD_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDI => oRxD_DATA.DATAB
TDI => rDATA[7].DATAIN
TCS => rCont[0].ACLR
TCS => rCont[1].ACLR
TCS => rCont[2].ACLR
TCS => oRxD_Ready~reg0.ACLR
TCS => oRxD_DATA[0]~reg0.ENA
TCS => rDATA[7].ENA
TCS => rDATA[6].ENA
TCS => rDATA[5].ENA
TCS => rDATA[4].ENA
TCS => rDATA[3].ENA
TCS => rDATA[2].ENA
TCS => rDATA[1].ENA
TCS => oRxD_DATA[7]~reg0.ENA
TCS => oRxD_DATA[6]~reg0.ENA
TCS => oRxD_DATA[5]~reg0.ENA
TCS => oRxD_DATA[4]~reg0.ENA
TCS => oRxD_DATA[3]~reg0.ENA
TCS => oRxD_DATA[2]~reg0.ENA
TCS => oRxD_DATA[1]~reg0.ENA
TCK => oRxD_DATA[0]~reg0.CLK
TCK => oRxD_DATA[1]~reg0.CLK
TCK => oRxD_DATA[2]~reg0.CLK
TCK => oRxD_DATA[3]~reg0.CLK
TCK => oRxD_DATA[4]~reg0.CLK
TCK => oRxD_DATA[5]~reg0.CLK
TCK => oRxD_DATA[6]~reg0.CLK
TCK => oRxD_DATA[7]~reg0.CLK
TCK => rDATA[1].CLK
TCK => rDATA[2].CLK
TCK => rDATA[3].CLK
TCK => rDATA[4].CLK
TCK => rDATA[5].CLK
TCK => rDATA[6].CLK
TCK => rDATA[7].CLK
TCK => rCont[0].CLK
TCK => rCont[1].CLK
TCK => rCont[2].CLK
TCK => oRxD_Ready~reg0.CLK


|DE1_USB_API|USB_JTAG:u1|JTAG_TRANS:u1
iTxD_DATA[0] => Mux0.IN7
iTxD_DATA[1] => Mux0.IN6
iTxD_DATA[2] => Mux0.IN5
iTxD_DATA[3] => Mux0.IN4
iTxD_DATA[4] => Mux0.IN3
iTxD_DATA[5] => Mux0.IN2
iTxD_DATA[6] => Mux0.IN1
iTxD_DATA[7] => Mux0.IN0
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => TDO.OUTPUTSELECT
oTxD_Done <= oTxD_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDO <= TDO~reg0.DB_MAX_OUTPUT_PORT_TYPE
TCK => TDO~reg0.CLK
TCK => rCont[0].CLK
TCK => rCont[1].CLK
TCK => rCont[2].CLK
TCK => oTxD_Done~reg0.CLK
TCS => TDO~reg0.ACLR
TCS => rCont[0].ACLR
TCS => rCont[1].ACLR
TCS => rCont[2].ACLR
TCS => oTxD_Done~reg0.ACLR


|DE1_USB_API|Multi_Flash:u2
oHS_DATA[0] <= Flash_Multiplexer:u0.port0
oHS_DATA[1] <= Flash_Multiplexer:u0.port0
oHS_DATA[2] <= Flash_Multiplexer:u0.port0
oHS_DATA[3] <= Flash_Multiplexer:u0.port0
oHS_DATA[4] <= Flash_Multiplexer:u0.port0
oHS_DATA[5] <= Flash_Multiplexer:u0.port0
oHS_DATA[6] <= Flash_Multiplexer:u0.port0
oHS_DATA[7] <= Flash_Multiplexer:u0.port0
iHS_DATA[0] => iHS_DATA[0].IN1
iHS_DATA[1] => iHS_DATA[1].IN1
iHS_DATA[2] => iHS_DATA[2].IN1
iHS_DATA[3] => iHS_DATA[3].IN1
iHS_DATA[4] => iHS_DATA[4].IN1
iHS_DATA[5] => iHS_DATA[5].IN1
iHS_DATA[6] => iHS_DATA[6].IN1
iHS_DATA[7] => iHS_DATA[7].IN1
iHS_ADDR[0] => iHS_ADDR[0].IN1
iHS_ADDR[1] => iHS_ADDR[1].IN1
iHS_ADDR[2] => iHS_ADDR[2].IN1
iHS_ADDR[3] => iHS_ADDR[3].IN1
iHS_ADDR[4] => iHS_ADDR[4].IN1
iHS_ADDR[5] => iHS_ADDR[5].IN1
iHS_ADDR[6] => iHS_ADDR[6].IN1
iHS_ADDR[7] => iHS_ADDR[7].IN1
iHS_ADDR[8] => iHS_ADDR[8].IN1
iHS_ADDR[9] => iHS_ADDR[9].IN1
iHS_ADDR[10] => iHS_ADDR[10].IN1
iHS_ADDR[11] => iHS_ADDR[11].IN1
iHS_ADDR[12] => iHS_ADDR[12].IN1
iHS_ADDR[13] => iHS_ADDR[13].IN1
iHS_ADDR[14] => iHS_ADDR[14].IN1
iHS_ADDR[15] => iHS_ADDR[15].IN1
iHS_ADDR[16] => iHS_ADDR[16].IN1
iHS_ADDR[17] => iHS_ADDR[17].IN1
iHS_ADDR[18] => iHS_ADDR[18].IN1
iHS_ADDR[19] => iHS_ADDR[19].IN1
iHS_ADDR[20] => iHS_ADDR[20].IN1
iHS_ADDR[21] => iHS_ADDR[21].IN1
iHS_CMD[0] => iHS_CMD[0].IN1
iHS_CMD[1] => iHS_CMD[1].IN1
iHS_CMD[2] => iHS_CMD[2].IN1
oHS_Ready <= Flash_Multiplexer:u0.port4
iHS_Start => iHS_Start.IN1
oAS1_DATA[0] <= Flash_Multiplexer:u0.port6
oAS1_DATA[1] <= Flash_Multiplexer:u0.port6
oAS1_DATA[2] <= Flash_Multiplexer:u0.port6
oAS1_DATA[3] <= Flash_Multiplexer:u0.port6
oAS1_DATA[4] <= Flash_Multiplexer:u0.port6
oAS1_DATA[5] <= Flash_Multiplexer:u0.port6
oAS1_DATA[6] <= Flash_Multiplexer:u0.port6
oAS1_DATA[7] <= Flash_Multiplexer:u0.port6
iAS1_ADDR[0] => iAS1_ADDR[0].IN1
iAS1_ADDR[1] => iAS1_ADDR[1].IN1
iAS1_ADDR[2] => iAS1_ADDR[2].IN1
iAS1_ADDR[3] => iAS1_ADDR[3].IN1
iAS1_ADDR[4] => iAS1_ADDR[4].IN1
iAS1_ADDR[5] => iAS1_ADDR[5].IN1
iAS1_ADDR[6] => iAS1_ADDR[6].IN1
iAS1_ADDR[7] => iAS1_ADDR[7].IN1
iAS1_ADDR[8] => iAS1_ADDR[8].IN1
iAS1_ADDR[9] => iAS1_ADDR[9].IN1
iAS1_ADDR[10] => iAS1_ADDR[10].IN1
iAS1_ADDR[11] => iAS1_ADDR[11].IN1
iAS1_ADDR[12] => iAS1_ADDR[12].IN1
iAS1_ADDR[13] => iAS1_ADDR[13].IN1
iAS1_ADDR[14] => iAS1_ADDR[14].IN1
iAS1_ADDR[15] => iAS1_ADDR[15].IN1
iAS1_ADDR[16] => iAS1_ADDR[16].IN1
iAS1_ADDR[17] => iAS1_ADDR[17].IN1
iAS1_ADDR[18] => iAS1_ADDR[18].IN1
iAS1_ADDR[19] => iAS1_ADDR[19].IN1
iAS1_ADDR[20] => iAS1_ADDR[20].IN1
iAS1_ADDR[21] => iAS1_ADDR[21].IN1
oAS2_DATA[0] <= Flash_Multiplexer:u0.port8
oAS2_DATA[1] <= Flash_Multiplexer:u0.port8
oAS2_DATA[2] <= Flash_Multiplexer:u0.port8
oAS2_DATA[3] <= Flash_Multiplexer:u0.port8
oAS2_DATA[4] <= Flash_Multiplexer:u0.port8
oAS2_DATA[5] <= Flash_Multiplexer:u0.port8
oAS2_DATA[6] <= Flash_Multiplexer:u0.port8
oAS2_DATA[7] <= Flash_Multiplexer:u0.port8
iAS2_ADDR[0] => iAS2_ADDR[0].IN1
iAS2_ADDR[1] => iAS2_ADDR[1].IN1
iAS2_ADDR[2] => iAS2_ADDR[2].IN1
iAS2_ADDR[3] => iAS2_ADDR[3].IN1
iAS2_ADDR[4] => iAS2_ADDR[4].IN1
iAS2_ADDR[5] => iAS2_ADDR[5].IN1
iAS2_ADDR[6] => iAS2_ADDR[6].IN1
iAS2_ADDR[7] => iAS2_ADDR[7].IN1
iAS2_ADDR[8] => iAS2_ADDR[8].IN1
iAS2_ADDR[9] => iAS2_ADDR[9].IN1
iAS2_ADDR[10] => iAS2_ADDR[10].IN1
iAS2_ADDR[11] => iAS2_ADDR[11].IN1
iAS2_ADDR[12] => iAS2_ADDR[12].IN1
iAS2_ADDR[13] => iAS2_ADDR[13].IN1
iAS2_ADDR[14] => iAS2_ADDR[14].IN1
iAS2_ADDR[15] => iAS2_ADDR[15].IN1
iAS2_ADDR[16] => iAS2_ADDR[16].IN1
iAS2_ADDR[17] => iAS2_ADDR[17].IN1
iAS2_ADDR[18] => iAS2_ADDR[18].IN1
iAS2_ADDR[19] => iAS2_ADDR[19].IN1
iAS2_ADDR[20] => iAS2_ADDR[20].IN1
iAS2_ADDR[21] => iAS2_ADDR[21].IN1
oAS3_DATA[0] <= Flash_Multiplexer:u0.port10
oAS3_DATA[1] <= Flash_Multiplexer:u0.port10
oAS3_DATA[2] <= Flash_Multiplexer:u0.port10
oAS3_DATA[3] <= Flash_Multiplexer:u0.port10
oAS3_DATA[4] <= Flash_Multiplexer:u0.port10
oAS3_DATA[5] <= Flash_Multiplexer:u0.port10
oAS3_DATA[6] <= Flash_Multiplexer:u0.port10
oAS3_DATA[7] <= Flash_Multiplexer:u0.port10
iAS3_ADDR[0] => iAS3_ADDR[0].IN1
iAS3_ADDR[1] => iAS3_ADDR[1].IN1
iAS3_ADDR[2] => iAS3_ADDR[2].IN1
iAS3_ADDR[3] => iAS3_ADDR[3].IN1
iAS3_ADDR[4] => iAS3_ADDR[4].IN1
iAS3_ADDR[5] => iAS3_ADDR[5].IN1
iAS3_ADDR[6] => iAS3_ADDR[6].IN1
iAS3_ADDR[7] => iAS3_ADDR[7].IN1
iAS3_ADDR[8] => iAS3_ADDR[8].IN1
iAS3_ADDR[9] => iAS3_ADDR[9].IN1
iAS3_ADDR[10] => iAS3_ADDR[10].IN1
iAS3_ADDR[11] => iAS3_ADDR[11].IN1
iAS3_ADDR[12] => iAS3_ADDR[12].IN1
iAS3_ADDR[13] => iAS3_ADDR[13].IN1
iAS3_ADDR[14] => iAS3_ADDR[14].IN1
iAS3_ADDR[15] => iAS3_ADDR[15].IN1
iAS3_ADDR[16] => iAS3_ADDR[16].IN1
iAS3_ADDR[17] => iAS3_ADDR[17].IN1
iAS3_ADDR[18] => iAS3_ADDR[18].IN1
iAS3_ADDR[19] => iAS3_ADDR[19].IN1
iAS3_ADDR[20] => iAS3_ADDR[20].IN1
iAS3_ADDR[21] => iAS3_ADDR[21].IN1
iSelect[0] => iSelect[0].IN1
iSelect[1] => iSelect[1].IN1
iCLK => iCLK.IN2
iRST_n => iRST_n.IN2
FL_DQ[0] <> Flash_Controller:u1.port8
FL_DQ[1] <> Flash_Controller:u1.port8
FL_DQ[2] <> Flash_Controller:u1.port8
FL_DQ[3] <> Flash_Controller:u1.port8
FL_DQ[4] <> Flash_Controller:u1.port8
FL_DQ[5] <> Flash_Controller:u1.port8
FL_DQ[6] <> Flash_Controller:u1.port8
FL_DQ[7] <> Flash_Controller:u1.port8
FL_ADDR[0] <= Flash_Controller:u1.port9
FL_ADDR[1] <= Flash_Controller:u1.port9
FL_ADDR[2] <= Flash_Controller:u1.port9
FL_ADDR[3] <= Flash_Controller:u1.port9
FL_ADDR[4] <= Flash_Controller:u1.port9
FL_ADDR[5] <= Flash_Controller:u1.port9
FL_ADDR[6] <= Flash_Controller:u1.port9
FL_ADDR[7] <= Flash_Controller:u1.port9
FL_ADDR[8] <= Flash_Controller:u1.port9
FL_ADDR[9] <= Flash_Controller:u1.port9
FL_ADDR[10] <= Flash_Controller:u1.port9
FL_ADDR[11] <= Flash_Controller:u1.port9
FL_ADDR[12] <= Flash_Controller:u1.port9
FL_ADDR[13] <= Flash_Controller:u1.port9
FL_ADDR[14] <= Flash_Controller:u1.port9
FL_ADDR[15] <= Flash_Controller:u1.port9
FL_ADDR[16] <= Flash_Controller:u1.port9
FL_ADDR[17] <= Flash_Controller:u1.port9
FL_ADDR[18] <= Flash_Controller:u1.port9
FL_ADDR[19] <= Flash_Controller:u1.port9
FL_ADDR[20] <= Flash_Controller:u1.port9
FL_ADDR[21] <= Flash_Controller:u1.port9
FL_WE_n <= Flash_Controller:u1.port10
FL_CE_n <= Flash_Controller:u1.port11
FL_OE_n <= Flash_Controller:u1.port12
FL_RST_n <= Flash_Controller:u1.port13


|DE1_USB_API|Multi_Flash:u2|Flash_Multiplexer:u0
oHS_DATA[0] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[1] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[2] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[3] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[4] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[5] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[6] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[7] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
iHS_DATA[0] => oFL_DATA.DATAB
iHS_DATA[1] => oFL_DATA.DATAB
iHS_DATA[2] => oFL_DATA.DATAB
iHS_DATA[3] => oFL_DATA.DATAB
iHS_DATA[4] => oFL_DATA.DATAB
iHS_DATA[5] => oFL_DATA.DATAB
iHS_DATA[6] => oFL_DATA.DATAB
iHS_DATA[7] => oFL_DATA.DATAB
iHS_ADDR[0] => oFL_ADDR.DATAB
iHS_ADDR[1] => oFL_ADDR.DATAB
iHS_ADDR[2] => oFL_ADDR.DATAB
iHS_ADDR[3] => oFL_ADDR.DATAB
iHS_ADDR[4] => oFL_ADDR.DATAB
iHS_ADDR[5] => oFL_ADDR.DATAB
iHS_ADDR[6] => oFL_ADDR.DATAB
iHS_ADDR[7] => oFL_ADDR.DATAB
iHS_ADDR[8] => oFL_ADDR.DATAB
iHS_ADDR[9] => oFL_ADDR.DATAB
iHS_ADDR[10] => oFL_ADDR.DATAB
iHS_ADDR[11] => oFL_ADDR.DATAB
iHS_ADDR[12] => oFL_ADDR.DATAB
iHS_ADDR[13] => oFL_ADDR.DATAB
iHS_ADDR[14] => oFL_ADDR.DATAB
iHS_ADDR[15] => oFL_ADDR.DATAB
iHS_ADDR[16] => oFL_ADDR.DATAB
iHS_ADDR[17] => oFL_ADDR.DATAB
iHS_ADDR[18] => oFL_ADDR.DATAB
iHS_ADDR[19] => oFL_ADDR.DATAB
iHS_ADDR[20] => oFL_ADDR.DATAB
iHS_ADDR[21] => oFL_ADDR.DATAB
iHS_CMD[0] => oFL_CMD.DATAB
iHS_CMD[1] => oFL_CMD.DATAB
iHS_CMD[2] => oFL_CMD.DATAB
oHS_Ready <= oHS_Ready.DB_MAX_OUTPUT_PORT_TYPE
iHS_Start => oFL_Start.DATAB
oAS1_DATA[0] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[1] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[2] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[3] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[4] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[5] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[6] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[7] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS1_ADDR[0] => oFL_ADDR.DATAB
iAS1_ADDR[1] => oFL_ADDR.DATAB
iAS1_ADDR[2] => oFL_ADDR.DATAB
iAS1_ADDR[3] => oFL_ADDR.DATAB
iAS1_ADDR[4] => oFL_ADDR.DATAB
iAS1_ADDR[5] => oFL_ADDR.DATAB
iAS1_ADDR[6] => oFL_ADDR.DATAB
iAS1_ADDR[7] => oFL_ADDR.DATAB
iAS1_ADDR[8] => oFL_ADDR.DATAB
iAS1_ADDR[9] => oFL_ADDR.DATAB
iAS1_ADDR[10] => oFL_ADDR.DATAB
iAS1_ADDR[11] => oFL_ADDR.DATAB
iAS1_ADDR[12] => oFL_ADDR.DATAB
iAS1_ADDR[13] => oFL_ADDR.DATAB
iAS1_ADDR[14] => oFL_ADDR.DATAB
iAS1_ADDR[15] => oFL_ADDR.DATAB
iAS1_ADDR[16] => oFL_ADDR.DATAB
iAS1_ADDR[17] => oFL_ADDR.DATAB
iAS1_ADDR[18] => oFL_ADDR.DATAB
iAS1_ADDR[19] => oFL_ADDR.DATAB
iAS1_ADDR[20] => oFL_ADDR.DATAB
iAS1_ADDR[21] => oFL_ADDR.DATAB
oAS2_DATA[0] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[1] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[2] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[3] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[4] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[5] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[6] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[7] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS2_ADDR[0] => oFL_ADDR.DATAB
iAS2_ADDR[1] => oFL_ADDR.DATAB
iAS2_ADDR[2] => oFL_ADDR.DATAB
iAS2_ADDR[3] => oFL_ADDR.DATAB
iAS2_ADDR[4] => oFL_ADDR.DATAB
iAS2_ADDR[5] => oFL_ADDR.DATAB
iAS2_ADDR[6] => oFL_ADDR.DATAB
iAS2_ADDR[7] => oFL_ADDR.DATAB
iAS2_ADDR[8] => oFL_ADDR.DATAB
iAS2_ADDR[9] => oFL_ADDR.DATAB
iAS2_ADDR[10] => oFL_ADDR.DATAB
iAS2_ADDR[11] => oFL_ADDR.DATAB
iAS2_ADDR[12] => oFL_ADDR.DATAB
iAS2_ADDR[13] => oFL_ADDR.DATAB
iAS2_ADDR[14] => oFL_ADDR.DATAB
iAS2_ADDR[15] => oFL_ADDR.DATAB
iAS2_ADDR[16] => oFL_ADDR.DATAB
iAS2_ADDR[17] => oFL_ADDR.DATAB
iAS2_ADDR[18] => oFL_ADDR.DATAB
iAS2_ADDR[19] => oFL_ADDR.DATAB
iAS2_ADDR[20] => oFL_ADDR.DATAB
iAS2_ADDR[21] => oFL_ADDR.DATAB
oAS3_DATA[0] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[1] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[2] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[3] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[4] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[5] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[6] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[7] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS3_ADDR[0] => oFL_ADDR.DATAA
iAS3_ADDR[1] => oFL_ADDR.DATAA
iAS3_ADDR[2] => oFL_ADDR.DATAA
iAS3_ADDR[3] => oFL_ADDR.DATAA
iAS3_ADDR[4] => oFL_ADDR.DATAA
iAS3_ADDR[5] => oFL_ADDR.DATAA
iAS3_ADDR[6] => oFL_ADDR.DATAA
iAS3_ADDR[7] => oFL_ADDR.DATAA
iAS3_ADDR[8] => oFL_ADDR.DATAA
iAS3_ADDR[9] => oFL_ADDR.DATAA
iAS3_ADDR[10] => oFL_ADDR.DATAA
iAS3_ADDR[11] => oFL_ADDR.DATAA
iAS3_ADDR[12] => oFL_ADDR.DATAA
iAS3_ADDR[13] => oFL_ADDR.DATAA
iAS3_ADDR[14] => oFL_ADDR.DATAA
iAS3_ADDR[15] => oFL_ADDR.DATAA
iAS3_ADDR[16] => oFL_ADDR.DATAA
iAS3_ADDR[17] => oFL_ADDR.DATAA
iAS3_ADDR[18] => oFL_ADDR.DATAA
iAS3_ADDR[19] => oFL_ADDR.DATAA
iAS3_ADDR[20] => oFL_ADDR.DATAA
iAS3_ADDR[21] => oFL_ADDR.DATAA
oFL_DATA[0] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[1] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[2] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[3] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[4] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[5] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[6] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[7] <= oFL_DATA.DB_MAX_OUTPUT_PORT_TYPE
iFL_DATA[0] => oHS_DATA.DATAB
iFL_DATA[0] => mFL_DATA.DATAB
iFL_DATA[1] => oHS_DATA.DATAB
iFL_DATA[1] => mFL_DATA.DATAB
iFL_DATA[2] => oHS_DATA.DATAB
iFL_DATA[2] => mFL_DATA.DATAB
iFL_DATA[3] => oHS_DATA.DATAB
iFL_DATA[3] => mFL_DATA.DATAB
iFL_DATA[4] => oHS_DATA.DATAB
iFL_DATA[4] => mFL_DATA.DATAB
iFL_DATA[5] => oHS_DATA.DATAB
iFL_DATA[5] => mFL_DATA.DATAB
iFL_DATA[6] => oHS_DATA.DATAB
iFL_DATA[6] => mFL_DATA.DATAB
iFL_DATA[7] => oHS_DATA.DATAB
iFL_DATA[7] => mFL_DATA.DATAB
oFL_ADDR[0] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[1] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[2] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[3] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[4] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[5] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[6] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[7] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[8] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[9] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[10] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[11] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[12] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[13] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[14] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[15] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[16] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[17] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[18] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[19] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[20] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[21] <= oFL_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[0] <= oFL_CMD.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[1] <= oFL_CMD.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[2] <= oFL_CMD.DB_MAX_OUTPUT_PORT_TYPE
iFL_Ready => oHS_Ready.DATAB
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_DATA.OUTPUTSELECT
iFL_Ready => mFL_Start.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
iFL_Ready => ST.OUTPUTSELECT
oFL_Start <= oFL_Start.DB_MAX_OUTPUT_PORT_TYPE
iSelect[0] => Equal0.IN31
iSelect[0] => Equal1.IN0
iSelect[0] => Equal2.IN31
iSelect[0] => Equal3.IN1
iSelect[1] => Equal0.IN30
iSelect[1] => Equal1.IN31
iSelect[1] => Equal2.IN0
iSelect[1] => Equal3.IN0
iCLK => mFL_Start.CLK
iCLK => mFL_DATA[0].CLK
iCLK => mFL_DATA[1].CLK
iCLK => mFL_DATA[2].CLK
iCLK => mFL_DATA[3].CLK
iCLK => mFL_DATA[4].CLK
iCLK => mFL_DATA[5].CLK
iCLK => mFL_DATA[6].CLK
iCLK => mFL_DATA[7].CLK
iCLK => ST~5.DATAIN
iRST_n => mFL_Start.ACLR
iRST_n => mFL_DATA[0].ACLR
iRST_n => mFL_DATA[1].ACLR
iRST_n => mFL_DATA[2].ACLR
iRST_n => mFL_DATA[3].ACLR
iRST_n => mFL_DATA[4].ACLR
iRST_n => mFL_DATA[5].ACLR
iRST_n => mFL_DATA[6].ACLR
iRST_n => mFL_DATA[7].ACLR
iRST_n => ST~7.DATAIN


|DE1_USB_API|Multi_Flash:u2|Flash_Controller:u1
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => r_DATA.DATAB
iDATA[1] => r_DATA.DATAB
iDATA[2] => r_DATA.DATAB
iDATA[3] => r_DATA.DATAB
iDATA[4] => r_DATA.DATAB
iDATA[5] => r_DATA.DATAB
iDATA[6] => r_DATA.DATAB
iDATA[7] => r_DATA.DATAB
iADDR[0] => r_ADDR.DATAB
iADDR[1] => r_ADDR.DATAB
iADDR[2] => r_ADDR.DATAB
iADDR[3] => r_ADDR.DATAB
iADDR[4] => r_ADDR.DATAB
iADDR[5] => r_ADDR.DATAB
iADDR[6] => r_ADDR.DATAB
iADDR[7] => r_ADDR.DATAB
iADDR[8] => r_ADDR.DATAB
iADDR[9] => r_ADDR.DATAB
iADDR[10] => r_ADDR.DATAB
iADDR[11] => r_ADDR.DATAB
iADDR[12] => r_ADDR.DATAB
iADDR[13] => r_ADDR.DATAB
iADDR[14] => r_ADDR.DATAB
iADDR[15] => r_ADDR.DATAB
iADDR[16] => r_ADDR.DATAB
iADDR[17] => r_ADDR.DATAB
iADDR[18] => r_ADDR.DATAB
iADDR[19] => r_ADDR.DATAB
iADDR[20] => r_ADDR.DATAB
iADDR[21] => r_ADDR.DATAB
iCMD[0] => r_CMD.DATAB
iCMD[1] => r_CMD.DATAB
iCMD[2] => r_CMD.DATAB
oReady <= oReady.DB_MAX_OUTPUT_PORT_TYPE
iStart => preStart.DATAIN
iStart => Equal1.IN0
iCLK => CMD_Period[0].CLK
iCLK => CMD_Period[1].CLK
iCLK => CMD_Period[2].CLK
iCLK => CMD_Period[3].CLK
iCLK => CMD_Period[4].CLK
iCLK => CMD_Period[5].CLK
iCLK => CMD_Period[6].CLK
iCLK => CMD_Period[7].CLK
iCLK => CMD_Period[8].CLK
iCLK => CMD_Period[9].CLK
iCLK => CMD_Period[10].CLK
iCLK => CMD_Period[11].CLK
iCLK => CMD_Period[12].CLK
iCLK => CMD_Period[13].CLK
iCLK => CMD_Period[14].CLK
iCLK => CMD_Period[15].CLK
iCLK => CMD_Period[16].CLK
iCLK => CMD_Period[17].CLK
iCLK => CMD_Period[18].CLK
iCLK => CMD_Period[19].CLK
iCLK => CMD_Period[20].CLK
iCLK => CMD_Period[21].CLK
iCLK => Cont_Finish[0].CLK
iCLK => Cont_Finish[1].CLK
iCLK => Cont_Finish[2].CLK
iCLK => Cont_Finish[3].CLK
iCLK => Cont_Finish[4].CLK
iCLK => Cont_Finish[5].CLK
iCLK => Cont_Finish[6].CLK
iCLK => Cont_Finish[7].CLK
iCLK => Cont_Finish[8].CLK
iCLK => Cont_Finish[9].CLK
iCLK => Cont_Finish[10].CLK
iCLK => Cont_Finish[11].CLK
iCLK => Cont_Finish[12].CLK
iCLK => Cont_Finish[13].CLK
iCLK => Cont_Finish[14].CLK
iCLK => Cont_Finish[15].CLK
iCLK => Cont_Finish[16].CLK
iCLK => Cont_Finish[17].CLK
iCLK => Cont_Finish[18].CLK
iCLK => Cont_Finish[19].CLK
iCLK => Cont_Finish[20].CLK
iCLK => Cont_Finish[21].CLK
iCLK => mFinish.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => r_DATA[0].CLK
iCLK => r_DATA[1].CLK
iCLK => r_DATA[2].CLK
iCLK => r_DATA[3].CLK
iCLK => r_DATA[4].CLK
iCLK => r_DATA[5].CLK
iCLK => r_DATA[6].CLK
iCLK => r_DATA[7].CLK
iCLK => r_ADDR[0].CLK
iCLK => r_ADDR[1].CLK
iCLK => r_ADDR[2].CLK
iCLK => r_ADDR[3].CLK
iCLK => r_ADDR[4].CLK
iCLK => r_ADDR[5].CLK
iCLK => r_ADDR[6].CLK
iCLK => r_ADDR[7].CLK
iCLK => r_ADDR[8].CLK
iCLK => r_ADDR[9].CLK
iCLK => r_ADDR[10].CLK
iCLK => r_ADDR[11].CLK
iCLK => r_ADDR[12].CLK
iCLK => r_ADDR[13].CLK
iCLK => r_ADDR[14].CLK
iCLK => r_ADDR[15].CLK
iCLK => r_ADDR[16].CLK
iCLK => r_ADDR[17].CLK
iCLK => r_ADDR[18].CLK
iCLK => r_ADDR[19].CLK
iCLK => r_ADDR[20].CLK
iCLK => r_ADDR[21].CLK
iCLK => r_CMD[0].CLK
iCLK => r_CMD[1].CLK
iCLK => r_CMD[2].CLK
iCLK => mACT.CLK
iCLK => pre_mCLK.CLK
iCLK => preStart.CLK
iCLK => Start_Delay[0].CLK
iCLK => Start_Delay[1].CLK
iCLK => Start_Delay[2].CLK
iCLK => Start_Delay[3].CLK
iCLK => Start_Delay[4].CLK
iCLK => Start_Delay[5].CLK
iCLK => Start_Delay[6].CLK
iCLK => Start_Delay[7].CLK
iCLK => Start_Delay[8].CLK
iCLK => Start_Delay[9].CLK
iCLK => Start_Delay[10].CLK
iCLK => mStart.CLK
iCLK => WE_CLK_Delay[0].CLK
iCLK => WE_CLK_Delay[1].CLK
iCLK => WE_CLK_Delay[2].CLK
iCLK => WE_CLK_Delay[3].CLK
iCLK => WE_CLK_Delay[4].CLK
iCLK => mCLK.CLK
iCLK => Cont_DIV[0].CLK
iCLK => Cont_DIV[1].CLK
iCLK => Cont_DIV[2].CLK
iCLK => Cont_DIV[3].CLK
iCLK => Cont_DIV[4].CLK
iCLK => Cont_DIV[5].CLK
iCLK => Cont_DIV[6].CLK
iCLK => Cont_DIV[7].CLK
iCLK => Cont_DIV[8].CLK
iCLK => Cont_DIV[9].CLK
iCLK => Cont_DIV[10].CLK
iCLK => ST~11.DATAIN
iRST_n => mACT.ACLR
iRST_n => pre_mCLK.ACLR
iRST_n => preStart.ACLR
iRST_n => Start_Delay[0].ACLR
iRST_n => Start_Delay[1].ACLR
iRST_n => Start_Delay[2].ACLR
iRST_n => Start_Delay[3].ACLR
iRST_n => Start_Delay[4].ACLR
iRST_n => Start_Delay[5].ACLR
iRST_n => Start_Delay[6].ACLR
iRST_n => Start_Delay[7].ACLR
iRST_n => Start_Delay[8].ACLR
iRST_n => Start_Delay[9].ACLR
iRST_n => Start_Delay[10].ACLR
iRST_n => mStart.ACLR
iRST_n => mCLK.ACLR
iRST_n => Cont_DIV[0].ACLR
iRST_n => Cont_DIV[1].ACLR
iRST_n => Cont_DIV[2].ACLR
iRST_n => Cont_DIV[3].ACLR
iRST_n => Cont_DIV[4].ACLR
iRST_n => Cont_DIV[5].ACLR
iRST_n => Cont_DIV[6].ACLR
iRST_n => Cont_DIV[7].ACLR
iRST_n => Cont_DIV[8].ACLR
iRST_n => Cont_DIV[9].ACLR
iRST_n => Cont_DIV[10].ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => WE_CLK_Delay[0].ACLR
iRST_n => WE_CLK_Delay[1].ACLR
iRST_n => WE_CLK_Delay[2].ACLR
iRST_n => WE_CLK_Delay[3].ACLR
iRST_n => WE_CLK_Delay[4].ACLR
iRST_n => Cont_Finish[0].ACLR
iRST_n => Cont_Finish[1].ACLR
iRST_n => Cont_Finish[2].ACLR
iRST_n => Cont_Finish[3].ACLR
iRST_n => Cont_Finish[4].ACLR
iRST_n => Cont_Finish[5].ACLR
iRST_n => Cont_Finish[6].ACLR
iRST_n => Cont_Finish[7].ACLR
iRST_n => Cont_Finish[8].ACLR
iRST_n => Cont_Finish[9].ACLR
iRST_n => Cont_Finish[10].ACLR
iRST_n => Cont_Finish[11].ACLR
iRST_n => Cont_Finish[12].ACLR
iRST_n => Cont_Finish[13].ACLR
iRST_n => Cont_Finish[14].ACLR
iRST_n => Cont_Finish[15].ACLR
iRST_n => Cont_Finish[16].ACLR
iRST_n => Cont_Finish[17].ACLR
iRST_n => Cont_Finish[18].ACLR
iRST_n => Cont_Finish[19].ACLR
iRST_n => Cont_Finish[20].ACLR
iRST_n => Cont_Finish[21].ACLR
iRST_n => mFinish.ACLR
iRST_n => ST~13.DATAIN
iRST_n => r_CMD[2].ENA
iRST_n => r_CMD[1].ENA
iRST_n => r_CMD[0].ENA
iRST_n => r_ADDR[21].ENA
iRST_n => r_ADDR[20].ENA
iRST_n => r_ADDR[19].ENA
iRST_n => r_ADDR[18].ENA
iRST_n => r_ADDR[17].ENA
iRST_n => r_ADDR[16].ENA
iRST_n => r_ADDR[15].ENA
iRST_n => r_ADDR[14].ENA
iRST_n => r_ADDR[13].ENA
iRST_n => r_ADDR[12].ENA
iRST_n => r_ADDR[11].ENA
iRST_n => r_ADDR[10].ENA
iRST_n => r_ADDR[9].ENA
iRST_n => r_ADDR[8].ENA
iRST_n => r_ADDR[7].ENA
iRST_n => r_ADDR[6].ENA
iRST_n => r_ADDR[5].ENA
iRST_n => r_ADDR[4].ENA
iRST_n => r_ADDR[3].ENA
iRST_n => r_ADDR[2].ENA
iRST_n => r_ADDR[1].ENA
iRST_n => r_ADDR[0].ENA
iRST_n => r_DATA[7].ENA
iRST_n => r_DATA[6].ENA
iRST_n => r_DATA[5].ENA
iRST_n => r_DATA[4].ENA
iRST_n => r_DATA[3].ENA
iRST_n => r_DATA[2].ENA
iRST_n => r_DATA[1].ENA
iRST_n => r_DATA[0].ENA
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[1] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[2] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[3] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[4] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[5] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[6] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[7] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[8] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[9] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[10] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[11] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[12] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[13] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[14] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[15] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[16] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[17] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[18] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[19] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[20] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[21] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
FL_WE_n <= FL_WE_n.DB_MAX_OUTPUT_PORT_TYPE
FL_CE_n <= FL_CE_n.DB_MAX_OUTPUT_PORT_TYPE
FL_OE_n <= FL_OE_n.DB_MAX_OUTPUT_PORT_TYPE
FL_RST_n <= FL_RST_n.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|Multi_Sdram:u3
oHS_DATA[0] <= Sdram_Multiplexer:u0.port0
oHS_DATA[1] <= Sdram_Multiplexer:u0.port0
oHS_DATA[2] <= Sdram_Multiplexer:u0.port0
oHS_DATA[3] <= Sdram_Multiplexer:u0.port0
oHS_DATA[4] <= Sdram_Multiplexer:u0.port0
oHS_DATA[5] <= Sdram_Multiplexer:u0.port0
oHS_DATA[6] <= Sdram_Multiplexer:u0.port0
oHS_DATA[7] <= Sdram_Multiplexer:u0.port0
oHS_DATA[8] <= Sdram_Multiplexer:u0.port0
oHS_DATA[9] <= Sdram_Multiplexer:u0.port0
oHS_DATA[10] <= Sdram_Multiplexer:u0.port0
oHS_DATA[11] <= Sdram_Multiplexer:u0.port0
oHS_DATA[12] <= Sdram_Multiplexer:u0.port0
oHS_DATA[13] <= Sdram_Multiplexer:u0.port0
oHS_DATA[14] <= Sdram_Multiplexer:u0.port0
oHS_DATA[15] <= Sdram_Multiplexer:u0.port0
iHS_DATA[0] => iHS_DATA[0].IN1
iHS_DATA[1] => iHS_DATA[1].IN1
iHS_DATA[2] => iHS_DATA[2].IN1
iHS_DATA[3] => iHS_DATA[3].IN1
iHS_DATA[4] => iHS_DATA[4].IN1
iHS_DATA[5] => iHS_DATA[5].IN1
iHS_DATA[6] => iHS_DATA[6].IN1
iHS_DATA[7] => iHS_DATA[7].IN1
iHS_DATA[8] => iHS_DATA[8].IN1
iHS_DATA[9] => iHS_DATA[9].IN1
iHS_DATA[10] => iHS_DATA[10].IN1
iHS_DATA[11] => iHS_DATA[11].IN1
iHS_DATA[12] => iHS_DATA[12].IN1
iHS_DATA[13] => iHS_DATA[13].IN1
iHS_DATA[14] => iHS_DATA[14].IN1
iHS_DATA[15] => iHS_DATA[15].IN1
iHS_ADDR[0] => iHS_ADDR[0].IN1
iHS_ADDR[1] => iHS_ADDR[1].IN1
iHS_ADDR[2] => iHS_ADDR[2].IN1
iHS_ADDR[3] => iHS_ADDR[3].IN1
iHS_ADDR[4] => iHS_ADDR[4].IN1
iHS_ADDR[5] => iHS_ADDR[5].IN1
iHS_ADDR[6] => iHS_ADDR[6].IN1
iHS_ADDR[7] => iHS_ADDR[7].IN1
iHS_ADDR[8] => iHS_ADDR[8].IN1
iHS_ADDR[9] => iHS_ADDR[9].IN1
iHS_ADDR[10] => iHS_ADDR[10].IN1
iHS_ADDR[11] => iHS_ADDR[11].IN1
iHS_ADDR[12] => iHS_ADDR[12].IN1
iHS_ADDR[13] => iHS_ADDR[13].IN1
iHS_ADDR[14] => iHS_ADDR[14].IN1
iHS_ADDR[15] => iHS_ADDR[15].IN1
iHS_ADDR[16] => iHS_ADDR[16].IN1
iHS_ADDR[17] => iHS_ADDR[17].IN1
iHS_ADDR[18] => iHS_ADDR[18].IN1
iHS_ADDR[19] => iHS_ADDR[19].IN1
iHS_ADDR[20] => iHS_ADDR[20].IN1
iHS_ADDR[21] => iHS_ADDR[21].IN1
iHS_RD => iHS_RD.IN1
iHS_WR => iHS_WR.IN1
oHS_Done <= Sdram_Multiplexer:u0.port5
oAS1_DATA[0] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[1] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[2] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[3] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[4] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[5] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[6] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[7] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[8] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[9] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[10] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[11] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[12] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[13] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[14] <= Sdram_Multiplexer:u0.port6
oAS1_DATA[15] <= Sdram_Multiplexer:u0.port6
iAS1_DATA[0] => iAS1_DATA[0].IN1
iAS1_DATA[1] => iAS1_DATA[1].IN1
iAS1_DATA[2] => iAS1_DATA[2].IN1
iAS1_DATA[3] => iAS1_DATA[3].IN1
iAS1_DATA[4] => iAS1_DATA[4].IN1
iAS1_DATA[5] => iAS1_DATA[5].IN1
iAS1_DATA[6] => iAS1_DATA[6].IN1
iAS1_DATA[7] => iAS1_DATA[7].IN1
iAS1_DATA[8] => iAS1_DATA[8].IN1
iAS1_DATA[9] => iAS1_DATA[9].IN1
iAS1_DATA[10] => iAS1_DATA[10].IN1
iAS1_DATA[11] => iAS1_DATA[11].IN1
iAS1_DATA[12] => iAS1_DATA[12].IN1
iAS1_DATA[13] => iAS1_DATA[13].IN1
iAS1_DATA[14] => iAS1_DATA[14].IN1
iAS1_DATA[15] => iAS1_DATA[15].IN1
iAS1_ADDR[0] => iAS1_ADDR[0].IN1
iAS1_ADDR[1] => iAS1_ADDR[1].IN1
iAS1_ADDR[2] => iAS1_ADDR[2].IN1
iAS1_ADDR[3] => iAS1_ADDR[3].IN1
iAS1_ADDR[4] => iAS1_ADDR[4].IN1
iAS1_ADDR[5] => iAS1_ADDR[5].IN1
iAS1_ADDR[6] => iAS1_ADDR[6].IN1
iAS1_ADDR[7] => iAS1_ADDR[7].IN1
iAS1_ADDR[8] => iAS1_ADDR[8].IN1
iAS1_ADDR[9] => iAS1_ADDR[9].IN1
iAS1_ADDR[10] => iAS1_ADDR[10].IN1
iAS1_ADDR[11] => iAS1_ADDR[11].IN1
iAS1_ADDR[12] => iAS1_ADDR[12].IN1
iAS1_ADDR[13] => iAS1_ADDR[13].IN1
iAS1_ADDR[14] => iAS1_ADDR[14].IN1
iAS1_ADDR[15] => iAS1_ADDR[15].IN1
iAS1_ADDR[16] => iAS1_ADDR[16].IN1
iAS1_ADDR[17] => iAS1_ADDR[17].IN1
iAS1_ADDR[18] => iAS1_ADDR[18].IN1
iAS1_ADDR[19] => iAS1_ADDR[19].IN1
iAS1_ADDR[20] => iAS1_ADDR[20].IN1
iAS1_ADDR[21] => iAS1_ADDR[21].IN1
iAS1_WR_n => iAS1_WR_n.IN1
oAS2_DATA[0] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[1] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[2] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[3] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[4] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[5] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[6] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[7] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[8] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[9] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[10] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[11] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[12] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[13] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[14] <= Sdram_Multiplexer:u0.port10
oAS2_DATA[15] <= Sdram_Multiplexer:u0.port10
iAS2_DATA[0] => iAS2_DATA[0].IN1
iAS2_DATA[1] => iAS2_DATA[1].IN1
iAS2_DATA[2] => iAS2_DATA[2].IN1
iAS2_DATA[3] => iAS2_DATA[3].IN1
iAS2_DATA[4] => iAS2_DATA[4].IN1
iAS2_DATA[5] => iAS2_DATA[5].IN1
iAS2_DATA[6] => iAS2_DATA[6].IN1
iAS2_DATA[7] => iAS2_DATA[7].IN1
iAS2_DATA[8] => iAS2_DATA[8].IN1
iAS2_DATA[9] => iAS2_DATA[9].IN1
iAS2_DATA[10] => iAS2_DATA[10].IN1
iAS2_DATA[11] => iAS2_DATA[11].IN1
iAS2_DATA[12] => iAS2_DATA[12].IN1
iAS2_DATA[13] => iAS2_DATA[13].IN1
iAS2_DATA[14] => iAS2_DATA[14].IN1
iAS2_DATA[15] => iAS2_DATA[15].IN1
iAS2_ADDR[0] => iAS2_ADDR[0].IN1
iAS2_ADDR[1] => iAS2_ADDR[1].IN1
iAS2_ADDR[2] => iAS2_ADDR[2].IN1
iAS2_ADDR[3] => iAS2_ADDR[3].IN1
iAS2_ADDR[4] => iAS2_ADDR[4].IN1
iAS2_ADDR[5] => iAS2_ADDR[5].IN1
iAS2_ADDR[6] => iAS2_ADDR[6].IN1
iAS2_ADDR[7] => iAS2_ADDR[7].IN1
iAS2_ADDR[8] => iAS2_ADDR[8].IN1
iAS2_ADDR[9] => iAS2_ADDR[9].IN1
iAS2_ADDR[10] => iAS2_ADDR[10].IN1
iAS2_ADDR[11] => iAS2_ADDR[11].IN1
iAS2_ADDR[12] => iAS2_ADDR[12].IN1
iAS2_ADDR[13] => iAS2_ADDR[13].IN1
iAS2_ADDR[14] => iAS2_ADDR[14].IN1
iAS2_ADDR[15] => iAS2_ADDR[15].IN1
iAS2_ADDR[16] => iAS2_ADDR[16].IN1
iAS2_ADDR[17] => iAS2_ADDR[17].IN1
iAS2_ADDR[18] => iAS2_ADDR[18].IN1
iAS2_ADDR[19] => iAS2_ADDR[19].IN1
iAS2_ADDR[20] => iAS2_ADDR[20].IN1
iAS2_ADDR[21] => iAS2_ADDR[21].IN1
iAS2_WR_n => iAS2_WR_n.IN1
oAS3_DATA[0] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[1] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[2] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[3] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[4] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[5] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[6] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[7] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[8] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[9] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[10] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[11] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[12] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[13] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[14] <= Sdram_Multiplexer:u0.port14
oAS3_DATA[15] <= Sdram_Multiplexer:u0.port14
iAS3_DATA[0] => iAS3_DATA[0].IN1
iAS3_DATA[1] => iAS3_DATA[1].IN1
iAS3_DATA[2] => iAS3_DATA[2].IN1
iAS3_DATA[3] => iAS3_DATA[3].IN1
iAS3_DATA[4] => iAS3_DATA[4].IN1
iAS3_DATA[5] => iAS3_DATA[5].IN1
iAS3_DATA[6] => iAS3_DATA[6].IN1
iAS3_DATA[7] => iAS3_DATA[7].IN1
iAS3_DATA[8] => iAS3_DATA[8].IN1
iAS3_DATA[9] => iAS3_DATA[9].IN1
iAS3_DATA[10] => iAS3_DATA[10].IN1
iAS3_DATA[11] => iAS3_DATA[11].IN1
iAS3_DATA[12] => iAS3_DATA[12].IN1
iAS3_DATA[13] => iAS3_DATA[13].IN1
iAS3_DATA[14] => iAS3_DATA[14].IN1
iAS3_DATA[15] => iAS3_DATA[15].IN1
iAS3_ADDR[0] => iAS3_ADDR[0].IN1
iAS3_ADDR[1] => iAS3_ADDR[1].IN1
iAS3_ADDR[2] => iAS3_ADDR[2].IN1
iAS3_ADDR[3] => iAS3_ADDR[3].IN1
iAS3_ADDR[4] => iAS3_ADDR[4].IN1
iAS3_ADDR[5] => iAS3_ADDR[5].IN1
iAS3_ADDR[6] => iAS3_ADDR[6].IN1
iAS3_ADDR[7] => iAS3_ADDR[7].IN1
iAS3_ADDR[8] => iAS3_ADDR[8].IN1
iAS3_ADDR[9] => iAS3_ADDR[9].IN1
iAS3_ADDR[10] => iAS3_ADDR[10].IN1
iAS3_ADDR[11] => iAS3_ADDR[11].IN1
iAS3_ADDR[12] => iAS3_ADDR[12].IN1
iAS3_ADDR[13] => iAS3_ADDR[13].IN1
iAS3_ADDR[14] => iAS3_ADDR[14].IN1
iAS3_ADDR[15] => iAS3_ADDR[15].IN1
iAS3_ADDR[16] => iAS3_ADDR[16].IN1
iAS3_ADDR[17] => iAS3_ADDR[17].IN1
iAS3_ADDR[18] => iAS3_ADDR[18].IN1
iAS3_ADDR[19] => iAS3_ADDR[19].IN1
iAS3_ADDR[20] => iAS3_ADDR[20].IN1
iAS3_ADDR[21] => iAS3_ADDR[21].IN1
iAS3_WR_n => iAS3_WR_n.IN1
iSelect[0] => iSelect[0].IN1
iSelect[1] => iSelect[1].IN1
iCLK => iCLK.IN2
iRST_n => iRST_n.IN2
SA[0] <= Sdram_Controller:u1.SA
SA[1] <= Sdram_Controller:u1.SA
SA[2] <= Sdram_Controller:u1.SA
SA[3] <= Sdram_Controller:u1.SA
SA[4] <= Sdram_Controller:u1.SA
SA[5] <= Sdram_Controller:u1.SA
SA[6] <= Sdram_Controller:u1.SA
SA[7] <= Sdram_Controller:u1.SA
SA[8] <= Sdram_Controller:u1.SA
SA[9] <= Sdram_Controller:u1.SA
SA[10] <= Sdram_Controller:u1.SA
SA[11] <= Sdram_Controller:u1.SA
BA[0] <= Sdram_Controller:u1.BA
BA[1] <= Sdram_Controller:u1.BA
CS_N <= Sdram_Controller:u1.CS_N
CKE <= Sdram_Controller:u1.CKE
RAS_N <= Sdram_Controller:u1.RAS_N
CAS_N <= Sdram_Controller:u1.CAS_N
WE_N <= Sdram_Controller:u1.WE_N
DQ[0] <> Sdram_Controller:u1.DQ
DQ[1] <> Sdram_Controller:u1.DQ
DQ[2] <> Sdram_Controller:u1.DQ
DQ[3] <> Sdram_Controller:u1.DQ
DQ[4] <> Sdram_Controller:u1.DQ
DQ[5] <> Sdram_Controller:u1.DQ
DQ[6] <> Sdram_Controller:u1.DQ
DQ[7] <> Sdram_Controller:u1.DQ
DQ[8] <> Sdram_Controller:u1.DQ
DQ[9] <> Sdram_Controller:u1.DQ
DQ[10] <> Sdram_Controller:u1.DQ
DQ[11] <> Sdram_Controller:u1.DQ
DQ[12] <> Sdram_Controller:u1.DQ
DQ[13] <> Sdram_Controller:u1.DQ
DQ[14] <> Sdram_Controller:u1.DQ
DQ[15] <> Sdram_Controller:u1.DQ
DQM[0] <= Sdram_Controller:u1.DQM
DQM[1] <= Sdram_Controller:u1.DQM
SDR_CLK <= Sdram_Controller:u1.SDR_CLK


|DE1_USB_API|Multi_Sdram:u3|Sdram_Multiplexer:u0
oHS_DATA[0] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[1] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[2] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[3] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[4] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[5] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[6] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[7] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[8] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[9] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[10] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[11] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[12] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[13] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[14] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[15] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
iHS_DATA[0] => oSDR_DATA.DATAB
iHS_DATA[1] => oSDR_DATA.DATAB
iHS_DATA[2] => oSDR_DATA.DATAB
iHS_DATA[3] => oSDR_DATA.DATAB
iHS_DATA[4] => oSDR_DATA.DATAB
iHS_DATA[5] => oSDR_DATA.DATAB
iHS_DATA[6] => oSDR_DATA.DATAB
iHS_DATA[7] => oSDR_DATA.DATAB
iHS_DATA[8] => oSDR_DATA.DATAB
iHS_DATA[9] => oSDR_DATA.DATAB
iHS_DATA[10] => oSDR_DATA.DATAB
iHS_DATA[11] => oSDR_DATA.DATAB
iHS_DATA[12] => oSDR_DATA.DATAB
iHS_DATA[13] => oSDR_DATA.DATAB
iHS_DATA[14] => oSDR_DATA.DATAB
iHS_DATA[15] => oSDR_DATA.DATAB
iHS_ADDR[0] => oSDR_ADDR.DATAB
iHS_ADDR[1] => oSDR_ADDR.DATAB
iHS_ADDR[2] => oSDR_ADDR.DATAB
iHS_ADDR[3] => oSDR_ADDR.DATAB
iHS_ADDR[4] => oSDR_ADDR.DATAB
iHS_ADDR[5] => oSDR_ADDR.DATAB
iHS_ADDR[6] => oSDR_ADDR.DATAB
iHS_ADDR[7] => oSDR_ADDR.DATAB
iHS_ADDR[8] => oSDR_ADDR.DATAB
iHS_ADDR[9] => oSDR_ADDR.DATAB
iHS_ADDR[10] => oSDR_ADDR.DATAB
iHS_ADDR[11] => oSDR_ADDR.DATAB
iHS_ADDR[12] => oSDR_ADDR.DATAB
iHS_ADDR[13] => oSDR_ADDR.DATAB
iHS_ADDR[14] => oSDR_ADDR.DATAB
iHS_ADDR[15] => oSDR_ADDR.DATAB
iHS_ADDR[16] => oSDR_ADDR.DATAB
iHS_ADDR[17] => oSDR_ADDR.DATAB
iHS_ADDR[18] => oSDR_ADDR.DATAB
iHS_ADDR[19] => oSDR_ADDR.DATAB
iHS_ADDR[20] => oSDR_ADDR.DATAB
iHS_ADDR[21] => oSDR_ADDR.DATAB
iHS_RD => oSDR_RD.DATAB
iHS_WR => oSDR_WR.DATAB
oHS_Done <= oHS_Done.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[0] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[1] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[2] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[3] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[4] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[5] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[6] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[7] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[8] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[9] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[10] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[11] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[12] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[13] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[14] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[15] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS1_DATA[0] => oSDR_DATA.DATAB
iAS1_DATA[1] => oSDR_DATA.DATAB
iAS1_DATA[2] => oSDR_DATA.DATAB
iAS1_DATA[3] => oSDR_DATA.DATAB
iAS1_DATA[4] => oSDR_DATA.DATAB
iAS1_DATA[5] => oSDR_DATA.DATAB
iAS1_DATA[6] => oSDR_DATA.DATAB
iAS1_DATA[7] => oSDR_DATA.DATAB
iAS1_DATA[8] => oSDR_DATA.DATAB
iAS1_DATA[9] => oSDR_DATA.DATAB
iAS1_DATA[10] => oSDR_DATA.DATAB
iAS1_DATA[11] => oSDR_DATA.DATAB
iAS1_DATA[12] => oSDR_DATA.DATAB
iAS1_DATA[13] => oSDR_DATA.DATAB
iAS1_DATA[14] => oSDR_DATA.DATAB
iAS1_DATA[15] => oSDR_DATA.DATAB
iAS1_ADDR[0] => oSDR_ADDR.DATAB
iAS1_ADDR[1] => oSDR_ADDR.DATAB
iAS1_ADDR[2] => oSDR_ADDR.DATAB
iAS1_ADDR[3] => oSDR_ADDR.DATAB
iAS1_ADDR[4] => oSDR_ADDR.DATAB
iAS1_ADDR[5] => oSDR_ADDR.DATAB
iAS1_ADDR[6] => oSDR_ADDR.DATAB
iAS1_ADDR[7] => oSDR_ADDR.DATAB
iAS1_ADDR[8] => oSDR_ADDR.DATAB
iAS1_ADDR[9] => oSDR_ADDR.DATAB
iAS1_ADDR[10] => oSDR_ADDR.DATAB
iAS1_ADDR[11] => oSDR_ADDR.DATAB
iAS1_ADDR[12] => oSDR_ADDR.DATAB
iAS1_ADDR[13] => oSDR_ADDR.DATAB
iAS1_ADDR[14] => oSDR_ADDR.DATAB
iAS1_ADDR[15] => oSDR_ADDR.DATAB
iAS1_ADDR[16] => oSDR_ADDR.DATAB
iAS1_ADDR[17] => oSDR_ADDR.DATAB
iAS1_ADDR[18] => oSDR_ADDR.DATAB
iAS1_ADDR[19] => oSDR_ADDR.DATAB
iAS1_ADDR[20] => oSDR_ADDR.DATAB
iAS1_ADDR[21] => oSDR_ADDR.DATAB
iAS1_WR_n => mAS_WR_n.DATAB
oAS2_DATA[0] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[1] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[2] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[3] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[4] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[5] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[6] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[7] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[8] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[9] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[10] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[11] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[12] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[13] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[14] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[15] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS2_DATA[0] => oSDR_DATA.DATAB
iAS2_DATA[1] => oSDR_DATA.DATAB
iAS2_DATA[2] => oSDR_DATA.DATAB
iAS2_DATA[3] => oSDR_DATA.DATAB
iAS2_DATA[4] => oSDR_DATA.DATAB
iAS2_DATA[5] => oSDR_DATA.DATAB
iAS2_DATA[6] => oSDR_DATA.DATAB
iAS2_DATA[7] => oSDR_DATA.DATAB
iAS2_DATA[8] => oSDR_DATA.DATAB
iAS2_DATA[9] => oSDR_DATA.DATAB
iAS2_DATA[10] => oSDR_DATA.DATAB
iAS2_DATA[11] => oSDR_DATA.DATAB
iAS2_DATA[12] => oSDR_DATA.DATAB
iAS2_DATA[13] => oSDR_DATA.DATAB
iAS2_DATA[14] => oSDR_DATA.DATAB
iAS2_DATA[15] => oSDR_DATA.DATAB
iAS2_ADDR[0] => oSDR_ADDR.DATAB
iAS2_ADDR[1] => oSDR_ADDR.DATAB
iAS2_ADDR[2] => oSDR_ADDR.DATAB
iAS2_ADDR[3] => oSDR_ADDR.DATAB
iAS2_ADDR[4] => oSDR_ADDR.DATAB
iAS2_ADDR[5] => oSDR_ADDR.DATAB
iAS2_ADDR[6] => oSDR_ADDR.DATAB
iAS2_ADDR[7] => oSDR_ADDR.DATAB
iAS2_ADDR[8] => oSDR_ADDR.DATAB
iAS2_ADDR[9] => oSDR_ADDR.DATAB
iAS2_ADDR[10] => oSDR_ADDR.DATAB
iAS2_ADDR[11] => oSDR_ADDR.DATAB
iAS2_ADDR[12] => oSDR_ADDR.DATAB
iAS2_ADDR[13] => oSDR_ADDR.DATAB
iAS2_ADDR[14] => oSDR_ADDR.DATAB
iAS2_ADDR[15] => oSDR_ADDR.DATAB
iAS2_ADDR[16] => oSDR_ADDR.DATAB
iAS2_ADDR[17] => oSDR_ADDR.DATAB
iAS2_ADDR[18] => oSDR_ADDR.DATAB
iAS2_ADDR[19] => oSDR_ADDR.DATAB
iAS2_ADDR[20] => oSDR_ADDR.DATAB
iAS2_ADDR[21] => oSDR_ADDR.DATAB
iAS2_WR_n => mAS_WR_n.DATAB
oAS3_DATA[0] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[1] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[2] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[3] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[4] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[5] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[6] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[7] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[8] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[9] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[10] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[11] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[12] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[13] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[14] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[15] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS3_DATA[0] => oSDR_DATA.DATAA
iAS3_DATA[1] => oSDR_DATA.DATAA
iAS3_DATA[2] => oSDR_DATA.DATAA
iAS3_DATA[3] => oSDR_DATA.DATAA
iAS3_DATA[4] => oSDR_DATA.DATAA
iAS3_DATA[5] => oSDR_DATA.DATAA
iAS3_DATA[6] => oSDR_DATA.DATAA
iAS3_DATA[7] => oSDR_DATA.DATAA
iAS3_DATA[8] => oSDR_DATA.DATAA
iAS3_DATA[9] => oSDR_DATA.DATAA
iAS3_DATA[10] => oSDR_DATA.DATAA
iAS3_DATA[11] => oSDR_DATA.DATAA
iAS3_DATA[12] => oSDR_DATA.DATAA
iAS3_DATA[13] => oSDR_DATA.DATAA
iAS3_DATA[14] => oSDR_DATA.DATAA
iAS3_DATA[15] => oSDR_DATA.DATAA
iAS3_ADDR[0] => oSDR_ADDR.DATAA
iAS3_ADDR[1] => oSDR_ADDR.DATAA
iAS3_ADDR[2] => oSDR_ADDR.DATAA
iAS3_ADDR[3] => oSDR_ADDR.DATAA
iAS3_ADDR[4] => oSDR_ADDR.DATAA
iAS3_ADDR[5] => oSDR_ADDR.DATAA
iAS3_ADDR[6] => oSDR_ADDR.DATAA
iAS3_ADDR[7] => oSDR_ADDR.DATAA
iAS3_ADDR[8] => oSDR_ADDR.DATAA
iAS3_ADDR[9] => oSDR_ADDR.DATAA
iAS3_ADDR[10] => oSDR_ADDR.DATAA
iAS3_ADDR[11] => oSDR_ADDR.DATAA
iAS3_ADDR[12] => oSDR_ADDR.DATAA
iAS3_ADDR[13] => oSDR_ADDR.DATAA
iAS3_ADDR[14] => oSDR_ADDR.DATAA
iAS3_ADDR[15] => oSDR_ADDR.DATAA
iAS3_ADDR[16] => oSDR_ADDR.DATAA
iAS3_ADDR[17] => oSDR_ADDR.DATAA
iAS3_ADDR[18] => oSDR_ADDR.DATAA
iAS3_ADDR[19] => oSDR_ADDR.DATAA
iAS3_ADDR[20] => oSDR_ADDR.DATAA
iAS3_ADDR[21] => oSDR_ADDR.DATAA
iAS3_WR_n => mAS_WR_n.DATAA
oSDR_DATA[0] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[1] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[2] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[3] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[4] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[5] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[6] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[7] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[8] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[9] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[10] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[11] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[12] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[13] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[14] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[15] <= oSDR_DATA.DB_MAX_OUTPUT_PORT_TYPE
iSDR_DATA[0] => oHS_DATA.DATAB
iSDR_DATA[0] => mSDR_DATA.DATAB
iSDR_DATA[1] => oHS_DATA.DATAB
iSDR_DATA[1] => mSDR_DATA.DATAB
iSDR_DATA[2] => oHS_DATA.DATAB
iSDR_DATA[2] => mSDR_DATA.DATAB
iSDR_DATA[3] => oHS_DATA.DATAB
iSDR_DATA[3] => mSDR_DATA.DATAB
iSDR_DATA[4] => oHS_DATA.DATAB
iSDR_DATA[4] => mSDR_DATA.DATAB
iSDR_DATA[5] => oHS_DATA.DATAB
iSDR_DATA[5] => mSDR_DATA.DATAB
iSDR_DATA[6] => oHS_DATA.DATAB
iSDR_DATA[6] => mSDR_DATA.DATAB
iSDR_DATA[7] => oHS_DATA.DATAB
iSDR_DATA[7] => mSDR_DATA.DATAB
iSDR_DATA[8] => oHS_DATA.DATAB
iSDR_DATA[8] => mSDR_DATA.DATAB
iSDR_DATA[9] => oHS_DATA.DATAB
iSDR_DATA[9] => mSDR_DATA.DATAB
iSDR_DATA[10] => oHS_DATA.DATAB
iSDR_DATA[10] => mSDR_DATA.DATAB
iSDR_DATA[11] => oHS_DATA.DATAB
iSDR_DATA[11] => mSDR_DATA.DATAB
iSDR_DATA[12] => oHS_DATA.DATAB
iSDR_DATA[12] => mSDR_DATA.DATAB
iSDR_DATA[13] => oHS_DATA.DATAB
iSDR_DATA[13] => mSDR_DATA.DATAB
iSDR_DATA[14] => oHS_DATA.DATAB
iSDR_DATA[14] => mSDR_DATA.DATAB
iSDR_DATA[15] => oHS_DATA.DATAB
iSDR_DATA[15] => mSDR_DATA.DATAB
oSDR_ADDR[0] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[1] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[2] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[3] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[4] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[5] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[6] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[7] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[8] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[9] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[10] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[11] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[12] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[13] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[14] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[15] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[16] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[17] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[18] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[19] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[20] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[21] <= oSDR_ADDR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_RD <= oSDR_RD.DB_MAX_OUTPUT_PORT_TYPE
oSDR_WR <= oSDR_WR.DB_MAX_OUTPUT_PORT_TYPE
iSDR_Done => oHS_Done.DATAB
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_DATA.OUTPUTSELECT
iSDR_Done => mSDR_RD.OUTPUTSELECT
iSDR_Done => mSDR_WR.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSDR_Done => ST.OUTPUTSELECT
iSelect[0] => Equal0.IN31
iSelect[0] => Equal1.IN0
iSelect[0] => Equal2.IN31
iSelect[0] => Equal3.IN1
iSelect[1] => Equal0.IN30
iSelect[1] => Equal1.IN31
iSelect[1] => Equal2.IN0
iSelect[1] => Equal3.IN0
iCLK => mSDR_WR.CLK
iCLK => mSDR_RD.CLK
iCLK => mSDR_DATA[0].CLK
iCLK => mSDR_DATA[1].CLK
iCLK => mSDR_DATA[2].CLK
iCLK => mSDR_DATA[3].CLK
iCLK => mSDR_DATA[4].CLK
iCLK => mSDR_DATA[5].CLK
iCLK => mSDR_DATA[6].CLK
iCLK => mSDR_DATA[7].CLK
iCLK => mSDR_DATA[8].CLK
iCLK => mSDR_DATA[9].CLK
iCLK => mSDR_DATA[10].CLK
iCLK => mSDR_DATA[11].CLK
iCLK => mSDR_DATA[12].CLK
iCLK => mSDR_DATA[13].CLK
iCLK => mSDR_DATA[14].CLK
iCLK => mSDR_DATA[15].CLK
iCLK => ST~5.DATAIN
iRST_n => mSDR_WR.ACLR
iRST_n => mSDR_RD.ACLR
iRST_n => mSDR_DATA[0].ACLR
iRST_n => mSDR_DATA[1].ACLR
iRST_n => mSDR_DATA[2].ACLR
iRST_n => mSDR_DATA[3].ACLR
iRST_n => mSDR_DATA[4].ACLR
iRST_n => mSDR_DATA[5].ACLR
iRST_n => mSDR_DATA[6].ACLR
iRST_n => mSDR_DATA[7].ACLR
iRST_n => mSDR_DATA[8].ACLR
iRST_n => mSDR_DATA[9].ACLR
iRST_n => mSDR_DATA[10].ACLR
iRST_n => mSDR_DATA[11].ACLR
iRST_n => mSDR_DATA[12].ACLR
iRST_n => mSDR_DATA[13].ACLR
iRST_n => mSDR_DATA[14].ACLR
iRST_n => mSDR_DATA[15].ACLR
iRST_n => ST~7.DATAIN


|DE1_USB_API|Multi_Sdram:u3|Sdram_Controller:u1
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
ADDR[0] => ADDR[0].IN1
ADDR[1] => ADDR[1].IN1
ADDR[2] => ADDR[2].IN1
ADDR[3] => ADDR[3].IN1
ADDR[4] => ADDR[4].IN1
ADDR[5] => ADDR[5].IN1
ADDR[6] => ADDR[6].IN1
ADDR[7] => ADDR[7].IN1
ADDR[8] => ADDR[8].IN1
ADDR[9] => ADDR[9].IN1
ADDR[10] => ADDR[10].IN1
ADDR[11] => ADDR[11].IN1
ADDR[12] => ADDR[12].IN1
ADDR[13] => ADDR[13].IN1
ADDR[14] => ADDR[14].IN1
ADDR[15] => ADDR[15].IN1
ADDR[16] => ADDR[16].IN1
ADDR[17] => ADDR[17].IN1
ADDR[18] => ADDR[18].IN1
ADDR[19] => ADDR[19].IN1
ADDR[20] => ADDR[20].IN1
ADDR[21] => ADDR[21].IN1
ADDR[22] => ADDR[22].IN1
WR => Pre_WR.DATAIN
WR => Equal2.IN0
WR => always2.IN0
RD => Pre_RD.DATAIN
RD => Equal1.IN0
RD => always2.IN1
RD => DATAOUT[0]~reg0.ENA
RD => DATAOUT[15]~reg0.ENA
RD => DATAOUT[14]~reg0.ENA
RD => DATAOUT[13]~reg0.ENA
RD => DATAOUT[12]~reg0.ENA
RD => DATAOUT[11]~reg0.ENA
RD => DATAOUT[10]~reg0.ENA
RD => DATAOUT[9]~reg0.ENA
RD => DATAOUT[8]~reg0.ENA
RD => DATAOUT[7]~reg0.ENA
RD => DATAOUT[6]~reg0.ENA
RD => DATAOUT[5]~reg0.ENA
RD => DATAOUT[4]~reg0.ENA
RD => DATAOUT[3]~reg0.ENA
RD => DATAOUT[2]~reg0.ENA
RD => DATAOUT[1]~reg0.ENA
LENGTH[0] => Equal6.IN54
LENGTH[0] => Add3.IN1
LENGTH[1] => Add1.IN1
LENGTH[1] => Add3.IN0
LENGTH[2] => Add1.IN0
LENGTH[2] => Add3.IN8
LENGTH[3] => Add1.IN7
LENGTH[3] => Add3.IN7
LENGTH[4] => Add1.IN6
LENGTH[4] => Add3.IN6
LENGTH[5] => Add1.IN5
LENGTH[5] => Add3.IN5
LENGTH[6] => Add1.IN4
LENGTH[6] => Add3.IN4
LENGTH[7] => Add1.IN3
LENGTH[7] => Add3.IN3
ACT <= ACT.DB_MAX_OUTPUT_PORT_TYPE
DONE <= DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAIN[0] => DATAIN[0].IN1
DATAIN[1] => DATAIN[1].IN1
DATAIN[2] => DATAIN[2].IN1
DATAIN[3] => DATAIN[3].IN1
DATAIN[4] => DATAIN[4].IN1
DATAIN[5] => DATAIN[5].IN1
DATAIN[6] => DATAIN[6].IN1
DATAIN[7] => DATAIN[7].IN1
DATAIN[8] => DATAIN[8].IN1
DATAIN[9] => DATAIN[9].IN1
DATAIN[10] => DATAIN[10].IN1
DATAIN[11] => DATAIN[11].IN1
DATAIN[12] => DATAIN[12].IN1
DATAIN[13] => DATAIN[13].IN1
DATAIN[14] => DATAIN[14].IN1
DATAIN[15] => DATAIN[15].IN1
DATAOUT[0] <= DATAOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[1] <= DATAOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[2] <= DATAOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[3] <= DATAOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[4] <= DATAOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[5] <= DATAOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[6] <= DATAOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[7] <= DATAOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[8] <= DATAOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[9] <= DATAOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[10] <= DATAOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[11] <= DATAOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[12] <= DATAOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[13] <= DATAOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[14] <= DATAOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATAOUT[15] <= DATAOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IN_REQ <= IN_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_VALID <= OUT_VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
DM[0] => DM[0].IN1
DM[1] => DM[1].IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= PLL1:sdram_pll1.c2


|DE1_USB_API|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DE1_USB_API|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_USB_API|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|Multi_Sdram:u3|Sdram_Controller:u1|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
CLK => DIN2[0].CLK
CLK => DIN2[1].CLK
CLK => DIN2[2].CLK
CLK => DIN2[3].CLK
CLK => DIN2[4].CLK
CLK => DIN2[5].CLK
CLK => DIN2[6].CLK
CLK => DIN2[7].CLK
CLK => DIN2[8].CLK
CLK => DIN2[9].CLK
CLK => DIN2[10].CLK
CLK => DIN2[11].CLK
CLK => DIN2[12].CLK
CLK => DIN2[13].CLK
CLK => DIN2[14].CLK
CLK => DIN2[15].CLK
CLK => DIN1[0].CLK
CLK => DIN1[1].CLK
CLK => DIN1[2].CLK
CLK => DIN1[3].CLK
CLK => DIN1[4].CLK
CLK => DIN1[5].CLK
CLK => DIN1[6].CLK
CLK => DIN1[7].CLK
CLK => DIN1[8].CLK
CLK => DIN1[9].CLK
CLK => DIN1[10].CLK
CLK => DIN1[11].CLK
CLK => DIN1[12].CLK
CLK => DIN1[13].CLK
CLK => DIN1[14].CLK
CLK => DIN1[15].CLK
RESET_N => DIN2[0].ACLR
RESET_N => DIN2[1].ACLR
RESET_N => DIN2[2].ACLR
RESET_N => DIN2[3].ACLR
RESET_N => DIN2[4].ACLR
RESET_N => DIN2[5].ACLR
RESET_N => DIN2[6].ACLR
RESET_N => DIN2[7].ACLR
RESET_N => DIN2[8].ACLR
RESET_N => DIN2[9].ACLR
RESET_N => DIN2[10].ACLR
RESET_N => DIN2[11].ACLR
RESET_N => DIN2[12].ACLR
RESET_N => DIN2[13].ACLR
RESET_N => DIN2[14].ACLR
RESET_N => DIN2[15].ACLR
RESET_N => DIN1[0].ACLR
RESET_N => DIN1[1].ACLR
RESET_N => DIN1[2].ACLR
RESET_N => DIN1[3].ACLR
RESET_N => DIN1[4].ACLR
RESET_N => DIN1[5].ACLR
RESET_N => DIN1[6].ACLR
RESET_N => DIN1[7].ACLR
RESET_N => DIN1[8].ACLR
RESET_N => DIN1[9].ACLR
RESET_N => DIN1[10].ACLR
RESET_N => DIN1[11].ACLR
RESET_N => DIN1[12].ACLR
RESET_N => DIN1[13].ACLR
RESET_N => DIN1[14].ACLR
RESET_N => DIN1[15].ACLR
RESET_N => DQM[0]~reg0.ENA
RESET_N => DQM[1]~reg0.ENA
DATAIN[0] => DIN1[0].DATAIN
DATAIN[1] => DIN1[1].DATAIN
DATAIN[2] => DIN1[2].DATAIN
DATAIN[3] => DIN1[3].DATAIN
DATAIN[4] => DIN1[4].DATAIN
DATAIN[5] => DIN1[5].DATAIN
DATAIN[6] => DIN1[6].DATAIN
DATAIN[7] => DIN1[7].DATAIN
DATAIN[8] => DIN1[8].DATAIN
DATAIN[9] => DIN1[9].DATAIN
DATAIN[10] => DIN1[10].DATAIN
DATAIN[11] => DIN1[11].DATAIN
DATAIN[12] => DIN1[12].DATAIN
DATAIN[13] => DIN1[13].DATAIN
DATAIN[14] => DIN1[14].DATAIN
DATAIN[15] => DIN1[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DIN2[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DIN2[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DIN2[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DIN2[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DIN2[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DIN2[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DIN2[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DIN2[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DIN2[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DIN2[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DIN2[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DIN2[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DIN2[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DIN2[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DIN2[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DIN2[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|ps2_keyboard:u4
clk => rx_ascii[0]~reg0.CLK
clk => rx_ascii[1]~reg0.CLK
clk => rx_ascii[2]~reg0.CLK
clk => rx_ascii[3]~reg0.CLK
clk => rx_ascii[4]~reg0.CLK
clk => rx_ascii[5]~reg0.CLK
clk => rx_ascii[6]~reg0.CLK
clk => rx_ascii[7]~reg0.CLK
clk => rx_scan_code[0]~reg0.CLK
clk => rx_scan_code[1]~reg0.CLK
clk => rx_scan_code[2]~reg0.CLK
clk => rx_scan_code[3]~reg0.CLK
clk => rx_scan_code[4]~reg0.CLK
clk => rx_scan_code[5]~reg0.CLK
clk => rx_scan_code[6]~reg0.CLK
clk => rx_scan_code[7]~reg0.CLK
clk => rx_released~reg0.CLK
clk => rx_extended~reg0.CLK
clk => right_shift_key.CLK
clk => left_shift_key.CLK
clk => hold_released.CLK
clk => hold_extended.CLK
clk => timer_5usec_count[0].CLK
clk => timer_5usec_count[1].CLK
clk => timer_5usec_count[2].CLK
clk => timer_5usec_count[3].CLK
clk => timer_5usec_count[4].CLK
clk => timer_5usec_count[5].CLK
clk => timer_5usec_count[6].CLK
clk => timer_5usec_count[7].CLK
clk => timer_60usec_count[0].CLK
clk => timer_60usec_count[1].CLK
clk => timer_60usec_count[2].CLK
clk => timer_60usec_count[3].CLK
clk => timer_60usec_count[4].CLK
clk => timer_60usec_count[5].CLK
clk => timer_60usec_count[6].CLK
clk => timer_60usec_count[7].CLK
clk => timer_60usec_count[8].CLK
clk => timer_60usec_count[9].CLK
clk => timer_60usec_count[10].CLK
clk => timer_60usec_count[11].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => m2_state.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
clk => m1_state~1.DATAIN
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m2_state.OUTPUTSELECT
reset => always5.IN1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => always9.IN1
reset => left_shift_key.OUTPUTSELECT
reset => right_shift_key.OUTPUTSELECT
reset => rx_extended.OUTPUTSELECT
reset => rx_released.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
ps2_clk_en_o_ <= ps2_clk_en_o_.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_en_o_ <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
ps2_clk_i => ps2_clk_s.DATAIN
ps2_data_i => ps2_data_s.DATAIN
rx_extended <= rx_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_released <= rx_released~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_shift_key_on <= rx_shift_key_on.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[0] <= rx_scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[1] <= rx_scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[2] <= rx_scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[3] <= rx_scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[4] <= rx_scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[5] <= rx_scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[6] <= rx_scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[7] <= rx_scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[0] <= rx_ascii[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[1] <= rx_ascii[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[2] <= rx_ascii[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[3] <= rx_ascii[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[4] <= rx_ascii[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[5] <= rx_ascii[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[6] <= rx_ascii[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[7] <= rx_ascii[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rx_read => m2_next_state.DATAB
tx_data[0] => WideXnor0.IN0
tx_data[0] => q.DATAB
tx_data[1] => WideXnor0.IN1
tx_data[1] => q.DATAB
tx_data[2] => WideXnor0.IN2
tx_data[2] => q.DATAB
tx_data[3] => WideXnor0.IN3
tx_data[3] => q.DATAB
tx_data[4] => WideXnor0.IN4
tx_data[4] => q.DATAB
tx_data[5] => WideXnor0.IN5
tx_data[5] => q.DATAB
tx_data[6] => WideXnor0.IN6
tx_data[6] => q.DATAB
tx_data[7] => WideXnor0.IN7
tx_data[7] => q.DATAB
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.OUTPUTSELECT
tx_write => tx_write_ack_o.IN0
tx_write => tx_write_ack_o.IN0
tx_write => Selector10.IN2
tx_write_ack_o <= tx_write_ack_o.DB_MAX_OUTPUT_PORT_TYPE
tx_error_no_keyboard_ack <= tx_error_no_keyboard_ack.DB_MAX_OUTPUT_PORT_TYPE
translate => released.IN1


|DE1_USB_API|CMD_Decode:u5
iRXD_DATA[0] => CMD_Tmp[0].DATAIN
iRXD_DATA[1] => CMD_Tmp[1].DATAIN
iRXD_DATA[2] => CMD_Tmp[2].DATAIN
iRXD_DATA[3] => CMD_Tmp[3].DATAIN
iRXD_DATA[4] => CMD_Tmp[4].DATAIN
iRXD_DATA[5] => CMD_Tmp[5].DATAIN
iRXD_DATA[6] => CMD_Tmp[6].DATAIN
iRXD_DATA[7] => CMD_Tmp[7].DATAIN
oTXD_DATA[0] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[1] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[2] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[3] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[4] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[5] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[6] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[7] <= oTXD_DATA.DB_MAX_OUTPUT_PORT_TYPE
iRXD_Ready => always0.IN1
iRXD_Ready => always1.IN1
iRXD_Ready => always2.IN1
iRXD_Ready => always3.IN1
iRXD_Ready => always5.IN1
iRXD_Ready => always6.IN1
iRXD_Ready => always7.IN1
iRXD_Ready => always9.IN1
iRXD_Ready => always10.IN1
iRXD_Ready => always11.IN1
iRXD_Ready => CMD_Tmp[63].ENA
iRXD_Ready => CMD_Tmp[62].ENA
iRXD_Ready => CMD_Tmp[61].ENA
iRXD_Ready => CMD_Tmp[60].ENA
iRXD_Ready => CMD_Tmp[59].ENA
iRXD_Ready => CMD_Tmp[58].ENA
iRXD_Ready => CMD_Tmp[57].ENA
iRXD_Ready => CMD_Tmp[56].ENA
iRXD_Ready => CMD_Tmp[55].ENA
iRXD_Ready => CMD_Tmp[54].ENA
iRXD_Ready => CMD_Tmp[53].ENA
iRXD_Ready => CMD_Tmp[52].ENA
iRXD_Ready => CMD_Tmp[51].ENA
iRXD_Ready => CMD_Tmp[50].ENA
iRXD_Ready => CMD_Tmp[49].ENA
iRXD_Ready => CMD_Tmp[48].ENA
iRXD_Ready => CMD_Tmp[47].ENA
iRXD_Ready => CMD_Tmp[46].ENA
iRXD_Ready => CMD_Tmp[45].ENA
iRXD_Ready => CMD_Tmp[44].ENA
iRXD_Ready => CMD_Tmp[43].ENA
iRXD_Ready => CMD_Tmp[42].ENA
iRXD_Ready => CMD_Tmp[41].ENA
iRXD_Ready => CMD_Tmp[40].ENA
iRXD_Ready => CMD_Tmp[39].ENA
iRXD_Ready => CMD_Tmp[38].ENA
iRXD_Ready => CMD_Tmp[37].ENA
iRXD_Ready => CMD_Tmp[36].ENA
iRXD_Ready => CMD_Tmp[35].ENA
iRXD_Ready => CMD_Tmp[34].ENA
iRXD_Ready => CMD_Tmp[33].ENA
iRXD_Ready => CMD_Tmp[32].ENA
iRXD_Ready => CMD_Tmp[31].ENA
iRXD_Ready => CMD_Tmp[30].ENA
iRXD_Ready => CMD_Tmp[29].ENA
iRXD_Ready => CMD_Tmp[28].ENA
iRXD_Ready => CMD_Tmp[27].ENA
iRXD_Ready => CMD_Tmp[26].ENA
iRXD_Ready => CMD_Tmp[25].ENA
iRXD_Ready => CMD_Tmp[24].ENA
iRXD_Ready => CMD_Tmp[23].ENA
iRXD_Ready => CMD_Tmp[22].ENA
iRXD_Ready => CMD_Tmp[21].ENA
iRXD_Ready => CMD_Tmp[20].ENA
iRXD_Ready => CMD_Tmp[19].ENA
iRXD_Ready => CMD_Tmp[18].ENA
iRXD_Ready => CMD_Tmp[17].ENA
iRXD_Ready => CMD_Tmp[16].ENA
iRXD_Ready => CMD_Tmp[15].ENA
iRXD_Ready => CMD_Tmp[14].ENA
iRXD_Ready => CMD_Tmp[13].ENA
iRXD_Ready => CMD_Tmp[12].ENA
iRXD_Ready => CMD_Tmp[11].ENA
iRXD_Ready => CMD_Tmp[10].ENA
iRXD_Ready => CMD_Tmp[9].ENA
iRXD_Ready => CMD_Tmp[8].ENA
iRXD_Ready => CMD_Tmp[7].ENA
iRXD_Ready => CMD_Tmp[6].ENA
iRXD_Ready => CMD_Tmp[5].ENA
iRXD_Ready => CMD_Tmp[4].ENA
iRXD_Ready => CMD_Tmp[3].ENA
iRXD_Ready => CMD_Tmp[2].ENA
iRXD_Ready => CMD_Tmp[1].ENA
iRXD_Ready => CMD_Tmp[0].ENA
iTXD_Done => oFL_TXD_Start.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => mFL_ST.OUTPUTSELECT
iTXD_Done => f_FLASH.OUTPUTSELECT
iTXD_Done => oPS2_TXD_Start.OUTPUTSELECT
iTXD_Done => mPS2_ST.OUTPUTSELECT
iTXD_Done => mPS2_ST.OUTPUTSELECT
iTXD_Done => f_PS2.OUTPUTSELECT
iTXD_Done => oSDR_TXD_Start.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_Start.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => mSDR_ST.OUTPUTSELECT
iTXD_Done => f_SDRAM.OUTPUTSELECT
iTXD_Done => oSR_TXD_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => f_SRAM.OUTPUTSELECT
oTXD_Start <= oTXD_Start.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[0] <= oLED_RED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[1] <= oLED_RED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[2] <= oLED_RED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[3] <= oLED_RED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[4] <= oLED_RED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[5] <= oLED_RED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[6] <= oLED_RED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[7] <= oLED_RED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[8] <= oLED_RED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[9] <= oLED_RED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[10] <= oLED_RED[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[11] <= oLED_RED[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[12] <= oLED_RED[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[13] <= oLED_RED[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[14] <= oLED_RED[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[15] <= oLED_RED[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[16] <= oLED_RED[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_RED[17] <= oLED_RED[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[0] <= oLED_GREEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[1] <= oLED_GREEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[2] <= oLED_GREEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[3] <= oLED_GREEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[4] <= oLED_GREEN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[5] <= oLED_GREEN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[6] <= oLED_GREEN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[7] <= oLED_GREEN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED_GREEN[8] <= oLED_GREEN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[0] <= oSEG7_DIG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[1] <= oSEG7_DIG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[2] <= oSEG7_DIG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[3] <= oSEG7_DIG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[4] <= oSEG7_DIG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[5] <= oSEG7_DIG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[6] <= oSEG7_DIG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[7] <= oSEG7_DIG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[8] <= oSEG7_DIG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[9] <= oSEG7_DIG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[10] <= oSEG7_DIG[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[11] <= oSEG7_DIG[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[12] <= oSEG7_DIG[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[13] <= oSEG7_DIG[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[14] <= oSEG7_DIG[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[15] <= oSEG7_DIG[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[16] <= oSEG7_DIG[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[17] <= oSEG7_DIG[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[18] <= oSEG7_DIG[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[19] <= oSEG7_DIG[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[20] <= oSEG7_DIG[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[21] <= oSEG7_DIG[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[22] <= oSEG7_DIG[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[23] <= oSEG7_DIG[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[24] <= oSEG7_DIG[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[25] <= oSEG7_DIG[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[26] <= oSEG7_DIG[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[27] <= oSEG7_DIG[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[28] <= oSEG7_DIG[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[29] <= oSEG7_DIG[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[30] <= oSEG7_DIG[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEG7_DIG[31] <= oSEG7_DIG[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oOSD_CUR_EN[0] <= oOSD_CUR_EN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oOSD_CUR_EN[1] <= oOSD_CUR_EN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[0] <= oCursor_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[1] <= oCursor_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[2] <= oCursor_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[3] <= oCursor_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[4] <= oCursor_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[5] <= oCursor_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[6] <= oCursor_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[7] <= oCursor_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[8] <= oCursor_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_X[9] <= oCursor_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[0] <= oCursor_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[1] <= oCursor_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[2] <= oCursor_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[3] <= oCursor_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[4] <= oCursor_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[5] <= oCursor_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[6] <= oCursor_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[7] <= oCursor_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[8] <= oCursor_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_Y[9] <= oCursor_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[0] <= oCursor_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[1] <= oCursor_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[2] <= oCursor_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[3] <= oCursor_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[4] <= oCursor_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[5] <= oCursor_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[6] <= oCursor_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[7] <= oCursor_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[8] <= oCursor_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_R[9] <= oCursor_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[0] <= oCursor_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[1] <= oCursor_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[2] <= oCursor_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[3] <= oCursor_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[4] <= oCursor_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[5] <= oCursor_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[6] <= oCursor_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[7] <= oCursor_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[8] <= oCursor_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_G[9] <= oCursor_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[0] <= oCursor_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[1] <= oCursor_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[2] <= oCursor_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[3] <= oCursor_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[4] <= oCursor_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[5] <= oCursor_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[6] <= oCursor_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[7] <= oCursor_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[8] <= oCursor_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCursor_B[9] <= oCursor_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[0] <= oFL_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[1] <= oFL_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[2] <= oFL_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[3] <= oFL_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[4] <= oFL_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[5] <= oFL_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[6] <= oFL_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_DATA[7] <= oFL_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iFL_DATA[0] => oFL_TXD_DATA.DATAB
iFL_DATA[1] => oFL_TXD_DATA.DATAB
iFL_DATA[2] => oFL_TXD_DATA.DATAB
iFL_DATA[3] => oFL_TXD_DATA.DATAB
iFL_DATA[4] => oFL_TXD_DATA.DATAB
iFL_DATA[5] => oFL_TXD_DATA.DATAB
iFL_DATA[6] => oFL_TXD_DATA.DATAB
iFL_DATA[7] => oFL_TXD_DATA.DATAB
oFL_ADDR[0] <= oFL_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[1] <= oFL_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[2] <= oFL_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[3] <= oFL_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[4] <= oFL_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[5] <= oFL_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[6] <= oFL_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[7] <= oFL_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[8] <= oFL_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[9] <= oFL_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[10] <= oFL_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[11] <= oFL_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[12] <= oFL_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[13] <= oFL_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[14] <= oFL_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[15] <= oFL_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[16] <= oFL_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[17] <= oFL_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[18] <= oFL_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[19] <= oFL_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[20] <= oFL_ADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_ADDR[21] <= oFL_ADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => oFL_Start.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => mFL_ST.OUTPUTSELECT
iFL_Ready => f_FLASH.OUTPUTSELECT
oFL_Start <= oFL_Start~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[0] <= oFL_CMD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[1] <= oFL_CMD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_CMD[2] <= oFL_CMD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[0] <= oSDR_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[1] <= oSDR_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[2] <= oSDR_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[3] <= oSDR_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[4] <= oSDR_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[5] <= oSDR_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[6] <= oSDR_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[7] <= oSDR_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[8] <= oSDR_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[9] <= oSDR_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[10] <= oSDR_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[11] <= oSDR_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[12] <= oSDR_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[13] <= oSDR_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[14] <= oSDR_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_DATA[15] <= oSDR_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSDR_DATA[0] => Selector29.IN2
iSDR_DATA[1] => Selector28.IN2
iSDR_DATA[2] => Selector27.IN2
iSDR_DATA[3] => Selector26.IN2
iSDR_DATA[4] => Selector25.IN2
iSDR_DATA[5] => Selector24.IN2
iSDR_DATA[6] => Selector23.IN2
iSDR_DATA[7] => Selector22.IN2
iSDR_DATA[8] => Selector29.IN1
iSDR_DATA[9] => Selector28.IN1
iSDR_DATA[10] => Selector27.IN1
iSDR_DATA[11] => Selector26.IN1
iSDR_DATA[12] => Selector25.IN1
iSDR_DATA[13] => Selector24.IN1
iSDR_DATA[14] => Selector23.IN1
iSDR_DATA[15] => Selector22.IN1
oSDR_ADDR[0] <= oSDR_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[1] <= oSDR_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[2] <= oSDR_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[3] <= oSDR_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[4] <= oSDR_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[5] <= oSDR_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[6] <= oSDR_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[7] <= oSDR_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[8] <= oSDR_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[9] <= oSDR_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[10] <= oSDR_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[11] <= oSDR_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[12] <= oSDR_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[13] <= oSDR_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[14] <= oSDR_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[15] <= oSDR_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[16] <= oSDR_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[17] <= oSDR_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[18] <= oSDR_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[19] <= oSDR_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[20] <= oSDR_ADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_ADDR[21] <= oSDR_ADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => mSDR_ST.OUTPUTSELECT
iSDR_Done => f_SDRAM.OUTPUTSELECT
iSDR_Done => mSDR_Start.OUTPUTSELECT
oSDR_WR <= oSDR_WR.DB_MAX_OUTPUT_PORT_TYPE
oSDR_RD <= oSDR_RD.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[0] <= oSR_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[1] <= oSR_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[2] <= oSR_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[3] <= oSR_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[4] <= oSR_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[5] <= oSR_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[6] <= oSR_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[7] <= oSR_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[8] <= oSR_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[9] <= oSR_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[10] <= oSR_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[11] <= oSR_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[12] <= oSR_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[13] <= oSR_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[14] <= oSR_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[15] <= oSR_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSR_DATA[0] => Selector46.IN2
iSR_DATA[1] => Selector45.IN2
iSR_DATA[2] => Selector44.IN2
iSR_DATA[3] => Selector43.IN2
iSR_DATA[4] => Selector42.IN2
iSR_DATA[5] => Selector41.IN2
iSR_DATA[6] => Selector40.IN2
iSR_DATA[7] => Selector39.IN2
iSR_DATA[8] => Selector46.IN1
iSR_DATA[9] => Selector45.IN1
iSR_DATA[10] => Selector44.IN1
iSR_DATA[11] => Selector43.IN1
iSR_DATA[12] => Selector42.IN1
iSR_DATA[13] => Selector41.IN1
iSR_DATA[14] => Selector40.IN1
iSR_DATA[15] => Selector39.IN1
oSR_ADDR[0] <= oSR_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[1] <= oSR_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[2] <= oSR_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[3] <= oSR_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[4] <= oSR_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[5] <= oSR_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[6] <= oSR_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[7] <= oSR_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[8] <= oSR_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[9] <= oSR_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[10] <= oSR_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[11] <= oSR_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[12] <= oSR_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[13] <= oSR_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[14] <= oSR_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[15] <= oSR_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[16] <= oSR_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[17] <= oSR_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_WE_N <= oSR_WE_N.DB_MAX_OUTPUT_PORT_TYPE
oSR_OE_N <= oSR_OE_N.DB_MAX_OUTPUT_PORT_TYPE
iPS2_ScanCode[0] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[0] => Equal18.IN7
iPS2_ScanCode[1] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[1] => Equal18.IN3
iPS2_ScanCode[2] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[2] => Equal18.IN2
iPS2_ScanCode[3] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[3] => Equal18.IN1
iPS2_ScanCode[4] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[4] => Equal18.IN6
iPS2_ScanCode[5] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[5] => Equal18.IN0
iPS2_ScanCode[6] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[6] => Equal18.IN5
iPS2_ScanCode[7] => oPS2_TXD_DATA.DATAB
iPS2_ScanCode[7] => Equal18.IN4
iPS2_Ready => always8.IN1
oSDR_Select[0] <= oSDR_Select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSDR_Select[1] <= oSDR_Select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_Select[0] <= oFL_Select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFL_Select[1] <= oFL_Select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_Select[0] <= oSR_Select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_Select[1] <= oSR_Select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => f_VGA.CLK
iCLK => oOSD_CUR_EN[0]~reg0.CLK
iCLK => oOSD_CUR_EN[1]~reg0.CLK
iCLK => oCursor_B[0]~reg0.CLK
iCLK => oCursor_B[1]~reg0.CLK
iCLK => oCursor_B[2]~reg0.CLK
iCLK => oCursor_B[3]~reg0.CLK
iCLK => oCursor_B[4]~reg0.CLK
iCLK => oCursor_B[5]~reg0.CLK
iCLK => oCursor_B[6]~reg0.CLK
iCLK => oCursor_B[7]~reg0.CLK
iCLK => oCursor_B[8]~reg0.CLK
iCLK => oCursor_B[9]~reg0.CLK
iCLK => oCursor_G[0]~reg0.CLK
iCLK => oCursor_G[1]~reg0.CLK
iCLK => oCursor_G[2]~reg0.CLK
iCLK => oCursor_G[3]~reg0.CLK
iCLK => oCursor_G[4]~reg0.CLK
iCLK => oCursor_G[5]~reg0.CLK
iCLK => oCursor_G[6]~reg0.CLK
iCLK => oCursor_G[7]~reg0.CLK
iCLK => oCursor_G[8]~reg0.CLK
iCLK => oCursor_G[9]~reg0.CLK
iCLK => oCursor_R[0]~reg0.CLK
iCLK => oCursor_R[1]~reg0.CLK
iCLK => oCursor_R[2]~reg0.CLK
iCLK => oCursor_R[3]~reg0.CLK
iCLK => oCursor_R[4]~reg0.CLK
iCLK => oCursor_R[5]~reg0.CLK
iCLK => oCursor_R[6]~reg0.CLK
iCLK => oCursor_R[7]~reg0.CLK
iCLK => oCursor_R[8]~reg0.CLK
iCLK => oCursor_R[9]~reg0.CLK
iCLK => oCursor_Y[0]~reg0.CLK
iCLK => oCursor_Y[1]~reg0.CLK
iCLK => oCursor_Y[2]~reg0.CLK
iCLK => oCursor_Y[3]~reg0.CLK
iCLK => oCursor_Y[4]~reg0.CLK
iCLK => oCursor_Y[5]~reg0.CLK
iCLK => oCursor_Y[6]~reg0.CLK
iCLK => oCursor_Y[7]~reg0.CLK
iCLK => oCursor_Y[8]~reg0.CLK
iCLK => oCursor_Y[9]~reg0.CLK
iCLK => oCursor_X[0]~reg0.CLK
iCLK => oCursor_X[1]~reg0.CLK
iCLK => oCursor_X[2]~reg0.CLK
iCLK => oCursor_X[3]~reg0.CLK
iCLK => oCursor_X[4]~reg0.CLK
iCLK => oCursor_X[5]~reg0.CLK
iCLK => oCursor_X[6]~reg0.CLK
iCLK => oCursor_X[7]~reg0.CLK
iCLK => oCursor_X[8]~reg0.CLK
iCLK => oCursor_X[9]~reg0.CLK
iCLK => oSR_TXD_DATA[0].CLK
iCLK => oSR_TXD_DATA[1].CLK
iCLK => oSR_TXD_DATA[2].CLK
iCLK => oSR_TXD_DATA[3].CLK
iCLK => oSR_TXD_DATA[4].CLK
iCLK => oSR_TXD_DATA[5].CLK
iCLK => oSR_TXD_DATA[6].CLK
iCLK => oSR_TXD_DATA[7].CLK
iCLK => oSR_DATA[0]~reg0.CLK
iCLK => oSR_DATA[1]~reg0.CLK
iCLK => oSR_DATA[2]~reg0.CLK
iCLK => oSR_DATA[3]~reg0.CLK
iCLK => oSR_DATA[4]~reg0.CLK
iCLK => oSR_DATA[5]~reg0.CLK
iCLK => oSR_DATA[6]~reg0.CLK
iCLK => oSR_DATA[7]~reg0.CLK
iCLK => oSR_DATA[8]~reg0.CLK
iCLK => oSR_DATA[9]~reg0.CLK
iCLK => oSR_DATA[10]~reg0.CLK
iCLK => oSR_DATA[11]~reg0.CLK
iCLK => oSR_DATA[12]~reg0.CLK
iCLK => oSR_DATA[13]~reg0.CLK
iCLK => oSR_DATA[14]~reg0.CLK
iCLK => oSR_DATA[15]~reg0.CLK
iCLK => oSR_ADDR[0]~reg0.CLK
iCLK => oSR_ADDR[1]~reg0.CLK
iCLK => oSR_ADDR[2]~reg0.CLK
iCLK => oSR_ADDR[3]~reg0.CLK
iCLK => oSR_ADDR[4]~reg0.CLK
iCLK => oSR_ADDR[5]~reg0.CLK
iCLK => oSR_ADDR[6]~reg0.CLK
iCLK => oSR_ADDR[7]~reg0.CLK
iCLK => oSR_ADDR[8]~reg0.CLK
iCLK => oSR_ADDR[9]~reg0.CLK
iCLK => oSR_ADDR[10]~reg0.CLK
iCLK => oSR_ADDR[11]~reg0.CLK
iCLK => oSR_ADDR[12]~reg0.CLK
iCLK => oSR_ADDR[13]~reg0.CLK
iCLK => oSR_ADDR[14]~reg0.CLK
iCLK => oSR_ADDR[15]~reg0.CLK
iCLK => oSR_ADDR[16]~reg0.CLK
iCLK => oSR_ADDR[17]~reg0.CLK
iCLK => f_SRAM.CLK
iCLK => mSR_Start.CLK
iCLK => mSR_WRn.CLK
iCLK => oSR_TXD_Start.CLK
iCLK => oSDR_TXD_DATA[0].CLK
iCLK => oSDR_TXD_DATA[1].CLK
iCLK => oSDR_TXD_DATA[2].CLK
iCLK => oSDR_TXD_DATA[3].CLK
iCLK => oSDR_TXD_DATA[4].CLK
iCLK => oSDR_TXD_DATA[5].CLK
iCLK => oSDR_TXD_DATA[6].CLK
iCLK => oSDR_TXD_DATA[7].CLK
iCLK => oSDR_DATA[0]~reg0.CLK
iCLK => oSDR_DATA[1]~reg0.CLK
iCLK => oSDR_DATA[2]~reg0.CLK
iCLK => oSDR_DATA[3]~reg0.CLK
iCLK => oSDR_DATA[4]~reg0.CLK
iCLK => oSDR_DATA[5]~reg0.CLK
iCLK => oSDR_DATA[6]~reg0.CLK
iCLK => oSDR_DATA[7]~reg0.CLK
iCLK => oSDR_DATA[8]~reg0.CLK
iCLK => oSDR_DATA[9]~reg0.CLK
iCLK => oSDR_DATA[10]~reg0.CLK
iCLK => oSDR_DATA[11]~reg0.CLK
iCLK => oSDR_DATA[12]~reg0.CLK
iCLK => oSDR_DATA[13]~reg0.CLK
iCLK => oSDR_DATA[14]~reg0.CLK
iCLK => oSDR_DATA[15]~reg0.CLK
iCLK => oSDR_ADDR[0]~reg0.CLK
iCLK => oSDR_ADDR[1]~reg0.CLK
iCLK => oSDR_ADDR[2]~reg0.CLK
iCLK => oSDR_ADDR[3]~reg0.CLK
iCLK => oSDR_ADDR[4]~reg0.CLK
iCLK => oSDR_ADDR[5]~reg0.CLK
iCLK => oSDR_ADDR[6]~reg0.CLK
iCLK => oSDR_ADDR[7]~reg0.CLK
iCLK => oSDR_ADDR[8]~reg0.CLK
iCLK => oSDR_ADDR[9]~reg0.CLK
iCLK => oSDR_ADDR[10]~reg0.CLK
iCLK => oSDR_ADDR[11]~reg0.CLK
iCLK => oSDR_ADDR[12]~reg0.CLK
iCLK => oSDR_ADDR[13]~reg0.CLK
iCLK => oSDR_ADDR[14]~reg0.CLK
iCLK => oSDR_ADDR[15]~reg0.CLK
iCLK => oSDR_ADDR[16]~reg0.CLK
iCLK => oSDR_ADDR[17]~reg0.CLK
iCLK => oSDR_ADDR[18]~reg0.CLK
iCLK => oSDR_ADDR[19]~reg0.CLK
iCLK => oSDR_ADDR[20]~reg0.CLK
iCLK => oSDR_ADDR[21]~reg0.CLK
iCLK => f_SDRAM.CLK
iCLK => mSDR_Start.CLK
iCLK => mSDR_WRn.CLK
iCLK => oSDR_TXD_Start.CLK
iCLK => oPS2_TXD_DATA[0].CLK
iCLK => oPS2_TXD_DATA[1].CLK
iCLK => oPS2_TXD_DATA[2].CLK
iCLK => oPS2_TXD_DATA[3].CLK
iCLK => oPS2_TXD_DATA[4].CLK
iCLK => oPS2_TXD_DATA[5].CLK
iCLK => oPS2_TXD_DATA[6].CLK
iCLK => oPS2_TXD_DATA[7].CLK
iCLK => f_PS2.CLK
iCLK => oPS2_TXD_Start.CLK
iCLK => oFL_TXD_DATA[0].CLK
iCLK => oFL_TXD_DATA[1].CLK
iCLK => oFL_TXD_DATA[2].CLK
iCLK => oFL_TXD_DATA[3].CLK
iCLK => oFL_TXD_DATA[4].CLK
iCLK => oFL_TXD_DATA[5].CLK
iCLK => oFL_TXD_DATA[6].CLK
iCLK => oFL_TXD_DATA[7].CLK
iCLK => oFL_DATA[0]~reg0.CLK
iCLK => oFL_DATA[1]~reg0.CLK
iCLK => oFL_DATA[2]~reg0.CLK
iCLK => oFL_DATA[3]~reg0.CLK
iCLK => oFL_DATA[4]~reg0.CLK
iCLK => oFL_DATA[5]~reg0.CLK
iCLK => oFL_DATA[6]~reg0.CLK
iCLK => oFL_DATA[7]~reg0.CLK
iCLK => oFL_ADDR[0]~reg0.CLK
iCLK => oFL_ADDR[1]~reg0.CLK
iCLK => oFL_ADDR[2]~reg0.CLK
iCLK => oFL_ADDR[3]~reg0.CLK
iCLK => oFL_ADDR[4]~reg0.CLK
iCLK => oFL_ADDR[5]~reg0.CLK
iCLK => oFL_ADDR[6]~reg0.CLK
iCLK => oFL_ADDR[7]~reg0.CLK
iCLK => oFL_ADDR[8]~reg0.CLK
iCLK => oFL_ADDR[9]~reg0.CLK
iCLK => oFL_ADDR[10]~reg0.CLK
iCLK => oFL_ADDR[11]~reg0.CLK
iCLK => oFL_ADDR[12]~reg0.CLK
iCLK => oFL_ADDR[13]~reg0.CLK
iCLK => oFL_ADDR[14]~reg0.CLK
iCLK => oFL_ADDR[15]~reg0.CLK
iCLK => oFL_ADDR[16]~reg0.CLK
iCLK => oFL_ADDR[17]~reg0.CLK
iCLK => oFL_ADDR[18]~reg0.CLK
iCLK => oFL_ADDR[19]~reg0.CLK
iCLK => oFL_ADDR[20]~reg0.CLK
iCLK => oFL_ADDR[21]~reg0.CLK
iCLK => oFL_CMD[0]~reg0.CLK
iCLK => oFL_CMD[1]~reg0.CLK
iCLK => oFL_CMD[2]~reg0.CLK
iCLK => f_FLASH.CLK
iCLK => oFL_Start~reg0.CLK
iCLK => oFL_TXD_Start.CLK
iCLK => f_SEG7.CLK
iCLK => oSEG7_DIG[0]~reg0.CLK
iCLK => oSEG7_DIG[1]~reg0.CLK
iCLK => oSEG7_DIG[2]~reg0.CLK
iCLK => oSEG7_DIG[3]~reg0.CLK
iCLK => oSEG7_DIG[4]~reg0.CLK
iCLK => oSEG7_DIG[5]~reg0.CLK
iCLK => oSEG7_DIG[6]~reg0.CLK
iCLK => oSEG7_DIG[7]~reg0.CLK
iCLK => oSEG7_DIG[8]~reg0.CLK
iCLK => oSEG7_DIG[9]~reg0.CLK
iCLK => oSEG7_DIG[10]~reg0.CLK
iCLK => oSEG7_DIG[11]~reg0.CLK
iCLK => oSEG7_DIG[12]~reg0.CLK
iCLK => oSEG7_DIG[13]~reg0.CLK
iCLK => oSEG7_DIG[14]~reg0.CLK
iCLK => oSEG7_DIG[15]~reg0.CLK
iCLK => oSEG7_DIG[16]~reg0.CLK
iCLK => oSEG7_DIG[17]~reg0.CLK
iCLK => oSEG7_DIG[18]~reg0.CLK
iCLK => oSEG7_DIG[19]~reg0.CLK
iCLK => oSEG7_DIG[20]~reg0.CLK
iCLK => oSEG7_DIG[21]~reg0.CLK
iCLK => oSEG7_DIG[22]~reg0.CLK
iCLK => oSEG7_DIG[23]~reg0.CLK
iCLK => oSEG7_DIG[24]~reg0.CLK
iCLK => oSEG7_DIG[25]~reg0.CLK
iCLK => oSEG7_DIG[26]~reg0.CLK
iCLK => oSEG7_DIG[27]~reg0.CLK
iCLK => oSEG7_DIG[28]~reg0.CLK
iCLK => oSEG7_DIG[29]~reg0.CLK
iCLK => oSEG7_DIG[30]~reg0.CLK
iCLK => oSEG7_DIG[31]~reg0.CLK
iCLK => f_LED.CLK
iCLK => oLED_GREEN[0]~reg0.CLK
iCLK => oLED_GREEN[1]~reg0.CLK
iCLK => oLED_GREEN[2]~reg0.CLK
iCLK => oLED_GREEN[3]~reg0.CLK
iCLK => oLED_GREEN[4]~reg0.CLK
iCLK => oLED_GREEN[5]~reg0.CLK
iCLK => oLED_GREEN[6]~reg0.CLK
iCLK => oLED_GREEN[7]~reg0.CLK
iCLK => oLED_GREEN[8]~reg0.CLK
iCLK => oLED_RED[0]~reg0.CLK
iCLK => oLED_RED[1]~reg0.CLK
iCLK => oLED_RED[2]~reg0.CLK
iCLK => oLED_RED[3]~reg0.CLK
iCLK => oLED_RED[4]~reg0.CLK
iCLK => oLED_RED[5]~reg0.CLK
iCLK => oLED_RED[6]~reg0.CLK
iCLK => oLED_RED[7]~reg0.CLK
iCLK => oLED_RED[8]~reg0.CLK
iCLK => oLED_RED[9]~reg0.CLK
iCLK => oLED_RED[10]~reg0.CLK
iCLK => oLED_RED[11]~reg0.CLK
iCLK => oLED_RED[12]~reg0.CLK
iCLK => oLED_RED[13]~reg0.CLK
iCLK => oLED_RED[14]~reg0.CLK
iCLK => oLED_RED[15]~reg0.CLK
iCLK => oLED_RED[16]~reg0.CLK
iCLK => oLED_RED[17]~reg0.CLK
iCLK => CMD_Tmp[0].CLK
iCLK => CMD_Tmp[1].CLK
iCLK => CMD_Tmp[2].CLK
iCLK => CMD_Tmp[3].CLK
iCLK => CMD_Tmp[4].CLK
iCLK => CMD_Tmp[5].CLK
iCLK => CMD_Tmp[6].CLK
iCLK => CMD_Tmp[7].CLK
iCLK => CMD_Tmp[8].CLK
iCLK => CMD_Tmp[9].CLK
iCLK => CMD_Tmp[10].CLK
iCLK => CMD_Tmp[11].CLK
iCLK => CMD_Tmp[12].CLK
iCLK => CMD_Tmp[13].CLK
iCLK => CMD_Tmp[14].CLK
iCLK => CMD_Tmp[15].CLK
iCLK => CMD_Tmp[16].CLK
iCLK => CMD_Tmp[17].CLK
iCLK => CMD_Tmp[18].CLK
iCLK => CMD_Tmp[19].CLK
iCLK => CMD_Tmp[20].CLK
iCLK => CMD_Tmp[21].CLK
iCLK => CMD_Tmp[22].CLK
iCLK => CMD_Tmp[23].CLK
iCLK => CMD_Tmp[24].CLK
iCLK => CMD_Tmp[25].CLK
iCLK => CMD_Tmp[26].CLK
iCLK => CMD_Tmp[27].CLK
iCLK => CMD_Tmp[28].CLK
iCLK => CMD_Tmp[29].CLK
iCLK => CMD_Tmp[30].CLK
iCLK => CMD_Tmp[31].CLK
iCLK => CMD_Tmp[32].CLK
iCLK => CMD_Tmp[33].CLK
iCLK => CMD_Tmp[34].CLK
iCLK => CMD_Tmp[35].CLK
iCLK => CMD_Tmp[36].CLK
iCLK => CMD_Tmp[37].CLK
iCLK => CMD_Tmp[38].CLK
iCLK => CMD_Tmp[39].CLK
iCLK => CMD_Tmp[40].CLK
iCLK => CMD_Tmp[41].CLK
iCLK => CMD_Tmp[42].CLK
iCLK => CMD_Tmp[43].CLK
iCLK => CMD_Tmp[44].CLK
iCLK => CMD_Tmp[45].CLK
iCLK => CMD_Tmp[46].CLK
iCLK => CMD_Tmp[47].CLK
iCLK => CMD_Tmp[48].CLK
iCLK => CMD_Tmp[49].CLK
iCLK => CMD_Tmp[50].CLK
iCLK => CMD_Tmp[51].CLK
iCLK => CMD_Tmp[52].CLK
iCLK => CMD_Tmp[53].CLK
iCLK => CMD_Tmp[54].CLK
iCLK => CMD_Tmp[55].CLK
iCLK => CMD_Tmp[56].CLK
iCLK => CMD_Tmp[57].CLK
iCLK => CMD_Tmp[58].CLK
iCLK => CMD_Tmp[59].CLK
iCLK => CMD_Tmp[60].CLK
iCLK => CMD_Tmp[61].CLK
iCLK => CMD_Tmp[62].CLK
iCLK => CMD_Tmp[63].CLK
iCLK => f_SETUP.CLK
iCLK => sel_SR.CLK
iCLK => sel_SDR.CLK
iCLK => sel_FL.CLK
iCLK => f_SR_SEL.CLK
iCLK => oSR_Select[0]~reg0.CLK
iCLK => oSR_Select[1]~reg0.CLK
iCLK => f_FL_SEL.CLK
iCLK => oFL_Select[0]~reg0.CLK
iCLK => oFL_Select[1]~reg0.CLK
iCLK => f_SDR_SEL.CLK
iCLK => oSDR_Select[0]~reg0.CLK
iCLK => oSDR_Select[1]~reg0.CLK
iCLK => mSR_ST~7.DATAIN
iCLK => mSDR_ST~7.DATAIN
iCLK => mPS2_ST~3.DATAIN
iCLK => mFL_ST~9.DATAIN
iRST_n => f_SEG7.ACLR
iRST_n => oSEG7_DIG[0]~reg0.ACLR
iRST_n => oSEG7_DIG[1]~reg0.ACLR
iRST_n => oSEG7_DIG[2]~reg0.ACLR
iRST_n => oSEG7_DIG[3]~reg0.ACLR
iRST_n => oSEG7_DIG[4]~reg0.ACLR
iRST_n => oSEG7_DIG[5]~reg0.ACLR
iRST_n => oSEG7_DIG[6]~reg0.ACLR
iRST_n => oSEG7_DIG[7]~reg0.ACLR
iRST_n => oSEG7_DIG[8]~reg0.ACLR
iRST_n => oSEG7_DIG[9]~reg0.ACLR
iRST_n => oSEG7_DIG[10]~reg0.ACLR
iRST_n => oSEG7_DIG[11]~reg0.ACLR
iRST_n => oSEG7_DIG[12]~reg0.ACLR
iRST_n => oSEG7_DIG[13]~reg0.ACLR
iRST_n => oSEG7_DIG[14]~reg0.ACLR
iRST_n => oSEG7_DIG[15]~reg0.ACLR
iRST_n => oSEG7_DIG[16]~reg0.ACLR
iRST_n => oSEG7_DIG[17]~reg0.ACLR
iRST_n => oSEG7_DIG[18]~reg0.ACLR
iRST_n => oSEG7_DIG[19]~reg0.ACLR
iRST_n => oSEG7_DIG[20]~reg0.ACLR
iRST_n => oSEG7_DIG[21]~reg0.ACLR
iRST_n => oSEG7_DIG[22]~reg0.ACLR
iRST_n => oSEG7_DIG[23]~reg0.ACLR
iRST_n => oSEG7_DIG[24]~reg0.ACLR
iRST_n => oSEG7_DIG[25]~reg0.ACLR
iRST_n => oSEG7_DIG[26]~reg0.ACLR
iRST_n => oSEG7_DIG[27]~reg0.ACLR
iRST_n => oSEG7_DIG[28]~reg0.ACLR
iRST_n => oSEG7_DIG[29]~reg0.ACLR
iRST_n => oSEG7_DIG[30]~reg0.ACLR
iRST_n => oSEG7_DIG[31]~reg0.ACLR
iRST_n => f_LED.ACLR
iRST_n => oLED_GREEN[0]~reg0.ACLR
iRST_n => oLED_GREEN[1]~reg0.ACLR
iRST_n => oLED_GREEN[2]~reg0.ACLR
iRST_n => oLED_GREEN[3]~reg0.ACLR
iRST_n => oLED_GREEN[4]~reg0.ACLR
iRST_n => oLED_GREEN[5]~reg0.ACLR
iRST_n => oLED_GREEN[6]~reg0.ACLR
iRST_n => oLED_GREEN[7]~reg0.ACLR
iRST_n => oLED_GREEN[8]~reg0.ACLR
iRST_n => oLED_RED[0]~reg0.ACLR
iRST_n => oLED_RED[1]~reg0.ACLR
iRST_n => oLED_RED[2]~reg0.ACLR
iRST_n => oLED_RED[3]~reg0.ACLR
iRST_n => oLED_RED[4]~reg0.ACLR
iRST_n => oLED_RED[5]~reg0.ACLR
iRST_n => oLED_RED[6]~reg0.ACLR
iRST_n => oLED_RED[7]~reg0.ACLR
iRST_n => oLED_RED[8]~reg0.ACLR
iRST_n => oLED_RED[9]~reg0.ACLR
iRST_n => oLED_RED[10]~reg0.ACLR
iRST_n => oLED_RED[11]~reg0.ACLR
iRST_n => oLED_RED[12]~reg0.ACLR
iRST_n => oLED_RED[13]~reg0.ACLR
iRST_n => oLED_RED[14]~reg0.ACLR
iRST_n => oLED_RED[15]~reg0.ACLR
iRST_n => oLED_RED[16]~reg0.ACLR
iRST_n => oLED_RED[17]~reg0.ACLR
iRST_n => f_VGA.ACLR
iRST_n => oOSD_CUR_EN[0]~reg0.ACLR
iRST_n => oOSD_CUR_EN[1]~reg0.ACLR
iRST_n => oCursor_B[0]~reg0.ACLR
iRST_n => oCursor_B[1]~reg0.ACLR
iRST_n => oCursor_B[2]~reg0.ACLR
iRST_n => oCursor_B[3]~reg0.ACLR
iRST_n => oCursor_B[4]~reg0.ACLR
iRST_n => oCursor_B[5]~reg0.ACLR
iRST_n => oCursor_B[6]~reg0.ACLR
iRST_n => oCursor_B[7]~reg0.ACLR
iRST_n => oCursor_B[8]~reg0.ACLR
iRST_n => oCursor_B[9]~reg0.ACLR
iRST_n => oCursor_G[0]~reg0.ACLR
iRST_n => oCursor_G[1]~reg0.ACLR
iRST_n => oCursor_G[2]~reg0.ACLR
iRST_n => oCursor_G[3]~reg0.ACLR
iRST_n => oCursor_G[4]~reg0.ACLR
iRST_n => oCursor_G[5]~reg0.ACLR
iRST_n => oCursor_G[6]~reg0.ACLR
iRST_n => oCursor_G[7]~reg0.ACLR
iRST_n => oCursor_G[8]~reg0.ACLR
iRST_n => oCursor_G[9]~reg0.ACLR
iRST_n => oCursor_R[0]~reg0.ACLR
iRST_n => oCursor_R[1]~reg0.ACLR
iRST_n => oCursor_R[2]~reg0.ACLR
iRST_n => oCursor_R[3]~reg0.ACLR
iRST_n => oCursor_R[4]~reg0.ACLR
iRST_n => oCursor_R[5]~reg0.ACLR
iRST_n => oCursor_R[6]~reg0.ACLR
iRST_n => oCursor_R[7]~reg0.ACLR
iRST_n => oCursor_R[8]~reg0.ACLR
iRST_n => oCursor_R[9]~reg0.ACLR
iRST_n => oCursor_Y[0]~reg0.ACLR
iRST_n => oCursor_Y[1]~reg0.ACLR
iRST_n => oCursor_Y[2]~reg0.ACLR
iRST_n => oCursor_Y[3]~reg0.ACLR
iRST_n => oCursor_Y[4]~reg0.ACLR
iRST_n => oCursor_Y[5]~reg0.ACLR
iRST_n => oCursor_Y[6]~reg0.ACLR
iRST_n => oCursor_Y[7]~reg0.ACLR
iRST_n => oCursor_Y[8]~reg0.ACLR
iRST_n => oCursor_Y[9]~reg0.ACLR
iRST_n => oCursor_X[0]~reg0.ACLR
iRST_n => oCursor_X[1]~reg0.ACLR
iRST_n => oCursor_X[2]~reg0.ACLR
iRST_n => oCursor_X[3]~reg0.ACLR
iRST_n => oCursor_X[4]~reg0.ACLR
iRST_n => oCursor_X[5]~reg0.ACLR
iRST_n => oCursor_X[6]~reg0.ACLR
iRST_n => oCursor_X[7]~reg0.ACLR
iRST_n => oCursor_X[8]~reg0.ACLR
iRST_n => oCursor_X[9]~reg0.ACLR
iRST_n => f_FLASH.ACLR
iRST_n => oFL_Start~reg0.ACLR
iRST_n => oFL_TXD_Start.ACLR
iRST_n => f_SDRAM.ACLR
iRST_n => mSDR_Start.ACLR
iRST_n => mSDR_WRn.ACLR
iRST_n => oSDR_TXD_Start.ACLR
iRST_n => f_SRAM.ACLR
iRST_n => mSR_Start.ACLR
iRST_n => mSR_WRn.ACLR
iRST_n => oSR_TXD_Start.ACLR
iRST_n => f_SDR_SEL.ACLR
iRST_n => oSDR_Select[0]~reg0.ACLR
iRST_n => oSDR_Select[1]~reg0.ACLR
iRST_n => f_FL_SEL.ACLR
iRST_n => oFL_Select[0]~reg0.ACLR
iRST_n => oFL_Select[1]~reg0.ACLR
iRST_n => f_SR_SEL.ACLR
iRST_n => oSR_Select[0]~reg0.ACLR
iRST_n => oSR_Select[1]~reg0.ACLR
iRST_n => f_SETUP.ACLR
iRST_n => sel_SR.ACLR
iRST_n => sel_SDR.ACLR
iRST_n => sel_FL.ACLR
iRST_n => CMD_Tmp[0].ACLR
iRST_n => CMD_Tmp[1].ACLR
iRST_n => CMD_Tmp[2].ACLR
iRST_n => CMD_Tmp[3].ACLR
iRST_n => CMD_Tmp[4].ACLR
iRST_n => CMD_Tmp[5].ACLR
iRST_n => CMD_Tmp[6].ACLR
iRST_n => CMD_Tmp[7].ACLR
iRST_n => CMD_Tmp[8].ACLR
iRST_n => CMD_Tmp[9].ACLR
iRST_n => CMD_Tmp[10].ACLR
iRST_n => CMD_Tmp[11].ACLR
iRST_n => CMD_Tmp[12].ACLR
iRST_n => CMD_Tmp[13].ACLR
iRST_n => CMD_Tmp[14].ACLR
iRST_n => CMD_Tmp[15].ACLR
iRST_n => CMD_Tmp[16].ACLR
iRST_n => CMD_Tmp[17].ACLR
iRST_n => CMD_Tmp[18].ACLR
iRST_n => CMD_Tmp[19].ACLR
iRST_n => CMD_Tmp[20].ACLR
iRST_n => CMD_Tmp[21].ACLR
iRST_n => CMD_Tmp[22].ACLR
iRST_n => CMD_Tmp[23].ACLR
iRST_n => CMD_Tmp[24].ACLR
iRST_n => CMD_Tmp[25].ACLR
iRST_n => CMD_Tmp[26].ACLR
iRST_n => CMD_Tmp[27].ACLR
iRST_n => CMD_Tmp[28].ACLR
iRST_n => CMD_Tmp[29].ACLR
iRST_n => CMD_Tmp[30].ACLR
iRST_n => CMD_Tmp[31].ACLR
iRST_n => CMD_Tmp[32].ACLR
iRST_n => CMD_Tmp[33].ACLR
iRST_n => CMD_Tmp[34].ACLR
iRST_n => CMD_Tmp[35].ACLR
iRST_n => CMD_Tmp[36].ACLR
iRST_n => CMD_Tmp[37].ACLR
iRST_n => CMD_Tmp[38].ACLR
iRST_n => CMD_Tmp[39].ACLR
iRST_n => CMD_Tmp[40].ACLR
iRST_n => CMD_Tmp[41].ACLR
iRST_n => CMD_Tmp[42].ACLR
iRST_n => CMD_Tmp[43].ACLR
iRST_n => CMD_Tmp[44].ACLR
iRST_n => CMD_Tmp[45].ACLR
iRST_n => CMD_Tmp[46].ACLR
iRST_n => CMD_Tmp[47].ACLR
iRST_n => CMD_Tmp[48].ACLR
iRST_n => CMD_Tmp[49].ACLR
iRST_n => CMD_Tmp[50].ACLR
iRST_n => CMD_Tmp[51].ACLR
iRST_n => CMD_Tmp[52].ACLR
iRST_n => CMD_Tmp[53].ACLR
iRST_n => CMD_Tmp[54].ACLR
iRST_n => CMD_Tmp[55].ACLR
iRST_n => CMD_Tmp[56].ACLR
iRST_n => CMD_Tmp[57].ACLR
iRST_n => CMD_Tmp[58].ACLR
iRST_n => CMD_Tmp[59].ACLR
iRST_n => CMD_Tmp[60].ACLR
iRST_n => CMD_Tmp[61].ACLR
iRST_n => CMD_Tmp[62].ACLR
iRST_n => CMD_Tmp[63].ACLR
iRST_n => f_PS2.ACLR
iRST_n => oPS2_TXD_Start.ACLR
iRST_n => mSR_ST~9.DATAIN
iRST_n => mSDR_ST~9.DATAIN
iRST_n => mPS2_ST~5.DATAIN
iRST_n => mFL_ST~11.DATAIN
iRST_n => oFL_CMD[2]~reg0.ENA
iRST_n => oFL_CMD[1]~reg0.ENA
iRST_n => oFL_CMD[0]~reg0.ENA
iRST_n => oFL_ADDR[21]~reg0.ENA
iRST_n => oFL_ADDR[20]~reg0.ENA
iRST_n => oFL_ADDR[19]~reg0.ENA
iRST_n => oFL_ADDR[18]~reg0.ENA
iRST_n => oFL_ADDR[17]~reg0.ENA
iRST_n => oFL_ADDR[16]~reg0.ENA
iRST_n => oFL_ADDR[15]~reg0.ENA
iRST_n => oFL_ADDR[14]~reg0.ENA
iRST_n => oFL_ADDR[13]~reg0.ENA
iRST_n => oFL_ADDR[12]~reg0.ENA
iRST_n => oFL_ADDR[11]~reg0.ENA
iRST_n => oFL_ADDR[10]~reg0.ENA
iRST_n => oFL_ADDR[9]~reg0.ENA
iRST_n => oFL_ADDR[8]~reg0.ENA
iRST_n => oFL_ADDR[7]~reg0.ENA
iRST_n => oFL_ADDR[6]~reg0.ENA
iRST_n => oFL_ADDR[5]~reg0.ENA
iRST_n => oFL_ADDR[4]~reg0.ENA
iRST_n => oFL_ADDR[3]~reg0.ENA
iRST_n => oFL_ADDR[2]~reg0.ENA
iRST_n => oFL_ADDR[1]~reg0.ENA
iRST_n => oFL_ADDR[0]~reg0.ENA
iRST_n => oFL_DATA[7]~reg0.ENA
iRST_n => oFL_DATA[6]~reg0.ENA
iRST_n => oFL_DATA[5]~reg0.ENA
iRST_n => oFL_DATA[4]~reg0.ENA
iRST_n => oFL_DATA[3]~reg0.ENA
iRST_n => oFL_DATA[2]~reg0.ENA
iRST_n => oFL_DATA[1]~reg0.ENA
iRST_n => oFL_DATA[0]~reg0.ENA
iRST_n => oFL_TXD_DATA[7].ENA
iRST_n => oFL_TXD_DATA[6].ENA
iRST_n => oFL_TXD_DATA[5].ENA
iRST_n => oFL_TXD_DATA[4].ENA
iRST_n => oFL_TXD_DATA[3].ENA
iRST_n => oFL_TXD_DATA[2].ENA
iRST_n => oFL_TXD_DATA[1].ENA
iRST_n => oFL_TXD_DATA[0].ENA
iRST_n => oPS2_TXD_DATA[7].ENA
iRST_n => oPS2_TXD_DATA[6].ENA
iRST_n => oPS2_TXD_DATA[5].ENA
iRST_n => oPS2_TXD_DATA[4].ENA
iRST_n => oPS2_TXD_DATA[3].ENA
iRST_n => oPS2_TXD_DATA[2].ENA
iRST_n => oPS2_TXD_DATA[1].ENA
iRST_n => oPS2_TXD_DATA[0].ENA
iRST_n => oSDR_ADDR[21]~reg0.ENA
iRST_n => oSDR_ADDR[20]~reg0.ENA
iRST_n => oSDR_ADDR[19]~reg0.ENA
iRST_n => oSDR_ADDR[18]~reg0.ENA
iRST_n => oSDR_ADDR[17]~reg0.ENA
iRST_n => oSDR_ADDR[16]~reg0.ENA
iRST_n => oSDR_ADDR[15]~reg0.ENA
iRST_n => oSDR_ADDR[14]~reg0.ENA
iRST_n => oSDR_ADDR[13]~reg0.ENA
iRST_n => oSDR_ADDR[12]~reg0.ENA
iRST_n => oSDR_ADDR[11]~reg0.ENA
iRST_n => oSDR_ADDR[10]~reg0.ENA
iRST_n => oSDR_ADDR[9]~reg0.ENA
iRST_n => oSDR_ADDR[8]~reg0.ENA
iRST_n => oSDR_ADDR[7]~reg0.ENA
iRST_n => oSDR_ADDR[6]~reg0.ENA
iRST_n => oSDR_ADDR[5]~reg0.ENA
iRST_n => oSDR_ADDR[4]~reg0.ENA
iRST_n => oSDR_ADDR[3]~reg0.ENA
iRST_n => oSDR_ADDR[2]~reg0.ENA
iRST_n => oSDR_ADDR[1]~reg0.ENA
iRST_n => oSDR_ADDR[0]~reg0.ENA
iRST_n => oSDR_DATA[15]~reg0.ENA
iRST_n => oSDR_DATA[14]~reg0.ENA
iRST_n => oSDR_DATA[13]~reg0.ENA
iRST_n => oSDR_DATA[12]~reg0.ENA
iRST_n => oSDR_DATA[11]~reg0.ENA
iRST_n => oSDR_DATA[10]~reg0.ENA
iRST_n => oSDR_DATA[9]~reg0.ENA
iRST_n => oSDR_DATA[8]~reg0.ENA
iRST_n => oSDR_DATA[7]~reg0.ENA
iRST_n => oSDR_DATA[6]~reg0.ENA
iRST_n => oSDR_DATA[5]~reg0.ENA
iRST_n => oSDR_DATA[4]~reg0.ENA
iRST_n => oSDR_DATA[3]~reg0.ENA
iRST_n => oSDR_DATA[2]~reg0.ENA
iRST_n => oSDR_DATA[1]~reg0.ENA
iRST_n => oSDR_DATA[0]~reg0.ENA
iRST_n => oSDR_TXD_DATA[7].ENA
iRST_n => oSDR_TXD_DATA[6].ENA
iRST_n => oSDR_TXD_DATA[5].ENA
iRST_n => oSDR_TXD_DATA[4].ENA
iRST_n => oSDR_TXD_DATA[3].ENA
iRST_n => oSDR_TXD_DATA[2].ENA
iRST_n => oSDR_TXD_DATA[1].ENA
iRST_n => oSDR_TXD_DATA[0].ENA
iRST_n => oSR_ADDR[17]~reg0.ENA
iRST_n => oSR_ADDR[16]~reg0.ENA
iRST_n => oSR_ADDR[15]~reg0.ENA
iRST_n => oSR_ADDR[14]~reg0.ENA
iRST_n => oSR_ADDR[13]~reg0.ENA
iRST_n => oSR_ADDR[12]~reg0.ENA
iRST_n => oSR_ADDR[11]~reg0.ENA
iRST_n => oSR_ADDR[10]~reg0.ENA
iRST_n => oSR_ADDR[9]~reg0.ENA
iRST_n => oSR_ADDR[8]~reg0.ENA
iRST_n => oSR_ADDR[7]~reg0.ENA
iRST_n => oSR_ADDR[6]~reg0.ENA
iRST_n => oSR_ADDR[5]~reg0.ENA
iRST_n => oSR_ADDR[4]~reg0.ENA
iRST_n => oSR_ADDR[3]~reg0.ENA
iRST_n => oSR_ADDR[2]~reg0.ENA
iRST_n => oSR_ADDR[1]~reg0.ENA
iRST_n => oSR_ADDR[0]~reg0.ENA
iRST_n => oSR_DATA[15]~reg0.ENA
iRST_n => oSR_DATA[14]~reg0.ENA
iRST_n => oSR_DATA[13]~reg0.ENA
iRST_n => oSR_DATA[12]~reg0.ENA
iRST_n => oSR_DATA[11]~reg0.ENA
iRST_n => oSR_DATA[10]~reg0.ENA
iRST_n => oSR_DATA[9]~reg0.ENA
iRST_n => oSR_DATA[8]~reg0.ENA
iRST_n => oSR_DATA[7]~reg0.ENA
iRST_n => oSR_DATA[6]~reg0.ENA
iRST_n => oSR_DATA[5]~reg0.ENA
iRST_n => oSR_DATA[4]~reg0.ENA
iRST_n => oSR_DATA[3]~reg0.ENA
iRST_n => oSR_DATA[2]~reg0.ENA
iRST_n => oSR_DATA[1]~reg0.ENA
iRST_n => oSR_DATA[0]~reg0.ENA
iRST_n => oSR_TXD_DATA[7].ENA
iRST_n => oSR_TXD_DATA[6].ENA
iRST_n => oSR_TXD_DATA[5].ENA
iRST_n => oSR_TXD_DATA[4].ENA
iRST_n => oSR_TXD_DATA[3].ENA
iRST_n => oSR_TXD_DATA[2].ENA
iRST_n => oSR_TXD_DATA[1].ENA
iRST_n => oSR_TXD_DATA[0].ENA


|DE1_USB_API|Multi_Sram:u6
oHS_DATA[0] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[1] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[2] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[3] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[4] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[5] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[6] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[7] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[8] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[9] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[10] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[11] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[12] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[13] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[14] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
oHS_DATA[15] <= oHS_DATA.DB_MAX_OUTPUT_PORT_TYPE
iHS_DATA[0] => SRAM_DQ.DATAB
iHS_DATA[1] => SRAM_DQ.DATAB
iHS_DATA[2] => SRAM_DQ.DATAB
iHS_DATA[3] => SRAM_DQ.DATAB
iHS_DATA[4] => SRAM_DQ.DATAB
iHS_DATA[5] => SRAM_DQ.DATAB
iHS_DATA[6] => SRAM_DQ.DATAB
iHS_DATA[7] => SRAM_DQ.DATAB
iHS_DATA[8] => SRAM_DQ.DATAB
iHS_DATA[9] => SRAM_DQ.DATAB
iHS_DATA[10] => SRAM_DQ.DATAB
iHS_DATA[11] => SRAM_DQ.DATAB
iHS_DATA[12] => SRAM_DQ.DATAB
iHS_DATA[13] => SRAM_DQ.DATAB
iHS_DATA[14] => SRAM_DQ.DATAB
iHS_DATA[15] => SRAM_DQ.DATAB
iHS_ADDR[0] => SRAM_ADDR.DATAB
iHS_ADDR[1] => SRAM_ADDR.DATAB
iHS_ADDR[2] => SRAM_ADDR.DATAB
iHS_ADDR[3] => SRAM_ADDR.DATAB
iHS_ADDR[4] => SRAM_ADDR.DATAB
iHS_ADDR[5] => SRAM_ADDR.DATAB
iHS_ADDR[6] => SRAM_ADDR.DATAB
iHS_ADDR[7] => SRAM_ADDR.DATAB
iHS_ADDR[8] => SRAM_ADDR.DATAB
iHS_ADDR[9] => SRAM_ADDR.DATAB
iHS_ADDR[10] => SRAM_ADDR.DATAB
iHS_ADDR[11] => SRAM_ADDR.DATAB
iHS_ADDR[12] => SRAM_ADDR.DATAB
iHS_ADDR[13] => SRAM_ADDR.DATAB
iHS_ADDR[14] => SRAM_ADDR.DATAB
iHS_ADDR[15] => SRAM_ADDR.DATAB
iHS_ADDR[16] => SRAM_ADDR.DATAB
iHS_ADDR[17] => SRAM_ADDR.DATAB
iHS_WE_N => SRAM_WE_N.DATAB
iHS_OE_N => SRAM_OE_N.DATAB
oAS1_DATA[0] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[1] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[2] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[3] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[4] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[5] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[6] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[7] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[8] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[9] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[10] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[11] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[12] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[13] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[14] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS1_DATA[15] <= oAS1_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS1_DATA[0] => SRAM_DQ.DATAB
iAS1_DATA[1] => SRAM_DQ.DATAB
iAS1_DATA[2] => SRAM_DQ.DATAB
iAS1_DATA[3] => SRAM_DQ.DATAB
iAS1_DATA[4] => SRAM_DQ.DATAB
iAS1_DATA[5] => SRAM_DQ.DATAB
iAS1_DATA[6] => SRAM_DQ.DATAB
iAS1_DATA[7] => SRAM_DQ.DATAB
iAS1_DATA[8] => SRAM_DQ.DATAB
iAS1_DATA[9] => SRAM_DQ.DATAB
iAS1_DATA[10] => SRAM_DQ.DATAB
iAS1_DATA[11] => SRAM_DQ.DATAB
iAS1_DATA[12] => SRAM_DQ.DATAB
iAS1_DATA[13] => SRAM_DQ.DATAB
iAS1_DATA[14] => SRAM_DQ.DATAB
iAS1_DATA[15] => SRAM_DQ.DATAB
iAS1_ADDR[0] => SRAM_ADDR.DATAB
iAS1_ADDR[1] => SRAM_ADDR.DATAB
iAS1_ADDR[2] => SRAM_ADDR.DATAB
iAS1_ADDR[3] => SRAM_ADDR.DATAB
iAS1_ADDR[4] => SRAM_ADDR.DATAB
iAS1_ADDR[5] => SRAM_ADDR.DATAB
iAS1_ADDR[6] => SRAM_ADDR.DATAB
iAS1_ADDR[7] => SRAM_ADDR.DATAB
iAS1_ADDR[8] => SRAM_ADDR.DATAB
iAS1_ADDR[9] => SRAM_ADDR.DATAB
iAS1_ADDR[10] => SRAM_ADDR.DATAB
iAS1_ADDR[11] => SRAM_ADDR.DATAB
iAS1_ADDR[12] => SRAM_ADDR.DATAB
iAS1_ADDR[13] => SRAM_ADDR.DATAB
iAS1_ADDR[14] => SRAM_ADDR.DATAB
iAS1_ADDR[15] => SRAM_ADDR.DATAB
iAS1_ADDR[16] => SRAM_ADDR.DATAB
iAS1_ADDR[17] => SRAM_ADDR.DATAB
iAS1_WE_N => SRAM_WE_N.DATAB
iAS1_OE_N => SRAM_OE_N.DATAB
oAS2_DATA[0] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[1] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[2] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[3] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[4] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[5] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[6] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[7] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[8] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[9] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[10] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[11] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[12] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[13] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[14] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS2_DATA[15] <= oAS2_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS2_DATA[0] => SRAM_DQ.DATAB
iAS2_DATA[1] => SRAM_DQ.DATAB
iAS2_DATA[2] => SRAM_DQ.DATAB
iAS2_DATA[3] => SRAM_DQ.DATAB
iAS2_DATA[4] => SRAM_DQ.DATAB
iAS2_DATA[5] => SRAM_DQ.DATAB
iAS2_DATA[6] => SRAM_DQ.DATAB
iAS2_DATA[7] => SRAM_DQ.DATAB
iAS2_DATA[8] => SRAM_DQ.DATAB
iAS2_DATA[9] => SRAM_DQ.DATAB
iAS2_DATA[10] => SRAM_DQ.DATAB
iAS2_DATA[11] => SRAM_DQ.DATAB
iAS2_DATA[12] => SRAM_DQ.DATAB
iAS2_DATA[13] => SRAM_DQ.DATAB
iAS2_DATA[14] => SRAM_DQ.DATAB
iAS2_DATA[15] => SRAM_DQ.DATAB
iAS2_ADDR[0] => SRAM_ADDR.DATAB
iAS2_ADDR[1] => SRAM_ADDR.DATAB
iAS2_ADDR[2] => SRAM_ADDR.DATAB
iAS2_ADDR[3] => SRAM_ADDR.DATAB
iAS2_ADDR[4] => SRAM_ADDR.DATAB
iAS2_ADDR[5] => SRAM_ADDR.DATAB
iAS2_ADDR[6] => SRAM_ADDR.DATAB
iAS2_ADDR[7] => SRAM_ADDR.DATAB
iAS2_ADDR[8] => SRAM_ADDR.DATAB
iAS2_ADDR[9] => SRAM_ADDR.DATAB
iAS2_ADDR[10] => SRAM_ADDR.DATAB
iAS2_ADDR[11] => SRAM_ADDR.DATAB
iAS2_ADDR[12] => SRAM_ADDR.DATAB
iAS2_ADDR[13] => SRAM_ADDR.DATAB
iAS2_ADDR[14] => SRAM_ADDR.DATAB
iAS2_ADDR[15] => SRAM_ADDR.DATAB
iAS2_ADDR[16] => SRAM_ADDR.DATAB
iAS2_ADDR[17] => SRAM_ADDR.DATAB
iAS2_WE_N => SRAM_WE_N.DATAB
iAS2_OE_N => SRAM_OE_N.DATAB
oAS3_DATA[0] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[1] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[2] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[3] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[4] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[5] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[6] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[7] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[8] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[9] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[10] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[11] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[12] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[13] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[14] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAS3_DATA[15] <= oAS3_DATA.DB_MAX_OUTPUT_PORT_TYPE
iAS3_DATA[0] => SRAM_DQ.DATAA
iAS3_DATA[1] => SRAM_DQ.DATAA
iAS3_DATA[2] => SRAM_DQ.DATAA
iAS3_DATA[3] => SRAM_DQ.DATAA
iAS3_DATA[4] => SRAM_DQ.DATAA
iAS3_DATA[5] => SRAM_DQ.DATAA
iAS3_DATA[6] => SRAM_DQ.DATAA
iAS3_DATA[7] => SRAM_DQ.DATAA
iAS3_DATA[8] => SRAM_DQ.DATAA
iAS3_DATA[9] => SRAM_DQ.DATAA
iAS3_DATA[10] => SRAM_DQ.DATAA
iAS3_DATA[11] => SRAM_DQ.DATAA
iAS3_DATA[12] => SRAM_DQ.DATAA
iAS3_DATA[13] => SRAM_DQ.DATAA
iAS3_DATA[14] => SRAM_DQ.DATAA
iAS3_DATA[15] => SRAM_DQ.DATAA
iAS3_ADDR[0] => SRAM_ADDR.DATAA
iAS3_ADDR[1] => SRAM_ADDR.DATAA
iAS3_ADDR[2] => SRAM_ADDR.DATAA
iAS3_ADDR[3] => SRAM_ADDR.DATAA
iAS3_ADDR[4] => SRAM_ADDR.DATAA
iAS3_ADDR[5] => SRAM_ADDR.DATAA
iAS3_ADDR[6] => SRAM_ADDR.DATAA
iAS3_ADDR[7] => SRAM_ADDR.DATAA
iAS3_ADDR[8] => SRAM_ADDR.DATAA
iAS3_ADDR[9] => SRAM_ADDR.DATAA
iAS3_ADDR[10] => SRAM_ADDR.DATAA
iAS3_ADDR[11] => SRAM_ADDR.DATAA
iAS3_ADDR[12] => SRAM_ADDR.DATAA
iAS3_ADDR[13] => SRAM_ADDR.DATAA
iAS3_ADDR[14] => SRAM_ADDR.DATAA
iAS3_ADDR[15] => SRAM_ADDR.DATAA
iAS3_ADDR[16] => SRAM_ADDR.DATAA
iAS3_ADDR[17] => SRAM_ADDR.DATAA
iAS3_WE_N => SRAM_WE_N.DATAA
iAS3_OE_N => SRAM_OE_N.DATAA
iSelect[0] => Equal0.IN31
iSelect[0] => Equal1.IN0
iSelect[0] => Equal2.IN31
iSelect[0] => Equal3.IN1
iSelect[1] => Equal0.IN30
iSelect[1] => Equal1.IN31
iSelect[1] => Equal2.IN0
iSelect[1] => Equal3.IN0
iRST_n => ~NO_FANOUT~
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= SRAM_OE_N.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE1_USB_API|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_USB_API|VGA_Controller:u8
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always1.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Add7.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Add7.IN21
iCursor_X[2] => Add6.IN3
iCursor_X[3] => Add6.IN2
iCursor_X[4] => Add6.IN1
iCursor_X[5] => Add6.IN8
iCursor_X[6] => Add6.IN7
iCursor_X[7] => Add6.IN0
iCursor_X[8] => Add6.IN6
iCursor_X[9] => Add6.IN5
iCursor_Y[0] => Equal3.IN53
iCursor_Y[0] => Add8.IN22
iCursor_Y[0] => Add10.IN22
iCursor_Y[1] => Add9.IN1
iCursor_Y[2] => Add9.IN9
iCursor_Y[3] => Add9.IN8
iCursor_Y[4] => Add9.IN7
iCursor_Y[5] => Add9.IN0
iCursor_Y[6] => Add9.IN6
iCursor_Y[7] => Add9.IN5
iCursor_Y[8] => Add9.IN4
iCursor_Y[9] => Add9.IN3
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[9].CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|DE1_USB_API|VGA_OSD_RAM:u9
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ADDR_d[0].DATAIN
iVGA_ADDR[1] => Add3.IN62
iVGA_ADDR[2] => Add3.IN61
iVGA_ADDR[3] => Add2.IN58
iVGA_ADDR[4] => Add2.IN57
iVGA_ADDR[5] => Add2.IN56
iVGA_ADDR[6] => Add2.IN55
iVGA_ADDR[7] => Add2.IN54
iVGA_ADDR[8] => Add2.IN53
iVGA_ADDR[9] => Add2.IN52
iVGA_ADDR[10] => Add2.IN51
iVGA_ADDR[11] => Add2.IN50
iVGA_ADDR[12] => Add2.IN49
iVGA_ADDR[13] => Add2.IN48
iVGA_ADDR[14] => Add2.IN47
iVGA_ADDR[15] => Add2.IN46
iVGA_ADDR[16] => Add2.IN45
iVGA_ADDR[17] => Add2.IN44
iVGA_ADDR[18] => Add2.IN43
iVGA_X[0] => LessThan0.IN20
iVGA_X[0] => LessThan1.IN20
iVGA_X[1] => LessThan0.IN19
iVGA_X[1] => LessThan1.IN19
iVGA_X[2] => LessThan0.IN18
iVGA_X[2] => LessThan1.IN18
iVGA_X[3] => LessThan0.IN17
iVGA_X[3] => LessThan1.IN17
iVGA_X[4] => LessThan0.IN16
iVGA_X[4] => LessThan1.IN16
iVGA_X[5] => LessThan0.IN15
iVGA_X[5] => LessThan1.IN15
iVGA_X[6] => LessThan0.IN14
iVGA_X[6] => LessThan1.IN14
iVGA_X[7] => LessThan0.IN13
iVGA_X[7] => LessThan1.IN13
iVGA_X[8] => LessThan0.IN12
iVGA_X[8] => LessThan1.IN12
iVGA_X[9] => LessThan0.IN11
iVGA_X[9] => LessThan1.IN11
iVGA_Y[0] => Add1.IN56
iVGA_Y[0] => LessThan2.IN20
iVGA_Y[0] => LessThan3.IN20
iVGA_Y[0] => Add0.IN33
iVGA_Y[1] => Add1.IN55
iVGA_Y[1] => LessThan2.IN19
iVGA_Y[1] => LessThan3.IN19
iVGA_Y[1] => Add0.IN32
iVGA_Y[2] => Add1.IN54
iVGA_Y[2] => LessThan2.IN18
iVGA_Y[2] => LessThan3.IN18
iVGA_Y[2] => Add0.IN31
iVGA_Y[3] => Add1.IN53
iVGA_Y[3] => LessThan2.IN17
iVGA_Y[3] => LessThan3.IN17
iVGA_Y[3] => Add0.IN30
iVGA_Y[4] => Add1.IN52
iVGA_Y[4] => LessThan2.IN16
iVGA_Y[4] => LessThan3.IN16
iVGA_Y[4] => Add0.IN29
iVGA_Y[5] => Add1.IN51
iVGA_Y[5] => LessThan2.IN15
iVGA_Y[5] => LessThan3.IN15
iVGA_Y[5] => Add0.IN28
iVGA_Y[6] => Add1.IN50
iVGA_Y[6] => LessThan2.IN14
iVGA_Y[6] => LessThan3.IN14
iVGA_Y[6] => Add0.IN27
iVGA_Y[7] => Add1.IN49
iVGA_Y[7] => LessThan2.IN13
iVGA_Y[7] => LessThan3.IN13
iVGA_Y[7] => Add0.IN26
iVGA_Y[8] => Add1.IN48
iVGA_Y[8] => LessThan2.IN12
iVGA_Y[8] => LessThan3.IN12
iVGA_Y[8] => Add0.IN25
iVGA_Y[9] => Add1.IN47
iVGA_Y[9] => LessThan2.IN11
iVGA_Y[9] => LessThan3.IN11
iVGA_Y[9] => Add0.IN24
iVGA_CLK => iVGA_CLK.IN1
iWR_DATA => iWR_DATA.IN1
iWR_ADDR[0] => _.IN1
iWR_ADDR[1] => _.IN1
iWR_ADDR[2] => _.IN1
iWR_ADDR[3] => iWR_ADDR[3].IN1
iWR_ADDR[4] => iWR_ADDR[4].IN1
iWR_ADDR[5] => iWR_ADDR[5].IN1
iWR_ADDR[6] => iWR_ADDR[6].IN1
iWR_ADDR[7] => iWR_ADDR[7].IN1
iWR_ADDR[8] => iWR_ADDR[8].IN1
iWR_ADDR[9] => iWR_ADDR[9].IN1
iWR_ADDR[10] => iWR_ADDR[10].IN1
iWR_ADDR[11] => iWR_ADDR[11].IN1
iWR_ADDR[12] => iWR_ADDR[12].IN1
iWR_ADDR[13] => iWR_ADDR[13].IN1
iWR_ADDR[14] => iWR_ADDR[14].IN1
iWR_ADDR[15] => iWR_ADDR[15].IN1
iWR_ADDR[16] => iWR_ADDR[16].IN1
iWR_ADDR[17] => iWR_ADDR[17].IN1
iWR_ADDR[18] => iWR_ADDR[18].IN1
iWR_EN => iWR_EN.IN1
iWR_CLK => iWR_CLK.IN1
iON_R[0] => oRed.DATAB
iON_R[1] => oRed.DATAB
iON_R[2] => oRed.DATAB
iON_R[3] => oRed.DATAB
iON_R[4] => oRed.DATAB
iON_R[5] => oRed.DATAB
iON_R[6] => oRed.DATAB
iON_R[7] => oRed.DATAB
iON_R[8] => oRed.DATAB
iON_R[9] => oRed.DATAB
iON_G[0] => oGreen.DATAB
iON_G[1] => oGreen.DATAB
iON_G[2] => oGreen.DATAB
iON_G[3] => oGreen.DATAB
iON_G[4] => oGreen.DATAB
iON_G[5] => oGreen.DATAB
iON_G[6] => oGreen.DATAB
iON_G[7] => oGreen.DATAB
iON_G[8] => oGreen.DATAB
iON_G[9] => oGreen.DATAB
iON_B[0] => oBlue.DATAB
iON_B[1] => oBlue.DATAB
iON_B[2] => oBlue.DATAB
iON_B[3] => oBlue.DATAB
iON_B[4] => oBlue.DATAB
iON_B[5] => oBlue.DATAB
iON_B[6] => oBlue.DATAB
iON_B[7] => oBlue.DATAB
iON_B[8] => oBlue.DATAB
iON_B[9] => oBlue.DATAB
iOFF_R[0] => oRed.DATAA
iOFF_R[0] => oRed.DATAB
iOFF_R[1] => oRed.DATAA
iOFF_R[1] => oRed.DATAB
iOFF_R[2] => oRed.DATAA
iOFF_R[2] => oRed.DATAB
iOFF_R[3] => oRed.DATAA
iOFF_R[3] => oRed.DATAB
iOFF_R[4] => oRed.DATAA
iOFF_R[4] => oRed.DATAB
iOFF_R[5] => oRed.DATAA
iOFF_R[5] => oRed.DATAB
iOFF_R[6] => oRed.DATAA
iOFF_R[6] => oRed.DATAB
iOFF_R[7] => oRed.DATAA
iOFF_R[7] => oRed.DATAB
iOFF_R[8] => oRed.DATAA
iOFF_R[8] => oRed.DATAB
iOFF_R[9] => oRed.DATAA
iOFF_R[9] => oRed.DATAB
iOFF_G[0] => oGreen.DATAA
iOFF_G[0] => oGreen.DATAB
iOFF_G[1] => oGreen.DATAA
iOFF_G[1] => oGreen.DATAB
iOFF_G[2] => oGreen.DATAA
iOFF_G[2] => oGreen.DATAB
iOFF_G[3] => oGreen.DATAA
iOFF_G[3] => oGreen.DATAB
iOFF_G[4] => oGreen.DATAA
iOFF_G[4] => oGreen.DATAB
iOFF_G[5] => oGreen.DATAA
iOFF_G[5] => oGreen.DATAB
iOFF_G[6] => oGreen.DATAA
iOFF_G[6] => oGreen.DATAB
iOFF_G[7] => oGreen.DATAA
iOFF_G[7] => oGreen.DATAB
iOFF_G[8] => oGreen.DATAA
iOFF_G[8] => oGreen.DATAB
iOFF_G[9] => oGreen.DATAA
iOFF_G[9] => oGreen.DATAB
iOFF_B[0] => oBlue.DATAA
iOFF_B[0] => oBlue.DATAB
iOFF_B[1] => oBlue.DATAA
iOFF_B[1] => oBlue.DATAB
iOFF_B[2] => oBlue.DATAA
iOFF_B[2] => oBlue.DATAB
iOFF_B[3] => oBlue.DATAA
iOFF_B[3] => oBlue.DATAB
iOFF_B[4] => oBlue.DATAA
iOFF_B[4] => oBlue.DATAB
iOFF_B[5] => oBlue.DATAA
iOFF_B[5] => oBlue.DATAB
iOFF_B[6] => oBlue.DATAA
iOFF_B[6] => oBlue.DATAB
iOFF_B[7] => oBlue.DATAA
iOFF_B[7] => oBlue.DATAB
iOFF_B[8] => oBlue.DATAA
iOFF_B[8] => oBlue.DATAB
iOFF_B[9] => oBlue.DATAA
iOFF_B[9] => oBlue.DATAB
iRST_N => ADDR_dd[0].ACLR
iRST_N => ADDR_dd[1].ACLR
iRST_N => ADDR_dd[2].ACLR
iRST_N => ADDR_d[0].ACLR
iRST_N => ADDR_d[1].ACLR
iRST_N => ADDR_d[2].ACLR
iRST_N => oBlue[0]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[9]~reg0.ACLR


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component
wren_a => altsyncram_f7o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f7o1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_f7o1:auto_generated.address_a[0]
address_a[1] => altsyncram_f7o1:auto_generated.address_a[1]
address_a[2] => altsyncram_f7o1:auto_generated.address_a[2]
address_a[3] => altsyncram_f7o1:auto_generated.address_a[3]
address_a[4] => altsyncram_f7o1:auto_generated.address_a[4]
address_a[5] => altsyncram_f7o1:auto_generated.address_a[5]
address_a[6] => altsyncram_f7o1:auto_generated.address_a[6]
address_a[7] => altsyncram_f7o1:auto_generated.address_a[7]
address_a[8] => altsyncram_f7o1:auto_generated.address_a[8]
address_a[9] => altsyncram_f7o1:auto_generated.address_a[9]
address_a[10] => altsyncram_f7o1:auto_generated.address_a[10]
address_a[11] => altsyncram_f7o1:auto_generated.address_a[11]
address_a[12] => altsyncram_f7o1:auto_generated.address_a[12]
address_a[13] => altsyncram_f7o1:auto_generated.address_a[13]
address_a[14] => altsyncram_f7o1:auto_generated.address_a[14]
address_a[15] => altsyncram_f7o1:auto_generated.address_a[15]
address_a[16] => altsyncram_f7o1:auto_generated.address_a[16]
address_a[17] => altsyncram_f7o1:auto_generated.address_a[17]
address_b[0] => altsyncram_f7o1:auto_generated.address_b[0]
address_b[1] => altsyncram_f7o1:auto_generated.address_b[1]
address_b[2] => altsyncram_f7o1:auto_generated.address_b[2]
address_b[3] => altsyncram_f7o1:auto_generated.address_b[3]
address_b[4] => altsyncram_f7o1:auto_generated.address_b[4]
address_b[5] => altsyncram_f7o1:auto_generated.address_b[5]
address_b[6] => altsyncram_f7o1:auto_generated.address_b[6]
address_b[7] => altsyncram_f7o1:auto_generated.address_b[7]
address_b[8] => altsyncram_f7o1:auto_generated.address_b[8]
address_b[9] => altsyncram_f7o1:auto_generated.address_b[9]
address_b[10] => altsyncram_f7o1:auto_generated.address_b[10]
address_b[11] => altsyncram_f7o1:auto_generated.address_b[11]
address_b[12] => altsyncram_f7o1:auto_generated.address_b[12]
address_b[13] => altsyncram_f7o1:auto_generated.address_b[13]
address_b[14] => altsyncram_f7o1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f7o1:auto_generated.clock0
clock1 => altsyncram_f7o1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_f7o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_f7o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_f7o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_f7o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_f7o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_f7o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_f7o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_f7o1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated
address_a[0] => altsyncram_e132:altsyncram1.address_b[0]
address_a[1] => altsyncram_e132:altsyncram1.address_b[1]
address_a[2] => altsyncram_e132:altsyncram1.address_b[2]
address_a[3] => altsyncram_e132:altsyncram1.address_b[3]
address_a[4] => altsyncram_e132:altsyncram1.address_b[4]
address_a[5] => altsyncram_e132:altsyncram1.address_b[5]
address_a[6] => altsyncram_e132:altsyncram1.address_b[6]
address_a[7] => altsyncram_e132:altsyncram1.address_b[7]
address_a[8] => altsyncram_e132:altsyncram1.address_b[8]
address_a[9] => altsyncram_e132:altsyncram1.address_b[9]
address_a[10] => altsyncram_e132:altsyncram1.address_b[10]
address_a[11] => altsyncram_e132:altsyncram1.address_b[11]
address_a[12] => altsyncram_e132:altsyncram1.address_b[12]
address_a[13] => altsyncram_e132:altsyncram1.address_b[13]
address_a[14] => altsyncram_e132:altsyncram1.address_b[14]
address_a[15] => altsyncram_e132:altsyncram1.address_b[15]
address_a[16] => altsyncram_e132:altsyncram1.address_b[16]
address_a[17] => altsyncram_e132:altsyncram1.address_b[17]
address_b[0] => altsyncram_e132:altsyncram1.address_a[0]
address_b[1] => altsyncram_e132:altsyncram1.address_a[1]
address_b[2] => altsyncram_e132:altsyncram1.address_a[2]
address_b[3] => altsyncram_e132:altsyncram1.address_a[3]
address_b[4] => altsyncram_e132:altsyncram1.address_a[4]
address_b[5] => altsyncram_e132:altsyncram1.address_a[5]
address_b[6] => altsyncram_e132:altsyncram1.address_a[6]
address_b[7] => altsyncram_e132:altsyncram1.address_a[7]
address_b[8] => altsyncram_e132:altsyncram1.address_a[8]
address_b[9] => altsyncram_e132:altsyncram1.address_a[9]
address_b[10] => altsyncram_e132:altsyncram1.address_a[10]
address_b[11] => altsyncram_e132:altsyncram1.address_a[11]
address_b[12] => altsyncram_e132:altsyncram1.address_a[12]
address_b[13] => altsyncram_e132:altsyncram1.address_a[13]
address_b[14] => altsyncram_e132:altsyncram1.address_a[14]
clock0 => altsyncram_e132:altsyncram1.clock1
clock1 => altsyncram_e132:altsyncram1.clock0
data_a[0] => altsyncram_e132:altsyncram1.data_b[0]
q_b[0] <= altsyncram_e132:altsyncram1.q_a[0]
q_b[1] <= altsyncram_e132:altsyncram1.q_a[1]
q_b[2] <= altsyncram_e132:altsyncram1.q_a[2]
q_b[3] <= altsyncram_e132:altsyncram1.q_a[3]
q_b[4] <= altsyncram_e132:altsyncram1.q_a[4]
q_b[5] <= altsyncram_e132:altsyncram1.q_a[5]
q_b[6] <= altsyncram_e132:altsyncram1.q_a[6]
q_b[7] <= altsyncram_e132:altsyncram1.q_a[7]
wren_a => altsyncram_e132:altsyncram1.clocken1
wren_a => altsyncram_e132:altsyncram1.wren_b


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[9] => address_reg_a[0].DATAIN
address_a[9] => decode_qpa:decode3.data[0]
address_a[9] => decode_qpa:decode_a.data[0]
address_a[10] => address_reg_a[1].DATAIN
address_a[10] => decode_qpa:decode3.data[1]
address_a[10] => decode_qpa:decode_a.data[1]
address_a[11] => address_reg_a[2].DATAIN
address_a[11] => decode_qpa:decode3.data[2]
address_a[11] => decode_qpa:decode_a.data[2]
address_a[12] => address_reg_a[3].DATAIN
address_a[12] => decode_qpa:decode3.data[3]
address_a[12] => decode_qpa:decode_a.data[3]
address_a[13] => address_reg_a[4].DATAIN
address_a[13] => decode_qpa:decode3.data[4]
address_a[13] => decode_qpa:decode_a.data[4]
address_a[14] => address_reg_a[5].DATAIN
address_a[14] => decode_qpa:decode3.data[5]
address_a[14] => decode_qpa:decode_a.data[5]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_qpa:decode4.data[0]
address_b[12] => decode_qpa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_qpa:decode4.data[1]
address_b[13] => decode_qpa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_qpa:decode4.data[2]
address_b[14] => decode_qpa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_qpa:decode4.data[3]
address_b[15] => decode_qpa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_qpa:decode4.data[4]
address_b[16] => decode_qpa:decode_b.data[4]
address_b[17] => address_reg_b[5].DATAIN
address_b[17] => decode_qpa:decode4.data[5]
address_b[17] => decode_qpa:decode_b.data[5]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[5].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a1.PORTADATAIN
data_a[0] => ram_block2a2.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a4.PORTADATAIN
data_a[0] => ram_block2a5.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a7.PORTADATAIN
data_a[0] => ram_block2a8.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a10.PORTADATAIN
data_a[0] => ram_block2a11.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a13.PORTADATAIN
data_a[0] => ram_block2a14.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a16.PORTADATAIN
data_a[0] => ram_block2a17.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a19.PORTADATAIN
data_a[0] => ram_block2a20.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[0] => ram_block2a22.PORTADATAIN
data_a[0] => ram_block2a23.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a25.PORTADATAIN
data_a[0] => ram_block2a26.PORTADATAIN
data_a[0] => ram_block2a27.PORTADATAIN
data_a[0] => ram_block2a28.PORTADATAIN
data_a[0] => ram_block2a29.PORTADATAIN
data_a[0] => ram_block2a30.PORTADATAIN
data_a[0] => ram_block2a31.PORTADATAIN
data_a[0] => ram_block2a32.PORTADATAIN
data_a[0] => ram_block2a33.PORTADATAIN
data_a[0] => ram_block2a34.PORTADATAIN
data_a[0] => ram_block2a35.PORTADATAIN
data_a[0] => ram_block2a36.PORTADATAIN
data_a[0] => ram_block2a37.PORTADATAIN
data_a[0] => ram_block2a38.PORTADATAIN
data_a[0] => ram_block2a39.PORTADATAIN
data_a[0] => ram_block2a40.PORTADATAIN
data_a[0] => ram_block2a41.PORTADATAIN
data_a[0] => ram_block2a42.PORTADATAIN
data_a[0] => ram_block2a43.PORTADATAIN
data_a[0] => ram_block2a44.PORTADATAIN
data_a[0] => ram_block2a45.PORTADATAIN
data_a[0] => ram_block2a46.PORTADATAIN
data_a[0] => ram_block2a47.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a49.PORTADATAIN
data_a[0] => ram_block2a50.PORTADATAIN
data_a[1] => ram_block2a0.PORTADATAIN1
data_a[1] => ram_block2a1.PORTADATAIN1
data_a[1] => ram_block2a2.PORTADATAIN1
data_a[1] => ram_block2a3.PORTADATAIN1
data_a[1] => ram_block2a4.PORTADATAIN1
data_a[1] => ram_block2a5.PORTADATAIN1
data_a[1] => ram_block2a6.PORTADATAIN1
data_a[1] => ram_block2a7.PORTADATAIN1
data_a[1] => ram_block2a8.PORTADATAIN1
data_a[1] => ram_block2a9.PORTADATAIN1
data_a[1] => ram_block2a10.PORTADATAIN1
data_a[1] => ram_block2a11.PORTADATAIN1
data_a[1] => ram_block2a12.PORTADATAIN1
data_a[1] => ram_block2a13.PORTADATAIN1
data_a[1] => ram_block2a14.PORTADATAIN1
data_a[1] => ram_block2a15.PORTADATAIN1
data_a[1] => ram_block2a16.PORTADATAIN1
data_a[1] => ram_block2a17.PORTADATAIN1
data_a[1] => ram_block2a18.PORTADATAIN1
data_a[1] => ram_block2a19.PORTADATAIN1
data_a[1] => ram_block2a20.PORTADATAIN1
data_a[1] => ram_block2a21.PORTADATAIN1
data_a[1] => ram_block2a22.PORTADATAIN1
data_a[1] => ram_block2a23.PORTADATAIN1
data_a[1] => ram_block2a24.PORTADATAIN1
data_a[1] => ram_block2a25.PORTADATAIN1
data_a[1] => ram_block2a26.PORTADATAIN1
data_a[1] => ram_block2a27.PORTADATAIN1
data_a[1] => ram_block2a28.PORTADATAIN1
data_a[1] => ram_block2a29.PORTADATAIN1
data_a[1] => ram_block2a30.PORTADATAIN1
data_a[1] => ram_block2a31.PORTADATAIN1
data_a[1] => ram_block2a32.PORTADATAIN1
data_a[1] => ram_block2a33.PORTADATAIN1
data_a[1] => ram_block2a34.PORTADATAIN1
data_a[1] => ram_block2a35.PORTADATAIN1
data_a[1] => ram_block2a36.PORTADATAIN1
data_a[1] => ram_block2a37.PORTADATAIN1
data_a[1] => ram_block2a38.PORTADATAIN1
data_a[1] => ram_block2a39.PORTADATAIN1
data_a[1] => ram_block2a40.PORTADATAIN1
data_a[1] => ram_block2a41.PORTADATAIN1
data_a[1] => ram_block2a42.PORTADATAIN1
data_a[1] => ram_block2a43.PORTADATAIN1
data_a[1] => ram_block2a44.PORTADATAIN1
data_a[1] => ram_block2a45.PORTADATAIN1
data_a[1] => ram_block2a46.PORTADATAIN1
data_a[1] => ram_block2a47.PORTADATAIN1
data_a[1] => ram_block2a48.PORTADATAIN1
data_a[1] => ram_block2a49.PORTADATAIN1
data_a[1] => ram_block2a50.PORTADATAIN1
data_a[2] => ram_block2a0.PORTADATAIN2
data_a[2] => ram_block2a1.PORTADATAIN2
data_a[2] => ram_block2a2.PORTADATAIN2
data_a[2] => ram_block2a3.PORTADATAIN2
data_a[2] => ram_block2a4.PORTADATAIN2
data_a[2] => ram_block2a5.PORTADATAIN2
data_a[2] => ram_block2a6.PORTADATAIN2
data_a[2] => ram_block2a7.PORTADATAIN2
data_a[2] => ram_block2a8.PORTADATAIN2
data_a[2] => ram_block2a9.PORTADATAIN2
data_a[2] => ram_block2a10.PORTADATAIN2
data_a[2] => ram_block2a11.PORTADATAIN2
data_a[2] => ram_block2a12.PORTADATAIN2
data_a[2] => ram_block2a13.PORTADATAIN2
data_a[2] => ram_block2a14.PORTADATAIN2
data_a[2] => ram_block2a15.PORTADATAIN2
data_a[2] => ram_block2a16.PORTADATAIN2
data_a[2] => ram_block2a17.PORTADATAIN2
data_a[2] => ram_block2a18.PORTADATAIN2
data_a[2] => ram_block2a19.PORTADATAIN2
data_a[2] => ram_block2a20.PORTADATAIN2
data_a[2] => ram_block2a21.PORTADATAIN2
data_a[2] => ram_block2a22.PORTADATAIN2
data_a[2] => ram_block2a23.PORTADATAIN2
data_a[2] => ram_block2a24.PORTADATAIN2
data_a[2] => ram_block2a25.PORTADATAIN2
data_a[2] => ram_block2a26.PORTADATAIN2
data_a[2] => ram_block2a27.PORTADATAIN2
data_a[2] => ram_block2a28.PORTADATAIN2
data_a[2] => ram_block2a29.PORTADATAIN2
data_a[2] => ram_block2a30.PORTADATAIN2
data_a[2] => ram_block2a31.PORTADATAIN2
data_a[2] => ram_block2a32.PORTADATAIN2
data_a[2] => ram_block2a33.PORTADATAIN2
data_a[2] => ram_block2a34.PORTADATAIN2
data_a[2] => ram_block2a35.PORTADATAIN2
data_a[2] => ram_block2a36.PORTADATAIN2
data_a[2] => ram_block2a37.PORTADATAIN2
data_a[2] => ram_block2a38.PORTADATAIN2
data_a[2] => ram_block2a39.PORTADATAIN2
data_a[2] => ram_block2a40.PORTADATAIN2
data_a[2] => ram_block2a41.PORTADATAIN2
data_a[2] => ram_block2a42.PORTADATAIN2
data_a[2] => ram_block2a43.PORTADATAIN2
data_a[2] => ram_block2a44.PORTADATAIN2
data_a[2] => ram_block2a45.PORTADATAIN2
data_a[2] => ram_block2a46.PORTADATAIN2
data_a[2] => ram_block2a47.PORTADATAIN2
data_a[2] => ram_block2a48.PORTADATAIN2
data_a[2] => ram_block2a49.PORTADATAIN2
data_a[2] => ram_block2a50.PORTADATAIN2
data_a[3] => ram_block2a0.PORTADATAIN3
data_a[3] => ram_block2a1.PORTADATAIN3
data_a[3] => ram_block2a2.PORTADATAIN3
data_a[3] => ram_block2a3.PORTADATAIN3
data_a[3] => ram_block2a4.PORTADATAIN3
data_a[3] => ram_block2a5.PORTADATAIN3
data_a[3] => ram_block2a6.PORTADATAIN3
data_a[3] => ram_block2a7.PORTADATAIN3
data_a[3] => ram_block2a8.PORTADATAIN3
data_a[3] => ram_block2a9.PORTADATAIN3
data_a[3] => ram_block2a10.PORTADATAIN3
data_a[3] => ram_block2a11.PORTADATAIN3
data_a[3] => ram_block2a12.PORTADATAIN3
data_a[3] => ram_block2a13.PORTADATAIN3
data_a[3] => ram_block2a14.PORTADATAIN3
data_a[3] => ram_block2a15.PORTADATAIN3
data_a[3] => ram_block2a16.PORTADATAIN3
data_a[3] => ram_block2a17.PORTADATAIN3
data_a[3] => ram_block2a18.PORTADATAIN3
data_a[3] => ram_block2a19.PORTADATAIN3
data_a[3] => ram_block2a20.PORTADATAIN3
data_a[3] => ram_block2a21.PORTADATAIN3
data_a[3] => ram_block2a22.PORTADATAIN3
data_a[3] => ram_block2a23.PORTADATAIN3
data_a[3] => ram_block2a24.PORTADATAIN3
data_a[3] => ram_block2a25.PORTADATAIN3
data_a[3] => ram_block2a26.PORTADATAIN3
data_a[3] => ram_block2a27.PORTADATAIN3
data_a[3] => ram_block2a28.PORTADATAIN3
data_a[3] => ram_block2a29.PORTADATAIN3
data_a[3] => ram_block2a30.PORTADATAIN3
data_a[3] => ram_block2a31.PORTADATAIN3
data_a[3] => ram_block2a32.PORTADATAIN3
data_a[3] => ram_block2a33.PORTADATAIN3
data_a[3] => ram_block2a34.PORTADATAIN3
data_a[3] => ram_block2a35.PORTADATAIN3
data_a[3] => ram_block2a36.PORTADATAIN3
data_a[3] => ram_block2a37.PORTADATAIN3
data_a[3] => ram_block2a38.PORTADATAIN3
data_a[3] => ram_block2a39.PORTADATAIN3
data_a[3] => ram_block2a40.PORTADATAIN3
data_a[3] => ram_block2a41.PORTADATAIN3
data_a[3] => ram_block2a42.PORTADATAIN3
data_a[3] => ram_block2a43.PORTADATAIN3
data_a[3] => ram_block2a44.PORTADATAIN3
data_a[3] => ram_block2a45.PORTADATAIN3
data_a[3] => ram_block2a46.PORTADATAIN3
data_a[3] => ram_block2a47.PORTADATAIN3
data_a[3] => ram_block2a48.PORTADATAIN3
data_a[3] => ram_block2a49.PORTADATAIN3
data_a[3] => ram_block2a50.PORTADATAIN3
data_a[4] => ram_block2a0.PORTADATAIN4
data_a[4] => ram_block2a1.PORTADATAIN4
data_a[4] => ram_block2a2.PORTADATAIN4
data_a[4] => ram_block2a3.PORTADATAIN4
data_a[4] => ram_block2a4.PORTADATAIN4
data_a[4] => ram_block2a5.PORTADATAIN4
data_a[4] => ram_block2a6.PORTADATAIN4
data_a[4] => ram_block2a7.PORTADATAIN4
data_a[4] => ram_block2a8.PORTADATAIN4
data_a[4] => ram_block2a9.PORTADATAIN4
data_a[4] => ram_block2a10.PORTADATAIN4
data_a[4] => ram_block2a11.PORTADATAIN4
data_a[4] => ram_block2a12.PORTADATAIN4
data_a[4] => ram_block2a13.PORTADATAIN4
data_a[4] => ram_block2a14.PORTADATAIN4
data_a[4] => ram_block2a15.PORTADATAIN4
data_a[4] => ram_block2a16.PORTADATAIN4
data_a[4] => ram_block2a17.PORTADATAIN4
data_a[4] => ram_block2a18.PORTADATAIN4
data_a[4] => ram_block2a19.PORTADATAIN4
data_a[4] => ram_block2a20.PORTADATAIN4
data_a[4] => ram_block2a21.PORTADATAIN4
data_a[4] => ram_block2a22.PORTADATAIN4
data_a[4] => ram_block2a23.PORTADATAIN4
data_a[4] => ram_block2a24.PORTADATAIN4
data_a[4] => ram_block2a25.PORTADATAIN4
data_a[4] => ram_block2a26.PORTADATAIN4
data_a[4] => ram_block2a27.PORTADATAIN4
data_a[4] => ram_block2a28.PORTADATAIN4
data_a[4] => ram_block2a29.PORTADATAIN4
data_a[4] => ram_block2a30.PORTADATAIN4
data_a[4] => ram_block2a31.PORTADATAIN4
data_a[4] => ram_block2a32.PORTADATAIN4
data_a[4] => ram_block2a33.PORTADATAIN4
data_a[4] => ram_block2a34.PORTADATAIN4
data_a[4] => ram_block2a35.PORTADATAIN4
data_a[4] => ram_block2a36.PORTADATAIN4
data_a[4] => ram_block2a37.PORTADATAIN4
data_a[4] => ram_block2a38.PORTADATAIN4
data_a[4] => ram_block2a39.PORTADATAIN4
data_a[4] => ram_block2a40.PORTADATAIN4
data_a[4] => ram_block2a41.PORTADATAIN4
data_a[4] => ram_block2a42.PORTADATAIN4
data_a[4] => ram_block2a43.PORTADATAIN4
data_a[4] => ram_block2a44.PORTADATAIN4
data_a[4] => ram_block2a45.PORTADATAIN4
data_a[4] => ram_block2a46.PORTADATAIN4
data_a[4] => ram_block2a47.PORTADATAIN4
data_a[4] => ram_block2a48.PORTADATAIN4
data_a[4] => ram_block2a49.PORTADATAIN4
data_a[4] => ram_block2a50.PORTADATAIN4
data_a[5] => ram_block2a0.PORTADATAIN5
data_a[5] => ram_block2a1.PORTADATAIN5
data_a[5] => ram_block2a2.PORTADATAIN5
data_a[5] => ram_block2a3.PORTADATAIN5
data_a[5] => ram_block2a4.PORTADATAIN5
data_a[5] => ram_block2a5.PORTADATAIN5
data_a[5] => ram_block2a6.PORTADATAIN5
data_a[5] => ram_block2a7.PORTADATAIN5
data_a[5] => ram_block2a8.PORTADATAIN5
data_a[5] => ram_block2a9.PORTADATAIN5
data_a[5] => ram_block2a10.PORTADATAIN5
data_a[5] => ram_block2a11.PORTADATAIN5
data_a[5] => ram_block2a12.PORTADATAIN5
data_a[5] => ram_block2a13.PORTADATAIN5
data_a[5] => ram_block2a14.PORTADATAIN5
data_a[5] => ram_block2a15.PORTADATAIN5
data_a[5] => ram_block2a16.PORTADATAIN5
data_a[5] => ram_block2a17.PORTADATAIN5
data_a[5] => ram_block2a18.PORTADATAIN5
data_a[5] => ram_block2a19.PORTADATAIN5
data_a[5] => ram_block2a20.PORTADATAIN5
data_a[5] => ram_block2a21.PORTADATAIN5
data_a[5] => ram_block2a22.PORTADATAIN5
data_a[5] => ram_block2a23.PORTADATAIN5
data_a[5] => ram_block2a24.PORTADATAIN5
data_a[5] => ram_block2a25.PORTADATAIN5
data_a[5] => ram_block2a26.PORTADATAIN5
data_a[5] => ram_block2a27.PORTADATAIN5
data_a[5] => ram_block2a28.PORTADATAIN5
data_a[5] => ram_block2a29.PORTADATAIN5
data_a[5] => ram_block2a30.PORTADATAIN5
data_a[5] => ram_block2a31.PORTADATAIN5
data_a[5] => ram_block2a32.PORTADATAIN5
data_a[5] => ram_block2a33.PORTADATAIN5
data_a[5] => ram_block2a34.PORTADATAIN5
data_a[5] => ram_block2a35.PORTADATAIN5
data_a[5] => ram_block2a36.PORTADATAIN5
data_a[5] => ram_block2a37.PORTADATAIN5
data_a[5] => ram_block2a38.PORTADATAIN5
data_a[5] => ram_block2a39.PORTADATAIN5
data_a[5] => ram_block2a40.PORTADATAIN5
data_a[5] => ram_block2a41.PORTADATAIN5
data_a[5] => ram_block2a42.PORTADATAIN5
data_a[5] => ram_block2a43.PORTADATAIN5
data_a[5] => ram_block2a44.PORTADATAIN5
data_a[5] => ram_block2a45.PORTADATAIN5
data_a[5] => ram_block2a46.PORTADATAIN5
data_a[5] => ram_block2a47.PORTADATAIN5
data_a[5] => ram_block2a48.PORTADATAIN5
data_a[5] => ram_block2a49.PORTADATAIN5
data_a[5] => ram_block2a50.PORTADATAIN5
data_a[6] => ram_block2a0.PORTADATAIN6
data_a[6] => ram_block2a1.PORTADATAIN6
data_a[6] => ram_block2a2.PORTADATAIN6
data_a[6] => ram_block2a3.PORTADATAIN6
data_a[6] => ram_block2a4.PORTADATAIN6
data_a[6] => ram_block2a5.PORTADATAIN6
data_a[6] => ram_block2a6.PORTADATAIN6
data_a[6] => ram_block2a7.PORTADATAIN6
data_a[6] => ram_block2a8.PORTADATAIN6
data_a[6] => ram_block2a9.PORTADATAIN6
data_a[6] => ram_block2a10.PORTADATAIN6
data_a[6] => ram_block2a11.PORTADATAIN6
data_a[6] => ram_block2a12.PORTADATAIN6
data_a[6] => ram_block2a13.PORTADATAIN6
data_a[6] => ram_block2a14.PORTADATAIN6
data_a[6] => ram_block2a15.PORTADATAIN6
data_a[6] => ram_block2a16.PORTADATAIN6
data_a[6] => ram_block2a17.PORTADATAIN6
data_a[6] => ram_block2a18.PORTADATAIN6
data_a[6] => ram_block2a19.PORTADATAIN6
data_a[6] => ram_block2a20.PORTADATAIN6
data_a[6] => ram_block2a21.PORTADATAIN6
data_a[6] => ram_block2a22.PORTADATAIN6
data_a[6] => ram_block2a23.PORTADATAIN6
data_a[6] => ram_block2a24.PORTADATAIN6
data_a[6] => ram_block2a25.PORTADATAIN6
data_a[6] => ram_block2a26.PORTADATAIN6
data_a[6] => ram_block2a27.PORTADATAIN6
data_a[6] => ram_block2a28.PORTADATAIN6
data_a[6] => ram_block2a29.PORTADATAIN6
data_a[6] => ram_block2a30.PORTADATAIN6
data_a[6] => ram_block2a31.PORTADATAIN6
data_a[6] => ram_block2a32.PORTADATAIN6
data_a[6] => ram_block2a33.PORTADATAIN6
data_a[6] => ram_block2a34.PORTADATAIN6
data_a[6] => ram_block2a35.PORTADATAIN6
data_a[6] => ram_block2a36.PORTADATAIN6
data_a[6] => ram_block2a37.PORTADATAIN6
data_a[6] => ram_block2a38.PORTADATAIN6
data_a[6] => ram_block2a39.PORTADATAIN6
data_a[6] => ram_block2a40.PORTADATAIN6
data_a[6] => ram_block2a41.PORTADATAIN6
data_a[6] => ram_block2a42.PORTADATAIN6
data_a[6] => ram_block2a43.PORTADATAIN6
data_a[6] => ram_block2a44.PORTADATAIN6
data_a[6] => ram_block2a45.PORTADATAIN6
data_a[6] => ram_block2a46.PORTADATAIN6
data_a[6] => ram_block2a47.PORTADATAIN6
data_a[6] => ram_block2a48.PORTADATAIN6
data_a[6] => ram_block2a49.PORTADATAIN6
data_a[6] => ram_block2a50.PORTADATAIN6
data_a[7] => ram_block2a0.PORTADATAIN7
data_a[7] => ram_block2a1.PORTADATAIN7
data_a[7] => ram_block2a2.PORTADATAIN7
data_a[7] => ram_block2a3.PORTADATAIN7
data_a[7] => ram_block2a4.PORTADATAIN7
data_a[7] => ram_block2a5.PORTADATAIN7
data_a[7] => ram_block2a6.PORTADATAIN7
data_a[7] => ram_block2a7.PORTADATAIN7
data_a[7] => ram_block2a8.PORTADATAIN7
data_a[7] => ram_block2a9.PORTADATAIN7
data_a[7] => ram_block2a10.PORTADATAIN7
data_a[7] => ram_block2a11.PORTADATAIN7
data_a[7] => ram_block2a12.PORTADATAIN7
data_a[7] => ram_block2a13.PORTADATAIN7
data_a[7] => ram_block2a14.PORTADATAIN7
data_a[7] => ram_block2a15.PORTADATAIN7
data_a[7] => ram_block2a16.PORTADATAIN7
data_a[7] => ram_block2a17.PORTADATAIN7
data_a[7] => ram_block2a18.PORTADATAIN7
data_a[7] => ram_block2a19.PORTADATAIN7
data_a[7] => ram_block2a20.PORTADATAIN7
data_a[7] => ram_block2a21.PORTADATAIN7
data_a[7] => ram_block2a22.PORTADATAIN7
data_a[7] => ram_block2a23.PORTADATAIN7
data_a[7] => ram_block2a24.PORTADATAIN7
data_a[7] => ram_block2a25.PORTADATAIN7
data_a[7] => ram_block2a26.PORTADATAIN7
data_a[7] => ram_block2a27.PORTADATAIN7
data_a[7] => ram_block2a28.PORTADATAIN7
data_a[7] => ram_block2a29.PORTADATAIN7
data_a[7] => ram_block2a30.PORTADATAIN7
data_a[7] => ram_block2a31.PORTADATAIN7
data_a[7] => ram_block2a32.PORTADATAIN7
data_a[7] => ram_block2a33.PORTADATAIN7
data_a[7] => ram_block2a34.PORTADATAIN7
data_a[7] => ram_block2a35.PORTADATAIN7
data_a[7] => ram_block2a36.PORTADATAIN7
data_a[7] => ram_block2a37.PORTADATAIN7
data_a[7] => ram_block2a38.PORTADATAIN7
data_a[7] => ram_block2a39.PORTADATAIN7
data_a[7] => ram_block2a40.PORTADATAIN7
data_a[7] => ram_block2a41.PORTADATAIN7
data_a[7] => ram_block2a42.PORTADATAIN7
data_a[7] => ram_block2a43.PORTADATAIN7
data_a[7] => ram_block2a44.PORTADATAIN7
data_a[7] => ram_block2a45.PORTADATAIN7
data_a[7] => ram_block2a46.PORTADATAIN7
data_a[7] => ram_block2a47.PORTADATAIN7
data_a[7] => ram_block2a48.PORTADATAIN7
data_a[7] => ram_block2a49.PORTADATAIN7
data_a[7] => ram_block2a50.PORTADATAIN7
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a1.PORTBDATAIN
data_b[0] => ram_block2a2.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a4.PORTBDATAIN
data_b[0] => ram_block2a5.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a7.PORTBDATAIN
data_b[0] => ram_block2a8.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a10.PORTBDATAIN
data_b[0] => ram_block2a11.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a13.PORTBDATAIN
data_b[0] => ram_block2a14.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a16.PORTBDATAIN
data_b[0] => ram_block2a17.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a19.PORTBDATAIN
data_b[0] => ram_block2a20.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[0] => ram_block2a22.PORTBDATAIN
data_b[0] => ram_block2a23.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a25.PORTBDATAIN
data_b[0] => ram_block2a26.PORTBDATAIN
data_b[0] => ram_block2a27.PORTBDATAIN
data_b[0] => ram_block2a28.PORTBDATAIN
data_b[0] => ram_block2a29.PORTBDATAIN
data_b[0] => ram_block2a30.PORTBDATAIN
data_b[0] => ram_block2a31.PORTBDATAIN
data_b[0] => ram_block2a32.PORTBDATAIN
data_b[0] => ram_block2a33.PORTBDATAIN
data_b[0] => ram_block2a34.PORTBDATAIN
data_b[0] => ram_block2a35.PORTBDATAIN
data_b[0] => ram_block2a36.PORTBDATAIN
data_b[0] => ram_block2a37.PORTBDATAIN
data_b[0] => ram_block2a38.PORTBDATAIN
data_b[0] => ram_block2a39.PORTBDATAIN
data_b[0] => ram_block2a40.PORTBDATAIN
data_b[0] => ram_block2a41.PORTBDATAIN
data_b[0] => ram_block2a42.PORTBDATAIN
data_b[0] => ram_block2a43.PORTBDATAIN
data_b[0] => ram_block2a44.PORTBDATAIN
data_b[0] => ram_block2a45.PORTBDATAIN
data_b[0] => ram_block2a46.PORTBDATAIN
data_b[0] => ram_block2a47.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a49.PORTBDATAIN
data_b[0] => ram_block2a50.PORTBDATAIN
q_a[0] <= mux_akb:mux5.result[0]
q_a[1] <= mux_akb:mux5.result[1]
q_a[2] <= mux_akb:mux5.result[2]
q_a[3] <= mux_akb:mux5.result[3]
q_a[4] <= mux_akb:mux5.result[4]
q_a[5] <= mux_akb:mux5.result[5]
q_a[6] <= mux_akb:mux5.result[6]
q_a[7] <= mux_akb:mux5.result[7]
q_b[0] <= mux_3kb:mux6.result[0]
wren_a => decode_qpa:decode3.enable
wren_b => decode_qpa:decode4.enable


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode3
data[0] => w_anode2842w[1].IN0
data[0] => w_anode2859w[1].IN1
data[0] => w_anode2869w[1].IN0
data[0] => w_anode2879w[1].IN1
data[0] => w_anode2889w[1].IN0
data[0] => w_anode2899w[1].IN1
data[0] => w_anode2909w[1].IN0
data[0] => w_anode2919w[1].IN1
data[0] => w_anode2942w[1].IN0
data[0] => w_anode2953w[1].IN1
data[0] => w_anode2963w[1].IN0
data[0] => w_anode2973w[1].IN1
data[0] => w_anode2983w[1].IN0
data[0] => w_anode2993w[1].IN1
data[0] => w_anode3003w[1].IN0
data[0] => w_anode3013w[1].IN1
data[0] => w_anode3035w[1].IN0
data[0] => w_anode3046w[1].IN1
data[0] => w_anode3056w[1].IN0
data[0] => w_anode3066w[1].IN1
data[0] => w_anode3076w[1].IN0
data[0] => w_anode3086w[1].IN1
data[0] => w_anode3096w[1].IN0
data[0] => w_anode3106w[1].IN1
data[0] => w_anode3128w[1].IN0
data[0] => w_anode3139w[1].IN1
data[0] => w_anode3149w[1].IN0
data[0] => w_anode3159w[1].IN1
data[0] => w_anode3169w[1].IN0
data[0] => w_anode3179w[1].IN1
data[0] => w_anode3189w[1].IN0
data[0] => w_anode3199w[1].IN1
data[0] => w_anode3221w[1].IN0
data[0] => w_anode3232w[1].IN1
data[0] => w_anode3242w[1].IN0
data[0] => w_anode3252w[1].IN1
data[0] => w_anode3262w[1].IN0
data[0] => w_anode3272w[1].IN1
data[0] => w_anode3282w[1].IN0
data[0] => w_anode3292w[1].IN1
data[0] => w_anode3314w[1].IN0
data[0] => w_anode3325w[1].IN1
data[0] => w_anode3335w[1].IN0
data[0] => w_anode3345w[1].IN1
data[0] => w_anode3355w[1].IN0
data[0] => w_anode3365w[1].IN1
data[0] => w_anode3375w[1].IN0
data[0] => w_anode3385w[1].IN1
data[0] => w_anode3407w[1].IN0
data[0] => w_anode3418w[1].IN1
data[0] => w_anode3428w[1].IN0
data[0] => w_anode3438w[1].IN1
data[0] => w_anode3448w[1].IN0
data[0] => w_anode3458w[1].IN1
data[0] => w_anode3468w[1].IN0
data[0] => w_anode3478w[1].IN1
data[0] => w_anode3500w[1].IN0
data[0] => w_anode3511w[1].IN1
data[0] => w_anode3521w[1].IN0
data[0] => w_anode3531w[1].IN1
data[0] => w_anode3541w[1].IN0
data[0] => w_anode3551w[1].IN1
data[0] => w_anode3561w[1].IN0
data[0] => w_anode3571w[1].IN1
data[1] => w_anode2842w[2].IN0
data[1] => w_anode2859w[2].IN0
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2879w[2].IN1
data[1] => w_anode2889w[2].IN0
data[1] => w_anode2899w[2].IN0
data[1] => w_anode2909w[2].IN1
data[1] => w_anode2919w[2].IN1
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2953w[2].IN0
data[1] => w_anode2963w[2].IN1
data[1] => w_anode2973w[2].IN1
data[1] => w_anode2983w[2].IN0
data[1] => w_anode2993w[2].IN0
data[1] => w_anode3003w[2].IN1
data[1] => w_anode3013w[2].IN1
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3046w[2].IN0
data[1] => w_anode3056w[2].IN1
data[1] => w_anode3066w[2].IN1
data[1] => w_anode3076w[2].IN0
data[1] => w_anode3086w[2].IN0
data[1] => w_anode3096w[2].IN1
data[1] => w_anode3106w[2].IN1
data[1] => w_anode3128w[2].IN0
data[1] => w_anode3139w[2].IN0
data[1] => w_anode3149w[2].IN1
data[1] => w_anode3159w[2].IN1
data[1] => w_anode3169w[2].IN0
data[1] => w_anode3179w[2].IN0
data[1] => w_anode3189w[2].IN1
data[1] => w_anode3199w[2].IN1
data[1] => w_anode3221w[2].IN0
data[1] => w_anode3232w[2].IN0
data[1] => w_anode3242w[2].IN1
data[1] => w_anode3252w[2].IN1
data[1] => w_anode3262w[2].IN0
data[1] => w_anode3272w[2].IN0
data[1] => w_anode3282w[2].IN1
data[1] => w_anode3292w[2].IN1
data[1] => w_anode3314w[2].IN0
data[1] => w_anode3325w[2].IN0
data[1] => w_anode3335w[2].IN1
data[1] => w_anode3345w[2].IN1
data[1] => w_anode3355w[2].IN0
data[1] => w_anode3365w[2].IN0
data[1] => w_anode3375w[2].IN1
data[1] => w_anode3385w[2].IN1
data[1] => w_anode3407w[2].IN0
data[1] => w_anode3418w[2].IN0
data[1] => w_anode3428w[2].IN1
data[1] => w_anode3438w[2].IN1
data[1] => w_anode3448w[2].IN0
data[1] => w_anode3458w[2].IN0
data[1] => w_anode3468w[2].IN1
data[1] => w_anode3478w[2].IN1
data[1] => w_anode3500w[2].IN0
data[1] => w_anode3511w[2].IN0
data[1] => w_anode3521w[2].IN1
data[1] => w_anode3531w[2].IN1
data[1] => w_anode3541w[2].IN0
data[1] => w_anode3551w[2].IN0
data[1] => w_anode3561w[2].IN1
data[1] => w_anode3571w[2].IN1
data[2] => w_anode2842w[3].IN0
data[2] => w_anode2859w[3].IN0
data[2] => w_anode2869w[3].IN0
data[2] => w_anode2879w[3].IN0
data[2] => w_anode2889w[3].IN1
data[2] => w_anode2899w[3].IN1
data[2] => w_anode2909w[3].IN1
data[2] => w_anode2919w[3].IN1
data[2] => w_anode2942w[3].IN0
data[2] => w_anode2953w[3].IN0
data[2] => w_anode2963w[3].IN0
data[2] => w_anode2973w[3].IN0
data[2] => w_anode2983w[3].IN1
data[2] => w_anode2993w[3].IN1
data[2] => w_anode3003w[3].IN1
data[2] => w_anode3013w[3].IN1
data[2] => w_anode3035w[3].IN0
data[2] => w_anode3046w[3].IN0
data[2] => w_anode3056w[3].IN0
data[2] => w_anode3066w[3].IN0
data[2] => w_anode3076w[3].IN1
data[2] => w_anode3086w[3].IN1
data[2] => w_anode3096w[3].IN1
data[2] => w_anode3106w[3].IN1
data[2] => w_anode3128w[3].IN0
data[2] => w_anode3139w[3].IN0
data[2] => w_anode3149w[3].IN0
data[2] => w_anode3159w[3].IN0
data[2] => w_anode3169w[3].IN1
data[2] => w_anode3179w[3].IN1
data[2] => w_anode3189w[3].IN1
data[2] => w_anode3199w[3].IN1
data[2] => w_anode3221w[3].IN0
data[2] => w_anode3232w[3].IN0
data[2] => w_anode3242w[3].IN0
data[2] => w_anode3252w[3].IN0
data[2] => w_anode3262w[3].IN1
data[2] => w_anode3272w[3].IN1
data[2] => w_anode3282w[3].IN1
data[2] => w_anode3292w[3].IN1
data[2] => w_anode3314w[3].IN0
data[2] => w_anode3325w[3].IN0
data[2] => w_anode3335w[3].IN0
data[2] => w_anode3345w[3].IN0
data[2] => w_anode3355w[3].IN1
data[2] => w_anode3365w[3].IN1
data[2] => w_anode3375w[3].IN1
data[2] => w_anode3385w[3].IN1
data[2] => w_anode3407w[3].IN0
data[2] => w_anode3418w[3].IN0
data[2] => w_anode3428w[3].IN0
data[2] => w_anode3438w[3].IN0
data[2] => w_anode3448w[3].IN1
data[2] => w_anode3458w[3].IN1
data[2] => w_anode3468w[3].IN1
data[2] => w_anode3478w[3].IN1
data[2] => w_anode3500w[3].IN0
data[2] => w_anode3511w[3].IN0
data[2] => w_anode3521w[3].IN0
data[2] => w_anode3531w[3].IN0
data[2] => w_anode3541w[3].IN1
data[2] => w_anode3551w[3].IN1
data[2] => w_anode3561w[3].IN1
data[2] => w_anode3571w[3].IN1
data[3] => w_anode2825w[1].IN0
data[3] => w_anode2931w[1].IN1
data[3] => w_anode3024w[1].IN0
data[3] => w_anode3117w[1].IN1
data[3] => w_anode3210w[1].IN0
data[3] => w_anode3303w[1].IN1
data[3] => w_anode3396w[1].IN0
data[3] => w_anode3489w[1].IN1
data[4] => w_anode2825w[2].IN0
data[4] => w_anode2931w[2].IN0
data[4] => w_anode3024w[2].IN1
data[4] => w_anode3117w[2].IN1
data[4] => w_anode3210w[2].IN0
data[4] => w_anode3303w[2].IN0
data[4] => w_anode3396w[2].IN1
data[4] => w_anode3489w[2].IN1
data[5] => w_anode2825w[3].IN0
data[5] => w_anode2931w[3].IN0
data[5] => w_anode3024w[3].IN0
data[5] => w_anode3117w[3].IN0
data[5] => w_anode3210w[3].IN1
data[5] => w_anode3303w[3].IN1
data[5] => w_anode3396w[3].IN1
data[5] => w_anode3489w[3].IN1
enable => w_anode2825w[1].IN0
enable => w_anode2931w[1].IN0
enable => w_anode3024w[1].IN0
enable => w_anode3117w[1].IN0
enable => w_anode3210w[1].IN0
enable => w_anode3303w[1].IN0
enable => w_anode3396w[1].IN0
enable => w_anode3489w[1].IN0
eq[0] <= w_anode2842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode3282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode3292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode3314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode3325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode3335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode3345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode3355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode3365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode3375w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode3385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode3407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode3418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode3428w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode4
data[0] => w_anode2842w[1].IN0
data[0] => w_anode2859w[1].IN1
data[0] => w_anode2869w[1].IN0
data[0] => w_anode2879w[1].IN1
data[0] => w_anode2889w[1].IN0
data[0] => w_anode2899w[1].IN1
data[0] => w_anode2909w[1].IN0
data[0] => w_anode2919w[1].IN1
data[0] => w_anode2942w[1].IN0
data[0] => w_anode2953w[1].IN1
data[0] => w_anode2963w[1].IN0
data[0] => w_anode2973w[1].IN1
data[0] => w_anode2983w[1].IN0
data[0] => w_anode2993w[1].IN1
data[0] => w_anode3003w[1].IN0
data[0] => w_anode3013w[1].IN1
data[0] => w_anode3035w[1].IN0
data[0] => w_anode3046w[1].IN1
data[0] => w_anode3056w[1].IN0
data[0] => w_anode3066w[1].IN1
data[0] => w_anode3076w[1].IN0
data[0] => w_anode3086w[1].IN1
data[0] => w_anode3096w[1].IN0
data[0] => w_anode3106w[1].IN1
data[0] => w_anode3128w[1].IN0
data[0] => w_anode3139w[1].IN1
data[0] => w_anode3149w[1].IN0
data[0] => w_anode3159w[1].IN1
data[0] => w_anode3169w[1].IN0
data[0] => w_anode3179w[1].IN1
data[0] => w_anode3189w[1].IN0
data[0] => w_anode3199w[1].IN1
data[0] => w_anode3221w[1].IN0
data[0] => w_anode3232w[1].IN1
data[0] => w_anode3242w[1].IN0
data[0] => w_anode3252w[1].IN1
data[0] => w_anode3262w[1].IN0
data[0] => w_anode3272w[1].IN1
data[0] => w_anode3282w[1].IN0
data[0] => w_anode3292w[1].IN1
data[0] => w_anode3314w[1].IN0
data[0] => w_anode3325w[1].IN1
data[0] => w_anode3335w[1].IN0
data[0] => w_anode3345w[1].IN1
data[0] => w_anode3355w[1].IN0
data[0] => w_anode3365w[1].IN1
data[0] => w_anode3375w[1].IN0
data[0] => w_anode3385w[1].IN1
data[0] => w_anode3407w[1].IN0
data[0] => w_anode3418w[1].IN1
data[0] => w_anode3428w[1].IN0
data[0] => w_anode3438w[1].IN1
data[0] => w_anode3448w[1].IN0
data[0] => w_anode3458w[1].IN1
data[0] => w_anode3468w[1].IN0
data[0] => w_anode3478w[1].IN1
data[0] => w_anode3500w[1].IN0
data[0] => w_anode3511w[1].IN1
data[0] => w_anode3521w[1].IN0
data[0] => w_anode3531w[1].IN1
data[0] => w_anode3541w[1].IN0
data[0] => w_anode3551w[1].IN1
data[0] => w_anode3561w[1].IN0
data[0] => w_anode3571w[1].IN1
data[1] => w_anode2842w[2].IN0
data[1] => w_anode2859w[2].IN0
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2879w[2].IN1
data[1] => w_anode2889w[2].IN0
data[1] => w_anode2899w[2].IN0
data[1] => w_anode2909w[2].IN1
data[1] => w_anode2919w[2].IN1
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2953w[2].IN0
data[1] => w_anode2963w[2].IN1
data[1] => w_anode2973w[2].IN1
data[1] => w_anode2983w[2].IN0
data[1] => w_anode2993w[2].IN0
data[1] => w_anode3003w[2].IN1
data[1] => w_anode3013w[2].IN1
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3046w[2].IN0
data[1] => w_anode3056w[2].IN1
data[1] => w_anode3066w[2].IN1
data[1] => w_anode3076w[2].IN0
data[1] => w_anode3086w[2].IN0
data[1] => w_anode3096w[2].IN1
data[1] => w_anode3106w[2].IN1
data[1] => w_anode3128w[2].IN0
data[1] => w_anode3139w[2].IN0
data[1] => w_anode3149w[2].IN1
data[1] => w_anode3159w[2].IN1
data[1] => w_anode3169w[2].IN0
data[1] => w_anode3179w[2].IN0
data[1] => w_anode3189w[2].IN1
data[1] => w_anode3199w[2].IN1
data[1] => w_anode3221w[2].IN0
data[1] => w_anode3232w[2].IN0
data[1] => w_anode3242w[2].IN1
data[1] => w_anode3252w[2].IN1
data[1] => w_anode3262w[2].IN0
data[1] => w_anode3272w[2].IN0
data[1] => w_anode3282w[2].IN1
data[1] => w_anode3292w[2].IN1
data[1] => w_anode3314w[2].IN0
data[1] => w_anode3325w[2].IN0
data[1] => w_anode3335w[2].IN1
data[1] => w_anode3345w[2].IN1
data[1] => w_anode3355w[2].IN0
data[1] => w_anode3365w[2].IN0
data[1] => w_anode3375w[2].IN1
data[1] => w_anode3385w[2].IN1
data[1] => w_anode3407w[2].IN0
data[1] => w_anode3418w[2].IN0
data[1] => w_anode3428w[2].IN1
data[1] => w_anode3438w[2].IN1
data[1] => w_anode3448w[2].IN0
data[1] => w_anode3458w[2].IN0
data[1] => w_anode3468w[2].IN1
data[1] => w_anode3478w[2].IN1
data[1] => w_anode3500w[2].IN0
data[1] => w_anode3511w[2].IN0
data[1] => w_anode3521w[2].IN1
data[1] => w_anode3531w[2].IN1
data[1] => w_anode3541w[2].IN0
data[1] => w_anode3551w[2].IN0
data[1] => w_anode3561w[2].IN1
data[1] => w_anode3571w[2].IN1
data[2] => w_anode2842w[3].IN0
data[2] => w_anode2859w[3].IN0
data[2] => w_anode2869w[3].IN0
data[2] => w_anode2879w[3].IN0
data[2] => w_anode2889w[3].IN1
data[2] => w_anode2899w[3].IN1
data[2] => w_anode2909w[3].IN1
data[2] => w_anode2919w[3].IN1
data[2] => w_anode2942w[3].IN0
data[2] => w_anode2953w[3].IN0
data[2] => w_anode2963w[3].IN0
data[2] => w_anode2973w[3].IN0
data[2] => w_anode2983w[3].IN1
data[2] => w_anode2993w[3].IN1
data[2] => w_anode3003w[3].IN1
data[2] => w_anode3013w[3].IN1
data[2] => w_anode3035w[3].IN0
data[2] => w_anode3046w[3].IN0
data[2] => w_anode3056w[3].IN0
data[2] => w_anode3066w[3].IN0
data[2] => w_anode3076w[3].IN1
data[2] => w_anode3086w[3].IN1
data[2] => w_anode3096w[3].IN1
data[2] => w_anode3106w[3].IN1
data[2] => w_anode3128w[3].IN0
data[2] => w_anode3139w[3].IN0
data[2] => w_anode3149w[3].IN0
data[2] => w_anode3159w[3].IN0
data[2] => w_anode3169w[3].IN1
data[2] => w_anode3179w[3].IN1
data[2] => w_anode3189w[3].IN1
data[2] => w_anode3199w[3].IN1
data[2] => w_anode3221w[3].IN0
data[2] => w_anode3232w[3].IN0
data[2] => w_anode3242w[3].IN0
data[2] => w_anode3252w[3].IN0
data[2] => w_anode3262w[3].IN1
data[2] => w_anode3272w[3].IN1
data[2] => w_anode3282w[3].IN1
data[2] => w_anode3292w[3].IN1
data[2] => w_anode3314w[3].IN0
data[2] => w_anode3325w[3].IN0
data[2] => w_anode3335w[3].IN0
data[2] => w_anode3345w[3].IN0
data[2] => w_anode3355w[3].IN1
data[2] => w_anode3365w[3].IN1
data[2] => w_anode3375w[3].IN1
data[2] => w_anode3385w[3].IN1
data[2] => w_anode3407w[3].IN0
data[2] => w_anode3418w[3].IN0
data[2] => w_anode3428w[3].IN0
data[2] => w_anode3438w[3].IN0
data[2] => w_anode3448w[3].IN1
data[2] => w_anode3458w[3].IN1
data[2] => w_anode3468w[3].IN1
data[2] => w_anode3478w[3].IN1
data[2] => w_anode3500w[3].IN0
data[2] => w_anode3511w[3].IN0
data[2] => w_anode3521w[3].IN0
data[2] => w_anode3531w[3].IN0
data[2] => w_anode3541w[3].IN1
data[2] => w_anode3551w[3].IN1
data[2] => w_anode3561w[3].IN1
data[2] => w_anode3571w[3].IN1
data[3] => w_anode2825w[1].IN0
data[3] => w_anode2931w[1].IN1
data[3] => w_anode3024w[1].IN0
data[3] => w_anode3117w[1].IN1
data[3] => w_anode3210w[1].IN0
data[3] => w_anode3303w[1].IN1
data[3] => w_anode3396w[1].IN0
data[3] => w_anode3489w[1].IN1
data[4] => w_anode2825w[2].IN0
data[4] => w_anode2931w[2].IN0
data[4] => w_anode3024w[2].IN1
data[4] => w_anode3117w[2].IN1
data[4] => w_anode3210w[2].IN0
data[4] => w_anode3303w[2].IN0
data[4] => w_anode3396w[2].IN1
data[4] => w_anode3489w[2].IN1
data[5] => w_anode2825w[3].IN0
data[5] => w_anode2931w[3].IN0
data[5] => w_anode3024w[3].IN0
data[5] => w_anode3117w[3].IN0
data[5] => w_anode3210w[3].IN1
data[5] => w_anode3303w[3].IN1
data[5] => w_anode3396w[3].IN1
data[5] => w_anode3489w[3].IN1
enable => w_anode2825w[1].IN0
enable => w_anode2931w[1].IN0
enable => w_anode3024w[1].IN0
enable => w_anode3117w[1].IN0
enable => w_anode3210w[1].IN0
enable => w_anode3303w[1].IN0
enable => w_anode3396w[1].IN0
enable => w_anode3489w[1].IN0
eq[0] <= w_anode2842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode3282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode3292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode3314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode3325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode3335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode3345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode3355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode3365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode3375w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode3385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode3407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode3418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode3428w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_a
data[0] => w_anode2842w[1].IN0
data[0] => w_anode2859w[1].IN1
data[0] => w_anode2869w[1].IN0
data[0] => w_anode2879w[1].IN1
data[0] => w_anode2889w[1].IN0
data[0] => w_anode2899w[1].IN1
data[0] => w_anode2909w[1].IN0
data[0] => w_anode2919w[1].IN1
data[0] => w_anode2942w[1].IN0
data[0] => w_anode2953w[1].IN1
data[0] => w_anode2963w[1].IN0
data[0] => w_anode2973w[1].IN1
data[0] => w_anode2983w[1].IN0
data[0] => w_anode2993w[1].IN1
data[0] => w_anode3003w[1].IN0
data[0] => w_anode3013w[1].IN1
data[0] => w_anode3035w[1].IN0
data[0] => w_anode3046w[1].IN1
data[0] => w_anode3056w[1].IN0
data[0] => w_anode3066w[1].IN1
data[0] => w_anode3076w[1].IN0
data[0] => w_anode3086w[1].IN1
data[0] => w_anode3096w[1].IN0
data[0] => w_anode3106w[1].IN1
data[0] => w_anode3128w[1].IN0
data[0] => w_anode3139w[1].IN1
data[0] => w_anode3149w[1].IN0
data[0] => w_anode3159w[1].IN1
data[0] => w_anode3169w[1].IN0
data[0] => w_anode3179w[1].IN1
data[0] => w_anode3189w[1].IN0
data[0] => w_anode3199w[1].IN1
data[0] => w_anode3221w[1].IN0
data[0] => w_anode3232w[1].IN1
data[0] => w_anode3242w[1].IN0
data[0] => w_anode3252w[1].IN1
data[0] => w_anode3262w[1].IN0
data[0] => w_anode3272w[1].IN1
data[0] => w_anode3282w[1].IN0
data[0] => w_anode3292w[1].IN1
data[0] => w_anode3314w[1].IN0
data[0] => w_anode3325w[1].IN1
data[0] => w_anode3335w[1].IN0
data[0] => w_anode3345w[1].IN1
data[0] => w_anode3355w[1].IN0
data[0] => w_anode3365w[1].IN1
data[0] => w_anode3375w[1].IN0
data[0] => w_anode3385w[1].IN1
data[0] => w_anode3407w[1].IN0
data[0] => w_anode3418w[1].IN1
data[0] => w_anode3428w[1].IN0
data[0] => w_anode3438w[1].IN1
data[0] => w_anode3448w[1].IN0
data[0] => w_anode3458w[1].IN1
data[0] => w_anode3468w[1].IN0
data[0] => w_anode3478w[1].IN1
data[0] => w_anode3500w[1].IN0
data[0] => w_anode3511w[1].IN1
data[0] => w_anode3521w[1].IN0
data[0] => w_anode3531w[1].IN1
data[0] => w_anode3541w[1].IN0
data[0] => w_anode3551w[1].IN1
data[0] => w_anode3561w[1].IN0
data[0] => w_anode3571w[1].IN1
data[1] => w_anode2842w[2].IN0
data[1] => w_anode2859w[2].IN0
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2879w[2].IN1
data[1] => w_anode2889w[2].IN0
data[1] => w_anode2899w[2].IN0
data[1] => w_anode2909w[2].IN1
data[1] => w_anode2919w[2].IN1
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2953w[2].IN0
data[1] => w_anode2963w[2].IN1
data[1] => w_anode2973w[2].IN1
data[1] => w_anode2983w[2].IN0
data[1] => w_anode2993w[2].IN0
data[1] => w_anode3003w[2].IN1
data[1] => w_anode3013w[2].IN1
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3046w[2].IN0
data[1] => w_anode3056w[2].IN1
data[1] => w_anode3066w[2].IN1
data[1] => w_anode3076w[2].IN0
data[1] => w_anode3086w[2].IN0
data[1] => w_anode3096w[2].IN1
data[1] => w_anode3106w[2].IN1
data[1] => w_anode3128w[2].IN0
data[1] => w_anode3139w[2].IN0
data[1] => w_anode3149w[2].IN1
data[1] => w_anode3159w[2].IN1
data[1] => w_anode3169w[2].IN0
data[1] => w_anode3179w[2].IN0
data[1] => w_anode3189w[2].IN1
data[1] => w_anode3199w[2].IN1
data[1] => w_anode3221w[2].IN0
data[1] => w_anode3232w[2].IN0
data[1] => w_anode3242w[2].IN1
data[1] => w_anode3252w[2].IN1
data[1] => w_anode3262w[2].IN0
data[1] => w_anode3272w[2].IN0
data[1] => w_anode3282w[2].IN1
data[1] => w_anode3292w[2].IN1
data[1] => w_anode3314w[2].IN0
data[1] => w_anode3325w[2].IN0
data[1] => w_anode3335w[2].IN1
data[1] => w_anode3345w[2].IN1
data[1] => w_anode3355w[2].IN0
data[1] => w_anode3365w[2].IN0
data[1] => w_anode3375w[2].IN1
data[1] => w_anode3385w[2].IN1
data[1] => w_anode3407w[2].IN0
data[1] => w_anode3418w[2].IN0
data[1] => w_anode3428w[2].IN1
data[1] => w_anode3438w[2].IN1
data[1] => w_anode3448w[2].IN0
data[1] => w_anode3458w[2].IN0
data[1] => w_anode3468w[2].IN1
data[1] => w_anode3478w[2].IN1
data[1] => w_anode3500w[2].IN0
data[1] => w_anode3511w[2].IN0
data[1] => w_anode3521w[2].IN1
data[1] => w_anode3531w[2].IN1
data[1] => w_anode3541w[2].IN0
data[1] => w_anode3551w[2].IN0
data[1] => w_anode3561w[2].IN1
data[1] => w_anode3571w[2].IN1
data[2] => w_anode2842w[3].IN0
data[2] => w_anode2859w[3].IN0
data[2] => w_anode2869w[3].IN0
data[2] => w_anode2879w[3].IN0
data[2] => w_anode2889w[3].IN1
data[2] => w_anode2899w[3].IN1
data[2] => w_anode2909w[3].IN1
data[2] => w_anode2919w[3].IN1
data[2] => w_anode2942w[3].IN0
data[2] => w_anode2953w[3].IN0
data[2] => w_anode2963w[3].IN0
data[2] => w_anode2973w[3].IN0
data[2] => w_anode2983w[3].IN1
data[2] => w_anode2993w[3].IN1
data[2] => w_anode3003w[3].IN1
data[2] => w_anode3013w[3].IN1
data[2] => w_anode3035w[3].IN0
data[2] => w_anode3046w[3].IN0
data[2] => w_anode3056w[3].IN0
data[2] => w_anode3066w[3].IN0
data[2] => w_anode3076w[3].IN1
data[2] => w_anode3086w[3].IN1
data[2] => w_anode3096w[3].IN1
data[2] => w_anode3106w[3].IN1
data[2] => w_anode3128w[3].IN0
data[2] => w_anode3139w[3].IN0
data[2] => w_anode3149w[3].IN0
data[2] => w_anode3159w[3].IN0
data[2] => w_anode3169w[3].IN1
data[2] => w_anode3179w[3].IN1
data[2] => w_anode3189w[3].IN1
data[2] => w_anode3199w[3].IN1
data[2] => w_anode3221w[3].IN0
data[2] => w_anode3232w[3].IN0
data[2] => w_anode3242w[3].IN0
data[2] => w_anode3252w[3].IN0
data[2] => w_anode3262w[3].IN1
data[2] => w_anode3272w[3].IN1
data[2] => w_anode3282w[3].IN1
data[2] => w_anode3292w[3].IN1
data[2] => w_anode3314w[3].IN0
data[2] => w_anode3325w[3].IN0
data[2] => w_anode3335w[3].IN0
data[2] => w_anode3345w[3].IN0
data[2] => w_anode3355w[3].IN1
data[2] => w_anode3365w[3].IN1
data[2] => w_anode3375w[3].IN1
data[2] => w_anode3385w[3].IN1
data[2] => w_anode3407w[3].IN0
data[2] => w_anode3418w[3].IN0
data[2] => w_anode3428w[3].IN0
data[2] => w_anode3438w[3].IN0
data[2] => w_anode3448w[3].IN1
data[2] => w_anode3458w[3].IN1
data[2] => w_anode3468w[3].IN1
data[2] => w_anode3478w[3].IN1
data[2] => w_anode3500w[3].IN0
data[2] => w_anode3511w[3].IN0
data[2] => w_anode3521w[3].IN0
data[2] => w_anode3531w[3].IN0
data[2] => w_anode3541w[3].IN1
data[2] => w_anode3551w[3].IN1
data[2] => w_anode3561w[3].IN1
data[2] => w_anode3571w[3].IN1
data[3] => w_anode2825w[1].IN0
data[3] => w_anode2931w[1].IN1
data[3] => w_anode3024w[1].IN0
data[3] => w_anode3117w[1].IN1
data[3] => w_anode3210w[1].IN0
data[3] => w_anode3303w[1].IN1
data[3] => w_anode3396w[1].IN0
data[3] => w_anode3489w[1].IN1
data[4] => w_anode2825w[2].IN0
data[4] => w_anode2931w[2].IN0
data[4] => w_anode3024w[2].IN1
data[4] => w_anode3117w[2].IN1
data[4] => w_anode3210w[2].IN0
data[4] => w_anode3303w[2].IN0
data[4] => w_anode3396w[2].IN1
data[4] => w_anode3489w[2].IN1
data[5] => w_anode2825w[3].IN0
data[5] => w_anode2931w[3].IN0
data[5] => w_anode3024w[3].IN0
data[5] => w_anode3117w[3].IN0
data[5] => w_anode3210w[3].IN1
data[5] => w_anode3303w[3].IN1
data[5] => w_anode3396w[3].IN1
data[5] => w_anode3489w[3].IN1
enable => w_anode2825w[1].IN0
enable => w_anode2931w[1].IN0
enable => w_anode3024w[1].IN0
enable => w_anode3117w[1].IN0
enable => w_anode3210w[1].IN0
enable => w_anode3303w[1].IN0
enable => w_anode3396w[1].IN0
enable => w_anode3489w[1].IN0
eq[0] <= w_anode2842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode3282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode3292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode3314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode3325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode3335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode3345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode3355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode3365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode3375w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode3385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode3407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode3418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode3428w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|decode_qpa:decode_b
data[0] => w_anode2842w[1].IN0
data[0] => w_anode2859w[1].IN1
data[0] => w_anode2869w[1].IN0
data[0] => w_anode2879w[1].IN1
data[0] => w_anode2889w[1].IN0
data[0] => w_anode2899w[1].IN1
data[0] => w_anode2909w[1].IN0
data[0] => w_anode2919w[1].IN1
data[0] => w_anode2942w[1].IN0
data[0] => w_anode2953w[1].IN1
data[0] => w_anode2963w[1].IN0
data[0] => w_anode2973w[1].IN1
data[0] => w_anode2983w[1].IN0
data[0] => w_anode2993w[1].IN1
data[0] => w_anode3003w[1].IN0
data[0] => w_anode3013w[1].IN1
data[0] => w_anode3035w[1].IN0
data[0] => w_anode3046w[1].IN1
data[0] => w_anode3056w[1].IN0
data[0] => w_anode3066w[1].IN1
data[0] => w_anode3076w[1].IN0
data[0] => w_anode3086w[1].IN1
data[0] => w_anode3096w[1].IN0
data[0] => w_anode3106w[1].IN1
data[0] => w_anode3128w[1].IN0
data[0] => w_anode3139w[1].IN1
data[0] => w_anode3149w[1].IN0
data[0] => w_anode3159w[1].IN1
data[0] => w_anode3169w[1].IN0
data[0] => w_anode3179w[1].IN1
data[0] => w_anode3189w[1].IN0
data[0] => w_anode3199w[1].IN1
data[0] => w_anode3221w[1].IN0
data[0] => w_anode3232w[1].IN1
data[0] => w_anode3242w[1].IN0
data[0] => w_anode3252w[1].IN1
data[0] => w_anode3262w[1].IN0
data[0] => w_anode3272w[1].IN1
data[0] => w_anode3282w[1].IN0
data[0] => w_anode3292w[1].IN1
data[0] => w_anode3314w[1].IN0
data[0] => w_anode3325w[1].IN1
data[0] => w_anode3335w[1].IN0
data[0] => w_anode3345w[1].IN1
data[0] => w_anode3355w[1].IN0
data[0] => w_anode3365w[1].IN1
data[0] => w_anode3375w[1].IN0
data[0] => w_anode3385w[1].IN1
data[0] => w_anode3407w[1].IN0
data[0] => w_anode3418w[1].IN1
data[0] => w_anode3428w[1].IN0
data[0] => w_anode3438w[1].IN1
data[0] => w_anode3448w[1].IN0
data[0] => w_anode3458w[1].IN1
data[0] => w_anode3468w[1].IN0
data[0] => w_anode3478w[1].IN1
data[0] => w_anode3500w[1].IN0
data[0] => w_anode3511w[1].IN1
data[0] => w_anode3521w[1].IN0
data[0] => w_anode3531w[1].IN1
data[0] => w_anode3541w[1].IN0
data[0] => w_anode3551w[1].IN1
data[0] => w_anode3561w[1].IN0
data[0] => w_anode3571w[1].IN1
data[1] => w_anode2842w[2].IN0
data[1] => w_anode2859w[2].IN0
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2879w[2].IN1
data[1] => w_anode2889w[2].IN0
data[1] => w_anode2899w[2].IN0
data[1] => w_anode2909w[2].IN1
data[1] => w_anode2919w[2].IN1
data[1] => w_anode2942w[2].IN0
data[1] => w_anode2953w[2].IN0
data[1] => w_anode2963w[2].IN1
data[1] => w_anode2973w[2].IN1
data[1] => w_anode2983w[2].IN0
data[1] => w_anode2993w[2].IN0
data[1] => w_anode3003w[2].IN1
data[1] => w_anode3013w[2].IN1
data[1] => w_anode3035w[2].IN0
data[1] => w_anode3046w[2].IN0
data[1] => w_anode3056w[2].IN1
data[1] => w_anode3066w[2].IN1
data[1] => w_anode3076w[2].IN0
data[1] => w_anode3086w[2].IN0
data[1] => w_anode3096w[2].IN1
data[1] => w_anode3106w[2].IN1
data[1] => w_anode3128w[2].IN0
data[1] => w_anode3139w[2].IN0
data[1] => w_anode3149w[2].IN1
data[1] => w_anode3159w[2].IN1
data[1] => w_anode3169w[2].IN0
data[1] => w_anode3179w[2].IN0
data[1] => w_anode3189w[2].IN1
data[1] => w_anode3199w[2].IN1
data[1] => w_anode3221w[2].IN0
data[1] => w_anode3232w[2].IN0
data[1] => w_anode3242w[2].IN1
data[1] => w_anode3252w[2].IN1
data[1] => w_anode3262w[2].IN0
data[1] => w_anode3272w[2].IN0
data[1] => w_anode3282w[2].IN1
data[1] => w_anode3292w[2].IN1
data[1] => w_anode3314w[2].IN0
data[1] => w_anode3325w[2].IN0
data[1] => w_anode3335w[2].IN1
data[1] => w_anode3345w[2].IN1
data[1] => w_anode3355w[2].IN0
data[1] => w_anode3365w[2].IN0
data[1] => w_anode3375w[2].IN1
data[1] => w_anode3385w[2].IN1
data[1] => w_anode3407w[2].IN0
data[1] => w_anode3418w[2].IN0
data[1] => w_anode3428w[2].IN1
data[1] => w_anode3438w[2].IN1
data[1] => w_anode3448w[2].IN0
data[1] => w_anode3458w[2].IN0
data[1] => w_anode3468w[2].IN1
data[1] => w_anode3478w[2].IN1
data[1] => w_anode3500w[2].IN0
data[1] => w_anode3511w[2].IN0
data[1] => w_anode3521w[2].IN1
data[1] => w_anode3531w[2].IN1
data[1] => w_anode3541w[2].IN0
data[1] => w_anode3551w[2].IN0
data[1] => w_anode3561w[2].IN1
data[1] => w_anode3571w[2].IN1
data[2] => w_anode2842w[3].IN0
data[2] => w_anode2859w[3].IN0
data[2] => w_anode2869w[3].IN0
data[2] => w_anode2879w[3].IN0
data[2] => w_anode2889w[3].IN1
data[2] => w_anode2899w[3].IN1
data[2] => w_anode2909w[3].IN1
data[2] => w_anode2919w[3].IN1
data[2] => w_anode2942w[3].IN0
data[2] => w_anode2953w[3].IN0
data[2] => w_anode2963w[3].IN0
data[2] => w_anode2973w[3].IN0
data[2] => w_anode2983w[3].IN1
data[2] => w_anode2993w[3].IN1
data[2] => w_anode3003w[3].IN1
data[2] => w_anode3013w[3].IN1
data[2] => w_anode3035w[3].IN0
data[2] => w_anode3046w[3].IN0
data[2] => w_anode3056w[3].IN0
data[2] => w_anode3066w[3].IN0
data[2] => w_anode3076w[3].IN1
data[2] => w_anode3086w[3].IN1
data[2] => w_anode3096w[3].IN1
data[2] => w_anode3106w[3].IN1
data[2] => w_anode3128w[3].IN0
data[2] => w_anode3139w[3].IN0
data[2] => w_anode3149w[3].IN0
data[2] => w_anode3159w[3].IN0
data[2] => w_anode3169w[3].IN1
data[2] => w_anode3179w[3].IN1
data[2] => w_anode3189w[3].IN1
data[2] => w_anode3199w[3].IN1
data[2] => w_anode3221w[3].IN0
data[2] => w_anode3232w[3].IN0
data[2] => w_anode3242w[3].IN0
data[2] => w_anode3252w[3].IN0
data[2] => w_anode3262w[3].IN1
data[2] => w_anode3272w[3].IN1
data[2] => w_anode3282w[3].IN1
data[2] => w_anode3292w[3].IN1
data[2] => w_anode3314w[3].IN0
data[2] => w_anode3325w[3].IN0
data[2] => w_anode3335w[3].IN0
data[2] => w_anode3345w[3].IN0
data[2] => w_anode3355w[3].IN1
data[2] => w_anode3365w[3].IN1
data[2] => w_anode3375w[3].IN1
data[2] => w_anode3385w[3].IN1
data[2] => w_anode3407w[3].IN0
data[2] => w_anode3418w[3].IN0
data[2] => w_anode3428w[3].IN0
data[2] => w_anode3438w[3].IN0
data[2] => w_anode3448w[3].IN1
data[2] => w_anode3458w[3].IN1
data[2] => w_anode3468w[3].IN1
data[2] => w_anode3478w[3].IN1
data[2] => w_anode3500w[3].IN0
data[2] => w_anode3511w[3].IN0
data[2] => w_anode3521w[3].IN0
data[2] => w_anode3531w[3].IN0
data[2] => w_anode3541w[3].IN1
data[2] => w_anode3551w[3].IN1
data[2] => w_anode3561w[3].IN1
data[2] => w_anode3571w[3].IN1
data[3] => w_anode2825w[1].IN0
data[3] => w_anode2931w[1].IN1
data[3] => w_anode3024w[1].IN0
data[3] => w_anode3117w[1].IN1
data[3] => w_anode3210w[1].IN0
data[3] => w_anode3303w[1].IN1
data[3] => w_anode3396w[1].IN0
data[3] => w_anode3489w[1].IN1
data[4] => w_anode2825w[2].IN0
data[4] => w_anode2931w[2].IN0
data[4] => w_anode3024w[2].IN1
data[4] => w_anode3117w[2].IN1
data[4] => w_anode3210w[2].IN0
data[4] => w_anode3303w[2].IN0
data[4] => w_anode3396w[2].IN1
data[4] => w_anode3489w[2].IN1
data[5] => w_anode2825w[3].IN0
data[5] => w_anode2931w[3].IN0
data[5] => w_anode3024w[3].IN0
data[5] => w_anode3117w[3].IN0
data[5] => w_anode3210w[3].IN1
data[5] => w_anode3303w[3].IN1
data[5] => w_anode3396w[3].IN1
data[5] => w_anode3489w[3].IN1
enable => w_anode2825w[1].IN0
enable => w_anode2931w[1].IN0
enable => w_anode3024w[1].IN0
enable => w_anode3117w[1].IN0
enable => w_anode3210w[1].IN0
enable => w_anode3303w[1].IN0
enable => w_anode3396w[1].IN0
enable => w_anode3489w[1].IN0
eq[0] <= w_anode2842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode3003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode3013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode3046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode3056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode3066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode3076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode3086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode3096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode3106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode3128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode3139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode3149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode3159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode3169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode3179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode3189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode3199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode3221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode3232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode3242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode3252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode3262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode3272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode3282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode3292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode3314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode3325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode3335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode3345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode3355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode3365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode3375w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode3385w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode3407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode3418w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode3428w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|mux_akb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[247] => _.IN1
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN0
data[300] => _.IN0
data[301] => _.IN0
data[301] => _.IN0
data[302] => _.IN0
data[302] => _.IN0
data[303] => _.IN0
data[303] => _.IN0
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[312] => _.IN0
data[312] => _.IN0
data[313] => _.IN0
data[313] => _.IN0
data[314] => _.IN0
data[314] => _.IN0
data[315] => _.IN0
data[315] => _.IN0
data[316] => _.IN0
data[316] => _.IN0
data[317] => _.IN0
data[317] => _.IN0
data[318] => _.IN0
data[318] => _.IN0
data[319] => _.IN0
data[319] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[320] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[321] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[322] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[323] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[324] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[325] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[326] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[327] => _.IN0
data[328] => _.IN0
data[328] => _.IN0
data[328] => _.IN0
data[328] => _.IN0
data[329] => _.IN0
data[329] => _.IN0
data[329] => _.IN0
data[329] => _.IN0
data[330] => _.IN0
data[330] => _.IN0
data[330] => _.IN0
data[330] => _.IN0
data[331] => _.IN0
data[331] => _.IN0
data[331] => _.IN0
data[331] => _.IN0
data[332] => _.IN0
data[332] => _.IN0
data[332] => _.IN0
data[332] => _.IN0
data[333] => _.IN0
data[333] => _.IN0
data[333] => _.IN0
data[333] => _.IN0
data[334] => _.IN0
data[334] => _.IN0
data[334] => _.IN0
data[334] => _.IN0
data[335] => _.IN0
data[335] => _.IN0
data[335] => _.IN0
data[335] => _.IN0
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[344] => _.IN0
data[344] => _.IN0
data[344] => _.IN0
data[344] => _.IN0
data[345] => _.IN0
data[345] => _.IN0
data[345] => _.IN0
data[345] => _.IN0
data[346] => _.IN0
data[346] => _.IN0
data[346] => _.IN0
data[346] => _.IN0
data[347] => _.IN0
data[347] => _.IN0
data[347] => _.IN0
data[347] => _.IN0
data[348] => _.IN0
data[348] => _.IN0
data[348] => _.IN0
data[348] => _.IN0
data[349] => _.IN0
data[349] => _.IN0
data[349] => _.IN0
data[349] => _.IN0
data[350] => _.IN0
data[350] => _.IN0
data[350] => _.IN0
data[350] => _.IN0
data[351] => _.IN0
data[351] => _.IN0
data[351] => _.IN0
data[351] => _.IN0
data[352] => _.IN0
data[352] => _.IN0
data[352] => _.IN0
data[352] => _.IN0
data[353] => _.IN0
data[353] => _.IN0
data[353] => _.IN0
data[353] => _.IN0
data[354] => _.IN0
data[354] => _.IN0
data[354] => _.IN0
data[354] => _.IN0
data[355] => _.IN0
data[355] => _.IN0
data[355] => _.IN0
data[355] => _.IN0
data[356] => _.IN0
data[356] => _.IN0
data[356] => _.IN0
data[356] => _.IN0
data[357] => _.IN0
data[357] => _.IN0
data[357] => _.IN0
data[357] => _.IN0
data[358] => _.IN0
data[358] => _.IN0
data[358] => _.IN0
data[358] => _.IN0
data[359] => _.IN0
data[359] => _.IN0
data[359] => _.IN0
data[359] => _.IN0
data[360] => _.IN0
data[360] => _.IN0
data[361] => _.IN0
data[361] => _.IN0
data[362] => _.IN0
data[362] => _.IN0
data[363] => _.IN0
data[363] => _.IN0
data[364] => _.IN0
data[364] => _.IN0
data[365] => _.IN0
data[365] => _.IN0
data[366] => _.IN0
data[366] => _.IN0
data[367] => _.IN0
data[367] => _.IN0
data[368] => _.IN1
data[368] => _.IN1
data[368] => _.IN1
data[368] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[376] => _.IN0
data[376] => _.IN0
data[377] => _.IN0
data[377] => _.IN0
data[378] => _.IN0
data[378] => _.IN0
data[379] => _.IN0
data[379] => _.IN0
data[380] => _.IN0
data[380] => _.IN0
data[381] => _.IN0
data[381] => _.IN0
data[382] => _.IN0
data[382] => _.IN0
data[383] => _.IN0
data[383] => _.IN0
data[384] => _.IN0
data[384] => _.IN0
data[384] => _.IN0
data[384] => _.IN0
data[385] => _.IN0
data[385] => _.IN0
data[385] => _.IN0
data[385] => _.IN0
data[386] => _.IN0
data[386] => _.IN0
data[386] => _.IN0
data[386] => _.IN0
data[387] => _.IN0
data[387] => _.IN0
data[387] => _.IN0
data[387] => _.IN0
data[388] => _.IN0
data[388] => _.IN0
data[388] => _.IN0
data[388] => _.IN0
data[389] => _.IN0
data[389] => _.IN0
data[389] => _.IN0
data[389] => _.IN0
data[390] => _.IN0
data[390] => _.IN0
data[390] => _.IN0
data[390] => _.IN0
data[391] => _.IN0
data[391] => _.IN0
data[391] => _.IN0
data[391] => _.IN0
data[392] => _.IN0
data[392] => _.IN0
data[393] => _.IN0
data[393] => _.IN0
data[394] => _.IN0
data[394] => _.IN0
data[395] => _.IN0
data[395] => _.IN0
data[396] => _.IN0
data[396] => _.IN0
data[397] => _.IN0
data[397] => _.IN0
data[398] => _.IN0
data[398] => _.IN0
data[399] => _.IN0
data[399] => _.IN0
data[400] => _.IN1
data[400] => _.IN1
data[400] => _.IN1
data[400] => _.IN1
data[401] => _.IN1
data[401] => _.IN1
data[401] => _.IN1
data[401] => _.IN1
data[402] => _.IN1
data[402] => _.IN1
data[402] => _.IN1
data[402] => _.IN1
data[403] => _.IN1
data[403] => _.IN1
data[403] => _.IN1
data[403] => _.IN1
data[404] => _.IN1
data[404] => _.IN1
data[404] => _.IN1
data[404] => _.IN1
data[405] => _.IN1
data[405] => _.IN1
data[405] => _.IN1
data[405] => _.IN1
data[406] => _.IN1
data[406] => _.IN1
data[406] => _.IN1
data[406] => _.IN1
data[407] => _.IN1
data[407] => _.IN1
data[407] => _.IN1
data[407] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|DE1_USB_API|VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f7o1:auto_generated|altsyncram_e132:altsyncram1|mux_3kb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|DE1_USB_API|I2C_AV_Config:u10
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE1_USB_API|I2C_AV_Config:u10|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_USB_API|AUDIO_DAC:u11
oFLASH_ADDR[0] <= FLASH_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= FLASH_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= FLASH_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= FLASH_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= FLASH_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= FLASH_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= FLASH_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= FLASH_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= FLASH_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= FLASH_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= FLASH_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= FLASH_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= FLASH_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= FLASH_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= FLASH_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= FLASH_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= FLASH_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= FLASH_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= FLASH_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= FLASH_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[20] <= FLASH_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[21] <= FLASH_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
iFLASH_DATA[0] => FLASH_Out_Tmp[8].DATAIN
iFLASH_DATA[0] => FLASH_Out_Tmp[0].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[9].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[1].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[10].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[2].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[11].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[3].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[12].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[4].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[13].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[5].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[14].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[6].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[15].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[7].DATAIN
oSDRAM_ADDR[0] <= SDRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[1] <= SDRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[2] <= SDRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[3] <= SDRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[4] <= SDRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[5] <= SDRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[6] <= SDRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[7] <= SDRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[8] <= SDRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[9] <= SDRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[10] <= SDRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[11] <= SDRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[12] <= SDRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[13] <= SDRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[14] <= SDRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[15] <= SDRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[16] <= SDRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[17] <= SDRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[18] <= SDRAM_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[19] <= SDRAM_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[20] <= SDRAM_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[21] <= SDRAM_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[22] <= <GND>
iSDRAM_DATA[0] => SDRAM_Out_Tmp[0].DATAIN
iSDRAM_DATA[1] => SDRAM_Out_Tmp[1].DATAIN
iSDRAM_DATA[2] => SDRAM_Out_Tmp[2].DATAIN
iSDRAM_DATA[3] => SDRAM_Out_Tmp[3].DATAIN
iSDRAM_DATA[4] => SDRAM_Out_Tmp[4].DATAIN
iSDRAM_DATA[5] => SDRAM_Out_Tmp[5].DATAIN
iSDRAM_DATA[6] => SDRAM_Out_Tmp[6].DATAIN
iSDRAM_DATA[7] => SDRAM_Out_Tmp[7].DATAIN
iSDRAM_DATA[8] => SDRAM_Out_Tmp[8].DATAIN
iSDRAM_DATA[9] => SDRAM_Out_Tmp[9].DATAIN
iSDRAM_DATA[10] => SDRAM_Out_Tmp[10].DATAIN
iSDRAM_DATA[11] => SDRAM_Out_Tmp[11].DATAIN
iSDRAM_DATA[12] => SDRAM_Out_Tmp[12].DATAIN
iSDRAM_DATA[13] => SDRAM_Out_Tmp[13].DATAIN
iSDRAM_DATA[14] => SDRAM_Out_Tmp[14].DATAIN
iSDRAM_DATA[15] => SDRAM_Out_Tmp[15].DATAIN
oSRAM_ADDR[0] <= SRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= SRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= SRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= SRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= SRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= SRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= SRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= SRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= SRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= SRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= SRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= SRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= SRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= SRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= SRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= SRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= SRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= SRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= <GND>
iSRAM_DATA[0] => SRAM_Out_Tmp[0].DATAIN
iSRAM_DATA[1] => SRAM_Out_Tmp[1].DATAIN
iSRAM_DATA[2] => SRAM_Out_Tmp[2].DATAIN
iSRAM_DATA[3] => SRAM_Out_Tmp[3].DATAIN
iSRAM_DATA[4] => SRAM_Out_Tmp[4].DATAIN
iSRAM_DATA[5] => SRAM_Out_Tmp[5].DATAIN
iSRAM_DATA[6] => SRAM_Out_Tmp[6].DATAIN
iSRAM_DATA[7] => SRAM_Out_Tmp[7].DATAIN
iSRAM_DATA[8] => SRAM_Out_Tmp[8].DATAIN
iSRAM_DATA[9] => SRAM_Out_Tmp[9].DATAIN
iSRAM_DATA[10] => SRAM_Out_Tmp[10].DATAIN
iSRAM_DATA[11] => SRAM_Out_Tmp[11].DATAIN
iSRAM_DATA[12] => SRAM_Out_Tmp[12].DATAIN
iSRAM_DATA[13] => SRAM_Out_Tmp[13].DATAIN
iSRAM_DATA[14] => SRAM_Out_Tmp[14].DATAIN
iSRAM_DATA[15] => SRAM_Out_Tmp[15].DATAIN
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iSrc_Select[0] => Equal0.IN31
iSrc_Select[0] => Equal1.IN0
iSrc_Select[0] => Equal2.IN31
iSrc_Select[1] => Equal0.IN30
iSrc_Select[1] => Equal1.IN31
iSrc_Select[1] => Equal2.IN0
iCLK_18_4 => LRCK_4X.CLK
iCLK_18_4 => LRCK_2X.CLK
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_4X_DIV[0].CLK
iCLK_18_4 => LRCK_4X_DIV[1].CLK
iCLK_18_4 => LRCK_4X_DIV[2].CLK
iCLK_18_4 => LRCK_4X_DIV[3].CLK
iCLK_18_4 => LRCK_4X_DIV[4].CLK
iCLK_18_4 => LRCK_4X_DIV[5].CLK
iCLK_18_4 => LRCK_4X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[0].CLK
iCLK_18_4 => LRCK_2X_DIV[1].CLK
iCLK_18_4 => LRCK_2X_DIV[2].CLK
iCLK_18_4 => LRCK_2X_DIV[3].CLK
iCLK_18_4 => LRCK_2X_DIV[4].CLK
iCLK_18_4 => LRCK_2X_DIV[5].CLK
iCLK_18_4 => LRCK_2X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => FLASH_Cont[0].ACLR
iRST_N => FLASH_Cont[1].ACLR
iRST_N => FLASH_Cont[2].ACLR
iRST_N => FLASH_Cont[3].ACLR
iRST_N => FLASH_Cont[4].ACLR
iRST_N => FLASH_Cont[5].ACLR
iRST_N => FLASH_Cont[6].ACLR
iRST_N => FLASH_Cont[7].ACLR
iRST_N => FLASH_Cont[8].ACLR
iRST_N => FLASH_Cont[9].ACLR
iRST_N => FLASH_Cont[10].ACLR
iRST_N => FLASH_Cont[11].ACLR
iRST_N => FLASH_Cont[12].ACLR
iRST_N => FLASH_Cont[13].ACLR
iRST_N => FLASH_Cont[14].ACLR
iRST_N => FLASH_Cont[15].ACLR
iRST_N => FLASH_Cont[16].ACLR
iRST_N => FLASH_Cont[17].ACLR
iRST_N => FLASH_Cont[18].ACLR
iRST_N => FLASH_Cont[19].ACLR
iRST_N => FLASH_Cont[20].ACLR
iRST_N => FLASH_Cont[21].ACLR
iRST_N => SDRAM_Cont[0].ACLR
iRST_N => SDRAM_Cont[1].ACLR
iRST_N => SDRAM_Cont[2].ACLR
iRST_N => SDRAM_Cont[3].ACLR
iRST_N => SDRAM_Cont[4].ACLR
iRST_N => SDRAM_Cont[5].ACLR
iRST_N => SDRAM_Cont[6].ACLR
iRST_N => SDRAM_Cont[7].ACLR
iRST_N => SDRAM_Cont[8].ACLR
iRST_N => SDRAM_Cont[9].ACLR
iRST_N => SDRAM_Cont[10].ACLR
iRST_N => SDRAM_Cont[11].ACLR
iRST_N => SDRAM_Cont[12].ACLR
iRST_N => SDRAM_Cont[13].ACLR
iRST_N => SDRAM_Cont[14].ACLR
iRST_N => SDRAM_Cont[15].ACLR
iRST_N => SDRAM_Cont[16].ACLR
iRST_N => SDRAM_Cont[17].ACLR
iRST_N => SDRAM_Cont[18].ACLR
iRST_N => SDRAM_Cont[19].ACLR
iRST_N => SDRAM_Cont[20].ACLR
iRST_N => SDRAM_Cont[21].ACLR
iRST_N => SRAM_Cont[0].ACLR
iRST_N => SRAM_Cont[1].ACLR
iRST_N => SRAM_Cont[2].ACLR
iRST_N => SRAM_Cont[3].ACLR
iRST_N => SRAM_Cont[4].ACLR
iRST_N => SRAM_Cont[5].ACLR
iRST_N => SRAM_Cont[6].ACLR
iRST_N => SRAM_Cont[7].ACLR
iRST_N => SRAM_Cont[8].ACLR
iRST_N => SRAM_Cont[9].ACLR
iRST_N => SRAM_Cont[10].ACLR
iRST_N => SRAM_Cont[11].ACLR
iRST_N => SRAM_Cont[12].ACLR
iRST_N => SRAM_Cont[13].ACLR
iRST_N => SRAM_Cont[14].ACLR
iRST_N => SRAM_Cont[15].ACLR
iRST_N => SRAM_Cont[16].ACLR
iRST_N => SRAM_Cont[17].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => LRCK_4X.ACLR
iRST_N => LRCK_2X.ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_4X_DIV[0].ACLR
iRST_N => LRCK_4X_DIV[1].ACLR
iRST_N => LRCK_4X_DIV[2].ACLR
iRST_N => LRCK_4X_DIV[3].ACLR
iRST_N => LRCK_4X_DIV[4].ACLR
iRST_N => LRCK_4X_DIV[5].ACLR
iRST_N => LRCK_4X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => SIN_Cont[0].ACLR
iRST_N => SIN_Cont[1].ACLR
iRST_N => SIN_Cont[2].ACLR
iRST_N => SIN_Cont[3].ACLR
iRST_N => SIN_Cont[4].ACLR
iRST_N => SIN_Cont[5].ACLR
iRST_N => FLASH_Out_Tmp[0].ACLR
iRST_N => FLASH_Out_Tmp[1].ACLR
iRST_N => FLASH_Out_Tmp[2].ACLR
iRST_N => FLASH_Out_Tmp[3].ACLR
iRST_N => FLASH_Out_Tmp[4].ACLR
iRST_N => FLASH_Out_Tmp[5].ACLR
iRST_N => FLASH_Out_Tmp[6].ACLR
iRST_N => FLASH_Out_Tmp[7].ACLR
iRST_N => FLASH_Out_Tmp[8].ACLR
iRST_N => FLASH_Out_Tmp[9].ACLR
iRST_N => FLASH_Out_Tmp[10].ACLR
iRST_N => FLASH_Out_Tmp[11].ACLR
iRST_N => FLASH_Out_Tmp[12].ACLR
iRST_N => FLASH_Out_Tmp[13].ACLR
iRST_N => FLASH_Out_Tmp[14].ACLR
iRST_N => FLASH_Out_Tmp[15].ACLR
iRST_N => FLASH_Out[0].ACLR
iRST_N => FLASH_Out[1].ACLR
iRST_N => FLASH_Out[2].ACLR
iRST_N => FLASH_Out[3].ACLR
iRST_N => FLASH_Out[4].ACLR
iRST_N => FLASH_Out[5].ACLR
iRST_N => FLASH_Out[6].ACLR
iRST_N => FLASH_Out[7].ACLR
iRST_N => FLASH_Out[8].ACLR
iRST_N => FLASH_Out[9].ACLR
iRST_N => FLASH_Out[10].ACLR
iRST_N => FLASH_Out[11].ACLR
iRST_N => FLASH_Out[12].ACLR
iRST_N => FLASH_Out[13].ACLR
iRST_N => FLASH_Out[14].ACLR
iRST_N => FLASH_Out[15].ACLR
iRST_N => SDRAM_Out_Tmp[0].ACLR
iRST_N => SDRAM_Out_Tmp[1].ACLR
iRST_N => SDRAM_Out_Tmp[2].ACLR
iRST_N => SDRAM_Out_Tmp[3].ACLR
iRST_N => SDRAM_Out_Tmp[4].ACLR
iRST_N => SDRAM_Out_Tmp[5].ACLR
iRST_N => SDRAM_Out_Tmp[6].ACLR
iRST_N => SDRAM_Out_Tmp[7].ACLR
iRST_N => SDRAM_Out_Tmp[8].ACLR
iRST_N => SDRAM_Out_Tmp[9].ACLR
iRST_N => SDRAM_Out_Tmp[10].ACLR
iRST_N => SDRAM_Out_Tmp[11].ACLR
iRST_N => SDRAM_Out_Tmp[12].ACLR
iRST_N => SDRAM_Out_Tmp[13].ACLR
iRST_N => SDRAM_Out_Tmp[14].ACLR
iRST_N => SDRAM_Out_Tmp[15].ACLR
iRST_N => SDRAM_Out[0].ACLR
iRST_N => SDRAM_Out[1].ACLR
iRST_N => SDRAM_Out[2].ACLR
iRST_N => SDRAM_Out[3].ACLR
iRST_N => SDRAM_Out[4].ACLR
iRST_N => SDRAM_Out[5].ACLR
iRST_N => SDRAM_Out[6].ACLR
iRST_N => SDRAM_Out[7].ACLR
iRST_N => SDRAM_Out[8].ACLR
iRST_N => SDRAM_Out[9].ACLR
iRST_N => SDRAM_Out[10].ACLR
iRST_N => SDRAM_Out[11].ACLR
iRST_N => SDRAM_Out[12].ACLR
iRST_N => SDRAM_Out[13].ACLR
iRST_N => SDRAM_Out[14].ACLR
iRST_N => SDRAM_Out[15].ACLR
iRST_N => SRAM_Out_Tmp[0].ACLR
iRST_N => SRAM_Out_Tmp[1].ACLR
iRST_N => SRAM_Out_Tmp[2].ACLR
iRST_N => SRAM_Out_Tmp[3].ACLR
iRST_N => SRAM_Out_Tmp[4].ACLR
iRST_N => SRAM_Out_Tmp[5].ACLR
iRST_N => SRAM_Out_Tmp[6].ACLR
iRST_N => SRAM_Out_Tmp[7].ACLR
iRST_N => SRAM_Out_Tmp[8].ACLR
iRST_N => SRAM_Out_Tmp[9].ACLR
iRST_N => SRAM_Out_Tmp[10].ACLR
iRST_N => SRAM_Out_Tmp[11].ACLR
iRST_N => SRAM_Out_Tmp[12].ACLR
iRST_N => SRAM_Out_Tmp[13].ACLR
iRST_N => SRAM_Out_Tmp[14].ACLR
iRST_N => SRAM_Out_Tmp[15].ACLR
iRST_N => SRAM_Out[0].ACLR
iRST_N => SRAM_Out[1].ACLR
iRST_N => SRAM_Out[2].ACLR
iRST_N => SRAM_Out[3].ACLR
iRST_N => SRAM_Out[4].ACLR
iRST_N => SRAM_Out[5].ACLR
iRST_N => SRAM_Out[6].ACLR
iRST_N => SRAM_Out[7].ACLR
iRST_N => SRAM_Out[8].ACLR
iRST_N => SRAM_Out[9].ACLR
iRST_N => SRAM_Out[10].ACLR
iRST_N => SRAM_Out[11].ACLR
iRST_N => SRAM_Out[12].ACLR
iRST_N => SRAM_Out[13].ACLR
iRST_N => SRAM_Out[14].ACLR
iRST_N => SRAM_Out[15].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR


