=========================================================================================================
Auto created by the td v5.0.24498
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Wed Apr 14 21:15:06 2021
=========================================================================================================


Top Model:                pulp_soc                                                        
Device:                   eagle_s20                                                       
Timing Constraint File:   pulpino_top.sdc                                                 
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: clk_pll0                                                 
Clock = clk_pll0, period 50ns, rising at 0ns, falling at 25ns

36108 endpoints analyzed totally, and more than 1000000000 paths analyzed
5958 errors detected : 0 setup errors (TNS = 0.000), 5958 hold errors (TNS = -1930.304)
Minimum period is 31.86ns
---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018 (2019570 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     18.140 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.ceb (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.776ns  (logic 9.272ns, net 18.504ns, 33% logic)              
 Logic Levels:            22                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[1] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[1] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.d[1] (pulpino_i/core_region_i/_al_u4314_o) net  (fanout = 16)      0.722 r    30.045                    
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.f[1] cell                    0.205 r    30.250
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.a[1] (pulpino_i/core_region_i/_al_u4664_o) net  (fanout = 16)      1.305 r    31.555                    
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.f[1] cell                    0.424 r    31.979
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.ceb (pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/n5) net  (fanout = 4)       1.913 r    33.892                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018  (EMB)                  0.000      33.892
 Arrival time                                                                       33.892                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.clkb (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      51.817
 clock uncertainty                                                                  -0.000      51.817
 clock recovergence pessimism                                                        0.215      52.032
 Required time                                                                      52.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.140ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     18.140 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.ceb (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.776ns  (logic 9.272ns, net 18.504ns, 33% logic)              
 Logic Levels:            22                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[1] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[1] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.d[1] (pulpino_i/core_region_i/_al_u4314_o) net  (fanout = 16)      0.722 r    30.045                    
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.f[1] cell                    0.205 r    30.250
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.a[1] (pulpino_i/core_region_i/_al_u4664_o) net  (fanout = 16)      1.305 r    31.555                    
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.f[1] cell                    0.424 r    31.979
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.ceb (pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/n5) net  (fanout = 4)       1.913 r    33.892                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018  (EMB)                  0.000      33.892
 Arrival time                                                                       33.892                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.clkb (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      51.817
 clock uncertainty                                                                  -0.000      51.817
 clock recovergence pessimism                                                        0.215      52.032
 Required time                                                                      52.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.140ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     18.140 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.ceb (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.776ns  (logic 9.272ns, net 18.504ns, 33% logic)              
 Logic Levels:            22                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[1] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[1] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.d[1] (pulpino_i/core_region_i/_al_u4314_o) net  (fanout = 16)      0.722 r    30.045                    
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.f[1] cell                    0.205 r    30.250
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.a[1] (pulpino_i/core_region_i/_al_u4664_o) net  (fanout = 16)      1.305 r    31.555                    
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.f[1] cell                    0.424 r    31.979
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.ceb (pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/n5) net  (fanout = 4)       1.913 r    33.892                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018  (EMB)                  0.000      33.892
 Arrival time                                                                       33.892                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.clkb (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      51.817
 clock uncertainty                                                                  -0.000      51.817
 clock recovergence pessimism                                                        0.215      52.032
 Required time                                                                      52.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.140ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018 (2019584 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     18.140 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.cea (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.776ns  (logic 9.272ns, net 18.504ns, 33% logic)              
 Logic Levels:            22                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[1] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[1] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.d[1] (pulpino_i/core_region_i/_al_u4314_o) net  (fanout = 16)      0.722 r    30.045                    
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.f[1] cell                    0.205 r    30.250
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.a[1] (pulpino_i/core_region_i/_al_u4664_o) net  (fanout = 16)      1.305 r    31.555                    
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.f[1] cell                    0.424 r    31.979
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.cea (pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/n5) net  (fanout = 4)       1.913 r    33.892                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018  (EMB)                  0.000      33.892
 Arrival time                                                                       33.892                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.clka (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      51.817
 clock uncertainty                                                                  -0.000      51.817
 clock recovergence pessimism                                                        0.215      52.032
 Required time                                                                      52.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.140ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     18.140 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.cea (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.776ns  (logic 9.272ns, net 18.504ns, 33% logic)              
 Logic Levels:            22                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[1] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[1] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.d[1] (pulpino_i/core_region_i/_al_u4314_o) net  (fanout = 16)      0.722 r    30.045                    
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.f[1] cell                    0.205 r    30.250
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.a[1] (pulpino_i/core_region_i/_al_u4664_o) net  (fanout = 16)      1.305 r    31.555                    
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.f[1] cell                    0.424 r    31.979
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.cea (pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/n5) net  (fanout = 4)       1.913 r    33.892                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018  (EMB)                  0.000      33.892
 Arrival time                                                                       33.892                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.clka (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      51.817
 clock uncertainty                                                                  -0.000      51.817
 clock recovergence pessimism                                                        0.215      52.032
 Required time                                                                      52.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.140ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     18.140 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.cea (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.776ns  (logic 9.272ns, net 18.504ns, 33% logic)              
 Logic Levels:            22                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[1] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[1] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.d[1] (pulpino_i/core_region_i/_al_u4314_o) net  (fanout = 16)      0.722 r    30.045                    
 pulpino_i/core_region_i/_al_u4664|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b68.f[1] cell                    0.205 r    30.250
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.a[1] (pulpino_i/core_region_i/_al_u4664_o) net  (fanout = 16)      1.305 r    31.555                    
 pulpino_i/core_region_i/_al_u4666|pulpino_i/core_region_i/data_mem/reg5_b10_hfnopt2_1.f[1] cell                    0.424 r    31.979
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.cea (pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/n5) net  (fanout = 4)       1.913 r    33.892                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018  (EMB)                  0.000      33.892
 Arrival time                                                                       33.892                  (22 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/[14]$sp_ram_i/RAM/inst_256x32_sub_000000_018.clka (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      51.817
 clock uncertainty                                                                  -0.000      51.817
 clock recovergence pessimism                                                        0.215      52.032
 Required time                                                                      52.032            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.140ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5 (7342915 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     18.226 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.e[1] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.743ns  (logic 9.772ns, net 17.971ns, 35% logic)              
 Logic Levels:            24                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[0] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[0] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4370|pulpino_i/core_region_i/_al_u2836.d[1] (pulpino_i/core_region_i/data_mem/n5) net  (fanout = 2)       0.790 r    30.113                    
 pulpino_i/core_region_i/_al_u4370|pulpino_i/core_region_i/_al_u2836.f[1] cell                    0.262 r    30.375
 pulpino_i/core_region_i/_al_u4390|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b7.d[1] (pulpino_i/core_region_i/_al_u4370_o) net  (fanout = 2)       0.675 r    31.050                    
 pulpino_i/core_region_i/_al_u4390|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b7.f[1] cell                    0.262 r    31.312
 pulpino_i/core_region_i/_al_u4455|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b1.d[1] (pulpino_i/core_region_i/_al_u4390_o) net  (fanout = 2)       0.603 r    31.915                    
 pulpino_i/core_region_i/_al_u4455|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b1.f[1] cell                    0.205 r    32.120
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.e[1] (pulpino_i/core_region_i/_al_u4455_o) net  (fanout = 32)      1.339 r    33.459      ../../GitHub/AnLogic_core/RTL/soc/sp_ram_wrap.sv(74)
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5 path2reg1               0.400      33.859
 Arrival time                                                                       33.859                  (24 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      51.951
 clock uncertainty                                                                  -0.000      51.951
 clock recovergence pessimism                                                        0.134      52.085
 Required time                                                                      52.085            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.226ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     18.226 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.e[1] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.743ns  (logic 9.772ns, net 17.971ns, 35% logic)              
 Logic Levels:            24                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[0] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[0] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4370|pulpino_i/core_region_i/_al_u2836.d[1] (pulpino_i/core_region_i/data_mem/n5) net  (fanout = 2)       0.790 r    30.113                    
 pulpino_i/core_region_i/_al_u4370|pulpino_i/core_region_i/_al_u2836.f[1] cell                    0.262 r    30.375
 pulpino_i/core_region_i/_al_u4390|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b7.d[1] (pulpino_i/core_region_i/_al_u4370_o) net  (fanout = 2)       0.675 r    31.050                    
 pulpino_i/core_region_i/_al_u4390|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b7.f[1] cell                    0.262 r    31.312
 pulpino_i/core_region_i/_al_u4455|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b1.d[1] (pulpino_i/core_region_i/_al_u4390_o) net  (fanout = 2)       0.603 r    31.915                    
 pulpino_i/core_region_i/_al_u4455|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b1.f[1] cell                    0.205 r    32.120
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.e[1] (pulpino_i/core_region_i/_al_u4455_o) net  (fanout = 32)      1.339 r    33.459      ../../GitHub/AnLogic_core/RTL/soc/sp_ram_wrap.sv(74)
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5 path2reg1               0.400      33.859
 Arrival time                                                                       33.859                  (24 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      51.951
 clock uncertainty                                                                  -0.000      51.951
 clock recovergence pessimism                                                        0.134      52.085
 Required time                                                                      52.085            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.226ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     18.226 ns                                                       
 Start Point:             pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.e[1] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         27.743ns  (logic 9.772ns, net 17.971ns, 35% logic)              
 Logic Levels:            24                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.d[0] (clk_pll) net                     2.566       2.566      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b21|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b30.f[0] cell                    0.262       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clki (pulpino_i/core_region_i/CORE$RISCV_CORE/clk) net                     0.000       2.828      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(241)
 pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_inst.clko  cell (GCLK)             0.000       2.828                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.clk (pulpino_i/core_region_i/CORE$RISCV_CORE/clk_gclk_net) net                     3.288       6.116                    
 launch clock edge                                                                   0.000       6.116
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg|pulpino_i/core_region_i/CORE$RISCV_CORE/if_stage_i/reg0_b29.q[0] clk2q                   0.146 r     6.262
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/instr_rdata_id[29]) net  (fanout = 10)      1.094 r     7.356      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_core.sv(103)
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2483.f[1] cell                    0.262 r     7.618
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2444_o) net  (fanout = 8)       0.349 r     7.967                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u3791.f[1] cell                    0.262 r     8.229
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2769_o) net  (fanout = 7)       0.658 r     8.887                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772.fx[0]     cell                    0.618 r     9.505
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2772_o) net  (fanout = 3)       0.504 r    10.009                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773.fx[0]     cell                    0.618 r    10.627
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2773_o) net  (fanout = 2)       0.721 r    11.348                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2799.f[1] cell                    0.424 r    11.772
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2800_o) net  (fanout = 1)       0.459 r    12.231                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2730.f[1] cell                    0.408 r    12.639
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.a[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2801_o) net  (fanout = 2)       0.603 r    13.242                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2806|pulpino_i/core_region_i/CORE$RISCV_CORE/id_stage_i/decoder_i/mux0_b0_rom0.f[1] cell                    0.424 r    13.666
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.d[1] (pulpino_i/core_region_i/CORE$RISCV_CORE/alu_operator_ex[4]_neg_lutinv) net  (fanout = 3)       0.606 r    14.272                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5202.f[1] cell                    0.262 r    14.534
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.d[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4938_o) net  (fanout = 3)       0.594 r    15.128                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2815|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940.f[0] cell                    0.205 r    15.333
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.b[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4940_o) net  (fanout = 37)      0.522 r    15.855                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u2839|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941.f[0] cell                    0.333 r    16.188
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.a[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4941_o) net  (fanout = 33)      1.614 r    17.802                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5058|pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u5097.f[0] cell                    0.408 r    18.210
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.e[0] (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/adder_in_b[4]) net  (fanout = 1)       0.468 r    18.678      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(72)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u3_al_u5759.fco cell (ADDER)            0.781 r    19.459
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c7) net  (fanout = 1)       0.000 f    19.459      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u7_al_u5760.fco cell (ADDER)            0.132 r    19.591
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c11) net  (fanout = 1)       0.000 f    19.591      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u11_al_u5761.fco cell (ADDER)            0.132 r    19.723
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c15) net  (fanout = 1)       0.000 f    19.723      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u15_al_u5762.fco cell (ADDER)            0.132 r    19.855
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c19) net  (fanout = 1)       0.000 f    19.855      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u19_al_u5763.fco cell (ADDER)            0.132 r    19.987
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c23) net  (fanout = 1)       0.000 f    19.987      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u23_al_u5764.fco cell (ADDER)            0.132 r    20.119
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fci (pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/c27) net  (fanout = 1)       0.000 f    20.119      ../../GitHub/AnLogic_core/RTL/zero-riscy/zeroriscy_alu.sv(104)
 pulpino_i/core_region_i/CORE$RISCV_CORE/ex_block_i/alu_i/add0/u27_al_u5765.fx[1] cell                    0.453 r    20.572
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.c[1] (pulpino_i/core_region_i/core_lsu_addr[29]) net  (fanout = 14)      2.140 r    22.712      ../../GitHub/AnLogic_core/RTL/soc/core_region.sv(79)
 pulpino_i/core_region_i/_al_u2684|pulpino_i/core_region_i/data_mem/reg5_b10.f[1] cell                    0.251 r    22.963
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.a[0] (pulpino_i/core_region_i/_al_u2684_o) net  (fanout = 2)       0.525 r    23.488                    
 pulpino_i/core_region_i/CORE$RISCV_CORE/_al_u4070|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b98.f[0] cell                    0.408 r    23.896
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.d[1] (pulpino_i/core_region_i/_al_u4068_o) net  (fanout = 3)       0.679 r    24.575                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b9.f[1] cell                    0.262 r    24.837
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.c[1] (pulpino_i/core_region_i/data_ram_mux_i/n16[1]) net  (fanout = 2)       1.117 r    25.954                    
 pulpino_i/core_region_i/data_ram_mux_i/reg0_b1|pulpino_i/core_region_i/data_ram_mux_i/reg0_b0.f[1] cell                    0.348 r    26.302
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.d[1] (pulpino_i/core_region_i/data_ram_mux_i/next_state[1]) net  (fanout = 1)       0.309 r    26.611      ../../GitHub/AnLogic_core/RTL/soc/ram_mux.sv(51)
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b22|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24.f[1] cell                    0.262 r    26.873
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.a[0] (pulpino_i/core_region_i/_al_u4074_o) net  (fanout = 14)      0.751 r    27.624                    
 pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b92|pulpino_i/core_region_i/axi_slice_core2axi/i_axi_slice/ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b84.f[0] cell                    0.424 r    28.048
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.a[0] (pulpino_i/core_region_i/_al_u4307_o) net  (fanout = 2)       0.851 r    28.899                    
 pulpino_i/core_region_i/_al_u4314|pulpino_i/core_region_i/data_mem/is_reg_q_reg.f[0] cell                    0.424 r    29.323
 pulpino_i/core_region_i/_al_u4370|pulpino_i/core_region_i/_al_u2836.d[1] (pulpino_i/core_region_i/data_mem/n5) net  (fanout = 2)       0.790 r    30.113                    
 pulpino_i/core_region_i/_al_u4370|pulpino_i/core_region_i/_al_u2836.f[1] cell                    0.262 r    30.375
 pulpino_i/core_region_i/_al_u4390|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b7.d[1] (pulpino_i/core_region_i/_al_u4370_o) net  (fanout = 2)       0.675 r    31.050                    
 pulpino_i/core_region_i/_al_u4390|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b7.f[1] cell                    0.262 r    31.312
 pulpino_i/core_region_i/_al_u4455|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b1.d[1] (pulpino_i/core_region_i/_al_u4390_o) net  (fanout = 2)       0.603 r    31.915                    
 pulpino_i/core_region_i/_al_u4455|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/reg1_b1.f[1] cell                    0.205 r    32.120
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.e[1] (pulpino_i/core_region_i/_al_u4455_o) net  (fanout = 32)      1.339 r    33.459      ../../GitHub/AnLogic_core/RTL/soc/sp_ram_wrap.sv(74)
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5 path2reg1               0.400      33.859
 Arrival time                                                                       33.859                  (24 lvl)      

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem/reg1_b10|pulpino_i/core_region_i/data_mem/reg1_b5.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      51.951
 clock uncertainty                                                                  -0.000      51.951
 clock recovergence pessimism                                                        0.134      52.085
 Required time                                                                      52.085            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              18.226ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1 (3070 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -2.831 ns                                                        
 Start Point:             pulpino_i/peripherals_i/_al_u1995|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/reg0_b0.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.c[1] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         1.403ns  (logic 0.728ns, net 0.675ns, 51% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/_al_u1995|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/reg0_b0.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/peripherals_i/_al_u1995|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/reg0_b0.q[0] clk2q                   0.137 r     2.204
 pulpino_i/axi_interconnect_i/axi_node_i/_al_u913|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b1.c[1] (pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/CS[0]) net  (fanout = 8)       0.414 r     2.618      ../../GitHub/AnLogic_core/RTL/periphery/axi_address_decoder_AW.sv(105)
 pulpino_i/axi_interconnect_i/axi_node_i/_al_u913|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b1.f[1] cell                    0.189 r     2.807
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.c[1] (pulpino_i/masters[2]$aw_ready) net  (fanout = 1)       0.261 r     3.068      ../../GitHub/AnLogic_core/RTL/soc/includes/axi_bus.sv(44)
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1 path2reg1               0.402       3.470
 Arrival time                                                                        3.470                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.d[1] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.f[1] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[0]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.clk (pulpino_i/peripherals_i/clk_int[0]_gclk_net) net                     3.542       6.361                    
 capture clock edge                                                                  0.000       6.361
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.435
 clock uncertainty                                                                   0.000       6.435
 clock recovergence pessimism                                                       -0.134       6.301
 Required time                                                                       6.301            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.831ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -2.128 ns                                                        
 Start Point:             pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/reg0_b1|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/BW_ALLOC/reg1_b0.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.c[1] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         2.106ns  (logic 0.697ns, net 1.409ns, 33% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/reg0_b1|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/BW_ALLOC/reg1_b0.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/reg0_b1|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/BW_ALLOC/reg1_b0.q[1] clk2q                   0.137 r     2.204
 pulpino_i/axi_interconnect_i/axi_node_i/_al_u913|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b1.d[1] (pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/AW_ADDR_DEC/CS[1]) net  (fanout = 7)       1.148 r     3.352      ../../GitHub/AnLogic_core/RTL/periphery/axi_address_decoder_AW.sv(105)
 pulpino_i/axi_interconnect_i/axi_node_i/_al_u913|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b1.f[1] cell                    0.158 r     3.510
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.c[1] (pulpino_i/masters[2]$aw_ready) net  (fanout = 1)       0.261 r     3.771      ../../GitHub/AnLogic_core/RTL/soc/includes/axi_bus.sv(44)
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1 path2reg1               0.402       4.173
 Arrival time                                                                        4.173                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.d[1] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.f[1] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[0]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.clk (pulpino_i/peripherals_i/clk_int[0]_gclk_net) net                     3.542       6.361                    
 capture clock edge                                                                  0.000       6.361
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.435
 clock uncertainty                                                                   0.000       6.435
 clock recovergence pessimism                                                       -0.134       6.301
 Required time                                                                       6.301            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.128ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -2.100 ns                                                        
 Start Point:             pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg1_b3|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg1_b0.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.c[1] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         2.134ns  (logic 1.057ns, net 1.077ns, 49% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg1_b3|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg1_b0.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg1_b3|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg1_b0.q[1] clk2q                   0.137 r     2.204
 pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b11|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b10.d[1] (pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_q[3]) net  (fanout = 4)       0.404 r     2.608      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(44)
 pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b11|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b10.f[1] cell                    0.224 r     2.832
 pulpino_i/axi_interconnect_i/axi_node_i/_al_u913|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b1.b[1] (pulpino_i/axi_interconnect_i/axi_node_i/_al_u445_o) net  (fanout = 3)       0.412 r     3.244                    
 pulpino_i/axi_interconnect_i/axi_node_i/_al_u913|pulpino_i/axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2]$RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/reg2_b1.f[1] cell                    0.294 r     3.538
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.c[1] (pulpino_i/masters[2]$aw_ready) net  (fanout = 1)       0.261 r     3.799      ../../GitHub/AnLogic_core/RTL/soc/includes/axi_bus.sv(44)
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1 path2reg1               0.402       4.201
 Arrival time                                                                        4.201                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.d[1] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.f[1] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[0]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b0|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg5_b1.clk (pulpino_i/peripherals_i/clk_int[0]_gclk_net) net                     3.542       6.361                    
 capture clock edge                                                                  0.000       6.361
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.435
 clock uncertainty                                                                   0.000       6.435
 clock recovergence pessimism                                                       -0.134       6.301
 Required time                                                                       6.301            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.100ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57 (1486 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -2.826 ns                                                        
 Start Point:             pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b20|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b26.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.c[0] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         1.182ns  (logic 0.733ns, net 0.449ns, 62% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b20|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b26.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b20|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b26.q[0] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25.b[0] (pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][26]) net  (fanout = 1)       0.139 r     2.343      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(46)
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25.f[0] cell                    0.294 r     2.637
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.c[0] (pulpino_i/peripherals_i/s_apb_bus$pwdata[25]) net  (fanout = 12)      0.310 r     2.947      ../../GitHub/AnLogic_core/RTL/soc/includes/apb_bus.sv(80)
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57 path2reg0               0.302       3.249
 Arrival time                                                                        3.249                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.d[0] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.f[0] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[5]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.clk (pulpino_i/peripherals_i/clk_int[5]_gclk_net) net                     3.397       6.216                    
 capture clock edge                                                                  0.000       6.216
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.290
 clock uncertainty                                                                   0.000       6.290
 clock recovergence pessimism                                                       -0.215       6.075
 Required time                                                                       6.075            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.826ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -2.427 ns                                                        
 Start Point:             pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b64|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b65.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.c[0] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         1.581ns  (logic 0.628ns, net 0.953ns, 39% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b64|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b65.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b64|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b65.q[1] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25.c[0] (pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[1][26]) net  (fanout = 1)       0.643 r     2.847      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(46)
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25.f[0] cell                    0.189 r     3.036
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.c[0] (pulpino_i/peripherals_i/s_apb_bus$pwdata[25]) net  (fanout = 12)      0.310 r     3.346      ../../GitHub/AnLogic_core/RTL/soc/includes/apb_bus.sv(80)
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57 path2reg0               0.302       3.648
 Arrival time                                                                        3.648                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.d[0] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.f[0] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[5]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.clk (pulpino_i/peripherals_i/clk_int[5]_gclk_net) net                     3.397       6.216                    
 capture clock edge                                                                  0.000       6.216
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.290
 clock uncertainty                                                                   0.000       6.290
 clock recovergence pessimism                                                       -0.215       6.075
 Required time                                                                       6.075            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.427ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -1.445 ns                                                        
 Start Point:             pulpino_i/core_region_i/_al_u3543|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q_reg[0].clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.c[0] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         2.563ns  (logic 0.597ns, net 1.966ns, 23% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/_al_u3543|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q_reg[0].clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/_al_u3543|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q_reg[0].q[0] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25.d[0] (pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q[0]) net  (fanout = 33)      1.656 r     3.860      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(42)
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b24|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b25.f[0] cell                    0.158 r     4.018
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.c[0] (pulpino_i/peripherals_i/s_apb_bus$pwdata[25]) net  (fanout = 12)      0.310 r     4.328      ../../GitHub/AnLogic_core/RTL/soc/includes/apb_bus.sv(80)
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57 path2reg0               0.302       4.630
 Arrival time                                                                        4.630                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.d[0] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.f[0] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[5]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b56|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b57.clk (pulpino_i/peripherals_i/clk_int[5]_gclk_net) net                     3.397       6.216                    
 capture clock edge                                                                  0.000       6.216
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.290
 clock uncertainty                                                                   0.000       6.290
 clock recovergence pessimism                                                       -0.215       6.075
 Required time                                                                       6.075            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.445ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32 (1486 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -2.818 ns                                                        
 Start Point:             pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b1|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b17.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.c[0] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         1.190ns  (logic 0.628ns, net 0.562ns, 52% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b1|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b17.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b1|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b17.q[1] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b23|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b3.c[0] (pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][1]) net  (fanout = 1)       0.139 r     2.343      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(46)
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b23|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b3.f[0] cell                    0.189 r     2.532
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.c[0] (pulpino_i/peripherals_i/s_apb_bus$pwdata[0]) net  (fanout = 15)      0.423 r     2.955      ../../GitHub/AnLogic_core/RTL/soc/includes/apb_bus.sv(80)
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32 path2reg0               0.302       3.257
 Arrival time                                                                        3.257                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.d[0] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.f[0] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[5]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.clk (pulpino_i/peripherals_i/clk_int[5]_gclk_net) net                     3.397       6.216                    
 capture clock edge                                                                  0.000       6.216
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.290
 clock uncertainty                                                                   0.000       6.290
 clock recovergence pessimism                                                       -0.215       6.075
 Required time                                                                       6.075            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.818ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -2.303 ns                                                        
 Start Point:             pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b39|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b57.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.c[0] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         1.705ns  (logic 0.733ns, net 0.972ns, 42% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b39|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b57.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b39|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b57.q[1] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b23|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b3.b[0] (pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[1][1]) net  (fanout = 1)       0.549 r     2.753      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(46)
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b23|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b3.f[0] cell                    0.294 r     3.047
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.c[0] (pulpino_i/peripherals_i/s_apb_bus$pwdata[0]) net  (fanout = 15)      0.423 r     3.470      ../../GitHub/AnLogic_core/RTL/soc/includes/apb_bus.sv(80)
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32 path2reg0               0.302       3.772
 Arrival time                                                                        3.772                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.d[0] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.f[0] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[5]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.clk (pulpino_i/peripherals_i/clk_int[5]_gclk_net) net                     3.397       6.216                    
 capture clock edge                                                                  0.000       6.216
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.290
 clock uncertainty                                                                   0.000       6.290
 clock recovergence pessimism                                                       -0.215       6.075
 Required time                                                                       6.075            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.303ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -1.150 ns                                                        
 Start Point:             pulpino_i/core_region_i/_al_u3543|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q_reg[0].clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.c[0] (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         2.858ns  (logic 0.597ns, net 2.261ns, 20% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/_al_u3543|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q_reg[0].clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/core_region_i/_al_u3543|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q_reg[0].q[0] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b23|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b3.d[0] (pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/read_pointer_q[0]) net  (fanout = 33)      1.838 r     4.042      ../../GitHub/AnLogic_core/RTL/periphery/fifo_v3.sv(42)
 pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b23|pulpino_i/peripherals_i/axi2apb_i/axi2apb_i/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg1_b3.f[0] cell                    0.158 r     4.200
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.c[0] (pulpino_i/peripherals_i/s_apb_bus$pwdata[0]) net  (fanout = 15)      0.423 r     4.623      ../../GitHub/AnLogic_core/RTL/soc/includes/apb_bus.sv(80)
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32 path2reg0               0.302       4.925
 Arrival time                                                                        4.925                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.d[0] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.f[0] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[5]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[5]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b60|pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/reg1_b32.clk (pulpino_i/peripherals_i/clk_int[5]_gclk_net) net                     3.397       6.216                    
 capture clock edge                                                                  0.000       6.216
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       6.290
 clock uncertainty                                                                   0.000       6.290
 clock recovergence pessimism                                                       -0.215       6.075
 Required time                                                                       6.075            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.150ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point pulpino_i/peripherals_i/apb_pulpino_i/reg0_b148|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b145 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  45.733 ns                                                       
 Start Point:             pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_12.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_pulpino_i/reg0_b148|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b145.sr (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         3.839ns  (logic 0.289ns, net 3.550ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_12.clk (clk_pll)    net                     2.410       2.410      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_12.q[0]             clk2q                   0.146 r     2.556
 pulpino_i/peripherals_i/apb_pulpino_i/reg0_b148|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b145.sr (pulpino_i/p_rstn_w_hfnopt2_12) net  (fanout = 23)      3.550 r     6.106      ../../GitHub/AnLogic_core/RTL/soc/pulpino_top.sv(119)
 pulpino_i/peripherals_i/apb_pulpino_i/reg0_b148|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b145 path2reg                0.143       6.249
 Arrival time                                                                        6.249                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg0_b148|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b145.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      51.767
 clock uncertainty                                                                  -0.000      51.767
 clock recovergence pessimism                                                        0.215      51.982
 Required time                                                                      51.982            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.733ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/peripherals_i/apb_pulpino_i/reg0_b168|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b169 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  45.733 ns                                                       
 Start Point:             pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_12.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/apb_pulpino_i/reg0_b168|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b169.sr (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         3.839ns  (logic 0.289ns, net 3.550ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_12.clk (clk_pll)    net                     2.410       2.410      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_12.q[0]             clk2q                   0.146 r     2.556
 pulpino_i/peripherals_i/apb_pulpino_i/reg0_b168|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b169.sr (pulpino_i/p_rstn_w_hfnopt2_12) net  (fanout = 23)      3.550 r     6.106      ../../GitHub/AnLogic_core/RTL/soc/pulpino_top.sv(119)
 pulpino_i/peripherals_i/apb_pulpino_i/reg0_b168|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b169 path2reg                0.143       6.249
 Arrival time                                                                        6.249                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg0_b168|pulpino_i/peripherals_i/apb_pulpino_i/reg0_b169.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      51.767
 clock uncertainty                                                                  -0.000      51.767
 clock recovergence pessimism                                                        0.215      51.982
 Required time                                                                      51.982            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.733ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b148|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b150 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  45.987 ns                                                       
 Start Point:             pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b148|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b150.sr (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         3.504ns  (logic 0.289ns, net 3.215ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.clk (clk_pll) net                     2.410       2.410      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 pulpino_i/rst_gen_i/c_rst_n_reg|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_6.q[1] clk2q                   0.146 r     2.556
 pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b148|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b150.sr (pulpino_i/c_rstn_w) net  (fanout = 27)      3.215 r     5.771      ../../GitHub/AnLogic_core/RTL/soc/pulpino_top.sv(118)
 pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b148|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b150 path2reg                0.143       5.914
 Arrival time                                                                        5.914                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b148|pulpino_i/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/i_axi_single_slice/i_fifo/impl/i_fifo_v3/reg2_b150.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 capture clock edge                                                                 50.000      52.067
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      51.767
 clock uncertainty                                                                  -0.000      51.767
 clock recovergence pessimism                                                        0.134      51.901
 Required time                                                                      51.901            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              45.987ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b20|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b19 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -3.902 ns                                                        
 Start Point:             pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b20|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b19.sr (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         0.558ns  (logic 0.246ns, net 0.312ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.q[0] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b20|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b19.sr (pulpino_i/p_rstn_w_hfnopt2_30) net  (fanout = 14)      0.312 r     2.516      ../../GitHub/AnLogic_core/RTL/soc/pulpino_top.sv(119)
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b20|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b19 path2reg                0.109       2.625
 Arrival time                                                                        2.625                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.d[1] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.f[1] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[0]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b20|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b19.clk (pulpino_i/peripherals_i/clk_int[0]_gclk_net) net                     3.542       6.361                    
 capture clock edge                                                                  0.000       6.361
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       6.661
 clock uncertainty                                                                   0.000       6.661
 clock recovergence pessimism                                                       -0.134       6.527
 Required time                                                                       6.527            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.902ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b10|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -3.902 ns                                                        
 Start Point:             pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b10|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b3.sr (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         0.558ns  (logic 0.246ns, net 0.312ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.q[0] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b10|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b3.sr (pulpino_i/p_rstn_w_hfnopt2_30) net  (fanout = 14)      0.312 r     2.516      ../../GitHub/AnLogic_core/RTL/soc/pulpino_top.sv(119)
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b10|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b3 path2reg                0.109       2.625
 Arrival time                                                                        2.625                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.d[1] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.f[1] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[0]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b10|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b3.clk (pulpino_i/peripherals_i/clk_int[0]_gclk_net) net                     3.542       6.361                    
 capture clock edge                                                                  0.000       6.361
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       6.661
 clock uncertainty                                                                   0.000       6.661
 clock recovergence pessimism                                                       -0.134       6.527
 Required time                                                                       6.527            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.902ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b16|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b15 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):  -3.892 ns                                                        
 Start Point:             pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.clk (rising edge triggered by clock clk_pll0)
 End Point:               pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b16|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b15.sr (rising edge triggered by clock clk_pll0)
 Clock group:             clk_pll0                                                        
 Data Path Delay:         0.568ns  (logic 0.246ns, net 0.322ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.clk (clk_pll) net                     2.067       2.067      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_33|pulpino_i/rst_gen_i/p_rst_n_reg_hfnopt2_30.q[0] clk2q                   0.137 r     2.204
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b16|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b15.sr (pulpino_i/p_rstn_w_hfnopt2_30) net  (fanout = 14)      0.322 r     2.526      ../../GitHub/AnLogic_core/RTL/soc/pulpino_top.sv(119)
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b16|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b15 path2reg                0.109       2.635
 Arrival time                                                                        2.635                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 my_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.d[1] (clk_pll) net                     2.557       2.557      ../../GitHub/AnLogic_core/RTL/soc/pulp_soc.v(45)
 pulpino_i/peripherals_i/apb_pulpino_i/reg1_b28|pulpino_i/peripherals_i/apb_pulpino_i/reg1_b9.f[1] cell                    0.262       2.819                    
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clki (pulpino_i/peripherals_i/clk_int[0]) net                     0.000       2.819      ../../GitHub/AnLogic_core/RTL/soc/peripherals.sv(119)
 pulpino_i/peripherals_i/clk_int[0]_gclk_inst.clko           cell (GCLK)             0.000       2.819                    
 pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b16|pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/reg3_b15.clk (pulpino_i/peripherals_i/clk_int[0]_gclk_net) net                     3.542       6.361                    
 capture clock edge                                                                  0.000       6.361
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       6.661
 clock uncertainty                                                                   0.000       6.661
 clock recovergence pessimism                                                       -0.134       6.527
 Required time                                                                       6.527            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.892ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 99.69%)
Timing violations: 0 setup errors, and 5958 hold errors.
Minimal setup slack: 18.140, minimal hold slack: -2.831

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk_pll0 (20.000MHz)                          31.860ns      31.387MHz        4.395ns      5678        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 2 clock net(s): 
	clk_pad
	clk_real_pad

---------------------------------------------------------------------------------------------------------
